
synpwrap -msg -prj "versa_ecp5_mf8c_synplify.tcl" -log "versa_ecp5_mf8c.srf"
Copyright (C) 1992-2020 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.12.1.454
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of versa_ecp5_mf8c.srf
#Build: Synplify Pro (R) R-2021.03L-SP1-1, Build 223R, Dec 22 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: L-EQSS42R

# Sun Feb 27 15:53:50 2022

#Implementation: mf8c


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1-1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : mf8c
Synopsys HDL Compiler, Version comp202103synp2, Build 222R, Built Dec 22 2021 00:18:12, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1-1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : mf8c
Synopsys VHDL Compiler, Version comp202103synp2, Build 222R, Built Dec 22 2021 00:18:12, @

@N|Running in 64-bit mode
@N:"C:\project\PCIe_ECP5_MF\soc\top\versa_ecp5\vhdl\versa_ecp5-e.vhd":23:7:23:16|Top entity is set to versa_ecp5.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\rx_rsl\vhdl\rx_rsl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top_combo.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\packages\tspc_utils\vhdl\tspc_utils-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\packages\tspc_wbone_types\vhdl\tspc_wbone_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\uart_block\vhdl\uart_block_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\pcat_16550s\vhdl\pcat_16550s_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\adr_decode\vhdl\adr_decode-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\top\vhdl\tspc_wb_cfi_jxb3-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_event_latch\vhdl\tspc_event_latch-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_reg_pipeline\vhdl\tspc_reg_pipeline-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_16550s\vhdl\tx_16550s-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\pcat_16550s\vhdl\pcat_16550s-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\uart_block\vhdl\uart_block-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\top\vhdl\dma_subsys-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c_exports-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\versa_ecp5\vhdl\versa_ecp5_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\versa_ecp5\vhdl\versa_ecp5-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\packages\tspc_utils\vhdl\tspc_utils-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\packages\tspc_wbone_types\vhdl\tspc_wbone_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_cfi_reg_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_cfi_reg_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_16550s\vhdl\tx_16550s_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\top\vhdl\dma_subsys_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\top\vhdl\tspc_wb_cfi_jxb3_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\adr_decode\vhdl\adr_decode-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd'.
@W: CD642 :"C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd":14:16:14:16|Ignoring use clause - library pmi_work not found ...
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd'.
@W: CD642 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":28:16:28:16|Ignoring use clause - library pmi_work not found ...
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd'.
@W: CD642 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":30:16:30:16|Ignoring use clause - library pmi_work not found ...
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\top\vhdl\tspc_wb_cfi_jxb3-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_event_latch\vhdl\tspc_event_latch-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_reg_pipeline\vhdl\tspc_reg_pipeline-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_16550s\vhdl\tx_16550s-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\pcat_16550s\vhdl\pcat_16550s-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\uart_block\vhdl\uart_block-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\top\vhdl\dma_subsys-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\versa_ecp5\vhdl\versa_ecp5-a_rtl.vhd'.
VHDL syntax check successful!
@N: CD231 :"C:\lscc\diamond\3.12\synpbase\lib\vhd2008\std1164.vhd":888:16:888:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)


Process completed successfully.
# Sun Feb 27 15:53:51 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1-1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : mf8c
Synopsys Verilog Compiler, Version comp202103synp2, Build 222R, Built Dec 22 2021 00:18:12, @

@N|Running in 64-bit mode
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top_bb.v" (library work)
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_refclk\pcie_refclk.v" (library work)
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\pcie_x1_top\src\params\pci_exp_params.v" (library work)
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_x1_top.v" (library work)
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_x1_top_core_bb.v" (library work)
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_sync1s.v" (library work)
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v" (library work)
@W: CG1337 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v":125:7:125:17|Net kcntl_in_d0 is not declared.
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v" (library work)
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs.v" (library work)
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pipe.v" (library work)
@W: CG1337 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pipe.v":146:7:146:20|Net TxElecIdle_chx is not declared.
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v" (library work)
@W: CG1337 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":282:7:282:18|Net ffc_quad_rst is not declared.
@W: CG1337 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":302:7:302:10|Net pwdn is not declared.
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":392:19:392:31|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":398:19:398:30|Read directive translate_on.
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":537:25:537:37|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":549:25:549:36|Read directive translate_on.
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":580:25:580:37|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":587:25:587:36|Read directive translate_on.
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":868:30:868:42|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":870:30:870:41|Read directive translate_on.
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":885:30:885:42|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":887:30:887:41|Read directive translate_on.
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":891:30:891:42|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":893:30:893:41|Read directive translate_on.
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":897:30:897:42|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":899:30:899:41|Read directive translate_on.
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":903:30:903:42|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":905:30:905:41|Read directive translate_on.
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":938:18:938:30|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":950:18:950:29|Read directive translate_on.
@W: CG1337 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":987:16:987:23|Net ffs_rlol is not declared.
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_subsys.v" (library work)
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_subsys.v":1:13:1:25|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_subsys.v":3:13:3:24|Read directive translate_on.
@W: CG274 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_subsys.v":5:0:5:21|Not overridding macro passed from the project (Macro: SBP_SYNTHESIS) - the macro value specified in the project will be used
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\xclk_subsys\pll_xclk_base\pll_xclk_base.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)


Process completed successfully.
# Sun Feb 27 15:53:51 2022

###########################################################]
###########################################################[
@N:"C:\project\PCIe_ECP5_MF\soc\top\versa_ecp5\vhdl\versa_ecp5-e.vhd":23:7:23:16|Top entity is set to versa_ecp5.
File C:\lscc\diamond\3.12\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\packages\tspc_wbone_types\vhdl\tspc_wbone_types-pb.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms_types-pb.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_cfi_reg_types-p.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_cfi_reg_types-pb.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms_comps-p.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync_comps-p.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s_comps-p.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_16550s\vhdl\tx_16550s_comps-p.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core_types-pb.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\top\vhdl\dma_subsys_comps-p.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs_types-p.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs_types-pb.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\top\vhdl\tspc_wb_cfi_jxb3_comps-p.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\adr_decode\vhdl\adr_decode-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-e.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-e.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-e.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\top\vhdl\tspc_wb_cfi_jxb3-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_event_latch\vhdl\tspc_event_latch-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_reg_pipeline\vhdl\tspc_reg_pipeline-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_16550s\vhdl\tx_16550s-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\pcat_16550s\vhdl\pcat_16550s-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\uart_block\vhdl\uart_block-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-e.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\top\vhdl\dma_subsys-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\top\versa_ecp5\vhdl\versa_ecp5-a_rtl.vhd changed - recompiling
File C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.vhd changed - recompiling
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\rx_rsl\vhdl\rx_rsl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top_combo.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\packages\tspc_utils\vhdl\tspc_utils-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\packages\tspc_wbone_types\vhdl\tspc_wbone_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\uart_block\vhdl\uart_block_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\pcat_16550s\vhdl\pcat_16550s_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\adr_decode\vhdl\adr_decode-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\top\vhdl\tspc_wb_cfi_jxb3-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_event_latch\vhdl\tspc_event_latch-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_reg_pipeline\vhdl\tspc_reg_pipeline-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_16550s\vhdl\tx_16550s-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\pcat_16550s\vhdl\pcat_16550s-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\uart_block\vhdl\uart_block-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\top\vhdl\dma_subsys-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c_exports-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\versa_ecp5\vhdl\versa_ecp5_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\versa_ecp5\vhdl\versa_ecp5-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\packages\tspc_utils\vhdl\tspc_utils-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\packages\tspc_wbone_types\vhdl\tspc_wbone_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_cfi_reg_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_cfi_reg_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_16550s\vhdl\tx_16550s_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\top\vhdl\dma_subsys_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\top\vhdl\tspc_wb_cfi_jxb3_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\adr_decode\vhdl\adr_decode-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd'.
@W: CD645 :"C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd":13:8:13:15|Ignoring undefined library pmi_work
@W: CD642 :"C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd":14:16:14:16|Ignoring use clause - library pmi_work not found ...
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd'.
@W: CD645 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":26:8:26:15|Ignoring undefined library pmi_work
@W: CD642 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":28:16:28:16|Ignoring use clause - library pmi_work not found ...
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd'.
@W: CD645 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":27:8:27:15|Ignoring undefined library pmi_work
@W: CD642 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":30:16:30:16|Ignoring use clause - library pmi_work not found ...
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\top\vhdl\tspc_wb_cfi_jxb3-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_event_latch\vhdl\tspc_event_latch-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_reg_pipeline\vhdl\tspc_reg_pipeline-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_16550s\vhdl\tx_16550s-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\pcat_16550s\vhdl\pcat_16550s-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\uart_block\vhdl\uart_block-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\top\vhdl\dma_subsys-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\versa_ecp5\vhdl\versa_ecp5-a_rtl.vhd'.
VHDL syntax check successful!
@N: CD231 :"C:\lscc\diamond\3.12\synpbase\lib\vhd2008\std1164.vhd":888:16:888:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\top\versa_ecp5\vhdl\versa_ecp5-e.vhd":23:7:23:16|Synthesizing work.versa_ecp5.rtl.
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-e.vhd":19:7:19:18|Synthesizing work.tspc_cdc_vec.rtl.
Post processing for work.tspc_cdc_vec.rtl
Running optimization stage 1 on tspc_cdc_vec .......
Finished optimization stage 1 on tspc_cdc_vec (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-e.vhd":23:7:23:15|Synthesizing work.core_mf8c.rtl.
@W: CD272 :"C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-a_rtl.vhd":130:6:130:24|Comparison (=) of different length arrays is always false!
@W: CD276 :"C:\project\PCIe_ECP5_MF\soc\units\uart_block\vhdl\uart_block-e.vhd":49:6:49:17|Map for port o_uart_tx_en of component uart_block not found
@W: CD730 :"C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-a_rtl.vhd":245:3:245:9|Component declaration has 16 ports but entity declares 17 ports
@W: CD326 :"C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-a_rtl.vhd":245:3:245:9|Port o_uart_tx_en of entity work.uart_block is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\top\vhdl\tspc_wb_cfi_jxb3-e.vhd":39:7:39:22|Synthesizing work.tspc_wb_cfi_jxb3.rtl.
@W: CD638 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\top\vhdl\tspc_wb_cfi_jxb3-a_rtl.vhd":96:10:96:27|Signal s_u3_spi_has_pload is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-e.vhd":19:7:19:18|Synthesizing work.tspc_cdc_vec.rtl.
Post processing for work.tspc_cdc_vec.rtl
Running optimization stage 1 on tspc_cdc_vec .......
Finished optimization stage 1 on tspc_cdc_vec (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-e.vhd":19:7:19:18|Synthesizing work.tspc_cdc_vec.rtl.
Post processing for work.tspc_cdc_vec.rtl
Running optimization stage 1 on tspc_cdc_vec .......
Finished optimization stage 1 on tspc_cdc_vec (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-e.vhd":21:7:21:18|Synthesizing work.tspc_cdc_reg.rtl.
Post processing for work.tspc_cdc_reg.rtl
Running optimization stage 1 on tspc_cdc_reg .......
Finished optimization stage 1 on tspc_cdc_reg (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-e.vhd":21:7:21:18|Synthesizing work.tspc_cdc_reg.rtl.
Post processing for work.tspc_cdc_reg.rtl
Running optimization stage 1 on tspc_cdc_reg .......
Finished optimization stage 1 on tspc_cdc_reg (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd":31:7:31:20|Synthesizing work.tspc_fifo_sync.rtl.
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":29:7:29:24|Synthesizing work.tspc_fifo_sync_mem.rtl.
Running optimization stage 1 on pmi_ram_dp_work_versa_ecp5_rtl_0 .......
Finished optimization stage 1 on pmi_ram_dp_work_versa_ecp5_rtl_0 (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
Post processing for work.tspc_fifo_sync_mem.rtl
Running optimization stage 1 on tspc_fifo_sync_mem .......
Finished optimization stage 1 on tspc_fifo_sync_mem (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd":33:7:33:24|Synthesizing work.tspc_fifo_ctl_sync.rtl.
Post processing for work.tspc_fifo_ctl_sync.rtl
Running optimization stage 1 on tspc_fifo_ctl_sync .......
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Pruning unused register R_DPS_EQ2.s_mem_dat_refresh_3. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on tspc_fifo_ctl_sync (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
Post processing for work.tspc_fifo_sync.rtl
Running optimization stage 1 on tspc_fifo_sync .......
Finished optimization stage 1 on tspc_fifo_sync (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-e.vhd":30:7:30:22|Synthesizing work.jxb3_spi_dma_tgt.rtl.
@N: CD231 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":32:18:32:19|Using onehot encoding for type t_buf_rd. For example, enumeration br_rst is mapped to "100000000".
@N: CD231 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":33:18:33:19|Using onehot encoding for type t_buf_wr. For example, enumeration bw_rst is mapped to "100000000".
@N: CD231 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":35:21:35:22|Using onehot encoding for type t_dma_rd_fsm. For example, enumeration dr_idle is mapped to "1000000".
@N: CD231 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":36:21:36:22|Using onehot encoding for type t_dma_wr_fsm. For example, enumeration dw_idle is mapped to "100000000".
Post processing for work.jxb3_spi_dma_tgt.rtl
Running optimization stage 1 on jxb3_spi_dma_tgt .......
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Pruning unused register s_dma_rd_pos_7(1 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Feedback mux created for signal s_phase_count[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on jxb3_spi_dma_tgt (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 111MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-e.vhd":30:7:30:20|Synthesizing work.jxb3_regs_ctrl.rtl.
@N: CD231 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":32:18:32:19|Using onehot encoding for type t_buf_rd. For example, enumeration br_listen is mapped to "1000000".
@N: CD231 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":33:18:33:19|Using onehot encoding for type t_buf_wr. For example, enumeration bw_listen is mapped to "1000000".
Post processing for work.jxb3_regs_ctrl.rtl
Running optimization stage 1 on jxb3_regs_ctrl .......
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Pruning unused register s_reg_xcount_eq0_3. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_wb_adr(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_wb_adr(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_rsps_1(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_rsps_1(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_rsps_1(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_rsps_1(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_rsps_1(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_rsps_1(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_rsps_1(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_rsps_1(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_rsps_1(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_rsps_1(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_rsps_1(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_rsps_1(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_rsps_1(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_rsps_1(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_rsps_1(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_rsps_1(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_buf_count(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_buf_count(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_buf_count(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_buf_count(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_buf_count(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_buf_count(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_buf_count(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Optimizing register bit s_reg_buf_count(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Pruning register bits 23 to 8 of s_reg_rsps_1(23 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Pruning register bits 1 to 0 of s_wb_adr(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Pruning register bits 31 to 28 of s_reg_buf_count(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Pruning register bits 15 to 12 of s_reg_buf_count(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on jxb3_regs_ctrl (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-e.vhd":21:7:21:24|Synthesizing work.tspc_cfi_spim_pw2n.rtl.
@N: CD231 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":24:18:24:19|Using onehot encoding for type t_cfi_fsm. For example, enumeration sc_rst is mapped to "1000000000000".
Post processing for work.tspc_cfi_spim_pw2n.rtl
Running optimization stage 1 on tspc_cfi_spim_pw2n .......
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Pruning unused register s_phase_ssel_sh_5(0). Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on tspc_cfi_spim_pw2n (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
Post processing for work.tspc_wb_cfi_jxb3.rtl
Running optimization stage 1 on tspc_wb_cfi_jxb3 .......
Finished optimization stage 1 on tspc_wb_cfi_jxb3 (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-e.vhd":29:7:29:19|Synthesizing work.tsls_wb_bmram.rtl.
@W: CD276 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":44:6:44:15|Map for port i_ram_wait of component tspc_wb_ebr_ctl not found
@W: CD730 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":153:3:153:9|Component declaration has 22 ports but entity declares 23 ports
Running optimization stage 1 on pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 .......
Finished optimization stage 1 on pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":29:7:29:21|Synthesizing work.tspc_wb_ebr_ctl.rtl.
@N: CD231 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":32:17:32:18|Using onehot encoding for type t_wb_fsm. For example, enumeration wb_idle is mapped to "10000".
@W: CD434 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":71:33:71:40|Signal i_ram_dq in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.tspc_wb_ebr_ctl.rtl
Running optimization stage 1 on tspc_wb_ebr_ctl .......
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Pruning unused register s_prescale_4(0). Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on tspc_wb_ebr_ctl (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
Post processing for work.tsls_wb_bmram.rtl
Running optimization stage 1 on tsls_wb_bmram .......
Finished optimization stage 1 on tsls_wb_bmram (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\top\vhdl\dma_subsys-e.vhd":5:7:5:16|Synthesizing work.dma_subsys.rtl.
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-e.vhd":29:7:29:19|Synthesizing work.tsls_wb_bmram.rtl.
@W: CD276 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":44:6:44:15|Map for port i_ram_wait of component tspc_wb_ebr_ctl not found
Running optimization stage 1 on pmi_ram_dp_true_be_work_versa_ecp5_rtl_1 .......
Finished optimization stage 1 on pmi_ram_dp_true_be_work_versa_ecp5_rtl_1 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":29:7:29:21|Synthesizing work.tspc_wb_ebr_ctl.rtl.
@N: CD231 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":32:17:32:18|Using onehot encoding for type t_wb_fsm. For example, enumeration wb_idle is mapped to "10000".
@W: CD434 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":71:33:71:40|Signal i_ram_dq in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.tspc_wb_ebr_ctl.rtl
Running optimization stage 1 on tspc_wb_ebr_ctl .......
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Pruning unused register s_prescale_4(0). Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on tspc_wb_ebr_ctl (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
Post processing for work.tsls_wb_bmram.rtl
Running optimization stage 1 on tsls_wb_bmram .......
Finished optimization stage 1 on tsls_wb_bmram (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-e.vhd":25:7:25:21|Synthesizing work.dma_subsys_regs.rtl.
Post processing for work.dma_subsys_regs.rtl
Running optimization stage 1 on dma_subsys_regs .......
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Pruning unused register s_regdma_cmd_sta.cmd.int_ack_3. Make sure that there are no unused intermediate registers.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|All reachable assignments to s_wb_adr(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|All reachable assignments to s_wb_adr(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
Finished optimization stage 1 on dma_subsys_regs (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-e.vhd":23:7:23:22|Synthesizing work.tspc_dma_chan_ms.rtl.
@W: CD276 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd":54:6:54:14|Map for port o_rd_last of component tspc_fifo_sync not found
@W: CD276 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd":58:6:58:14|Map for port o_wr_last of component tspc_fifo_sync not found
@W: CD730 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd":127:3:127:14|Component declaration has 13 ports but entity declares 15 ports
@W: CD326 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd":127:3:127:14|Port o_wr_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd":127:3:127:14|Port o_wr_afull of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd":127:3:127:14|Port o_rd_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD276 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd":54:6:54:14|Map for port o_rd_last of component tspc_fifo_sync not found
@W: CD276 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd":58:6:58:14|Map for port o_wr_last of component tspc_fifo_sync not found
@W: CD730 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd":152:3:152:14|Component declaration has 13 ports but entity declares 15 ports
@W: CD326 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd":152:3:152:14|Port o_wr_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd":152:3:152:14|Port o_wr_afull of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd":152:3:152:14|Port o_rd_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD276 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd":54:6:54:14|Map for port o_rd_last of component tspc_fifo_sync not found
@W: CD276 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd":58:6:58:14|Map for port o_wr_last of component tspc_fifo_sync not found
@W: CD730 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd":178:3:178:12|Component declaration has 13 ports but entity declares 15 ports
@W: CD326 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd":178:3:178:12|Port o_wr_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd":178:3:178:12|Port o_wr_afull of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd":178:3:178:12|Port o_rd_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD276 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd":54:6:54:14|Map for port o_rd_last of component tspc_fifo_sync not found
@W: CD276 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd":58:6:58:14|Map for port o_wr_last of component tspc_fifo_sync not found
@W: CD730 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd":203:3:203:14|Component declaration has 13 ports but entity declares 15 ports
@W: CD326 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd":203:3:203:14|Port o_wr_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd":203:3:203:14|Port o_wr_afull of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd":203:3:203:14|Port o_rd_last of entity work.tspc_fifo_sync is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-e.vhd":27:7:27:26|Synthesizing work.tspc_dma_chan_ms_ctl.rtl.
@N: CD231 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":23:23:23:24|Using onehot encoding for type t_dma_chan_fsm. For example, enumeration rc_rst is mapped to "1000000000000000000000".
Post processing for work.tspc_dma_chan_ms_ctl.rtl
Running optimization stage 1 on tspc_dma_chan_ms_ctl .......
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning unused register s_int_period_1(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_wbm_bte(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_wbm_bte(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning unused register s_wbm_bte(1 downto 0). Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on tspc_dma_chan_ms_ctl (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-e.vhd":27:7:27:26|Synthesizing work.tspc_dma_chan_ms_ctl.rtl.
@N: CD231 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":23:23:23:24|Using onehot encoding for type t_dma_chan_fsm. For example, enumeration rc_rst is mapped to "1000000000000000000000".
Post processing for work.tspc_dma_chan_ms_ctl.rtl
Running optimization stage 1 on tspc_dma_chan_ms_ctl .......
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning unused register s_int_period_1(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|All reachable assignments to s_int_period_load(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_wbm_bte(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_wbm_bte(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning unused register s_wbm_bte(1 downto 0). Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on tspc_dma_chan_ms_ctl (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 124MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd":31:7:31:20|Synthesizing work.tspc_fifo_sync.rtl.
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":29:7:29:24|Synthesizing work.tspc_fifo_sync_mem.rtl.
Running optimization stage 1 on pmi_ram_dp_work_versa_ecp5_rtl_1 .......
Finished optimization stage 1 on pmi_ram_dp_work_versa_ecp5_rtl_1 (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 124MB)
Post processing for work.tspc_fifo_sync_mem.rtl
Running optimization stage 1 on tspc_fifo_sync_mem .......
Finished optimization stage 1 on tspc_fifo_sync_mem (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 124MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd":33:7:33:24|Synthesizing work.tspc_fifo_ctl_sync.rtl.
Post processing for work.tspc_fifo_ctl_sync.rtl
Running optimization stage 1 on tspc_fifo_ctl_sync .......
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Pruning unused register R_DPS_EQ2.s_mem_dat_refresh_6. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on tspc_fifo_ctl_sync (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 124MB)
Post processing for work.tspc_fifo_sync.rtl
Running optimization stage 1 on tspc_fifo_sync .......
Finished optimization stage 1 on tspc_fifo_sync (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 124MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd":31:7:31:20|Synthesizing work.tspc_fifo_sync.rtl.
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":29:7:29:24|Synthesizing work.tspc_fifo_sync_mem.rtl.
Running optimization stage 1 on pmi_ram_dp_work_versa_ecp5_rtl_2 .......
Finished optimization stage 1 on pmi_ram_dp_work_versa_ecp5_rtl_2 (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 124MB)
Post processing for work.tspc_fifo_sync_mem.rtl
Running optimization stage 1 on tspc_fifo_sync_mem .......
Finished optimization stage 1 on tspc_fifo_sync_mem (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 124MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd":33:7:33:24|Synthesizing work.tspc_fifo_ctl_sync.rtl.
Post processing for work.tspc_fifo_ctl_sync.rtl
Running optimization stage 1 on tspc_fifo_ctl_sync .......
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Pruning unused register R_DPS_EQ2.s_mem_dat_refresh_9. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on tspc_fifo_ctl_sync (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 126MB)
Post processing for work.tspc_fifo_sync.rtl
Running optimization stage 1 on tspc_fifo_sync .......
Finished optimization stage 1 on tspc_fifo_sync (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 126MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd":31:7:31:20|Synthesizing work.tspc_fifo_sync.rtl.
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":29:7:29:24|Synthesizing work.tspc_fifo_sync_mem.rtl.
Running optimization stage 1 on pmi_ram_dp_work_versa_ecp5_rtl_3 .......
Finished optimization stage 1 on pmi_ram_dp_work_versa_ecp5_rtl_3 (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 126MB)
Post processing for work.tspc_fifo_sync_mem.rtl
Running optimization stage 1 on tspc_fifo_sync_mem .......
Finished optimization stage 1 on tspc_fifo_sync_mem (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 126MB)
Post processing for work.tspc_fifo_sync.rtl
Running optimization stage 1 on tspc_fifo_sync .......
Finished optimization stage 1 on tspc_fifo_sync (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 126MB)
Post processing for work.tspc_dma_chan_ms.rtl
Running optimization stage 1 on tspc_dma_chan_ms .......
Finished optimization stage 1 on tspc_dma_chan_ms (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 126MB)
Post processing for work.dma_subsys.rtl
Running optimization stage 1 on dma_subsys .......
Finished optimization stage 1 on dma_subsys (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 126MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\uart_block\vhdl\uart_block-e.vhd":29:7:29:16|Synthesizing work.uart_block.rtl.
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-e.vhd":37:7:37:15|Synthesizing work.wb_16550s.rtl.
@W: CD272 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":103:7:103:22|Comparison (=) of different length arrays is always false!
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\pcat_16550s\vhdl\pcat_16550s-e.vhd":27:7:27:17|Synthesizing work.pcat_16550s.rtl.
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_16550s\vhdl\tx_16550s-e.vhd":25:7:25:15|Synthesizing work.tx_16550s.rtl.
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_reg_pipeline\vhdl\tspc_reg_pipeline-e.vhd":20:7:20:23|Synthesizing work.tspc_reg_pipeline.rtl.
Post processing for work.tspc_reg_pipeline.rtl
Running optimization stage 1 on tspc_reg_pipeline .......
Finished optimization stage 1 on tspc_reg_pipeline (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 126MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_event_latch\vhdl\tspc_event_latch-e.vhd":23:7:23:22|Synthesizing work.tspc_event_latch.rtl.
Post processing for work.tspc_event_latch.rtl
Running optimization stage 1 on tspc_event_latch .......
Finished optimization stage 1 on tspc_event_latch (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 126MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd":31:7:31:20|Synthesizing work.tspc_fifo_sync.rtl.
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":29:7:29:24|Synthesizing work.tspc_fifo_sync_mem.rtl.
Running optimization stage 1 on pmi_ram_dp_work_versa_ecp5_rtl_4 .......
Finished optimization stage 1 on pmi_ram_dp_work_versa_ecp5_rtl_4 (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 126MB)
Post processing for work.tspc_fifo_sync_mem.rtl
Running optimization stage 1 on tspc_fifo_sync_mem .......
Finished optimization stage 1 on tspc_fifo_sync_mem (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 126MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd":33:7:33:24|Synthesizing work.tspc_fifo_ctl_sync.rtl.
Post processing for work.tspc_fifo_ctl_sync.rtl
Running optimization stage 1 on tspc_fifo_ctl_sync .......
Finished optimization stage 1 on tspc_fifo_ctl_sync (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 127MB)
Post processing for work.tspc_fifo_sync.rtl
Running optimization stage 1 on tspc_fifo_sync .......
Finished optimization stage 1 on tspc_fifo_sync (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 127MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-e.vhd":25:7:25:22|Synthesizing work.tx_ser_8250_core.rtl.
@N: CD231 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":28:18:28:19|Using onehot encoding for type t_tx_fsm. For example, enumeration tx_idle is mapped to "1000000".
Post processing for work.tx_ser_8250_core.rtl
Running optimization stage 1 on tx_ser_8250_core .......
Finished optimization stage 1 on tx_ser_8250_core (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 127MB)
Post processing for work.tx_16550s.rtl
Running optimization stage 1 on tx_16550s .......
Finished optimization stage 1 on tx_16550s (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 127MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-e.vhd":25:7:25:15|Synthesizing work.rx_16550s.rtl.
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-e.vhd":21:7:21:18|Synthesizing work.tspc_cdc_ack.rtl.
Post processing for work.tspc_cdc_ack.rtl
Running optimization stage 1 on tspc_cdc_ack .......
Finished optimization stage 1 on tspc_cdc_ack (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 128MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-e.vhd":21:7:21:18|Synthesizing work.tspc_cdc_reg.rtl.
Post processing for work.tspc_cdc_reg.rtl
Running optimization stage 1 on tspc_cdc_reg .......
Finished optimization stage 1 on tspc_cdc_reg (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 128MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd":31:7:31:20|Synthesizing work.tspc_fifo_sync.rtl.
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":29:7:29:24|Synthesizing work.tspc_fifo_sync_mem.rtl.
Running optimization stage 1 on pmi_ram_dp_work_versa_ecp5_rtl_5 .......
Finished optimization stage 1 on pmi_ram_dp_work_versa_ecp5_rtl_5 (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 128MB)
Post processing for work.tspc_fifo_sync_mem.rtl
Running optimization stage 1 on tspc_fifo_sync_mem .......
Finished optimization stage 1 on tspc_fifo_sync_mem (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 128MB)
Post processing for work.tspc_fifo_sync.rtl
Running optimization stage 1 on tspc_fifo_sync .......
Finished optimization stage 1 on tspc_fifo_sync (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 128MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-e.vhd":25:7:25:22|Synthesizing work.rx_ser_8250_core.rtl.
@N: CD231 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":28:18:28:19|Using onehot encoding for type t_rx_fsm. For example, enumeration rx_idle is mapped to "100000".
Post processing for work.rx_ser_8250_core.rtl
Running optimization stage 1 on rx_ser_8250_core .......
@W: CL260 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Pruning register bit 0 of s_rx_shift_reg(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on rx_ser_8250_core (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
Post processing for work.rx_16550s.rtl
Running optimization stage 1 on rx_16550s .......
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Pruning unused register s_rx_timer_int_1. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on rx_16550s (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-e.vhd":25:7:25:23|Synthesizing work.modem_regs_16550s.rtl.
@N: CD604 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":193:12:193:25|OTHERS clause is not synthesized.
Post processing for work.modem_regs_16550s.rtl
Running optimization stage 1 on modem_regs_16550s .......
@W: CL271 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Pruning unused bits 5 to 4 of s_reg_fcr_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Pruning unused bits 7 to 4 of s_reg_ier_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Pruning unused bits 7 to 5 of s_reg_mcr_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on modem_regs_16550s (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
Post processing for work.pcat_16550s.rtl
Running optimization stage 1 on pcat_16550s .......
Finished optimization stage 1 on pcat_16550s (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
Post processing for work.wb_16550s.rtl
Running optimization stage 1 on wb_16550s .......
@W: CL271 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Pruning unused bits 4 to 3 of s_wb_addr_in_3(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Pruning unused bits 1 to 0 of s_wb_addr_in_3(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on wb_16550s (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
Post processing for work.uart_block.rtl
Running optimization stage 1 on uart_block .......
Finished optimization stage 1 on uart_block (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-e.vhd":4:7:4:15|Synthesizing work.clock_gen.rtl.
@W: CD272 :"C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd":85:6:85:24|Comparison (=) of different length arrays is always false!
Running optimization stage 1 on pll_xclk_base .......
Finished optimization stage 1 on pll_xclk_base (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
Post processing for work.clock_gen.rtl
Running optimization stage 1 on clock_gen .......
Finished optimization stage 1 on clock_gen (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\adr_decode\vhdl\adr_decode-e.vhd":4:7:4:16|Synthesizing work.adr_decode.rtl.
Post processing for work.adr_decode.rtl
Running optimization stage 1 on adr_decode .......
Finished optimization stage 1 on adr_decode (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
@N: CD630 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top_combo.vhd":4:7:4:25|Synthesizing work.pcie_mfx1_top_combo.rtl.
Running optimization stage 1 on pcie_refclk .......
Finished optimization stage 1 on pcie_refclk (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
Running optimization stage 1 on pcie_x1_top_phy .......
Finished optimization stage 1 on pcie_x1_top_phy (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
Post processing for work.pcie_mfx1_top_combo.rtl
Running optimization stage 1 on pcie_mfx1_top_combo .......
Finished optimization stage 1 on pcie_mfx1_top_combo (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
Post processing for work.core_mf8c.rtl
Running optimization stage 1 on core_mf8c .......
@W: CL240 :"C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-e.vhd":50:6:50:14|Signal o_uart_tx is floating; a simulation mismatch is possible.
@W: CL240 :"C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-e.vhd":49:6:49:15|Signal o_uart_rts is floating; a simulation mismatch is possible.
@W: CL240 :"C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-e.vhd":41:6:41:15|Signal o_gpio_led is floating; a simulation mismatch is possible.
Finished optimization stage 1 on core_mf8c (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
Post processing for work.versa_ecp5.rtl
Running optimization stage 1 on versa_ecp5 .......
Finished optimization stage 1 on versa_ecp5 (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
Running optimization stage 2 on pcie_x1_top_phy .......
Finished optimization stage 2 on pcie_x1_top_phy (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
Running optimization stage 2 on pcie_refclk .......
Finished optimization stage 2 on pcie_refclk (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
Running optimization stage 2 on pcie_mfx1_top_combo .......
Finished optimization stage 2 on pcie_mfx1_top_combo (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
Running optimization stage 2 on adr_decode .......
@W: CL246 :"C:\project\PCIe_ECP5_MF\soc\units\adr_decode\vhdl\adr_decode-e.vhd":7:6:7:18|Input port bits 5 to 1 of i_dec_bar_hit(5 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\units\adr_decode\vhdl\adr_decode-e.vhd":6:6:6:14|Input i_dec_adr is unused.
Finished optimization stage 2 on adr_decode (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
Running optimization stage 2 on pll_xclk_base .......
Finished optimization stage 2 on pll_xclk_base (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
Running optimization stage 2 on clock_gen_ECP5UM .......
Finished optimization stage 2 on clock_gen_ECP5UM (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
Running optimization stage 2 on modem_regs_16550s .......
Finished optimization stage 2 on modem_regs_16550s (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on rx_ser_8250_core .......
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Trying to extract state machine for register s_fsm_rx.
Extracted state machine for register s_fsm_rx
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
Finished optimization stage 2 on rx_ser_8250_core (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on pmi_ram_dp_work_versa_ecp5_rtl_5 .......
Finished optimization stage 2 on pmi_ram_dp_work_versa_ecp5_rtl_5 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1 .......
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":41:6:41:10|Input i_clr is unused.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":45:6:45:16|Input i_rd_reg_en is unused.
Finished optimization stage 2 on tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on tspc_fifo_sync_work_versa_ecp5_rtl_5layer0 .......
Finished optimization stage 2 on tspc_fifo_sync_work_versa_ecp5_rtl_5layer0 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on tspc_cdc_reg_work_versa_ecp5_rtl_2layer0 .......
Finished optimization stage 2 on tspc_cdc_reg_work_versa_ecp5_rtl_2layer0 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on tspc_cdc_ack_work_versa_ecp5_rtl_0layer0 .......
Finished optimization stage 2 on tspc_cdc_ack_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on rx_16550s_false_16_ECP5UM .......
Finished optimization stage 2 on rx_16550s_false_16_ECP5UM (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on tx_ser_8250_core .......
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Trying to extract state machine for register s_fsm_tx.
Extracted state machine for register s_fsm_tx
State machine has 6 reachable states with original encodings of:
   0000001
   0000100
   0001000
   0010000
   0100000
   1000000
Finished optimization stage 2 on tx_ser_8250_core (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on tspc_fifo_ctl_sync_1_1_1_16_1 .......
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd":45:6:45:13|Input i_clk_en is unused.
Finished optimization stage 2 on tspc_fifo_ctl_sync_1_1_1_16_1 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on pmi_ram_dp_work_versa_ecp5_rtl_4 .......
Finished optimization stage 2 on pmi_ram_dp_work_versa_ecp5_rtl_4 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0 .......
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":41:6:41:10|Input i_clr is unused.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":45:6:45:16|Input i_rd_reg_en is unused.
Finished optimization stage 2 on tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on tspc_fifo_sync_work_versa_ecp5_rtl_4layer0 .......
Finished optimization stage 2 on tspc_fifo_sync_work_versa_ecp5_rtl_4layer0 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on tspc_event_latch .......
Finished optimization stage 2 on tspc_event_latch (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0 .......
Finished optimization stage 2 on tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on tx_16550s_false_16_ECP5UM .......
Finished optimization stage 2 on tx_16550s_false_16_ECP5UM (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on pcat_16550s_false_false_16_16_ECP5UM .......
Finished optimization stage 2 on pcat_16550s_false_false_16_16_ECP5UM (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on wb_16550s_work_versa_ecp5_rtl_0layer0 .......
@W: CL279 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Pruning register bits 31 to 8 of s_wb_rdat_out(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-e.vhd":56:6:56:13|Input port bits 7 to 3 of i_wb_adr(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-e.vhd":56:6:56:13|Input port bits 1 to 0 of i_wb_adr(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wb_16550s_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on uart_block_5_ECP5UM .......
Finished optimization stage 2 on uart_block_5_ECP5UM (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on pmi_ram_dp_work_versa_ecp5_rtl_3 .......
Finished optimization stage 2 on pmi_ram_dp_work_versa_ecp5_rtl_3 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on tspc_fifo_sync_mem_false_512_2_ECP5UM_ANY_1 .......
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":41:6:41:10|Input i_clr is unused.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":45:6:45:16|Input i_rd_reg_en is unused.
Finished optimization stage 2 on tspc_fifo_sync_mem_false_512_2_ECP5UM_ANY_1 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on tspc_fifo_sync_work_versa_ecp5_rtl_1layer0 .......
Finished optimization stage 2 on tspc_fifo_sync_work_versa_ecp5_rtl_1layer0 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 2 on tspc_fifo_ctl_sync_1_1_2_512_1 .......
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Trying to extract state machine for register s_egr_pipe.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd":45:6:45:13|Input i_clk_en is unused.
Finished optimization stage 2 on tspc_fifo_ctl_sync_1_1_2_512_1 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 136MB)
Running optimization stage 2 on pmi_ram_dp_work_versa_ecp5_rtl_2 .......
Finished optimization stage 2 on pmi_ram_dp_work_versa_ecp5_rtl_2 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 136MB)
Running optimization stage 2 on tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0 .......
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":41:6:41:10|Input i_clr is unused.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":45:6:45:16|Input i_rd_reg_en is unused.
Finished optimization stage 2 on tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 136MB)
Running optimization stage 2 on tspc_fifo_sync_work_versa_ecp5_rtl_2layer0 .......
Finished optimization stage 2 on tspc_fifo_sync_work_versa_ecp5_rtl_2layer0 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 136MB)
Running optimization stage 2 on tspc_fifo_ctl_sync_1_1_2_4_1 .......
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Trying to extract state machine for register s_egr_pipe.
Extracted state machine for register s_egr_pipe
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd":45:6:45:13|Input i_clk_en is unused.
Finished optimization stage 2 on tspc_fifo_ctl_sync_1_1_2_4_1 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 136MB)
Running optimization stage 2 on pmi_ram_dp_work_versa_ecp5_rtl_1 .......
Finished optimization stage 2 on pmi_ram_dp_work_versa_ecp5_rtl_1 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 136MB)
Running optimization stage 2 on tspc_fifo_sync_mem_false_4_2_ECP5UM_ANY_1 .......
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":41:6:41:10|Input i_clr is unused.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":45:6:45:16|Input i_rd_reg_en is unused.
Finished optimization stage 2 on tspc_fifo_sync_mem_false_4_2_ECP5UM_ANY_1 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 136MB)
Running optimization stage 2 on tspc_fifo_sync_work_versa_ecp5_rtl_3layer0 .......
Finished optimization stage 2 on tspc_fifo_sync_work_versa_ecp5_rtl_3layer0 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 136MB)
Running optimization stage 2 on tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0 .......
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_int_period_count(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning register bit 31 of s_int_period_count(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_int_period_count(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning register bit 30 of s_int_period_count(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_int_period_count(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning register bit 29 of s_int_period_count(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Trying to extract state machine for register s_wbm_cti.
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Trying to extract state machine for register s_dma_chan_fsm.
Extracted state machine for register s_dma_chan_fsm
State machine has 21 reachable states with original encodings of:
   0000000000000000000001
   0000000000000000000010
   0000000000000000000100
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000010000000
   0000000000000100000000
   0000000000001000000000
   0000000000010000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000001000000000000000
   0000010000000000000000
   0000100000000000000000
   0001000000000000000000
   0010000000000000000000
   1000000000000000000000
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_int_period_count(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning register bit 28 of s_int_period_count(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-e.vhd":43:6:43:21|Input i_dma_int_period is unused.
Finished optimization stage 2 on tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 158MB)
Running optimization stage 2 on tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0 .......
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_int_period_count(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning register bit 31 of s_int_period_count(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_int_period_count(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning register bit 30 of s_int_period_count(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_int_period_count(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning register bit 29 of s_int_period_count(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Trying to extract state machine for register s_wbm_cti.
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Trying to extract state machine for register s_dma_chan_fsm.
Extracted state machine for register s_dma_chan_fsm
State machine has 18 reachable states with original encodings of:
   0000000000000000000001
   0000000000000000000010
   0000000000000000000100
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000001000000000
   0000000000010000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000001000000000000000
   0000010000000000000000
   0000100000000000000000
   0010000000000000000000
   0100000000000000000000
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_seq_last to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_xfer_count(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_wr to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_seq_done_ev to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_int_xfer_ev to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_slv_run to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Optimizing register bit s_int_period_count(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning register bit 28 of s_int_period_count(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning unused register s_dma_xfer_int_done. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning unused register s_slv_run. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning unused register s_slv_xfer_count(23 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning unused register s_slv_seq_last. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning unused register s_slv_wr. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning unused register s_int_xfer_ev. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Pruning unused register s_seq_done_ev. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-e.vhd":43:6:43:21|Input i_dma_int_period is unused.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-e.vhd":50:6:50:24|Input i_dma_xfer_int_done is unused.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-e.vhd":57:6:57:21|Input i_slv_lseq_start is unused.
Finished optimization stage 2 on tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 158MB)
Running optimization stage 2 on tspc_dma_chan_ms_work_versa_ecp5_rtl_0layer0 .......
Finished optimization stage 2 on tspc_dma_chan_ms_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 158MB)
Running optimization stage 2 on dma_subsys_regs .......
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Trying to extract state machine for register s_regdma_ladr.
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Trying to extract state machine for register s_regdma_hadr_low.
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Trying to extract state machine for register s_regdma_xfer_size.
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Trying to extract state machine for register s_regdma_hadr_high.
@W: CL247 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-e.vhd":33:6:33:14|Input port bit 2 of i_dma_sta(4 downto 0) is unused 
@W: CL246 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-e.vhd":34:6:34:19|Input port bits 31 to 23 of i_dma_xfer_pos(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-e.vhd":35:6:35:13|Input port bits 15 to 8 of i_wb_adr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-e.vhd":35:6:35:13|Input port bits 1 to 0 of i_wb_adr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on dma_subsys_regs (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 158MB)
Running optimization stage 2 on tspc_wb_ebr_ctl_work_versa_ecp5_rtl_1layer0 .......
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Trying to extract state machine for register s_wb_fsm.
Extracted state machine for register s_wb_fsm
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL246 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":45:6:45:13|Input port bits 31 to 16 of i_wb_adr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":45:6:45:13|Input port bits 1 to 0 of i_wb_adr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":42:6:42:14|Input i_ram_err is unused.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":43:6:43:14|Input i_ram_rty is unused.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":44:6:44:15|Input i_ram_wait is unused.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":46:6:46:13|Input i_wb_bte is unused.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":50:6:50:14|Input i_wb_lock is unused.
Finished optimization stage 2 on tspc_wb_ebr_ctl_work_versa_ecp5_rtl_1layer0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 158MB)
Running optimization stage 2 on pmi_ram_dp_true_be_work_versa_ecp5_rtl_1 .......
Finished optimization stage 2 on pmi_ram_dp_true_be_work_versa_ecp5_rtl_1 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 158MB)
Running optimization stage 2 on tsls_wb_bmram_work_versa_ecp5_rtl_1layer0 .......
Finished optimization stage 2 on tsls_wb_bmram_work_versa_ecp5_rtl_1layer0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 158MB)
Running optimization stage 2 on dma_subsys_ECP5UM .......
Finished optimization stage 2 on dma_subsys_ECP5UM (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 158MB)
Running optimization stage 2 on tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0 .......
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Trying to extract state machine for register s_wb_fsm.
Extracted state machine for register s_wb_fsm
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL246 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":45:6:45:13|Input port bits 15 to 14 of i_wb_adr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":45:6:45:13|Input port bits 1 to 0 of i_wb_adr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":42:6:42:14|Input i_ram_err is unused.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":43:6:43:14|Input i_ram_rty is unused.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":44:6:44:15|Input i_ram_wait is unused.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":46:6:46:13|Input i_wb_bte is unused.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":50:6:50:14|Input i_wb_lock is unused.
Finished optimization stage 2 on tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 158MB)
Running optimization stage 2 on pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 .......
Finished optimization stage 2 on pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 158MB)
Running optimization stage 2 on tsls_wb_bmram_work_versa_ecp5_rtl_0layer0 .......
Finished optimization stage 2 on tsls_wb_bmram_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 158MB)
Running optimization stage 2 on tspc_cfi_spim_pw2n_work_versa_ecp5_rtl_0layer0 .......
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Trying to extract state machine for register s_cfi_fsm.
Extracted state machine for register s_cfi_fsm
State machine has 12 reachable states with original encodings of:
   0000000000001
   0000000000010
   0000000000100
   0000000001000
   0000000100000
   0000001000000
   0000010000000
   0000100000000
   0001000000000
   0010000000000
   0100000000000
   1000000000000
Finished optimization stage 2 on tspc_cfi_spim_pw2n_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 158MB)
Running optimization stage 2 on jxb3_regs_ctrl .......
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Trying to extract state machine for register s_fsm_buf_wr.
Extracted state machine for register s_fsm_buf_wr
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Trying to extract state machine for register s_fsm_buf_rd.
Extracted state machine for register s_fsm_buf_rd
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@W: CL246 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-e.vhd":53:6:53:13|Input port bits 1 to 0 of i_wb_adr(11 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-e.vhd":39:6:39:14|Input i_buf_irq is unused.
Finished optimization stage 2 on jxb3_regs_ctrl (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 158MB)
Running optimization stage 2 on jxb3_spi_dma_tgt_24 .......
@N: CL189 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Register bit s_phase_count(2) is always 0.
@W: CL260 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Pruning register bit 2 of s_phase_count(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Trying to extract state machine for register s_fsm_dma_wr.
Extracted state machine for register s_fsm_dma_wr
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Trying to extract state machine for register s_fsm_dma_rd.
Extracted state machine for register s_fsm_dma_rd
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Trying to extract state machine for register s_fsm_buf_wr.
Extracted state machine for register s_fsm_buf_wr
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Trying to extract state machine for register s_fsm_buf_rd.
Extracted state machine for register s_fsm_buf_rd
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@W: CL246 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-e.vhd":39:6:39:14|Input port bits 9 to 8 of i_buf_din(9 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-e.vhd":43:6:43:18|Input i_buf_wr_last is unused.
Finished optimization stage 2 on jxb3_spi_dma_tgt_24 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 158MB)
Running optimization stage 2 on tspc_fifo_ctl_sync_1_1_2_2048_1 .......
@N: CL201 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Trying to extract state machine for register s_egr_pipe.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd":45:6:45:13|Input i_clk_en is unused.
Finished optimization stage 2 on tspc_fifo_ctl_sync_1_1_2_2048_1 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 158MB)
Running optimization stage 2 on pmi_ram_dp_work_versa_ecp5_rtl_0 .......
Finished optimization stage 2 on pmi_ram_dp_work_versa_ecp5_rtl_0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 158MB)
Running optimization stage 2 on tspc_fifo_sync_mem_false_2048_2_ECP5UM_ANY_1 .......
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":41:6:41:10|Input i_clr is unused.
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":45:6:45:16|Input i_rd_reg_en is unused.
Finished optimization stage 2 on tspc_fifo_sync_mem_false_2048_2_ECP5UM_ANY_1 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 158MB)
Running optimization stage 2 on tspc_fifo_sync_work_versa_ecp5_rtl_0layer0 .......
Finished optimization stage 2 on tspc_fifo_sync_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 158MB)
Running optimization stage 2 on tspc_cdc_reg_work_versa_ecp5_rtl_0layer0 .......
Finished optimization stage 2 on tspc_cdc_reg_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 158MB)
Running optimization stage 2 on tspc_cdc_reg_work_versa_ecp5_rtl_1layer0 .......
Finished optimization stage 2 on tspc_cdc_reg_work_versa_ecp5_rtl_1layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 158MB)
Running optimization stage 2 on tspc_cdc_vec_work_versa_ecp5_rtl_1layer0 .......
Finished optimization stage 2 on tspc_cdc_vec_work_versa_ecp5_rtl_1layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 158MB)
Running optimization stage 2 on tspc_cdc_vec_work_versa_ecp5_rtl_2layer0 .......
Finished optimization stage 2 on tspc_cdc_vec_work_versa_ecp5_rtl_2layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 158MB)
Running optimization stage 2 on tspc_wb_cfi_jxb3_work_versa_ecp5_rtl_0layer0 .......
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\top\vhdl\tspc_wb_cfi_jxb3-e.vhd":54:6:54:14|Input i_sys_rdy is unused.
Finished optimization stage 2 on tspc_wb_cfi_jxb3_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 158MB)
Running optimization stage 2 on core_mf8c_5_ECP5UM .......
@N: CL159 :"C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-e.vhd":29:6:29:15|Input i_gpio_sw4 is unused.
Finished optimization stage 2 on core_mf8c_5_ECP5UM (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 158MB)
Running optimization stage 2 on tspc_cdc_vec_work_versa_ecp5_rtl_0layer0 .......
Finished optimization stage 2 on tspc_cdc_vec_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 158MB)
Running optimization stage 2 on versa_ecp5 .......
Finished optimization stage 2 on versa_ecp5 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 158MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Process completed successfully.
# Sun Feb 27 15:53:51 2022

###########################################################]
###########################################################[
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top_bb.v" (library work)
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_refclk\pcie_refclk.v" (library work)
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\pcie_x1_top\src\params\pci_exp_params.v" (library work)
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_x1_top.v" (library work)
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_x1_top_core_bb.v" (library work)
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_sync1s.v" (library work)
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v" (library work)
@W: CG1337 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v":125:7:125:17|Net kcntl_in_d0 is not declared.
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v" (library work)
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs.v" (library work)
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pipe.v" (library work)
@W: CG1337 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pipe.v":146:7:146:20|Net TxElecIdle_chx is not declared.
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v" (library work)
@W: CG1337 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":282:7:282:18|Net ffc_quad_rst is not declared.
@W: CG1337 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":302:7:302:10|Net pwdn is not declared.
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":392:19:392:31|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":398:19:398:30|Read directive translate_on.
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":537:25:537:37|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":549:25:549:36|Read directive translate_on.
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":580:25:580:37|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":587:25:587:36|Read directive translate_on.
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":868:30:868:42|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":870:30:870:41|Read directive translate_on.
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":885:30:885:42|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":887:30:887:41|Read directive translate_on.
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":891:30:891:42|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":893:30:893:41|Read directive translate_on.
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":897:30:897:42|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":899:30:899:41|Read directive translate_on.
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":903:30:903:42|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":905:30:905:41|Read directive translate_on.
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":938:18:938:30|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":950:18:950:29|Read directive translate_on.
@W: CG1337 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":987:16:987:23|Net ffs_rlol is not declared.
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_subsys.v" (library work)
@N: CG334 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_subsys.v":1:13:1:25|Read directive translate_off.
@N: CG333 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_subsys.v":3:13:3:24|Read directive translate_on.
@W: CG274 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_subsys.v":5:0:5:21|Not overridding macro passed from the project (Macro: SBP_SYNTHESIS) - the macro value specified in the project will be used
@I::"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\xclk_subsys\pll_xclk_base\pll_xclk_base.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
@N: CG364 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top_bb.v":1:7:1:19|Synthesizing module pcie_mfx1_top in library work.
@W: CG146 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top_bb.v":1:7:1:19|Creating black box for empty module pcie_mfx1_top

@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v":1751:7:1751:13|Synthesizing module EXTREFB in library work.
Running optimization stage 1 on EXTREFB .......
Finished optimization stage 1 on EXTREFB (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CG364 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_refclk\pcie_refclk.v":8:7:8:17|Synthesizing module pcie_refclk in library work.
Running optimization stage 1 on pcie_refclk .......
Finished optimization stage 1 on pcie_refclk (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v":761:7:761:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v":757:7:757:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v":501:7:501:17|Synthesizing module pmi_fifo_dc in library work.

	pmi_data_width_w=32'b00000000000000000000000000001111
	pmi_data_width_r=32'b00000000000000000000000000001111
	pmi_data_depth_w=32'b00000000000000000000000000010000
	pmi_data_depth_r=32'b00000000000000000000000000010000
	pmi_full_flag=32'b00000000000000000000000000010000
	pmi_empty_flag=32'b00000000000000000000000000000000
	pmi_almost_full_flag=32'b00000000000000000000000000001100
	pmi_almost_empty_flag=32'b00000000000000000000000000000100
	pmi_regmode=24'b011100100110010101100111
	pmi_resetmode=40'b0110000101110011011110010110111001100011
	pmi_family=40'b0100010101000011010100000011010101010101
	module_type=88'b0111000001101101011010010101111101100110011010010110011001101111010111110110010001100011
	pmi_implementation=24'b010011000101010101010100
   Generated name = pmi_fifo_dc_Z1_layer1
Running optimization stage 1 on pmi_fifo_dc_Z1_layer1 .......
Finished optimization stage 1 on pmi_fifo_dc_Z1_layer1 (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CG364 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_sync1s.v":2:7:2:24|Synthesizing module pcie_x1_top_sync1s in library work.

	WIDTH=32'b00000000000000000000000000000001
   Generated name = pcie_x1_top_sync1s_1s
@N: CG179 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_sync1s.v":37:45:37:55|Removing redundant assignment.
Running optimization stage 1 on pcie_x1_top_sync1s_1s .......
Finished optimization stage 1 on pcie_x1_top_sync1s_1s (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v":3:7:3:21|Synthesizing module pcie_x1_top_ctc in library work.
Running optimization stage 1 on pcie_x1_top_ctc .......
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v":176:0:176:5|Pruning unused register fifo_partial_empty_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v":176:0:176:5|Pruning unused register fifo_partial_empty_d2. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on pcie_x1_top_ctc (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pipe.v":3:7:3:22|Synthesizing module pcie_x1_top_pipe in library work.
@W: CG133 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pipe.v":74:26:74:26|Object i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pipe.v":74:29:74:29|Object m is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on pcie_x1_top_pipe .......
Finished optimization stage 1 on pcie_x1_top_pipe (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v":1779:7:1779:10|Synthesizing module DCUA in library work.
Running optimization stage 1 on DCUA .......
Finished optimization stage 1 on DCUA (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":82:7:82:29|Synthesizing module pcie_x1_top_pcsrsl_core in library work.

	pnum_channels=32'b00000000000000000000000000000001
	pprotocol=32'b01010000010000110100100101000101
	pserdes_mode=72'b010100100101100000100000010000010100111001000100001000000101010001011000
	pport_tx_rdy=56'b01000101010011100100000101000010010011000100010101000100
	pwait_tx_rdy=32'b00000000000000000000101110111000
	pport_rx_rdy=56'b01000101010011100100000101000010010011000100010101000100
	pwait_rx_rdy=32'b00000000000000000000101110111000
	lreset_pwidth=32'b00000000000000000000000000000011
	lwait_b4_trst=32'b00000000000010111110101111000010
	lwait_b4_trst_s=32'b00000000000000000000001100001101
	lplol_cnt_width=32'b00000000000000000000000000010100
	lwait_after_plol0=32'b00000000000000000000000000000100
	lwait_b4_rrst=32'b00000000000001110000010011100000
	lwait_b4_rrst_s=32'b00000000000000000000000111001100
	lrlol_cnt_width=32'b00000000000000000000000000010011
	llols_cnt_width=32'b00000000000000000000000000010010
	lwait_after_lols=32'b00000000000000111110100000000000
	lwait_after_lols_s=32'b00000000000000000000000010010110
	lrdb_max=32'b00000000000000000000000000001111
	ltxr_wait_width=32'b00000000000000000000000000001100
	lrxr_wait_width=32'b00000000000000000000000000001100
   Generated name = pcie_x1_top_pcsrsl_core_Z2_layer1
@W: CG133 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":299:33:299:39|Object rxp_cnt is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":300:33:300:39|Object rxp_rst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":301:33:301:42|Removing wire rxp_cnt_tc, as there is no assignment to it.
Running optimization stage 1 on pcie_x1_top_pcsrsl_core_Z2_layer1 .......
@W: CL318 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":207:33:207:48|*Output rdo_rx_pcs_rst_c has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":611:3:611:8|Pruning unused register genblk2.rlolsz_cnt[17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":544:3:544:8|Pruning unused register genblk2.rlols_db. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":535:3:535:8|Pruning unused register genblk2.rdb_cnt[3:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on pcie_x1_top_pcsrsl_core_Z2_layer1 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":807:7:807:29|Synthesizing module pcie_x1_top_pcssll_core in library work.

	PPROTOCOL=32'b01010000010000110100100101000101
	PLOL_SETTING=32'b00000000000000000000000000000001
	PDYN_RATE_CTRL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PPCIE_MAX_RATE=24'b001100100010111000110101
	PDIFF_VAL_LOCK=32'b00000000000000000000000000110001
	PDIFF_VAL_UNLOCK=32'b00000000000000000000000101001000
	PPCLK_TC=32'b00000000000000101000000000000000
	PDIFF_DIV11_VAL_LOCK=32'b00000000000000000000000000000000
	PDIFF_DIV11_VAL_UNLOCK=32'b00000000000000000000000000000000
	PPCLK_DIV11_TC=32'b00000000000000000000000000000000
	LPLL_LOSS_ST=2'b00
	LPLL_PRELOSS_ST=2'b01
	LPLL_PRELOCK_ST=2'b10
	LPLL_LOCK_ST=2'b11
	LRCLK_TC=16'b1111111111111111
	LRCLK_TC_PUL_WIDTH=16'b0000000000110010
   Generated name = pcie_x1_top_pcssll_core_Z3_layer1
Running optimization stage 1 on pcie_x1_top_pcssll_core_Z3_layer1 .......
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 0 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 1 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 2 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 4 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 5 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 7 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 9 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 10 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 11 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 12 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 13 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 14 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 15 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 1 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 2 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 3 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 6 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 7 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 8 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 9 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 10 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 11 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 12 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 13 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 14 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 15 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 0 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 1 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 2 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 3 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 4 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 5 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 6 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 7 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 8 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 9 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 10 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 11 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 12 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 13 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 14 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 16 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 18 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 19 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 20 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 21 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
Finished optimization stage 1 on pcie_x1_top_pcssll_core_Z3_layer1 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs.v":8:7:8:21|Synthesizing module pcie_x1_top_pcs in library work.
@W: CS263 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs.v":470:50:470:56|Port-width mismatch for port sli_cpri_mode. The port definition is 1 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@N: CG794 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs.v":483:10:483:20|Using module rx_rsl from library work
Running optimization stage 1 on pcie_x1_top_pcs .......
Finished optimization stage 1 on pcie_x1_top_pcs (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v":1541:7:1541:15|Synthesizing module PCSCLKDIV in library work.
Running optimization stage 1 on PCSCLKDIV .......
Finished optimization stage 1 on PCSCLKDIV (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":7:7:7:21|Synthesizing module pcie_x1_top_phy in library work.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":80:14:80:17|Removing wire cout, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":81:14:81:25|Removing wire ffs_rlol_ch1, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":82:14:82:25|Removing wire ffs_rlol_ch2, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":83:14:83:25|Removing wire ffs_rlol_ch3, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":99:14:99:26|Removing wire ff_tx_f_clk_1, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":100:14:100:26|Removing wire ff_tx_f_clk_2, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":101:14:101:26|Removing wire ff_tx_f_clk_3, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":103:14:103:26|Removing wire ff_tx_h_clk_1, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":104:14:104:26|Removing wire ff_tx_h_clk_2, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":105:14:105:26|Removing wire ff_tx_h_clk_3, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":149:30:149:40|Removing wire ffc_pwdnb_1, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":150:30:150:40|Removing wire ffc_pwdnb_2, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":151:30:151:40|Removing wire ffc_pwdnb_3, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":154:27:154:36|Removing wire ffc_rrst_1, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":155:27:155:36|Removing wire ffc_rrst_2, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":156:27:156:36|Removing wire ffc_rrst_3, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":205:30:205:43|Removing wire enable_det_all, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":261:30:261:45|Removing wire RxElecIdle_ch1_8, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":262:30:262:45|Removing wire RxElecIdle_ch2_8, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":263:30:263:45|Removing wire RxElecIdle_ch3_8, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":266:5:266:16|Removing wire ff_rx_fclk_1, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":267:5:267:16|Removing wire ff_rx_fclk_2, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":268:5:268:16|Removing wire ff_rx_fclk_3, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":270:5:270:12|Removing wire quad_rst, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":271:5:271:15|Removing wire lane_tx_rst, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":272:14:272:24|Removing wire lane_rx_rst, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":273:5:273:13|Removing wire lane_rrst, as there is no assignment to it.
Running optimization stage 1 on pcie_x1_top_phy .......
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":797:0:797:5|Pruning unused register ffc_pcie_det_en_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":797:0:797:5|Pruning unused register ffc_pcie_det_en_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":797:0:797:5|Pruning unused register ffc_pcie_det_en_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":797:0:797:5|Pruning unused register done_1_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":797:0:797:5|Pruning unused register done_1_d0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":797:0:797:5|Pruning unused register done_1_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":797:0:797:5|Pruning unused register done_2_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":797:0:797:5|Pruning unused register done_2_d0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":797:0:797:5|Pruning unused register done_2_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":797:0:797:5|Pruning unused register done_3_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":797:0:797:5|Pruning unused register done_3_d0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":797:0:797:5|Pruning unused register done_3_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":797:0:797:5|Pruning unused register det_result[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":771:0:771:5|Pruning unused register enable_det_ch1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":771:0:771:5|Pruning unused register enable_det_ch2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":771:0:771:5|Pruning unused register enable_det_ch3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":608:0:608:5|Pruning unused register rlol_sync[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":608:0:608:5|Pruning unused register rx_elec[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":608:0:608:5|Pruning unused register rlol_fclk[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":608:0:608:5|Pruning unused register rlol_rst_ch[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":323:0:323:5|Pruning unused register lol_all_d0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":323:0:323:5|Pruning unused register lol_all_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":323:0:323:5|Pruning unused register lol_all_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":323:0:323:5|Pruning unused register lol_all_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":323:0:323:5|Pruning unused register lol_all_d4. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":323:0:323:5|Pruning unused register lol_all_d5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":323:0:323:5|Pruning unused register lol_all_d6. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":323:0:323:5|Pruning unused register lol_all_d7. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":323:0:323:5|Pruning unused register sync_rst. Make sure that there are no unused intermediate registers.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|All reachable assignments to bit 1 of RxLOL_sync[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|All reachable assignments to bit 2 of RxLOL_sync[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|All reachable assignments to bit 3 of RxLOL_sync[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|All reachable assignments to bit 1 of RxLOL[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|All reachable assignments to bit 2 of RxLOL[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|All reachable assignments to bit 3 of RxLOL[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|All reachable assignments to bit 1 of RxEI_sync[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|All reachable assignments to bit 2 of RxEI_sync[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|All reachable assignments to bit 3 of RxEI_sync[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|All reachable assignments to bit 1 of RxEI[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|All reachable assignments to bit 2 of RxEI[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|All reachable assignments to bit 3 of RxEI[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|All reachable assignments to bit 1 of EI_low_pulse[3:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|All reachable assignments to bit 2 of EI_low_pulse[3:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|All reachable assignments to bit 3 of EI_low_pulse[3:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|All reachable assignments to bit 1 of EI_low[3:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|All reachable assignments to bit 2 of EI_low[3:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|All reachable assignments to bit 3 of EI_low[3:0] assign 0, register removed by optimization.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Optimizing register bit RxLOL_del[1] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Optimizing register bit RxLOL_del[2] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Optimizing register bit RxLOL_del[3] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Pruning register bits 3 to 1 of RxLOL_del[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on pcie_x1_top_phy (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_x1_top_core_bb.v":1:7:1:22|Synthesizing module pcie_x1_top_core in library work.
@W: CG146 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_x1_top_core_bb.v":1:7:1:22|Creating black box for empty module pcie_x1_top_core

@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v":1696:7:1696:13|Synthesizing module EHXPLLL in library work.
Running optimization stage 1 on EHXPLLL .......
Finished optimization stage 1 on EHXPLLL (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\xclk_subsys\pll_xclk_base\pll_xclk_base.v":8:7:8:19|Synthesizing module pll_xclk_base in library work.
Running optimization stage 1 on pll_xclk_base .......
Finished optimization stage 1 on pll_xclk_base (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on pll_xclk_base .......
Finished optimization stage 2 on pll_xclk_base (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 99MB)
Running optimization stage 2 on EHXPLLL .......
Finished optimization stage 2 on EHXPLLL (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 99MB)
Running optimization stage 2 on pcie_x1_top_phy .......
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Pruning register bits 3 to 2 of RxLOL_posedge[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Pruning register bits 3 to 2 of RxEI_masked_sync[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Register bit RxLOL_posedge[1] is always 0.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Pruning unused register EI_low_pulse[0]. Make sure that there are no unused intermediate registers.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Pruning register bit 1 of RxLOL_posedge[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Pruning register bits 2 to 1 of RxEI_masked[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Pruning unused register start_count_del. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":797:0:797:5|Trying to extract state machine for register cs_reqdet_sm.
Extracted state machine for register cs_reqdet_sm
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL156 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|*Input un1_RxElecIdle_ch0_8[1:0] to expression [dffs] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":58:28:58:36|Input phy_cfgln is unused.
@N: CL159 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":60:28:60:37|Input flip_lanes is unused.
Finished optimization stage 2 on pcie_x1_top_phy (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on PCSCLKDIV .......
Finished optimization stage 2 on PCSCLKDIV (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on pcie_x1_top_pcs .......
Finished optimization stage 2 on pcie_x1_top_pcs (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on pcie_x1_top_pcssll_core_Z3_layer1 .......
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|Pruning register bit 17 of genblk3.rcount_tc[17:16]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|Pruning register bits 8 to 7 of genblk3.rdiff_comp_unlock[8:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|Pruning register bits 5 to 4 of genblk3.rdiff_comp_lock[5:3]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|Pruning unused register genblk3.rdiff_comp_unlock[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1112:0:1112:5|Pruning unused register genblk3.rcount_tc[16]. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1174:0:1174:5|Trying to extract state machine for register sll_state.
Extracted state machine for register sll_state
State machine has 3 reachable states with original encodings of:
   00
   01
   11
@N: CL159 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":831:6:831:18|Input sli_cpri_mode is unused.
@N: CL159 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":832:6:832:18|Input sli_pcie_mode is unused.
Finished optimization stage 2 on pcie_x1_top_pcssll_core_Z3_layer1 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on pcie_x1_top_pcsrsl_core_Z2_layer1 .......
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":414:3:414:8|Optimizing register bit genblk1.txp_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":375:3:375:8|Optimizing register bit genblk1.txs_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":561:3:561:8|Optimizing register bit genblk2.rxs_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":561:3:561:8|Pruning register bit 2 of genblk2.rxs_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":375:3:375:8|Pruning register bit 2 of genblk1.txs_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":414:3:414:8|Pruning register bit 2 of genblk1.txp_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":188:33:188:48|Input port bits 3 to 1 of rui_tx_pcs_rst_c[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":192:33:192:51|Input port bits 3 to 1 of rui_rx_serdes_rst_c[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":193:33:193:48|Input port bits 3 to 1 of rui_rx_pcs_rst_c[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":194:33:194:48|Input port bits 3 to 1 of rdi_rx_los_low_s[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":195:33:195:48|Input port bits 3 to 1 of rdi_rx_cdr_lol_s[3:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on pcie_x1_top_pcsrsl_core_Z2_layer1 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on DCUA .......
Finished optimization stage 2 on DCUA (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on pcie_x1_top_pipe .......
@N: CL159 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pipe.v":8:32:8:39|Input ffs_plol is unused.
Finished optimization stage 2 on pcie_x1_top_pipe (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on pcie_x1_top_ctc .......
Finished optimization stage 2 on pcie_x1_top_ctc (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on pcie_x1_top_sync1s_1s .......
Finished optimization stage 2 on pcie_x1_top_sync1s_1s (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on pmi_fifo_dc_Z1_layer1 .......
Finished optimization stage 2 on pmi_fifo_dc_Z1_layer1 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on pcie_refclk .......
Finished optimization stage 2 on pcie_refclk (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on EXTREFB .......
Finished optimization stage 2 on EXTREFB (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\synwork\layer1.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 98MB peak: 104MB)


Process completed successfully.
# Sun Feb 27 15:53:57 2022

###########################################################]
###########################################################[
@N:"C:\project\PCIe_ECP5_MF\soc\units\rx_rsl\vhdl\rx_rsl.vhd":32:8:32:13|Top entity is set to rx_rsl.
File C:\lscc\diamond\3.12\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\packages\tspc_wbone_types\vhdl\tspc_wbone_types-pb.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms_types-pb.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_cfi_reg_types-p.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_cfi_reg_types-pb.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms_comps-p.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync_comps-p.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s_comps-p.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_16550s\vhdl\tx_16550s_comps-p.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core_types-pb.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\top\vhdl\dma_subsys_comps-p.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs_types-p.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs_types-pb.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\top\vhdl\tspc_wb_cfi_jxb3_comps-p.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\adr_decode\vhdl\adr_decode-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-e.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-e.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-e.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\top\vhdl\tspc_wb_cfi_jxb3-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_event_latch\vhdl\tspc_event_latch-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\common\units\tspc_reg_pipeline\vhdl\tspc_reg_pipeline-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_16550s\vhdl\tx_16550s-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\pcat_16550s\vhdl\pcat_16550s-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\uart_block\vhdl\uart_block-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-e.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\top\vhdl\dma_subsys-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-a_rtl.vhd changed - recompiling
File C:\project\PCIe_ECP5_MF\soc\top\versa_ecp5\vhdl\versa_ecp5-a_rtl.vhd changed - recompiling
File C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.vhd changed - recompiling
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\rx_rsl\vhdl\rx_rsl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top_combo.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\packages\tspc_utils\vhdl\tspc_utils-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\packages\tspc_wbone_types\vhdl\tspc_wbone_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\uart_block\vhdl\uart_block_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\pcat_16550s\vhdl\pcat_16550s_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\adr_decode\vhdl\adr_decode-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\top\vhdl\tspc_wb_cfi_jxb3-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_event_latch\vhdl\tspc_event_latch-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_reg_pipeline\vhdl\tspc_reg_pipeline-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_16550s\vhdl\tx_16550s-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\pcat_16550s\vhdl\pcat_16550s-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\uart_block\vhdl\uart_block-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\top\vhdl\dma_subsys-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c_exports-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\versa_ecp5\vhdl\versa_ecp5_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\versa_ecp5\vhdl\versa_ecp5-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\packages\tspc_utils\vhdl\tspc_utils-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\packages\tspc_wbone_types\vhdl\tspc_wbone_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_cfi_reg_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_cfi_reg_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_16550s\vhdl\tx_16550s_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\top\vhdl\dma_subsys_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\top\vhdl\tspc_wb_cfi_jxb3_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\adr_decode\vhdl\adr_decode-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd'.
@W: CD645 :"C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd":13:8:13:15|Ignoring undefined library pmi_work
@W: CD642 :"C:\project\PCIe_ECP5_MF\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd":14:16:14:16|Ignoring use clause - library pmi_work not found ...
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd'.
@W: CD645 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":26:8:26:15|Ignoring undefined library pmi_work
@W: CD642 :"C:\project\PCIe_ECP5_MF\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":28:16:28:16|Ignoring use clause - library pmi_work not found ...
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd'.
@W: CD645 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":27:8:27:15|Ignoring undefined library pmi_work
@W: CD642 :"C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":30:16:30:16|Ignoring use clause - library pmi_work not found ...
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\tspc_wb_cfi_jxb3\top\vhdl\tspc_wb_cfi_jxb3-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_event_latch\vhdl\tspc_event_latch-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\common\units\tspc_reg_pipeline\vhdl\tspc_reg_pipeline-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\tx_16550s\vhdl\tx_16550s-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\units\pcat_16550s\vhdl\pcat_16550s-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\uart_block\vhdl\uart_block-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\units\tspc_dma_chan_ms\top\vhdl\tspc_dma_chan_ms-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\units\dma_subsys\top\vhdl\dma_subsys-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\core_mf8c\vhdl\core_mf8c-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\project\PCIe_ECP5_MF\soc\top\versa_ecp5\vhdl\versa_ecp5-a_rtl.vhd'.
VHDL syntax check successful!
@N: CD231 :"C:\lscc\diamond\3.12\synpbase\lib\vhd2008\std1164.vhd":888:16:888:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\project\PCIe_ECP5_MF\soc\units\rx_rsl\vhdl\rx_rsl.vhd":32:8:32:13|Synthesizing work.rx_rsl.rx_rsl_arc.
@N: CD231 :"C:\project\PCIe_ECP5_MF\soc\units\rx_rsl\vhdl\rx_rsl.vhd":62:20:62:21|Using onehot encoding for type rx_sm_state. For example, enumeration powerup is mapped to "10000000".
Post processing for work.rx_rsl.rx_rsl_arc
Running optimization stage 1 on rx_rsl .......
Finished optimization stage 1 on rx_rsl (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
Running optimization stage 2 on rx_rsl .......
Finished optimization stage 2 on rx_rsl (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\synwork\layer2.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)


Process completed successfully.
# Sun Feb 27 15:53:58 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1-1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : mf8c
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 222R, Built Dec 22 2021 00:18:12, @

@N|Running in 64-bit mode
File C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\synwork\layer1.srs changed - recompiling
File C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\synwork\layer2.srs changed - recompiling
@W: Z198 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":131:9:131:13|Unbound component pmi_ram_dp_work_versa_ecp5_rtl_5 of instance LAT_EQ1\.U1_BMRAM\.U_RAM 
@W: Z198 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":131:9:131:13|Unbound component pmi_ram_dp_work_versa_ecp5_rtl_4 of instance LAT_EQ1\.U1_BMRAM\.U_RAM 
@W: Z198 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":189:9:189:13|Unbound component pmi_ram_dp_work_versa_ecp5_rtl_3 of instance LAT_EQ2\.U1_BMRAM\.U_RAM 
@W: Z198 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":189:9:189:13|Unbound component pmi_ram_dp_work_versa_ecp5_rtl_2 of instance LAT_EQ2\.U1_BMRAM\.U_RAM 
@W: Z198 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":189:9:189:13|Unbound component pmi_ram_dp_work_versa_ecp5_rtl_1 of instance LAT_EQ2\.U1_BMRAM\.U_RAM 
@W: Z198 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":186:3:186:8|Unbound component pmi_ram_dp_true_be_work_versa_ecp5_rtl_1 of instance U2_MEM 
@W: Z198 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":186:3:186:8|Unbound component pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 of instance U2_MEM 
@W: Z198 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":189:9:189:13|Unbound component pmi_ram_dp_work_versa_ecp5_rtl_0 of instance LAT_EQ2\.U1_BMRAM\.U_RAM 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\synwork\versa_ecp5_mf8c_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 103MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 27 15:53:58 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\synwork\versa_ecp5_mf8c_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime

Process completed successfully.
# Sun Feb 27 15:53:58 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1-1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : mf8c
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 222R, Built Dec 22 2021 00:18:12, @

@N|Running in 64-bit mode
File C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\synwork\versa_ecp5_mf8c_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 106MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 27 15:53:59 2022

###########################################################]
# Sun Feb 27 15:53:59 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1-1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : mf8c
Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 107R, Built Dec 22 2021 00:40:26, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 130MB)

@A: MF827 |No constraint file specified.
@L: C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\versa_ecp5_mf8c_scck.rpt 
See clock summary report "C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\versa_ecp5_mf8c_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 155MB peak: 155MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 156MB peak: 157MB)

@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_stb because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_cyc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_wbm_stb because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_wbm_cyc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":646:13:646:31|Tristate driver rdo_rx_pcs_rst_c_1 (in view: work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog)) on net rdo_rx_pcs_rst_c_1 (in view: work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":646:13:646:31|Tristate driver rdo_rx_pcs_rst_c_2 (in view: work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog)) on net rdo_rx_pcs_rst_c_2 (in view: work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":646:13:646:31|Tristate driver rdo_rx_pcs_rst_c_3 (in view: work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog)) on net rdo_rx_pcs_rst_c_3 (in view: work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog)) has its enable tied to GND.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Sequential instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_cwr_flag is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_cwr_flag is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_cwr_flag is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_cwr_flag is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_cwr_flag is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_reg_xfer_buf[31:0] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v":176:0:176:5|Removing sequential instance ctc_skip_removed (in view: work.pcie_x1_top_ctc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v":320:0:320:5|Removing sequential instance under_flow (in view: work.pcie_x1_top_ctc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v":308:24:308:32|Removing instance u1_sync1s (in view: work.pcie_x1_top_ctc(verilog)) of type view:work.pcie_x1_top_sync1s_1s(verilog) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":1001:3:1001:8|Removing sequential instance rlol_r2 (in view: work.pcie_x1_top_phy(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_ready (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_ready (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_ready (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_ready (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_ready (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_4(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance s_dma_adr_pop (in view: work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance s_int_period_ev (in view: work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance s_int_xfer_ev (in view: work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance s_lseq_start_ev (in view: work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance s_int_period_ev (in view: work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance s_xfer_count_eq0 (in view: work.jxb3_regs_ctrl(rtl)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance s_buf_dout[7:0] (in view: work.jxb3_regs_ctrl(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance s_buf_pop (in view: work.jxb3_regs_ctrl(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance s_buf_push (in view: work.jxb3_regs_ctrl(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance s_reg_cfi_adr_push (in view: work.jxb3_regs_ctrl(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance s_reg_cfi_cmd_push (in view: work.jxb3_regs_ctrl(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance s_reg_ctrl_sta\.ctrl\.int_ack (in view: work.jxb3_regs_ctrl(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance s_reg_ctrl_sta\.ctrl\.spi_trig (in view: work.jxb3_regs_ctrl(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance s_int_req (in view: work.jxb3_regs_ctrl(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance s_xfer_count_eq1 (in view: work.jxb3_regs_ctrl(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance s_spi_has_pload (in view: work.jxb3_regs_ctrl(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_dma_idle (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v":294:0:294:5|Removing sequential instance over_flow (in view: work.pcie_x1_top_ctc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":1001:3:1001:8|Removing sequential instance rlol_r1 (in view: work.pcie_x1_top_phy(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance s_spi_sclk_en (in view: work.tspc_cfi_spim_pw2n_work_versa_ecp5_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rd_flag (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rd_flag (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rd_flag (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rd_flag (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rd_flag (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_4(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rd_flag_sync (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rd_flag_sync (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rd_flag_sync (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rd_flag_sync (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rd_flag_sync (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_4(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance s_dma_xfer_int_done (in view: work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rst (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_0(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rst (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_1(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rst (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_2(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rst (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_3(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rst (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_4(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance s_buf_empty (in view: work.jxb3_regs_ctrl(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rst_sync (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_0(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rst_sync (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_1(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rst_sync (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_2(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rst_sync (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_3(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing sequential instance s_cwr_rst_sync (in view: work.tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_5_4(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Removing sequential instance s_rd_aempty (in view: work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Removing sequential instance s_wr_afull (in view: work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance s_xfer_count[15:0] (in view: work.jxb3_regs_ctrl(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance s_ev_spi_start (in view: work.jxb3_regs_ctrl(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance s_mbuf_pos[31:0] (in view: work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance s_int_period_count[27:0] (in view: work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance s_mbuf_pos_max[31:0] (in view: work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance s_int_period_count[27:0] (in view: work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Removing sequential instance s_rd_aempty (in view: work.tspc_fifo_ctl_sync_1_1_2_4_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Removing sequential instance s_wr_afull (in view: work.tspc_fifo_ctl_sync_1_1_2_4_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Removing sequential instance s_rd_aempty (in view: work.tspc_fifo_ctl_sync_1_1_2_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Removing sequential instance s_wr_afull (in view: work.tspc_fifo_ctl_sync_1_1_2_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Removing sequential instance s_rd_aempty (in view: work.tspc_fifo_ctl_sync_1_1_2_1_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Removing sequential instance s_wr_afull (in view: work.tspc_fifo_ctl_sync_1_1_2_1_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Removing sequential instance s_rd_aempty (in view: work.tspc_fifo_ctl_sync_1_1_2_1_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Removing sequential instance s_wr_afull (in view: work.tspc_fifo_ctl_sync_1_1_2_1_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_wr_afull (in view: work.tspc_fifo_ctl_sync_1_1_1_1_6(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_rd_aempty (in view: work.tspc_fifo_ctl_sync_1_1_1_1_6(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_wr_afull (in view: work.tspc_fifo_ctl_sync_1_1_1_0_4(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_rd_aempty (in view: work.tspc_fifo_ctl_sync_1_1_1_0_4(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_wr_afull (in view: work.tspc_fifo_ctl_sync_1_1_1_1_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_rd_aempty (in view: work.tspc_fifo_ctl_sync_1_1_1_1_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_wr_afull (in view: work.tspc_fifo_ctl_sync_1_1_1_0_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_rd_aempty (in view: work.tspc_fifo_ctl_sync_1_1_1_0_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_wr_afull (in view: work.tspc_fifo_ctl_sync_1_1_1_1_4(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_rd_aempty (in view: work.tspc_fifo_ctl_sync_1_1_1_1_4(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_wr_afull (in view: work.tspc_fifo_ctl_sync_1_1_1_0_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_rd_aempty (in view: work.tspc_fifo_ctl_sync_1_1_1_0_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_wr_afull (in view: work.tspc_fifo_ctl_sync_1_1_1_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_rd_aempty (in view: work.tspc_fifo_ctl_sync_1_1_1_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_wr_afull (in view: work.tspc_fifo_ctl_sync_1_1_1_0_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_rd_aempty (in view: work.tspc_fifo_ctl_sync_1_1_1_0_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_wr_afull (in view: work.tspc_fifo_ctl_sync_1_1_1_1_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_rd_aempty (in view: work.tspc_fifo_ctl_sync_1_1_1_1_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_wr_afull (in view: work.tspc_fifo_ctl_sync_1_1_1_0_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Removing sequential instance s_rd_aempty (in view: work.tspc_fifo_ctl_sync_1_1_1_0_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":480:3:480:8|Removing sequential instance genblk1\.genblk2\.txr_wt_cnt[11:0] (in view: work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":462:6:462:11|Removing sequential instance genblk1\.genblk2\.mfor\[0\]\.txpr_appd[0] (in view: work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":490:3:490:8|Removing sequential instance genblk1\.genblk2\.ruo_tx_rdyr (in view: work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":472:3:472:8|Removing sequential instance genblk1\.genblk2\.txr_wt_en (in view: work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":451:3:451:8|Removing sequential instance genblk1\.genblk2\.txdpr_appd (in view: work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
Encoding state machine sll_state[2:0] (in view: work.pcie_x1_top_pcssll_core_Z3_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   11 -> 10
Encoding state machine cs_reqdet_sm[3:0] (in view: work.pcie_x1_top_phy(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":797:0:797:5|There are no possible illegal states for state machine cs_reqdet_sm[3:0] (in view: work.pcie_x1_top_phy(verilog)); safe FSM implementation is not required.
Encoding state machine s_fsm_rx[0:5] (in view: work.rx_ser_8250_core_0(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine s_fsm_tx[0:5] (in view: work.tx_ser_8250_core_0(rtl))
original code -> new code
   0000001 -> 000001
   0000100 -> 000010
   0001000 -> 000100
   0010000 -> 001000
   0100000 -> 010000
   1000000 -> 100000
Encoding state machine s_fsm_rx[0:5] (in view: work.rx_ser_8250_core_1(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine s_fsm_tx[0:5] (in view: work.tx_ser_8250_core_1(rtl))
original code -> new code
   0000001 -> 000001
   0000100 -> 000010
   0001000 -> 000100
   0010000 -> 001000
   0100000 -> 010000
   1000000 -> 100000
Encoding state machine s_fsm_rx[0:5] (in view: work.rx_ser_8250_core_2(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine s_fsm_tx[0:5] (in view: work.tx_ser_8250_core_2(rtl))
original code -> new code
   0000001 -> 000001
   0000100 -> 000010
   0001000 -> 000100
   0010000 -> 001000
   0100000 -> 010000
   1000000 -> 100000
Encoding state machine s_fsm_rx[0:5] (in view: work.rx_ser_8250_core_3(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine s_fsm_tx[0:5] (in view: work.tx_ser_8250_core_3(rtl))
original code -> new code
   0000001 -> 000001
   0000100 -> 000010
   0001000 -> 000100
   0010000 -> 001000
   0100000 -> 010000
   1000000 -> 100000
Encoding state machine s_fsm_rx[0:5] (in view: work.rx_ser_8250_core_4(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine s_fsm_tx[0:5] (in view: work.tx_ser_8250_core_4(rtl))
original code -> new code
   0000001 -> 000001
   0000100 -> 000010
   0001000 -> 000100
   0010000 -> 001000
   0100000 -> 010000
   1000000 -> 100000
Encoding state machine s_egr_pipe[0:3] (in view: work.tspc_fifo_ctl_sync_1_1_2_4_1(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|There are no possible illegal states for state machine s_egr_pipe[0:3] (in view: work.tspc_fifo_ctl_sync_1_1_2_4_1(rtl)); safe FSM implementation is not required.
Encoding state machine s_dma_chan_fsm[0:20] (in view: work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0(rtl))
original code -> new code
   0000000000000000000001 -> 000000000000000000001
   0000000000000000000010 -> 000000000000000000010
   0000000000000000000100 -> 000000000000000000100
   0000000000000000001000 -> 000000000000000001000
   0000000000000000010000 -> 000000000000000010000
   0000000000000000100000 -> 000000000000000100000
   0000000000000001000000 -> 000000000000001000000
   0000000000000010000000 -> 000000000000010000000
   0000000000000100000000 -> 000000000000100000000
   0000000000001000000000 -> 000000000001000000000
   0000000000010000000000 -> 000000000010000000000
   0000000000100000000000 -> 000000000100000000000
   0000000001000000000000 -> 000000001000000000000
   0000000010000000000000 -> 000000010000000000000
   0000000100000000000000 -> 000000100000000000000
   0000001000000000000000 -> 000001000000000000000
   0000010000000000000000 -> 000010000000000000000
   0000100000000000000000 -> 000100000000000000000
   0001000000000000000000 -> 001000000000000000000
   0010000000000000000000 -> 010000000000000000000
   1000000000000000000000 -> 100000000000000000000
Encoding state machine s_dma_chan_fsm[0:17] (in view: work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0(rtl))
original code -> new code
   0000000000000000000001 -> 000000000000000001
   0000000000000000000010 -> 000000000000000010
   0000000000000000000100 -> 000000000000000100
   0000000000000000001000 -> 000000000000001000
   0000000000000000010000 -> 000000000000010000
   0000000000000000100000 -> 000000000000100000
   0000000000000001000000 -> 000000000001000000
   0000000000001000000000 -> 000000000010000000
   0000000000010000000000 -> 000000000100000000
   0000000000100000000000 -> 000000001000000000
   0000000001000000000000 -> 000000010000000000
   0000000010000000000000 -> 000000100000000000
   0000000100000000000000 -> 000001000000000000
   0000001000000000000000 -> 000010000000000000
   0000010000000000000000 -> 000100000000000000
   0000100000000000000000 -> 001000000000000000
   0010000000000000000000 -> 010000000000000000
   0100000000000000000000 -> 100000000000000000
Encoding state machine s_wb_fsm[0:4] (in view: work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_1layer0(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine s_wb_fsm[0:4] (in view: work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine s_cfi_fsm[0:11] (in view: work.tspc_cfi_spim_pw2n_work_versa_ecp5_rtl_0layer0(rtl))
original code -> new code
   0000000000001 -> 000000000001
   0000000000010 -> 000000000010
   0000000000100 -> 000000000100
   0000000001000 -> 000000001000
   0000000100000 -> 000000010000
   0000001000000 -> 000000100000
   0000010000000 -> 000001000000
   0000100000000 -> 000010000000
   0001000000000 -> 000100000000
   0010000000000 -> 001000000000
   0100000000000 -> 010000000000
   1000000000000 -> 100000000000
Encoding state machine s_fsm_buf_wr[0:6] (in view: work.jxb3_regs_ctrl(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine s_fsm_buf_rd[0:6] (in view: work.jxb3_regs_ctrl(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine s_fsm_dma_wr[0:8] (in view: work.jxb3_spi_dma_tgt_24(rtl))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine s_fsm_buf_wr[0:8] (in view: work.jxb3_spi_dma_tgt_24(rtl))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine s_fsm_buf_rd[0:8] (in view: work.jxb3_spi_dma_tgt_24(rtl))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine s_fsm_dma_rd[0:6] (in view: work.jxb3_spi_dma_tgt_24(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 211MB peak: 211MB)

@W: MO197 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing FSM register s_fsm_dma_rd[5] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) because its output is a constant.
@W: MO197 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing FSM register s_fsm_dma_wr[7] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) because its output is a constant.
@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 211MB peak: 212MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 211MB peak: 212MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 211MB peak: 212MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=108 on top level netlist versa_ecp5 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 211MB peak: 212MB)



Clock Summary
******************

          Start                                           Requested     Requested     Clock                                                 Clock                   Clock
Level     Clock                                           Frequency     Period        Type                                                  Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                          280.0 MHz     3.571         system                                                system_clkgroup         0    
                                                                                                                                                                         
0 -       pcie_x1_top_phy|PCLK_by_2_inferred_clock        280.0 MHz     3.571         inferred                                              Inferred_clkgroup_0     3395 
                                                                                                                                                                         
0 -       pll_xclk_base|CLKOS_inferred_clock              280.0 MHz     3.571         inferred                                              Inferred_clkgroup_2     1    
1 .         clock_gen_ECP5UM|s_rtl_xclk_derived_clock     280.0 MHz     3.571         derived (from pll_xclk_base|CLKOS_inferred_clock)     Inferred_clkgroup_2     855  
                                                                                                                                                                         
0 -       pcie_refclk|refclko_inferred_clock              280.0 MHz     3.571         inferred                                              Inferred_clkgroup_4     179  
                                                                                                                                                                         
0 -       pcie_x1_top_phy|PCLK_inferred_clock             280.0 MHz     3.571         inferred                                              Inferred_clkgroup_3     108  
                                                                                                                                                                         
0 -       pll_xclk_base|CLKOS2_inferred_clock             280.0 MHz     3.571         inferred                                              Inferred_clkgroup_1     95   
                                                                                                                                                                         
0 -       pcie_x1_top_pcs|rx_pclk_inferred_clock          280.0 MHz     3.571         inferred                                              Inferred_clkgroup_6     84   
                                                                                                                                                                         
0 -       pcie_x1_top_pcs|tx_pclk_inferred_clock          280.0 MHz     3.571         inferred                                              Inferred_clkgroup_5     52   
=========================================================================================================================================================================



Clock Load Summary
***********************

                                              Clock     Source                                                                     Clock Pin                                                                     Non-clock Pin     Non-clock Pin                                           
Clock                                         Load      Pin                                                                        Seq Example                                                                   Seq Example       Comb Example                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        0         -                                                                          -                                                                             -                 -                                                       
                                                                                                                                                                                                                                                                                           
pcie_x1_top_phy|PCLK_by_2_inferred_clock      3395      U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_clkdiv.CDIVX(PCSCLKDIV)                  U3_SYNC.s_rst_done[1:0].C                                                     -                 -                                                       
                                                                                                                                                                                                                                                                                           
pll_xclk_base|CLKOS_inferred_clock            1         U1_CORE.U3_CLK.U1_PLL\.PLL_E5.PLLInst_0.CLKOS(EHXPLLL)                     U1_CORE.U3_CLK.s_rtl_xclk.C                                                   -                 -                                                       
clock_gen_ECP5UM|s_rtl_xclk_derived_clock     855       U1_CORE.U3_CLK.s_rtl_xclk.Q[0](dffr)                                       U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_rst_sync.C     -                 -                                                       
                                                                                                                                                                                                                                                                                           
pcie_refclk|refclko_inferred_clock            179       U1_CORE.U1_PCIE\.U1_E5.U3_REFCLK.EXTREF0_inst.REFCLKO(EXTREFB)             U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.lsm_s.C                   -                 -                                                       
                                                                                                                                                                                                                                                                                           
pcie_x1_top_phy|PCLK_inferred_clock           108       U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_clkdiv.CDIV1(PCSCLKDIV)                  U1_CORE.U1_PCIE\.U1_E5.U2_PHY.detect_req_del.C                                -                 -                                                       
                                                                                                                                                                                                                                                                                           
pll_xclk_base|CLKOS2_inferred_clock           95        U1_CORE.U3_CLK.U1_PLL\.PLL_E5.PLLInst_0.CLKOS2(EHXPLLL)                    U1_CORE.U7_CFI.U7_CDC_CTL.s_rst_done[1:0].C                                   -                 -                                                       
                                                                                                                                                                                                                                                                                           
pcie_x1_top_pcs|rx_pclk_inferred_clock        84        U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.DCU0_inst.CH0_FF_RX_PCLK(DCUA)     U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.pcs_wait_done_chx.C                  -                 U1_CORE.U1_PCIE\.U1_E5.U2_PHY.ff_rx_fclk_0.I[0](keepbuf)
                                                                                                                                                                                                                                                                                           
pcie_x1_top_pcs|tx_pclk_inferred_clock        52        U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.DCU0_inst.CH0_FF_TX_PCLK(DCUA)     U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync.C                  -                 -                                                       
===========================================================================================================================================================================================================================================================================================

@W: MT529 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Found inferred clock pcie_x1_top_phy|PCLK_by_2_inferred_clock which controls 3395 sequential elements including U1_CORE.U1_PCIE\.U1_E5.U2_PHY.count_ms[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Found inferred clock pll_xclk_base|CLKOS2_inferred_clock which controls 95 sequential elements including U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\project\pcie_ecp5_mf\soc\units\clock_gen\vhdl\clock_gen-a_rtl.vhd":113:6:113:7|Found inferred clock pll_xclk_base|CLKOS_inferred_clock which controls 1 sequential elements including U1_CORE.U3_CLK.s_rtl_xclk. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v":239:0:239:5|Found inferred clock pcie_x1_top_phy|PCLK_inferred_clock which controls 108 sequential elements including U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.ctc_status_out[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":551:3:551:8|Found inferred clock pcie_refclk|refclko_inferred_clock which controls 179 sequential elements including U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rsl_inst.genblk2\.rlol1_cnt[18:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1132:0:1132:5|Found inferred clock pcie_x1_top_pcs|tx_pclk_inferred_clock which controls 52 sequential elements including U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_diff[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v":131:0:131:5|Found inferred clock pcie_x1_top_pcs|rx_pclk_inferred_clock which controls 84 sequential elements including U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

5 non-gated/non-generated clock tree(s) driving 3818 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 951 clock pin(s) of sequential element(s)
0 instances converted, 951 sequential instances remain driven by gated/generated clocks

============================================================================= Non-Gated/Non-Generated Clocks ==============================================================================
Clock Tree ID     Driving Element                                                      Drive Element Type     Fanout     Sample Instance                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_clkdiv.CDIVX                       PCSCLKDIV              3395       U1_CORE.U1_PCIE\.U1_E5.U2_PHY.count_ms[16:0]                      
@KP:ckid0_8       U1_CORE.U1_PCIE\.U1_E5.U3_REFCLK.EXTREF0_inst.REFCLKO                EXTREFB                179        U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[31:0]     
@KP:ckid0_9       U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.DCU0_inst.CH0_FF_TX_PCLK     DCUA                   52         U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_diff[21:0]
@KP:ckid0_10      U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_clkdiv.CDIV1                       PCSCLKDIV              108        U1_CORE.U1_PCIE\.U1_E5.U2_PHY.cs_reqdet_sm[1]                     
@KP:ckid0_11      U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_pclk                      pcie_x1_top_pcs        84         U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxValid_chx_reg          
===========================================================================================================================================================================================
===================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element                                    Drive Element Type     Unconverted Fanout     Sample Instance                                                       Explanation                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       U1_CORE.U3_CLK.U1_PLL\.PLL_E5.PLLInst_0.CLKOS2     EHXPLLL                95                     U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[7:0]                             Clock source is invalid for GCC           
@KP:ckid0_4       U1_CORE.U3_CLK.s_rtl_xclk.Q[0]                     dffr                   855                    U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5:0]     Derived clock on input (not legal for GCC)
@KP:ckid0_6       U1_CORE.U3_CLK.U1_PLL\.PLL_E5.PLLInst_0.CLKOS      EHXPLLL                1                      U1_CORE.U3_CLK.s_rtl_xclk                                             Clock source is invalid for GCC           
===================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
@N: MF203 |Set autoconstraint_io 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 206MB peak: 212MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 209MB peak: 212MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 213MB peak: 213MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 119MB peak: 214MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Sun Feb 27 15:54:03 2022

###########################################################]
# Sun Feb 27 15:54:03 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1-1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : mf8c
Synopsys Lattice Technology Mapper, Version map202103lat, Build 107R, Built Dec 22 2021 00:40:26, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 180MB peak: 180MB)

@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Register bit s_fsm_dma_rd[4] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Register bit s_fsm_dma_wr[6] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Register bit s_fsm_dma_rd[3] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Register bit s_fsm_dma_rd[2] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Sequential instance U1_CORE.U7_CFI.U3_DMA.s_buf_push is reduced to a combinational gate by constant propagation.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Register bit s_fsm_dma_rd[1] (in view view:work.jxb3_spi_dma_tgt_24(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_rd[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_rd[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[0] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[1] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[2] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[3] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[4] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[5] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[6] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[7] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[8] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_wr[2] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_rx_push_en because it is equivalent to instance U1_CORE.U7_CFI.U1_SPI.s_tx_pop_en. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO171 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Sequential instance U1_CORE.U7_CFI.U4_BUF.U1_CTL.s_wr_done is reduced to a combinational gate by constant propagation. 
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.s_wb_wdat_in[31:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_wdat_in[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.s_wb_wdat_in[31:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_wdat_in[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.s_wb_wdat_in[31:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_wdat_in[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_wdat_in[31:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.s_wb_wdat_in[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.s_wb_sel_in[3:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_sel_in[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.s_wb_sel_in[3:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_sel_in[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.s_wb_sel_in[3:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_sel_in[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_sel_in[3:0] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.s_wb_sel_in[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.s_wb_addr_in[2] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_addr_in[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.s_wb_addr_in[2] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_addr_in[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.s_wb_addr_in[2] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_addr_in[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\top\vhdl\wb_16550s-a_rtl.vhd":170:6:170:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.s_wb_addr_in[2] because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.s_wb_addr_in[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U6_ERR_FRM.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_tx_last because it is equivalent to instance U1_CORE.U7_CFI.U1_SPI.s_rx_last. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[3] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[4] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i_i3_2[7] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i_i3_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i_i3_1[7] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i_i3[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i[5] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i[4] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns_i[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns[5] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing user instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns[4] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr_ns[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[5] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_fsm_buf_wr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 198MB peak: 198MB)

@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Removing instance U3_SYNC.s_cdc_sync[1] because it is equivalent to instance U3_SYNC.s_cdc_sync[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Removing instance U3_SYNC.s_cdc_guard_0[1] because it is equivalent to instance U3_SYNC.s_cdc_guard_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[7] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[6] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[5] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[4] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[3] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[2] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[1] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[12] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[14] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[15] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[13] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[11] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[9] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[8] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[17] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[19] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[21] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[23] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[22] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[20] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[18] because it is equivalent to instance U1_CORE.U7_CFI.U3_DMA.s_spi_adr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Removing sequential instance U7_CFI.U7_CDC_CTL.s_cdc_sync[2] (in view: work.core_mf8c_5_ECP5UM(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Boundary register U7_CFI.U7_CDC_CTL.s_cdc_sync[2] (in view: work.core_mf8c_5_ECP5UM(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Removing sequential instance U7_CFI.U7_CDC_CTL.s_cdc_guard_0[2] (in view: work.core_mf8c_5_ECP5UM(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Sequential instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Sequential instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Sequential instance U1_CORE.U7_CFI.U3_DMA.s_wb_cti[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Sequential instance U1_CORE.U7_CFI.U3_DMA.s_wb_cti[2] is reduced to a combinational gate by constant propagation.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Register bit U7_CFI.U3_DMA.s_fsm_buf_wr[0] (in view view:work.core_mf8c_5_ECP5UM(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_wb_cti[1] (in view: work.core_mf8c_5_ECP5UM(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_fsm_buf_wr[1] (in view: work.core_mf8c_5_ECP5UM(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_fsm_buf_wr[6] (in view: work.core_mf8c_5_ECP5UM(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_wb_last (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_spi_adr[0] (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_spi_adr[10] (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_spi_adr[16] (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Found counter in view:work.pcie_x1_top_phy(verilog) instance count_ms[16:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":1017:3:1017:8|Found counter in view:work.pcie_x1_top_phy(verilog) instance rsl_rdy_cnt[9:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":913:0:913:5|Found counter in view:work.pcie_x1_top_phy(verilog) instance detsm_cnt[7:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":556:0:556:5|Found counter in view:work.pcie_x1_top_phy(verilog) instance ei_counter[6:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":551:3:551:8|Found counter in view:work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog) instance genblk2\.rlol1_cnt[18:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":365:3:365:8|Found counter in view:work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog) instance genblk1\.plol_cnt[19:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":699:3:699:8|Found counter in view:work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog) instance genblk2\.genblk3\.rxr_wt_cnt[11:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":599:3:599:8|Found counter in view:work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog) instance genblk2\.rlols0_cnt[17:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":960:0:960:5|Found counter in view:work.pcie_x1_top_pcssll_core_Z3_layer1(verilog) instance rhb_wait_cnt[7:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1132:0:1132:5|Found counter in view:work.pcie_x1_top_pcssll_core_Z3_layer1(verilog) instance pcount[21:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":921:0:921:5|Found counter in view:work.pcie_x1_top_pcssll_core_Z3_layer1(verilog) instance rcount[15:0] 
@N: BN362 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1174:0:1174:5|Removing sequential instance sll_state[0] (in view: work.pcie_x1_top_pcssll_core_Z3_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1174:0:1174:5|Boundary register sll_state[0] (in view: work.pcie_x1_top_pcssll_core_Z3_layer1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\rx_rsl\vhdl\rx_rsl.vhd":82:6:82:7|Found counter in view:work.rx_rsl(rx_rsl_arc) instance cnt[31:0] 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Removing sequential instance s_reg_fcr[3] (in view: work.modem_regs_16550s_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Boundary register s_reg_fcr[3] (in view: work.modem_regs_16550s_0(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Found counter in view:work.rx_16550s_false_16_ECP5UM_0(rtl) instance s_rx_timer[5:0] 
@N: MF179 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":316:47:316:80|Found 5 by 5 bit equality operator ('==') P_MAIN_XCLK\.un2_s_ev_fifo_lvl_chng (in view: work.rx_16550s_false_16_ECP5UM_0(rtl))
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_0(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_0(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_0(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_0(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_0(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_0(rtl) instance s_space_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_0(rtl) instance s_mark_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_0(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_0(rtl) instance s_mem_wr_adr[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_0(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_0(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_0_0(rtl) instance s_mem_wr_adr[3:0] 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Removing sequential instance s_reg_fcr[3] (in view: work.modem_regs_16550s_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Boundary register s_reg_fcr[3] (in view: work.modem_regs_16550s_1(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Found counter in view:work.rx_16550s_false_16_ECP5UM_1(rtl) instance s_rx_timer[5:0] 
@N: MF179 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":316:47:316:80|Found 5 by 5 bit equality operator ('==') P_MAIN_XCLK\.un2_s_ev_fifo_lvl_chng (in view: work.rx_16550s_false_16_ECP5UM_1(rtl))
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_1(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_1(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_1(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_1(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_1(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_1(rtl) instance s_space_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_1(rtl) instance s_mark_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_1(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_1(rtl) instance s_mem_wr_adr[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_1(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_1(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_0_1(rtl) instance s_mem_wr_adr[3:0] 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Removing sequential instance s_reg_fcr[3] (in view: work.modem_regs_16550s_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Boundary register s_reg_fcr[3] (in view: work.modem_regs_16550s_2(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Found counter in view:work.rx_16550s_false_16_ECP5UM_2(rtl) instance s_rx_timer[5:0] 
@N: MF179 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":316:47:316:80|Found 5 by 5 bit equality operator ('==') P_MAIN_XCLK\.un2_s_ev_fifo_lvl_chng (in view: work.rx_16550s_false_16_ECP5UM_2(rtl))
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_2(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_2(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_2(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_2(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_2(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_2(rtl) instance s_space_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_2(rtl) instance s_mark_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_2(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_2(rtl) instance s_mem_wr_adr[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_2(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_2(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_0_2(rtl) instance s_mem_wr_adr[3:0] 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Removing sequential instance s_reg_fcr[3] (in view: work.modem_regs_16550s_3(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Boundary register s_reg_fcr[3] (in view: work.modem_regs_16550s_3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Found counter in view:work.rx_16550s_false_16_ECP5UM_3(rtl) instance s_rx_timer[5:0] 
@N: MF179 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":316:47:316:80|Found 5 by 5 bit equality operator ('==') P_MAIN_XCLK\.un2_s_ev_fifo_lvl_chng (in view: work.rx_16550s_false_16_ECP5UM_3(rtl))
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_3(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_3(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_3(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_3(rtl) instance s_space_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_3(rtl) instance s_mark_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_3(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_3(rtl) instance s_mem_wr_adr[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_3(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_3(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_0_3(rtl) instance s_mem_wr_adr[3:0] 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Removing sequential instance s_reg_fcr[3] (in view: work.modem_regs_16550s_4(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Boundary register s_reg_fcr[3] (in view: work.modem_regs_16550s_4(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Found counter in view:work.rx_16550s_false_16_ECP5UM_4(rtl) instance s_rx_timer[5:0] 
@N: MF179 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":316:47:316:80|Found 5 by 5 bit equality operator ('==') P_MAIN_XCLK\.un2_s_ev_fifo_lvl_chng (in view: work.rx_16550s_false_16_ECP5UM_4(rtl))
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_4(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_4(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_4(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_4(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_4(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_4(rtl) instance s_space_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_4(rtl) instance s_mark_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_4(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_4(rtl) instance s_mem_wr_adr[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_4(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_4(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_0_4(rtl) instance s_mem_wr_adr[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_0(rtl) instance s_rd_adr_next[8:0] 
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_0(rtl) instance R_DPS_EQ2\.s_rsrc_avail[9:0]  
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_0(rtl) instance s_rd_count[9:0]  
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_0(rtl) instance s_mem_wr_adr[8:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_1(rtl) instance s_rd_adr_next[8:0] 
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_1(rtl) instance R_DPS_EQ2\.s_rsrc_avail[9:0]  
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_1(rtl) instance s_rd_count[9:0]  
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_1(rtl) instance s_mem_wr_adr[8:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_3(rtl) instance s_rd_adr_next[8:0] 
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_3(rtl) instance R_DPS_EQ2\.s_rsrc_avail[9:0]  
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_3(rtl) instance s_rd_count[9:0]  
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_3(rtl) instance s_mem_wr_adr[8:0] 
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_cti[2] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_cti[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Register bit s_wt_stop_wdog[1] (in view view:work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Register bit s_wt_stop_wdog[0] (in view view:work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":488:51:488:77|Found 32 by 32 bit equality operator ('==') R_MAIN\.un91_i_wbm_ack (in view: work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0(rtl))
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[14] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[13] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[12] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[11] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[9] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[8] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[7] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[6] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[5] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[4] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[3] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[2] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[1] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[10] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[29] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[28] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[27] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[26] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[25] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[24] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[23] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[22] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[21] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[20] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[19] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[18] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[17] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[16] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[15] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[31] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[30] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_mbuf_pos_max[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_wbm_cti[2] because it is equivalent to instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_wbm_cti[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Register bit s_wt_stop_wdog[1] (in view view:work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Register bit s_wt_stop_wdog[0] (in view view:work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.hfifo_count[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\dma_subsys_regs\vhdl\dma_subsys_regs-a_rtl.vhd":108:6:108:7|Sequential instance U1_CORE.U5_DMA.U2_DMA_REGS.s_regdma_cfifo_count.lfifo_count[15] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_1layer0(rtl) instance s_ram_addr_out[13:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_1layer0(rtl) instance s_ram_addr[13:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0(rtl) instance s_ram_addr_out[11:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0(rtl) instance s_ram_addr[11:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Found counter in view:work.jxb3_regs_ctrl(rtl) instance s_reg_buf_pos[31:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl) instance s_rd_adr_next[10:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl) instance R_DPS_EQ2\.s_rsrc_avail[11:0] 
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl) instance s_rd_count[11:0]  
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[10] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[9] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[8] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[7] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[6] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[5] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[4] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[3] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[2] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[1] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Register bit s_mem_wr_adr[0] (in view view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 206MB peak: 214MB)

@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_rst because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Removing instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rst_sync because it is equivalent to instance U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rst_sync. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\synlog\versa_ecp5_mf8c_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_fsm_dma_wr[0] (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Removing sequential instance U7_CFI.U4_BUF.U1_CTL.s_wr_full (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U7_CFI.U1_SPI.s_mode_wr (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 230MB peak: 230MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MO111 :"c:\project\pcie_ecp5_mf\soc\top\versa_ecp5\vhdl\versa_ecp5-a_rtl.vhd":91:18:91:19|Tristate driver SF_MOSI_1 (in view: work.versa_ecp5(rtl)) on net SF_MOSI (in view: work.versa_ecp5(rtl)) has its enable tied to GND.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_wr[3] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_wr[4] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_wr[5] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Removing sequential instance U1_CORE.U7_CFI.U4_BUF.U1_CTL.s_wr_last (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_ctrl_sta\.sta\.buf_full (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_mosi_en (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[7] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[6] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[5] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[4] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[3] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[2] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[0] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":661:3:661:8|Removing sequential instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxdpr_appd (in view: work.versa_ecp5(rtl)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 244MB peak: 274MB)

@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_phase_count[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[26] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[25] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[24] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[23] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[22] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[21] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[20] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[19] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[18] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[17] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[16] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[31] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[30] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[29] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[28] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[27] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[24] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[23] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[22] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[21] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[20] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[19] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[18] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[17] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[16] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[31] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[30] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[29] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[28] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[27] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[26] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[25] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 250MB peak: 274MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 263MB peak: 274MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 264MB peak: 274MB)

@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_phase_count[0] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 265MB peak: 274MB)

@N: FX1019 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1003:0:1003:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":960:0:960:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.rhb_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.RxEI_masked_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":1001:3:1001:8|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_1 (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.s_word_length_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.s_word_length_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.s_fifo_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.s_rx_timer_int_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U3_TX.U3_THR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.s_word_length_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.s_word_length_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.s_fifo_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.s_rx_timer_int_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U3_TX.U3_THR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.s_word_length_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.s_word_length_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.s_fifo_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.s_rx_timer_int_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U3_TX.U3_THR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_word_length_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_word_length_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_fifo_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_int_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U3_TX.U3_THR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).

Only the first 100 messages of id 'FX1019' are reported. To see all messages use 'report_messages -log C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\synlog\versa_ecp5_mf8c_fpga_mapper.srr -id FX1019' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1019} -count unlimited' in the Tcl shell.

Finished technology mapping (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 291MB peak: 324MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:23s		    -1.70ns		5343 /      4064
   2		0h:00m:23s		    -1.70ns		5296 /      4064
   3		0h:00m:24s		    -1.70ns		5296 /      4064
   4		0h:00m:24s		    -1.46ns		5295 /      4064
   5		0h:00m:24s		    -1.70ns		5295 /      4064
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[1] (in view: work.versa_ecp5(rtl)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[0] (in view: work.versa_ecp5(rtl)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[6] (in view: work.versa_ecp5(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[19] (in view: work.versa_ecp5(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[20] (in view: work.versa_ecp5(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[21] (in view: work.versa_ecp5(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chan_fsm[4] (in view: work.versa_ecp5(rtl)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chan_fsm[6] (in view: work.versa_ecp5(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":224:6:224:7|Replicating instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.s_io_ctl\.addr[2] (in view: work.versa_ecp5(rtl)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chan_fsm[15] (in view: work.versa_ecp5(rtl)) with 30 loads 2 times to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_slv_wr (in view: work.versa_ecp5(rtl)) with 37 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Replicating instance U1_CORE.U7_CFI.U2_REGS.s_wb_adr[2] (in view: work.versa_ecp5(rtl)) with 95 loads 3 times to improve timing.
Timing driven replication report
Added 16 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   6		0h:00m:25s		    -1.40ns		5338 /      4080
   7		0h:00m:25s		    -1.75ns		5343 /      4080
   8		0h:00m:25s		    -1.40ns		5342 /      4080
   9		0h:00m:25s		    -1.57ns		5346 /      4080
  10		0h:00m:25s		    -1.59ns		5364 /      4080

@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[3] (in view: work.versa_ecp5(rtl)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[7] (in view: work.versa_ecp5(rtl)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[9] (in view: work.versa_ecp5(rtl)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[8] (in view: work.versa_ecp5(rtl)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U1_CTL.s_rd_count[8] (in view: work.versa_ecp5(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[15] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[14] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[18] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[17] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[16] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[12] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[20] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[13] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U1_CTL.s_rd_count[7] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U1_CTL.s_rd_count[6] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U1_CTL.s_rd_count[5] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_chan_fsm[2] (in view: work.versa_ecp5(rtl)) with 20 loads 2 times to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_chan_fsm[4] (in view: work.versa_ecp5(rtl)) with 19 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chan_fsm[14] (in view: work.versa_ecp5(rtl)) with 27 loads 2 times to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chan_fsm[3] (in view: work.versa_ecp5(rtl)) with 16 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chan_fsm[5] (in view: work.versa_ecp5(rtl)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Replicating instance U1_CORE.U5_DMA.U3_BMRAM.U1_MCTL.s_wb_ack (in view: work.versa_ecp5(rtl)) with 50 loads 3 times to improve timing.
Added 26 Registers via timing driven replication
Added 10 LUTs via timing driven replication

  11		0h:00m:25s		    -1.35ns		5380 /      4106
  12		0h:00m:26s		    -1.15ns		5386 /      4106
  13		0h:00m:26s		    -1.41ns		5400 /      4106
  14		0h:00m:26s		    -1.23ns		5399 /      4106
  15		0h:00m:26s		    -1.20ns		5406 /      4106
  16		0h:00m:26s		    -1.21ns		5411 /      4106
Net buffering Report for view:work.versa_ecp5(rtl):
Added 0 Buffers
Added 2 Registers via replication
Added 1 LUTs via replication


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 291MB peak: 324MB)

@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chain_linear (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_spi_tx_last (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Boundary register U1_CORE.U7_CFI.U3_DMA.s_spi_tx_last (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Removing sequential instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[7] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Boundary register U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[7] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Removing sequential instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_guard_0[7] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_wr[2] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_rx_last (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_cfi_xfer_done (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_tick (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[0] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Boundary register U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[0] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Boundary register U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[1] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[2] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Boundary register U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[2] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[3] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Boundary register U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[3] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[4] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Boundary register U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[4] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\synlog\versa_ecp5_mf8c_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Boundary register U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[5] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Boundary register U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[6] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Boundary register U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[7] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[0] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[1] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[2] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[3] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[4] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[5] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[6] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[7] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[0] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[1] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[2] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[3] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[4] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[5] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[6] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[7] (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_flag (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Boundary register U1_CORE.U7_CFI.U6_MBX_DAT_RX.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Boundary register U1_CORE.U7_CFI.U6_MBX_DAT_RX.s_crd_flag (in view: work.versa_ecp5(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Sequential instance U1_CORE.U7_CFI.U3_DMA.s_spi_en is reduced to a combinational gate by constant propagation.
@N: MO111 :"c:\project\pcie_ecp5_mf\soc\top\versa_ecp5\vhdl\versa_ecp5-e.vhd":58:6:58:12|Tristate driver SF_MOSI_obuft.un1[0] (in view: work.versa_ecp5(rtl)) on net SF_MOSI (in view: work.versa_ecp5(rtl)) has its enable tied to GND.
@W: MO129 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Sequential instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_guard_0[6] is reduced to a combinational gate by constant propagation.

Finished restoring hierarchy (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 295MB peak: 324MB)


Start Writing Netlists (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 217MB peak: 324MB)

Writing Analyst data base C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\synwork\versa_ecp5_mf8c_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:30s; Memory used current: 281MB peak: 324MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\versa_ecp5_mf8c.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:31s; Memory used current: 294MB peak: 324MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:31s; Memory used current: 294MB peak: 324MB)


Start final timing analysis (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 281MB peak: 324MB)

@W: MT246 :"c:\project\pcie_ecp5_mf\soc\top\versa_ecp5\vhdl\versa_ecp5-a_rtl.vhd":142:3:142:9|Blackbox USRMCLK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":189:9:189:13|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":186:3:186:8|Blackbox pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":186:3:186:8|Blackbox pmi_ram_dp_true_be_work_versa_ecp5_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":189:9:189:13|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":189:9:189:13|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":189:9:189:13|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_3 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":131:9:131:13|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":131:9:131:13|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_5 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\xclk_subsys\pll_xclk_base\pll_xclk_base.v":59:12:59:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top_combo.vhd":361:3:361:9|Blackbox pcie_x1_top_core is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top_combo.vhd":528:3:528:7|Blackbox pcie_mfx1_top is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":748:13:748:22|Blackbox PCSCLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs.v":92:9:92:17|Blackbox DCUA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_ctc.v":272:33:272:42|Blackbox pmi_fifo_dc_Z1_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_refclk\pcie_refclk.v":14:12:14:23|Blackbox EXTREFB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock pcie_x1_top_phy|PCLK_by_2_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U2_PHY.s_u1_clk_sys.
@W: MT420 |Found inferred clock pll_xclk_base|CLKOS2_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U3_CLK.U1_PLL\.PLL_E5.s_u3_clk_spi.
@W: MT420 |Found inferred clock pll_xclk_base|CLKOS_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U3_CLK.U1_PLL\.PLL_E5.o_clk_pll_out.
@W: MT420 |Found inferred clock pcie_x1_top_phy|PCLK_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U2_PHY.PCLK.
@W: MT420 |Found inferred clock pcie_refclk|refclko_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U3_REFCLK.s_u3_refclk.
@W: MT420 |Found inferred clock pcie_x1_top_pcs|tx_pclk_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.tx_pclk.
@W: MT420 |Found inferred clock pcie_x1_top_pcs|rx_pclk_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_pclk.
@N: MT615 |Found clock clock_gen_ECP5UM|s_rtl_xclk_derived_clock with period 3.57ns 


##### START OF TIMING REPORT #####[
# Timing report written on Sun Feb 27 15:54:36 2022
#


Top view:               versa_ecp5
Requested Frequency:    280.0 MHz
Wire load mode:         top
Paths requested:        32
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: -2.161

                                              Requested     Estimated     Requested     Estimated                Clock                                                 Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                                                  Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock_gen_ECP5UM|s_rtl_xclk_derived_clock     280.0 MHz     316.3 MHz     3.571         3.162         0.819      derived (from pll_xclk_base|CLKOS_inferred_clock)     Inferred_clkgroup_2
pcie_refclk|refclko_inferred_clock            280.0 MHz     206.3 MHz     3.571         4.848         -1.277     inferred                                              Inferred_clkgroup_4
pcie_x1_top_pcs|rx_pclk_inferred_clock        280.0 MHz     417.0 MHz     3.571         2.398         1.173      inferred                                              Inferred_clkgroup_6
pcie_x1_top_pcs|tx_pclk_inferred_clock        280.0 MHz     258.3 MHz     3.571         3.872         -0.301     inferred                                              Inferred_clkgroup_5
pcie_x1_top_phy|PCLK_by_2_inferred_clock      280.0 MHz     174.4 MHz     3.571         5.732         -2.161     inferred                                              Inferred_clkgroup_0
pcie_x1_top_phy|PCLK_inferred_clock           280.0 MHz     260.0 MHz     3.571         3.846         -0.275     inferred                                              Inferred_clkgroup_3
pll_xclk_base|CLKOS2_inferred_clock           280.0 MHz     317.2 MHz     3.571         3.153         0.418      inferred                                              Inferred_clkgroup_1
pll_xclk_base|CLKOS_inferred_clock            280.0 MHz     440.4 MHz     3.571         2.271         1.301      inferred                                              Inferred_clkgroup_2
System                                        280.0 MHz     305.1 MHz     3.571         3.278         0.293      system                                                system_clkgroup    
==========================================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  3.571       0.293   |  No paths    -      |  No paths    -      |  No paths    -    
System                                     pcie_x1_top_phy|PCLK_by_2_inferred_clock   |  3.571       -0.318  |  No paths    -      |  No paths    -      |  No paths    -    
System                                     pll_xclk_base|CLKOS2_inferred_clock        |  3.571       1.325   |  No paths    -      |  No paths    -      |  No paths    -    
System                                     pcie_x1_top_phy|PCLK_inferred_clock        |  3.571       1.046   |  No paths    -      |  No paths    -      |  No paths    -    
System                                     pcie_refclk|refclko_inferred_clock         |  3.571       0.665   |  No paths    -      |  No paths    -      |  No paths    -    
System                                     pcie_x1_top_pcs|rx_pclk_inferred_clock     |  3.571       3.017   |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_by_2_inferred_clock   System                                     |  3.571       -0.579  |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_by_2_inferred_clock   pcie_x1_top_phy|PCLK_by_2_inferred_clock   |  3.571       -2.161  |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_by_2_inferred_clock   pll_xclk_base|CLKOS2_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_by_2_inferred_clock   pcie_x1_top_phy|PCLK_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_by_2_inferred_clock   pcie_x1_top_pcs|rx_pclk_inferred_clock     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_by_2_inferred_clock   clock_gen_ECP5UM|s_rtl_xclk_derived_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pll_xclk_base|CLKOS2_inferred_clock        System                                     |  3.571       2.733   |  No paths    -      |  No paths    -      |  No paths    -    
pll_xclk_base|CLKOS2_inferred_clock        pcie_x1_top_phy|PCLK_by_2_inferred_clock   |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pll_xclk_base|CLKOS2_inferred_clock        pll_xclk_base|CLKOS2_inferred_clock        |  3.571       0.418   |  No paths    -      |  No paths    -      |  No paths    -    
pll_xclk_base|CLKOS_inferred_clock         pll_xclk_base|CLKOS_inferred_clock         |  3.571       1.301   |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_inferred_clock        System                                     |  3.571       2.708   |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_inferred_clock        pcie_x1_top_phy|PCLK_by_2_inferred_clock   |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_inferred_clock        pcie_x1_top_phy|PCLK_inferred_clock        |  3.571       -0.275  |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_phy|PCLK_inferred_clock        pcie_x1_top_pcs|rx_pclk_inferred_clock     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pcie_refclk|refclko_inferred_clock         System                                     |  3.571       2.616   |  No paths    -      |  No paths    -      |  No paths    -    
pcie_refclk|refclko_inferred_clock         pcie_x1_top_phy|PCLK_by_2_inferred_clock   |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pcie_refclk|refclko_inferred_clock         pcie_x1_top_phy|PCLK_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pcie_refclk|refclko_inferred_clock         pcie_refclk|refclko_inferred_clock         |  3.571       -1.277  |  No paths    -      |  No paths    -      |  No paths    -    
pcie_refclk|refclko_inferred_clock         pcie_x1_top_pcs|tx_pclk_inferred_clock     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_pcs|tx_pclk_inferred_clock     pcie_refclk|refclko_inferred_clock         |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_pcs|tx_pclk_inferred_clock     pcie_x1_top_pcs|tx_pclk_inferred_clock     |  3.571       -0.301  |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_pcs|rx_pclk_inferred_clock     System                                     |  3.571       2.650   |  No paths    -      |  No paths    -      |  No paths    -    
pcie_x1_top_pcs|rx_pclk_inferred_clock     pcie_x1_top_pcs|rx_pclk_inferred_clock     |  3.571       1.173   |  No paths    -      |  No paths    -      |  No paths    -    
clock_gen_ECP5UM|s_rtl_xclk_derived_clock  pcie_x1_top_phy|PCLK_by_2_inferred_clock   |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clock_gen_ECP5UM|s_rtl_xclk_derived_clock  clock_gen_ECP5UM|s_rtl_xclk_derived_clock  |  3.571       0.819   |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port           Starting            User           Arrival     Required          
Name           Reference           Constraint     Time        Time         Slack
               Clock                                                            
--------------------------------------------------------------------------------
GPIO_SW4_1     NA                  NA             NA          NA           NA   
GPIO_SW4_2     NA                  NA             NA          NA           NA   
HDIN0_N        System (rising)     NA             0.000       3.571        3.571
HDIN0_P        System (rising)     NA             0.000       3.571        3.571
PERST_N        System (rising)     NA             0.000       0.665        0.665
REFCLK_N       System (rising)     NA             0.000       3.571        3.571
REFCLK_P       System (rising)     NA             0.000       3.571        3.571
SF_MISO        System (rising)     NA             0.000       1.325        1.325
UART_RX_0      System (rising)     NA             0.000       1.713        1.713
UART_RX_1      System (rising)     NA             0.000       1.713        1.713
UART_RX_2      System (rising)     NA             0.000       1.713        1.713
UART_RX_3      System (rising)     NA             0.000       1.713        1.713
UART_RX_4      System (rising)     NA             0.000       1.713        1.713
================================================================================


Output Ports: 

Port           Starting                                              User           Arrival     Required           
Name           Reference                                             Constraint     Time        Time         Slack 
               Clock                                                                                               
-------------------------------------------------------------------------------------------------------------------
DL_UP          System (rising)                                       NA             3.278       3.571        0.293 
GPIO_LED_0     NA                                                    NA             NA          NA           NA    
GPIO_LED_1     NA                                                    NA             NA          NA           NA    
GPIO_LED_2     NA                                                    NA             NA          NA           NA    
HDOUT0_N       System (rising)                                       NA             0.000       3.571        3.571 
HDOUT0_P       System (rising)                                       NA             0.000       3.571        3.571 
LTSSM_0        System (rising)                                       NA             3.193       3.571        0.378 
LTSSM_1        System (rising)                                       NA             3.193       3.571        0.378 
LTSSM_2        System (rising)                                       NA             3.193       3.571        0.378 
LTSSM_3        System (rising)                                       NA             3.193       3.571        0.378 
SEGL_A         NA                                                    NA             NA          NA           NA    
SEGL_B         System (rising)                                       NA             3.278       3.571        0.293 
SEGL_C         NA                                                    NA             NA          NA           NA    
SEGL_D         NA                                                    NA             NA          NA           NA    
SEGL_DP        System (rising)                                       NA             3.278       3.571        0.293 
SEGL_E         NA                                                    NA             NA          NA           NA    
SEGL_K         NA                                                    NA             NA          NA           NA    
SEGL_P         NA                                                    NA             NA          NA           NA    
SF_CS_N        pcie_x1_top_phy|PCLK_by_2_inferred_clock (rising)     NA             3.636       3.571        -0.065
SF_MOSI        NA                                                    NA             NA          NA           NA    
UART_TX_0      NA                                                    NA             NA          NA           NA    
UART_TX_1      NA                                                    NA             NA          NA           NA    
UART_TX_2      NA                                                    NA             NA          NA           NA    
UART_TX_3      NA                                                    NA             NA          NA           NA    
UART_TX_4      NA                                                    NA             NA          NA           NA    
===================================================================================================================



====================================
Detailed Report for Clock: clock_gen_ECP5UM|s_rtl_xclk_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                    Starting                                                                                 Arrival          
Instance                                                                            Reference                                     Type        Pin     Net                    Time        Slack
                                                                                    Clock                                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]      clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[7]      0.883       0.819
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]      clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[7]      0.883       0.819
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[11]     0.798       0.904
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[11]     0.798       0.904
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[8]      clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[8]      0.888       1.337
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[8]      clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[8]      0.888       1.337
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[9]      clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[9]      0.888       1.337
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[9]      clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[9]      0.888       1.337
U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]      clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[7]      0.883       1.342
U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]      clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3BX     Q       s_rx_shift_reg[7]      0.883       1.342
==============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                    Starting                                                                              Required          
Instance                                                            Reference                                     Type        Pin     Net                 Time         Slack
                                                                    Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[5]     6.932        0.819
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[5]     6.932        0.819
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[3]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[3]     6.932        0.878
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[3]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[3]     6.932        0.878
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[4]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[4]     6.932        0.878
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[4]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[4]     6.932        0.878
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[1]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[1]     6.932        0.937
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[1]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[1]     6.932        0.937
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[2]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[2]     6.932        0.937
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[2]     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     FD1P3DX     D       s_rx_timer_s[2]     6.932        0.937
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.112
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.819

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.506 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.506 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.112 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.112 r     -         
=====================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.112
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.819

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.506 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.506 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.112 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.112 r     -         
=====================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.112
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.819

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.506 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.506 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.112 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.112 r     -         
=====================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.112
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.819

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.506 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.506 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.112 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.112 r     -         
=====================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.053 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        A0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.053 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[3] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        S0       Out     0.607     6.053 r     -         
s_rx_timer_s[3]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[3]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[4] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        S1       Out     0.607     6.053 r     -         
s_rx_timer_s[4]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[4]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.053 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        A0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.053 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[3] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        S0       Out     0.607     6.053 r     -         
s_rx_timer_s[3]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[3]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[4] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        S1       Out     0.607     6.053 r     -         
s_rx_timer_s[4]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[4]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[3] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        S0       Out     0.607     6.053 r     -         
s_rx_timer_s[3]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[3]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[4] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        S1       Out     0.607     6.053 r     -         
s_rx_timer_s[4]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[4]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[3] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        S0       Out     0.607     6.053 r     -         
s_rx_timer_s[3]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[3]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.878

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[4] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.447 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.447 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        S1       Out     0.607     6.053 r     -         
s_rx_timer_s[4]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[4]                        FD1P3DX      D        In      0.000     6.053 r     -         
=====================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.904

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11]        FD1P3BX      Q        Out     0.798     0.798 r     -         
s_rx_shift_reg[11]                                                                     Net          -        -       -         -           2         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.321 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.844 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.844 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.497 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.497 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.150 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.150 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.673 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.673 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.841 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.841 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.519 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.519 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.303 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.303 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.362 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.362 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.421 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.421 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.027 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.027 r     -         
=====================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.904

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11]        FD1P3BX      Q        Out     0.798     0.798 r     -         
s_rx_shift_reg[11]                                                                     Net          -        -       -         -           2         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.321 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.844 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.844 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.497 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.497 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.150 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.150 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.673 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.673 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.841 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.841 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.519 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.519 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.303 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.303 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.362 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.362 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.421 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.421 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.027 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.027 r     -         
=====================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.904

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11]        FD1P3BX      Q        Out     0.798     0.798 r     -         
s_rx_shift_reg[11]                                                                     Net          -        -       -         -           2         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.321 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.844 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.844 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.497 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.497 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.150 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.150 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.673 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.673 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.841 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.841 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.519 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.519 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.303 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.303 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.362 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.362 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.421 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.421 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.027 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.027 r     -         
=====================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      6.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.904

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[11]        FD1P3BX      Q        Out     0.798     0.798 r     -         
s_rx_shift_reg[11]                                                                     Net          -        -       -         -           2         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.321 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.844 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.844 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.497 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.497 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.150 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.150 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.673 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.673 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.841 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.841 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.519 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.519 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.303 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.303 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        COUT     Out     0.059     5.362 r     -         
s_rx_timer_cry[2]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        CIN      In      0.000     5.362 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.059     5.421 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.421 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     6.027 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     6.027 r     -         
=====================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     5.995 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        A0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     5.995 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[1] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        S0       Out     0.607     5.995 r     -         
s_rx_timer_s[1]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[1]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[2] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        S1       Out     0.607     5.995 r     -         
s_rx_timer_s[2]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[2]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     5.995 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        A0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[3]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[4]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_s_0[5]                    CCU2C        S0       Out     0.607     5.995 r     -         
s_rx_timer_s[5]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[5]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[1] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        S0       Out     0.607     5.995 r     -         
s_rx_timer_s[1]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[1]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[2] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        A1       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        S1       Out     0.607     5.995 r     -         
s_rx_timer_s[2]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[2]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[1] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        S0       Out     0.607     5.995 r     -         
s_rx_timer_s[1]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[1]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[2] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO                                                                         Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     A        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        S1       Out     0.607     5.995 r     -         
s_rx_timer_s[2]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[2]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[1] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        S0       Out     0.607     5.995 r     -         
s_rx_timer_s[1]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[1]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      7.143
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.932

    - Propagation time:                      5.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.937

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7] / Q
    Ending point:                            U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[2] / D
    The start point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            clock_gen_ECP5UM|s_rtl_xclk_derived_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock to c:clock_gen_ECP5UM|s_rtl_xclk_derived_clock)

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_rx_shift_reg[7]         FD1P3BX      Q        Out     0.883     0.883 r     -         
s_rx_shift_reg[7]                                                                      Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     A        In      0.000     0.883 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_1              ORCALUT4     Z        Out     0.523     1.406 r     -         
N_252                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     A        In      0.000     1.406 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_2              ORCALUT4     Z        Out     0.523     1.929 r     -         
N_254                                                                                  Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     B        In      0.000     1.929 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.s_stop_bit_u              ORCALUT4     Z        Out     0.653     2.582 r     -         
s_stop_bit                                                                             Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     C        In      0.000     2.582 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_err_ovr_1_0_a2          ORCALUT4     Z        Out     0.653     3.235 r     -         
o_err_ovr_1                                                                            Net          -        -       -         -           5         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     A        In      0.000     3.235 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push_RNO            ORCALUT4     Z        Out     0.523     3.758 r     -         
o_rhr_push_RNO_0                                                                       Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     B        In      0.000     3.758 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U1_RX_CORE.o_rhr_push                ORCALUT4     Z        Out     0.168     3.926 r     -         
s_u1_push                                                                              Net          -        -       -         -           10        
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     B        In      0.000     3.926 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL.s_timer_restart_1     ORCALUT4     Z        Out     0.678     4.604 r     -         
s_rx_timer                                                                             Net          -        -       -         -           8         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        B0       In      0.000     4.604 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[0]                  CCU2C        COUT     Out     0.784     5.388 r     -         
s_rx_timer_cry[0]                                                                      Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        CIN      In      0.000     5.388 r     -         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_cry_0[1]                  CCU2C        S1       Out     0.607     5.995 r     -         
s_rx_timer_s[2]                                                                        Net          -        -       -         -           1         
U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer[2]                        FD1P3DX      D        In      0.000     5.995 r     -         
=====================================================================================================================================================




====================================
Detailed Report for Clock: pcie_refclk|refclko_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                Starting                                                               Arrival           
Instance                                                        Reference                              Type        Pin     Net         Time        Slack 
                                                                Clock                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]      pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[0]      0.863       -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]      pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[1]      0.863       -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[8]      pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[8]      0.863       -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[15]     pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[15]     0.863       -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[16]     pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[16]     0.863       -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[17]     pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[17]     0.863       -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[18]     pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[18]     0.863       -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[19]     pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[19]     0.863       -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[20]     pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[20]     0.863       -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[21]     pcie_refclk|refclko_inferred_clock     FD1P3DX     Q       cnt[21]     0.863       -1.277
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                 Starting                                                                   Required           
Instance                                                         Reference                              Type        Pin     Net             Time         Slack 
                                                                 Clock                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]       pcie_refclk|refclko_inferred_clock     FD1P3DX     D       cnt_lm[0]       3.360        -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[7]       pcie_refclk|refclko_inferred_clock     FD1P3DX     D       cnt_lm[7]       3.360        -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[13]      pcie_refclk|refclko_inferred_clock     FD1P3DX     D       cnt_lm[13]      3.360        -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[17]      pcie_refclk|refclko_inferred_clock     FD1P3DX     D       cnt_lm[17]      3.360        -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[25]      pcie_refclk|refclko_inferred_clock     FD1P3DX     D       cnt_lm[25]      3.360        -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[27]      pcie_refclk|refclko_inferred_clock     FD1P3DX     D       cnt_lm[27]      3.360        -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[29]      pcie_refclk|refclko_inferred_clock     FD1P3DX     D       cnt_lm[29]      3.360        -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[31]      pcie_refclk|refclko_inferred_clock     FD1P3DX     D       cnt_lm[31]      3.360        -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[1]     pcie_refclk|refclko_inferred_clock     FD1S3DX     D       rx_sm_21[1]     3.360        -1.277
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[2]     pcie_refclk|refclko_inferred_clock     FD1S3DX     D       rx_sm_21[2]     3.360        -1.277
===============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[8] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[8]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[8]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_12_0     ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_12_0     ORCALUT4     Z        Out     0.523     1.386 f     -         
un13_cnt_12                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 f     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 r     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 r     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 r     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 r     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 r     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[15] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[15]                          FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[15]                                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 f     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 f     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 r     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 r     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 r     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 r     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 r     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[16] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[16]                          FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[16]                                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_11       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_11       ORCALUT4     Z        Out     0.523     1.386 f     -         
un13_cnt_11                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 f     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 r     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 r     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 r     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 r     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 r     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[17] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[17]                          FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[17]                                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_11       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_11       ORCALUT4     Z        Out     0.523     1.386 f     -         
un13_cnt_11                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 f     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 r     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 r     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 r     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 r     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 r     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[18] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[18]                          FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[18]                                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_12_0     ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_12_0     ORCALUT4     Z        Out     0.523     1.386 f     -         
un13_cnt_12                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 f     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 r     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 r     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 r     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 r     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 r     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[19] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[19]                          FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[19]                                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_12_0     ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_12_0     ORCALUT4     Z        Out     0.523     1.386 f     -         
un13_cnt_12                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 f     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 r     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 r     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 r     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 r     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 r     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[20] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[20]                          FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[20]                                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_11       ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_11       ORCALUT4     Z        Out     0.523     1.386 f     -         
un13_cnt_11                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 f     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 r     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 r     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 r     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 r     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 r     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[21] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[21]                          FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[21]                                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_11       ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_11       ORCALUT4     Z        Out     0.523     1.386 f     -         
un13_cnt_11                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 f     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 r     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 r     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 r     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 r     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     B        In      0.000     4.294 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[0]                      ORCALUT4     Z        Out     0.343     4.637 r     -         
cnt_lm[0]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[4] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[4]       ORCALUT4     D        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[4]       ORCALUT4     Z        Out     0.343     4.637 r     -         
rx_sm_21[4]                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[4]                         FD1S3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[2] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[2]       ORCALUT4     D        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[2]       ORCALUT4     Z        Out     0.343     4.637 r     -         
rx_sm_21[2]                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[2]                         FD1S3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[7] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[7]       ORCALUT4     D        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[7]       ORCALUT4     Z        Out     0.343     4.637 r     -         
rx_sm_21[7]                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[7]                         FD1S3BX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[1] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[1]       ORCALUT4     D        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[1]       ORCALUT4     Z        Out     0.343     4.637 r     -         
rx_sm_21[1]                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[1]                         FD1S3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[31] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[31]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[31]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[31]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[31]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[29] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[29]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[29]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[29]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[29]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[27] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[27]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[27]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[27]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[27]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[25] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[25]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[25]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[25]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[25]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[17] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[17]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[17]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[17]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[17]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[13] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[13]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[13]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[13]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[13]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[7] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[0]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[0]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[7]                      ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[7]                      ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[7]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[7]                           FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[4] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[4]       ORCALUT4     D        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[4]       ORCALUT4     Z        Out     0.343     4.637 r     -         
rx_sm_21[4]                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[4]                         FD1S3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[2] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[2]       ORCALUT4     D        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[2]       ORCALUT4     Z        Out     0.343     4.637 r     -         
rx_sm_21[2]                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[2]                         FD1S3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[7] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[7]       ORCALUT4     D        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[7]       ORCALUT4     Z        Out     0.343     4.637 r     -         
rx_sm_21[7]                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[7]                         FD1S3BX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[1] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[1]       ORCALUT4     D        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.rx_sm_21[1]       ORCALUT4     Z        Out     0.343     4.637 r     -         
rx_sm_21[1]                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_sm[1]                         FD1S3DX      D        In      0.000     4.637 r     -         
===================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[31] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[31]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[31]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[31]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[31]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[29] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[29]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[29]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[29]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[29]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[27] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[27]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[27]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[27]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[27]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[25] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[25]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[25]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[25]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[25]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[17] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[17]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[17]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[17]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[17]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[13] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[13]                     ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[13]                     ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[13]                                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[13]                          FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[7] / D
    The start point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_refclk|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[1]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
cnt[1]                                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_14       ORCALUT4     Z        Out     0.523     1.386 r     -         
un13_cnt_14                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.rx_reset_proc\.un13_cnt_20       ORCALUT4     Z        Out     0.633     2.019 r     -         
un13_cnt_20                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb_bm     ORCALUT4     Z        Out     0.523     2.542 f     -         
un1_rx_sm_0_sqmuxa_6_0_mb_bm                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        ALUT     In      0.000     2.542 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_0_mb        PFUMX        Z        Out     0.322     2.864 f     -         
un1_rx_sm_0_sqmuxa_6_0                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     C        In      0.000     2.864 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6_1           ORCALUT4     Z        Out     0.737     3.601 f     -         
un1_rx_sm_0_sqmuxa_6_1                                                               Net          -        -       -         -           30        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     B        In      0.000     3.601 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.un1_rx_sm_0_sqmuxa_6             ORCALUT4     Z        Out     0.693     4.294 f     -         
un1_rx_sm_0_sqmuxa_6                                                                 Net          -        -       -         -           12        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[7]                      ORCALUT4     B        In      0.000     4.294 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt_lm_0[7]                      ORCALUT4     Z        Out     0.343     4.637 f     -         
cnt_lm[7]                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[7]                           FD1P3DX      D        In      0.000     4.637 f     -         
===================================================================================================================================================




====================================
Detailed Report for Clock: pcie_x1_top_pcs|rx_pclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                     Starting                                                                             Arrival          
Instance                                                             Reference                                  Type        Pin     Net                   Time        Slack
                                                                     Clock                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[2]           pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[2]     0.798       1.173
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[3]           pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[3]     0.798       1.173
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[7]     pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       write_data_d0[7]      0.798       1.173
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[8]     pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       write_data_d0[8]      0.798       1.173
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxDataK_chx_reg             pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxDataK_chx_reg       0.798       1.696
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[0]           pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[0]     0.798       1.696
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[1]           pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[1]     0.798       1.696
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[4]           pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[4]     0.798       1.696
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[5]           pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[5]     0.798       1.696
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[6]           pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[6]     0.798       1.696
===========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                     Starting                                                                                  Required          
Instance                                                             Reference                                  Type        Pin     Net                        Time         Slack
                                                                     Clock                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       in_det_BC_1C6              3.360        1.173
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_skip_removed      pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       write_enable8              3.360        2.179
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_enable         pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       write_enable8_i            3.360        2.179
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ctc_reset_chx               pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       ctc_reset_chx_2            3.360        2.219
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.rxvalid_delay_chx[0]        pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       rxvalid_delay_chx_2[0]     3.360        2.219
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[0]     pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[0]          3.360        2.562
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[1]     pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[1]          3.360        2.562
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[2]     pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[2]          3.360        2.562
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[3]     pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[3]          3.360        2.562
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[4]     pcie_x1_top_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[4]          3.360        2.562
=================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.173

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[2]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[2]                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_9                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.844 r     -         
in_det_BC_1C6_13                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.844 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     2.187 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     2.187 r     -         
===================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.173

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[3] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[3]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[3]                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_9                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.844 r     -         
in_det_BC_1C6_13                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.844 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     2.187 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     2.187 r     -         
===================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.173

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[7] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[7]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[7]                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_9                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.844 r     -         
in_det_BC_1C6_13                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.844 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     2.187 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     2.187 r     -         
===================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.173

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[8] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[8]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[8]                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_9                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.844 r     -         
in_det_BC_1C6_13                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.844 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     2.187 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     2.187 r     -         
===================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxDataK_chx_reg / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxDataK_chx_reg             FD1S3DX      Q        Out     0.798     0.798 r     -         
RxDataK_chx_reg                                                      Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_10                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
===================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[0]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[0]                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_10                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     A        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
===================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[1]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[1]                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_10                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     A        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
===================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[4] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[4]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[4]                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_10                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
===================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[5] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[5]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[5]                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_11                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     B        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
===================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[6] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[6]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[6]                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_11                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     B        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
===================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[7] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[7]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[7]                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_11                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     B        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
===================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[0]                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_11                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     B        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
===================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[1]                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_12                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
===================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[2]                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_12                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
===================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[3] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[3]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[3]                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_12                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
===================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[4] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[4]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[4]                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_13                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
===================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[5] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[5]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[5]                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_13                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
===================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[6] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[6]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[6]                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_12                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
===================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.181
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.179

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_skip_removed / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C        FD1S3DX      Q        Out     0.838     0.838 r     -         
in_det_BC_1C                                                        Net          -        -       -         -           3         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_enable8       ORCALUT4     B        In      0.000     0.838 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_enable8       ORCALUT4     Z        Out     0.343     1.181 r     -         
write_enable8                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_skip_removed     FD1S3DX      D        In      0.000     1.181 r     -         
==================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.181
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.179

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_enable / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.in_det_BC_1C        FD1S3DX      Q        Out     0.838     0.838 r     -         
in_det_BC_1C                                                        Net          -        -       -         -           3         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_enable8_i     ORCALUT4     A        In      0.000     0.838 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_enable8_i     ORCALUT4     Z        Out     0.343     1.181 f     -         
write_enable8_i                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_enable        FD1S3DX      D        In      0.000     1.181 f     -         
==================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.141
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.219

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.pcs_wait_done_chx / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ctc_reset_chx / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.pcs_wait_done_chx     FD1S3DX      Q        Out     0.798     0.798 r     -         
pcs_wait_done_chx                                              Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ctc_reset_chx_2       ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ctc_reset_chx_2       ORCALUT4     Z        Out     0.343     1.141 r     -         
ctc_reset_chx_2                                                Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ctc_reset_chx         FD1S3DX      D        In      0.000     1.141 r     -         
=============================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.141
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.219

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.pcs_wait_done_chx / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.rxvalid_delay_chx[0] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.pcs_wait_done_chx          FD1S3DX      Q        Out     0.798     0.798 r     -         
pcs_wait_done_chx                                                   Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.rxvalid_delay_chx_2[0]     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.rxvalid_delay_chx_2[0]     ORCALUT4     Z        Out     0.343     1.141 r     -         
rxvalid_delay_chx_2[0]                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.rxvalid_delay_chx[0]       FD1S3DX      D        In      0.000     1.141 r     -         
==================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.096
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.264

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ei_ctc_chx / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ctc_reset_chx / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ei_ctc_chx          FD1S3BX      Q        Out     0.753     0.753 r     -         
ei_ctc_chx                                                   Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ctc_reset_chx_2     ORCALUT4     A        In      0.000     0.753 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ctc_reset_chx_2     ORCALUT4     Z        Out     0.343     1.096 f     -         
ctc_reset_chx_2                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.ctc_reset_chx       FD1S3DX      D        In      0.000     1.096 f     -         
===========================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[2] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[2]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[2]                                                    Net         -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[2]     FD1S3DX     D        In      0.000     0.798 r     -         
==================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[3] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[3] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[3]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[3]                                                    Net         -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[3]     FD1S3DX     D        In      0.000     0.798 r     -         
==================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[7] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d1[7] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[7]     FD1S3DX     Q        Out     0.798     0.798 r     -         
write_data_d0[7]                                                     Net         -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d1[7]     FD1S3DX     D        In      0.000     0.798 r     -         
==================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[8] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d1[8] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[8]     FD1S3DX     Q        Out     0.798     0.798 r     -         
write_data_d0[8]                                                     Net         -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d1[8]     FD1S3DX     D        In      0.000     0.798 r     -         
==================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxDataK_chx_reg / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[8] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxDataK_chx_reg             FD1S3DX     Q        Out     0.798     0.798 r     -         
RxDataK_chx_reg                                                      Net         -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[8]     FD1S3DX     D        In      0.000     0.798 r     -         
==================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[0] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[0]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[0]                                                    Net         -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[0]     FD1S3DX     D        In      0.000     0.798 r     -         
==================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[1] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[1]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[1]                                                    Net         -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[1]     FD1S3DX     D        In      0.000     0.798 r     -         
==================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[4] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[4] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[4]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[4]                                                    Net         -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[4]     FD1S3DX     D        In      0.000     0.798 r     -         
==================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[5] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[5] / D
    The start point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxData_chx_reg[5]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[5]                                                    Net         -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.u0_ctc.write_data_d0[5]     FD1S3DX     D        In      0.000     0.798 r     -         
==================================================================================================================================




====================================
Detailed Report for Clock: pcie_x1_top_pcs|tx_pclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                    Starting                                                                          Arrival           
Instance                                                            Reference                                  Type        Pin     Net                Time        Slack 
                                                                    Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2       pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       ppul_sync_p2       0.958       -0.301
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1       pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       ppul_sync_p1       0.863       -0.206
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[0]          pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[0]          0.838       0.199 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_diff[0]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1P3BX     Q       pcount_diff[0]     0.753       0.284 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[1]          pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[1]          0.798       0.298 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[2]          pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[2]          0.798       0.298 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_diff[1]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1P3BX     Q       pcount_diff[1]     0.798       0.298 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_diff[2]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1P3BX     Q       pcount_diff[2]     0.798       0.298 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[3]          pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[3]          0.798       0.357 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[4]          pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[4]          0.798       0.357 
========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                Starting                                                                        Required           
Instance                                                        Reference                                  Type        Pin     Net              Time         Slack 
                                                                Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[21]     3.360        -0.301
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[19]     3.360        -0.242
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[20]     3.360        -0.242
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[17]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[17]     3.360        -0.183
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[18]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[18]     3.360        -0.183
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[15]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[15]     3.360        -0.124
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[16]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[16]     3.360        -0.124
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[13]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[13]     3.360        -0.065
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[14]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[14]     3.360        -0.065
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[11]     pcie_x1_top_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[11]     3.360        -0.006
===================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.301

    Number of logic level(s):                13
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     3.054 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     3.054 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.661 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.661 r     -         
====================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.301

    Number of logic level(s):                13
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     3.054 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     3.054 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.661 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.661 r     -         
====================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.602 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.602 r     -         
====================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.602 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.602 r     -         
====================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.602 r     -         
pcount_s[19]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.602 r     -         
====================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.602 r     -         
pcount_s[20]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.602 r     -         
====================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.602 r     -         
pcount_s[19]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.602 r     -         
====================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.602 r     -         
pcount_s[20]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.602 r     -         
====================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.567
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.206

    Number of logic level(s):                13
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.960 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.960 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.567 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.567 r     -         
====================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.567
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.206

    Number of logic level(s):                13
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.960 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.960 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.567 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.567 r     -         
====================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[17] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[17]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[17]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[18] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        S1       Out     0.607     3.543 r     -         
pcount_s[18]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[18]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[17] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[17]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[17]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[18] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        S1       Out     0.607     3.543 r     -         
pcount_s[18]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[18]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[19]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.543 r     -         
pcount_s[20]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[19]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.543 r     -         
pcount_s[20]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.543 r     -         
====================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A1       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.507 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.507 r     -         
====================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A0       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.507 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.507 r     -         
====================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.507 r     -         
pcount_s[19]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.507 r     -         
====================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.507 r     -         
pcount_s[20]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.507 r     -         
====================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.507 r     -         
pcount_s[19]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.507 r     -         
====================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.507 r     -         
pcount_s[20]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.507 r     -         
====================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.484 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.484 r     -         
====================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[16]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[18]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[20]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.484 r     -         
pcount_s[21]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.484 r     -         
====================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[15] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        S0       Out     0.607     3.484 r     -         
pcount_s[15]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[15]           FD1S3DX      D        In      0.000     3.484 r     -         
====================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[16] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        S1       Out     0.607     3.484 r     -         
pcount_s[16]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[16]           FD1S3DX      D        In      0.000     3.484 r     -         
====================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[15] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        S0       Out     0.607     3.484 r     -         
pcount_s[15]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[15]           FD1S3DX      D        In      0.000     3.484 r     -         
====================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[16] / D
    The start point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                          Net          -        -       -         -           25        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                Net          -        -       -         -           23        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        S1       Out     0.607     3.484 r     -         
pcount_s[16]                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount[16]           FD1S3DX      D        In      0.000     3.484 r     -         
====================================================================================================================================




====================================
Detailed Report for Clock: pcie_x1_top_phy|PCLK_by_2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                               Arrival           
Instance                                                      Reference                                    Type        Pin     Net                   Time        Slack 
                                                              Clock                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[3]      pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[3]      0.863       -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[4]      pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[4]      0.863       -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[5]      pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[5]      0.863       -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[6]      pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[6]      0.863       -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[7]      pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[7]      0.863       -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[8]      pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[8]      0.863       -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[9]      pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[9]      0.863       -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[10]     pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[10]     0.863       -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[11]     pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[11]     0.863       -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[19]     pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_total_count[19]     0.863       -2.161
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                              Starting                                                                               Required           
Instance                                                                      Reference                                    Type        Pin     Net                   Time         Slack 
                                                                              Clock                                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                        pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       N_995_i               3.360        -2.161
U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_xfer_decr[2]                        pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       N_10_i                3.360        -1.912
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[1]                        pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       SUM1                  3.360        -1.683
U1_CORE.U5_DMA.U1_DMA_ENGINE.U3_DP_FIFO.U1_CTL.s_rd_count[8]                  pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_rd_count_s[8]       3.360        -1.607
U1_CORE.U5_DMA.U1_DMA_ENGINE.U3_DP_FIFO.U1_CTL.s_rd_count[9]                  pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_rd_count_s[9]       3.360        -1.607
U1_CORE.U5_DMA.U1_DMA_ENGINE.U3_DP_FIFO.U1_CTL.s_rd_count[6]                  pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_rd_count_s[6]       3.360        -1.548
U1_CORE.U5_DMA.U1_DMA_ENGINE.U3_DP_FIFO.U1_CTL.s_rd_count[7]                  pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_rd_count_s[7]       3.360        -1.548
U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U1_CTL.s_rd_count[8]                pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_rd_count_s[8]       3.360        -1.522
U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U1_CTL.s_rd_count_fast[8]           pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_rd_count_s[8]       3.360        -1.522
U1_CORE.U5_DMA.U1_DMA_ENGINE.U3_DP_FIFO.U1_CTL.R_DPS_EQ2\.s_rsrc_avail[8]     pcie_x1_top_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_rsrc_avail_s[8]     3.360        -1.506
========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[3] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[3]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[3]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_7                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[4] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[4]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[4]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_8                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     C        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[5] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[5]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[5]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_1                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[6] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[6]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[6]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_8                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     C        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[7] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[7]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[7]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_1                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[8] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[8]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[8]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_8                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     C        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[9] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[9]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[9]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_1                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[10] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[10]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[10]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_7                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[11] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[11]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[11]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_8                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     C        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[19] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[19]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[19]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_7                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[21] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[21]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[21]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_7                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.161

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[22] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[22]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[22]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_1                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.679 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.679 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.203 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.203 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.610 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.610 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.133 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.133 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.655 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.655 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.178 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.178 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.521 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.521 r     -         
==================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.149

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[12] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[12]                      FD1P3DX      Q        Out     0.753     0.753 r     -         
s_total_count_fast[12]                                                              Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNI7LN31[12]             ORCALUT4     A        In      0.000     0.753 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNI7LN31[12]             ORCALUT4     Z        Out     0.653     1.406 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17_5                                                     Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     B        In      0.000     1.406 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     Z        Out     0.653     2.059 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17                                                       Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     C        In      0.000     2.059 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.667 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.667 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.190 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.190 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.597 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.597 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.120 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.120 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.643 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.643 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.166 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.166 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.509 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.509 r     -         
==================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.149

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[13] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[13]                      FD1P3DX      Q        Out     0.753     0.753 r     -         
s_total_count_fast[13]                                                              Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIDQM31[13]             ORCALUT4     A        In      0.000     0.753 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIDQM31[13]             ORCALUT4     Z        Out     0.653     1.406 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17_4                                                     Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     A        In      0.000     1.406 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     Z        Out     0.653     2.059 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17                                                       Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     C        In      0.000     2.059 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.667 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.667 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.190 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.190 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.597 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.597 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.120 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.120 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.643 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.643 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.166 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.166 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.509 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.509 r     -         
==================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.149

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[14] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[14]                      FD1P3DX      Q        Out     0.753     0.753 r     -         
s_total_count_fast[14]                                                              Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIDQM31[13]             ORCALUT4     B        In      0.000     0.753 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIDQM31[13]             ORCALUT4     Z        Out     0.653     1.406 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17_4                                                     Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     A        In      0.000     1.406 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     Z        Out     0.653     2.059 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17                                                       Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     C        In      0.000     2.059 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.667 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.667 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.190 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.190 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.597 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.597 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.120 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.120 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.643 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.643 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.166 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.166 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.509 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.509 r     -         
==================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.149

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[15] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[15]                      FD1P3DX      Q        Out     0.753     0.753 r     -         
s_total_count_fast[15]                                                              Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNI7LN31[12]             ORCALUT4     B        In      0.000     0.753 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNI7LN31[12]             ORCALUT4     Z        Out     0.653     1.406 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17_5                                                     Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     B        In      0.000     1.406 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     Z        Out     0.653     2.059 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17                                                       Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     C        In      0.000     2.059 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.667 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.667 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.190 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.190 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.597 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.597 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.120 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.120 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.643 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.643 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.166 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.166 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.509 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.509 r     -         
==================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.149

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[16] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[16]                      FD1P3DX      Q        Out     0.753     0.753 r     -         
s_total_count_fast[16]                                                              Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIDQM31[13]             ORCALUT4     C        In      0.000     0.753 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIDQM31[13]             ORCALUT4     Z        Out     0.653     1.406 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17_4                                                     Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     A        In      0.000     1.406 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     Z        Out     0.653     2.059 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17                                                       Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     C        In      0.000     2.059 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.667 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.667 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.190 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.190 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.597 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.597 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.120 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.120 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.643 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.643 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.166 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.166 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.509 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.509 r     -         
==================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.149

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[17] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[17]                      FD1P3DX      Q        Out     0.753     0.753 r     -         
s_total_count_fast[17]                                                              Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNI7LN31[12]             ORCALUT4     C        In      0.000     0.753 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNI7LN31[12]             ORCALUT4     Z        Out     0.653     1.406 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17_5                                                     Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     B        In      0.000     1.406 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     Z        Out     0.653     2.059 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17                                                       Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     C        In      0.000     2.059 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.667 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.667 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.190 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.190 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.597 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.597 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.120 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.120 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.643 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.643 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.166 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.166 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.509 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.509 r     -         
==================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.149

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[18] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[18]                      FD1P3DX      Q        Out     0.753     0.753 r     -         
s_total_count_fast[18]                                                              Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIDQM31[13]             ORCALUT4     D        In      0.000     0.753 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIDQM31[13]             ORCALUT4     Z        Out     0.653     1.406 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17_4                                                     Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     A        In      0.000     1.406 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     Z        Out     0.653     2.059 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17                                                       Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     C        In      0.000     2.059 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.667 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.667 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.190 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.190 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.597 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.597 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.120 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.120 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.643 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.643 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.166 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.166 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.509 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.509 r     -         
==================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.149

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[20] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast[20]                      FD1P3DX      Q        Out     0.753     0.753 r     -         
s_total_count_fast[20]                                                              Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNI7LN31[12]             ORCALUT4     D        In      0.000     0.753 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNI7LN31[12]             ORCALUT4     Z        Out     0.653     1.406 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17_5                                                     Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     B        In      0.000     1.406 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_fast_RNIKFE72[12]             ORCALUT4     Z        Out     0.653     2.059 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_17                                                       Net          -        -       -         -           5         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     C        In      0.000     2.059 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[5]            ORCALUT4     Z        Out     0.608     2.667 f     -         
N_1066                                                                              Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     B        In      0.000     2.667 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.190 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.190 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.597 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.597 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.120 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.120 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.643 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.643 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.166 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.166 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.509 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.509 r     -         
==================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[3] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[3]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[3]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_7                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[4] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[4]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[4]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_8                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     C        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[5] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[5]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[5]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_1                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[6] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[6]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[6]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_8                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     C        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[7] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[7]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[7]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_1                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[8] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[8]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[8]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_8                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     C        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[9] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[9]                            FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[9]                                                                    Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_1                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[10] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[10]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[10]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_7                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[11] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[11]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[11]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI4VS61[11]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_8                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     C        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[19] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[19]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[19]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_7                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[21] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[21]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[21]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI1OJF[10]                   ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_7                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     B        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      5.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.121

    Number of logic level(s):                9
    Starting point:                          U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[22] / Q
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[22]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_total_count[22]                                                                   Net          -        -       -         -           4         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNI95U61[22]                  ORCALUT4     Z        Out     0.523     1.386 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18_1                                                     Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count_RNIBBFU2[23]                  ORCALUT4     Z        Out     0.685     2.071 f     -         
un17_s_wbm_sel_xtnd_i_i_a2_18                                                       Net          -        -       -         -           10        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     D        In      0.000     2.071 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.f_to_strobe\.v_retval_f0_i_a3[6]            ORCALUT4     Z        Out     0.568     2.639 f     -         
N_1065                                                                              Net          -        -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     A        In      0.000     2.639 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17_am                        ORCALUT4     Z        Out     0.523     3.163 r     -         
s_wbm_sel_xtnd_17_am                                                                Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        BLUT     In      0.000     3.163 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_wbm_sel_xtnd_17                           PFUMX        Z        Out     0.407     3.570 r     -         
s_wbm_sel_xtnd[6]                                                                   Net          -        -       -         -           3         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     B        In      0.000     3.570 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_4L6     ORCALUT4     Z        Out     0.523     4.093 f     -         
N_995_i_N_3L3_N_4L6                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     C        In      0.000     4.093 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3_N_5L8     ORCALUT4     Z        Out     0.523     4.615 f     -         
N_995_i_N_3L3_N_5L8                                                                 Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     D        In      0.000     4.615 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.N_995_i_N_3L3           ORCALUT4     Z        Out     0.523     5.138 r     -         
N_995_i_N_3L3                                                                       Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     A        In      0.000     5.138 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_xfer_decr_2_2.g0_0                    ORCALUT4     Z        Out     0.343     5.481 r     -         
N_995_i                                                                             Net          -        -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]                              FD1S3DX      D        In      0.000     5.481 r     -         
==================================================================================================================================================




====================================
Detailed Report for Clock: pcie_x1_top_phy|PCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                             Starting                                                                           Arrival           
Instance                                                     Reference                               Type        Pin     Net                    Time        Slack 
                                                             Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     Q       s_u2_rxp_status[0]     0.798       -0.275
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     Q       s_u2_rxp_status[1]     0.798       -0.275
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     Q       s_u2_rxp_status[2]     0.798       -0.275
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2                    pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     Q       core_rstn_2            0.798       -0.275
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxElecIdle_chx      pcie_x1_top_phy|PCLK_inferred_clock     FD1S3BX     Q       s_u2_rxp_elec_idle     0.863       0.183 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxValid_chx         pcie_x1_top_phy|PCLK_inferred_clock     FD1P3DX     Q       flip_RxValid_0         0.863       0.183 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.cnt_enable                     pcie_x1_top_phy|PCLK_inferred_clock     FD1P3DX     Q       detsm_cnt              0.913       0.880 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[0]                 pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     Q       rsl_rdy_cnt[0]         0.798       0.936 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.detsm_cnt[0]                   pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     Q       detsm_cnt[0]           0.838       0.955 
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[1]                 pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     Q       rsl_rdy_cnt[1]         0.798       0.995 
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                         Required           
Instance                                         Reference                               Type        Pin     Net                  Time         Slack 
                                                 Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[9]     3.360        -0.275
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[7]     3.360        -0.216
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[8]     3.360        -0.216
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[5]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[5]     3.360        -0.157
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[6]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[6]     3.360        -0.157
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[3]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[3]     3.360        -0.098
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[4]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[4]     3.360        -0.098
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[1]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[1]     3.360        -0.039
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[2]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[2]     3.360        -0.039
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[0]     pcie_x1_top_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[0]     3.360        0.675 
=====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[0]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
===========================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[1]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
===========================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[2]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
===========================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                            Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                            Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        A1       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]       CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]       CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]           FD1S3DX      D        In      0.000     3.635 r     -         
=====================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[0]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
===========================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[1]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
===========================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[2]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
===========================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                            Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                            Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        B0       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]       CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]       CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]           FD1S3DX      D        In      0.000     3.635 r     -         
=====================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[0]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[0]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[0]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[0]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[1]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[1]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[1]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[1]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[2]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[2]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[2]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[2]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                            Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                            Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        A1       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]       CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]       CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]           FD1S3DX      D        In      0.000     3.576 r     -         
=====================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                            Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                            Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        A0       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]       CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_s_0[9]       CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[9]           FD1S3DX      D        In      0.000     3.576 r     -         
=====================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                            Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                            Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        A1       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7]           FD1S3DX      D        In      0.000     3.576 r     -         
=====================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                            Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                            Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        A1       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8]           FD1S3DX      D        In      0.000     3.576 r     -         
=====================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[0]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[0]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[1]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[1]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[2]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u2_rxp_status[2]                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     C        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                  Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
===========================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                            Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                            Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        B0       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[7]           FD1S3DX      D        In      0.000     3.576 r     -         
=====================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8] / D
    The start point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pcie_x1_top_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                            Net          -        -       -         -           2         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                            Net          -        -       -         -           11        
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        B0       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt_cry_0[7]     CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE\.U1_E5.U2_PHY.rsl_rdy_cnt[8]           FD1S3DX      D        In      0.000     3.576 r     -         
=====================================================================================================================




====================================
Detailed Report for Clock: pll_xclk_base|CLKOS2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                        Arrival          
Instance                                       Reference                               Type        Pin     Net                 Time        Slack
                                               Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk               pll_xclk_base|CLKOS2_inferred_clock     FD1P3DX     Q       s_u1_spi_sclk       0.838       0.418
U1_CORE.U7_CFI.U1_SPI.s_mode_cpha              pll_xclk_base|CLKOS2_inferred_clock     FD1P3DX     Q       s_mode_cpha         0.798       0.458
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[4]             pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     Q       s_cfi_fsm[4]        0.915       0.881
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[6]             pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     Q       s_cfi_fsm[6]        0.898       0.881
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0]           pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     Q       s_shift_pos[0]      0.888       0.908
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]           pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     Q       s_shift_pos[1]      0.883       0.913
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2]           pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     Q       s_shift_pos[2]      0.863       0.933
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10]            pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     Q       s_cfi_fsm[10]       0.838       0.941
U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_guard_0[1]     pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     Q       s_u7_cdc_out[1]     0.798       0.981
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3]             pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     Q       s_cfi_fsm[3]        0.888       0.998
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                Required          
Instance                                 Reference                               Type        Pin     Net                         Time         Slack
                                         Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk         pll_xclk_base|CLKOS2_inferred_clock     FD1P3DX     D       s_spi_sclk_11               3.715        0.418
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]     pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     D       N_23_i_m_i                  3.360        0.881
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2]     pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     D       N_24_i_m_i                  3.360        0.881
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3]       pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     D       s_cfi_fsm_ns[8]             3.360        0.926
U1_CORE.U7_CFI.U1_SPI.s_rx_dat_push      pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     D       s_rx_dat_push_5             3.360        0.998
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10]      pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     D       s_cfi_fsm_ns[1]             3.360        1.133
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk         pll_xclk_base|CLKOS2_inferred_clock     FD1P3DX     SP      s_spi_sclk_1_sqmuxa_2_i     3.388        1.136
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[2]       pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     D       N_95_i                      3.360        1.449
U1_CORE.U7_CFI.U1_SPI.s_tx_dat_pop       pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     D       s_tx_dat_pop_6              3.360        1.449
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[5]       pll_xclk_base|CLKOS2_inferred_clock     FD1S3DX     D       s_cfi_fsm_ns[6]             3.360        1.496
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      3.297
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.418

    Number of logic level(s):                5
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      Q        Out     0.838     0.838 r     -         
s_u1_spi_sclk                                         Net          -        -       -         -           3         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_3            ORCALUT4     B        In      0.000     0.838 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_3            ORCALUT4     Z        Out     0.523     1.361 r     -         
s_spi_sclk_3                                          Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     A        In      0.000     1.361 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.884 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.884 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     2.452 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     A        In      0.000     2.452 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     Z        Out     0.523     2.975 r     -         
s_spi_sclk_11_iv_am                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        BLUT     In      0.000     2.975 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     3.297 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     3.297 r     -         
====================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      3.297
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.418

    Number of logic level(s):                5
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      Q        Out     0.838     0.838 r     -         
s_u1_spi_sclk                                         Net          -        -       -         -           3         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_3            ORCALUT4     B        In      0.000     0.838 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_3            ORCALUT4     Z        Out     0.523     1.361 r     -         
s_spi_sclk_3                                          Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     A        In      0.000     1.361 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.884 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.884 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     2.452 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     A        In      0.000     2.452 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     Z        Out     0.523     2.975 r     -         
s_spi_sclk_11_iv_bm                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        ALUT     In      0.000     2.975 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     3.297 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     3.297 r     -         
====================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      3.257
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.458

    Number of logic level(s):                5
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_mode_cpha / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_mode_cpha                     FD1P3DX      Q        Out     0.798     0.798 r     -         
s_mode_cpha                                           Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_3            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_3            ORCALUT4     Z        Out     0.523     1.321 r     -         
s_spi_sclk_3                                          Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.844 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.844 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     2.412 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     A        In      0.000     2.412 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     Z        Out     0.523     2.935 r     -         
s_spi_sclk_11_iv_am                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        BLUT     In      0.000     2.935 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     3.257 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     3.257 r     -         
====================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      3.257
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.458

    Number of logic level(s):                5
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_mode_cpha / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_mode_cpha                     FD1P3DX      Q        Out     0.798     0.798 r     -         
s_mode_cpha                                           Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_3            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_3            ORCALUT4     Z        Out     0.523     1.321 r     -         
s_spi_sclk_3                                          Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.844 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.844 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     2.412 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     A        In      0.000     2.412 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     Z        Out     0.523     2.935 r     -         
s_spi_sclk_11_iv_bm                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        ALUT     In      0.000     2.935 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     3.257 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     3.257 r     -         
====================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.479
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.881

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[4] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[4]                 FD1S3DX      Q        Out     0.915     0.915 r     -         
s_cfi_fsm[4]                                       Net          -        -       -         -           10        
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     A        In      0.000     0.915 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.569 f     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     A        In      0.000     1.569 f     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     Z        Out     0.568     2.136 r     -         
s_shift_pos_1_sqmuxa                               Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[1]           ORCALUT4     D        In      0.000     2.136 r     -         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[1]           ORCALUT4     Z        Out     0.343     2.479 r     -         
N_23_i_m_i                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]               FD1S3DX      D        In      0.000     2.479 r     -         
=================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.479
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.881

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[4] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[4]                 FD1S3DX      Q        Out     0.915     0.915 r     -         
s_cfi_fsm[4]                                       Net          -        -       -         -           10        
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     A        In      0.000     0.915 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.569 f     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     A        In      0.000     1.569 f     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     Z        Out     0.568     2.136 r     -         
s_shift_pos_1_sqmuxa                               Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[2]           ORCALUT4     D        In      0.000     2.136 r     -         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[2]           ORCALUT4     Z        Out     0.343     2.479 r     -         
N_24_i_m_i                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2]               FD1S3DX      D        In      0.000     2.479 r     -         
=================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.834
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.881

    Number of logic level(s):                4
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[6] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[6]                    FD1S3DX      Q        Out     0.898     0.898 r     -         
s_cfi_fsm[6]                                          Net          -        -       -         -           7         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     B        In      0.000     0.898 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.421 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.421 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     1.989 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     A        In      0.000     1.989 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     Z        Out     0.523     2.512 r     -         
s_spi_sclk_11_iv_am                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        BLUT     In      0.000     2.512 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.834 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.834 r     -         
====================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.834
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.881

    Number of logic level(s):                4
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[6] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[6]                    FD1S3DX      Q        Out     0.898     0.898 r     -         
s_cfi_fsm[6]                                          Net          -        -       -         -           7         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     B        In      0.000     0.898 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.421 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.421 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     1.989 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     A        In      0.000     1.989 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     Z        Out     0.523     2.512 r     -         
s_spi_sclk_11_iv_bm                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        ALUT     In      0.000     2.512 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.834 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.834 r     -         
====================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.452
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.908

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0]               FD1S3DX      Q        Out     0.888     0.888 r     -         
s_shift_pos[0]                                     Net          -        -       -         -           6         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     B        In      0.000     0.888 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.541 r     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     A        In      0.000     1.541 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     Z        Out     0.568     2.109 f     -         
s_shift_pos_1_sqmuxa                               Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[1]           ORCALUT4     D        In      0.000     2.109 f     -         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[1]           ORCALUT4     Z        Out     0.343     2.452 f     -         
N_23_i_m_i                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]               FD1S3DX      D        In      0.000     2.452 f     -         
=================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.452
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.908

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0]               FD1S3DX      Q        Out     0.888     0.888 r     -         
s_shift_pos[0]                                     Net          -        -       -         -           6         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     B        In      0.000     0.888 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.541 r     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     A        In      0.000     1.541 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     Z        Out     0.568     2.109 f     -         
s_shift_pos_1_sqmuxa                               Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[2]           ORCALUT4     D        In      0.000     2.109 f     -         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[2]           ORCALUT4     Z        Out     0.343     2.452 f     -         
N_24_i_m_i                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2]               FD1S3DX      D        In      0.000     2.452 f     -         
=================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.447
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.913

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]               FD1S3DX      Q        Out     0.883     0.883 r     -         
s_shift_pos[1]                                     Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     C        In      0.000     0.883 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.536 r     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     A        In      0.000     1.536 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     Z        Out     0.568     2.104 f     -         
s_shift_pos_1_sqmuxa                               Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[1]           ORCALUT4     D        In      0.000     2.104 f     -         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[1]           ORCALUT4     Z        Out     0.343     2.447 f     -         
N_23_i_m_i                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]               FD1S3DX      D        In      0.000     2.447 f     -         
=================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.447
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.913

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]               FD1S3DX      Q        Out     0.883     0.883 r     -         
s_shift_pos[1]                                     Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     C        In      0.000     0.883 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.536 r     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     A        In      0.000     1.536 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     Z        Out     0.568     2.104 f     -         
s_shift_pos_1_sqmuxa                               Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[2]           ORCALUT4     D        In      0.000     2.104 f     -         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[2]           ORCALUT4     Z        Out     0.343     2.447 f     -         
N_24_i_m_i                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2]               FD1S3DX      D        In      0.000     2.447 f     -         
=================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.434
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.926

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[4] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[4]                 FD1S3DX      Q        Out     0.915     0.915 r     -         
s_cfi_fsm[4]                                       Net          -        -       -         -           10        
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     A        In      0.000     0.915 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.569 f     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_RNO[8]          ORCALUT4     A        In      0.000     1.569 f     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_RNO[8]          ORCALUT4     Z        Out     0.523     2.091 r     -         
N_138                                              Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns[8]              ORCALUT4     B        In      0.000     2.091 r     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns[8]              ORCALUT4     Z        Out     0.343     2.434 r     -         
s_cfi_fsm_ns[8]                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3]                 FD1S3DX      D        In      0.000     2.434 r     -         
=================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.427
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.933

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2]               FD1S3DX      Q        Out     0.863     0.863 r     -         
s_shift_pos[2]                                     Net          -        -       -         -           4         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.516 r     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     A        In      0.000     1.516 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     Z        Out     0.568     2.084 f     -         
s_shift_pos_1_sqmuxa                               Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[1]           ORCALUT4     D        In      0.000     2.084 f     -         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[1]           ORCALUT4     Z        Out     0.343     2.427 f     -         
N_23_i_m_i                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]               FD1S3DX      D        In      0.000     2.427 f     -         
=================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.427
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.933

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2]               FD1S3DX      Q        Out     0.863     0.863 r     -         
s_shift_pos[2]                                     Net          -        -       -         -           4         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.516 r     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     A        In      0.000     1.516 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_13_0_o3        ORCALUT4     Z        Out     0.568     2.084 f     -         
s_shift_pos_1_sqmuxa                               Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[2]           ORCALUT4     D        In      0.000     2.084 f     -         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos_RNO[2]           ORCALUT4     Z        Out     0.343     2.427 f     -         
N_24_i_m_i                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2]               FD1S3DX      D        In      0.000     2.427 f     -         
=================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.941

    Number of logic level(s):                4
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10]                   FD1S3DX      Q        Out     0.838     0.838 r     -         
s_cfi_fsm[10]                                         Net          -        -       -         -           3         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     C        In      0.000     0.838 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.361 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.361 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     1.929 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     A        In      0.000     1.929 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     Z        Out     0.523     2.452 r     -         
s_spi_sclk_11_iv_am                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        BLUT     In      0.000     2.452 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.774 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.774 r     -         
====================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.941

    Number of logic level(s):                4
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10]                   FD1S3DX      Q        Out     0.838     0.838 r     -         
s_cfi_fsm[10]                                         Net          -        -       -         -           3         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     C        In      0.000     0.838 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.361 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.361 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     1.929 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     A        In      0.000     1.929 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     Z        Out     0.523     2.452 r     -         
s_spi_sclk_11_iv_bm                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        ALUT     In      0.000     2.452 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.774 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.774 r     -         
====================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.407
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.953

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0]               FD1S3DX      Q        Out     0.888     0.888 r     -         
s_shift_pos[0]                                     Net          -        -       -         -           6         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     B        In      0.000     0.888 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.541 r     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_RNO[8]          ORCALUT4     A        In      0.000     1.541 r     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_RNO[8]          ORCALUT4     Z        Out     0.523     2.064 f     -         
N_138                                              Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns[8]              ORCALUT4     B        In      0.000     2.064 f     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns[8]              ORCALUT4     Z        Out     0.343     2.407 f     -         
s_cfi_fsm_ns[8]                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3]                 FD1S3DX      D        In      0.000     2.407 f     -         
=================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.402
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.958

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]               FD1S3DX      Q        Out     0.883     0.883 r     -         
s_shift_pos[1]                                     Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     C        In      0.000     0.883 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.536 r     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_RNO[8]          ORCALUT4     A        In      0.000     1.536 r     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_RNO[8]          ORCALUT4     Z        Out     0.523     2.059 f     -         
N_138                                              Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns[8]              ORCALUT4     B        In      0.000     2.059 f     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns[8]              ORCALUT4     Z        Out     0.343     2.402 f     -         
s_cfi_fsm_ns[8]                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3]                 FD1S3DX      D        In      0.000     2.402 f     -         
=================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.978

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[2]               FD1S3DX      Q        Out     0.863     0.863 r     -         
s_shift_pos[2]                                     Net          -        -       -         -           4         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2     ORCALUT4     Z        Out     0.653     1.516 r     -         
N_128                                              Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_RNO[8]          ORCALUT4     A        In      0.000     1.516 r     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_RNO[8]          ORCALUT4     Z        Out     0.523     2.039 f     -         
N_138                                              Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns[8]              ORCALUT4     B        In      0.000     2.039 f     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns[8]              ORCALUT4     Z        Out     0.343     2.382 f     -         
s_cfi_fsm_ns[8]                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3]                 FD1S3DX      D        In      0.000     2.382 f     -         
=================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.981

    Number of logic level(s):                4
    Starting point:                          U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_guard_0[1] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_guard_0[1]            FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u7_cdc_out[1]                                       Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.321 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     1.889 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     Z        Out     0.523     2.412 r     -         
s_spi_sclk_11_iv_am                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        BLUT     In      0.000     2.412 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.734 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.734 r     -         
====================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.981

    Number of logic level(s):                4
    Starting point:                          U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_guard_0[1] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_guard_0[1]            FD1S3DX      Q        Out     0.798     0.798 r     -         
s_u7_cdc_out[1]                                       Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_0      ORCALUT4     Z        Out     0.523     1.321 r     -         
s_spi_sclk_11_iv_0                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_1      ORCALUT4     Z        Out     0.568     1.889 r     -         
s_spi_sclk_11_iv_1                                    Net          -        -       -         -           2         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     Z        Out     0.523     2.412 r     -         
s_spi_sclk_11_iv_bm                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        ALUT     In      0.000     2.412 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.734 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.734 r     -         
====================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.362
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.998

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_rx_dat_push / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[3]                     FD1S3DX      Q        Out     0.888     0.888 r     -         
s_cfi_fsm[3]                                           Net          -        -       -         -           6         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_next_0_sqmuxa_0_a3     ORCALUT4     A        In      0.000     0.888 r     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_next_0_sqmuxa_0_a3     ORCALUT4     Z        Out     0.608     1.496 r     -         
s_rx_dat_push_2_sqmuxa                                 Net          -        -       -         -           3         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_rx_dat_push_5_u_1      ORCALUT4     B        In      0.000     1.496 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_rx_dat_push_5_u_1      ORCALUT4     Z        Out     0.523     2.019 r     -         
s_rx_dat_push_5_u_1                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_rx_dat_push_5_u        ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_rx_dat_push_5_u        ORCALUT4     Z        Out     0.343     2.362 f     -         
s_rx_dat_push_5                                        Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_rx_dat_push                    FD1S3DX      D        In      0.000     2.362 f     -         
=====================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_xmit_rdy / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_rx_dat_push / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_xmit_rdy                   FD1S3DX      Q        Out     0.863     0.863 r     -         
s_cfi_xmit_rdy                                         Net          -        -       -         -           4         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_next_0_sqmuxa_0_a3     ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_next_0_sqmuxa_0_a3     ORCALUT4     Z        Out     0.608     1.471 r     -         
s_rx_dat_push_2_sqmuxa                                 Net          -        -       -         -           3         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_rx_dat_push_5_u_1      ORCALUT4     B        In      0.000     1.471 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_rx_dat_push_5_u_1      ORCALUT4     Z        Out     0.523     1.994 r     -         
s_rx_dat_push_5_u_1                                    Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_rx_dat_push_5_u        ORCALUT4     A        In      0.000     1.994 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_rx_dat_push_5_u        ORCALUT4     Z        Out     0.343     2.337 f     -         
s_rx_dat_push_5                                        Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_rx_dat_push                    FD1S3DX      D        In      0.000     2.337 f     -         
=====================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.227
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.133

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[1] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[1]             FD1S3DX      Q        Out     0.838     0.838 r     -         
s_cfi_fsm[1]                                   Net          -        -       -         -           3         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3_0[1]     ORCALUT4     A        In      0.000     0.838 r     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3_0[1]     ORCALUT4     Z        Out     0.523     1.361 f     -         
s_cfi_fsm_ns_a3_0[1]                           Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3_4[1]     ORCALUT4     D        In      0.000     1.361 f     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3_4[1]     ORCALUT4     Z        Out     0.523     1.884 f     -         
s_cfi_fsm_ns_a3_4[1]                           Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3[1]       ORCALUT4     D        In      0.000     1.884 f     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3[1]       ORCALUT4     Z        Out     0.343     2.227 f     -         
s_cfi_fsm_ns[1]                                Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10]            FD1S3DX      D        In      0.000     2.227 f     -         
=============================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.227
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.133

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[8] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10] / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[8]             FD1S3DX      Q        Out     0.838     0.838 r     -         
s_cfi_fsm[8]                                   Net          -        -       -         -           3         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3_0[1]     ORCALUT4     B        In      0.000     0.838 r     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3_0[1]     ORCALUT4     Z        Out     0.523     1.361 f     -         
s_cfi_fsm_ns_a3_0[1]                           Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3_4[1]     ORCALUT4     D        In      0.000     1.361 f     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3_4[1]     ORCALUT4     Z        Out     0.523     1.884 f     -         
s_cfi_fsm_ns_a3_4[1]                           Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3[1]       ORCALUT4     D        In      0.000     1.884 f     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_a3[1]       ORCALUT4     Z        Out     0.343     2.227 f     -         
s_cfi_fsm_ns[1]                                Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[10]            FD1S3DX      D        In      0.000     2.227 f     -         
=============================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.252
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.136

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[2] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / SP
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[2]           FD1S3DX      Q        Out     0.863     0.863 r     -         
s_cfi_fsm[2]                                 Net          -        -       -         -           4         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_20_1     ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_20_1     ORCALUT4     Z        Out     0.523     1.386 r     -         
un1_s_cfi_fsm_20_1                           Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_20_3     ORCALUT4     D        In      0.000     1.386 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_20_3     ORCALUT4     Z        Out     0.523     1.909 r     -         
un1_s_cfi_fsm_20_3                           Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_RNO         ORCALUT4     A        In      0.000     1.909 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_RNO         ORCALUT4     Z        Out     0.343     2.252 f     -         
s_spi_sclk_1_sqmuxa_2_i                      Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk             FD1P3DX      SP       In      0.000     2.252 f     -         
===========================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.227
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.161

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[8] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / SP
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[8]           FD1S3DX      Q        Out     0.838     0.838 r     -         
s_cfi_fsm[8]                                 Net          -        -       -         -           3         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_20_1     ORCALUT4     B        In      0.000     0.838 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_20_1     ORCALUT4     Z        Out     0.523     1.361 r     -         
un1_s_cfi_fsm_20_1                           Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_20_3     ORCALUT4     D        In      0.000     1.361 r     -         
U1_CORE.U7_CFI.U1_SPI.un1_s_cfi_fsm_20_3     ORCALUT4     Z        Out     0.523     1.884 r     -         
un1_s_cfi_fsm_20_3                           Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_RNO         ORCALUT4     A        In      0.000     1.884 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_RNO         ORCALUT4     Z        Out     0.343     2.227 f     -         
s_spi_sclk_1_sqmuxa_2_i                      Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk             FD1P3DX      SP       In      0.000     2.227 f     -         
===========================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.413
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.302

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[4] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm[4]                    FD1S3DX      Q        Out     0.915     0.915 r     -         
s_cfi_fsm[4]                                          Net          -        -       -         -           10        
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2        ORCALUT4     A        In      0.000     0.915 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2        ORCALUT4     Z        Out     0.653     1.569 f     -         
N_128                                                 Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     B        In      0.000     1.569 f     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     Z        Out     0.523     2.091 r     -         
s_spi_sclk_11_iv_bm                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        ALUT     In      0.000     2.091 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.413 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.413 r     -         
====================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.329

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0]                  FD1S3DX      Q        Out     0.888     0.888 r     -         
s_shift_pos[0]                                        Net          -        -       -         -           6         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2        ORCALUT4     B        In      0.000     0.888 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2        ORCALUT4     Z        Out     0.653     1.541 r     -         
N_128                                                 Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     B        In      0.000     1.541 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     Z        Out     0.523     2.064 f     -         
s_spi_sclk_11_iv_bm                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        ALUT     In      0.000     2.064 f     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.386 f     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.386 f     -         
====================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.381
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.334

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[1]                  FD1S3DX      Q        Out     0.883     0.883 r     -         
s_shift_pos[1]                                        Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2        ORCALUT4     C        In      0.000     0.883 r     -         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk_5_sqmuxa_0_o2        ORCALUT4     Z        Out     0.653     1.536 r     -         
N_128                                                 Net          -        -       -         -           5         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     B        In      0.000     1.536 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_bm     ORCALUT4     Z        Out     0.523     2.059 f     -         
s_spi_sclk_11_iv_bm                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        ALUT     In      0.000     2.059 f     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.381 f     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.381 f     -         
====================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            -0.144
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.715

    - Propagation time:                      2.366
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.349

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0] / Q
    Ending point:                            U1_CORE.U7_CFI.U1_SPI.s_spi_sclk / D
    The start point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
U1_CORE.U7_CFI.U1_SPI.s_shift_pos[0]                  FD1S3DX      Q        Out     0.888     0.888 r     -         
s_shift_pos[0]                                        Net          -        -       -         -           6         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_o2[6]              ORCALUT4     A        In      0.000     0.888 r     -         
U1_CORE.U7_CFI.U1_SPI.s_cfi_fsm_ns_o2[6]              ORCALUT4     Z        Out     0.633     1.521 r     -         
s_shift_pos11                                         Net          -        -       -         -           4         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     D        In      0.000     1.521 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv_am     ORCALUT4     Z        Out     0.523     2.044 r     -         
s_spi_sclk_11_iv_am                                   Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        BLUT     In      0.000     2.044 r     -         
U1_CORE.U7_CFI.U1_SPI.R_MAIN\.s_spi_sclk_11_iv        PFUMX        Z        Out     0.322     2.366 r     -         
s_spi_sclk_11                                         Net          -        -       -         -           1         
U1_CORE.U7_CFI.U1_SPI.s_spi_sclk                      FD1P3DX      D        In      0.000     2.366 r     -         
====================================================================================================================




====================================
Detailed Report for Clock: pll_xclk_base|CLKOS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                    Arrival          
Instance                      Reference                              Type        Pin     Net              Time        Slack
                              Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------
U1_CORE.U3_CLK.s_rtl_xclk     pll_xclk_base|CLKOS_inferred_clock     FD1S3DX     Q       s_rtl_xclk_i     1.704       1.301
===========================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                      Required          
Instance                      Reference                              Type        Pin     Net                Time         Slack
                              Clock                                                                                           
------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U3_CLK.s_rtl_xclk     pll_xclk_base|CLKOS_inferred_clock     FD1S3DX     D       s_rtl_xclk_i_i     3.360        1.301
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.059
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.301

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U3_CLK.s_rtl_xclk / Q
    Ending point:                            U1_CORE.U3_CLK.s_rtl_xclk / D
    The start point is clocked by            pll_xclk_base|CLKOS_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            pll_xclk_base|CLKOS_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
U1_CORE.U3_CLK.s_rtl_xclk         FD1S3DX     Q        Out     1.704     1.704 r     -         
s_rtl_xclk_i                      Net         -        -       -         -           763       
U1_CORE.U3_CLK.s_rtl_xclk_RNO     INV         A        In      0.000     1.704 r     -         
U1_CORE.U3_CLK.s_rtl_xclk_RNO     INV         Z        Out     0.355     2.059 f     -         
s_rtl_xclk_i_i                    Net         -        -       -         -           1         
U1_CORE.U3_CLK.s_rtl_xclk         FD1S3DX     D        In      0.000     2.059 f     -         
===============================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                              Starting                                                                                          Arrival           
Instance                                                                      Reference     Type                                 Pin                    Net                     Time        Slack 
                                                                              Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  System        pcie_mfx1_top                        ox_wbs_ack             s_u1_wbs_ack            0.000       -0.318
U1_CORE.U1_PCIE\.U1_E5.U1_CORE                                                System        pcie_x1_top_core                     dl_up                  s_u1_dl_up              0.000       0.293 
U1_CORE.U1_PCIE\.U1_E5.U1_CORE                                                System        pcie_x1_top_core                     phy_ltssm_state[0]     s_u1_ltssm_state[0]     0.000       0.378 
U1_CORE.U1_PCIE\.U1_E5.U1_CORE                                                System        pcie_x1_top_core                     phy_ltssm_state[1]     s_u1_ltssm_state[1]     0.000       0.378 
U1_CORE.U1_PCIE\.U1_E5.U1_CORE                                                System        pcie_x1_top_core                     phy_ltssm_state[2]     s_u1_ltssm_state[2]     0.000       0.378 
U1_CORE.U1_PCIE\.U1_E5.U1_CORE                                                System        pcie_x1_top_core                     phy_ltssm_state[3]     s_u1_ltssm_state[3]     0.000       0.378 
PERST_N                                                                       System        Port                                 PERST_N                PERST_N                 0.000       0.665 
U1_CORE.U5_DMA.U1_DMA_ENGINE.U4_LCMD_FIFO.U2_MEM.LAT_EQ2\.U1_BMRAM\.U_RAM     System        pmi_ram_dp_work_versa_ecp5_rtl_1     Q[0]                   s_u4_fifo_dout[0]       0.000       0.798 
U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U2_MEM.LAT_EQ2\.U1_BMRAM\.U_RAM     System        pmi_ram_dp_work_versa_ecp5_rtl_3     Q[52]                  s_u1_fifo_dout[52]      0.000       0.798 
U1_CORE.U5_DMA.U1_DMA_ENGINE.U4_LCMD_FIFO.U2_MEM.LAT_EQ2\.U1_BMRAM\.U_RAM     System        pmi_ram_dp_work_versa_ecp5_rtl_1     Q[1]                   s_u4_fifo_dout[1]       0.000       0.857 
==================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                      Required           
Instance                                                     Reference     Type        Pin     Net                         Time         Slack 
                                                             Clock                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]     System        FD1S3DX     D       s_beat_count_8[23]          3.360        -0.318
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21]     System        FD1S3DX     D       s_beat_count_8[21]          3.360        -0.259
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22]     System        FD1S3DX     D       s_beat_count_8[22]          3.360        -0.259
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[19]     System        FD1S3DX     D       s_beat_count_8[19]          3.360        -0.200
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[20]     System        FD1S3DX     D       s_beat_count_8[20]          3.360        -0.200
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[17]     System        FD1S3DX     D       s_beat_count_8[17]          3.360        -0.141
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[18]     System        FD1S3DX     D       s_beat_count_8[18]          3.360        -0.141
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[15]     System        FD1S3DX     D       s_beat_count_8[15]          3.360        -0.082
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[16]     System        FD1S3DX     D       s_beat_count_8_i_m2[16]     3.360        -0.082
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_xfer_decr[2]       System        FD1S3DX     D       N_995_i                     3.360        -0.058
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.678
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.318

    Number of logic level(s):                16
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                             Pin            Pin               Arrival     No. of    
Name                                                                     Type              Name           Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                             pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                             Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                   Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          Z              Out     0.568     1.296 f     -         
un1_s_dma_adr_load_iv[23]                                                Net               -              -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             C1             In      0.000     1.296 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             COUT           Out     0.784     2.079 r     -         
un1_s_total_count_2_cry_0                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             CIN            In      0.000     2.079 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             COUT           Out     0.059     2.139 r     -         
un1_s_total_count_2_cry_2                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             CIN            In      0.000     2.139 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             COUT           Out     0.059     2.197 r     -         
un1_s_total_count_2_cry_4                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             CIN            In      0.000     2.197 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             COUT           Out     0.059     2.256 r     -         
un1_s_total_count_2_cry_6                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             CIN            In      0.000     2.256 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             COUT           Out     0.059     2.316 r     -         
un1_s_total_count_2_cry_8                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             CIN            In      0.000     2.316 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             COUT           Out     0.059     2.374 r     -         
un1_s_total_count_2_cry_10                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             CIN            In      0.000     2.374 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             COUT           Out     0.059     2.433 r     -         
un1_s_total_count_2_cry_12                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             CIN            In      0.000     2.433 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             COUT           Out     0.059     2.493 r     -         
un1_s_total_count_2_cry_14                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             CIN            In      0.000     2.493 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             COUT           Out     0.059     2.551 r     -         
un1_s_total_count_2_cry_16                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             CIN            In      0.000     2.551 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             COUT           Out     0.059     2.611 r     -         
un1_s_total_count_2_cry_18                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             CIN            In      0.000     2.611 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             COUT           Out     0.059     2.670 r     -         
un1_s_total_count_2_cry_20                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0     CCU2C             CIN            In      0.000     2.670 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0     CCU2C             COUT           Out     0.059     2.728 r     -         
un1_s_total_count_2_cry_22                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0       CCU2C             CIN            In      0.000     2.728 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0       CCU2C             S0             Out     0.607     3.335 r     -         
un1_s_total_count_2_s_23_0_S0                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]       ORCALUT4          D              In      0.000     3.335 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]       ORCALUT4          Z              Out     0.343     3.678 r     -         
s_beat_count_8[23]                                                       Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                 FD1S3DX           D              In      0.000     3.678 r     -         
==================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.674
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.314

    Number of logic level(s):                16
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                     Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.292 r     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             COUT           Out     0.059     2.666 r     -         
un1_s_total_count_2_cry_20                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             CIN            In      0.000     2.666 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             COUT           Out     0.059     2.724 r     -         
un1_s_total_count_2_cry_22                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0          CCU2C             CIN            In      0.000     2.724 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0          CCU2C             S0             Out     0.607     3.331 r     -         
un1_s_total_count_2_s_23_0_S0                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]          ORCALUT4          D              In      0.000     3.331 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]          ORCALUT4          Z              Out     0.343     3.674 r     -         
s_beat_count_8[23]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                    FD1S3DX           D              In      0.000     3.674 r     -         
=====================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.633
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.273

    Number of logic level(s):                16
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                      Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.250 f     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             COUT           Out     0.059     2.624 r     -         
un1_s_total_count_2_cry_20                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             CIN            In      0.000     2.624 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             COUT           Out     0.059     2.683 r     -         
un1_s_total_count_2_cry_22                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0          CCU2C             CIN            In      0.000     2.683 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0          CCU2C             S0             Out     0.607     3.290 r     -         
un1_s_total_count_2_s_23_0_S0                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]          ORCALUT4          D              In      0.000     3.290 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]          ORCALUT4          Z              Out     0.343     3.633 r     -         
s_beat_count_8[23]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                    FD1S3DX           D              In      0.000     3.633 r     -         
=====================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.619
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.259

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                             Pin            Pin               Arrival     No. of    
Name                                                                     Type              Name           Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                             pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                             Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                   Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          Z              Out     0.568     1.296 f     -         
un1_s_dma_adr_load_iv[23]                                                Net               -              -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             C1             In      0.000     1.296 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             COUT           Out     0.784     2.079 r     -         
un1_s_total_count_2_cry_0                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             CIN            In      0.000     2.079 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             COUT           Out     0.059     2.139 r     -         
un1_s_total_count_2_cry_2                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             CIN            In      0.000     2.139 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             COUT           Out     0.059     2.197 r     -         
un1_s_total_count_2_cry_4                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             CIN            In      0.000     2.197 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             COUT           Out     0.059     2.256 r     -         
un1_s_total_count_2_cry_6                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             CIN            In      0.000     2.256 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             COUT           Out     0.059     2.316 r     -         
un1_s_total_count_2_cry_8                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             CIN            In      0.000     2.316 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             COUT           Out     0.059     2.374 r     -         
un1_s_total_count_2_cry_10                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             CIN            In      0.000     2.374 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             COUT           Out     0.059     2.433 r     -         
un1_s_total_count_2_cry_12                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             CIN            In      0.000     2.433 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             COUT           Out     0.059     2.493 r     -         
un1_s_total_count_2_cry_14                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             CIN            In      0.000     2.493 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             COUT           Out     0.059     2.551 r     -         
un1_s_total_count_2_cry_16                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             CIN            In      0.000     2.551 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             COUT           Out     0.059     2.611 r     -         
un1_s_total_count_2_cry_18                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             CIN            In      0.000     2.611 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             COUT           Out     0.059     2.670 r     -         
un1_s_total_count_2_cry_20                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0     CCU2C             CIN            In      0.000     2.670 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0     CCU2C             S0             Out     0.607     3.276 r     -         
un1_s_total_count_2_cry_21_0_S0                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]       ORCALUT4          C              In      0.000     3.276 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]       ORCALUT4          Z              Out     0.343     3.619 r     -         
s_beat_count_8[21]                                                       Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21]                 FD1S3DX           D              In      0.000     3.619 r     -         
==================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.619
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.259

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                             Pin            Pin               Arrival     No. of    
Name                                                                     Type              Name           Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                             pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                             Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                   Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          Z              Out     0.568     1.296 f     -         
un1_s_dma_adr_load_iv[23]                                                Net               -              -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             C1             In      0.000     1.296 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             COUT           Out     0.784     2.079 r     -         
un1_s_total_count_2_cry_0                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             CIN            In      0.000     2.079 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             COUT           Out     0.059     2.139 r     -         
un1_s_total_count_2_cry_2                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             CIN            In      0.000     2.139 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             COUT           Out     0.059     2.197 r     -         
un1_s_total_count_2_cry_4                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             CIN            In      0.000     2.197 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             COUT           Out     0.059     2.256 r     -         
un1_s_total_count_2_cry_6                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             CIN            In      0.000     2.256 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             COUT           Out     0.059     2.316 r     -         
un1_s_total_count_2_cry_8                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             CIN            In      0.000     2.316 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             COUT           Out     0.059     2.374 r     -         
un1_s_total_count_2_cry_10                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             CIN            In      0.000     2.374 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             COUT           Out     0.059     2.433 r     -         
un1_s_total_count_2_cry_12                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             CIN            In      0.000     2.433 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             COUT           Out     0.059     2.493 r     -         
un1_s_total_count_2_cry_14                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             CIN            In      0.000     2.493 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             COUT           Out     0.059     2.551 r     -         
un1_s_total_count_2_cry_16                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             CIN            In      0.000     2.551 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             COUT           Out     0.059     2.611 r     -         
un1_s_total_count_2_cry_18                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             CIN            In      0.000     2.611 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             COUT           Out     0.059     2.670 r     -         
un1_s_total_count_2_cry_20                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0     CCU2C             CIN            In      0.000     2.670 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0     CCU2C             S1             Out     0.607     3.276 r     -         
un1_s_total_count_2_cry_21_0_S1                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]       ORCALUT4          D              In      0.000     3.276 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]       ORCALUT4          Z              Out     0.343     3.619 r     -         
s_beat_count_8[22]                                                       Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22]                 FD1S3DX           D              In      0.000     3.619 r     -         
==================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.255

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                       Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          Z              Out     0.523     1.292 r     -         
N_1030                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             A0             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             COUT           Out     0.059     2.666 r     -         
un1_s_total_count_2_cry_22                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             CIN            In      0.000     2.666 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             S0             Out     0.607     3.272 r     -         
un1_s_total_count_2_s_23_0_S0                                                 Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          D              In      0.000     3.272 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          Z              Out     0.343     3.615 r     -         
s_beat_count_8[23]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                      FD1S3DX           D              In      0.000     3.615 r     -         
=======================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.255

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                       Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          Z              Out     0.523     1.292 r     -         
N_1036                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             C1             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             COUT           Out     0.059     2.666 r     -         
un1_s_total_count_2_cry_22                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             CIN            In      0.000     2.666 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             S0             Out     0.607     3.272 r     -         
un1_s_total_count_2_s_23_0_S0                                                 Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          D              In      0.000     3.272 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          Z              Out     0.343     3.615 r     -         
s_beat_count_8[23]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                      FD1S3DX           D              In      0.000     3.615 r     -         
=======================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.255

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                     Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.292 r     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             COUT           Out     0.059     2.666 r     -         
un1_s_total_count_2_cry_20                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             CIN            In      0.000     2.666 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             S0             Out     0.607     3.272 r     -         
un1_s_total_count_2_cry_21_0_S0                                             Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]          ORCALUT4          C              In      0.000     3.272 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]          ORCALUT4          Z              Out     0.343     3.615 r     -         
s_beat_count_8[21]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21]                    FD1S3DX           D              In      0.000     3.615 r     -         
=====================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.255

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                     Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.292 r     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             COUT           Out     0.059     2.666 r     -         
un1_s_total_count_2_cry_20                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             CIN            In      0.000     2.666 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             S1             Out     0.607     3.272 r     -         
un1_s_total_count_2_cry_21_0_S1                                             Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]          ORCALUT4          D              In      0.000     3.272 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]          ORCALUT4          Z              Out     0.343     3.615 r     -         
s_beat_count_8[22]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22]                    FD1S3DX           D              In      0.000     3.615 r     -         
=====================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.574
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.214

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                        Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          Z              Out     0.523     1.250 f     -         
N_1030                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             A0             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             COUT           Out     0.059     2.624 r     -         
un1_s_total_count_2_cry_22                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             CIN            In      0.000     2.624 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             S0             Out     0.607     3.231 r     -         
un1_s_total_count_2_s_23_0_S0                                                 Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          D              In      0.000     3.231 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          Z              Out     0.343     3.574 r     -         
s_beat_count_8[23]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                      FD1S3DX           D              In      0.000     3.574 r     -         
=======================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.574
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.214

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                        Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          Z              Out     0.523     1.250 f     -         
N_1036                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             C1             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             COUT           Out     0.059     2.624 r     -         
un1_s_total_count_2_cry_22                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             CIN            In      0.000     2.624 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             S0             Out     0.607     3.231 r     -         
un1_s_total_count_2_s_23_0_S0                                                 Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          D              In      0.000     3.231 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          Z              Out     0.343     3.574 r     -         
s_beat_count_8[23]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                      FD1S3DX           D              In      0.000     3.574 r     -         
=======================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.574
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.214

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                      Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.250 f     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             COUT           Out     0.059     2.624 r     -         
un1_s_total_count_2_cry_20                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             CIN            In      0.000     2.624 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             S0             Out     0.607     3.231 r     -         
un1_s_total_count_2_cry_21_0_S0                                             Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]          ORCALUT4          C              In      0.000     3.231 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]          ORCALUT4          Z              Out     0.343     3.574 r     -         
s_beat_count_8[21]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21]                    FD1S3DX           D              In      0.000     3.574 r     -         
=====================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.574
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.214

    Number of logic level(s):                15
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                      Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.250 f     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             COUT           Out     0.059     2.624 r     -         
un1_s_total_count_2_cry_20                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             CIN            In      0.000     2.624 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0        CCU2C             S1             Out     0.607     3.231 r     -         
un1_s_total_count_2_cry_21_0_S1                                             Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]          ORCALUT4          D              In      0.000     3.231 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]          ORCALUT4          Z              Out     0.343     3.574 r     -         
s_beat_count_8[22]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22]                    FD1S3DX           D              In      0.000     3.574 r     -         
=====================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.560
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.200

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[19] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                             Pin            Pin               Arrival     No. of    
Name                                                                     Type              Name           Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                             pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                             Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                   Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          Z              Out     0.568     1.296 f     -         
un1_s_dma_adr_load_iv[23]                                                Net               -              -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             C1             In      0.000     1.296 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             COUT           Out     0.784     2.079 r     -         
un1_s_total_count_2_cry_0                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             CIN            In      0.000     2.079 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             COUT           Out     0.059     2.139 r     -         
un1_s_total_count_2_cry_2                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             CIN            In      0.000     2.139 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             COUT           Out     0.059     2.197 r     -         
un1_s_total_count_2_cry_4                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             CIN            In      0.000     2.197 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             COUT           Out     0.059     2.256 r     -         
un1_s_total_count_2_cry_6                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             CIN            In      0.000     2.256 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             COUT           Out     0.059     2.316 r     -         
un1_s_total_count_2_cry_8                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             CIN            In      0.000     2.316 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             COUT           Out     0.059     2.374 r     -         
un1_s_total_count_2_cry_10                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             CIN            In      0.000     2.374 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             COUT           Out     0.059     2.433 r     -         
un1_s_total_count_2_cry_12                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             CIN            In      0.000     2.433 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             COUT           Out     0.059     2.493 r     -         
un1_s_total_count_2_cry_14                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             CIN            In      0.000     2.493 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             COUT           Out     0.059     2.551 r     -         
un1_s_total_count_2_cry_16                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             CIN            In      0.000     2.551 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             COUT           Out     0.059     2.611 r     -         
un1_s_total_count_2_cry_18                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             CIN            In      0.000     2.611 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             S0             Out     0.607     3.217 r     -         
un1_s_total_count_2_cry_19_0_S0                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[19]       ORCALUT4          C              In      0.000     3.217 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[19]       ORCALUT4          Z              Out     0.343     3.560 r     -         
s_beat_count_8[19]                                                       Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[19]                 FD1S3DX           D              In      0.000     3.560 r     -         
==================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.560
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.200

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[20] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                             Pin            Pin               Arrival     No. of    
Name                                                                     Type              Name           Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                             pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                             Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                   Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          Z              Out     0.568     1.296 f     -         
un1_s_dma_adr_load_iv[23]                                                Net               -              -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             C1             In      0.000     1.296 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             COUT           Out     0.784     2.079 r     -         
un1_s_total_count_2_cry_0                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             CIN            In      0.000     2.079 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             COUT           Out     0.059     2.139 r     -         
un1_s_total_count_2_cry_2                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             CIN            In      0.000     2.139 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             COUT           Out     0.059     2.197 r     -         
un1_s_total_count_2_cry_4                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             CIN            In      0.000     2.197 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             COUT           Out     0.059     2.256 r     -         
un1_s_total_count_2_cry_6                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             CIN            In      0.000     2.256 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             COUT           Out     0.059     2.316 r     -         
un1_s_total_count_2_cry_8                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             CIN            In      0.000     2.316 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             COUT           Out     0.059     2.374 r     -         
un1_s_total_count_2_cry_10                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             CIN            In      0.000     2.374 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             COUT           Out     0.059     2.433 r     -         
un1_s_total_count_2_cry_12                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             CIN            In      0.000     2.433 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             COUT           Out     0.059     2.493 r     -         
un1_s_total_count_2_cry_14                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             CIN            In      0.000     2.493 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             COUT           Out     0.059     2.551 r     -         
un1_s_total_count_2_cry_16                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             CIN            In      0.000     2.551 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             COUT           Out     0.059     2.611 r     -         
un1_s_total_count_2_cry_18                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             CIN            In      0.000     2.611 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0     CCU2C             S1             Out     0.607     3.217 r     -         
un1_s_total_count_2_cry_19_0_S1                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[20]       ORCALUT4          C              In      0.000     3.217 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[20]       ORCALUT4          Z              Out     0.343     3.560 r     -         
s_beat_count_8[20]                                                       Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[20]                 FD1S3DX           D              In      0.000     3.560 r     -         
==================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.196

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                       Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a2_0[20]     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a2_0[20]     ORCALUT4          Z              Out     0.523     1.292 r     -         
N_1145                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             C0             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_22                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             S0             Out     0.607     3.213 r     -         
un1_s_total_count_2_s_23_0_S0                                                 Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          D              In      0.000     3.213 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          Z              Out     0.343     3.556 r     -         
s_beat_count_8[23]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                      FD1S3DX           D              In      0.000     3.556 r     -         
=======================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.196

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                       Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[19]     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[19]     ORCALUT4          Z              Out     0.523     1.292 r     -         
N_1033                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             C1             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_22                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             S0             Out     0.607     3.213 r     -         
un1_s_total_count_2_s_23_0_S0                                                 Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          D              In      0.000     3.213 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          Z              Out     0.343     3.556 r     -         
s_beat_count_8[23]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                      FD1S3DX           D              In      0.000     3.556 r     -         
=======================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.196

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[19] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                     Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.292 r     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             S0             Out     0.607     3.213 r     -         
un1_s_total_count_2_cry_19_0_S0                                             Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[19]          ORCALUT4          C              In      0.000     3.213 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[19]          ORCALUT4          Z              Out     0.343     3.556 r     -         
s_beat_count_8[19]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[19]                    FD1S3DX           D              In      0.000     3.556 r     -         
=====================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.196

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[20] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                     Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.292 r     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             S1             Out     0.607     3.213 r     -         
un1_s_total_count_2_cry_19_0_S1                                             Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[20]          ORCALUT4          C              In      0.000     3.213 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[20]          ORCALUT4          Z              Out     0.343     3.556 r     -         
s_beat_count_8[20]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[20]                    FD1S3DX           D              In      0.000     3.556 r     -         
=====================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.196

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                       Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          Z              Out     0.523     1.292 r     -         
N_1030                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             A0             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             S0             Out     0.607     3.213 r     -         
un1_s_total_count_2_cry_21_0_S0                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]            ORCALUT4          C              In      0.000     3.213 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]            ORCALUT4          Z              Out     0.343     3.556 r     -         
s_beat_count_8[21]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21]                      FD1S3DX           D              In      0.000     3.556 r     -         
=======================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.196

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                       Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          Z              Out     0.523     1.292 r     -         
N_1030                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             A0             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             S1             Out     0.607     3.213 r     -         
un1_s_total_count_2_cry_21_0_S1                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]            ORCALUT4          D              In      0.000     3.213 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]            ORCALUT4          Z              Out     0.343     3.556 r     -         
s_beat_count_8[22]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22]                      FD1S3DX           D              In      0.000     3.556 r     -         
=======================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.196

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                       Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          Z              Out     0.523     1.292 r     -         
N_1036                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             C1             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             S0             Out     0.607     3.213 r     -         
un1_s_total_count_2_cry_21_0_S0                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]            ORCALUT4          C              In      0.000     3.213 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]            ORCALUT4          Z              Out     0.343     3.556 r     -         
s_beat_count_8[21]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21]                      FD1S3DX           D              In      0.000     3.556 r     -         
=======================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.196

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_i_dma_clr_0_a2_1                  ORCALUT4          Z              Out     0.768     0.768 r     -         
un1_s_dma_chan_fsm_27_m                                                       Net               -              -       -         -           57        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          D              In      0.000     0.768 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          Z              Out     0.523     1.292 r     -         
N_1036                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             C1             In      0.000     1.292 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.075 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.075 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.135 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.135 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.193 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.193 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.252 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.252 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.312 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.312 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.370 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.370 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.429 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.429 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.489 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.489 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.547 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.547 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.607 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.607 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             S1             Out     0.607     3.213 r     -         
un1_s_total_count_2_cry_21_0_S1                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]            ORCALUT4          D              In      0.000     3.213 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]            ORCALUT4          Z              Out     0.343     3.556 r     -         
s_beat_count_8[22]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22]                      FD1S3DX           D              In      0.000     3.556 r     -         
=======================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.515
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.155

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                        Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a2_0[20]     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a2_0[20]     ORCALUT4          Z              Out     0.523     1.250 f     -         
N_1145                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             C0             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_22                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             S0             Out     0.607     3.172 r     -         
un1_s_total_count_2_s_23_0_S0                                                 Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          D              In      0.000     3.172 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          Z              Out     0.343     3.515 r     -         
s_beat_count_8[23]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                      FD1S3DX           D              In      0.000     3.515 r     -         
=======================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.515
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.155

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                        Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[19]     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[19]     ORCALUT4          Z              Out     0.523     1.250 f     -         
N_1033                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             C1             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_22                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_s_23_0            CCU2C             S0             Out     0.607     3.172 r     -         
un1_s_total_count_2_s_23_0_S0                                                 Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          D              In      0.000     3.172 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[23]            ORCALUT4          Z              Out     0.343     3.515 r     -         
s_beat_count_8[23]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[23]                      FD1S3DX           D              In      0.000     3.515 r     -         
=======================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.515
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.155

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[19] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                      Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.250 f     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             S0             Out     0.607     3.172 r     -         
un1_s_total_count_2_cry_19_0_S0                                             Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[19]          ORCALUT4          C              In      0.000     3.172 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[19]          ORCALUT4          Z              Out     0.343     3.515 r     -         
s_beat_count_8[19]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[19]                    FD1S3DX           D              In      0.000     3.515 r     -         
=====================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.515
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.155

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[20] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                Pin            Pin               Arrival     No. of    
Name                                                                        Type              Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2          ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                      Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0_RNO     ORCALUT4          Z              Out     0.523     1.250 f     -         
s_beat_count_m[0]                                                           Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             A1             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0         CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_0                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0         CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_2                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0         CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_4                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0         CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_6                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0         CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_8                                                   Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0         CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_10                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0        CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_12                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0        CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_14                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0        CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_16                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0        CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_18                                                  Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0        CCU2C             S1             Out     0.607     3.172 r     -         
un1_s_total_count_2_cry_19_0_S1                                             Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[20]          ORCALUT4          C              In      0.000     3.172 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[20]          ORCALUT4          Z              Out     0.343     3.515 r     -         
s_beat_count_8[20]                                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[20]                    FD1S3DX           D              In      0.000     3.515 r     -         
=====================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.515
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.155

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                        Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          Z              Out     0.523     1.250 f     -         
N_1030                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             A0             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             S0             Out     0.607     3.172 r     -         
un1_s_total_count_2_cry_21_0_S0                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]            ORCALUT4          C              In      0.000     3.172 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]            ORCALUT4          Z              Out     0.343     3.515 r     -         
s_beat_count_8[21]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21]                      FD1S3DX           D              In      0.000     3.515 r     -         
=======================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.515
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.155

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                        Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[22]     ORCALUT4          Z              Out     0.523     1.250 f     -         
N_1030                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             A0             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             S1             Out     0.607     3.172 r     -         
un1_s_total_count_2_cry_21_0_S1                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]            ORCALUT4          D              In      0.000     3.172 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]            ORCALUT4          Z              Out     0.343     3.515 r     -         
s_beat_count_8[22]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22]                      FD1S3DX           D              In      0.000     3.515 r     -         
=======================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.515
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.155

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                        Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          Z              Out     0.523     1.250 f     -         
N_1036                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             C1             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             S0             Out     0.607     3.172 r     -         
un1_s_total_count_2_cry_21_0_S0                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]            ORCALUT4          C              In      0.000     3.172 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[21]            ORCALUT4          Z              Out     0.343     3.515 r     -         
s_beat_count_8[21]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[21]                      FD1S3DX           D              In      0.000     3.515 r     -         
=======================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.515
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.155

    Number of logic level(s):                14
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                                  pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                                  Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2            ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                        Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_1_iv_0_a3_0[21]     ORCALUT4          Z              Out     0.523     1.250 f     -         
N_1036                                                                        Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             C1             In      0.000     1.250 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0           CCU2C             COUT           Out     0.784     2.034 r     -         
un1_s_total_count_2_cry_2                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             CIN            In      0.000     2.034 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0           CCU2C             COUT           Out     0.059     2.094 r     -         
un1_s_total_count_2_cry_4                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             CIN            In      0.000     2.094 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0           CCU2C             COUT           Out     0.059     2.152 r     -         
un1_s_total_count_2_cry_6                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             CIN            In      0.000     2.152 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0           CCU2C             COUT           Out     0.059     2.212 r     -         
un1_s_total_count_2_cry_8                                                     Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             CIN            In      0.000     2.212 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0           CCU2C             COUT           Out     0.059     2.271 r     -         
un1_s_total_count_2_cry_10                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             CIN            In      0.000     2.271 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0          CCU2C             COUT           Out     0.059     2.329 r     -         
un1_s_total_count_2_cry_12                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             CIN            In      0.000     2.329 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0          CCU2C             COUT           Out     0.059     2.389 r     -         
un1_s_total_count_2_cry_14                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             CIN            In      0.000     2.389 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0          CCU2C             COUT           Out     0.059     2.447 r     -         
un1_s_total_count_2_cry_16                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             CIN            In      0.000     2.447 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0          CCU2C             COUT           Out     0.059     2.506 r     -         
un1_s_total_count_2_cry_18                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             CIN            In      0.000     2.506 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_19_0          CCU2C             COUT           Out     0.059     2.566 r     -         
un1_s_total_count_2_cry_20                                                    Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             CIN            In      0.000     2.566 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_21_0          CCU2C             S1             Out     0.607     3.172 r     -         
un1_s_total_count_2_cry_21_0_S1                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]            ORCALUT4          D              In      0.000     3.172 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[22]            ORCALUT4          Z              Out     0.343     3.515 r     -         
s_beat_count_8[22]                                                            Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[22]                      FD1S3DX           D              In      0.000     3.515 r     -         
=======================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.501
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.141

    Number of logic level(s):                13
    Starting point:                          U1_CORE.U1_PCIE\.U1_E5.U4_MF / ox_wbs_ack
    Ending point:                            U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[17] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pcie_x1_top_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                             Pin            Pin               Arrival     No. of    
Name                                                                     Type              Name           Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE\.U1_E5.U4_MF                                             pcie_mfx1_top     ox_wbs_ack     Out     0.000     0.000 r     -         
s_u1_wbs_ack                                                             Net               -              -       -         -           13        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          C              In      0.000     0.000 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_chan_fsm_23_0_a2       ORCALUT4          Z              Out     0.728     0.728 f     -         
N_1099                                                                   Net               -              -       -         -           25        
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          A              In      0.000     0.728 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_dma_adr_load_iv[23]        ORCALUT4          Z              Out     0.568     1.296 f     -         
un1_s_dma_adr_load_iv[23]                                                Net               -              -       -         -           2         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             C1             In      0.000     1.296 f     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_0_0      CCU2C             COUT           Out     0.784     2.079 r     -         
un1_s_total_count_2_cry_0                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             CIN            In      0.000     2.079 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_1_0      CCU2C             COUT           Out     0.059     2.139 r     -         
un1_s_total_count_2_cry_2                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             CIN            In      0.000     2.139 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_3_0      CCU2C             COUT           Out     0.059     2.197 r     -         
un1_s_total_count_2_cry_4                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             CIN            In      0.000     2.197 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_5_0      CCU2C             COUT           Out     0.059     2.256 r     -         
un1_s_total_count_2_cry_6                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             CIN            In      0.000     2.256 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_7_0      CCU2C             COUT           Out     0.059     2.316 r     -         
un1_s_total_count_2_cry_8                                                Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             CIN            In      0.000     2.316 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_9_0      CCU2C             COUT           Out     0.059     2.374 r     -         
un1_s_total_count_2_cry_10                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             CIN            In      0.000     2.374 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_11_0     CCU2C             COUT           Out     0.059     2.433 r     -         
un1_s_total_count_2_cry_12                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             CIN            In      0.000     2.433 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_13_0     CCU2C             COUT           Out     0.059     2.493 r     -         
un1_s_total_count_2_cry_14                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             CIN            In      0.000     2.493 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_15_0     CCU2C             COUT           Out     0.059     2.551 r     -         
un1_s_total_count_2_cry_16                                               Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             CIN            In      0.000     2.551 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.un1_s_total_count_2_cry_17_0     CCU2C             S0             Out     0.607     3.158 r     -         
un1_s_total_count_2_cry_17_0_S0                                          Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[17]       ORCALUT4          C              In      0.000     3.158 r     -         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.R_MAIN\.s_beat_count_8[17]       ORCALUT4          Z              Out     0.343     3.501 r     -         
s_beat_count_8[17]                                                       Net               -              -       -         -           1         
U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_beat_count[17]                 FD1S3DX           D              In      0.000     3.501 r     -         
==================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 284MB peak: 324MB)


Finished timing report (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 284MB peak: 324MB)

---------------------------------------
Resource Usage Report
Part: lfe5um_45f-8

Register bits: 4050 of 43848 (9%)
PIC Latch:       0
I/O cells:       30


Details:
CCU2C:          608
DCUA:           1
EHXPLLL:        1
EXTREFB:        1
FD1P3BX:        182
FD1P3DX:        2015
FD1S3BX:        113
FD1S3DX:        1735
GSR:            1
IB:             7
IFS1P3BX:       5
INV:            32
L6MUX21:        20
OB:             22
OBZ:            1
ORCALUT4:       5237
PCSCLKDIV:      1
PFUMX:          147
PUR:            1
USRMCLK:        1
VHI:            172
VLO:            172
pmi_fifo_dc:    1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 104MB peak: 324MB)

Process took 0h:00m:34s realtime, 0h:00m:33s cputime
# Sun Feb 27 15:54:37 2022

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "ECP5UM" -d LFE5UM-45F -path "C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c" -path "C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5"   "C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/versa_ecp5_mf8c.edi" "versa_ecp5_mf8c.ngo" -cbn LATTICE  
edif2ngd:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PPCLK_DIV11_TC"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDIFF_DIV11_VAL_UNLOCK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDIFF_DIV11_VAL_LOCK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PPCLK_TC"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDIFF_VAL_UNLOCK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDIFF_VAL_LOCK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PPCIE_MAX_RATE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDYN_RATE_CTRL"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PLOL_SETTING"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PPROTOCOL"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pwait_rx_rdy"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pport_rx_rdy"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pwait_tx_rdy"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pport_tx_rdy"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pserdes_mode"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pprotocol"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pnum_channels"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="FIFO_IMPL"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="FIFO_DEVICE_FAMILY"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="FIFO_LO_THRESH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="FIFO_HI_THRESH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="FIFO_DEPTH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pnum_channels"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pprotocol"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pserdes_mode"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pport_tx_rdy"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pwait_tx_rdy"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pport_rx_rdy"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pwait_rx_rdy"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PPROTOCOL"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PLOL_SETTING"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDYN_RATE_CTRL"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PPCIE_MAX_RATE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDIFF_VAL_LOCK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDIFF_VAL_UNLOCK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PPCLK_TC"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDIFF_DIV11_VAL_LOCK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDIFF_DIV11_VAL_UNLOCK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PPCLK_DIV11_TC"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
Writing the design to versa_ecp5_mf8c.ngo...

Generating edif netlist for IP cell pmi_ram_dp16481648ndssnonebep13503de0.edn


C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 8 -num_rows 16 -rdata_width 8  -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp16481648ndssnonebEp13503de0 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 15:54:48 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 8 -num_rows 16 -rdata_width 8 -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp16481648ndssnonebEp13503de0 -pmi 
    Circuit name     : pmi_ram_dp16481648ndssnonebEp13503de0
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[3:0], RdAddress[3:0], Data[7:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[7:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp16481648ndssnonebEp13503de0.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp16481648ndssnonebEp13503de0.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp16481648ndssnonebEp13503de0.ngo...

Generating edif netlist for IP cell pmi_ram_dp1641116411ndssnonebep1373f46d.edn


C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 11 -num_rows 16 -rdata_width 11  -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp1641116411ndssnonebEp1373f46d -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 15:54:48 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 11 -num_rows 16 -rdata_width 11 -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp1641116411ndssnonebEp1373f46d -pmi 
    Circuit name     : pmi_ram_dp1641116411ndssnonebEp1373f46d
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[3:0], RdAddress[3:0], Data[10:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[10:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp1641116411ndssnonebEp1373f46d.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp1641116411ndssnonebEp1373f46d.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp1641116411ndssnonebEp1373f46d.ngo...

Generating edif netlist for IP cell pmi_ram_dp16481648ndssnonebep13503de0_0.edn


C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 8 -num_rows 16 -rdata_width 8  -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp16481648ndssnonebEp13503de0_0 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 15:54:48 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 8 -num_rows 16 -rdata_width 8 -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp16481648ndssnonebEp13503de0_0 -pmi 
    Circuit name     : pmi_ram_dp16481648ndssnonebEp13503de0_0
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[3:0], RdAddress[3:0], Data[7:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[7:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp16481648ndssnonebEp13503de0_0.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp16481648ndssnonebEp13503de0_0.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp16481648ndssnonebEp13503de0_0.ngo...

Generating edif netlist for IP cell pmi_ram_dp1641116411ndssnonebep1373f46d_0.edn


C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 11 -num_rows 16 -rdata_width 11  -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp1641116411ndssnonebEp1373f46d_0 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 15:54:48 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 11 -num_rows 16 -rdata_width 11 -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp1641116411ndssnonebEp1373f46d_0 -pmi 
    Circuit name     : pmi_ram_dp1641116411ndssnonebEp1373f46d_0
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[3:0], RdAddress[3:0], Data[10:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[10:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp1641116411ndssnonebEp1373f46d_0.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp1641116411ndssnonebEp1373f46d_0.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp1641116411ndssnonebEp1373f46d_0.ngo...

Generating edif netlist for IP cell pmi_ram_dp16481648ndssnonebep13503de0_1.edn


C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 8 -num_rows 16 -rdata_width 8  -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp16481648ndssnonebEp13503de0_1 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 15:54:48 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 8 -num_rows 16 -rdata_width 8 -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp16481648ndssnonebEp13503de0_1 -pmi 
    Circuit name     : pmi_ram_dp16481648ndssnonebEp13503de0_1
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[3:0], RdAddress[3:0], Data[7:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[7:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp16481648ndssnonebEp13503de0_1.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp16481648ndssnonebEp13503de0_1.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp16481648ndssnonebEp13503de0_1.ngo...

Generating edif netlist for IP cell pmi_ram_dp1641116411ndssnonebep1373f46d_1.edn


C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 11 -num_rows 16 -rdata_width 11  -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp1641116411ndssnonebEp1373f46d_1 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 15:54:48 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 11 -num_rows 16 -rdata_width 11 -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp1641116411ndssnonebEp1373f46d_1 -pmi 
    Circuit name     : pmi_ram_dp1641116411ndssnonebEp1373f46d_1
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[3:0], RdAddress[3:0], Data[10:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[10:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp1641116411ndssnonebEp1373f46d_1.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp1641116411ndssnonebEp1373f46d_1.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp1641116411ndssnonebEp1373f46d_1.ngo...

Generating edif netlist for IP cell pmi_ram_dp16481648ndssnonebep13503de0_2.edn


C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 8 -num_rows 16 -rdata_width 8  -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp16481648ndssnonebEp13503de0_2 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 15:54:49 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 8 -num_rows 16 -rdata_width 8 -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp16481648ndssnonebEp13503de0_2 -pmi 
    Circuit name     : pmi_ram_dp16481648ndssnonebEp13503de0_2
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[3:0], RdAddress[3:0], Data[7:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[7:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp16481648ndssnonebEp13503de0_2.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp16481648ndssnonebEp13503de0_2.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp16481648ndssnonebEp13503de0_2.ngo...

Generating edif netlist for IP cell pmi_ram_dp1641116411ndssnonebep1373f46d_2.edn


C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 11 -num_rows 16 -rdata_width 11  -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp1641116411ndssnonebEp1373f46d_2 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 15:54:49 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 11 -num_rows 16 -rdata_width 11 -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp1641116411ndssnonebEp1373f46d_2 -pmi 
    Circuit name     : pmi_ram_dp1641116411ndssnonebEp1373f46d_2
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[3:0], RdAddress[3:0], Data[10:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[10:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp1641116411ndssnonebEp1373f46d_2.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp1641116411ndssnonebEp1373f46d_2.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp1641116411ndssnonebEp1373f46d_2.ngo...

Generating edif netlist for IP cell pmi_ram_dp16481648ndssnonebep13503de0_3.edn


C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 8 -num_rows 16 -rdata_width 8  -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp16481648ndssnonebEp13503de0_3 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 15:54:49 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 8 -num_rows 16 -rdata_width 8 -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp16481648ndssnonebEp13503de0_3 -pmi 
    Circuit name     : pmi_ram_dp16481648ndssnonebEp13503de0_3
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[3:0], RdAddress[3:0], Data[7:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[7:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp16481648ndssnonebEp13503de0_3.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp16481648ndssnonebEp13503de0_3.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp16481648ndssnonebEp13503de0_3.ngo...

Generating edif netlist for IP cell pmi_ram_dp1641116411ndssnonebep1373f46d_3.edn


C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 11 -num_rows 16 -rdata_width 11  -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp1641116411ndssnonebEp1373f46d_3 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 15:54:49 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 11 -num_rows 16 -rdata_width 11 -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp1641116411ndssnonebEp1373f46d_3 -pmi 
    Circuit name     : pmi_ram_dp1641116411ndssnonebEp1373f46d_3
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[3:0], RdAddress[3:0], Data[10:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[10:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp1641116411ndssnonebEp1373f46d_3.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp1641116411ndssnonebEp1373f46d_3.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp1641116411ndssnonebEp1373f46d_3.ngo...

Generating edif netlist for IP cell pmi_ram_dp42254225rdssnonebep132a1ee0.edn


C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 25 -num_rows 4 -rdata_width 25 -read_reg1 outreg -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp42254225rdssnonebEp132a1ee0 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 15:54:49 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 25 -num_rows 4 -rdata_width 25 -read_reg1 outreg -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp42254225rdssnonebEp132a1ee0 -pmi 
    Circuit name     : pmi_ram_dp42254225rdssnonebEp132a1ee0
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[1:0], RdAddress[1:0], Data[24:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[24:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp42254225rdssnonebEp132a1ee0.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp42254225rdssnonebEp132a1ee0.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp42254225rdssnonebEp132a1ee0.ngo...

Generating edif netlist for IP cell pmi_ram_dp512932512932rdssnonebep137236d0.edn


C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 32 -num_rows 512 -rdata_width 32 -read_reg1 outreg -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp512932512932rdssnonebEp137236d0 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 15:54:49 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 32 -num_rows 512 -rdata_width 32 -read_reg1 outreg -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp512932512932rdssnonebEp137236d0 -pmi 
    Circuit name     : pmi_ram_dp512932512932rdssnonebEp137236d0
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[8:0], RdAddress[8:0], Data[31:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[31:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp512932512932rdssnonebEp137236d0.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp512932512932rdssnonebEp137236d0.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp512932512932rdssnonebEp137236d0.ngo...

Generating edif netlist for IP cell pmi_ram_dp512932512932rdssnonebep137236d0_0.edn


C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 32 -num_rows 512 -rdata_width 32 -read_reg1 outreg -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp512932512932rdssnonebEp137236d0_0 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 15:54:49 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 32 -num_rows 512 -rdata_width 32 -read_reg1 outreg -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp512932512932rdssnonebEp137236d0_0 -pmi 
    Circuit name     : pmi_ram_dp512932512932rdssnonebEp137236d0_0
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[8:0], RdAddress[8:0], Data[31:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[31:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp512932512932rdssnonebEp137236d0_0.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp512932512932rdssnonebEp137236d0_0.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp512932512932rdssnonebEp137236d0_0.ngo...

Generating edif netlist for IP cell pmi_ram_dp512976512976rdssnonebep13727c64.edn


C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 76 -num_rows 512 -rdata_width 76 -read_reg1 outreg -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp512976512976rdssnonebEp13727c64 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 15:54:50 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 76 -num_rows 512 -rdata_width 76 -read_reg1 outreg -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp512976512976rdssnonebEp13727c64 -pmi 
    Circuit name     : pmi_ram_dp512976512976rdssnonebEp13727c64
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[8:0], RdAddress[8:0], Data[75:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[75:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp512976512976rdssnonebEp13727c64.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp512976512976rdssnonebEp13727c64.srp
    Estimated Resource Usage:
            EBR : 3

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp512976512976rdssnonebEp13727c64.ngo...

Generating edif netlist for IP cell pmi_fifo_dclear41201616161515p11a79eb9.edn


C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -pfu_fifo -type ebfifo -depth 16 -width 15 -pf 12 -pe 4 -regout -no_enable -n pmi_fifo_dcLEar41201616161515p11a79eb9 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 15:54:50 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -pfu_fifo -type ebfifo -depth 16 -width 15 -pf 12 -pe 4 -regout -no_enable -n pmi_fifo_dcLEar41201616161515p11a79eb9 -pmi 
    Circuit name     : pmi_fifo_dcLEar41201616161515p11a79eb9
    Module type      : ebfifo
    Module Version   : 5.8
    Ports            : 
	Inputs       : Data[14:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
	Outputs      : Q[14:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : pmi_fifo_dcLEar41201616161515p11a79eb9.edn
    Bus notation     : big endian
    Report output    : pmi_fifo_dcLEar41201616161515p11a79eb9.srp
    Estimated Resource Usage:
            LUT : 100
           DRAM : 4
            Reg : 94

END   SCUBA Module Synthesis
Writing the design to pmi_fifo_dcLEar41201616161515p11a79eb9.ngo...

Generating edif netlist for IP cell pmi_ram_dp20481182048118rdssnonebep13963009.edn


C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 8 -num_rows 2048 -rdata_width 8 -read_reg1 outreg -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp20481182048118rdssnonebEp13963009 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 15:54:50 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 8 -num_rows 2048 -rdata_width 8 -read_reg1 outreg -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp20481182048118rdssnonebEp13963009 -pmi 
    Circuit name     : pmi_ram_dp20481182048118rdssnonebEp13963009
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[10:0], RdAddress[10:0], Data[7:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[7:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp20481182048118rdssnonebEp13963009.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp20481182048118rdssnonebEp13963009.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp20481182048118rdssnonebEp13963009.ngo...

Generating edif netlist for IP cell pmi_ram_dp_true_be163841432163841432rressnonebnn8ep19804282.edn


C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 11 -rp 1010 -data_width 32 -rdata_width 32 -num_rows 16384 -read_reg0 outreg -read_reg1 outreg -gsr ENABLED -write_mode_0 0 -write_mode_1 0 -sync_reset  -memformat bin -cascade -1 -byte 8 -n pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 15:54:50 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 11 -rp 1010 -data_width 32 -rdata_width 32 -num_rows 16384 -read_reg0 outreg -read_reg1 outreg -gsr ENABLED -write_mode_0 0 -write_mode_1 0 -sync_reset -memformat bin -cascade -1 -byte 8 -n pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282 -pmi 
    Circuit name     : pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282
    Module type      : RAM_DP_TRUE
    Module Version   : 7.5
    Ports            : 
	Inputs       : DataInA[31:0], DataInB[31:0], ByteEnA[3:0], ByteEnB[3:0], AddressA[13:0], AddressB[13:0], ClockA, ClockB, ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB
	Outputs      : QA[31:0], QB[31:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282.srp
    Estimated Resource Usage:
            LUT : 322
            EBR : 32
            Reg : 16

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282.ngo...

Generating edif netlist for IP cell pmi_ram_dp_true_be4096123240961232rressnonebnn8ep196d5ced.edn


C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 11 -rp 1010 -data_width 32 -rdata_width 32 -num_rows 4096 -read_reg0 outreg -read_reg1 outreg -gsr ENABLED -write_mode_0 0 -write_mode_1 0 -sync_reset  -memformat bin -cascade -1 -byte 8 -n pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 15:54:50 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 11 -rp 1010 -data_width 32 -rdata_width 32 -num_rows 4096 -read_reg0 outreg -read_reg1 outreg -gsr ENABLED -write_mode_0 0 -write_mode_1 0 -sync_reset -memformat bin -cascade -1 -byte 8 -n pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced -pmi 
    Circuit name     : pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced
    Module type      : RAM_DP_TRUE
    Module Version   : 7.5
    Ports            : 
	Inputs       : DataInA[31:0], DataInB[31:0], ByteEnA[3:0], ByteEnB[3:0], AddressA[11:0], AddressB[11:0], ClockA, ClockB, ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB
	Outputs      : QA[31:0], QB[31:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced.srp
    Estimated Resource Usage:
            LUT : 66
            EBR : 8
            Reg : 8

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced.ngo...

Total CPU Time: 5 secs  
Total REAL Time: 8 secs  
Peak Memory Usage: 52 MB


ngdbuild  -a "ECP5UM" -d LFE5UM-45F -dt -p "C:/lscc/diamond/3.12/ispfpga/sa5p00m/data"  -p "C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c" -p "C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5" -p "C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top" -p "C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top" -p "C:/project/PCIe_ECP5_MF/work/impl/pcie_x1_unit/ecp5um/ngo" "versa_ecp5_mf8c.ngo" "versa_ecp5_mf8c.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'versa_ecp5_mf8c.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/sa5p00m/data/sa5mlib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/pmi_ram_dp20481182048118rdssnonebep13963009.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/pmi_ram_dp_true_be4096123240961232rressnonebnn8ep196d5ced.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/pmi_ram_dp_true_be163841432163841432rressnonebnn8ep19804282.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/pmi_ram_dp42254225rdssnonebep132a1ee0.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/pmi_ram_dp512932512932rdssnonebep137236d0.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/pmi_ram_dp512932512932rdssnonebep137236d0_0.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/pmi_ram_dp512976512976rdssnonebep13727c64.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/pmi_ram_dp16481648ndssnonebep13503de0.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/pmi_ram_dp1641116411ndssnonebep1373f46d.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/pmi_ram_dp16481648ndssnonebep13503de0_0.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/pmi_ram_dp1641116411ndssnonebep1373f46d_0.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/pmi_ram_dp16481648ndssnonebep13503de0_1.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/pmi_ram_dp1641116411ndssnonebep1373f46d_1.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/pmi_ram_dp16481648ndssnonebep13503de0_2.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/pmi_ram_dp1641116411ndssnonebep1373f46d_2.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/pmi_ram_dp16481648ndssnonebep13503de0_3.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/pmi_ram_dp1641116411ndssnonebep1373f46d_3.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/pmi_fifo_dclear41201616161515p11a79eb9.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pcie_mfx1_top.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pmi_ram_dpebnonessdr329512329512p137236d0.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pmi_ram_dpebnonessdr339512339512p137242e5.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pmi_ram_dpebnonessdr329512329512p137236d0_0.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pmi_ram_dpebnonessdr339512339512p137242e5_0.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pmi_ram_dpebnonessdr339512339512p137242e5_1.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pmi_ram_dpebnonessdr339512339512p137242e5_2.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pmi_ram_dpebnonessdr3310102433101024p13b9c845.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pmi_ram_dpebnonessdr238238p130635c1.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pmi_ram_dpebnonessdr949949p13068016.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pmi_ram_dpebnonessdr3410102434101024p13b9ceac.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_x1_top_core.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pmi_ram_dpebnonessen1810102418101024p13a94291.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pmi_ram_dpebnonessen1610102416101024p13a9335a.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pmi_ram_dpebnonessen208146208146p1372c125.ngo'...
Loading NGO design 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pmi_distributed_dpramebnonen1416pb648cf5.ngo'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[16]" arg2="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[16]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[17]" arg2="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[18]" arg2="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[18]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[19]" arg2="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[19]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[20]" arg2="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[20]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[21]" arg2="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[21]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[22]" arg2="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[22]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[23]" arg2="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[23]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[24]" arg2="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[24]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[25]" arg2="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[25]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[26]" arg2="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[26]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[27]" arg2="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[27]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[28]" arg2="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[28]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[29]" arg2="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[29]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[30]" arg2="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[30]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[31]" arg2="U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/s_u2_fifo_dout[31]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/U2_MEM/o_rd_dout[51]" arg2="U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/U2_MEM/o_rd_dout[51]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_HDOUTP" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_HDOUTP"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_HDOUTN" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_HDOUTN"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_TXBIT_CLKP_TO_ND" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_TXBIT_CLKP_TO_ND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_TXBIT_CLKN_TO_ND" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_TXBIT_CLKN_TO_ND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SYNC_PULSE2ND" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SYNC_PULSE2ND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_TXPLL_LOL_TO_ND" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_TXPLL_LOL_TO_ND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_F_CLK" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_F_CLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_F_CLK" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_F_CLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_H_CLK" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_H_CLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_H_CLK" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_H_CLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_TX_F_CLK" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_TX_F_CLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_TX_F_CLK" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_TX_F_CLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_TX_H_CLK" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_TX_H_CLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_TX_H_CLK" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_TX_H_CLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_PCLK" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_PCLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_TX_PCLK" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_TX_PCLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_0" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_1" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_2" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_3" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_4" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_5" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_6" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_7" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_8" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_9" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_10" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_11" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_12" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_12" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_13" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_13" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_14" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_14" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_15" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_15" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_16" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_16" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_17" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_17" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_18" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_18" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_19" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_19" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_20" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_20" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_21" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_21" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_22" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_22" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_23" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FF_RX_D_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_23" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FF_RX_D_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_PCIE_DONE" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_PCIE_DONE"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_PCIE_CON" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_PCIE_CON"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_RLOS" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_RLOS"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_LS_SYNC_STATUS" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_LS_SYNC_STATUS"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_CC_UNDERRUN" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_CC_UNDERRUN"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_CC_UNDERRUN" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_CC_UNDERRUN"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_CC_OVERRUN" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_CC_OVERRUN"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_CC_OVERRUN" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_CC_OVERRUN"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_RXFBFIFO_ERROR" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_RXFBFIFO_ERROR"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_RXFBFIFO_ERROR" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_RXFBFIFO_ERROR"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_TXFBFIFO_ERROR" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_TXFBFIFO_ERROR"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_TXFBFIFO_ERROR" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_TXFBFIFO_ERROR"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_RLOL" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_RLOL"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_SKP_ADDED" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_SKP_ADDED"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_SKP_ADDED" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_SKP_ADDED"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_SKP_DELETED" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_FFS_SKP_DELETED"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_SKP_DELETED" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_FFS_SKP_DELETED"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_LDR_RX2CORE" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH0_LDR_RX2CORE"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_LDR_RX2CORE" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/CH1_LDR_RX2CORE"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[0]" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[1]" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[2]" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[3]" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[4]" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[5]" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[6]" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[7]" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_rddata_1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_int" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sci_int"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_0" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_1" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_2" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_3" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_4" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_5" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_6" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_7" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_SCAN_OUT_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT0" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT1" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT2" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT3" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT4" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT5" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT6" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT7" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT8" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT9" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT10" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT11" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT12" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT13" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT14" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT15" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT16" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT17" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT18" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT19" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_COUT19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_FFS_PLOL" arg2="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/D_FFS_PLOL"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[0]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[1]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[2]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[3]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[4]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[5]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[6]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[7]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[8]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[9]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[10]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[11]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[12]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[13]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[14]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[15]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[16]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[16]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[17]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[18]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[18]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[19]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[19]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[20]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[20]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[21]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[21]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[22]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[22]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[23]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[23]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[24]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[24]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[25]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[25]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[26]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[26]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[27]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[27]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[28]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[28]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[29]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[29]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[30]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[30]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_DMA/U3_BMRAM/QB[31]" arg2="U1_CORE/U5_DMA/U3_BMRAM/QB[31]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[0]" arg2="U1_CORE/U6_BMRAM/QB_0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[1]" arg2="U1_CORE/U6_BMRAM/QB_0[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[2]" arg2="U1_CORE/U6_BMRAM/QB_0[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[3]" arg2="U1_CORE/U6_BMRAM/QB_0[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[4]" arg2="U1_CORE/U6_BMRAM/QB_0[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[5]" arg2="U1_CORE/U6_BMRAM/QB_0[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[6]" arg2="U1_CORE/U6_BMRAM/QB_0[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[7]" arg2="U1_CORE/U6_BMRAM/QB_0[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[8]" arg2="U1_CORE/U6_BMRAM/QB_0[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[9]" arg2="U1_CORE/U6_BMRAM/QB_0[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[10]" arg2="U1_CORE/U6_BMRAM/QB_0[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[11]" arg2="U1_CORE/U6_BMRAM/QB_0[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[12]" arg2="U1_CORE/U6_BMRAM/QB_0[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[13]" arg2="U1_CORE/U6_BMRAM/QB_0[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[14]" arg2="U1_CORE/U6_BMRAM/QB_0[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[15]" arg2="U1_CORE/U6_BMRAM/QB_0[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[16]" arg2="U1_CORE/U6_BMRAM/QB_0[16]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[17]" arg2="U1_CORE/U6_BMRAM/QB_0[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[18]" arg2="U1_CORE/U6_BMRAM/QB_0[18]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[19]" arg2="U1_CORE/U6_BMRAM/QB_0[19]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[20]" arg2="U1_CORE/U6_BMRAM/QB_0[20]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[21]" arg2="U1_CORE/U6_BMRAM/QB_0[21]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[22]" arg2="U1_CORE/U6_BMRAM/QB_0[22]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[23]" arg2="U1_CORE/U6_BMRAM/QB_0[23]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[24]" arg2="U1_CORE/U6_BMRAM/QB_0[24]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[25]" arg2="U1_CORE/U6_BMRAM/QB_0[25]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[26]" arg2="U1_CORE/U6_BMRAM/QB_0[26]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[27]" arg2="U1_CORE/U6_BMRAM/QB_0[27]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[28]" arg2="U1_CORE/U6_BMRAM/QB_0[28]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[29]" arg2="U1_CORE/U6_BMRAM/QB_0[29]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[30]" arg2="U1_CORE/U6_BMRAM/QB_0[30]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U6_BMRAM/QB_0[31]" arg2="U1_CORE/U6_BMRAM/QB_0[31]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/VCC" arg2="U1_CORE/U1_PCIE.U1_E5/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/tx_lbk_rdy" arg2="U1_CORE/U1_PCIE.U1_E5/tx_lbk_rdy"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/rxdp_vsd_data[12]" arg2="U1_CORE/U1_PCIE.U1_E5/rxdp_vsd_data[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/rxdp_vsd_data[13]" arg2="U1_CORE/U1_PCIE.U1_E5/rxdp_vsd_data[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/rxdp_vsd_data[22]" arg2="U1_CORE/U1_PCIE.U1_E5/rxdp_vsd_data[22]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/rxdp_vsd_data[23]" arg2="U1_CORE/U1_PCIE.U1_E5/rxdp_vsd_data[23]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/rxdp_dllp_val[0]" arg2="U1_CORE/U1_PCIE.U1_E5/rxdp_dllp_val[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/rxdp_dllp_val[1]" arg2="U1_CORE/U1_PCIE.U1_E5/rxdp_dllp_val[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[0]" arg2="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[1]" arg2="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[2]" arg2="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[3]" arg2="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[4]" arg2="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[5]" arg2="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[6]" arg2="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[7]" arg2="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[8]" arg2="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[9]" arg2="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[10]" arg2="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[11]" arg2="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[12]" arg2="U1_CORE/U1_PCIE.U1_E5/s_u1_tx_ca_npd[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/rx_us_req_vc0" arg2="U1_CORE/U1_PCIE.U1_E5/rx_us_req_vc0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/s_u1_malf_tlp" arg2="U1_CORE/U1_PCIE.U1_E5/s_u1_malf_tlp"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/bus_num[0]" arg2="U1_CORE/U1_PCIE.U1_E5/bus_num[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/bus_num[7]" arg2="U1_CORE/U1_PCIE.U1_E5/bus_num[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_num[0]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_num[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_num[1]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_num[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_num[2]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_num[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_num[3]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_num[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_num[4]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_num[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/func_num[0]" arg2="U1_CORE/U1_PCIE.U1_E5/func_num[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/func_num[1]" arg2="U1_CORE/U1_PCIE.U1_E5/func_num[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/func_num[2]" arg2="U1_CORE/U1_PCIE.U1_E5/func_num[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/pm_power_state[0]" arg2="U1_CORE/U1_PCIE.U1_E5/pm_power_state[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/pm_power_state[1]" arg2="U1_CORE/U1_PCIE.U1_E5/pm_power_state[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/pme_en" arg2="U1_CORE/U1_PCIE.U1_E5/pme_en"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[0]" arg2="U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[1]" arg2="U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[2]" arg2="U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[3]" arg2="U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[4]" arg2="U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[5]" arg2="U1_CORE/U1_PCIE.U1_E5/cmd_reg_out[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[0]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[1]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[2]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[3]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[4]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[5]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[6]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[7]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[8]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[9]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[10]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[11]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[12]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[13]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[14]" arg2="U1_CORE/U1_PCIE.U1_E5/dev_cntl_out[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[0]" arg2="U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[1]" arg2="U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[2]" arg2="U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[3]" arg2="U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[4]" arg2="U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[5]" arg2="U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[6]" arg2="U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[7]" arg2="U1_CORE/U1_PCIE.U1_E5/lnk_cntl_out[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/tx_rbuf_empty" arg2="U1_CORE/U1_PCIE.U1_E5/tx_rbuf_empty"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/tx_dllp_pend" arg2="U1_CORE/U1_PCIE.U1_E5/tx_dllp_pend"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dl_inactive" arg2="U1_CORE/U1_PCIE.U1_E5/dl_inactive"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/dl_init" arg2="U1_CORE/U1_PCIE.U1_E5/dl_init"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[0]" arg2="U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[2]" arg2="U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[3]" arg2="U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[4]" arg2="U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[5]" arg2="U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[6]" arg2="U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[7]" arg2="U1_CORE/U1_PCIE.U1_E5/ox_rst_func_n[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/ox_wbs_err" arg2="U1_CORE/U1_PCIE.U1_E5/ox_wbs_err"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="GPIO_SW4_1" arg2="GPIO_SW4_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="GPIO_SW4_2" arg2="GPIO_SW4_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IDFB6DB2CA10C61E108DCCB4FB9528FEB/I2CA1A324143051A0AFDEFB54659C657C[32]" arg2="U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IDFB6DB2CA10C61E108DCCB4FB9528FEB/I2CA1A324143051A0AFDEFB54659C657C[32]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IC6BE0D645D48779DADE25A4973891991/I2CA1A324143051A0AFDEFB54659C657C[32]" arg2="U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IC6BE0D645D48779DADE25A4973891991/I2CA1A324143051A0AFDEFB54659C657C[32]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I48BFA8FF344ECC3BA7AAD048A7985C79/I2CA1A324143051A0AFDEFB54659C657C[32]" arg2="U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I48BFA8FF344ECC3BA7AAD048A7985C79/I2CA1A324143051A0AFDEFB54659C657C[32]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7/I2CA1A324143051A0AFDEFB54659C657C[32]" arg2="U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7/I2CA1A324143051A0AFDEFB54659C657C[32]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I2CA1A324143051A0AFDEFB54659C657C[32]" arg2="U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I2CA1A324143051A0AFDEFB54659C657C[32]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I2CA1A324143051A0AFDEFB54659C657C[33]" arg2="U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I2CA1A324143051A0AFDEFB54659C657C[33]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U1_CORE/lnk_cntl_out_0[0]" arg2="U1_CORE/U1_PCIE.U1_E5/U1_CORE/lnk_cntl_out_0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram_2_DO1" arg2="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram_2_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram_2_DO2" arg2="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram_2_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram_2_DO3" arg2="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram_2_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram_10" arg2="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram_2_DO1" arg2="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram_2_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram_2_DO2" arg2="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram_2_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram_2_DO3" arg2="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram_2_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram_10" arg2="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_4_DO1" arg2="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_4_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_4_DO2" arg2="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_4_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_4_DO3" arg2="U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_4_DO3"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="287"  />

Design Results:
  26863 blocks expanded
Complete the first expansion.
Writing 'versa_ecp5_mf8c.ngd' ...
Total CPU Time: 6 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 227 MB


map -a "ECP5UM" -p LFE5UM-45F -t CABGA381 -s 8 -oc Commercial   "versa_ecp5_mf8c.ngd" -o "versa_ecp5_mf8c_map.ncd" -pr "versa_ecp5_mf8c.prf" -mp "versa_ecp5_mf8c.mrp" -lpf "C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/versa_ecp5_mf8c_synplify.lpf" -lpf "C:/project/PCIe_ECP5_MF/scripts/diamond/versa_ecp5.lpf"   -pe     -tdm -split_node    
map:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: versa_ecp5_mf8c.ngd
   Picdevice="LFE5UM-45F"

   Pictype="CABGA381"

   Picspeed=8

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5UM-45FCABGA381, Performance used: 8.

Loading device for application baspr from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.38.

Running general design DRC...

Removing unused logic...

Optimizing...

68 CCU2 constant inputs absorbed.

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="PERST_N_c"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="GPIO_SW4_1"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="GPIO_SW4_2"  />
    <postMsg mid="51001115" type="Warning" dynamic="1" navigation="0" arg0="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst"  />





Design Summary:
   Number of registers:  10785 out of 44457 (24%)
      PFU registers:        10780 out of 43848 (25%)
      PIO registers:            5 out of   609 (1%)
   Number of SLICEs:     12128 out of 21924 (55%)
      SLICEs as Logic/ROM:  12059 out of 21924 (55%)
      SLICEs as RAM:           69 out of 16443 (0%)
      SLICEs as Carry:       1688 out of 21924 (8%)
   Number of LUT4s:        17885 out of 43848 (41%)
      Number used as logic LUTs:        14371
      Number used as distributed RAM:   138
      Number used as ripple logic:      3376
      Number used as shift registers:     0
   Number of PIO sites used: 30 out of 203 (15%)
   Number of block RAMs:  72 out of 108 (67%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  1 out of 4 (25%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Number of DCUs:  1 out of 2 (50%)
   Number of DCU Channels:  1 out of 4 (25%)
   Number of EXTREFs:  1 out of 2 (50%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 144 (0 %)
   Number of Used DSP ALU Sites:  0 out of 72 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  8
     Net s_u1_clk_sys: 5985 loads, 5985 rising, 0 falling (Driver: U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv )
     Net U1_CORE/s_u3_clk_spi: 39 loads, 39 rising, 0 falling (Driver: U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 )
     Net U1_CORE/s_u3_xclk: 528 loads, 528 rising, 0 falling (Driver: U1_CORE/U3_CLK/s_rtl_xclk )
     Net U1_CORE/U3_CLK/o_clk_pll_out: 1 loads, 1 rising, 0 falling (Driver: U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 )
     Net U1_CORE/U1_PCIE.U1_E5/s_u2_pclk: 235 loads, 235 rising, 0 falling (Driver: U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv )
     Net U1_CORE/U1_PCIE.U1_E5/s_u3_refclk: 113 loads, 113 rising, 0 falling (Driver: U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst )
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk: 31 loads, 31 rising, 0 falling (Driver: U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst )
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0: 74 loads, 74 rising, 0 falling (Driver: U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst )
   Number of Clock Enables:  854
     Net PERST_N_c: 2 loads, 2 LSLICEs
     Net U1_CORE/U7_CFI/s_crd_rst: 2 loads, 2 LSLICEs
     Net U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_flag_0_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U7_CFI/U6_MBX_DAT_RX/N_2127: 4 loads, 4 LSLICEs
     Net U1_CORE/U7_CFI/s_crd_ready: 4 loads, 4 LSLICEs
     Net U1_CORE/s_cwr_rst: 39 loads, 39 LSLICEs
     Net U1_CORE/U7_CFI/U4_BUF/N_206_i: 2 loads, 0 LSLICEs
     Net U1_CORE/U7_CFI/U4_BUF/U1_CTL/N_220: 2 loads, 2 LSLICEs
     Net U1_CORE/U7_CFI/U4_BUF/U1_CTL/N_223: 6 loads, 6 LSLICEs
     Net U1_CORE/U7_CFI/U4_BUF/U1_CTL/s_rsrc_availe: 7 loads, 7 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/dbuf_clr_1_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/s_reg_xfer_countce[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/s_reg_xfer_countce[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/s_reg_cfi_adr_push_3_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/N_175: 16 loads, 16 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/N_1222: 5 loads, 5 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/spi_clr: 17 loads, 17 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/N_1221: 3 loads, 3 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/dbuf_clr_1_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/s_reg_cfi_cmdce[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/s_reg_cfi_adrce[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/s_reg_cfi_adrce[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/s_reg_cfi_adr_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/s_reg_cfi_adrce[16]: 3 loads, 3 LSLICEs
     Net U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_1_sqmuxa_2_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U7_CFI/U1_SPI/N_147_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[5]: 5 loads, 5 LSLICEs
     Net U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[9]: 3 loads, 3 LSLICEs
     Net U1_CORE/U6_BMRAM/U1_MCTL/s_wb_fsm[4]: 1 loads, 1 LSLICEs
     Net U1_CORE/U6_BMRAM/s_u1_ram_we: 2 loads, 2 LSLICEs
     Net U1_CORE/U6_BMRAM/U1_MCTL/un1_s_ram_be_1_sqmuxa_0_0: 18 loads, 18 LSLICEs
     Net U1_CORE/U6_BMRAM/U1_MCTL/un1_s_ram_be_1_sqmuxa_0_0_a2_RNIINUM: 7 loads, 7 LSLICEs
     Net U1_CORE/U6_BMRAM/U1_MCTL/s_ram_addr_oute: 7 loads, 7 LSLICEs
     Net U1_CORE/U5_DMA/U3_BMRAM/U1_MCTL/s_wb_fsm[4]: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_DMA/U3_BMRAM/U1_MCTL/s_ram_addr_oute: 8 loads, 8 LSLICEs
     Net U1_CORE/U5_DMA/U3_BMRAM/s_u1_ram_we: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U3_BMRAM/U1_MCTL/un1_s_ram_be_1_sqmuxa_0: 18 loads, 18 LSLICEs
     Net U1_CORE/U5_DMA/U3_BMRAM/U1_MCTL/s_ram_addre: 8 loads, 8 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/dma_clr_0_sqmuxa_i: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_xfer_sizece[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_xfer_sizece[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_xfer_size_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_xfer_sizece[16]: 3 loads, 3 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_hadr_high_1_sqmuxa_0_a2_2_a2_0_RNIKGMO: 3 loads, 3 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_ladrce[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_ladrce[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_ladr_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_ladrce[16]: 3 loads, 3 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_ladrce[24]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_hadr_lowce[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_hadr_lowce[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_hadr_low_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_hadr_lowce[16]: 3 loads, 3 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_hadr_lowce[24]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_hadr_highce[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_hadr_highce[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_hadr_high_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/dma_clr_0_sqmuxa_0_a2_0_a2_RNIAV91: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/s_dma_chan_fsm[9]: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/s_dma_chan_fsm[13]: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/N_52: 18 loads, 18 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/s_dma_chain_linear_RNI51AQ1: 8 loads, 8 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/s_dma_chan_fsm_RNIUI7T1[5]: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/N_51_i: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/un1_s_dma_chan_fsm_17_i: 16 loads, 16 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/un1_s_dma_chan_fsm_20_i: 10 loads, 10 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/N_494_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/un1_s_dma_chan_fsm_29_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/s_dma_chan_fsm[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/s_fifo_push_0_sqmuxa: 17 loads, 17 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/N_522_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/s_dma_chan_fsm[16]: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/s_dma_chan_fsm[10]: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/s_dma_chan_fsm[13]: 15 loads, 15 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/s_dma_chan_fsm_RNIETLA1[3]: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/s_dma_chan_fsm_RNIUGCF1[3]: 24 loads, 24 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/un1_s_dma_chan_fsm_23_i: 27 loads, 27 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/N_1127_i: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/un1_s_dma_chan_fsm_19_0_m2: 16 loads, 16 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/N_454_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/un1_s_dma_chan_fsm_32_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/un1_s_dma_chan_fsm_25_0_o2: 17 loads, 17 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/s_dma_chan_fsm[18]: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/s_fifo_push_0_sqmuxa: 16 loads, 16 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U4_LCMD_FIFO/s_u1_rd_en: 2 loads, 0 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U4_LCMD_FIFO/U1_CTL/s_wr_full_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U4_LCMD_FIFO/U1_CTL/s_rd_aempty_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U4_LCMD_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/N_32_i: 2 loads, 0 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL/N_13: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL/s_rd_aempty_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL/N_168_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/N_180_i: 2 loads, 0 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U1_CTL/s_wr_full_RNII57C1: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U1_CTL/N_232_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U1_CTL/s_rd_aempty_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/s_u1_rd_en: 6 loads, 0 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/U1_CTL/s_wr_full_RNI3T881: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/U1_CTL/N_244_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/U1_CTL/s_rd_aempty_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/s_cwr_rst: 20 loads, 20 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIK1G41: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_cwr_flag_0_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en: 14 loads, 14 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_56: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_wr_done_RNIKQ621: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_54: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_3: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/N_389_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u2_wr_full: 1 loads, 1 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_crd_reg_slv_0_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_u2_rd_empty: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_wr_full_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_rd_empty_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timere: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/un1_i_rd_en_lsr: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67: 9 loads, 9 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_wr_en_fcr: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_wr_en_spr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_wr_en_mcr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_wr_en_lcr: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_wr_en_ier: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_wr_en_dlm_1: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_wr_en_dll: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNINVD71: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_cwr_flag_0_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en: 14 loads, 14 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_56: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_wr_done_RNIOL7I: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_54: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_2: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/N_389_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u2_wr_full: 1 loads, 1 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_crd_reg_slv_0_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_u2_rd_empty: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_wr_full_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_rd_empty_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timere: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/un1_i_rd_en_lsr: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67: 9 loads, 9 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_wr_en_fcr: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_wr_en_spr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_wr_en_mcr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_wr_en_lcr: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_wr_en_ier: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_wr_en_dlm_1: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_wr_en_dll: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIQTBA1: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_cwr_flag_0_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en: 14 loads, 14 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_56: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_wr_done_RNISG821: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_54: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_1: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/N_389_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_crd_reg_slv_0_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_u2_rd_empty: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_wr_full_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_rd_empty_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timere: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/un1_i_rd_en_lsr: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67: 9 loads, 9 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_wr_en_fcr: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_wr_en_spr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_wr_en_mcr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_wr_en_lcr: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_wr_en_ier: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_wr_en_dlm_1: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_wr_en_dll: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNITR9T: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_cwr_flag_0_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en: 14 loads, 14 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_56: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_wr_done_RNI0C9I: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_54: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_0: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/N_389_i: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_crd_reg_slv_0_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_wr_full_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_rd_empty_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_u2_rd_empty: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timere: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/un1_i_rd_en_lsr: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67: 9 loads, 9 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_wr_en_lcr: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_wr_en_fcr: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_wr_en_spr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_wr_en_mcr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_wr_en_ier: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_wr_en_dlm_1: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_wr_en_dll: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIH3I11: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_cwr_flag_0_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en: 14 loads, 14 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_56: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_wr_done_RNIGV521: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_54: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/N_389_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_crd_reg_slv_0_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_wr_full_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_rd_empty_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_u2_rd_empty: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timere: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/un1_i_rd_en_lsr: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67: 9 loads, 9 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_cwr_rst_1: 73 loads, 73 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_wr_en_fcr: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_wr_en_spr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_wr_en_mcr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_wr_en_lcr: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_wr_en_ier: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_wr_en_dlm_1: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_wr_en_dll: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/un1_RxValid_09_1_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnte: 20 loads, 20 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_diff_RNO[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/rtc_ctrl: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/un1_pcount_diff27_i_0: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/un1_rlols_fedge_1_i_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/un2_rlol1_cnt_tc: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rlols0_cnte: 9 loads, 9 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rlol1_cnte: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/un1_dual_or_rserd_rst_4_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rxr_wt_cnte: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/N_38_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/un2_rdo_serdes_rst_dual_c_1_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/un1_plol0_cnt_tc_1_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/un3_plol_cnt_tc: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/un1_plol0_cnt_tc_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/wren_i: 12 loads, 12 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/rden_i: 20 loads, 20 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/un1_read_enable8_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/un1_RxValid_chx8_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/start_mask_2_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/un1_RxEI_masked_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/un1_cs_reqdet_sm_3_i_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/un1_ffc_pcie_ct_0_sqmuxa_3_0_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/un1_cs_reqdet_sm_6_0_0_o2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/un1_detection_done_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/un1_cs_reqdet_sm_1_i_o3_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/N_4: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/PLOL_pclk: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/I306E1714C5A033192CADB7DE24CB682F/I5C932555D8570D3003C70AC0892028C4: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/I306E1714C5A033192CADB7DE24CB682F/N_52_i_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/IF8CBD565485880D1C0FCE2A4735DD796: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/I306E1714C5A033192CADB7DE24CB682F/N_118_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/I306E1714C5A033192CADB7DE24CB682F/N_147: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/I23CE9BB6FEF8024599BED6E7C9651049: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/I3133954E82C8A894470E1336CCBC8F15/N_146_i_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I7354CF0352544B8524D5654A5D14AD43/IB420C4D1279F971E867FA537CA4D6E82/N_148_i_i: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I7354CF0352544B8524D5654A5D14AD43/I25891FD4BF8EA7F9051CE324A21ED31E: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I7354CF0352544B8524D5654A5D14AD43/IB420C4D1279F971E867FA537CA4D6E82/N_172_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/I706E9793A36552E97EF7B1CF0F6162D7[1]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/I706E9793A36552E97EF7B1CF0F6162D7_RNIQ1M5[16]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/N_190_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/un62_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/N_266_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/IEB5C97BD73E9C46378468349D65DB2D9e: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/IE48F23B4AE45A1E423AC11ED564DE4D8e: 19 loads, 19 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/I36FECBB048E15937DC767259CBABEDCB_0_sqmuxa: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/ICED1EF5C0E5400F7869E1C674AE21DA6e: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/un65_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/IABB783BAEC6EC4928216CD800CAC26FCe: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/I706E9793A36552E97EF7B1CF0F6162D7[8]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/I706E9793A36552E97EF7B1CF0F6162D7[19]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/N_265_i: 20 loads, 20 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/N_135: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/un58_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/I0B6ECB7D58876821FA73D9499B8DE015e: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/I074FD9C5AE408613B3750B75A6125486_1_sqmuxa_i: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/I25891FD4BF8EA7F9051CE324A21ED31E: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/ID1457574CA084B158A41B84E87670987/I367E5D13940F83603F2CC8084CDC75AC: 48 loads, 48 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/ID1457574CA084B158A41B84E87670987/N_3307_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/ID1457574CA084B158A41B84E87670987/N_73_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/N_3312_i: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/un17_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/I8244A0A6CFBB12A29C0A59DBB4FC13EE: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/I8244A0A6CFBB12A29C0A59DBB4FC13EEe: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/I037773E6A298229B4A19627ABA272E81_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/un1_I15BDB8EF2F82D399EEAB37F26106A134_5_0_0: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/N_3346_i: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/un1_I36FECBB048E15937DC767259CBABEDCB_0_sqmuxa_1_0: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/I13C229A5BDE90D9F920D8F4D218106DE_10_sm0: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/un1_I15BDB8EF2F82D399EEAB37F26106A134_8_i: 12 loads, 12 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I01F907CE74154BFFA0C1437099B21186_2_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IDDFF27981262750D43304A01A2EBF659e: 9 loads, 9 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I3283453B42BD77672B8ACE724ACDA314_0_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IDFB6DB2CA10C61E108DCCB4FB9528FEB/I8A3A10780386E36D927EC523D63F0852: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IDFB6DB2CA10C61E108DCCB4FB9528FEB/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IDFB6DB2CA10C61E108DCCB4FB9528FEB/IB420C4D1279F971E867FA537CA4D6E82/IDDFF27981262750D43304A01A2EBF659e: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IC6BE0D645D48779DADE25A4973891991/I8A3A10780386E36D927EC523D63F0852: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IC6BE0D645D48779DADE25A4973891991/IB420C4D1279F971E867FA537CA4D6E82/N_198_i: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IC6BE0D645D48779DADE25A4973891991/IB420C4D1279F971E867FA537CA4D6E82/N_195_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I48BFA8FF344ECC3BA7AAD048A7985C79/I8A3A10780386E36D927EC523D63F0852: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I48BFA8FF344ECC3BA7AAD048A7985C79/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I48BFA8FF344ECC3BA7AAD048A7985C79/IB420C4D1279F971E867FA537CA4D6E82/IDDFF27981262750D43304A01A2EBF659e: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7/I8A3A10780386E36D927EC523D63F0852: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7/IB420C4D1279F971E867FA537CA4D6E82/IDDFF27981262750D43304A01A2EBF659e: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IA440041682C400211AAD0D987978451E/IA440041682C400211AAD0D987978451E/IB420C4D1279F971E867FA537CA4D6E82/IDDFF27981262750D43304A01A2EBF659e: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IF66089F4B958743DD8052C5F9D832CD1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/ID0A5ECECBEC8CE692F380DDF069E842F_0_sqmuxa: 32 loads, 32 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/IF8163AD5BD15021B831D22F3FD61BA6Ae: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/I569BD691A4BB295D836212F3738D46B4[5]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/N_125_i: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/I28BEA4229042F20DC4BAC5A80E0CF354e: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/s_u4_tx_st: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/I094BDF55C12CD5E2524B36CC933CFAE3_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/N_127_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IE0EBA42E51B882F4CBD779D6D5FBF73E/I65EC869BD2E9A693496F1F2E16A7ABA9/IB420C4D1279F971E867FA537CA4D6E82/N_525_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IE0EBA42E51B882F4CBD779D6D5FBF73E/I65EC869BD2E9A693496F1F2E16A7ABA9/N_420_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IE0EBA42E51B882F4CBD779D6D5FBF73E/I65EC869BD2E9A693496F1F2E16A7ABA9/IB420C4D1279F971E867FA537CA4D6E82/I3283453B42BD77672B8ACE724ACDA314_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/I4108110328C413276966776688BEAB97/I7E9516402D6933186513EB5B373362785: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/I4108110328C413276966776688BEAB97/N_145_i: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/I4108110328C413276966776688BEAB97/ICBC89A2A67F0564ABA5BC46C474021BDce[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/I4108110328C413276966776688BEAB97/ID0A5ECECBEC8CE692F380DDF069E842F_1_sqmuxa_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/I4108110328C413276966776688BEAB97/ICBC89A2A67F0564ABA5BC46C474021BDce[2]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/I4108110328C413276966776688BEAB97/ICBC89A2A67F0564ABA5BC46C474021BDce[3]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/I4108110328C413276966776688BEAB97/I7E04E8229BE60B48AAE3E1EB6511163A[2]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/I4108110328C413276966776688BEAB97/N_164_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_RNO_1[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_RNO_0[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I72E47AC634CDDC2338CBBD5642F81090_0_sqmuxa_0_a2_RNIMIHR2: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I72E47AC634CDDC2338CBBD5642F81090_2_sqmuxa_0_a2_RNIOAMN2: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I72E47AC634CDDC2338CBBD5642F81090_0_sqmuxa_0_a2_RNIA7IT4: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I72E47AC634CDDC2338CBBD5642F81090_0_sqmuxa_0_a2_RNITT1I2: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I72E47AC634CDDC2338CBBD5642F81090_0_sqmuxa_0_a2_RNICNFF2: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I72E47AC634CDDC2338CBBD5642F81090_2_sqmuxa_0_a2_RNICVMP4: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I72E47AC634CDDC2338CBBD5642F81090_2_sqmuxa_0_a2_RNIVL6E2: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I72E47AC634CDDC2338CBBD5642F81090_2_sqmuxa_0_a2_RNIEFKB2: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_124_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_123_i: 19 loads, 19 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_121_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_122_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I2A3F2A5CBC5AE0DD0620353468BA1D81/I2792804BC0B8F3DDCC1D08D4DE2F25DA_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I2A3F2A5CBC5AE0DD0620353468BA1D81/IE763761FF58557F78DA03BEF9DCF712E_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I191AE9CE91C1B22E4AE2BF8631B30918/I9C49DC380ED90CDC0B86D16428C58A39_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I5E6DE37191562AC863CF1205F1C24780: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I617CBE084F8475F4DC0DA892B8855F84/I98A5F7A73018ADA8369DAA8753CA8782_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_2: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_124_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_3[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_3[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_4[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_2[16]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_5[24]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_123_i: 18 loads, 18 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_121_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_3[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_3[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_3[16]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_3[24]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_122_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I2A3F2A5CBC5AE0DD0620353468BA1D81/I2792804BC0B8F3DDCC1D08D4DE2F25DA_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I2A3F2A5CBC5AE0DD0620353468BA1D81/IE763761FF58557F78DA03BEF9DCF712E_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I191AE9CE91C1B22E4AE2BF8631B30918/I9C49DC380ED90CDC0B86D16428C58A39_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I5E6DE37191562AC863CF1205F1C24780_1_0_a2_0_RNI2Q401: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I617CBE084F8475F4DC0DA892B8855F84/I98A5F7A73018ADA8369DAA8753CA8782_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_124_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_2[0]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_2[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_3[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_1[16]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_4[24]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_123_i: 18 loads, 18 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_121_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_0[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_2[8]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_2[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_2[16]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_2[24]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_122_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I2A3F2A5CBC5AE0DD0620353468BA1D81/IE763761FF58557F78DA03BEF9DCF712E_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I2A3F2A5CBC5AE0DD0620353468BA1D81/I2792804BC0B8F3DDCC1D08D4DE2F25DA_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I191AE9CE91C1B22E4AE2BF8631B30918/I9C49DC380ED90CDC0B86D16428C58A39_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I5E6DE37191562AC863CF1205F1C24780: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I617CBE084F8475F4DC0DA892B8855F84/I98A5F7A73018ADA8369DAA8753CA8782_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa_RNI3G511: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_RNO_0[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa_RNI07QU: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa_RNI18QU: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_124_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_1[0]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_1[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_2[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_3[24]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_123_i: 18 loads, 18 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_121_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce[0]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_1[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_122_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I2A3F2A5CBC5AE0DD0620353468BA1D81/IE763761FF58557F78DA03BEF9DCF712E_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I2A3F2A5CBC5AE0DD0620353468BA1D81/I2792804BC0B8F3DDCC1D08D4DE2F25DA_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I191AE9CE91C1B22E4AE2BF8631B30918/I9C49DC380ED90CDC0B86D16428C58A39_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I5E6DE37191562AC863CF1205F1C24780: 15 loads, 15 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I98A5F7A73018ADA8369DAA8753CA8782_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_RNO[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_RNO[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa_0_a3_0_a2_RNI4D021: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa_0_a3_0_a2_RNI5E021: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa_0_a3_0_a2_RNI27JT: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_122_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_0[16]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_2[24]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_123_i: 18 loads, 18 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_121_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_1[16]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_1[24]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_115: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I2A3F2A5CBC5AE0DD0620353468BA1D81/N_4440_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I2A3F2A5CBC5AE0DD0620353468BA1D81/N_4441_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I191AE9CE91C1B22E4AE2BF8631B30918/I9C49DC380ED90CDC0B86D16428C58A39_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I5E6DE37191562AC863CF1205F1C24780_i_i_a2: 15 loads, 15 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I617CBE084F8475F4DC0DA892B8855F84/I98A5F7A73018ADA8369DAA8753CA8782_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_0[0]: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce[1]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa_0_o2_i_o2_RNIM3RI3: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_1[24]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_RNO[25]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_0[1]: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_RNO_0[2]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_RNO[9]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_0[16]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa_0_o2_i_o2_RNI53B22: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_RNO[24]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce[25]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_122_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_0[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_1[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_123_i: 18 loads, 18 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_121_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_0[8]: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_1[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_169: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I2A3F2A5CBC5AE0DD0620353468BA1D81/IE763761FF58557F78DA03BEF9DCF712E_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I2A3F2A5CBC5AE0DD0620353468BA1D81/I2792804BC0B8F3DDCC1D08D4DE2F25DA_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I191AE9CE91C1B22E4AE2BF8631B30918/I9C49DC380ED90CDC0B86D16428C58A39_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I5E6DE37191562AC863CF1205F1C24780: 15 loads, 15 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I617CBE084F8475F4DC0DA892B8855F84/I98A5F7A73018ADA8369DAA8753CA8782_1_sqmuxa: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa_0_a3_RNISEHO: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa_0_a3_RNITFHO: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa_0_a3_RNIUGHO: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa_0_a3_RNIPMQ41: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa_0_a3_RNIQNQ41: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa_0_a3_RNIROQ41: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_0[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_0[24]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_123_i: 18 loads, 18 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_121_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_0[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_0[24]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/un20_i_a2_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_122_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I2A3F2A5CBC5AE0DD0620353468BA1D81/I2792804BC0B8F3DDCC1D08D4DE2F25DA_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I2A3F2A5CBC5AE0DD0620353468BA1D81/IE763761FF58557F78DA03BEF9DCF712E_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I191AE9CE91C1B22E4AE2BF8631B30918/I9C49DC380ED90CDC0B86D16428C58A39_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/N_26_i: 15 loads, 15 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I617CBE084F8475F4DC0DA892B8855F84/I98A5F7A73018ADA8369DAA8753CA8782_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce[0]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_RNO[6]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_RNO[23]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_RNO[30]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce[1]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_RNO[6]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_RNO[13]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce[21]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce[26]: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_124_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce[16]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce[24]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_123_i: 17 loads, 17 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_121_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce[16]: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce[24]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_122_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I2A3F2A5CBC5AE0DD0620353468BA1D81/IE763761FF58557F78DA03BEF9DCF712E_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I2A3F2A5CBC5AE0DD0620353468BA1D81/I2792804BC0B8F3DDCC1D08D4DE2F25DA_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I191AE9CE91C1B22E4AE2BF8631B30918/I9C49DC380ED90CDC0B86D16428C58A39_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I5E6DE37191562AC863CF1205F1C24780: 15 loads, 15 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_1: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I617CBE084F8475F4DC0DA892B8855F84/I98A5F7A73018ADA8369DAA8753CA8782_1_sqmuxa: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/un76_i_o2: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/I8AC99AB880823B01C00D137F89AABEF8[3]: 23 loads, 23 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/IA934CBE3CC9AEBA0C32AA4C7EFA4954C: 15 loads, 15 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/I8AC99AB880823B01C00D137F89AABEF8[19]: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/un74_i_a2_RNIKQM31: 32 loads, 32 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/I8AC99AB880823B01C00D137F89AABEF8_RNIM3AI1[11]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/un76_i_o2_RNINAKR: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/un52_i_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/IEDEC097EECBEE6B592219F6FEFFC7C2A_0_sqmuxa_1_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/I8AC99AB880823B01C00D137F89AABEF8[2]: 20 loads, 20 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IE228EF2D803387145092976501986E10: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/un58_0_0: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/I8AC99AB880823B01C00D137F89AABEF8[7]: 12 loads, 12 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/N_1081_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/I08AAFC572BC9A693B4E7C04DFD77FEAF_0_sqmuxa_4_i: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/I8AC99AB880823B01C00D137F89AABEF8[23]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/N_369_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/un72_0_0: 20 loads, 20 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/N_409_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/un53_i_0: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/un1_I8AC99AB880823B01C00D137F89AABEF8_23_i: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/N_63_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I3D3502037CE2D7E5159EAF99BC9BF78D: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I5B7A19877C7417CDB4387DF988625F8B/I00CE0BA4F77A2426865D797055E4C98A_RNI6HCK: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I5B7A19877C7417CDB4387DF988625F8B/I6316F5248B07D9065FBC7D67EDADC4EE: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I5B7A19877C7417CDB4387DF988625F8B/I6BE22F51BE43138B31F588DD2D062E1F_RNI2EVS: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I5B7A19877C7417CDB4387DF988625F8B/N_3401_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I5B7A19877C7417CDB4387DF988625F8B/I134B7C80786213E899F61495BA54C91C_0_sqmuxa: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/IDF54FF9484E1DFC8C29689596EA8984F.IDD45DEF33DD1E1740F37FA39376216EB/un1_IE97C1EAB688C29EF293B3533128589AD8_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/IDF54FF9484E1DFC8C29689596EA8984F.IDD45DEF33DD1E1740F37FA39376216EB/IE97C1EAB688C29EF293B3533128589AD7: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/IDF54FF9484E1DFC8C29689596EA8984F.IDD45DEF33DD1E1740F37FA39376216EB/I0935F33573E9008AC6C383C6271492EC_0_sqmuxa: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/IDF54FF9484E1DFC8C29689596EA8984F.IDD45DEF33DD1E1740F37FA39376216EB/I6DC757833BFBECB509EE1BB6128BCB2D_1_sqmuxa_i: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/cpl_infi_credit[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/N_38_i: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/un1_p_pend_1bc_i: 12 loads, 12 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/p_pend_2_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/p_pend_1bc_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/p_pend_1a_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/nph_pro_cnt1be: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/un1_np_pend_1bc_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/np_pend_2_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/np_pend_1bc_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/np_pend_1a_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/cpl_pend_1bc_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/ca_p_hdre: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/ca_p_data_2_sqmuxa_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/ca_np_hdre: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/txdp_hpreq_i: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/N_15: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/p_set_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/N_19: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/cplh24: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/pd_infi_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/un1_ph_1_sqmuxa_1_1_i_m2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/un1_cplh26_1_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/npd_infi_1_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/un1_cfg_resp_hdr_2_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/cpld_infi_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/un1_cplh_0_sqmuxa_1_1_i_m2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/un1_cplh26_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/N_6_i: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/N_1157_i: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/N_1158_i: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/cc_p_hdre: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/N_25: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/cc_np_hdre: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/cc_cpl_hdre: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/un1_cc_p_hdr26_2_i_0: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/un1_tlp_end_reg6: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf/u1_txrdy[0]/un1_pause_enable_2_i_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf/u1_txrdy[0]/N_1204_i: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/trnc_pause_ack: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/ltssm_nfts_tx[0]: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf/un1_tx_st: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf/pkt_progress: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf/N_5_i: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf/cs_pause[1]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxtp/fifo_rd: 2 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxtp/un1_dfrm_end_2_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxtp/tst2: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxtp/N_26_i_0: 12 loads, 12 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/rxtp_ack: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxtp/fifo_wr_addre: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxtp/fifo_rd_addre: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/un1_txtp_rtry_done: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/acknak_seq5: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/un1_dl_inact_1: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_cfilt/dllp_clk2: 14 loads, 14 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/dfrm_dllp_st: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdmux_state: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/skip_grant_cnte: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/take_dllp: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u2_txdp_crc/un1_take_dllp: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_vcneg_pend: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_lcmfci_req2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_lcmfci_req: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/N_32_i_0: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_req_2: 14 loads, 14 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_pkt5: 15 loads, 15 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_p_pendl8_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_p_pendh8_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_np_pendl8_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_np_pendh8_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_rxtp_nak_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe7: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe6: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe5: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe4: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe3: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe2: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe0: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/lcmfci_req2_only: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/lcmfci_req_only: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe7_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe6_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe5_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe4_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe3_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe2_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe1_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe0_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_dllp_kind_p[0]9_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_dllp_kind_p[0]11_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_cpl_pendl8_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_cpl_pendh8_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/N_452_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_rxtp_nak_1_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_nak_pend7_1_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/N_28: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/u1_txtp_crc/un1_enable_crc: 17 loads, 17 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/un1_comb_st_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/un1_comb_st: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/ttlp_st: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux/rtlpend_wait_RNO_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux/un1_rtry_rdy_int_1_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux/un1_tlpend_wait7: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux/un1_switch_wait8_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux/N_67_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux/un1_pause_enb8: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux/N_66_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux/un2_rnum_rlor_out: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/ttlp_end: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_rden_int: 2 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlpwr_ptre: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/retrain_hold_timer_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_wren_int_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tout_hold_timer_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/purge_active_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnte: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/un1_N_3_mux_0_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/un1_txtp_rtry_req_5_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/un3_rst_timer_2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlprd_ptre: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_st_reg: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_sizee: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/un1_tdmux_rtry_rdy_5_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/un1_dl_inact_6_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/un2_rtry_req_pr: 18 loads, 18 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/rtry_seq_num5: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/N_30: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/un2_rtry_rdy_pr: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/rply_timere: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/un1_rtlp_st_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/un2_rxdp_rtry_pr: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/N_27: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblwr_ptre: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_N_6_mux_i: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_seq/txtp_nxtseqe: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_seq/un1_tlpgen_st_2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/p_recvd116_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_dl_inactive_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_timer_exp8_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/timer_34use: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_p_recvd116_1_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_dl_inactive_5_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_dl_inactive_4_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/N_110_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_lcmfci_req2_2_sqmuxa_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_lcmfci_req_1_sqmuxa_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un11_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_vc_enable12_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_vc_enable12_2_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/reset_rcvd: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_txdp_no_lpreq_i_o3[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_dl_up_1_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_dl_inactive_3_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_frm/u1_frm_skpq/skp_cnte: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_frm/u1_frm_algn/algn_val22_i: 14 loads, 14 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_hrst_sm/hrst_snd_os_RNO_0[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_lbk_sm/cs_lbk_sm_1[4]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_lbk_sm/cs_lbk_sm_1[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_lbk_sm/lbk_sloopback_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_lbk_sm/un1_lbk_sloopback_0_sqmuxa_0_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_lbk_sm/un1_lbk_sloopback_0_sqmuxa_1_0_0: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_dis_sm/rcvd_eidle_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_dis_sm/un1_dis_snd_os_0_sqmuxa_0_o2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_dis_sm/un1_cs_dis_sm_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l2_sm/l2_snd_beacon_5_0_0_a2_RNIG5LS: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l2_sm/cs_l2_sm_1_8_d: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l1_sm/l1_eidle_tx_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0s_tx_sm/cs_l0s_tx_sm_1_RNIMG5L[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/cs_l0s_tx_sm_1[2]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0s_tx_sm/start_20ns_cnt_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0s_tx_sm/l0s_tx_snd_os_RNO[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/cs_l0_sm_1[3]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/N_87_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/N_121_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_rcvry_sm/un15_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_rcvry_sm/rcvry_start_cnt_5: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_rcvry_sm/un1_cs_rcvry_sm_6_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/ltssm_nfts_rx_0_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/cfg_lanes_RNO[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/N_111_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/un1_cs_cfg_sm_5_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/un1_cfg_snd_os_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/un1_cfg_snd_os_1_sqmuxa_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/un1_cfg_eidle_tx_0_sqmuxa_3: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/N_407_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_pol_sm/un1_pol_inv_polar: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_pol_sm/pol_snd_os_RNO[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_pol_sm/un1_cs_pol_sm_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/N_267_i: 17 loads, 17 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_det_sm/det_lanes_RNO[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_det_sm/det_eidle_tx_RNO[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_main_sm/N_196_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/un1_cfg_start_cnt_1_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/un1_cfg_start_cnt_3_i: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/rd_en: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/cs_ftsgen[1]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/cs_eidlegen[1]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/un1_ltssm_cfg: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/snd_t1_1_sqmuxa_i_0_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/skp_data_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/snd_idle_2_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/un1_ose_skp_clr_1_0_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/rcvd_t2_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/rcvd_t12_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/rcvd_t1_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/rcvd_idle_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/cs_tsgen[4]: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/cnt_t2p_t2e: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/cnt_t2_t2e: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/cnt_t2_t1e: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/cnt_t1p_t1e: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/un1_cnt_idle_idle13_0_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/u1_ts_dec/nal_flag_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/u1_ts_dec/ts12_linu5: 17 loads, 17 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/u1_ts_dec/un1_cs_ts_1_i_m2[0]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/u1_ts_dec/un1_cs_ts_2_i_m2[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/u1_ts_dec/un1_dcom_hdec: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/u1_ts_dec/un1_cs_ts_i_m2[0]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/un1_cfg_start_cnt_2_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/cnt_idle_m_i[3]: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/un1_ltssm_inv_polar: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/un1_t12n_found: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/cnt_t2_liplape: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/cnt_t2_limlame: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/cnt_t1_linmlanme: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/cnt_t1_linmlame: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/cnt_t1_limlanme: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/cnt_t12_liplape: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/cnt_t12_limlame: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/un1_cfg_disable_scr: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_dfrm/un1_cs_tllp_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_dfrm/nal_dflag_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_dfrm/un1_cs_tllp_1_i: 14 loads, 14 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_dfrm/un1_cs_dllp_1_i: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_descram/un1_kcntl_reg_0_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_descram/skp_in: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_scram/un1_kcntl_reg_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_scram/skp_in: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/drate_enable7: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/N_2253_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/un1_power_down_sys_1_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/un1_phy_status_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/hold_fb_i[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/hold_fb_i[1]: 1 loads, 1 LSLICEs
   Number of local set/reset loads for net PERST_N_c merged into GSR:  6917
   Number of LSRs:  13
     Net PERST_N_c: 18 loads, 0 LSLICEs
     Net U1_CORE.s_u1_rst_n_i: 1 loads, 0 LSLICEs
     Net U3_SYNC/s_rst_sync_n_i: 2 loads, 2 LSLICEs
     Net PERST_N_c_i: 3 loads, 0 LSLICEs
     Net U1_CORE/U7_CFI/U8_CDC_STA/s_rst_sync_n_i: 2 loads, 2 LSLICEs
     Net U1_CORE/s_u1_rst_n: 2375 loads, 2302 LSLICEs
     Net U1_CORE/U7_CFI/U7_CDC_CTL/s_rst_sync_n_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_rx_serdes_rst_w: 1 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_rx_pcs_rst_w: 1 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/s_rtl_sli_rst: 53 loads, 53 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_tx_serdes_rst_c: 1 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_tx_pcs_rst_c: 1 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i: 90 loads, 90 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net U1_CORE/s_u1_rst_n: 2401 loads
     Net U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/addr010_ff2: 256 loads
     Net U1_CORE/U5_DMA/dma_clr: 193 loads
     Net U1_CORE/U4_UART/s_rtl_addr_2_i_a2_0_0[0]: 170 loads
     Net U1_CORE/U5_DMA/dma_clr_1: 147 loads
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IC7779D4175ADF3F75C21392F9E824B6D[2]: 145 loads
     Net U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/addr011_ff2: 128 loads
     Net U1_CORE/s_cwr_rst: 119 loads
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/I511F58CE0ACA83EE959D1BF6C4EAFA7F: 102 loads
     Net U1_CORE/s_wb_adr[4]: 96 loads
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;SF_MOSI&quot; SITE &quot;W2&quot; ;&quot;: " arg1="SF_MOSI" arg2="W2"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;SF_CS_N&quot; SITE &quot;R2&quot; ;&quot;: " arg1="SF_CS_N" arg2="R2"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;SF_MISO&quot; SITE &quot;V2&quot; ;&quot;: " arg1="SF_MISO" arg2="V2"  />
 

   Number of warnings:  7
   Number of errors:    0



Total CPU Time: 2 mins 26 secs  
Total REAL Time: 2 mins 27 secs  
Peak Memory Usage: 387 MB

Dumping design to file versa_ecp5_mf8c_map.ncd.

mpartrce -p "versa_ecp5_mf8c.p2t" -f "versa_ecp5_mf8c.p3t" -tf "versa_ecp5_mf8c.pt" "versa_ecp5_mf8c_map.ncd" "versa_ecp5_mf8c.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .
Starting job 5_1 on node l-eqss42r at Sun Feb 27 15:57:25 2022

Starting job 5_2 on node l-eqss42r at Sun Feb 27 15:57:26 2022

Starting job 5_3 on node l-eqss42r at Sun Feb 27 15:57:27 2022

Finished job 5_1 on node l-eqss42r at Sun Feb 27 16:00:33 2022

Starting job 5_4 on node l-eqss42r at Sun Feb 27 16:00:33 2022

Finished job 5_3 on node l-eqss42r at Sun Feb 27 16:00:37 2022

Starting job 5_5 on node l-eqss42r at Sun Feb 27 16:00:37 2022

Finished job 5_2 on node l-eqss42r at Sun Feb 27 16:00:40 2022

Starting job 5_6 on node l-eqss42r at Sun Feb 27 16:00:40 2022

Finished job 5_5 on node l-eqss42r at Sun Feb 27 16:03:33 2022

Starting job 5_7 on node l-eqss42r at Sun Feb 27 16:03:33 2022

Finished job 5_4 on node l-eqss42r at Sun Feb 27 16:03:35 2022

Starting job 5_8 on node l-eqss42r at Sun Feb 27 16:03:35 2022

Finished job 5_6 on node l-eqss42r at Sun Feb 27 16:03:39 2022

Starting job 5_9 on node l-eqss42r at Sun Feb 27 16:03:39 2022

Finished job 5_8 on node l-eqss42r at Sun Feb 27 16:06:29 2022

Starting job 5_10 on node l-eqss42r at Sun Feb 27 16:06:29 2022

Finished job 5_9 on node l-eqss42r at Sun Feb 27 16:06:38 2022

Starting job 5_11 on node l-eqss42r at Sun Feb 27 16:06:38 2022

Finished job 5_7 on node l-eqss42r at Sun Feb 27 16:06:44 2022

Starting job 5_12 on node l-eqss42r at Sun Feb 27 16:06:44 2022

Finished job 5_10 on node l-eqss42r at Sun Feb 27 16:09:20 2022

Finished job 5_11 on node l-eqss42r at Sun Feb 27 16:09:39 2022

Finished job 5_12 on node l-eqss42r at Sun Feb 27 16:09:44 2022

Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "versa_ecp5_mf8c.pt" -o "versa_ecp5_mf8c.twr" "versa_ecp5_mf8c.ncd" "versa_ecp5_mf8c.prf"
trce:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file versa_ecp5_mf8c.ncd.
Design name: versa_ecp5
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5UM-45F
Package:     CABGA381
Performance: 8
Loading device for application trce from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.38.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 16:09:48 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 25 -p -c -u 256 -fullname -gt -sethld -sp 8 -sphld m -o versa_ecp5_mf8c.twr -gui -msgset C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/promote.xml versa_ecp5_mf8c.ncd versa_ecp5_mf8c.prf 
Design file:     versa_ecp5_mf8c.ncd
Preference file: versa_ecp5_mf8c.prf
Device,speed:    LFE5UM-45F,8
Report level:    verbose report, limited to 25 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   2.500 V (Bank 2, defined by PAR)



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 254404 paths, 8 nets, and 78073 connections (92.50% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 16:09:52 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 25 -p -c -u 256 -fullname -gt -sethld -sp 8 -sphld m -o versa_ecp5_mf8c.twr -gui -msgset C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/promote.xml versa_ecp5_mf8c.ncd versa_ecp5_mf8c.prf 
Design file:     versa_ecp5_mf8c.ncd
Preference file: versa_ecp5_mf8c.prf
Device,speed:    LFE5UM-45F,m
Report level:    verbose report, limited to 25 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   2.500 V (Bank 2, defined by PAR)



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 254404 paths, 8 nets, and 78073 connections (92.50% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 10 secs 
Total REAL Time: 11 secs 
Peak Memory Usage: 395 MB


tmcheck -par "versa_ecp5_mf8c.par" 

bitgen -w "versa_ecp5_mf8c.ncd" -f "versa_ecp5_mf8c.t2b" -e -s "C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/versa_ecp5.sec" -k "C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/versa_ecp5.bek" "versa_ecp5_mf8c.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.1.454
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file versa_ecp5_mf8c.ncd.
Design name: versa_ecp5
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5UM-45F
Package:     CABGA381
Performance: 8
Loading device for application Bitgen from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.38.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from versa_ecp5_mf8c.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                             62  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                     SPI_SERIAL  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                            3.3  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "versa_ecp5_mf8c.bit".
Total CPU Time: 11 secs 
Total REAL Time: 11 secs 
Peak Memory Usage: 473 MB
