# GHDL/iverilog simulation files
*.vcd
*.cf
*.out