// Seed: 1326286598
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    output id_7,
    input logic id_8,
    output logic id_9
);
  assign id_9 = (id_5) ? 1'h0 : 1;
  assign id_6 = id_8;
  assign id_1 = 1'b0;
  type_16(
      id_2, id_5, id_4
  );
endmodule
