0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.sim/sim_1/synth/timing/xsim/seg_assembly_tb_time_synth.v,1544853372,verilog,,C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/seg_assembly_tb.v,,glbl;seg_assembly,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/seg_assembly_tb.v,1544814186,verilog,,,,seg_assembly_tb,,,,,,,,
