module Ring_Counter(clk,init,count);
input clk,init;
output reg[7:0]count;
always@(posedge clk)
 begin
  if(init) count=1'b1;
else begin
           count<=count<<1;
           count[0]<=count[7];
     end
end
endmodule
