{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656388990622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656388990626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 01:03:10 2022 " "Processing started: Tue Jun 28 01:03:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656388990626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656388990626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IMIPS -c IMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off IMIPS -c IMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656388990626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656388991010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacegeral/interfacegeral.v 1 1 " "Found 1 design units, including 1 entities, in source file interfacegeral/interfacegeral.v" { { "Info" "ISGN_ENTITY_NAME" "1 interfaceGeral " "Found entity 1: interfaceGeral" {  } { { "interfaceGeral/interfaceGeral.v" "" { Text "D:/ArquivosD/Documents/Quartus/I-MIPS/interfaceGeral/interfaceGeral.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656388998546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656388998546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "signExtend/signExtend.v" "" { Text "D:/ArquivosD/Documents/Quartus/I-MIPS/signExtend/signExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656388998548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656388998548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder/adder.v" "" { Text "D:/ArquivosD/Documents/Quartus/I-MIPS/adder/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656388998549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656388998549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4b32/mux4b32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4b32/mux4b32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4b32 " "Found entity 1: mux4b32" {  } { { "mux4b32/mux4b32.v" "" { Text "D:/ArquivosD/Documents/Quartus/I-MIPS/mux4b32/mux4b32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656388998550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656388998550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2b32/mux2b32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2b32/mux2b32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2b32 " "Found entity 1: mux2b32" {  } { { "mux2b32/mux2b32.v" "" { Text "D:/ArquivosD/Documents/Quartus/I-MIPS/mux2b32/mux2b32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656388998551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656388998551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2b1/mux2b1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2b1/mux2b1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2b1 " "Found entity 1: mux2b1" {  } { { "mux2b1/mux2b1.v" "" { Text "D:/ArquivosD/Documents/Quartus/I-MIPS/mux2b1/mux2b1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656388998552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656388998552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulas/ulas.v 1 1 " "Found 1 design units, including 1 entities, in source file ulas/ulas.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULAS " "Found entity 1: ULAS" {  } { { "ULAS/ULAS.v" "" { Text "D:/ArquivosD/Documents/Quartus/I-MIPS/ULAS/ULAS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656388998553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656388998553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "br/br.v 1 1 " "Found 1 design units, including 1 entities, in source file br/br.v" { { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "BR/BR.v" "" { Text "D:/ArquivosD/Documents/Quartus/I-MIPS/BR/BR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656388998555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656388998555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi/mi.v 1 1 " "Found 1 design units, including 1 entities, in source file mi/mi.v" { { "Info" "ISGN_ENTITY_NAME" "1 MI " "Found entity 1: MI" {  } { { "MI/MI.v" "" { Text "D:/ArquivosD/Documents/Quartus/I-MIPS/MI/MI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656388998556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656388998556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md/md.v 1 1 " "Found 1 design units, including 1 entities, in source file md/md.v" { { "Info" "ISGN_ENTITY_NAME" "1 MD " "Found entity 1: MD" {  } { { "MD/MD.v" "" { Text "D:/ArquivosD/Documents/Quartus/I-MIPS/MD/MD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656388998557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656388998557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2b16/mux2b16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2b16/mux2b16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2b16 " "Found entity 1: mux2b16" {  } { { "mux2b16/mux2b16.v" "" { Text "D:/ArquivosD/Documents/Quartus/I-MIPS/mux2b16/mux2b16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656388998558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656388998558 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"assign\";  expecting \";\" UC.v(83) " "Verilog HDL syntax error at UC.v(83) near text: \"assign\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "UC/UC.v" "" { Text "D:/ArquivosD/Documents/Quartus/I-MIPS/UC/UC.v" 83 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1656388998559 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "UC UC.v(1) " "Ignored design unit \"UC\" at UC.v(1) due to previous errors" {  } { { "UC/UC.v" "" { Text "D:/ArquivosD/Documents/Quartus/I-MIPS/UC/UC.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1656388998608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc/uc.v 0 0 " "Found 0 design units, including 0 entities, in source file uc/uc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656388998608 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656388998685 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 28 01:03:18 2022 " "Processing ended: Tue Jun 28 01:03:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656388998685 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656388998685 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656388998685 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656388998685 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656388999290 ""}
