

================================================================
== Vitis HLS Report for 'foo_m'
================================================================
* Date:           Sun Dec 11 09:21:30 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol3 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  14.00 ns|  11.727 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   163844|   163844|  2.294 ms|  2.294 ms|  163845|  163845|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop1   |    49152|    49152|         3|          -|          -|  16384|        no|
        |- L1      |    32768|    32768|         2|          -|          -|  16384|        no|
        |- Loop2   |    49152|    49152|         3|          -|          -|  16384|        no|
        |- Loop3   |    32768|    32768|         2|          -|          -|  16384|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 7 
6 --> 5 
7 --> 8 10 
8 --> 9 
9 --> 7 
10 --> 11 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 13 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_in"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %scale"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out2"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%scale_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %scale"   --->   Operation 22 'read' 'scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%temp1 = alloca i64 1" [./source/lab5_z1.c:18]   --->   Operation 23 'alloca' 'temp1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%temp2 = alloca i64 1" [./source/lab5_z1.c:18]   --->   Operation 24 'alloca' 'temp2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%temp3 = alloca i64 1" [./source/lab5_z1.c:18]   --->   Operation 25 'alloca' 'temp3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln21 = store i15 0, i15 %i" [./source/lab5_z1.c:21]   --->   Operation 26 'store' 'store_ln21' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln21 = br void" [./source/lab5_z1.c:21]   --->   Operation 27 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_2 = load i15 %i" [./source/lab5_z1.c:21]   --->   Operation 28 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i15 %i_2" [./source/lab5_z1.c:21]   --->   Operation 29 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.26ns)   --->   "%icmp_ln21 = icmp_eq  i15 %i_2, i15 16384" [./source/lab5_z1.c:21]   --->   Operation 30 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.14ns)   --->   "%add_ln21 = add i15 %i_2, i15 1" [./source/lab5_z1.c:21]   --->   Operation 32 'add' 'add_ln21' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split6, void %.preheader1.preheader" [./source/lab5_z1.c:21]   --->   Operation 33 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr i32 %data_in, i64 0, i64 %zext_ln21" [./source/lab5_z1.c:24]   --->   Operation 34 'getelementptr' 'data_in_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%data_in_load = load i14 %data_in_addr" [./source/lab5_z1.c:24]   --->   Operation 35 'load' 'data_in_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 36 [1/1] (1.61ns)   --->   "%store_ln21 = store i15 %add_ln21, i15 %i" [./source/lab5_z1.c:21]   --->   Operation 36 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.61>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 37 'alloca' 'i_1' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln8 = store i15 0, i15 %i_1" [./source/lab5_z1.c:8]   --->   Operation 38 'store' 'store_ln8' <Predicate = (icmp_ln21)> <Delay = 1.61>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln8 = br void %.preheader1" [./source/lab5_z1.c:8]   --->   Operation 39 'br' 'br_ln8' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 11.7>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%data_in_load = load i14 %data_in_addr" [./source/lab5_z1.c:24]   --->   Operation 40 'load' 'data_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 41 [1/1] (8.47ns)   --->   "%mul_ln24 = mul i32 %data_in_load, i32 %scale_read" [./source/lab5_z1.c:24]   --->   Operation 41 'mul' 'mul_ln24' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [./source/lab5_z1.c:21]   --->   Operation 42 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%temp1_addr = getelementptr i32 %temp1, i64 0, i64 %zext_ln21" [./source/lab5_z1.c:24]   --->   Operation 43 'getelementptr' 'temp1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (3.25ns)   --->   "%store_ln24 = store i32 %mul_ln24, i14 %temp1_addr" [./source/lab5_z1.c:24]   --->   Operation 44 'store' 'store_ln24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 3.87>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%i_3 = load i15 %i_1" [./source/lab5_z1.c:8]   --->   Operation 46 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i15 %i_3" [./source/lab5_z1.c:8]   --->   Operation 47 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (2.26ns)   --->   "%icmp_ln8 = icmp_eq  i15 %i_3, i15 16384" [./source/lab5_z1.c:8]   --->   Operation 48 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 49 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (2.14ns)   --->   "%add_ln8 = add i15 %i_3, i15 1" [./source/lab5_z1.c:8]   --->   Operation 50 'add' 'add_ln8' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %.split4, void %Split.exit.preheader" [./source/lab5_z1.c:8]   --->   Operation 51 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%temp1_addr_1 = getelementptr i32 %temp1, i64 0, i64 %zext_ln8" [./source/lab5_z1.c:11]   --->   Operation 52 'getelementptr' 'temp1_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (3.25ns)   --->   "%temp1_load = load i14 %temp1_addr_1" [./source/lab5_z1.c:11]   --->   Operation 53 'load' 'temp1_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 54 [1/1] (1.61ns)   --->   "%store_ln8 = store i15 %add_ln8, i15 %i_1" [./source/lab5_z1.c:8]   --->   Operation 54 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.61>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 55 'alloca' 'j' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.61ns)   --->   "%store_ln31 = store i15 0, i15 %j" [./source/lab5_z1.c:31]   --->   Operation 56 'store' 'store_ln31' <Predicate = (icmp_ln8)> <Delay = 1.61>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln31 = br void %Split.exit" [./source/lab5_z1.c:31]   --->   Operation 57 'br' 'br_ln31' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 6.51>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./source/lab5_z1.c:8]   --->   Operation 58 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/2] (3.25ns)   --->   "%temp1_load = load i14 %temp1_addr_1" [./source/lab5_z1.c:11]   --->   Operation 59 'load' 'temp1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%temp2_addr = getelementptr i32 %temp2, i64 0, i64 %zext_ln8" [./source/lab5_z1.c:11]   --->   Operation 60 'getelementptr' 'temp2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln11 = store i32 %temp1_load, i14 %temp2_addr" [./source/lab5_z1.c:11]   --->   Operation 61 'store' 'store_ln11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%temp3_addr = getelementptr i32 %temp3, i64 0, i64 %zext_ln8" [./source/lab5_z1.c:12]   --->   Operation 62 'getelementptr' 'temp3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln12 = store i32 %temp1_load, i14 %temp3_addr" [./source/lab5_z1.c:12]   --->   Operation 63 'store' 'store_ln12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.87>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%j_1 = load i15 %j" [./source/lab5_z1.c:31]   --->   Operation 65 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i15 %j_1" [./source/lab5_z1.c:31]   --->   Operation 66 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (2.26ns)   --->   "%icmp_ln31 = icmp_eq  i15 %j_1, i15 16384" [./source/lab5_z1.c:31]   --->   Operation 67 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 68 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (2.14ns)   --->   "%add_ln31 = add i15 %j_1, i15 1" [./source/lab5_z1.c:31]   --->   Operation 69 'add' 'add_ln31' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split2, void %.preheader.preheader" [./source/lab5_z1.c:31]   --->   Operation 70 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%temp2_addr_1 = getelementptr i32 %temp2, i64 0, i64 %zext_ln31" [./source/lab5_z1.c:34]   --->   Operation 71 'getelementptr' 'temp2_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 72 [2/2] (3.25ns)   --->   "%temp2_load = load i14 %temp2_addr_1" [./source/lab5_z1.c:34]   --->   Operation 72 'load' 'temp2_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_7 : Operation 73 [1/1] (1.61ns)   --->   "%store_ln31 = store i15 %add_ln31, i15 %j" [./source/lab5_z1.c:31]   --->   Operation 73 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.61>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 74 'alloca' 'k' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.61ns)   --->   "%store_ln38 = store i15 0, i15 %k" [./source/lab5_z1.c:38]   --->   Operation 75 'store' 'store_ln38' <Predicate = (icmp_ln31)> <Delay = 1.61>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln38 = br void %.preheader" [./source/lab5_z1.c:38]   --->   Operation 76 'br' 'br_ln38' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 77 [1/2] (3.25ns)   --->   "%temp2_load = load i14 %temp2_addr_1" [./source/lab5_z1.c:34]   --->   Operation 77 'load' 'temp2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 9 <SV = 5> <Delay = 11.7>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./source/lab5_z1.c:31]   --->   Operation 78 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (8.47ns)   --->   "%mul_ln34 = mul i32 %temp2_load, i32 22" [./source/lab5_z1.c:34]   --->   Operation 79 'mul' 'mul_ln34' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%data_out1_addr = getelementptr i32 %data_out1, i64 0, i64 %zext_ln31" [./source/lab5_z1.c:34]   --->   Operation 80 'getelementptr' 'data_out1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (3.25ns)   --->   "%store_ln34 = store i32 %mul_ln34, i14 %data_out1_addr" [./source/lab5_z1.c:34]   --->   Operation 81 'store' 'store_ln34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %Split.exit"   --->   Operation 82 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 3.87>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%k_1 = load i15 %k" [./source/lab5_z1.c:38]   --->   Operation 83 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i15 %k_1" [./source/lab5_z1.c:38]   --->   Operation 84 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (2.26ns)   --->   "%icmp_ln38 = icmp_eq  i15 %k_1, i15 16384" [./source/lab5_z1.c:38]   --->   Operation 85 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 86 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (2.14ns)   --->   "%add_ln38 = add i15 %k_1, i15 1" [./source/lab5_z1.c:38]   --->   Operation 87 'add' 'add_ln38' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split, void" [./source/lab5_z1.c:38]   --->   Operation 88 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%temp3_addr_1 = getelementptr i32 %temp3, i64 0, i64 %zext_ln38" [./source/lab5_z1.c:41]   --->   Operation 89 'getelementptr' 'temp3_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 90 [2/2] (3.25ns)   --->   "%temp3_load = load i14 %temp3_addr_1" [./source/lab5_z1.c:41]   --->   Operation 90 'load' 'temp3_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_10 : Operation 91 [1/1] (1.61ns)   --->   "%store_ln38 = store i15 %add_ln38, i15 %k" [./source/lab5_z1.c:38]   --->   Operation 91 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.61>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [./source/lab5_z1.c:45]   --->   Operation 92 'ret' 'ret_ln45' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 9.21>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./source/lab5_z1.c:38]   --->   Operation 93 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/2] (3.25ns)   --->   "%temp3_load = load i14 %temp3_addr_1" [./source/lab5_z1.c:41]   --->   Operation 94 'load' 'temp3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_11 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln41)   --->   "%shl_ln41 = shl i32 %temp3_load, i32 5" [./source/lab5_z1.c:41]   --->   Operation 95 'shl' 'shl_ln41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln41 = add i32 %temp3_load, i32 %shl_ln41" [./source/lab5_z1.c:41]   --->   Operation 96 'add' 'add_ln41' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%data_out2_addr = getelementptr i32 %data_out2, i64 0, i64 %zext_ln38" [./source/lab5_z1.c:41]   --->   Operation 97 'getelementptr' 'data_out2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln41 = store i32 %add_ln41, i14 %data_out2_addr" [./source/lab5_z1.c:41]   --->   Operation 98 'store' 'store_ln41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 99 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 011110000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
scale_read        (read             ) [ 001110000000]
temp1             (alloca           ) [ 001111100000]
temp2             (alloca           ) [ 001111111100]
temp3             (alloca           ) [ 001111111111]
store_ln21        (store            ) [ 000000000000]
br_ln21           (br               ) [ 000000000000]
i_2               (load             ) [ 000000000000]
zext_ln21         (zext             ) [ 000110000000]
icmp_ln21         (icmp             ) [ 001110000000]
empty             (speclooptripcount) [ 000000000000]
add_ln21          (add              ) [ 000000000000]
br_ln21           (br               ) [ 000000000000]
data_in_addr      (getelementptr    ) [ 000100000000]
store_ln21        (store            ) [ 000000000000]
i_1               (alloca           ) [ 001111100000]
store_ln8         (store            ) [ 000000000000]
br_ln8            (br               ) [ 000000000000]
data_in_load      (load             ) [ 000000000000]
mul_ln24          (mul              ) [ 000010000000]
specloopname_ln21 (specloopname     ) [ 000000000000]
temp1_addr        (getelementptr    ) [ 000000000000]
store_ln24        (store            ) [ 000000000000]
br_ln0            (br               ) [ 000000000000]
i_3               (load             ) [ 000000000000]
zext_ln8          (zext             ) [ 000000100000]
icmp_ln8          (icmp             ) [ 000001100000]
empty_10          (speclooptripcount) [ 000000000000]
add_ln8           (add              ) [ 000000000000]
br_ln8            (br               ) [ 000000000000]
temp1_addr_1      (getelementptr    ) [ 000000100000]
store_ln8         (store            ) [ 000000000000]
j                 (alloca           ) [ 000001111100]
store_ln31        (store            ) [ 000000000000]
br_ln31           (br               ) [ 000000000000]
specloopname_ln8  (specloopname     ) [ 000000000000]
temp1_load        (load             ) [ 000000000000]
temp2_addr        (getelementptr    ) [ 000000000000]
store_ln11        (store            ) [ 000000000000]
temp3_addr        (getelementptr    ) [ 000000000000]
store_ln12        (store            ) [ 000000000000]
br_ln0            (br               ) [ 000000000000]
j_1               (load             ) [ 000000000000]
zext_ln31         (zext             ) [ 000000001100]
icmp_ln31         (icmp             ) [ 000000011100]
empty_11          (speclooptripcount) [ 000000000000]
add_ln31          (add              ) [ 000000000000]
br_ln31           (br               ) [ 000000000000]
temp2_addr_1      (getelementptr    ) [ 000000001000]
store_ln31        (store            ) [ 000000000000]
k                 (alloca           ) [ 000000011111]
store_ln38        (store            ) [ 000000000000]
br_ln38           (br               ) [ 000000000000]
temp2_load        (load             ) [ 000000000100]
specloopname_ln31 (specloopname     ) [ 000000000000]
mul_ln34          (mul              ) [ 000000000000]
data_out1_addr    (getelementptr    ) [ 000000000000]
store_ln34        (store            ) [ 000000000000]
br_ln0            (br               ) [ 000000000000]
k_1               (load             ) [ 000000000000]
zext_ln38         (zext             ) [ 000000000001]
icmp_ln38         (icmp             ) [ 000000000011]
empty_12          (speclooptripcount) [ 000000000000]
add_ln38          (add              ) [ 000000000000]
br_ln38           (br               ) [ 000000000000]
temp3_addr_1      (getelementptr    ) [ 000000000001]
store_ln38        (store            ) [ 000000000000]
ret_ln45          (ret              ) [ 000000000000]
specloopname_ln38 (specloopname     ) [ 000000000000]
temp3_load        (load             ) [ 000000000000]
shl_ln41          (shl              ) [ 000000000000]
add_ln41          (add              ) [ 000000000000]
data_out2_addr    (getelementptr    ) [ 000000000000]
store_ln41        (store            ) [ 000000000000]
br_ln0            (br               ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="scale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="temp1_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="temp2_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="temp3_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp3/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="j_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="k_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="86" class="1004" name="scale_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_in_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="15" slack="0"/>
<pin id="96" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="14" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_load/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="temp1_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="15" slack="2"/>
<pin id="109" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_addr/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln24/4 temp1_load/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="temp1_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="15" slack="0"/>
<pin id="121" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_addr_1/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="temp2_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="15" slack="1"/>
<pin id="128" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_addr/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln11/6 temp2_load/7 "/>
</bind>
</comp>

<comp id="137" class="1004" name="temp3_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="15" slack="1"/>
<pin id="141" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp3_addr/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln12/6 temp3_load/10 "/>
</bind>
</comp>

<comp id="150" class="1004" name="temp2_addr_1_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="15" slack="0"/>
<pin id="154" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_addr_1/7 "/>
</bind>
</comp>

<comp id="157" class="1004" name="data_out1_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="15" slack="2"/>
<pin id="161" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out1_addr/9 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln34_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="14" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/9 "/>
</bind>
</comp>

<comp id="170" class="1004" name="temp3_addr_1_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="15" slack="0"/>
<pin id="174" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp3_addr_1/10 "/>
</bind>
</comp>

<comp id="177" class="1004" name="data_out2_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="15" slack="1"/>
<pin id="181" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out2_addr/11 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln41_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="14" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/11 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln21_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="15" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="i_2_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="15" slack="1"/>
<pin id="197" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln21_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="15" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln21_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="15" slack="0"/>
<pin id="205" dir="0" index="1" bw="15" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln21_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="15" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln21_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="15" slack="0"/>
<pin id="217" dir="0" index="1" bw="15" slack="1"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln8_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="15" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="mul_ln24_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="2"/>
<pin id="228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_3_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="15" slack="1"/>
<pin id="232" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln8_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="15" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln8_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="15" slack="0"/>
<pin id="240" dir="0" index="1" bw="15" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln8_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="15" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln8_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="15" slack="0"/>
<pin id="252" dir="0" index="1" bw="15" slack="1"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln31_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="15" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="j_1_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="15" slack="1"/>
<pin id="262" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln31_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="15" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/7 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln31_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="15" slack="0"/>
<pin id="270" dir="0" index="1" bw="15" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln31_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="15" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln31_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="15" slack="0"/>
<pin id="282" dir="0" index="1" bw="15" slack="1"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln38_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="15" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="mul_ln34_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="0" index="1" bw="6" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/9 "/>
</bind>
</comp>

<comp id="296" class="1004" name="k_1_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="15" slack="1"/>
<pin id="298" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/10 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln38_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="15" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/10 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln38_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="15" slack="0"/>
<pin id="306" dir="0" index="1" bw="15" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/10 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln38_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="15" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/10 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln38_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="15" slack="0"/>
<pin id="318" dir="0" index="1" bw="15" slack="1"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/10 "/>
</bind>
</comp>

<comp id="321" class="1004" name="shl_ln41_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln41/11 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln41_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/11 "/>
</bind>
</comp>

<comp id="334" class="1005" name="i_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="15" slack="0"/>
<pin id="336" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="341" class="1005" name="scale_read_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2"/>
<pin id="343" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="scale_read "/>
</bind>
</comp>

<comp id="346" class="1005" name="zext_ln21_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="2"/>
<pin id="348" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="354" class="1005" name="data_in_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="14" slack="1"/>
<pin id="356" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="i_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="15" slack="0"/>
<pin id="361" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="mul_ln24_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24 "/>
</bind>
</comp>

<comp id="371" class="1005" name="zext_ln8_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="1"/>
<pin id="373" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="380" class="1005" name="temp1_addr_1_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="14" slack="1"/>
<pin id="382" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp1_addr_1 "/>
</bind>
</comp>

<comp id="385" class="1005" name="j_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="15" slack="0"/>
<pin id="387" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="392" class="1005" name="zext_ln31_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="2"/>
<pin id="394" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="400" class="1005" name="temp2_addr_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="14" slack="1"/>
<pin id="402" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp2_addr_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="k_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="15" slack="0"/>
<pin id="407" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="412" class="1005" name="temp2_load_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp2_load "/>
</bind>
</comp>

<comp id="417" class="1005" name="zext_ln38_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="1"/>
<pin id="419" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln38 "/>
</bind>
</comp>

<comp id="425" class="1005" name="temp3_addr_1_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="14" slack="1"/>
<pin id="427" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp3_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="30" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="42" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="117" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="111" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="111" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="170" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="207"><net_src comp="195" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="195" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="99" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="242"><net_src comp="230" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="230" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="272"><net_src comp="260" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="260" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="52" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="295"><net_src comp="290" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="308"><net_src comp="296" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="296" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="143" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="56" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="143" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="321" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="327" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="337"><net_src comp="58" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="344"><net_src comp="86" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="349"><net_src comp="198" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="357"><net_src comp="92" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="362"><net_src comp="74" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="369"><net_src comp="225" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="374"><net_src comp="233" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="383"><net_src comp="117" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="388"><net_src comp="78" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="395"><net_src comp="263" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="403"><net_src comp="150" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="408"><net_src comp="82" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="415"><net_src comp="130" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="420"><net_src comp="299" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="428"><net_src comp="170" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="143" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out1 | {9 }
	Port: data_out2 | {11 }
 - Input state : 
	Port: foo_m : data_in | {2 3 }
	Port: foo_m : scale | {1 }
  - Chain level:
	State 1
		store_ln21 : 1
	State 2
		zext_ln21 : 1
		icmp_ln21 : 1
		add_ln21 : 1
		br_ln21 : 2
		data_in_addr : 2
		data_in_load : 3
		store_ln21 : 2
		store_ln8 : 1
	State 3
		mul_ln24 : 1
	State 4
		store_ln24 : 1
	State 5
		zext_ln8 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		temp1_addr_1 : 2
		temp1_load : 3
		store_ln8 : 2
		store_ln31 : 1
	State 6
		store_ln11 : 1
		store_ln12 : 1
	State 7
		zext_ln31 : 1
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		temp2_addr_1 : 2
		temp2_load : 3
		store_ln31 : 2
		store_ln38 : 1
	State 8
	State 9
		store_ln34 : 1
	State 10
		zext_ln38 : 1
		icmp_ln38 : 1
		add_ln38 : 1
		br_ln38 : 2
		temp3_addr_1 : 2
		temp3_load : 3
		store_ln38 : 2
	State 11
		shl_ln41 : 1
		add_ln41 : 1
		store_ln41 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln21_fu_209    |    0    |    0    |    22   |
|          |     add_ln8_fu_244    |    0    |    0    |    22   |
|    add   |    add_ln31_fu_274    |    0    |    0    |    22   |
|          |    add_ln38_fu_310    |    0    |    0    |    22   |
|          |    add_ln41_fu_327    |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln21_fu_203   |    0    |    0    |    12   |
|   icmp   |    icmp_ln8_fu_238    |    0    |    0    |    12   |
|          |    icmp_ln31_fu_268   |    0    |    0    |    12   |
|          |    icmp_ln38_fu_304   |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
|    mul   |    mul_ln24_fu_225    |    3    |    0    |    21   |
|          |    mul_ln34_fu_290    |    1    |    0    |    21   |
|----------|-----------------------|---------|---------|---------|
|   read   | scale_read_read_fu_86 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln21_fu_198   |    0    |    0    |    0    |
|   zext   |    zext_ln8_fu_233    |    0    |    0    |    0    |
|          |    zext_ln31_fu_263   |    0    |    0    |    0    |
|          |    zext_ln38_fu_299   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    shl   |    shl_ln41_fu_321    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    4    |    0    |   217   |
|----------|-----------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|temp1|   32   |    0   |    0   |    0   |
|temp2|   32   |    0   |    0   |    0   |
|temp3|   32   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|   96   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|data_in_addr_reg_354|   14   |
|     i_1_reg_359    |   15   |
|      i_reg_334     |   15   |
|      j_reg_385     |   15   |
|      k_reg_405     |   15   |
|  mul_ln24_reg_366  |   32   |
| scale_read_reg_341 |   32   |
|temp1_addr_1_reg_380|   14   |
|temp2_addr_1_reg_400|   14   |
| temp2_load_reg_412 |   32   |
|temp3_addr_1_reg_425|   14   |
|  zext_ln21_reg_346 |   64   |
|  zext_ln31_reg_392 |   64   |
|  zext_ln38_reg_417 |   64   |
|  zext_ln8_reg_371  |   64   |
+--------------------+--------+
|        Total       |   468  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_111 |  p0  |   3  |  14  |   42   ||    13   |
| grp_access_fu_130 |  p0  |   3  |  14  |   42   ||    13   |
| grp_access_fu_143 |  p0  |   3  |  14  |   42   ||    13   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   154  || 6.53729 ||    48   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   217  |    -   |
|   Memory  |   96   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   48   |    -   |
|  Register |    -   |    -   |    -   |   468  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   96   |    4   |    6   |   468  |   265  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
