Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Nov 14 13:32:48 2025
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Bus_Top_timing_summary_routed.rpt -pb Bus_Top_timing_summary_routed.pb -rpx Bus_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Bus_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   11          inf        0.000                      0                   11           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DatoInB[3]
                            (input port)
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.677ns  (logic 5.444ns (46.626%)  route 6.232ns (53.374%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoInB[3] (IN)
                         net (fo=0)                   0.000     0.000    DatoInB[3]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoInB_IBUF[3]_inst/O
                         net (fo=1, routed)           3.684     5.143    DatoInB_IBUF[3]
    SLICE_X64Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.267 r  segmento_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.880     6.146    sg_dato[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.154     6.300 r  segmento_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.669     7.969    segmento_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    11.677 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.677    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInA[2]
                            (input port)
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.646ns  (logic 5.483ns (47.085%)  route 6.162ns (52.915%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  DatoInA[2] (IN)
                         net (fo=0)                   0.000     0.000    DatoInA[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoInA_IBUF[2]_inst/O
                         net (fo=1, routed)           3.367     4.831    DatoInA_IBUF[2]
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.124     4.955 r  segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.890     5.845    sg_dato[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.152     5.997 r  segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.905     7.902    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    11.646 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.646    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInA[2]
                            (input port)
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.583ns  (logic 5.452ns (47.073%)  route 6.131ns (52.927%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  DatoInA[2] (IN)
                         net (fo=0)                   0.000     0.000    DatoInA[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoInA_IBUF[2]_inst/O
                         net (fo=1, routed)           3.367     4.831    DatoInA_IBUF[2]
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.124     4.955 r  segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.888     5.843    sg_dato[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.152     5.995 r  segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.875     7.870    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    11.583 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.583    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInB[3]
                            (input port)
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.461ns  (logic 5.227ns (45.606%)  route 6.234ns (54.394%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoInB[3] (IN)
                         net (fo=0)                   0.000     0.000    DatoInB[3]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoInB_IBUF[3]_inst/O
                         net (fo=1, routed)           3.684     5.143    DatoInB_IBUF[3]
    SLICE_X64Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.267 r  segmento_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.880     6.146    sg_dato[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.270 r  segmento_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.670     7.941    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.461 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.461    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInA[2]
                            (input port)
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.356ns  (logic 5.241ns (46.150%)  route 6.115ns (53.850%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  DatoInA[2] (IN)
                         net (fo=0)                   0.000     0.000    DatoInA[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoInA_IBUF[2]_inst/O
                         net (fo=1, routed)           3.367     4.831    DatoInA_IBUF[2]
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.124     4.955 r  segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.888     5.843    sg_dato[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.967 r  segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.860     7.827    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.356 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.356    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInA[2]
                            (input port)
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.218ns  (logic 5.247ns (46.774%)  route 5.971ns (53.226%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  DatoInA[2] (IN)
                         net (fo=0)                   0.000     0.000    DatoInA[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoInA_IBUF[2]_inst/O
                         net (fo=1, routed)           3.367     4.831    DatoInA_IBUF[2]
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.124     4.955 r  segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.890     5.845    sg_dato[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.124     5.969 r  segmento_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713     7.683    segmento_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.218 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.218    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInA[0]
                            (input port)
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.205ns  (logic 5.232ns (46.697%)  route 5.972ns (53.303%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DatoInA[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInA[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  DatoInA_IBUF[0]_inst/O
                         net (fo=1, routed)           3.460     4.912    DatoInA_IBUF[0]
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.124     5.036 r  segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.656     5.692    sg_dato[0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.816 r  segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.857     7.673    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.205 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.205    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_display[0]
                            (input port)
  Destination:            anodo[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.752ns  (logic 5.324ns (49.518%)  route 5.428ns (50.482%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sel_display[0] (IN)
                         net (fo=0)                   0.000     0.000    sel_display[0]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sel_display_IBUF[0]_inst/O
                         net (fo=4, routed)           3.620     5.074    u2/sel_display_IBUF[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.226 r  u2/anodo_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     7.033    anodo_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    10.752 r  anodo_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.752    anodo[3]
    W4                                                                r  anodo[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_display[0]
                            (input port)
  Destination:            anodo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.732ns  (logic 5.307ns (49.448%)  route 5.425ns (50.552%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sel_display[0] (IN)
                         net (fo=0)                   0.000     0.000    sel_display[0]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sel_display_IBUF[0]_inst/O
                         net (fo=4, routed)           3.618     5.072    sel_display_IBUF[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.152     5.224 r  anodo_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     7.031    anodo_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    10.732 r  anodo_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.732    anodo[1]
    U4                                                                r  anodo[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_display[0]
                            (input port)
  Destination:            anodo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.414ns  (logic 5.081ns (48.785%)  route 5.334ns (51.215%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sel_display[0] (IN)
                         net (fo=0)                   0.000     0.000    sel_display[0]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sel_display_IBUF[0]_inst/O
                         net (fo=4, routed)           3.620     5.074    u2/sel_display_IBUF[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.198 r  u2/anodo_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.713     6.911    anodo_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    10.414 r  anodo_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.414    anodo[0]
    U2                                                                r  anodo[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DatoInC[0]
                            (input port)
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.745ns  (logic 1.533ns (55.863%)  route 1.212ns (44.137%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DatoInC[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInC[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DatoInC_IBUF[0]_inst/O
                         net (fo=1, routed)           0.658     0.880    DatoInC_IBUF[0]
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.045     0.925 r  segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.230     1.155    sg_dato[0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.200 r  segmento_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.324     1.524    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.745 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.745    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInC[0]
                            (input port)
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.804ns  (logic 1.549ns (55.225%)  route 1.256ns (44.775%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  DatoInC[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInC[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  DatoInC_IBUF[0]_inst/O
                         net (fo=1, routed)           0.658     0.880    DatoInC_IBUF[0]
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.045     0.925 f  segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.241     1.166    sg_dato[0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.045     1.211 r  segmento_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.568    segmento_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.804 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.804    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInC[0]
                            (input port)
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.806ns  (logic 1.583ns (56.420%)  route 1.223ns (43.580%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DatoInC[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInC[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DatoInC_IBUF[0]_inst/O
                         net (fo=1, routed)           0.658     0.880    DatoInC_IBUF[0]
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.045     0.925 r  segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.230     1.155    sg_dato[0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.200 r  segmento_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.535    segmento_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     2.806 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.806    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInC[0]
                            (input port)
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.846ns  (logic 1.545ns (54.277%)  route 1.301ns (45.723%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DatoInC[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInC[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DatoInC_IBUF[0]_inst/O
                         net (fo=1, routed)           0.658     0.880    DatoInC_IBUF[0]
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.045     0.925 r  segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.231     1.156    sg_dato[0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.045     1.201 r  segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.614    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.846 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.846    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInC[0]
                            (input port)
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.855ns  (logic 1.543ns (54.037%)  route 1.312ns (45.963%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DatoInC[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInC[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DatoInC_IBUF[0]_inst/O
                         net (fo=1, routed)           0.658     0.880    DatoInC_IBUF[0]
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.045     0.925 r  segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.241     1.166    sg_dato[0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.211 r  segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.625    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.855 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.855    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInC[0]
                            (input port)
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.897ns  (logic 1.585ns (54.729%)  route 1.311ns (45.271%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DatoInC[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInC[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DatoInC_IBUF[0]_inst/O
                         net (fo=1, routed)           0.658     0.880    DatoInC_IBUF[0]
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.045     0.925 r  segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.241     1.166    sg_dato[0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.044     1.210 r  segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.623    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     2.897 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.897    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInC[0]
                            (input port)
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.931ns  (logic 1.614ns (55.065%)  route 1.317ns (44.935%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DatoInC[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInC[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DatoInC_IBUF[0]_inst/O
                         net (fo=1, routed)           0.658     0.880    DatoInC_IBUF[0]
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.045     0.925 r  segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.241     1.166    sg_dato[0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.043     1.209 r  segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.419     1.628    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     2.931 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.931    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_display[1]
                            (input port)
  Destination:            anodo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.413ns  (logic 1.490ns (43.646%)  route 1.923ns (56.354%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  sel_display[1] (IN)
                         net (fo=0)                   0.000     0.000    sel_display[1]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sel_display_IBUF[1]_inst/O
                         net (fo=4, routed)           1.596     1.817    sel_display_IBUF[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.862 r  anodo_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.189    anodo_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.413 r  anodo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.413    anodo[2]
    V4                                                                r  anodo[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_display[1]
                            (input port)
  Destination:            anodo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.423ns  (logic 1.470ns (42.933%)  route 1.953ns (57.067%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sel_display[1] (IN)
                         net (fo=0)                   0.000     0.000    sel_display[1]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sel_display_IBUF[1]_inst/O
                         net (fo=4, routed)           1.596     1.817    u2/sel_display_IBUF[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.862 r  u2/anodo_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.219    anodo_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.423 r  anodo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.423    anodo[0]
    U2                                                                r  anodo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_display[1]
                            (input port)
  Destination:            anodo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.518ns  (logic 1.527ns (43.401%)  route 1.991ns (56.599%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sel_display[1] (IN)
                         net (fo=0)                   0.000     0.000    sel_display[1]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sel_display_IBUF[1]_inst/O
                         net (fo=4, routed)           1.596     1.817    sel_display_IBUF[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.044     1.861 r  anodo_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.256    anodo_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     3.518 r  anodo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.518    anodo[1]
    U4                                                                r  anodo[1] (OUT)
  -------------------------------------------------------------------    -------------------





