--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx25,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 471636 paths analyzed, 46290 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.801ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_divfp/blk0000061e (SLICE_X4Y72.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTo_mux_2 (FF)
  Destination:          tfm_inst/inst_divfp/blk0000061e (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.801ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTo_mux_2 to tfm_inst/inst_divfp/blk0000061e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.YQ      Tcko                  0.360   tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1<31>
                                                       tfm_inst/CalculateTo_mux_2
    SLICE_X41Y47.G4      net (fanout=3)        1.008   tfm_inst/CalculateTo_mux_2
    SLICE_X41Y47.Y       Tilo                  0.194   tfm_inst/inst_CalculateAlphaCP/XLXI_1/state_FSM_FFd7
                                                       tfm_inst/divfpa<0>111
    SLICE_X41Y47.F2      net (fanout=66)       0.704   tfm_inst/N300
    SLICE_X41Y47.X       Tilo                  0.194   tfm_inst/inst_CalculateAlphaCP/XLXI_1/state_FSM_FFd7
                                                       tfm_inst/divfpce64_SW0
    SLICE_X48Y61.G1      net (fanout=1)        1.508   N3167
    SLICE_X48Y61.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcKGain_proc0/divfpb_internal<3>
                                                       tfm_inst/divfpce64
    SLICE_X48Y61.F3      net (fanout=2)        0.219   tfm_inst/divfpce64
    SLICE_X48Y61.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcKGain_proc0/divfpb_internal<3>
                                                       tfm_inst/divfpce82
    SLICE_X4Y72.CE       net (fanout=781)      4.670   tfm_inst/divfpce
    SLICE_X4Y72.CLK      Tceck                 0.554   tfm_inst/inst_divfp/sig00000211
                                                       tfm_inst/inst_divfp/blk0000061e
    -------------------------------------------------  ---------------------------
    Total                                      9.801ns (1.692ns logic, 8.109ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk0000061e (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.636ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux to tfm_inst/inst_divfp/blk0000061e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y100.XQ     Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux
    SLICE_X56Y75.G4      net (fanout=25)       1.178   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux
    SLICE_X56Y75.Y       Tilo                  0.195   tfm_inst/fixed2floatr<28>
                                                       tfm_inst/divfpond25_SW0
    SLICE_X53Y70.F1      net (fanout=1)        0.987   N5732
    SLICE_X53Y70.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpa_internal<25>
                                                       tfm_inst/divfpond25
    SLICE_X48Y61.F2      net (fanout=2)        1.323   tfm_inst/divfpce25
    SLICE_X48Y61.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcKGain_proc0/divfpb_internal<3>
                                                       tfm_inst/divfpce82
    SLICE_X4Y72.CE       net (fanout=781)      4.670   tfm_inst/divfpce
    SLICE_X4Y72.CLK      Tceck                 0.554   tfm_inst/inst_divfp/sig00000211
                                                       tfm_inst/inst_divfp/blk0000061e
    -------------------------------------------------  ---------------------------
    Total                                      9.636ns (1.478ns logic, 8.158ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux_2 (FF)
  Destination:          tfm_inst/inst_divfp/blk0000061e (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.606ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux_2 to tfm_inst/inst_divfp/blk0000061e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y46.XQ      Tcko                  0.340   tfm_inst/ExtractAlphaParameters_mux_2
                                                       tfm_inst/ExtractAlphaParameters_mux_2
    SLICE_X41Y47.G1      net (fanout=4)        0.833   tfm_inst/ExtractAlphaParameters_mux_2
    SLICE_X41Y47.Y       Tilo                  0.194   tfm_inst/inst_CalculateAlphaCP/XLXI_1/state_FSM_FFd7
                                                       tfm_inst/divfpa<0>111
    SLICE_X41Y47.F2      net (fanout=66)       0.704   tfm_inst/N300
    SLICE_X41Y47.X       Tilo                  0.194   tfm_inst/inst_CalculateAlphaCP/XLXI_1/state_FSM_FFd7
                                                       tfm_inst/divfpce64_SW0
    SLICE_X48Y61.G1      net (fanout=1)        1.508   N3167
    SLICE_X48Y61.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcKGain_proc0/divfpb_internal<3>
                                                       tfm_inst/divfpce64
    SLICE_X48Y61.F3      net (fanout=2)        0.219   tfm_inst/divfpce64
    SLICE_X48Y61.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcKGain_proc0/divfpb_internal<3>
                                                       tfm_inst/divfpce82
    SLICE_X4Y72.CE       net (fanout=781)      4.670   tfm_inst/divfpce
    SLICE_X4Y72.CLK      Tceck                 0.554   tfm_inst/inst_divfp/sig00000211
                                                       tfm_inst/inst_divfp/blk0000061e
    -------------------------------------------------  ---------------------------
    Total                                      9.606ns (1.672ns logic, 7.934ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_divfp/blk00000130 (SLICE_X4Y72.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTo_mux_2 (FF)
  Destination:          tfm_inst/inst_divfp/blk00000130 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.801ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTo_mux_2 to tfm_inst/inst_divfp/blk00000130
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.YQ      Tcko                  0.360   tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1<31>
                                                       tfm_inst/CalculateTo_mux_2
    SLICE_X41Y47.G4      net (fanout=3)        1.008   tfm_inst/CalculateTo_mux_2
    SLICE_X41Y47.Y       Tilo                  0.194   tfm_inst/inst_CalculateAlphaCP/XLXI_1/state_FSM_FFd7
                                                       tfm_inst/divfpa<0>111
    SLICE_X41Y47.F2      net (fanout=66)       0.704   tfm_inst/N300
    SLICE_X41Y47.X       Tilo                  0.194   tfm_inst/inst_CalculateAlphaCP/XLXI_1/state_FSM_FFd7
                                                       tfm_inst/divfpce64_SW0
    SLICE_X48Y61.G1      net (fanout=1)        1.508   N3167
    SLICE_X48Y61.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcKGain_proc0/divfpb_internal<3>
                                                       tfm_inst/divfpce64
    SLICE_X48Y61.F3      net (fanout=2)        0.219   tfm_inst/divfpce64
    SLICE_X48Y61.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcKGain_proc0/divfpb_internal<3>
                                                       tfm_inst/divfpce82
    SLICE_X4Y72.CE       net (fanout=781)      4.670   tfm_inst/divfpce
    SLICE_X4Y72.CLK      Tceck                 0.554   tfm_inst/inst_divfp/sig00000211
                                                       tfm_inst/inst_divfp/blk00000130
    -------------------------------------------------  ---------------------------
    Total                                      9.801ns (1.692ns logic, 8.109ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000130 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.636ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux to tfm_inst/inst_divfp/blk00000130
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y100.XQ     Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux
    SLICE_X56Y75.G4      net (fanout=25)       1.178   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux
    SLICE_X56Y75.Y       Tilo                  0.195   tfm_inst/fixed2floatr<28>
                                                       tfm_inst/divfpond25_SW0
    SLICE_X53Y70.F1      net (fanout=1)        0.987   N5732
    SLICE_X53Y70.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpa_internal<25>
                                                       tfm_inst/divfpond25
    SLICE_X48Y61.F2      net (fanout=2)        1.323   tfm_inst/divfpce25
    SLICE_X48Y61.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcKGain_proc0/divfpb_internal<3>
                                                       tfm_inst/divfpce82
    SLICE_X4Y72.CE       net (fanout=781)      4.670   tfm_inst/divfpce
    SLICE_X4Y72.CLK      Tceck                 0.554   tfm_inst/inst_divfp/sig00000211
                                                       tfm_inst/inst_divfp/blk00000130
    -------------------------------------------------  ---------------------------
    Total                                      9.636ns (1.478ns logic, 8.158ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux_2 (FF)
  Destination:          tfm_inst/inst_divfp/blk00000130 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.606ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux_2 to tfm_inst/inst_divfp/blk00000130
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y46.XQ      Tcko                  0.340   tfm_inst/ExtractAlphaParameters_mux_2
                                                       tfm_inst/ExtractAlphaParameters_mux_2
    SLICE_X41Y47.G1      net (fanout=4)        0.833   tfm_inst/ExtractAlphaParameters_mux_2
    SLICE_X41Y47.Y       Tilo                  0.194   tfm_inst/inst_CalculateAlphaCP/XLXI_1/state_FSM_FFd7
                                                       tfm_inst/divfpa<0>111
    SLICE_X41Y47.F2      net (fanout=66)       0.704   tfm_inst/N300
    SLICE_X41Y47.X       Tilo                  0.194   tfm_inst/inst_CalculateAlphaCP/XLXI_1/state_FSM_FFd7
                                                       tfm_inst/divfpce64_SW0
    SLICE_X48Y61.G1      net (fanout=1)        1.508   N3167
    SLICE_X48Y61.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcKGain_proc0/divfpb_internal<3>
                                                       tfm_inst/divfpce64
    SLICE_X48Y61.F3      net (fanout=2)        0.219   tfm_inst/divfpce64
    SLICE_X48Y61.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcKGain_proc0/divfpb_internal<3>
                                                       tfm_inst/divfpce82
    SLICE_X4Y72.CE       net (fanout=781)      4.670   tfm_inst/divfpce
    SLICE_X4Y72.CLK      Tceck                 0.554   tfm_inst/inst_divfp/sig00000211
                                                       tfm_inst/inst_divfp/blk00000130
    -------------------------------------------------  ---------------------------
    Total                                      9.606ns (1.672ns logic, 7.934ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000004c1 (SLICE_X72Y10.SR), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/blk000004c1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.774ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux_1 to tfm_inst/inst_mulfp/blk000004c1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y47.YQ      Tcko                  0.340   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/ExtractAlphaParameters_mux_1
    SLICE_X38Y46.G1      net (fanout=2)        0.762   tfm_inst/ExtractAlphaParameters_mux_1
    SLICE_X38Y46.Y       Tilo                  0.195   tfm_inst/inst_CalculateVirCompensated/XLXI_33/addfpb_internal<1>
                                                       tfm_inst/mulfpa<0>142_1
    SLICE_X47Y34.G4      net (fanout=1)        1.033   tfm_inst/mulfpa<0>142
    SLICE_X47Y34.Y       Tilo                  0.194   tfm_inst/mulfpr<18>
                                                       tfm_inst/mulfpa<0>162_1
    SLICE_X47Y34.F1      net (fanout=1)        0.648   tfm_inst/mulfpa<0>162_1/O
    SLICE_X47Y34.X       Tilo                  0.194   tfm_inst/mulfpr<18>
                                                       tfm_inst/mulfpond100
    SLICE_X52Y35.F4      net (fanout=2)        0.702   tfm_inst/mulfpond100
    SLICE_X52Y35.X       Tilo                  0.195   tfm_inst/inst_CalculateAlphaCP/XLXI_1/mulfpa_internal<23>
                                                       tfm_inst/mulfpce103
    SLICE_X60Y23.F1      net (fanout=1)        1.100   tfm_inst/mulfpce103
    SLICE_X60Y23.X       Tilo                  0.195   tfm_inst/mulfpce
                                                       tfm_inst/mulfpce122
    SLICE_X69Y12.G2      net (fanout=467)      1.596   tfm_inst/mulfpce
    SLICE_X69Y12.Y       Tilo                  0.194   tfm_inst/inst_mulfp/sig0000092b
                                                       tfm_inst/inst_mulfp/blk000009d6
    SLICE_X72Y10.SR      net (fanout=14)       1.269   tfm_inst/inst_mulfp/sig0000058f
    SLICE_X72Y10.CLK     Tsrck                 1.157   tfm_inst/inst_mulfp/sig00000776
                                                       tfm_inst/inst_mulfp/blk000004c1
    -------------------------------------------------  ---------------------------
    Total                                      9.774ns (2.664ns logic, 7.110ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTo_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/blk000004c1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.543ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTo_mux_1 to tfm_inst/inst_mulfp/blk000004c1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y47.XQ      Tcko                  0.340   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/CalculateTo_mux_1
    SLICE_X38Y46.G2      net (fanout=2)        0.531   tfm_inst/CalculateTo_mux_1
    SLICE_X38Y46.Y       Tilo                  0.195   tfm_inst/inst_CalculateVirCompensated/XLXI_33/addfpb_internal<1>
                                                       tfm_inst/mulfpa<0>142_1
    SLICE_X47Y34.G4      net (fanout=1)        1.033   tfm_inst/mulfpa<0>142
    SLICE_X47Y34.Y       Tilo                  0.194   tfm_inst/mulfpr<18>
                                                       tfm_inst/mulfpa<0>162_1
    SLICE_X47Y34.F1      net (fanout=1)        0.648   tfm_inst/mulfpa<0>162_1/O
    SLICE_X47Y34.X       Tilo                  0.194   tfm_inst/mulfpr<18>
                                                       tfm_inst/mulfpond100
    SLICE_X52Y35.F4      net (fanout=2)        0.702   tfm_inst/mulfpond100
    SLICE_X52Y35.X       Tilo                  0.195   tfm_inst/inst_CalculateAlphaCP/XLXI_1/mulfpa_internal<23>
                                                       tfm_inst/mulfpce103
    SLICE_X60Y23.F1      net (fanout=1)        1.100   tfm_inst/mulfpce103
    SLICE_X60Y23.X       Tilo                  0.195   tfm_inst/mulfpce
                                                       tfm_inst/mulfpce122
    SLICE_X69Y12.G2      net (fanout=467)      1.596   tfm_inst/mulfpce
    SLICE_X69Y12.Y       Tilo                  0.194   tfm_inst/inst_mulfp/sig0000092b
                                                       tfm_inst/inst_mulfp/blk000009d6
    SLICE_X72Y10.SR      net (fanout=14)       1.269   tfm_inst/inst_mulfp/sig0000058f
    SLICE_X72Y10.CLK     Tsrck                 1.157   tfm_inst/inst_mulfp/sig00000776
                                                       tfm_inst/inst_mulfp/blk000004c1
    -------------------------------------------------  ---------------------------
    Total                                      9.543ns (2.664ns logic, 6.879ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/blk000004c1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.500ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to tfm_inst/inst_mulfp/blk000004c1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y44.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux_1
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X38Y46.G3      net (fanout=5)        0.488   tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X38Y46.Y       Tilo                  0.195   tfm_inst/inst_CalculateVirCompensated/XLXI_33/addfpb_internal<1>
                                                       tfm_inst/mulfpa<0>142_1
    SLICE_X47Y34.G4      net (fanout=1)        1.033   tfm_inst/mulfpa<0>142
    SLICE_X47Y34.Y       Tilo                  0.194   tfm_inst/mulfpr<18>
                                                       tfm_inst/mulfpa<0>162_1
    SLICE_X47Y34.F1      net (fanout=1)        0.648   tfm_inst/mulfpa<0>162_1/O
    SLICE_X47Y34.X       Tilo                  0.194   tfm_inst/mulfpr<18>
                                                       tfm_inst/mulfpond100
    SLICE_X52Y35.F4      net (fanout=2)        0.702   tfm_inst/mulfpond100
    SLICE_X52Y35.X       Tilo                  0.195   tfm_inst/inst_CalculateAlphaCP/XLXI_1/mulfpa_internal<23>
                                                       tfm_inst/mulfpce103
    SLICE_X60Y23.F1      net (fanout=1)        1.100   tfm_inst/mulfpce103
    SLICE_X60Y23.X       Tilo                  0.195   tfm_inst/mulfpce
                                                       tfm_inst/mulfpce122
    SLICE_X69Y12.G2      net (fanout=467)      1.596   tfm_inst/mulfpce
    SLICE_X69Y12.Y       Tilo                  0.194   tfm_inst/inst_mulfp/sig0000092b
                                                       tfm_inst/inst_mulfp/blk000009d6
    SLICE_X72Y10.SR      net (fanout=14)       1.269   tfm_inst/inst_mulfp/sig0000058f
    SLICE_X72Y10.CLK     Tsrck                 1.157   tfm_inst/inst_mulfp/sig00000776
                                                       tfm_inst/inst_mulfp/blk000004c1
    -------------------------------------------------  ---------------------------
    Total                                      9.500ns (2.664ns logic, 6.836ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2 (RAMB16_X4Y5.DIA28), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia_28 (FF)
  Destination:          tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (0.690 - 0.821)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia_28 to tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y47.YQ      Tcko                  0.313   tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia<30>
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia_28
    RAMB16_X4Y5.DIA28    net (fanout=2)        0.314   tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia<28>
    RAMB16_X4Y5.CLKA     Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
                                                       tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (-0.009ns logic, 0.314ns route)
                                                       (-3.0% logic, 103.0% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateTo/XLXI_30/ROM_KSTOSCALE (RAMB16_X2Y3.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateTo/XLXI_30/XLXI_6/address_kstoscale_0 (FF)
  Destination:          tfm_inst/inst_CalculateTo/XLXI_30/ROM_KSTOSCALE (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.919 - 1.056)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateTo/XLXI_30/XLXI_6/address_kstoscale_0 to tfm_inst/inst_CalculateTo/XLXI_30/ROM_KSTOSCALE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y27.XQ      Tcko                  0.313   tfm_inst/inst_CalculateTo/XLXI_30/XLXI_6/address_kstoscale<0>
                                                       tfm_inst/inst_CalculateTo/XLXI_30/XLXI_6/address_kstoscale_0
    RAMB16_X2Y3.ADDRA5   net (fanout=1)        0.329   tfm_inst/inst_CalculateTo/XLXI_30/XLXI_6/address_kstoscale<0>
    RAMB16_X2Y3.CLKA     Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_CalculateTo/XLXI_30/ROM_KSTOSCALE
                                                       tfm_inst/inst_CalculateTo/XLXI_30/ROM_KSTOSCALE
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (-0.009ns logic, 0.329ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/mem_extrkvparam_2 (RAMB16_X4Y10.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/inst_extrkvparam_proc0/o_dia_4 (FF)
  Destination:          tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/mem_extrkvparam_2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      -0.147ns (0.689 - 0.836)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/inst_extrkvparam_proc0/o_dia_4 to tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/mem_extrkvparam_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y83.YQ      Tcko                  0.313   tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/inst_extrkvparam_proc0/o_dia<4>
                                                       tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/inst_extrkvparam_proc0/o_dia_4
    RAMB16_X4Y10.DIA4    net (fanout=2)        0.325   tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/inst_extrkvparam_proc0/o_dia<4>
    RAMB16_X4Y10.CLKA    Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/mem_extrkvparam_2
                                                       tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/mem_extrkvparam_2
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (-0.009ns logic, 0.325ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X4Y3.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X4Y2.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Logical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Location pin: RAMB16_X4Y7.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.801|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 471636 paths, 0 nets, and 77577 connections

Design statistics:
   Minimum period:   9.801ns{1}   (Maximum frequency: 102.030MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 29 21:17:50 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 730 MB



