{"related:S3RHbr7jVNAJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5":[{"title":"Digital integrated circuits: a design perspective","url":"http://online.sfsu.edu/mahmoodi/engr890/handouts/lecture8.pdf","authors":["JM Rabaey","JM Rabaey AP Chandrakasan","JM Rabaey AP Chandrakasan B Nikolić"],"year":2003,"numCitations":8171,"pdf":"http://online.sfsu.edu/mahmoodi/engr890/handouts/lecture8.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15011873864966173771&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:S3RHbr7jVNAJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15011873864966173771&hl=en&as_sdt=0,5","publication":"online.sfsu.edu","p":1,"exp":1596364933036},{"title":"Principles of CMOS VLSI design: a systems perspective","url":"https://ui.adsabs.harvard.edu/abs/1985STIA...8547028W/abstract","authors":["NHE Weste","NHE Weste K Eshraghian"],"year":1985,"numCitations":5315,"citationUrl":"http://scholar.google.com/scholar?cites=1473406799329063607&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:t3Knc62XchQJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1473406799329063607&hl=en&as_sdt=0,5","publication":"ui.adsabs.harvard.edu"},{"title":"Low-power CMOS digital design","url":"https://search.ieice.org/bin/summary.php?id=e75-c_4_371","authors":["AP Chandrakasan","AP Chandrakasan S Sheng…"],"year":1992,"numCitations":4899,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.136.1616&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=7924729412390818400&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:YBKl3mlL-m0J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7924729412390818400&hl=en&as_sdt=0,5","publication":"search.ieice.org"},{"title":"Low-power logic styles: CMOS versus pass-transistor logic","url":"https://ieeexplore.ieee.org/abstract/document/597298/","authors":["R Zimmermann","R Zimmermann W Fichtner"],"year":1997,"numCitations":1153,"pdf":"http://www.pldworld.com/_hdl/4/-iis.ee.ethz.ch/~zimmi/publications/low_power_logic_style.pdf","citationUrl":"http://scholar.google.com/scholar?cites=7825053258066105488&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:kBSLs3osmGwJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7825053258066105488&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas","url":"https://ieeexplore.ieee.org/abstract/document/52187/","authors":["T Sakurai","T Sakurai AR Newton"],"year":1990,"numCitations":1948,"citationUrl":"http://scholar.google.com/scholar?cites=2349461991877962667&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:q-sqzzv3miAJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2349461991877962667&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits","url":"https://ieeexplore.ieee.org/abstract/document/1182065/","authors":["K Roy","K Roy S Mukhopadhyay…"],"year":2003,"numCitations":2610,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.458.7681&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=14875662968303063757&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:zRIjsKf4cM4J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14875662968303063757&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"}]}