module transmiter(Tx, Data_in, clk, reset,start);

	input Tx, clk, reset, start;
	input [9:0] Data_in;
	
	reg[13:0] sample_clk = 13'd0;
	wire tick;
	
	parameter [1:0] idle = 2'd0, start = 2'd1, baund = 2'd2, send = 2'd3;;
	
	reg [1:0] state, next_state;
	
	
	
	always @(posedge clk, negedge reset) begin
		if(!reset) begin
			state = next_state;
		end
		else begin
			state = idle;
		end
	end
	
	always @(posedge clk) begin
		if(sample_clk == 5208) begin
			sample_clk = 0;
			tick = 1;
		end
		else begin
			sample_clk = sample_clk + 1;
			tick = 0;
	end
	
	
	always @(posedge clk) begin
	
	end