Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Mon Jun  9 21:39:56 2025
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
DPIR-2     Warning   Asynchronous driver check                 291         
LUTAR-1    Warning   LUT drives async reset alert              3           
TIMING-9   Warning   Unknown CDC Logic                         1           
TIMING-10  Warning   Missing property on synchronizer          1           
TIMING-18  Warning   Missing input or output delay             24          
TIMING-24  Warning   Overridden Max delay datapath only        4           
XDCH-2     Warning   Same min and max delay values on IO port  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.050        0.000                      0                27529        0.010        0.000                      0                27529        0.458        0.000                       0                 14236  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
ftdi_clk                 {0.000 5.000}        10.000          100.000         
sysclk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_sys_clk_mmcm  {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ftdi_clk                       0.061        0.000                      0                  579        0.014        0.000                      0                  579        4.458        0.000                       0                   273  
sysclk_p                                                                                                                                                                   0.750        0.000                       0                     1  
  clk_out1_sys_clk_mmcm        0.050        0.000                      0                26950        0.010        0.000                      0                26950        0.458        0.000                       0                 13962  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                        clk_out1_sys_clk_mmcm  
(none)                 ftdi_clk               clk_out1_sys_clk_mmcm  
(none)                                        ftdi_clk               
(none)                 clk_out1_sys_clk_mmcm  ftdi_clk               


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 ftdi_clk                                      
(none)                                        clk_out1_sys_clk_mmcm  
(none)                                        ftdi_clk               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[2]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        7.986ns  (logic 5.592ns (70.020%)  route 2.394ns (29.980%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 6.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.752     6.668                         ft600_send_recv/CLK
    SLICE_X1Y153         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     6.745 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          2.394     9.139                         ftdi_data_io_IOBUF[2]_inst/T
    A15                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.515    14.654 r                       ftdi_data_io_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.654                         ftdi_data_io[2]
    A15                                                               r                       ftdi_data_io[2] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -14.654                           
  -------------------------------------------------------------------
                         slack                                  0.061                           

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[5]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        7.914ns  (logic 5.586ns (70.584%)  route 2.328ns (29.416%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 6.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.752     6.668                         ft600_send_recv/CLK
    SLICE_X1Y153         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     6.745 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          2.328     9.073                         ftdi_data_io_IOBUF[5]_inst/T
    A14                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.509    14.582 r                       ftdi_data_io_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.582                         ftdi_data_io[5]
    A14                                                               r                       ftdi_data_io[5] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -14.582                           
  -------------------------------------------------------------------
                         slack                                  0.133                           

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[1]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        7.910ns  (logic 5.564ns (70.342%)  route 2.346ns (29.658%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 6.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.752     6.668                         ft600_send_recv/CLK
    SLICE_X1Y153         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     6.745 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          2.346     9.091                         ftdi_data_io_IOBUF[1]_inst/T
    D15                  OBUFT (TriStatD_OUTBUF_HPIOB_SNGL_T_O)
                                                      5.487    14.579 r                       ftdi_data_io_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.579                         ftdi_data_io[1]
    D15                                                               r                       ftdi_data_io[1] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -14.579                           
  -------------------------------------------------------------------
                         slack                                  0.136                           

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[10]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        7.812ns  (logic 5.592ns (71.580%)  route 2.220ns (28.420%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 6.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.752     6.668                         ft600_send_recv/CLK
    SLICE_X1Y153         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     6.745 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          2.220     8.965                         ftdi_data_io_IOBUF[10]_inst/T
    A12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.515    14.480 r                       ftdi_data_io_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.480                         ftdi_data_io[10]
    A12                                                               r                       ftdi_data_io[10] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -14.480                           
  -------------------------------------------------------------------
                         slack                                  0.235                           

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[11]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        7.800ns  (logic 5.575ns (71.472%)  route 2.225ns (28.528%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 6.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.752     6.668                         ft600_send_recv/CLK
    SLICE_X1Y153         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     6.745 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          2.225     8.971                         ftdi_data_io_IOBUF[11]_inst/T
    B12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.498    14.468 r                       ftdi_data_io_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.468                         ftdi_data_io[11]
    B12                                                               r                       ftdi_data_io[11] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -14.468                           
  -------------------------------------------------------------------
                         slack                                  0.246                           

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[0]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        7.790ns  (logic 5.530ns (70.983%)  route 2.260ns (29.017%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 6.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.752     6.668                         ft600_send_recv/CLK
    SLICE_X1Y153         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     6.745 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          2.260     9.006                         ftdi_data_io_IOBUF[0]_inst/T
    E15                  OBUFT (TriStatD_OUTBUF_HPIOB_SNGL_T_O)
                                                      5.453    14.458 r                       ftdi_data_io_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.458                         ftdi_data_io[0]
    E15                                                               r                       ftdi_data_io[0] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -14.458                           
  -------------------------------------------------------------------
                         slack                                  0.256                           

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[7]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        7.758ns  (logic 5.564ns (71.714%)  route 2.194ns (28.286%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 6.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.752     6.668                         ft600_send_recv/CLK
    SLICE_X1Y153         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     6.745 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          2.194     8.940                         ftdi_data_io_IOBUF[7]_inst/T
    C13                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.487    14.426 r                       ftdi_data_io_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.426                         ftdi_data_io[7]
    C13                                                               r                       ftdi_data_io[7] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -14.426                           
  -------------------------------------------------------------------
                         slack                                  0.288                           

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[8]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        7.731ns  (logic 5.531ns (71.549%)  route 2.199ns (28.451%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 6.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.752     6.668                         ft600_send_recv/CLK
    SLICE_X1Y153         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     6.745 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          2.199     8.945                         ftdi_data_io_IOBUF[8]_inst/T
    F13                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.454    14.399 r                       ftdi_data_io_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.399                         ftdi_data_io[8]
    F13                                                               r                       ftdi_data_io[8] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -14.399                           
  -------------------------------------------------------------------
                         slack                                  0.315                           

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_be_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_be_io[1]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        7.437ns  (logic 5.541ns (74.507%)  route 1.896ns (25.493%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 6.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.752     6.668                         ft600_send_recv/CLK
    SLICE_X1Y153         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_be_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     6.748 r  pblock_1             ft600_send_recv/ftdi_be_tx_en_reg/Q
                         net (fo=4, routed)           1.896     8.644                         ftdi_be_io_IOBUF[1]_inst/T
    F12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.461    14.106 r                       ftdi_be_io_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.106                         ftdi_be_io[1]
    F12                                                               r                       ftdi_be_io[1] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -14.106                           
  -------------------------------------------------------------------
                         slack                                  0.609                           

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[6]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.691ns  (logic 5.567ns (83.197%)  route 1.124ns (16.803%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 6.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.752     6.668                         ft600_send_recv/CLK
    SLICE_X1Y153         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     6.745 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.124     7.870                         ftdi_data_io_IOBUF[6]_inst/T
    D13                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.490    13.359 r                       ftdi_data_io_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.359                         ftdi_data_io[6]
    D13                                                               r                       ftdi_data_io[6] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.359                           
  -------------------------------------------------------------------
                         slack                                  1.355                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 ftdi_rxf_n_i
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/end_write_delay_flag_reg/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.486ns  (logic 0.345ns (23.202%)  route 1.142ns (76.798%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            0.250ns
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 6.660 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.744ns (routing 0.001ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
                         input delay                  0.250     5.250                         
    C11                                               0.000     5.250 r                       ftdi_rxf_n_i (IN)
                         net (fo=0)                   0.000     5.250                         ftdi_rxf_n_i_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.313     5.563 r                       ftdi_rxf_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.563                         ftdi_rxf_n_i_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.563 r                       ftdi_rxf_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           1.133     6.695                         ft600_send_recv/ftdi_rxf_n_i_IBUF
    SLICE_X2Y161         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.032     6.727 r  pblock_1             ft600_send_recv/end_write_delay_flag_i_1/O
                         net (fo=1, routed)           0.009     6.736                         ft600_send_recv/end_write_delay_flag_i_1_n_0
    SLICE_X2Y161         FDCE                                         r  pblock_1             ft600_send_recv/end_write_delay_flag_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.744     6.660                         ft600_send_recv/CLK
    SLICE_X2Y161         FDCE                                         r  pblock_1             ft600_send_recv/end_write_delay_flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.660                           
    SLICE_X2Y161         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     6.722    pblock_1               ft600_send_recv/end_write_delay_flag_reg
  -------------------------------------------------------------------
                         required time                         -6.722                           
                         arrival time                           6.736                           
  -------------------------------------------------------------------
                         slack                                  0.014                           

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 ftdi_rxf_n_i
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/write_rd_delay_flag_reg/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.488ns  (logic 0.345ns (23.170%)  route 1.144ns (76.830%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            0.250ns
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 6.660 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.744ns (routing 0.001ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
                         input delay                  0.250     5.250                         
    C11                                               0.000     5.250 r                       ftdi_rxf_n_i (IN)
                         net (fo=0)                   0.000     5.250                         ftdi_rxf_n_i_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.313     5.563 r                       ftdi_rxf_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.563                         ftdi_rxf_n_i_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.563 r                       ftdi_rxf_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           1.134     6.696                         ft600_send_recv/ftdi_rxf_n_i_IBUF
    SLICE_X2Y161         LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.728 r  pblock_1             ft600_send_recv/write_rd_delay_flag_i_1/O
                         net (fo=1, routed)           0.010     6.738                         ft600_send_recv/write_rd_delay_flag_i_1_n_0
    SLICE_X2Y161         FDCE                                         r  pblock_1             ft600_send_recv/write_rd_delay_flag_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.744     6.660                         ft600_send_recv/CLK
    SLICE_X2Y161         FDCE                                         r  pblock_1             ft600_send_recv/write_rd_delay_flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.660                           
    SLICE_X2Y161         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     6.722    pblock_1               ft600_send_recv/write_rd_delay_flag_reg
  -------------------------------------------------------------------
                         required time                         -6.722                           
                         arrival time                           6.738                           
  -------------------------------------------------------------------
                         slack                                  0.016                           

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.058ns (27.848%)  route 0.150ns (72.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      0.659ns (routing 0.001ns, distribution 0.658ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.001ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.659     1.283                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X4Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y143         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.341 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=2, routed)           0.150     1.491                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/POR_A
    RAMB36_X0Y28         RAMB36E2                                     r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.841     1.757                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y28         RAMB36E2                                     r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.313     1.444                           
    RAMB36_X0Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.011     1.455    pblock_1               input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.455                           
                         arrival time                           1.491                           
  -------------------------------------------------------------------
                         slack                                  0.036                           

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (38.035%)  route 0.064ns (61.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.423ns (routing 0.000ns, distribution 0.423ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.423     0.778                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y147         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y147         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.817 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/Q
                         net (fo=7, routed)           0.064     0.880                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4]
    SLICE_X2Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.479     1.060                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.266     0.793                           
    SLICE_X2Y146         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.840    pblock_1               input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.840                           
                         arrival time                           0.880                           
  -------------------------------------------------------------------
                         slack                                  0.040                           

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ftdi_rxf_n_i
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/reg_ftdi_oe_n_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.512ns  (logic 0.391ns (25.845%)  route 1.122ns (74.155%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Input Delay:            0.250ns
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 6.660 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.744ns (routing 0.001ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
                         input delay                  0.250     5.250                         
    C11                                               0.000     5.250 r                       ftdi_rxf_n_i (IN)
                         net (fo=0)                   0.000     5.250                         ftdi_rxf_n_i_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.313     5.563 r                       ftdi_rxf_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.563                         ftdi_rxf_n_i_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.563 r                       ftdi_rxf_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           1.113     6.675                         ft600_send_recv/ftdi_rxf_n_i_IBUF
    SLICE_X2Y161         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.078     6.753 r  pblock_1             ft600_send_recv/reg_ftdi_oe_n_i_1/O
                         net (fo=1, routed)           0.009     6.762                         ft600_send_recv/reg_ftdi_oe_n_i_1_n_0
    SLICE_X2Y161         FDPE                                         r  pblock_1             ft600_send_recv/reg_ftdi_oe_n_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.744     6.660                         ft600_send_recv/CLK
    SLICE_X2Y161         FDPE                                         r  pblock_1             ft600_send_recv/reg_ftdi_oe_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.660                           
    SLICE_X2Y161         FDPE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     6.722    pblock_1               ft600_send_recv/reg_ftdi_oe_n_reg
  -------------------------------------------------------------------
                         required time                         -6.722                           
                         arrival time                           6.762                           
  -------------------------------------------------------------------
                         slack                                  0.040                           

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 data_from_ft600_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.058ns (27.306%)  route 0.154ns (72.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      0.635ns (routing 0.001ns, distribution 0.634ns)
  Clock Net Delay (Destination): 0.856ns (routing 0.001ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.635     1.259                         ftdi_clk_i_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r                       data_from_ft600_r_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y148         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.317 r                       data_from_ft600_r_reg[5]/Q
                         net (fo=2, routed)           0.154     1.471                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y29         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[5]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.856     1.772                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.313     1.459                           
    RAMB36_X0Y29         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.028     1.431    pblock_1               input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.431                           
                         arrival time                           1.471                           
  -------------------------------------------------------------------
                         slack                                  0.040                           

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (43.897%)  route 0.075ns (56.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      0.644ns (routing 0.001ns, distribution 0.643ns)
  Clock Net Delay (Destination): 0.746ns (routing 0.001ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.644     1.268                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y145         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.327 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=2, routed)           0.075     1.402                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]_0[3]
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.746     1.662                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.360     1.302                           
    SLICE_X2Y144         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.362    pblock_1               input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.362                           
                         arrival time                           1.402                           
  -------------------------------------------------------------------
                         slack                                  0.040                           

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.061ns (46.422%)  route 0.070ns (53.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      0.648ns (routing 0.001ns, distribution 0.647ns)
  Clock Net Delay (Destination): 0.745ns (routing 0.001ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.648     1.272                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y147         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y147         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.333 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/Q
                         net (fo=6, routed)           0.070     1.403                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X2Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.745     1.661                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.360     1.301                           
    SLICE_X2Y145         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.363    pblock_1               input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.363                           
                         arrival time                           1.403                           
  -------------------------------------------------------------------
                         slack                                  0.040                           

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.818%)  route 0.064ns (62.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Net Delay (Source):      0.418ns (routing 0.000ns, distribution 0.418ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.418     0.773                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y145         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.812 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.064     0.876                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X2Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.479     1.060                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.271     0.788                           
    SLICE_X2Y145         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.835    pblock_1               input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.835                           
                         arrival time                           0.876                           
  -------------------------------------------------------------------
                         slack                                  0.041                           

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.058ns (42.211%)  route 0.079ns (57.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      0.644ns (routing 0.001ns, distribution 0.643ns)
  Clock Net Delay (Destination): 0.746ns (routing 0.001ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.644     1.268                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y145         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.326 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.079     1.405                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]_0[0]
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.746     1.662                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.360     1.302                           
    SLICE_X2Y144         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.362    pblock_1               input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.362                           
                         arrival time                           1.405                           
  -------------------------------------------------------------------
                         slack                                  0.043                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ftdi_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y32  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y33  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y35  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y62  ftdi_clk_i_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  clk_out1_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 1.526ns (83.206%)  route 0.308ns (16.794%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 4.908 - 2.000 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.170ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.155ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.210     2.528                         rgb_to_ycrcb/dsp_cb_presub_mult/clk_out1
    SLICE_X10Y145        FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X10Y145        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.604 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/Q
                         net (fo=1, routed)           0.308     2.912                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/B[4]
    DSP48E2_X1Y58        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.063 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.063                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X1Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.136 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.136                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X1Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[10])
                                                      0.609     3.745 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     3.745                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER.V<10>
    DSP48E2_X1Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     3.791 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     3.791                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA.V_DATA<10>
    DSP48E2_X1Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     4.362 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     4.362                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.059     4.908                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/CLK
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     4.446                           
                         clock uncertainty           -0.049     4.396                           
    DSP48E2_X1Y58        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.015     4.411    pblock_1               rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.411                           
                         arrival time                          -4.362                           
  -------------------------------------------------------------------
                         slack                                  0.050                           

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 1.526ns (83.206%)  route 0.308ns (16.794%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 4.908 - 2.000 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.170ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.155ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.210     2.528                         rgb_to_ycrcb/dsp_cb_presub_mult/clk_out1
    SLICE_X10Y145        FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X10Y145        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.604 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/Q
                         net (fo=1, routed)           0.308     2.912                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/B[4]
    DSP48E2_X1Y58        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.063 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.063                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X1Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.136 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.136                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X1Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[11])
                                                      0.609     3.745 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     3.745                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER.V<11>
    DSP48E2_X1Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     3.791 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     3.791                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA.V_DATA<11>
    DSP48E2_X1Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     4.362 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     4.362                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.059     4.908                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/CLK
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     4.446                           
                         clock uncertainty           -0.049     4.396                           
    DSP48E2_X1Y58        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.015     4.411    pblock_1               rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.411                           
                         arrival time                          -4.362                           
  -------------------------------------------------------------------
                         slack                                  0.050                           

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 1.526ns (83.206%)  route 0.308ns (16.794%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 4.908 - 2.000 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.170ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.155ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.210     2.528                         rgb_to_ycrcb/dsp_cb_presub_mult/clk_out1
    SLICE_X10Y145        FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X10Y145        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.604 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/Q
                         net (fo=1, routed)           0.308     2.912                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/B[4]
    DSP48E2_X1Y58        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.063 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.063                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X1Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.136 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.136                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X1Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[12])
                                                      0.609     3.745 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER_INST/V[12]
                         net (fo=1, routed)           0.000     3.745                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER.V<12>
    DSP48E2_X1Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[12]_V_DATA[12])
                                                      0.046     3.791 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA_INST/V_DATA[12]
                         net (fo=1, routed)           0.000     3.791                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA.V_DATA<12>
    DSP48E2_X1Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[12]_ALU_OUT[12])
                                                      0.571     4.362 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     4.362                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.059     4.908                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/CLK
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     4.446                           
                         clock uncertainty           -0.049     4.396                           
    DSP48E2_X1Y58        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.015     4.411    pblock_1               rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.411                           
                         arrival time                          -4.362                           
  -------------------------------------------------------------------
                         slack                                  0.050                           

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 1.526ns (83.206%)  route 0.308ns (16.794%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 4.908 - 2.000 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.170ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.155ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.210     2.528                         rgb_to_ycrcb/dsp_cb_presub_mult/clk_out1
    SLICE_X10Y145        FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X10Y145        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.604 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/Q
                         net (fo=1, routed)           0.308     2.912                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/B[4]
    DSP48E2_X1Y58        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.063 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.063                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X1Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.136 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.136                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X1Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[13])
                                                      0.609     3.745 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER_INST/V[13]
                         net (fo=1, routed)           0.000     3.745                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER.V<13>
    DSP48E2_X1Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[13]_V_DATA[13])
                                                      0.046     3.791 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA_INST/V_DATA[13]
                         net (fo=1, routed)           0.000     3.791                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA.V_DATA<13>
    DSP48E2_X1Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[13]_ALU_OUT[13])
                                                      0.571     4.362 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     4.362                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.059     4.908                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/CLK
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     4.446                           
                         clock uncertainty           -0.049     4.396                           
    DSP48E2_X1Y58        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.015     4.411    pblock_1               rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.411                           
                         arrival time                          -4.362                           
  -------------------------------------------------------------------
                         slack                                  0.050                           

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 1.526ns (83.206%)  route 0.308ns (16.794%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 4.908 - 2.000 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.170ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.155ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.210     2.528                         rgb_to_ycrcb/dsp_cb_presub_mult/clk_out1
    SLICE_X10Y145        FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X10Y145        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.604 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/Q
                         net (fo=1, routed)           0.308     2.912                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/B[4]
    DSP48E2_X1Y58        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.063 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.063                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X1Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.136 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.136                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X1Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[14])
                                                      0.609     3.745 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER_INST/V[14]
                         net (fo=1, routed)           0.000     3.745                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER.V<14>
    DSP48E2_X1Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[14]_V_DATA[14])
                                                      0.046     3.791 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     3.791                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA.V_DATA<14>
    DSP48E2_X1Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[14]_ALU_OUT[14])
                                                      0.571     4.362 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.362                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.059     4.908                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/CLK
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     4.446                           
                         clock uncertainty           -0.049     4.396                           
    DSP48E2_X1Y58        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.015     4.411    pblock_1               rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.411                           
                         arrival time                          -4.362                           
  -------------------------------------------------------------------
                         slack                                  0.050                           

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 1.526ns (83.206%)  route 0.308ns (16.794%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 4.908 - 2.000 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.170ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.155ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.210     2.528                         rgb_to_ycrcb/dsp_cb_presub_mult/clk_out1
    SLICE_X10Y145        FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X10Y145        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.604 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/Q
                         net (fo=1, routed)           0.308     2.912                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/B[4]
    DSP48E2_X1Y58        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.063 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.063                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X1Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.136 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.136                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X1Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[15])
                                                      0.609     3.745 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     3.745                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER.V<15>
    DSP48E2_X1Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.046     3.791 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     3.791                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA.V_DATA<15>
    DSP48E2_X1Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.571     4.362 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.362                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.059     4.908                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/CLK
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     4.446                           
                         clock uncertainty           -0.049     4.396                           
    DSP48E2_X1Y58        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.015     4.411    pblock_1               rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.411                           
                         arrival time                          -4.362                           
  -------------------------------------------------------------------
                         slack                                  0.050                           

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 1.526ns (83.206%)  route 0.308ns (16.794%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 4.908 - 2.000 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.170ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.155ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.210     2.528                         rgb_to_ycrcb/dsp_cb_presub_mult/clk_out1
    SLICE_X10Y145        FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X10Y145        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.604 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/Q
                         net (fo=1, routed)           0.308     2.912                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/B[4]
    DSP48E2_X1Y58        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.063 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.063                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X1Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.136 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.136                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X1Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[16])
                                                      0.609     3.745 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER_INST/V[16]
                         net (fo=1, routed)           0.000     3.745                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER.V<16>
    DSP48E2_X1Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[16]_V_DATA[16])
                                                      0.046     3.791 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA_INST/V_DATA[16]
                         net (fo=1, routed)           0.000     3.791                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA.V_DATA<16>
    DSP48E2_X1Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[16]_ALU_OUT[16])
                                                      0.571     4.362 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     4.362                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU.ALU_OUT<16>
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.059     4.908                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/CLK
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     4.446                           
                         clock uncertainty           -0.049     4.396                           
    DSP48E2_X1Y58        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.015     4.411    pblock_1               rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.411                           
                         arrival time                          -4.362                           
  -------------------------------------------------------------------
                         slack                                  0.050                           

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 1.526ns (83.206%)  route 0.308ns (16.794%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 4.908 - 2.000 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.170ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.155ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.210     2.528                         rgb_to_ycrcb/dsp_cb_presub_mult/clk_out1
    SLICE_X10Y145        FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X10Y145        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.604 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/Q
                         net (fo=1, routed)           0.308     2.912                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/B[4]
    DSP48E2_X1Y58        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.063 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.063                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X1Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.136 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.136                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X1Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[17])
                                                      0.609     3.745 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER_INST/V[17]
                         net (fo=1, routed)           0.000     3.745                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER.V<17>
    DSP48E2_X1Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[17]_V_DATA[17])
                                                      0.046     3.791 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA_INST/V_DATA[17]
                         net (fo=1, routed)           0.000     3.791                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA.V_DATA<17>
    DSP48E2_X1Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[17]_ALU_OUT[17])
                                                      0.571     4.362 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     4.362                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.059     4.908                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/CLK
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     4.446                           
                         clock uncertainty           -0.049     4.396                           
    DSP48E2_X1Y58        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.015     4.411    pblock_1               rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.411                           
                         arrival time                          -4.362                           
  -------------------------------------------------------------------
                         slack                                  0.050                           

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 1.526ns (83.206%)  route 0.308ns (16.794%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 4.908 - 2.000 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.170ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.155ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.210     2.528                         rgb_to_ycrcb/dsp_cb_presub_mult/clk_out1
    SLICE_X10Y145        FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X10Y145        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.604 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/Q
                         net (fo=1, routed)           0.308     2.912                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/B[4]
    DSP48E2_X1Y58        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.063 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.063                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X1Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.136 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.136                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X1Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[18])
                                                      0.609     3.745 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER_INST/V[18]
                         net (fo=1, routed)           0.000     3.745                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER.V<18>
    DSP48E2_X1Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[18]_V_DATA[18])
                                                      0.046     3.791 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA_INST/V_DATA[18]
                         net (fo=1, routed)           0.000     3.791                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA.V_DATA<18>
    DSP48E2_X1Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[18]_ALU_OUT[18])
                                                      0.571     4.362 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     4.362                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU.ALU_OUT<18>
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.059     4.908                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/CLK
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     4.446                           
                         clock uncertainty           -0.049     4.396                           
    DSP48E2_X1Y58        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.015     4.411    pblock_1               rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.411                           
                         arrival time                          -4.362                           
  -------------------------------------------------------------------
                         slack                                  0.050                           

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[19]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 1.526ns (83.206%)  route 0.308ns (16.794%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 4.908 - 2.000 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.170ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.155ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.210     2.528                         rgb_to_ycrcb/dsp_cb_presub_mult/clk_out1
    SLICE_X10Y145        FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X10Y145        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.604 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/add_reg[4]/Q
                         net (fo=1, routed)           0.308     2.912                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/B[4]
    DSP48E2_X1Y58        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.063 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.063                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X1Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.136 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.136                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X1Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[19])
                                                      0.609     3.745 f  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     3.745                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_MULTIPLIER.V<19>
    DSP48E2_X1Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     3.791 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     3.791                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_M_DATA.V_DATA<19>
    DSP48E2_X1Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     4.362 r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.362                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[19]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.059     4.908                         rgb_to_ycrcb/dsp_cb_presub_mult/p0/CLK
    DSP48E2_X1Y58        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     4.446                           
                         clock uncertainty           -0.049     4.396                           
    DSP48E2_X1Y58        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[19])
                                                      0.015     4.411    pblock_1               rgb_to_ycrcb/dsp_cb_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.411                           
                         arrival time                          -4.362                           
  -------------------------------------------------------------------
                         slack                                  0.050                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.059ns (27.742%)  route 0.154ns (72.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Net Delay (Source):      1.051ns (routing 0.155ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.170ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.051     2.900                         lossy_comp_core/core_2/quantizer/quantization_table/clk_out1
    SLICE_X11Y180        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X11Y180        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.959 r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[4]/Q
                         net (fo=28, routed)          0.154     3.112                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/ADDRD4
    SLICE_X12Y180        RAMS32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD/ADR4
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.233     2.551                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/WCLK
    SLICE_X12Y180        RAMS32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD/CLK
                         clock pessimism              0.462     3.013                           
    SLICE_X12Y180        RAMS32 (Hold_D5LUT_SLICEM_CLK_ADR4)
                                                      0.090     3.103    pblock_1               lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD
  -------------------------------------------------------------------
                         required time                         -3.103                           
                         arrival time                           3.112                           
  -------------------------------------------------------------------
                         slack                                  0.010                           

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.059ns (27.742%)  route 0.154ns (72.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Net Delay (Source):      1.051ns (routing 0.155ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.170ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.051     2.900                         lossy_comp_core/core_2/quantizer/quantization_table/clk_out1
    SLICE_X11Y180        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X11Y180        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.959 r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[4]/Q
                         net (fo=28, routed)          0.154     3.112                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/ADDRD4
    SLICE_X12Y180        RAMS32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD_D1/ADR4
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.233     2.551                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/WCLK
    SLICE_X12Y180        RAMS32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD_D1/CLK
                         clock pessimism              0.462     3.013                           
    SLICE_X12Y180        RAMS32 (Hold_D6LUT_SLICEM_CLK_ADR4)
                                                      0.090     3.103    pblock_1               lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.103                           
                         arrival time                           3.112                           
  -------------------------------------------------------------------
                         slack                                  0.010                           

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_1/quantizer/data_o_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            lossy_comp_core/core_1/gen_zigzag.zigzag_encode/input_pixel_r_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.059ns (33.714%)  route 0.116ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Net Delay (Source):      1.059ns (routing 0.155ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.170ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.059     2.908                         lossy_comp_core/core_1/quantizer/clk_out1
    SLICE_X22Y149        FDCE                                         r  pblock_1             lossy_comp_core/core_1/quantizer/data_o_reg[60]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X22Y149        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.967 r  pblock_1             lossy_comp_core/core_1/quantizer/data_o_reg[60]/Q
                         net (fo=1, routed)           0.116     3.083                         lossy_comp_core/core_1/gen_zigzag.zigzag_encode/data_i[60]
    SLICE_X22Y150        FDCE                                         r  pblock_1             lossy_comp_core/core_1/gen_zigzag.zigzag_encode/input_pixel_r_reg[60]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.231     2.549                         lossy_comp_core/core_1/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X22Y150        FDCE                                         r  pblock_1             lossy_comp_core/core_1/gen_zigzag.zigzag_encode/input_pixel_r_reg[60]/C
                         clock pessimism              0.462     3.011                           
    SLICE_X22Y150        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.073    pblock_1               lossy_comp_core/core_1/gen_zigzag.zigzag_encode/input_pixel_r_reg[60]
  -------------------------------------------------------------------
                         required time                         -3.073                           
                         arrival time                           3.083                           
  -------------------------------------------------------------------
                         slack                                  0.010                           

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 gen_image_statistics.image_statistics_core/statistics_core_gradient/htsum_shifted_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            gen_image_statistics.image_statistics_core/statistics_core_gradient/mean_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.059ns (46.094%)  route 0.069ns (53.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Net Delay (Source):      1.048ns (routing 0.155ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.170ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.048     2.897                         gen_image_statistics.image_statistics_core/statistics_core_gradient/clk_out1
    SLICE_X8Y137         FDRE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_gradient/htsum_shifted_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X8Y137         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.956 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_gradient/htsum_shifted_reg[11]/Q
                         net (fo=1, routed)           0.069     3.025                         gen_image_statistics.image_statistics_core/statistics_core_gradient/htsum_shifted[11]
    SLICE_X8Y136         FDRE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_gradient/mean_r_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.222     2.540                         gen_image_statistics.image_statistics_core/statistics_core_gradient/clk_out1
    SLICE_X8Y136         FDRE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_gradient/mean_r_reg[11]/C
                         clock pessimism              0.410     2.949                           
    SLICE_X8Y136         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.011    pblock_1               gen_image_statistics.image_statistics_core/statistics_core_gradient/mean_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.011                           
                         arrival time                           3.025                           
  -------------------------------------------------------------------
                         slack                                  0.013                           

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 gen_image_statistics.image_statistics_core/laplacian_core/pixel_reg_x_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/pixel_5_shift_reg/shift_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Net Delay (Source):      1.055ns (routing 0.155ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.170ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.055     2.903                         gen_image_statistics.image_statistics_core/laplacian_core/clk_out1
    SLICE_X6Y126         FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/pixel_reg_x_reg[40]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y126         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.961 r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/pixel_reg_x_reg[40]/Q
                         net (fo=1, routed)           0.066     3.027                         gen_image_statistics.image_statistics_core/laplacian_core/pixel_5_shift_reg/Q[0]
    SLICE_X6Y127         FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/pixel_5_shift_reg/shift_reg_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.224     2.542                         gen_image_statistics.image_statistics_core/laplacian_core/pixel_5_shift_reg/clk_out1
    SLICE_X6Y127         FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/pixel_5_shift_reg/shift_reg_reg[0][0]/C
                         clock pessimism              0.410     2.952                           
    SLICE_X6Y127         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.014    pblock_1               gen_image_statistics.image_statistics_core/laplacian_core/pixel_5_shift_reg/shift_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.014                           
                         arrival time                           3.027                           
  -------------------------------------------------------------------
                         slack                                  0.014                           

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_1/gen_subsample.input_sipo_reg/pixel_counter_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            lossy_comp_core/core_1/gen_subsample.input_sipo_reg/pixel_counter_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.081ns (44.019%)  route 0.103ns (55.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Net Delay (Source):      1.066ns (routing 0.155ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.170ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.066     2.914                         lossy_comp_core/core_1/gen_subsample.input_sipo_reg/clk_out1
    SLICE_X11Y124        FDCE                                         r  pblock_1             lossy_comp_core/core_1/gen_subsample.input_sipo_reg/pixel_counter_x_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X11Y124        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.973 r  pblock_1             lossy_comp_core/core_1/gen_subsample.input_sipo_reg/pixel_counter_x_reg[8]/Q
                         net (fo=6, routed)           0.067     3.040                         lossy_comp_core/core_1/gen_subsample.input_sipo_reg/pixel_counter_x_reg_n_0_[8]
    SLICE_X12Y124        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     3.062 r  pblock_1             lossy_comp_core/core_1/gen_subsample.input_sipo_reg/pixel_counter_x[10]_i_1__1/O
                         net (fo=1, routed)           0.036     3.098                         lossy_comp_core/core_1/gen_subsample.input_sipo_reg/pixel_counter_x[10]_i_1__1_n_0
    SLICE_X12Y124        FDCE                                         r  pblock_1             lossy_comp_core/core_1/gen_subsample.input_sipo_reg/pixel_counter_x_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.243     2.561                         lossy_comp_core/core_1/gen_subsample.input_sipo_reg/clk_out1
    SLICE_X12Y124        FDCE                                         r  pblock_1             lossy_comp_core/core_1/gen_subsample.input_sipo_reg/pixel_counter_x_reg[10]/C
                         clock pessimism              0.462     3.023                           
    SLICE_X12Y124        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.083    pblock_1               lossy_comp_core/core_1/gen_subsample.input_sipo_reg/pixel_counter_x_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.083                           
                         arrival time                           3.098                           
  -------------------------------------------------------------------
                         slack                                  0.016                           

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/gen_zigzag.zigzag_encode/input_pixel_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[578]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.060ns (23.904%)  route 0.191ns (76.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Net Delay (Source):      1.058ns (routing 0.155ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.170ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.058     2.906                         lossy_comp_core/core_2/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X14Y180        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/input_pixel_r_reg[18]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y180        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.966 r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/input_pixel_r_reg[18]/Q
                         net (fo=1, routed)           0.191     3.157                         lossy_comp_core/core_2/gen_zigzag.zigzag_encode/input_pixel_r[18]
    SLICE_X18Y179        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[578]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.246     2.564                         lossy_comp_core/core_2/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X18Y179        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[578]/C
                         clock pessimism              0.516     3.080                           
    SLICE_X18Y179        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     3.142    pblock_1               lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[578]
  -------------------------------------------------------------------
                         required time                         -3.142                           
                         arrival time                           3.157                           
  -------------------------------------------------------------------
                         slack                                  0.016                           

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_0/gen_zigzag.zigzag_encode/pixel_bank_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            lossy_comp_core/core_0/gen_zigzag.zigzag_encode/pixel_bank_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.059ns (46.094%)  route 0.069ns (53.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Net Delay (Source):      1.085ns (routing 0.155ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.170ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.085     2.933                         lossy_comp_core/core_0/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X24Y176        FDCE                                         r  pblock_1             lossy_comp_core/core_0/gen_zigzag.zigzag_encode/pixel_bank_reg[123]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y176        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.992 r  pblock_1             lossy_comp_core/core_0/gen_zigzag.zigzag_encode/pixel_bank_reg[123]/Q
                         net (fo=2, routed)           0.069     3.061                         lossy_comp_core/core_0/gen_zigzag.zigzag_encode/data2[33]
    SLICE_X24Y177        FDCE                                         r  pblock_1             lossy_comp_core/core_0/gen_zigzag.zigzag_encode/pixel_bank_reg[43]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.256     2.574                         lossy_comp_core/core_0/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X24Y177        FDCE                                         r  pblock_1             lossy_comp_core/core_0/gen_zigzag.zigzag_encode/pixel_bank_reg[43]/C
                         clock pessimism              0.410     2.984                           
    SLICE_X24Y177        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.046    pblock_1               lossy_comp_core/core_0/gen_zigzag.zigzag_encode/pixel_bank_reg[43]
  -------------------------------------------------------------------
                         required time                         -3.046                           
                         arrival time                           3.061                           
  -------------------------------------------------------------------
                         slack                                  0.016                           

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_0/gen_zigzag.zigzag_encode/pixel_bank_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            lossy_comp_core/core_0/gen_zigzag.zigzag_encode/pixel_bank_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.239%)  route 0.070ns (54.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Net Delay (Source):      1.085ns (routing 0.155ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.170ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.085     2.933                         lossy_comp_core/core_0/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X23Y176        FDCE                                         r  pblock_1             lossy_comp_core/core_0/gen_zigzag.zigzag_encode/pixel_bank_reg[90]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X23Y176        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.991 r  pblock_1             lossy_comp_core/core_0/gen_zigzag.zigzag_encode/pixel_bank_reg[90]/Q
                         net (fo=2, routed)           0.070     3.062                         lossy_comp_core/core_0/gen_zigzag.zigzag_encode/data0[40]
    SLICE_X23Y177        FDCE                                         r  pblock_1             lossy_comp_core/core_0/gen_zigzag.zigzag_encode/pixel_bank_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.256     2.574                         lossy_comp_core/core_0/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X23Y177        FDCE                                         r  pblock_1             lossy_comp_core/core_0/gen_zigzag.zigzag_encode/pixel_bank_reg[10]/C
                         clock pessimism              0.410     2.984                           
    SLICE_X23Y177        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.046    pblock_1               lossy_comp_core/core_0/gen_zigzag.zigzag_encode/pixel_bank_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.046                           
                         arrival time                           3.062                           
  -------------------------------------------------------------------
                         slack                                  0.016                           

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[469]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[389]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.058ns (24.126%)  route 0.182ns (75.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Net Delay (Source):      1.079ns (routing 0.155ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.170ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.079     2.927                         lossy_comp_core/core_2/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X25Y180        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[469]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X25Y180        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.985 r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[469]/Q
                         net (fo=2, routed)           0.182     3.168                         lossy_comp_core/core_2/gen_zigzag.zigzag_encode/data7[9]
    SLICE_X23Y179        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[389]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.256     2.574                         lossy_comp_core/core_2/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X23Y179        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[389]/C
                         clock pessimism              0.516     3.090                           
    SLICE_X23Y179        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.152    pblock_1               lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[389]
  -------------------------------------------------------------------
                         required time                         -3.152                           
                         arrival time                           3.168                           
  -------------------------------------------------------------------
                         slack                                  0.016                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_mmcm
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.000       0.645      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.000       0.645      RAMB36_X2Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.000       0.645      RAMB36_X2Y32  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.000       0.645      RAMB36_X2Y33  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.000       0.645      RAMB36_X2Y35  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         2.000       0.710      BUFGCE_X0Y81  clocking_gen.sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         2.000       0.929      MMCM_X0Y3     clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         2.000       0.936      SLICE_X9Y134  gen_image_statistics.image_statistics_core/gradient_core/SRLC32E_inst/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         2.000       0.936      SLICE_X5Y126  gen_image_statistics.image_statistics_core/laplacian_core/SRLC32E_inst/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         2.000       0.936      SLICE_X9Y134  gen_image_statistics.image_statistics_core/statistics_core_gradient/var_valid_delay/shift_reg_reg[0][3]_srl4_gen_image_statistics.image_statistics_core_statistics_core_laplacian_var_valid_delay_shift_reg_reg_c_19/CLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X2Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X2Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X2Y32  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X2Y32  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X2Y33  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X2Y33  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X2Y35  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X2Y35  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X2Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X2Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X2Y32  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X2Y32  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X2Y33  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X2Y33  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X2Y35  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X2Y35  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_sys_clk_mmcm

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.776ns  (logic 0.565ns (9.774%)  route 5.211ns (90.226%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.025ns (routing 0.155ns, distribution 0.870ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        4.750     5.265                         lossy_comp_core/core_2/row_dct/layer_2_delay/ftdi_rstn_o_OBUF
    SLICE_X2Y138         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     5.315 r  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg[0][1]_i_1/O
                         net (fo=2, routed)           0.461     5.776                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X2Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.025     2.873                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X2Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.637ns  (logic 0.172ns (6.507%)  route 2.465ns (93.493%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.759ns (routing 0.108ns, distribution 0.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        2.262     2.412                         lossy_comp_core/core_2/row_dct/layer_2_delay/ftdi_rstn_o_OBUF
    SLICE_X2Y138         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     2.434 r  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg[0][1]_i_1/O
                         net (fo=2, routed)           0.203     2.637                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X2Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.759     1.429                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X2Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  clk_out1_sys_clk_mmcm

Max Delay          9816 Endpoints
Min Delay          9816 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDSE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.396ns  (logic 0.080ns (20.218%)  route 0.316ns (79.782%))
  Logic Levels:           0  
  Clock Path Skew:        1.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.738ns (routing 0.001ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.155ns, distribution 0.856ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.738     1.654                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y142         FDSE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y142         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.734 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=37, routed)          0.316     2.050                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X0Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.011     2.859                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X0Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_recieve_o_reg/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_memory/reciever_ready_wr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.061ns  (logic 0.080ns (7.540%)  route 0.981ns (92.460%))
  Logic Levels:           0  
  Clock Path Skew:        1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.922ns
    Source Clock Delay      (SCD):    1.668ns = ( 6.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.752ns (routing 0.001ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.155ns, distribution 0.919ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.752     6.668                         ft600_send_recv/CLK
    SLICE_X1Y153         FDCE                                         r  pblock_1             ft600_send_recv/ready_to_recieve_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     6.748 r  pblock_1             ft600_send_recv/ready_to_recieve_o_reg/Q
                         net (fo=71, routed)          0.981     7.729                         output_memory/ft600_ready_for_data
    SLICE_X28Y162        FDRE                                         r  pblock_1             output_memory/reciever_ready_wr_clk_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.074     2.922                         output_memory/clk_out1
    SLICE_X28Y162        FDRE                                         r  pblock_1             output_memory/reciever_ready_wr_clk_reg/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lossy_comp_core/core_2/quantizer/data_o_reg[77]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.978ns  (logic 0.132ns (4.432%)  route 2.846ns (95.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.155ns, distribution 0.909ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     1.647                         ft600_send_recv/CLK
    SLICE_X1Y154         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y154         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.727 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=12, routed)          1.616     3.343                         lossy_comp_core/core_2/data_in_valid_bufg_place_replica
    SLICE_X10Y193        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.395 f  pblock_1             lossy_comp_core/core_2/i_/i_/O
                         net (fo=547, routed)         1.230     4.625                         lossy_comp_core/core_2/quantizer/rst_i
    SLICE_X12Y179        FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/data_o_reg[77]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.064     2.913                         lossy_comp_core/core_2/quantizer/clk_out1
    SLICE_X12Y179        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_o_reg[77]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lossy_comp_core/core_2/quantizer/data_o_reg[78]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.978ns  (logic 0.132ns (4.432%)  route 2.846ns (95.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.155ns, distribution 0.909ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     1.647                         ft600_send_recv/CLK
    SLICE_X1Y154         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y154         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.727 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=12, routed)          1.616     3.343                         lossy_comp_core/core_2/data_in_valid_bufg_place_replica
    SLICE_X10Y193        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.395 f  pblock_1             lossy_comp_core/core_2/i_/i_/O
                         net (fo=547, routed)         1.230     4.625                         lossy_comp_core/core_2/quantizer/rst_i
    SLICE_X12Y179        FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/data_o_reg[78]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.064     2.913                         lossy_comp_core/core_2/quantizer/clk_out1
    SLICE_X12Y179        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_o_reg[78]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lossy_comp_core/core_2/quantizer/quantization_table/ram_data_adjusted_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.978ns  (logic 0.132ns (4.432%)  route 2.846ns (95.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.155ns, distribution 0.909ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     1.647                         ft600_send_recv/CLK
    SLICE_X1Y154         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y154         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.727 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=12, routed)          1.616     3.343                         lossy_comp_core/core_2/data_in_valid_bufg_place_replica
    SLICE_X10Y193        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.395 f  pblock_1             lossy_comp_core/core_2/i_/i_/O
                         net (fo=547, routed)         1.230     4.625                         lossy_comp_core/core_2/quantizer/quantization_table/rst_i
    SLICE_X12Y179        FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_data_adjusted_reg[1][1]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.064     2.913                         lossy_comp_core/core_2/quantizer/quantization_table/clk_out1
    SLICE_X12Y179        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_data_adjusted_reg[1][1]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lossy_comp_core/core_2/quantizer/quantization_table/quantization_table_o_reg[49]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.975ns  (logic 0.132ns (4.437%)  route 2.843ns (95.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.155ns, distribution 0.908ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     1.647                         ft600_send_recv/CLK
    SLICE_X1Y154         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y154         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.727 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=12, routed)          1.616     3.343                         lossy_comp_core/core_2/data_in_valid_bufg_place_replica
    SLICE_X10Y193        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.395 f  pblock_1             lossy_comp_core/core_2/i_/i_/O
                         net (fo=547, routed)         1.227     4.622                         lossy_comp_core/core_2/quantizer/quantization_table/rst_i
    SLICE_X12Y179        FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/quantization_table_o_reg[49]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.063     2.912                         lossy_comp_core/core_2/quantizer/quantization_table/clk_out1
    SLICE_X12Y179        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/quantization_table_o_reg[49]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lossy_comp_core/core_2/quantizer/quantization_table/quantization_table_o_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.968ns  (logic 0.132ns (4.447%)  route 2.836ns (95.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.155ns, distribution 0.911ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     1.647                         ft600_send_recv/CLK
    SLICE_X1Y154         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y154         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.727 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=12, routed)          1.616     3.343                         lossy_comp_core/core_2/data_in_valid_bufg_place_replica
    SLICE_X10Y193        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.395 f  pblock_1             lossy_comp_core/core_2/i_/i_/O
                         net (fo=547, routed)         1.220     4.615                         lossy_comp_core/core_2/quantizer/quantization_table/rst_i
    SLICE_X10Y177        FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/quantization_table_o_reg[17]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.066     2.914                         lossy_comp_core/core_2/quantizer/quantization_table/clk_out1
    SLICE_X10Y177        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/quantization_table_o_reg[17]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lossy_comp_core/core_2/quantizer/quantization_table/quantization_table_o_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 0.132ns (4.452%)  route 2.833ns (95.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     1.647                         ft600_send_recv/CLK
    SLICE_X1Y154         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y154         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.727 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=12, routed)          1.616     3.343                         lossy_comp_core/core_2/data_in_valid_bufg_place_replica
    SLICE_X10Y193        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.395 f  pblock_1             lossy_comp_core/core_2/i_/i_/O
                         net (fo=547, routed)         1.217     4.612                         lossy_comp_core/core_2/quantizer/quantization_table/rst_i
    SLICE_X10Y177        FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/quantization_table_o_reg[16]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.065     2.913                         lossy_comp_core/core_2/quantizer/quantization_table/clk_out1
    SLICE_X10Y177        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/quantization_table_o_reg[16]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[67][0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.961ns  (logic 0.132ns (4.458%)  route 2.829ns (95.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.155ns, distribution 0.898ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     1.647                         ft600_send_recv/CLK
    SLICE_X1Y154         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y154         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.727 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=12, routed)          1.616     3.343                         lossy_comp_core/core_2/data_in_valid_bufg_place_replica
    SLICE_X10Y193        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.395 f  pblock_1             lossy_comp_core/core_2/i_/i_/O
                         net (fo=547, routed)         1.213     4.609                         lossy_comp_core/core_2/quantizer/data_reg/rst_i
    SLICE_X9Y178         FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[67][0]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.053     2.901                         lossy_comp_core/core_2/quantizer/data_reg/clk_out1
    SLICE_X9Y178         FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[67][0]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[67][1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.961ns  (logic 0.132ns (4.458%)  route 2.829ns (95.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.155ns, distribution 0.898ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     1.647                         ft600_send_recv/CLK
    SLICE_X1Y154         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y154         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.727 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=12, routed)          1.616     3.343                         lossy_comp_core/core_2/data_in_valid_bufg_place_replica
    SLICE_X10Y193        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.395 f  pblock_1             lossy_comp_core/core_2/i_/i_/O
                         net (fo=547, routed)         1.213     4.609                         lossy_comp_core/core_2/quantizer/data_reg/rst_i
    SLICE_X9Y178         FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[67][1]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.053     2.901                         lossy_comp_core/core_2/quantizer/data_reg/clk_out1
    SLICE_X9Y178         FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[67][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.417ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.423ns (routing 0.000ns, distribution 0.423ns)
  Clock Net Delay (Destination): 0.746ns (routing 0.108ns, distribution 0.638ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.423     0.778                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y144         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.817 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.089     0.906                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X3Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.746     1.417                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.739ns (routing 0.108ns, distribution 0.631ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.422     0.777                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y143         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.816 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.098     0.914                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X2Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.739     1.410                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.738ns (routing 0.108ns, distribution 0.630ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.421     0.776                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X1Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y144         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.815 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.099     0.914                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.738     1.409                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.041ns (28.671%)  route 0.102ns (71.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.738ns (routing 0.108ns, distribution 0.630ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.421     0.776                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X1Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y144         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.817 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.102     0.919                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.738     1.409                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.040ns (23.669%)  route 0.129ns (76.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.108ns, distribution 0.640ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.422     0.777                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y143         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.817 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.129     0.946                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X2Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.748     1.419                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.941%)  route 0.131ns (77.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.744ns (routing 0.108ns, distribution 0.636ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.421     0.776                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y147         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y147         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.815 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.131     0.946                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X3Y147         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.744     1.415                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y147         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDSE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.039ns (22.493%)  route 0.134ns (77.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.747ns (routing 0.108ns, distribution 0.639ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.419     0.774                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y142         FDSE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y142         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.813 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=37, routed)          0.134     0.947                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X0Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.747     1.418                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X0Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.039ns (21.910%)  route 0.139ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.108ns, distribution 0.640ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.422     0.777                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y143         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.816 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.139     0.955                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X2Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.748     1.419                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.039ns (21.667%)  route 0.141ns (78.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.417ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.423ns (routing 0.000ns, distribution 0.423ns)
  Clock Net Delay (Destination): 0.746ns (routing 0.108ns, distribution 0.638ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.423     0.778                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y144         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.817 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.141     0.958                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X3Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.746     1.417                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.039ns (21.429%)  route 0.143ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.739ns (routing 0.108ns, distribution 0.631ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.422     0.777                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y143         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.816 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.143     0.959                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X2Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.739     1.410                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.627ns  (logic 0.565ns (10.033%)  route 5.062ns (89.967%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.652ns (routing 0.001ns, distribution 0.651ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        4.750     5.265                         lossy_comp_core/core_2/row_dct/layer_2_delay/ftdi_rstn_o_OBUF
    SLICE_X2Y138         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     5.315 r  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg[0][1]_i_1/O
                         net (fo=2, routed)           0.312     5.627                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X2Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.652     1.276                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X2Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.572ns  (logic 0.172ns (6.671%)  route 2.400ns (93.329%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        2.262     2.412                         lossy_comp_core/core_2/row_dct/layer_2_delay/ftdi_rstn_o_OBUF
    SLICE_X2Y138         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     2.434 r  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg[0][1]_i_1/O
                         net (fo=2, routed)           0.138     2.572                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X2Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.484     1.065                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X2Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  ftdi_clk

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.351ns  (logic 0.080ns (22.763%)  route 0.271ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        -1.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.186ns (routing 0.170ns, distribution 1.016ns)
  Clock Net Delay (Destination): 0.672ns (routing 0.001ns, distribution 0.671ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.186     2.504                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y141         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y141         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.584 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=67, routed)          0.271     2.855                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X5Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.672     1.296                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X5Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.731ns  (logic 0.277ns (16.004%)  route 1.454ns (83.996%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 6.256 - 5.000 ) 
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.171ns (routing 0.170ns, distribution 1.001ns)
  Clock Net Delay (Destination): 0.632ns (routing 0.001ns, distribution 0.631ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.171     2.489                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X1Y138         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y138         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.569 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.748     3.317                         output_memory/pixel_select
    SLICE_X3Y161         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     3.415 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.300     3.714                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y153         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.813 r  pblock_1             output_memory/temp_LED_data[0]_i_1/O
                         net (fo=2, routed)           0.406     4.219                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[0]
    SLICE_X0Y152         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.632     6.256                         ft600_send_recv/CLK
    SLICE_X0Y152         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 0.228ns (13.275%)  route 1.490ns (86.725%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 6.255 - 5.000 ) 
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.171ns (routing 0.170ns, distribution 1.001ns)
  Clock Net Delay (Destination): 0.631ns (routing 0.001ns, distribution 0.630ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.171     2.489                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X1Y138         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y138         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.569 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.748     3.317                         output_memory/pixel_select
    SLICE_X3Y161         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     3.415 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.302     3.717                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y153         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     3.767 r  pblock_1             output_memory/temp_LED_data[1]_i_1/O
                         net (fo=2, routed)           0.439     4.206                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[1]
    SLICE_X0Y151         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.631     6.255                         ft600_send_recv/CLK
    SLICE_X0Y151         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.717ns  (logic 0.275ns (16.016%)  route 1.442ns (83.984%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 6.265 - 5.000 ) 
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.171ns (routing 0.170ns, distribution 1.001ns)
  Clock Net Delay (Destination): 0.641ns (routing 0.001ns, distribution 0.640ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.171     2.489                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X1Y138         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y138         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.569 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.748     3.317                         output_memory/pixel_select
    SLICE_X3Y161         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     3.415 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.352     3.767                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y152         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.864 r  pblock_1             output_memory/temp_LED_data[2]_i_1/O
                         net (fo=2, routed)           0.342     4.206                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[2]
    SLICE_X2Y152         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.641     6.265                         ft600_send_recv/CLK
    SLICE_X2Y152         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ft600_send_recv/temp_LED_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.717ns  (logic 0.275ns (16.016%)  route 1.442ns (83.984%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 6.265 - 5.000 ) 
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.171ns (routing 0.170ns, distribution 1.001ns)
  Clock Net Delay (Destination): 0.641ns (routing 0.001ns, distribution 0.640ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.171     2.489                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X1Y138         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y138         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.569 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.748     3.317                         output_memory/pixel_select
    SLICE_X3Y161         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     3.415 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.352     3.767                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y152         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.864 r  pblock_1             output_memory/temp_LED_data[2]_i_1/O
                         net (fo=2, routed)           0.342     4.206                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[2]
    SLICE_X2Y152         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.641     6.265                         ft600_send_recv/CLK
    SLICE_X2Y152         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.601ns  (logic 0.302ns (18.863%)  route 1.299ns (81.137%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 6.257 - 5.000 ) 
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.171ns (routing 0.170ns, distribution 1.001ns)
  Clock Net Delay (Destination): 0.633ns (routing 0.001ns, distribution 0.632ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.171     2.489                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X1Y138         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y138         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.569 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.748     3.317                         output_memory/pixel_select
    SLICE_X3Y161         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     3.415 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.502     3.917                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X2Y150         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     4.041 r  pblock_1             output_memory/reg_ftdi_data_output[11]_i_1/O
                         net (fo=1, routed)           0.049     4.090                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[11]
    SLICE_X2Y150         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.633     6.257                         ft600_send_recv/CLK
    SLICE_X2Y150         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ft600_send_recv/temp_LED_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.599ns  (logic 0.275ns (17.195%)  route 1.324ns (82.805%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.171ns (routing 0.170ns, distribution 1.001ns)
  Clock Net Delay (Destination): 0.642ns (routing 0.001ns, distribution 0.641ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.171     2.489                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X1Y138         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y138         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.569 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.748     3.317                         output_memory/pixel_select
    SLICE_X3Y161         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     3.415 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.303     3.718                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y153         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.815 r  pblock_1             output_memory/temp_LED_data[3]_i_1/O
                         net (fo=2, routed)           0.273     4.088                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[3]
    SLICE_X2Y153         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.642     6.266                         ft600_send_recv/CLK
    SLICE_X2Y153         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.585ns  (logic 0.301ns (18.986%)  route 1.284ns (81.014%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 6.271 - 5.000 ) 
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.171ns (routing 0.170ns, distribution 1.001ns)
  Clock Net Delay (Destination): 0.647ns (routing 0.001ns, distribution 0.646ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.171     2.489                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X1Y138         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y138         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.569 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.748     3.317                         output_memory/pixel_select
    SLICE_X3Y161         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     3.415 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.486     3.901                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y149         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.024 r  pblock_1             output_memory/reg_ftdi_data_output[9]_i_1/O
                         net (fo=1, routed)           0.050     4.074                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[9]
    SLICE_X3Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.647     6.271                         ft600_send_recv/CLK
    SLICE_X3Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ft600_send_recv/temp_LED_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.583ns  (logic 0.277ns (17.504%)  route 1.306ns (82.496%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 6.267 - 5.000 ) 
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.171ns (routing 0.170ns, distribution 1.001ns)
  Clock Net Delay (Destination): 0.643ns (routing 0.001ns, distribution 0.642ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.171     2.489                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X1Y138         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y138         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.569 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.748     3.317                         output_memory/pixel_select
    SLICE_X3Y161         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     3.415 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.300     3.714                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y153         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.813 r  pblock_1             output_memory/temp_LED_data[0]_i_1/O
                         net (fo=2, routed)           0.258     4.071                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[0]
    SLICE_X1Y153         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.643     6.267                         ft600_send_recv/CLK
    SLICE_X1Y153         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.581ns  (logic 0.324ns (20.495%)  route 1.257ns (79.505%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 6.263 - 5.000 ) 
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.171ns (routing 0.170ns, distribution 1.001ns)
  Clock Net Delay (Destination): 0.639ns (routing 0.001ns, distribution 0.638ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.171     2.489                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X1Y138         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y138         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.569 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.748     3.317                         output_memory/pixel_select
    SLICE_X3Y161         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     3.415 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.459     3.873                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X2Y152         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     4.019 r  pblock_1             output_memory/reg_ftdi_data_output[10]_i_1/O
                         net (fo=1, routed)           0.050     4.069                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[10]
    SLICE_X2Y152         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.639     6.263                         ft600_send_recv/CLK
    SLICE_X2Y152         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[10]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.061ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.654ns (routing 0.096ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.654     1.666                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y146         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.705 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.103     1.808                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y147         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.481     1.061                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y147         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.041ns (25.331%)  route 0.121ns (74.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.664ns (routing 0.096ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.664     1.675                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y141         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y141         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.716 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=67, routed)          0.121     1.837                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X5Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.496     1.077                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X5Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.040ns (22.472%)  route 0.138ns (77.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.654ns (routing 0.096ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.654     1.666                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y146         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.706 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.138     1.844                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X4Y147         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.489     1.070                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y147         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.040ns (20.408%)  route 0.156ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.068ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.654ns (routing 0.096ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.654     1.666                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y146         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.706 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.156     1.862                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X1Y147         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.488     1.068                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y147         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.039ns (19.307%)  route 0.163ns (80.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.654ns (routing 0.096ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.654     1.666                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y146         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.705 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.163     1.868                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X1Y147         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.486     1.066                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y147         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.039ns (18.841%)  route 0.168ns (81.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.069ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.649ns (routing 0.096ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.649     1.661                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y148         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y148         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.700 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.168     1.868                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X3Y148         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.488     1.069                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y148         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.040ns (19.512%)  route 0.165ns (80.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.069ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.654ns (routing 0.096ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.654     1.666                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y146         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.706 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.165     1.871                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y148         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.488     1.069                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y148         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.041ns (19.340%)  route 0.171ns (80.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.068ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.650ns (routing 0.096ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.650     1.662                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y147         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y147         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.171     1.874                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X1Y147         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.488     1.068                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y147         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.039ns (16.456%)  route 0.198ns (83.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.654ns (routing 0.096ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.654     1.666                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y146         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.705 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.198     1.903                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X1Y147         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.486     1.066                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y147         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.039ns (15.918%)  route 0.206ns (84.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.654ns (routing 0.096ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.654     1.666                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y146         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.705 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.206     1.911                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X3Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.486     1.067                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ftdi_rstn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.835ns  (logic 1.452ns (21.244%)  route 5.383ns (78.756%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        5.383     5.897    ftdi_rstn_o_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.937     6.835 r  ftdi_rstn_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.835    ftdi_rstn_o
    E10                                                               r  ftdi_rstn_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ftdi_rstn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.045ns  (logic 0.579ns (19.001%)  route 2.466ns (80.999%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        2.466     2.616    ftdi_rstn_o_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.429     3.045 r  ftdi_rstn_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.045    ftdi_rstn_o
    E10                                                               r  ftdi_rstn_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.010ns  (logic 0.801ns (39.841%)  route 1.209ns (60.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.750ns (routing 0.001ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.750     6.666                         ft600_send_recv/CLK
    SLICE_X1Y153         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.742 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/Q
                         net (fo=1, routed)           1.209     7.951                         led_o_OBUF[3]
    G11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.725     8.676 r                       led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.676                         led_o[3]
    G11                                                               r                       led_o[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.008ns  (logic 0.794ns (39.545%)  route 1.214ns (60.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.750ns (routing 0.001ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.750     6.666                         ft600_send_recv/CLK
    SLICE_X1Y153         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.745 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/Q
                         net (fo=1, routed)           1.214     7.959                         led_o_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.715     8.674 r                       led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.674                         led_o[0]
    H11                                                               r                       led_o[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.998ns  (logic 0.791ns (39.601%)  route 1.207ns (60.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.750ns (routing 0.001ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.750     6.666                         ft600_send_recv/CLK
    SLICE_X1Y153         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     6.744 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/Q
                         net (fo=1, routed)           1.207     7.951                         led_o_OBUF[1]
    J11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.713     8.665 r                       led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.665                         led_o[1]
    J11                                                               r                       led_o[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.946ns  (logic 0.797ns (40.953%)  route 1.149ns (59.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.750ns (routing 0.001ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.750     6.666                         ft600_send_recv/CLK
    SLICE_X1Y153         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     6.742 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/Q
                         net (fo=1, routed)           1.149     7.891                         led_o_OBUF[2]
    J10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.721     8.612 r                       led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.612                         led_o[2]
    J10                                                               r                       led_o[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.925ns  (logic 0.422ns (45.648%)  route 0.503ns (54.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.419     5.774                         ft600_send_recv/CLK
    SLICE_X1Y153         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     5.811 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/Q
                         net (fo=1, routed)           0.503     6.314                         led_o_OBUF[2]
    J10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.385     6.699 r                       led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.699                         led_o[2]
    J10                                                               r                       led_o[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.417ns (43.664%)  route 0.538ns (56.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.419     5.774                         ft600_send_recv/CLK
    SLICE_X1Y153         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     5.813 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/Q
                         net (fo=1, routed)           0.538     6.351                         led_o_OBUF[1]
    J11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.378     6.729 r                       led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.729                         led_o[1]
    J11                                                               r                       led_o[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.959ns  (logic 0.419ns (43.673%)  route 0.540ns (56.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.419     5.774                         ft600_send_recv/CLK
    SLICE_X1Y153         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     5.813 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/Q
                         net (fo=1, routed)           0.540     6.353                         led_o_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.380     6.733 r                       led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.733                         led_o[0]
    H11                                                               r                       led_o[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.427ns (44.349%)  route 0.536ns (55.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.419     5.774                         ft600_send_recv/CLK
    SLICE_X1Y153         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y153         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     5.812 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/Q
                         net (fo=1, routed)           0.536     6.348                         led_o_OBUF[3]
    G11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.389     6.737 r                       led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.737                         led_o[3]
    G11                                                               r                       led_o[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_sys_clk_mmcm

Max Delay          6224 Endpoints
Min Delay          6224 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.740ns  (logic 0.644ns (8.314%)  route 7.096ns (91.686%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.058ns (routing 0.155ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        5.018     5.533                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X5Y124         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.634 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.260     6.894                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.922 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.818     7.740                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X5Y122         FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[13]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.058     2.906                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X5Y122         FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[13]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.740ns  (logic 0.644ns (8.314%)  route 7.096ns (91.686%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.058ns (routing 0.155ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        5.018     5.533                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X5Y124         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.634 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.260     6.894                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.922 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.818     7.740                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X5Y122         FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[14]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.058     2.906                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X5Y122         FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[14]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[61]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.740ns  (logic 0.644ns (8.314%)  route 7.096ns (91.686%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.058ns (routing 0.155ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        5.018     5.533                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X5Y124         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.634 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.260     6.894                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.922 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.818     7.740                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X5Y122         FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[61]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.058     2.906                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X5Y122         FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[61]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.740ns  (logic 0.644ns (8.314%)  route 7.096ns (91.686%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.058ns (routing 0.155ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        5.018     5.533                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X5Y124         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.634 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.260     6.894                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.922 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.818     7.740                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X5Y122         FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[8]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.058     2.906                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X5Y122         FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[8]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.740ns  (logic 0.644ns (8.314%)  route 7.096ns (91.686%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.058ns (routing 0.155ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        5.018     5.533                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X5Y124         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.634 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.260     6.894                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.922 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.818     7.740                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X5Y121         FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[11]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.058     2.906                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X5Y121         FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[11]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.740ns  (logic 0.644ns (8.314%)  route 7.096ns (91.686%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.058ns (routing 0.155ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        5.018     5.533                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X5Y124         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.634 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.260     6.894                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.922 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.818     7.740                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X5Y121         FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[12]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.058     2.906                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X5Y121         FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[12]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.740ns  (logic 0.644ns (8.314%)  route 7.096ns (91.686%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.058ns (routing 0.155ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        5.018     5.533                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X5Y124         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.634 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.260     6.894                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.922 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.818     7.740                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X5Y121         FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.058     2.906                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X5Y121         FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/pixel_counter_x_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.740ns  (logic 0.644ns (8.314%)  route 7.096ns (91.686%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.058ns (routing 0.155ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        5.018     5.533                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X5Y124         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.634 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.260     6.894                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.922 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.818     7.740                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X5Y121         FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/pixel_counter_x_reg[12]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.058     2.906                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X5Y121         FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/pixel_counter_x_reg[12]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/pixel_counter_x_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.740ns  (logic 0.644ns (8.314%)  route 7.096ns (91.686%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.058ns (routing 0.155ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        5.018     5.533                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X5Y124         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.634 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.260     6.894                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.922 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.818     7.740                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X5Y121         FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/pixel_counter_x_reg[13]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.058     2.906                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X5Y121         FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/pixel_counter_x_reg[13]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/pixel_counter_x_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.740ns  (logic 0.644ns (8.314%)  route 7.096ns (91.686%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.058ns (routing 0.155ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        5.018     5.533                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X5Y124         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.634 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.260     6.894                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.922 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.818     7.740                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X5Y121         FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/pixel_counter_x_reg[14]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       1.058     2.906                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X5Y121         FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/pixel_counter_x_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/data_o_reg[58]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.150ns (23.749%)  route 0.480ns (76.251%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.775ns (routing 0.108ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        0.480     0.630                         lossy_comp_core/core_2/row_dct/ftdi_rstn_o_OBUF
    SLICE_X10Y194        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[58]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.775     1.446                         lossy_comp_core/core_2/row_dct/clk_out1
    SLICE_X10Y194        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[58]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/data_o_reg[59]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.150ns (23.749%)  route 0.480ns (76.251%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.775ns (routing 0.108ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        0.480     0.630                         lossy_comp_core/core_2/row_dct/ftdi_rstn_o_OBUF
    SLICE_X10Y194        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[59]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.775     1.446                         lossy_comp_core/core_2/row_dct/clk_out1
    SLICE_X10Y194        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[59]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/data_o_reg[73]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.150ns (23.749%)  route 0.480ns (76.251%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.775ns (routing 0.108ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        0.480     0.630                         lossy_comp_core/core_2/row_dct/ftdi_rstn_o_OBUF
    SLICE_X10Y194        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[73]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.775     1.446                         lossy_comp_core/core_2/row_dct/clk_out1
    SLICE_X10Y194        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[73]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/data_o_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.150ns (22.485%)  route 0.516ns (77.515%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.786ns (routing 0.108ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        0.516     0.665                         lossy_comp_core/core_2/row_dct/ftdi_rstn_o_OBUF
    SLICE_X11Y190        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.786     1.456                         lossy_comp_core/core_2/row_dct/clk_out1
    SLICE_X11Y190        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[27]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/data_o_reg[38]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.150ns (22.485%)  route 0.516ns (77.515%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.786ns (routing 0.108ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        0.516     0.665                         lossy_comp_core/core_2/row_dct/ftdi_rstn_o_OBUF
    SLICE_X11Y190        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[38]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.786     1.456                         lossy_comp_core/core_2/row_dct/clk_out1
    SLICE_X11Y190        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[38]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/data_o_reg[78]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.150ns (22.485%)  route 0.516ns (77.515%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.786ns (routing 0.108ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        0.516     0.665                         lossy_comp_core/core_2/row_dct/ftdi_rstn_o_OBUF
    SLICE_X11Y190        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[78]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.786     1.456                         lossy_comp_core/core_2/row_dct/clk_out1
    SLICE_X11Y190        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[78]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[13][0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.150ns (22.485%)  route 0.516ns (77.515%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.782ns (routing 0.108ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        0.516     0.665                         lossy_comp_core/core_2/row_dct/layer_2_delay/ftdi_rstn_o_OBUF
    SLICE_X11Y190        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[13][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.782     1.452                         lossy_comp_core/core_2/row_dct/layer_2_delay/clk_out1
    SLICE_X11Y190        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[13][0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[13][1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.150ns (22.485%)  route 0.516ns (77.515%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.786ns (routing 0.108ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        0.516     0.665                         lossy_comp_core/core_2/row_dct/layer_2_delay/ftdi_rstn_o_OBUF
    SLICE_X11Y190        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[13][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.786     1.456                         lossy_comp_core/core_2/row_dct/layer_2_delay/clk_out1
    SLICE_X11Y190        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[13][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[14][0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.150ns (22.485%)  route 0.516ns (77.515%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.782ns (routing 0.108ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        0.516     0.665                         lossy_comp_core/core_2/row_dct/layer_2_delay/ftdi_rstn_o_OBUF
    SLICE_X11Y190        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[14][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.782     1.452                         lossy_comp_core/core_2/row_dct/layer_2_delay/clk_out1
    SLICE_X11Y190        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[14][0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[14][1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.150ns (22.485%)  route 0.516ns (77.515%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.786ns (routing 0.108ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        0.516     0.665                         lossy_comp_core/core_2/row_dct/layer_2_delay/ftdi_rstn_o_OBUF
    SLICE_X11Y190        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[14][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=14173, routed)       0.786     1.456                         lossy_comp_core/core_2/row_dct/layer_2_delay/clk_out1
    SLICE_X11Y190        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[14][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.366ns  (logic 0.616ns (11.472%)  route 4.750ns (88.528%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.650ns (routing 0.001ns, distribution 0.649ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        4.210     4.725                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt
    SLICE_X4Y149         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.826 r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=3, routed)           0.540     5.366                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ram_rstram_b
    SLICE_X4Y153         FDRE                                         r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.650     1.274                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X4Y153         FDRE                                         r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 0.616ns (11.614%)  route 4.684ns (88.386%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.687ns (routing 0.001ns, distribution 0.686ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        4.210     4.725                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt
    SLICE_X4Y149         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.826 r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=3, routed)           0.474     5.300                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y29         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.687     1.311                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y29         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.266ns  (logic 0.616ns (11.689%)  route 4.650ns (88.311%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.685ns (routing 0.001ns, distribution 0.684ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        4.210     4.725                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt
    SLICE_X4Y149         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.826 r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=3, routed)           0.440     5.266                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y30         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.685     1.309                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y30         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[1]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.932ns  (logic 0.515ns (10.433%)  route 4.417ns (89.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 6.255 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.631ns (routing 0.001ns, distribution 0.630ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        4.417     4.932                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X0Y151         FDCE                                         f  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.631     6.255                         ft600_send_recv/CLK
    SLICE_X0Y151         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/ftdi_be_tx_en_reg/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.908ns  (logic 0.515ns (10.485%)  route 4.393ns (89.515%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 6.268 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        4.393     4.908                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X1Y153         FDPE                                         f  pblock_1             ft600_send_recv/ftdi_be_tx_en_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.644     6.268                         ft600_send_recv/CLK
    SLICE_X1Y153         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_be_tx_en_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/ftdi_data_tx_en_reg/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.908ns  (logic 0.515ns (10.485%)  route 4.393ns (89.515%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 6.268 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        4.393     4.908                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X1Y153         FDPE                                         f  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.644     6.268                         ft600_send_recv/CLK
    SLICE_X1Y153         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/ready_to_recieve_delay_flag_reg/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.908ns  (logic 0.515ns (10.485%)  route 4.393ns (89.515%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 6.268 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        4.393     4.908                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X1Y153         FDCE                                         f  pblock_1             ft600_send_recv/ready_to_recieve_delay_flag_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.644     6.268                         ft600_send_recv/CLK
    SLICE_X1Y153         FDCE                                         r  pblock_1             ft600_send_recv/ready_to_recieve_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/ready_to_recieve_o_reg/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.908ns  (logic 0.515ns (10.485%)  route 4.393ns (89.515%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 6.268 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        4.393     4.908                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X1Y153         FDCE                                         f  pblock_1             ft600_send_recv/ready_to_recieve_o_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.644     6.268                         ft600_send_recv/CLK
    SLICE_X1Y153         FDCE                                         r  pblock_1             ft600_send_recv/ready_to_recieve_o_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_be_output_reg[0]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.908ns  (logic 0.515ns (10.485%)  route 4.393ns (89.515%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 6.268 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        4.393     4.908                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X1Y153         FDCE                                         f  pblock_1             ft600_send_recv/reg_ftdi_be_output_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.644     6.268                         ft600_send_recv/CLK
    SLICE_X1Y153         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_be_output_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_be_output_reg[1]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.908ns  (logic 0.515ns (10.485%)  route 4.393ns (89.515%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 6.268 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        4.393     4.908                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X1Y153         FDCE                                         f  pblock_1             ft600_send_recv/reg_ftdi_be_output_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.644     6.268                         ft600_send_recv/CLK
    SLICE_X1Y153         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_be_output_reg[1]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[10]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.150ns (10.111%)  route 1.330ns (89.889%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 6.093 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.512ns (routing 0.001ns, distribution 0.511ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        1.330     1.479                         output_memory/lopt
    SLICE_X27Y159        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.512     6.093                         output_memory/CLK
    SLICE_X27Y159        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[6]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.150ns (10.111%)  route 1.330ns (89.889%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns = ( 6.097 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.516ns (routing 0.001ns, distribution 0.515ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        1.330     1.479                         output_memory/lopt
    SLICE_X27Y159        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.516     6.097                         output_memory/CLK
    SLICE_X27Y159        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[7]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.150ns (10.111%)  route 1.330ns (89.889%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 6.093 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.512ns (routing 0.001ns, distribution 0.511ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        1.330     1.479                         output_memory/lopt
    SLICE_X27Y159        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.512     6.093                         output_memory/CLK
    SLICE_X27Y159        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[8]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.150ns (10.111%)  route 1.330ns (89.889%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 6.093 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.512ns (routing 0.001ns, distribution 0.511ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        1.330     1.479                         output_memory/lopt
    SLICE_X27Y159        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.512     6.093                         output_memory/CLK
    SLICE_X27Y159        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[9]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.150ns (10.111%)  route 1.330ns (89.889%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 6.093 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.512ns (routing 0.001ns, distribution 0.511ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        1.330     1.479                         output_memory/lopt
    SLICE_X27Y159        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.512     6.093                         output_memory/CLK
    SLICE_X27Y159        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[0]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.150ns (9.937%)  route 1.356ns (90.063%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns = ( 6.100 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.519ns (routing 0.001ns, distribution 0.518ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        1.356     1.505                         output_memory/lopt
    SLICE_X27Y158        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.519     6.100                         output_memory/CLK
    SLICE_X27Y158        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[1]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.150ns (9.937%)  route 1.356ns (90.063%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns = ( 6.100 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.519ns (routing 0.001ns, distribution 0.518ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        1.356     1.505                         output_memory/lopt
    SLICE_X27Y158        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.519     6.100                         output_memory/CLK
    SLICE_X27Y158        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[2]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.150ns (9.937%)  route 1.356ns (90.063%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns = ( 6.100 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.519ns (routing 0.001ns, distribution 0.518ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        1.356     1.505                         output_memory/lopt
    SLICE_X27Y158        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.519     6.100                         output_memory/CLK
    SLICE_X27Y158        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[3]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.150ns (9.937%)  route 1.356ns (90.063%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 6.096 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.515ns (routing 0.001ns, distribution 0.514ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        1.356     1.505                         output_memory/lopt
    SLICE_X27Y158        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.515     6.096                         output_memory/CLK
    SLICE_X27Y158        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[4]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.150ns (9.937%)  route 1.356ns (90.063%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 6.096 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.515ns (routing 0.001ns, distribution 0.514ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3395, routed)        1.356     1.505                         output_memory/lopt
    SLICE_X27Y158        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.515     6.096                         output_memory/CLK
    SLICE_X27Y158        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[4]/C  (IS_INVERTED)





