// Seed: 1475610189
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    output id_3,
    output id_4,
    input id_5,
    input logic id_6,
    input id_7,
    output logic id_8
);
  always @(posedge id_6 or posedge (id_1)) id_3 <= !(id_6);
endmodule
