INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.ip_user_files/bd/axi_test/ipshared/8f31/hdl/my_axi_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.ip_user_files/bd/axi_test/ipshared/8f31/hdl/my_axi_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.ip_user_files/bd/axi_test/ip/axi_test_my_axi_master_0_0/sim/axi_test_my_axi_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_test_my_axi_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.ip_user_files/bd/axi_test/ipshared/0288/hdl/my_axi_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_slave_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.ip_user_files/bd/axi_test/ipshared/0288/hdl/my_axi_slave_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_slave_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.ip_user_files/bd/axi_test/ip/axi_test_my_axi_slave_0_0/sim/axi_test_my_axi_slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_test_my_axi_slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.ip_user_files/bd/axi_test/ip/axi_test_clk_wiz_0/axi_test_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_test_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.ip_user_files/bd/axi_test/ip/axi_test_clk_wiz_0/axi_test_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_test_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.ip_user_files/bd/axi_test/sim/axi_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_test
INFO: [VRFC 10-311] analyzing module axi_test_my_axi_master_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1GDXFZR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.srcs/sources_1/bd/axi_test/hdl/axi_test_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_test_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.srcs/sim_1/new/axi_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_test_tb
