@W: MT530 :"c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v":124:4:124:9|Found inferred clock lzy_fsm_100|clk which controls 5 sequential elements including dataout. This clock has no specified timing constraint which may adversely impact design performance. 
