Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Apr 15 14:03:42 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_SAM/fir_SAM_ED97_7_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 Delay1No3_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 1.114ns (34.088%)  route 2.154ns (65.912%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 6.410 - 4.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 1.167ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.763ns (routing 1.060ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=12841, routed)       2.006     2.943    Delay1No3_instance/clk_IBUF_BUFG
    SLICE_X102Y310       FDCE                                         r  Delay1No3_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y310       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.022 r  Delay1No3_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.507     3.529    Delay1No2_instance/Y_reg[33]_0[0]
    SLICE_X103Y339       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     3.678 r  Delay1No2_instance/geqOp_carry_i_16/O
                         net (fo=1, routed)           0.009     3.687    Sum10_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X103Y339       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.877 r  Sum10_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.903    Sum10_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X103Y340       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.918 r  Sum10_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.944    Sum10_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X103Y341       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.996 r  Sum10_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.340     4.336    Delay1No2_instance/CO[0]
    SLICE_X102Y343       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.135     4.471 f  Delay1No2_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.301     4.772    Delay1No2_instance/Sum10_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X103Y342       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.869 f  Delay1No2_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.101     4.970    Delay1No2_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X103Y341       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     5.093 r  Delay1No2_instance/shiftedFracY_d1[45]_i_4/O
                         net (fo=31, routed)          0.417     5.510    Delay1No3_instance/Y_reg[23]_0
    SLICE_X102Y334       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     5.601 r  Delay1No3_instance/shiftedFracY_d1[7]_i_2/O
                         net (fo=4, routed)           0.063     5.664    Delay1No3_instance/shiftedFracY_d1_reg[38][6]
    SLICE_X102Y334       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     5.812 r  Delay1No3_instance/shiftedFracY_d1[7]_i_1/O
                         net (fo=2, routed)           0.314     6.126    Delay1No3_instance/level4__0[3]
    SLICE_X103Y334       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     6.161 r  Delay1No3_instance/shiftedFracY_d1[23]_i_1/O
                         net (fo=1, routed)           0.050     6.211    Sum10_impl_instance/FPAddSubOp_instance/D[12]
    SLICE_X103Y334       FDRE                                         r  Sum10_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=12841, routed)       1.763     6.410    Sum10_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X103Y334       FDRE                                         r  Sum10_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/C
                         clock pessimism              0.433     6.843    
                         clock uncertainty           -0.035     6.807    
    SLICE_X103Y334       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.832    Sum10_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                  0.621    




