// Seed: 2916535872
module module_0 (
    id_1
);
  input wire id_1;
  id_2 :
  assert property (@(posedge (-1) or posedge -1'b0) ^id_1(id_2, 1)) $display;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    id_10,
    output wand id_2,
    output tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri1 id_7,
    output wand id_8
);
  id_11(
      -1
  );
  module_0 modCall_1 (id_10);
  assign modCall_1.id_2 = 0;
  integer id_12;
  wire id_13;
  wire id_14;
endmodule
