
FLASH_F103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001658  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08001764  08001764  00011764  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080017a0  080017a0  0002003c  2**0
                  CONTENTS
  4 .ARM          00000000  080017a0  080017a0  0002003c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080017a0  080017a0  0002003c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080017a0  080017a0  000117a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080017a4  080017a4  000117a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000003c  20000000  080017a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000138  20000040  080017e4  00020040  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000178  080017e4  00020178  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020065  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003447  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001306  00000000  00000000  000234ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000004f0  00000000  00000000  000247f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000393  00000000  00000000  00024ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001670f  00000000  00000000  0002507b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00005fb0  00000000  00000000  0003b78a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007f6a8  00000000  00000000  0004173a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000011e0  00000000  00000000  000c0de4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  000c1fc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000040 	.word	0x20000040
 8000128:	00000000 	.word	0x00000000
 800012c:	0800174c 	.word	0x0800174c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000044 	.word	0x20000044
 8000148:	0800174c 	.word	0x0800174c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_frsub>:
 800015c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000160:	e002      	b.n	8000168 <__addsf3>
 8000162:	bf00      	nop

08000164 <__aeabi_fsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000168 <__addsf3>:
 8000168:	0042      	lsls	r2, r0, #1
 800016a:	bf1f      	itttt	ne
 800016c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000170:	ea92 0f03 	teqne	r2, r3
 8000174:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000178:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800017c:	d06a      	beq.n	8000254 <__addsf3+0xec>
 800017e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000182:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000186:	bfc1      	itttt	gt
 8000188:	18d2      	addgt	r2, r2, r3
 800018a:	4041      	eorgt	r1, r0
 800018c:	4048      	eorgt	r0, r1
 800018e:	4041      	eorgt	r1, r0
 8000190:	bfb8      	it	lt
 8000192:	425b      	neglt	r3, r3
 8000194:	2b19      	cmp	r3, #25
 8000196:	bf88      	it	hi
 8000198:	4770      	bxhi	lr
 800019a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800019e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001a2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4240      	negne	r0, r0
 80001aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001ae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001b2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001b6:	bf18      	it	ne
 80001b8:	4249      	negne	r1, r1
 80001ba:	ea92 0f03 	teq	r2, r3
 80001be:	d03f      	beq.n	8000240 <__addsf3+0xd8>
 80001c0:	f1a2 0201 	sub.w	r2, r2, #1
 80001c4:	fa41 fc03 	asr.w	ip, r1, r3
 80001c8:	eb10 000c 	adds.w	r0, r0, ip
 80001cc:	f1c3 0320 	rsb	r3, r3, #32
 80001d0:	fa01 f103 	lsl.w	r1, r1, r3
 80001d4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001d8:	d502      	bpl.n	80001e0 <__addsf3+0x78>
 80001da:	4249      	negs	r1, r1
 80001dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001e4:	d313      	bcc.n	800020e <__addsf3+0xa6>
 80001e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001ea:	d306      	bcc.n	80001fa <__addsf3+0x92>
 80001ec:	0840      	lsrs	r0, r0, #1
 80001ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f2:	f102 0201 	add.w	r2, r2, #1
 80001f6:	2afe      	cmp	r2, #254	; 0xfe
 80001f8:	d251      	bcs.n	800029e <__addsf3+0x136>
 80001fa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000202:	bf08      	it	eq
 8000204:	f020 0001 	biceq.w	r0, r0, #1
 8000208:	ea40 0003 	orr.w	r0, r0, r3
 800020c:	4770      	bx	lr
 800020e:	0049      	lsls	r1, r1, #1
 8000210:	eb40 0000 	adc.w	r0, r0, r0
 8000214:	3a01      	subs	r2, #1
 8000216:	bf28      	it	cs
 8000218:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800021c:	d2ed      	bcs.n	80001fa <__addsf3+0x92>
 800021e:	fab0 fc80 	clz	ip, r0
 8000222:	f1ac 0c08 	sub.w	ip, ip, #8
 8000226:	ebb2 020c 	subs.w	r2, r2, ip
 800022a:	fa00 f00c 	lsl.w	r0, r0, ip
 800022e:	bfaa      	itet	ge
 8000230:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000234:	4252      	neglt	r2, r2
 8000236:	4318      	orrge	r0, r3
 8000238:	bfbc      	itt	lt
 800023a:	40d0      	lsrlt	r0, r2
 800023c:	4318      	orrlt	r0, r3
 800023e:	4770      	bx	lr
 8000240:	f092 0f00 	teq	r2, #0
 8000244:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000248:	bf06      	itte	eq
 800024a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800024e:	3201      	addeq	r2, #1
 8000250:	3b01      	subne	r3, #1
 8000252:	e7b5      	b.n	80001c0 <__addsf3+0x58>
 8000254:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000258:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800025c:	bf18      	it	ne
 800025e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000262:	d021      	beq.n	80002a8 <__addsf3+0x140>
 8000264:	ea92 0f03 	teq	r2, r3
 8000268:	d004      	beq.n	8000274 <__addsf3+0x10c>
 800026a:	f092 0f00 	teq	r2, #0
 800026e:	bf08      	it	eq
 8000270:	4608      	moveq	r0, r1
 8000272:	4770      	bx	lr
 8000274:	ea90 0f01 	teq	r0, r1
 8000278:	bf1c      	itt	ne
 800027a:	2000      	movne	r0, #0
 800027c:	4770      	bxne	lr
 800027e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000282:	d104      	bne.n	800028e <__addsf3+0x126>
 8000284:	0040      	lsls	r0, r0, #1
 8000286:	bf28      	it	cs
 8000288:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000292:	bf3c      	itt	cc
 8000294:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000298:	4770      	bxcc	lr
 800029a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800029e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a6:	4770      	bx	lr
 80002a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002ac:	bf16      	itet	ne
 80002ae:	4608      	movne	r0, r1
 80002b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b4:	4601      	movne	r1, r0
 80002b6:	0242      	lsls	r2, r0, #9
 80002b8:	bf06      	itte	eq
 80002ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002be:	ea90 0f01 	teqeq	r0, r1
 80002c2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_ui2f>:
 80002c8:	f04f 0300 	mov.w	r3, #0
 80002cc:	e004      	b.n	80002d8 <__aeabi_i2f+0x8>
 80002ce:	bf00      	nop

080002d0 <__aeabi_i2f>:
 80002d0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002d4:	bf48      	it	mi
 80002d6:	4240      	negmi	r0, r0
 80002d8:	ea5f 0c00 	movs.w	ip, r0
 80002dc:	bf08      	it	eq
 80002de:	4770      	bxeq	lr
 80002e0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002e4:	4601      	mov	r1, r0
 80002e6:	f04f 0000 	mov.w	r0, #0
 80002ea:	e01c      	b.n	8000326 <__aeabi_l2f+0x2a>

080002ec <__aeabi_ul2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f04f 0300 	mov.w	r3, #0
 80002f8:	e00a      	b.n	8000310 <__aeabi_l2f+0x14>
 80002fa:	bf00      	nop

080002fc <__aeabi_l2f>:
 80002fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000300:	bf08      	it	eq
 8000302:	4770      	bxeq	lr
 8000304:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000308:	d502      	bpl.n	8000310 <__aeabi_l2f+0x14>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	ea5f 0c01 	movs.w	ip, r1
 8000314:	bf02      	ittt	eq
 8000316:	4684      	moveq	ip, r0
 8000318:	4601      	moveq	r1, r0
 800031a:	2000      	moveq	r0, #0
 800031c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000320:	bf08      	it	eq
 8000322:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000326:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800032a:	fabc f28c 	clz	r2, ip
 800032e:	3a08      	subs	r2, #8
 8000330:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000334:	db10      	blt.n	8000358 <__aeabi_l2f+0x5c>
 8000336:	fa01 fc02 	lsl.w	ip, r1, r2
 800033a:	4463      	add	r3, ip
 800033c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000340:	f1c2 0220 	rsb	r2, r2, #32
 8000344:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000348:	fa20 f202 	lsr.w	r2, r0, r2
 800034c:	eb43 0002 	adc.w	r0, r3, r2
 8000350:	bf08      	it	eq
 8000352:	f020 0001 	biceq.w	r0, r0, #1
 8000356:	4770      	bx	lr
 8000358:	f102 0220 	add.w	r2, r2, #32
 800035c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000368:	fa21 f202 	lsr.w	r2, r1, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000376:	4770      	bx	lr

08000378 <GetPage>:
 * This makes up 128 KB Flash Memory
 * FLASH_PAGE_SIZE should be able to get the size of the Page according to the controller
 * Address Memory usually use unsigned 32 bit integer
 */

static uint32_t GetPage(uint32_t address){
 8000378:	b480      	push	{r7}
 800037a:	b085      	sub	sp, #20
 800037c:	af00      	add	r7, sp, #0
 800037e:	6078      	str	r0, [r7, #4]
	for(int idx = 0;idx <128;idx ++){
 8000380:	2300      	movs	r3, #0
 8000382:	60fb      	str	r3, [r7, #12]
 8000384:	e016      	b.n	80003b4 <GetPage+0x3c>
		/* Page Boundary Check
		 * Starting Address of FLASH MEMORY - 0x0800 0000
		 */
		if( (address <(0x08000000 + FLASH_PAGE_SIZE*(idx+1)) ) && (address >= (0x08000000 + FLASH_PAGE_SIZE*idx))){
 8000386:	68fb      	ldr	r3, [r7, #12]
 8000388:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800038c:	3301      	adds	r3, #1
 800038e:	029b      	lsls	r3, r3, #10
 8000390:	687a      	ldr	r2, [r7, #4]
 8000392:	429a      	cmp	r2, r3
 8000394:	d20b      	bcs.n	80003ae <GetPage+0x36>
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800039c:	029b      	lsls	r3, r3, #10
 800039e:	687a      	ldr	r2, [r7, #4]
 80003a0:	429a      	cmp	r2, r3
 80003a2:	d304      	bcc.n	80003ae <GetPage+0x36>
			return (0x0800000 + FLASH_PAGE_SIZE*idx);
 80003a4:	68fb      	ldr	r3, [r7, #12]
 80003a6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80003aa:	029b      	lsls	r3, r3, #10
 80003ac:	e006      	b.n	80003bc <GetPage+0x44>
	for(int idx = 0;idx <128;idx ++){
 80003ae:	68fb      	ldr	r3, [r7, #12]
 80003b0:	3301      	adds	r3, #1
 80003b2:	60fb      	str	r3, [r7, #12]
 80003b4:	68fb      	ldr	r3, [r7, #12]
 80003b6:	2b7f      	cmp	r3, #127	; 0x7f
 80003b8:	dde5      	ble.n	8000386 <GetPage+0xe>
		}
	}
	return 0;
 80003ba:	2300      	movs	r3, #0
}
 80003bc:	4618      	mov	r0, r3
 80003be:	3714      	adds	r7, #20
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bc80      	pop	{r7}
 80003c4:	4770      	bx	lr

080003c6 <float2Bytes>:

/* Convert float into an array of four bytes (uint8_t)
 * Union allows you to store different data types in the same memory location
 * A float typically occupies << 4 bytes >>
 * */
void float2Bytes(uint8_t * ftoa_bytes_temp, float float_variable){
 80003c6:	b480      	push	{r7}
 80003c8:	b085      	sub	sp, #20
 80003ca:	af00      	add	r7, sp, #0
 80003cc:	6078      	str	r0, [r7, #4]
 80003ce:	6039      	str	r1, [r7, #0]
	union {
		float a;
		uint8_t bytes[4];
	} thing;

	thing.a = float_variable;
 80003d0:	683b      	ldr	r3, [r7, #0]
 80003d2:	60bb      	str	r3, [r7, #8]
	for(uint8_t i=0; i <4;i++){
 80003d4:	2300      	movs	r3, #0
 80003d6:	73fb      	strb	r3, [r7, #15]
 80003d8:	e00b      	b.n	80003f2 <float2Bytes+0x2c>
		//  Copying the individual bytes of the float into the output array.
		ftoa_bytes_temp[i] = thing.bytes[i];
 80003da:	7bfa      	ldrb	r2, [r7, #15]
 80003dc:	7bfb      	ldrb	r3, [r7, #15]
 80003de:	6879      	ldr	r1, [r7, #4]
 80003e0:	440b      	add	r3, r1
 80003e2:	3210      	adds	r2, #16
 80003e4:	443a      	add	r2, r7
 80003e6:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 80003ea:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=0; i <4;i++){
 80003ec:	7bfb      	ldrb	r3, [r7, #15]
 80003ee:	3301      	adds	r3, #1
 80003f0:	73fb      	strb	r3, [r7, #15]
 80003f2:	7bfb      	ldrb	r3, [r7, #15]
 80003f4:	2b03      	cmp	r3, #3
 80003f6:	d9f0      	bls.n	80003da <float2Bytes+0x14>
	}
}
 80003f8:	bf00      	nop
 80003fa:	bf00      	nop
 80003fc:	3714      	adds	r7, #20
 80003fe:	46bd      	mov	sp, r7
 8000400:	bc80      	pop	{r7}
 8000402:	4770      	bx	lr

08000404 <Bytes2float>:

float Bytes2float(uint8_t * ftoa_bytes_temp){
 8000404:	b480      	push	{r7}
 8000406:	b087      	sub	sp, #28
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
	union{
		float a;
		uint8_t bytes[4];
	} thing;

	for(uint8_t i=0;i<4;i++){
 800040c:	2300      	movs	r3, #0
 800040e:	75fb      	strb	r3, [r7, #23]
 8000410:	e00b      	b.n	800042a <Bytes2float+0x26>
		thing.bytes[i] = ftoa_bytes_temp[i];
 8000412:	7dfb      	ldrb	r3, [r7, #23]
 8000414:	687a      	ldr	r2, [r7, #4]
 8000416:	441a      	add	r2, r3
 8000418:	7dfb      	ldrb	r3, [r7, #23]
 800041a:	7812      	ldrb	r2, [r2, #0]
 800041c:	3318      	adds	r3, #24
 800041e:	443b      	add	r3, r7
 8000420:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t i=0;i<4;i++){
 8000424:	7dfb      	ldrb	r3, [r7, #23]
 8000426:	3301      	adds	r3, #1
 8000428:	75fb      	strb	r3, [r7, #23]
 800042a:	7dfb      	ldrb	r3, [r7, #23]
 800042c:	2b03      	cmp	r3, #3
 800042e:	d9f0      	bls.n	8000412 <Bytes2float+0xe>
	}

	float float_variable = thing.a;
 8000430:	68fb      	ldr	r3, [r7, #12]
 8000432:	613b      	str	r3, [r7, #16]
	return float_variable;
 8000434:	693b      	ldr	r3, [r7, #16]
}
 8000436:	4618      	mov	r0, r3
 8000438:	371c      	adds	r7, #28
 800043a:	46bd      	mov	sp, r7
 800043c:	bc80      	pop	{r7}
 800043e:	4770      	bx	lr

08000440 <Flash_Write_Data>:

uint32_t Flash_Write_Data(uint32_t StartPageAddress, uint32_t *Data, uint16_t numberofwords){
 8000440:	b5b0      	push	{r4, r5, r7, lr}
 8000442:	b08a      	sub	sp, #40	; 0x28
 8000444:	af00      	add	r7, sp, #0
 8000446:	60f8      	str	r0, [r7, #12]
 8000448:	60b9      	str	r1, [r7, #8]
 800044a:	4613      	mov	r3, r2
 800044c:	80fb      	strh	r3, [r7, #6]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t PAGEError;
	int sofar = 0;
 800044e:	2300      	movs	r3, #0
 8000450:	627b      	str	r3, [r7, #36]	; 0x24


	/* Unlock the flash to enable the flash control register access */
	HAL_FLASH_Unlock();
 8000452:	f000 fbd7 	bl	8000c04 <HAL_FLASH_Unlock>

	/* Erase the user Flash Area */

	uint32_t StartPage = GetPage(StartPageAddress);
 8000456:	68f8      	ldr	r0, [r7, #12]
 8000458:	f7ff ff8e 	bl	8000378 <GetPage>
 800045c:	6238      	str	r0, [r7, #32]
	uint32_t EndPageAdress = StartPageAddress + numberofwords*4;
 800045e:	88fb      	ldrh	r3, [r7, #6]
 8000460:	009b      	lsls	r3, r3, #2
 8000462:	461a      	mov	r2, r3
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	4413      	add	r3, r2
 8000468:	61fb      	str	r3, [r7, #28]
	uint32_t EndPage = GetPage(EndPageAdress);
 800046a:	69f8      	ldr	r0, [r7, #28]
 800046c:	f7ff ff84 	bl	8000378 <GetPage>
 8000470:	61b8      	str	r0, [r7, #24]

	/* Fill Erase Structure */
	EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8000472:	4b20      	ldr	r3, [pc, #128]	; (80004f4 <Flash_Write_Data+0xb4>)
 8000474:	2200      	movs	r2, #0
 8000476:	601a      	str	r2, [r3, #0]
	EraseInitStruct.PageAddress = StartPage;
 8000478:	4a1e      	ldr	r2, [pc, #120]	; (80004f4 <Flash_Write_Data+0xb4>)
 800047a:	6a3b      	ldr	r3, [r7, #32]
 800047c:	6093      	str	r3, [r2, #8]
	/* Calculate the number of pages to be erased and stores in NbPages */
	EraseInitStruct.NbPages     = ((EndPage - StartPage)/FLASH_PAGE_SIZE) +1;
 800047e:	69ba      	ldr	r2, [r7, #24]
 8000480:	6a3b      	ldr	r3, [r7, #32]
 8000482:	1ad3      	subs	r3, r2, r3
 8000484:	0a9b      	lsrs	r3, r3, #10
 8000486:	3301      	adds	r3, #1
 8000488:	4a1a      	ldr	r2, [pc, #104]	; (80004f4 <Flash_Write_Data+0xb4>)
 800048a:	60d3      	str	r3, [r2, #12]

	if(HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK){
 800048c:	f107 0314 	add.w	r3, r7, #20
 8000490:	4619      	mov	r1, r3
 8000492:	4818      	ldr	r0, [pc, #96]	; (80004f4 <Flash_Write_Data+0xb4>)
 8000494:	f000 fca8 	bl	8000de8 <HAL_FLASHEx_Erase>
 8000498:	4603      	mov	r3, r0
 800049a:	2b00      	cmp	r3, #0
 800049c:	d01f      	beq.n	80004de <Flash_Write_Data+0x9e>

		/*Error occurred while page erase.*/
		 return HAL_FLASH_GetError();
 800049e:	f000 fbe7 	bl	8000c70 <HAL_FLASH_GetError>
 80004a2:	4603      	mov	r3, r0
 80004a4:	e022      	b.n	80004ec <Flash_Write_Data+0xac>
	/* Program the user Flash area word by word*/
	while(sofar <numberofwords){
		/* Specifies word-level programming mode
		 * Increase by 4 to point to the next word address << assuming that word size if 4 bytes >>
		 */
		if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartPageAddress, Data[sofar]) == HAL_OK){
 80004a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004a8:	009b      	lsls	r3, r3, #2
 80004aa:	68ba      	ldr	r2, [r7, #8]
 80004ac:	4413      	add	r3, r2
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	2200      	movs	r2, #0
 80004b2:	461c      	mov	r4, r3
 80004b4:	4615      	mov	r5, r2
 80004b6:	4622      	mov	r2, r4
 80004b8:	462b      	mov	r3, r5
 80004ba:	68f9      	ldr	r1, [r7, #12]
 80004bc:	2002      	movs	r0, #2
 80004be:	f000 fb31 	bl	8000b24 <HAL_FLASH_Program>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d106      	bne.n	80004d6 <Flash_Write_Data+0x96>
			StartPageAddress += 4;
 80004c8:	68fb      	ldr	r3, [r7, #12]
 80004ca:	3304      	adds	r3, #4
 80004cc:	60fb      	str	r3, [r7, #12]
			sofar++;
 80004ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004d0:	3301      	adds	r3, #1
 80004d2:	627b      	str	r3, [r7, #36]	; 0x24
 80004d4:	e003      	b.n	80004de <Flash_Write_Data+0x9e>
		}else{
			/*  Error occurred while writing data in Flash memory */
			return HAL_FLASH_GetError();
 80004d6:	f000 fbcb 	bl	8000c70 <HAL_FLASH_GetError>
 80004da:	4603      	mov	r3, r0
 80004dc:	e006      	b.n	80004ec <Flash_Write_Data+0xac>
	while(sofar <numberofwords){
 80004de:	88fb      	ldrh	r3, [r7, #6]
 80004e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80004e2:	429a      	cmp	r2, r3
 80004e4:	dbdf      	blt.n	80004a6 <Flash_Write_Data+0x66>
	}

	/* Lock the Flash to disable the flash control register access
	 * Recommended to protect the FLASH MEMORY against possible unwanted operation
	 */
	HAL_FLASH_Lock();
 80004e6:	f000 fbb3 	bl	8000c50 <HAL_FLASH_Lock>

	return 0;
 80004ea:	2300      	movs	r3, #0
}
 80004ec:	4618      	mov	r0, r3
 80004ee:	3728      	adds	r7, #40	; 0x28
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bdb0      	pop	{r4, r5, r7, pc}
 80004f4:	20000060 	.word	0x20000060

080004f8 <Flash_Read_Data>:

void Flash_Read_Data(uint32_t StartPageAddress, uint32_t *RxBuf, uint16_t numberofwords){
 80004f8:	b480      	push	{r7}
 80004fa:	b085      	sub	sp, #20
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	60f8      	str	r0, [r7, #12]
 8000500:	60b9      	str	r1, [r7, #8]
 8000502:	4613      	mov	r3, r2
 8000504:	80fb      	strh	r3, [r7, #6]
	while(1){
		/* Start Address of the page , from where you want to start reading the data
		 * RxBuf - 32 bit array, where you want to store
		 */
		*RxBuf = *(__IO uint32_t *)StartPageAddress;
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	681a      	ldr	r2, [r3, #0]
 800050a:	68bb      	ldr	r3, [r7, #8]
 800050c:	601a      	str	r2, [r3, #0]
		StartPageAddress += 4;
 800050e:	68fb      	ldr	r3, [r7, #12]
 8000510:	3304      	adds	r3, #4
 8000512:	60fb      	str	r3, [r7, #12]
		RxBuf++;
 8000514:	68bb      	ldr	r3, [r7, #8]
 8000516:	3304      	adds	r3, #4
 8000518:	60bb      	str	r3, [r7, #8]
		if(!(numberofwords--)) break;
 800051a:	88fb      	ldrh	r3, [r7, #6]
 800051c:	1e5a      	subs	r2, r3, #1
 800051e:	80fa      	strh	r2, [r7, #6]
 8000520:	2b00      	cmp	r3, #0
 8000522:	d000      	beq.n	8000526 <Flash_Read_Data+0x2e>
		*RxBuf = *(__IO uint32_t *)StartPageAddress;
 8000524:	e7ef      	b.n	8000506 <Flash_Read_Data+0xe>
		if(!(numberofwords--)) break;
 8000526:	bf00      	nop
	}
}
 8000528:	bf00      	nop
 800052a:	3714      	adds	r7, #20
 800052c:	46bd      	mov	sp, r7
 800052e:	bc80      	pop	{r7}
 8000530:	4770      	bx	lr

08000532 <Convert_To_Str>:

void Convert_To_Str(uint32_t *Data, char *Buf){
 8000532:	b590      	push	{r4, r7, lr}
 8000534:	b085      	sub	sp, #20
 8000536:	af00      	add	r7, sp, #0
 8000538:	6078      	str	r0, [r7, #4]
 800053a:	6039      	str	r1, [r7, #0]
	int numberofbytes = ((strlen((char*)Data)/4) + ((strlen((char *)Data) %4) != 0 ))*4;
 800053c:	6878      	ldr	r0, [r7, #4]
 800053e:	f7ff fe05 	bl	800014c <strlen>
 8000542:	4603      	mov	r3, r0
 8000544:	089c      	lsrs	r4, r3, #2
 8000546:	6878      	ldr	r0, [r7, #4]
 8000548:	f7ff fe00 	bl	800014c <strlen>
 800054c:	4603      	mov	r3, r0
 800054e:	f003 0303 	and.w	r3, r3, #3
 8000552:	2b00      	cmp	r3, #0
 8000554:	bf14      	ite	ne
 8000556:	2301      	movne	r3, #1
 8000558:	2300      	moveq	r3, #0
 800055a:	b2db      	uxtb	r3, r3
 800055c:	4423      	add	r3, r4
 800055e:	009b      	lsls	r3, r3, #2
 8000560:	60bb      	str	r3, [r7, #8]

	for(int i=0; i<numberofbytes;i++){
 8000562:	2300      	movs	r3, #0
 8000564:	60fb      	str	r3, [r7, #12]
 8000566:	e01b      	b.n	80005a0 <Convert_To_Str+0x6e>
		Buf[i] = Data[i/4]>>(8*(i%4));
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	2b00      	cmp	r3, #0
 800056c:	da00      	bge.n	8000570 <Convert_To_Str+0x3e>
 800056e:	3303      	adds	r3, #3
 8000570:	109b      	asrs	r3, r3, #2
 8000572:	009b      	lsls	r3, r3, #2
 8000574:	687a      	ldr	r2, [r7, #4]
 8000576:	4413      	add	r3, r2
 8000578:	681a      	ldr	r2, [r3, #0]
 800057a:	68fb      	ldr	r3, [r7, #12]
 800057c:	4259      	negs	r1, r3
 800057e:	f003 0303 	and.w	r3, r3, #3
 8000582:	f001 0103 	and.w	r1, r1, #3
 8000586:	bf58      	it	pl
 8000588:	424b      	negpl	r3, r1
 800058a:	00db      	lsls	r3, r3, #3
 800058c:	fa22 f103 	lsr.w	r1, r2, r3
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	683a      	ldr	r2, [r7, #0]
 8000594:	4413      	add	r3, r2
 8000596:	b2ca      	uxtb	r2, r1
 8000598:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<numberofbytes;i++){
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	3301      	adds	r3, #1
 800059e:	60fb      	str	r3, [r7, #12]
 80005a0:	68fa      	ldr	r2, [r7, #12]
 80005a2:	68bb      	ldr	r3, [r7, #8]
 80005a4:	429a      	cmp	r2, r3
 80005a6:	dbdf      	blt.n	8000568 <Convert_To_Str+0x36>
	}
}
 80005a8:	bf00      	nop
 80005aa:	bf00      	nop
 80005ac:	3714      	adds	r7, #20
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd90      	pop	{r4, r7, pc}
	...

080005b4 <Flash_Write_NUM>:

void Flash_Write_NUM(uint32_t StartSectorAddress, float Num){
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
 80005bc:	6039      	str	r1, [r7, #0]
	float2Bytes(bytes_temp, Num);
 80005be:	6839      	ldr	r1, [r7, #0]
 80005c0:	4805      	ldr	r0, [pc, #20]	; (80005d8 <Flash_Write_NUM+0x24>)
 80005c2:	f7ff ff00 	bl	80003c6 <float2Bytes>

	Flash_Write_Data(StartSectorAddress, (uint32_t *)bytes_temp, 1);
 80005c6:	2201      	movs	r2, #1
 80005c8:	4903      	ldr	r1, [pc, #12]	; (80005d8 <Flash_Write_NUM+0x24>)
 80005ca:	6878      	ldr	r0, [r7, #4]
 80005cc:	f7ff ff38 	bl	8000440 <Flash_Write_Data>
}
 80005d0:	bf00      	nop
 80005d2:	3708      	adds	r7, #8
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	2000005c 	.word	0x2000005c

080005dc <Flash_Read_NUM>:

float Flash_Read_NUM(uint32_t StartSectorAddress){
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	uint8_t buffer[4];
	float value;

	Flash_Read_Data(StartSectorAddress, (uint32_t *) buffer, 1);
 80005e4:	f107 0308 	add.w	r3, r7, #8
 80005e8:	2201      	movs	r2, #1
 80005ea:	4619      	mov	r1, r3
 80005ec:	6878      	ldr	r0, [r7, #4]
 80005ee:	f7ff ff83 	bl	80004f8 <Flash_Read_Data>

	value = Bytes2float(buffer);
 80005f2:	f107 0308 	add.w	r3, r7, #8
 80005f6:	4618      	mov	r0, r3
 80005f8:	f7ff ff04 	bl	8000404 <Bytes2float>
 80005fc:	60f8      	str	r0, [r7, #12]
	return value;
 80005fe:	68fb      	ldr	r3, [r7, #12]
}
 8000600:	4618      	mov	r0, r3
 8000602:	3710      	adds	r7, #16
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b590      	push	{r4, r7, lr}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060e:	f000 f943 	bl	8000898 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000612:	f000 f869 	bl	80006e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000616:	f000 f8ad 	bl	8000774 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  Flash_Write_Data(0x08004410, (uint32_t *)data2, 9);
 800061a:	2209      	movs	r2, #9
 800061c:	4927      	ldr	r1, [pc, #156]	; (80006bc <main+0xb4>)
 800061e:	4828      	ldr	r0, [pc, #160]	; (80006c0 <main+0xb8>)
 8000620:	f7ff ff0e 	bl	8000440 <Flash_Write_Data>
  Flash_Read_Data(0x08004410, Rx_Data, 10);
 8000624:	220a      	movs	r2, #10
 8000626:	4927      	ldr	r1, [pc, #156]	; (80006c4 <main+0xbc>)
 8000628:	4825      	ldr	r0, [pc, #148]	; (80006c0 <main+0xb8>)
 800062a:	f7ff ff65 	bl	80004f8 <Flash_Read_Data>

  int numofwords = (strlen(data)/4) + ((strlen(data)%4)!=0);
 800062e:	4b26      	ldr	r3, [pc, #152]	; (80006c8 <main+0xc0>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4618      	mov	r0, r3
 8000634:	f7ff fd8a 	bl	800014c <strlen>
 8000638:	4603      	mov	r3, r0
 800063a:	089c      	lsrs	r4, r3, #2
 800063c:	4b22      	ldr	r3, [pc, #136]	; (80006c8 <main+0xc0>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4618      	mov	r0, r3
 8000642:	f7ff fd83 	bl	800014c <strlen>
 8000646:	4603      	mov	r3, r0
 8000648:	f003 0303 	and.w	r3, r3, #3
 800064c:	2b00      	cmp	r3, #0
 800064e:	bf14      	ite	ne
 8000650:	2301      	movne	r3, #1
 8000652:	2300      	moveq	r3, #0
 8000654:	b2db      	uxtb	r3, r3
 8000656:	4423      	add	r3, r4
 8000658:	607b      	str	r3, [r7, #4]
  Flash_Write_Data(0x08004810,(uint32_t *)data , numofwords);
 800065a:	4b1b      	ldr	r3, [pc, #108]	; (80006c8 <main+0xc0>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	687a      	ldr	r2, [r7, #4]
 8000660:	b292      	uxth	r2, r2
 8000662:	4619      	mov	r1, r3
 8000664:	4819      	ldr	r0, [pc, #100]	; (80006cc <main+0xc4>)
 8000666:	f7ff feeb 	bl	8000440 <Flash_Write_Data>
  Flash_Read_Data(0x08004810, Rx_Data, numofwords);
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	b29b      	uxth	r3, r3
 800066e:	461a      	mov	r2, r3
 8000670:	4914      	ldr	r1, [pc, #80]	; (80006c4 <main+0xbc>)
 8000672:	4816      	ldr	r0, [pc, #88]	; (80006cc <main+0xc4>)
 8000674:	f7ff ff40 	bl	80004f8 <Flash_Read_Data>
  Convert_To_Str(Rx_Data, string);
 8000678:	4915      	ldr	r1, [pc, #84]	; (80006d0 <main+0xc8>)
 800067a:	4812      	ldr	r0, [pc, #72]	; (80006c4 <main+0xbc>)
 800067c:	f7ff ff59 	bl	8000532 <Convert_To_Str>

  Flash_Write_NUM(0x08005C10, number);
 8000680:	4b14      	ldr	r3, [pc, #80]	; (80006d4 <main+0xcc>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4618      	mov	r0, r3
 8000686:	f7ff fe23 	bl	80002d0 <__aeabi_i2f>
 800068a:	4603      	mov	r3, r0
 800068c:	4619      	mov	r1, r3
 800068e:	4812      	ldr	r0, [pc, #72]	; (80006d8 <main+0xd0>)
 8000690:	f7ff ff90 	bl	80005b4 <Flash_Write_NUM>
  RxVal = Flash_Read_NUM(0x08005C10);
 8000694:	4810      	ldr	r0, [pc, #64]	; (80006d8 <main+0xd0>)
 8000696:	f7ff ffa1 	bl	80005dc <Flash_Read_NUM>
 800069a:	4603      	mov	r3, r0
 800069c:	4a0f      	ldr	r2, [pc, #60]	; (80006dc <main+0xd4>)
 800069e:	6013      	str	r3, [r2, #0]

  Flash_Write_NUM(0x08012000, val);
 80006a0:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <main+0xd8>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4619      	mov	r1, r3
 80006a6:	480f      	ldr	r0, [pc, #60]	; (80006e4 <main+0xdc>)
 80006a8:	f7ff ff84 	bl	80005b4 <Flash_Write_NUM>
  RxVal = Flash_Read_NUM(0x08012000);
 80006ac:	480d      	ldr	r0, [pc, #52]	; (80006e4 <main+0xdc>)
 80006ae:	f7ff ff95 	bl	80005dc <Flash_Read_NUM>
 80006b2:	4603      	mov	r3, r0
 80006b4:	4a09      	ldr	r2, [pc, #36]	; (80006dc <main+0xd4>)
 80006b6:	6013      	str	r3, [r2, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006b8:	e7fe      	b.n	80006b8 <main+0xb0>
 80006ba:	bf00      	nop
 80006bc:	20000004 	.word	0x20000004
 80006c0:	08004410 	.word	0x08004410
 80006c4:	20000070 	.word	0x20000070
 80006c8:	20000000 	.word	0x20000000
 80006cc:	08004810 	.word	0x08004810
 80006d0:	200000e8 	.word	0x200000e8
 80006d4:	20000028 	.word	0x20000028
 80006d8:	08005c10 	.word	0x08005c10
 80006dc:	2000014c 	.word	0x2000014c
 80006e0:	2000002c 	.word	0x2000002c
 80006e4:	08012000 	.word	0x08012000

080006e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b090      	sub	sp, #64	; 0x40
 80006ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ee:	f107 0318 	add.w	r3, r7, #24
 80006f2:	2228      	movs	r2, #40	; 0x28
 80006f4:	2100      	movs	r1, #0
 80006f6:	4618      	mov	r0, r3
 80006f8:	f000 fffc 	bl	80016f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006fc:	1d3b      	adds	r3, r7, #4
 80006fe:	2200      	movs	r2, #0
 8000700:	601a      	str	r2, [r3, #0]
 8000702:	605a      	str	r2, [r3, #4]
 8000704:	609a      	str	r2, [r3, #8]
 8000706:	60da      	str	r2, [r3, #12]
 8000708:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800070a:	2301      	movs	r3, #1
 800070c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800070e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000712:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000714:	2300      	movs	r3, #0
 8000716:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000718:	2301      	movs	r3, #1
 800071a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800071c:	2302      	movs	r3, #2
 800071e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000720:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000724:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000726:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800072a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800072c:	f107 0318 	add.w	r3, r7, #24
 8000730:	4618      	mov	r0, r3
 8000732:	f000 fc01 	bl	8000f38 <HAL_RCC_OscConfig>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800073c:	f000 f830 	bl	80007a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000740:	230f      	movs	r3, #15
 8000742:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000744:	2302      	movs	r3, #2
 8000746:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000748:	2300      	movs	r3, #0
 800074a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800074c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000750:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000752:	2300      	movs	r3, #0
 8000754:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000756:	1d3b      	adds	r3, r7, #4
 8000758:	2102      	movs	r1, #2
 800075a:	4618      	mov	r0, r3
 800075c:	f000 fe6e 	bl	800143c <HAL_RCC_ClockConfig>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000766:	f000 f81b 	bl	80007a0 <Error_Handler>
  }
}
 800076a:	bf00      	nop
 800076c:	3740      	adds	r7, #64	; 0x40
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
	...

08000774 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800077a:	4b08      	ldr	r3, [pc, #32]	; (800079c <MX_GPIO_Init+0x28>)
 800077c:	699b      	ldr	r3, [r3, #24]
 800077e:	4a07      	ldr	r2, [pc, #28]	; (800079c <MX_GPIO_Init+0x28>)
 8000780:	f043 0320 	orr.w	r3, r3, #32
 8000784:	6193      	str	r3, [r2, #24]
 8000786:	4b05      	ldr	r3, [pc, #20]	; (800079c <MX_GPIO_Init+0x28>)
 8000788:	699b      	ldr	r3, [r3, #24]
 800078a:	f003 0320 	and.w	r3, r3, #32
 800078e:	607b      	str	r3, [r7, #4]
 8000790:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000792:	bf00      	nop
 8000794:	370c      	adds	r7, #12
 8000796:	46bd      	mov	sp, r7
 8000798:	bc80      	pop	{r7}
 800079a:	4770      	bx	lr
 800079c:	40021000 	.word	0x40021000

080007a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007a4:	b672      	cpsid	i
}
 80007a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007a8:	e7fe      	b.n	80007a8 <Error_Handler+0x8>
	...

080007ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80007b2:	4b0e      	ldr	r3, [pc, #56]	; (80007ec <HAL_MspInit+0x40>)
 80007b4:	699b      	ldr	r3, [r3, #24]
 80007b6:	4a0d      	ldr	r2, [pc, #52]	; (80007ec <HAL_MspInit+0x40>)
 80007b8:	f043 0301 	orr.w	r3, r3, #1
 80007bc:	6193      	str	r3, [r2, #24]
 80007be:	4b0b      	ldr	r3, [pc, #44]	; (80007ec <HAL_MspInit+0x40>)
 80007c0:	699b      	ldr	r3, [r3, #24]
 80007c2:	f003 0301 	and.w	r3, r3, #1
 80007c6:	607b      	str	r3, [r7, #4]
 80007c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ca:	4b08      	ldr	r3, [pc, #32]	; (80007ec <HAL_MspInit+0x40>)
 80007cc:	69db      	ldr	r3, [r3, #28]
 80007ce:	4a07      	ldr	r2, [pc, #28]	; (80007ec <HAL_MspInit+0x40>)
 80007d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007d4:	61d3      	str	r3, [r2, #28]
 80007d6:	4b05      	ldr	r3, [pc, #20]	; (80007ec <HAL_MspInit+0x40>)
 80007d8:	69db      	ldr	r3, [r3, #28]
 80007da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007de:	603b      	str	r3, [r7, #0]
 80007e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007e2:	bf00      	nop
 80007e4:	370c      	adds	r7, #12
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bc80      	pop	{r7}
 80007ea:	4770      	bx	lr
 80007ec:	40021000 	.word	0x40021000

080007f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007f4:	e7fe      	b.n	80007f4 <NMI_Handler+0x4>

080007f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007f6:	b480      	push	{r7}
 80007f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007fa:	e7fe      	b.n	80007fa <HardFault_Handler+0x4>

080007fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000800:	e7fe      	b.n	8000800 <MemManage_Handler+0x4>

08000802 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000802:	b480      	push	{r7}
 8000804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000806:	e7fe      	b.n	8000806 <BusFault_Handler+0x4>

08000808 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800080c:	e7fe      	b.n	800080c <UsageFault_Handler+0x4>

0800080e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800080e:	b480      	push	{r7}
 8000810:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000812:	bf00      	nop
 8000814:	46bd      	mov	sp, r7
 8000816:	bc80      	pop	{r7}
 8000818:	4770      	bx	lr

0800081a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800081a:	b480      	push	{r7}
 800081c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800081e:	bf00      	nop
 8000820:	46bd      	mov	sp, r7
 8000822:	bc80      	pop	{r7}
 8000824:	4770      	bx	lr

08000826 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000826:	b480      	push	{r7}
 8000828:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800082a:	bf00      	nop
 800082c:	46bd      	mov	sp, r7
 800082e:	bc80      	pop	{r7}
 8000830:	4770      	bx	lr

08000832 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000832:	b580      	push	{r7, lr}
 8000834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000836:	f000 f875 	bl	8000924 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800083a:	bf00      	nop
 800083c:	bd80      	pop	{r7, pc}

0800083e <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800083e:	b480      	push	{r7}
 8000840:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000842:	bf00      	nop
 8000844:	46bd      	mov	sp, r7
 8000846:	bc80      	pop	{r7}
 8000848:	4770      	bx	lr
	...

0800084c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800084c:	f7ff fff7 	bl	800083e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000850:	480b      	ldr	r0, [pc, #44]	; (8000880 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000852:	490c      	ldr	r1, [pc, #48]	; (8000884 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000854:	4a0c      	ldr	r2, [pc, #48]	; (8000888 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000856:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000858:	e002      	b.n	8000860 <LoopCopyDataInit>

0800085a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800085a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800085c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800085e:	3304      	adds	r3, #4

08000860 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000860:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000862:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000864:	d3f9      	bcc.n	800085a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000866:	4a09      	ldr	r2, [pc, #36]	; (800088c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000868:	4c09      	ldr	r4, [pc, #36]	; (8000890 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800086a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800086c:	e001      	b.n	8000872 <LoopFillZerobss>

0800086e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800086e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000870:	3204      	adds	r2, #4

08000872 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000872:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000874:	d3fb      	bcc.n	800086e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000876:	f000 ff45 	bl	8001704 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800087a:	f7ff fec5 	bl	8000608 <main>
  bx lr
 800087e:	4770      	bx	lr
  ldr r0, =_sdata
 8000880:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000884:	2000003c 	.word	0x2000003c
  ldr r2, =_sidata
 8000888:	080017a8 	.word	0x080017a8
  ldr r2, =_sbss
 800088c:	20000040 	.word	0x20000040
  ldr r4, =_ebss
 8000890:	20000178 	.word	0x20000178

08000894 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000894:	e7fe      	b.n	8000894 <ADC1_2_IRQHandler>
	...

08000898 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800089c:	4b08      	ldr	r3, [pc, #32]	; (80008c0 <HAL_Init+0x28>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a07      	ldr	r2, [pc, #28]	; (80008c0 <HAL_Init+0x28>)
 80008a2:	f043 0310 	orr.w	r3, r3, #16
 80008a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008a8:	2003      	movs	r0, #3
 80008aa:	f000 f907 	bl	8000abc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008ae:	200f      	movs	r0, #15
 80008b0:	f000 f808 	bl	80008c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008b4:	f7ff ff7a 	bl	80007ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008b8:	2300      	movs	r3, #0
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	40022000 	.word	0x40022000

080008c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008cc:	4b12      	ldr	r3, [pc, #72]	; (8000918 <HAL_InitTick+0x54>)
 80008ce:	681a      	ldr	r2, [r3, #0]
 80008d0:	4b12      	ldr	r3, [pc, #72]	; (800091c <HAL_InitTick+0x58>)
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	4619      	mov	r1, r3
 80008d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008da:	fbb3 f3f1 	udiv	r3, r3, r1
 80008de:	fbb2 f3f3 	udiv	r3, r2, r3
 80008e2:	4618      	mov	r0, r3
 80008e4:	f000 f911 	bl	8000b0a <HAL_SYSTICK_Config>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008ee:	2301      	movs	r3, #1
 80008f0:	e00e      	b.n	8000910 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	2b0f      	cmp	r3, #15
 80008f6:	d80a      	bhi.n	800090e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008f8:	2200      	movs	r2, #0
 80008fa:	6879      	ldr	r1, [r7, #4]
 80008fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000900:	f000 f8e7 	bl	8000ad2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000904:	4a06      	ldr	r2, [pc, #24]	; (8000920 <HAL_InitTick+0x5c>)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800090a:	2300      	movs	r3, #0
 800090c:	e000      	b.n	8000910 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800090e:	2301      	movs	r3, #1
}
 8000910:	4618      	mov	r0, r3
 8000912:	3708      	adds	r7, #8
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	20000030 	.word	0x20000030
 800091c:	20000038 	.word	0x20000038
 8000920:	20000034 	.word	0x20000034

08000924 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000928:	4b05      	ldr	r3, [pc, #20]	; (8000940 <HAL_IncTick+0x1c>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	461a      	mov	r2, r3
 800092e:	4b05      	ldr	r3, [pc, #20]	; (8000944 <HAL_IncTick+0x20>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	4413      	add	r3, r2
 8000934:	4a03      	ldr	r2, [pc, #12]	; (8000944 <HAL_IncTick+0x20>)
 8000936:	6013      	str	r3, [r2, #0]
}
 8000938:	bf00      	nop
 800093a:	46bd      	mov	sp, r7
 800093c:	bc80      	pop	{r7}
 800093e:	4770      	bx	lr
 8000940:	20000038 	.word	0x20000038
 8000944:	20000150 	.word	0x20000150

08000948 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
  return uwTick;
 800094c:	4b02      	ldr	r3, [pc, #8]	; (8000958 <HAL_GetTick+0x10>)
 800094e:	681b      	ldr	r3, [r3, #0]
}
 8000950:	4618      	mov	r0, r3
 8000952:	46bd      	mov	sp, r7
 8000954:	bc80      	pop	{r7}
 8000956:	4770      	bx	lr
 8000958:	20000150 	.word	0x20000150

0800095c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800095c:	b480      	push	{r7}
 800095e:	b085      	sub	sp, #20
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	f003 0307 	and.w	r3, r3, #7
 800096a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800096c:	4b0c      	ldr	r3, [pc, #48]	; (80009a0 <__NVIC_SetPriorityGrouping+0x44>)
 800096e:	68db      	ldr	r3, [r3, #12]
 8000970:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000972:	68ba      	ldr	r2, [r7, #8]
 8000974:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000978:	4013      	ands	r3, r2
 800097a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000980:	68bb      	ldr	r3, [r7, #8]
 8000982:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000984:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000988:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800098c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800098e:	4a04      	ldr	r2, [pc, #16]	; (80009a0 <__NVIC_SetPriorityGrouping+0x44>)
 8000990:	68bb      	ldr	r3, [r7, #8]
 8000992:	60d3      	str	r3, [r2, #12]
}
 8000994:	bf00      	nop
 8000996:	3714      	adds	r7, #20
 8000998:	46bd      	mov	sp, r7
 800099a:	bc80      	pop	{r7}
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	e000ed00 	.word	0xe000ed00

080009a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009a8:	4b04      	ldr	r3, [pc, #16]	; (80009bc <__NVIC_GetPriorityGrouping+0x18>)
 80009aa:	68db      	ldr	r3, [r3, #12]
 80009ac:	0a1b      	lsrs	r3, r3, #8
 80009ae:	f003 0307 	and.w	r3, r3, #7
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bc80      	pop	{r7}
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	e000ed00 	.word	0xe000ed00

080009c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b083      	sub	sp, #12
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	4603      	mov	r3, r0
 80009c8:	6039      	str	r1, [r7, #0]
 80009ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	db0a      	blt.n	80009ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	b2da      	uxtb	r2, r3
 80009d8:	490c      	ldr	r1, [pc, #48]	; (8000a0c <__NVIC_SetPriority+0x4c>)
 80009da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009de:	0112      	lsls	r2, r2, #4
 80009e0:	b2d2      	uxtb	r2, r2
 80009e2:	440b      	add	r3, r1
 80009e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009e8:	e00a      	b.n	8000a00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	b2da      	uxtb	r2, r3
 80009ee:	4908      	ldr	r1, [pc, #32]	; (8000a10 <__NVIC_SetPriority+0x50>)
 80009f0:	79fb      	ldrb	r3, [r7, #7]
 80009f2:	f003 030f 	and.w	r3, r3, #15
 80009f6:	3b04      	subs	r3, #4
 80009f8:	0112      	lsls	r2, r2, #4
 80009fa:	b2d2      	uxtb	r2, r2
 80009fc:	440b      	add	r3, r1
 80009fe:	761a      	strb	r2, [r3, #24]
}
 8000a00:	bf00      	nop
 8000a02:	370c      	adds	r7, #12
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bc80      	pop	{r7}
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	e000e100 	.word	0xe000e100
 8000a10:	e000ed00 	.word	0xe000ed00

08000a14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b089      	sub	sp, #36	; 0x24
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	60f8      	str	r0, [r7, #12]
 8000a1c:	60b9      	str	r1, [r7, #8]
 8000a1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	f003 0307 	and.w	r3, r3, #7
 8000a26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a28:	69fb      	ldr	r3, [r7, #28]
 8000a2a:	f1c3 0307 	rsb	r3, r3, #7
 8000a2e:	2b04      	cmp	r3, #4
 8000a30:	bf28      	it	cs
 8000a32:	2304      	movcs	r3, #4
 8000a34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a36:	69fb      	ldr	r3, [r7, #28]
 8000a38:	3304      	adds	r3, #4
 8000a3a:	2b06      	cmp	r3, #6
 8000a3c:	d902      	bls.n	8000a44 <NVIC_EncodePriority+0x30>
 8000a3e:	69fb      	ldr	r3, [r7, #28]
 8000a40:	3b03      	subs	r3, #3
 8000a42:	e000      	b.n	8000a46 <NVIC_EncodePriority+0x32>
 8000a44:	2300      	movs	r3, #0
 8000a46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a48:	f04f 32ff 	mov.w	r2, #4294967295
 8000a4c:	69bb      	ldr	r3, [r7, #24]
 8000a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a52:	43da      	mvns	r2, r3
 8000a54:	68bb      	ldr	r3, [r7, #8]
 8000a56:	401a      	ands	r2, r3
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	fa01 f303 	lsl.w	r3, r1, r3
 8000a66:	43d9      	mvns	r1, r3
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a6c:	4313      	orrs	r3, r2
         );
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3724      	adds	r7, #36	; 0x24
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bc80      	pop	{r7}
 8000a76:	4770      	bx	lr

08000a78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	3b01      	subs	r3, #1
 8000a84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a88:	d301      	bcc.n	8000a8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	e00f      	b.n	8000aae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a8e:	4a0a      	ldr	r2, [pc, #40]	; (8000ab8 <SysTick_Config+0x40>)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	3b01      	subs	r3, #1
 8000a94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a96:	210f      	movs	r1, #15
 8000a98:	f04f 30ff 	mov.w	r0, #4294967295
 8000a9c:	f7ff ff90 	bl	80009c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000aa0:	4b05      	ldr	r3, [pc, #20]	; (8000ab8 <SysTick_Config+0x40>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000aa6:	4b04      	ldr	r3, [pc, #16]	; (8000ab8 <SysTick_Config+0x40>)
 8000aa8:	2207      	movs	r2, #7
 8000aaa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000aac:	2300      	movs	r3, #0
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	3708      	adds	r7, #8
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	e000e010 	.word	0xe000e010

08000abc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ac4:	6878      	ldr	r0, [r7, #4]
 8000ac6:	f7ff ff49 	bl	800095c <__NVIC_SetPriorityGrouping>
}
 8000aca:	bf00      	nop
 8000acc:	3708      	adds	r7, #8
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}

08000ad2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ad2:	b580      	push	{r7, lr}
 8000ad4:	b086      	sub	sp, #24
 8000ad6:	af00      	add	r7, sp, #0
 8000ad8:	4603      	mov	r3, r0
 8000ada:	60b9      	str	r1, [r7, #8]
 8000adc:	607a      	str	r2, [r7, #4]
 8000ade:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ae4:	f7ff ff5e 	bl	80009a4 <__NVIC_GetPriorityGrouping>
 8000ae8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000aea:	687a      	ldr	r2, [r7, #4]
 8000aec:	68b9      	ldr	r1, [r7, #8]
 8000aee:	6978      	ldr	r0, [r7, #20]
 8000af0:	f7ff ff90 	bl	8000a14 <NVIC_EncodePriority>
 8000af4:	4602      	mov	r2, r0
 8000af6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000afa:	4611      	mov	r1, r2
 8000afc:	4618      	mov	r0, r3
 8000afe:	f7ff ff5f 	bl	80009c0 <__NVIC_SetPriority>
}
 8000b02:	bf00      	nop
 8000b04:	3718      	adds	r7, #24
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}

08000b0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b0a:	b580      	push	{r7, lr}
 8000b0c:	b082      	sub	sp, #8
 8000b0e:	af00      	add	r7, sp, #0
 8000b10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b12:	6878      	ldr	r0, [r7, #4]
 8000b14:	f7ff ffb0 	bl	8000a78 <SysTick_Config>
 8000b18:	4603      	mov	r3, r0
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
	...

08000b24 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000b24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b26:	b087      	sub	sp, #28
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	60f8      	str	r0, [r7, #12]
 8000b2c:	60b9      	str	r1, [r7, #8]
 8000b2e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000b32:	2301      	movs	r3, #1
 8000b34:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8000b36:	2300      	movs	r3, #0
 8000b38:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000b3e:	4b2f      	ldr	r3, [pc, #188]	; (8000bfc <HAL_FLASH_Program+0xd8>)
 8000b40:	7e1b      	ldrb	r3, [r3, #24]
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d101      	bne.n	8000b4a <HAL_FLASH_Program+0x26>
 8000b46:	2302      	movs	r3, #2
 8000b48:	e054      	b.n	8000bf4 <HAL_FLASH_Program+0xd0>
 8000b4a:	4b2c      	ldr	r3, [pc, #176]	; (8000bfc <HAL_FLASH_Program+0xd8>)
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000b50:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000b54:	f000 f8b2 	bl	8000cbc <FLASH_WaitForLastOperation>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8000b5c:	7dfb      	ldrb	r3, [r7, #23]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d144      	bne.n	8000bec <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	2b01      	cmp	r3, #1
 8000b66:	d102      	bne.n	8000b6e <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8000b68:	2301      	movs	r3, #1
 8000b6a:	757b      	strb	r3, [r7, #21]
 8000b6c:	e007      	b.n	8000b7e <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	2b02      	cmp	r3, #2
 8000b72:	d102      	bne.n	8000b7a <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8000b74:	2302      	movs	r3, #2
 8000b76:	757b      	strb	r3, [r7, #21]
 8000b78:	e001      	b.n	8000b7e <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8000b7a:	2304      	movs	r3, #4
 8000b7c:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8000b7e:	2300      	movs	r3, #0
 8000b80:	75bb      	strb	r3, [r7, #22]
 8000b82:	e02d      	b.n	8000be0 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000b84:	7dbb      	ldrb	r3, [r7, #22]
 8000b86:	005a      	lsls	r2, r3, #1
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	eb02 0c03 	add.w	ip, r2, r3
 8000b8e:	7dbb      	ldrb	r3, [r7, #22]
 8000b90:	0119      	lsls	r1, r3, #4
 8000b92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000b96:	f1c1 0620 	rsb	r6, r1, #32
 8000b9a:	f1a1 0020 	sub.w	r0, r1, #32
 8000b9e:	fa22 f401 	lsr.w	r4, r2, r1
 8000ba2:	fa03 f606 	lsl.w	r6, r3, r6
 8000ba6:	4334      	orrs	r4, r6
 8000ba8:	fa23 f000 	lsr.w	r0, r3, r0
 8000bac:	4304      	orrs	r4, r0
 8000bae:	fa23 f501 	lsr.w	r5, r3, r1
 8000bb2:	b2a3      	uxth	r3, r4
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	4660      	mov	r0, ip
 8000bb8:	f000 f864 	bl	8000c84 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000bbc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000bc0:	f000 f87c 	bl	8000cbc <FLASH_WaitForLastOperation>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8000bc8:	4b0d      	ldr	r3, [pc, #52]	; (8000c00 <HAL_FLASH_Program+0xdc>)
 8000bca:	691b      	ldr	r3, [r3, #16]
 8000bcc:	4a0c      	ldr	r2, [pc, #48]	; (8000c00 <HAL_FLASH_Program+0xdc>)
 8000bce:	f023 0301 	bic.w	r3, r3, #1
 8000bd2:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8000bd4:	7dfb      	ldrb	r3, [r7, #23]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d107      	bne.n	8000bea <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8000bda:	7dbb      	ldrb	r3, [r7, #22]
 8000bdc:	3301      	adds	r3, #1
 8000bde:	75bb      	strb	r3, [r7, #22]
 8000be0:	7dba      	ldrb	r2, [r7, #22]
 8000be2:	7d7b      	ldrb	r3, [r7, #21]
 8000be4:	429a      	cmp	r2, r3
 8000be6:	d3cd      	bcc.n	8000b84 <HAL_FLASH_Program+0x60>
 8000be8:	e000      	b.n	8000bec <HAL_FLASH_Program+0xc8>
      {
        break;
 8000bea:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000bec:	4b03      	ldr	r3, [pc, #12]	; (8000bfc <HAL_FLASH_Program+0xd8>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	761a      	strb	r2, [r3, #24]

  return status;
 8000bf2:	7dfb      	ldrb	r3, [r7, #23]
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	371c      	adds	r7, #28
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bfc:	20000158 	.word	0x20000158
 8000c00:	40022000 	.word	0x40022000

08000c04 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000c0e:	4b0d      	ldr	r3, [pc, #52]	; (8000c44 <HAL_FLASH_Unlock+0x40>)
 8000c10:	691b      	ldr	r3, [r3, #16]
 8000c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d00d      	beq.n	8000c36 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000c1a:	4b0a      	ldr	r3, [pc, #40]	; (8000c44 <HAL_FLASH_Unlock+0x40>)
 8000c1c:	4a0a      	ldr	r2, [pc, #40]	; (8000c48 <HAL_FLASH_Unlock+0x44>)
 8000c1e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000c20:	4b08      	ldr	r3, [pc, #32]	; (8000c44 <HAL_FLASH_Unlock+0x40>)
 8000c22:	4a0a      	ldr	r2, [pc, #40]	; (8000c4c <HAL_FLASH_Unlock+0x48>)
 8000c24:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000c26:	4b07      	ldr	r3, [pc, #28]	; (8000c44 <HAL_FLASH_Unlock+0x40>)
 8000c28:	691b      	ldr	r3, [r3, #16]
 8000c2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8000c32:	2301      	movs	r3, #1
 8000c34:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8000c36:	79fb      	ldrb	r3, [r7, #7]
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bc80      	pop	{r7}
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	40022000 	.word	0x40022000
 8000c48:	45670123 	.word	0x45670123
 8000c4c:	cdef89ab 	.word	0xcdef89ab

08000c50 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000c54:	4b05      	ldr	r3, [pc, #20]	; (8000c6c <HAL_FLASH_Lock+0x1c>)
 8000c56:	691b      	ldr	r3, [r3, #16]
 8000c58:	4a04      	ldr	r2, [pc, #16]	; (8000c6c <HAL_FLASH_Lock+0x1c>)
 8000c5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c5e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8000c60:	2300      	movs	r3, #0
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bc80      	pop	{r7}
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	40022000 	.word	0x40022000

08000c70 <HAL_FLASH_GetError>:
  * @brief  Get the specific FLASH error flag.
  * @retval FLASH_ErrorCode The returned value can be:
  *            @ref FLASH_Error_Codes
  */
uint32_t HAL_FLASH_GetError(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8000c74:	4b02      	ldr	r3, [pc, #8]	; (8000c80 <HAL_FLASH_GetError+0x10>)
 8000c76:	69db      	ldr	r3, [r3, #28]
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bc80      	pop	{r7}
 8000c7e:	4770      	bx	lr
 8000c80:	20000158 	.word	0x20000158

08000c84 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	460b      	mov	r3, r1
 8000c8e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000c90:	4b08      	ldr	r3, [pc, #32]	; (8000cb4 <FLASH_Program_HalfWord+0x30>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000c96:	4b08      	ldr	r3, [pc, #32]	; (8000cb8 <FLASH_Program_HalfWord+0x34>)
 8000c98:	691b      	ldr	r3, [r3, #16]
 8000c9a:	4a07      	ldr	r2, [pc, #28]	; (8000cb8 <FLASH_Program_HalfWord+0x34>)
 8000c9c:	f043 0301 	orr.w	r3, r3, #1
 8000ca0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	887a      	ldrh	r2, [r7, #2]
 8000ca6:	801a      	strh	r2, [r3, #0]
}
 8000ca8:	bf00      	nop
 8000caa:	370c      	adds	r7, #12
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bc80      	pop	{r7}
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	20000158 	.word	0x20000158
 8000cb8:	40022000 	.word	0x40022000

08000cbc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b084      	sub	sp, #16
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8000cc4:	f7ff fe40 	bl	8000948 <HAL_GetTick>
 8000cc8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000cca:	e010      	b.n	8000cee <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cd2:	d00c      	beq.n	8000cee <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d007      	beq.n	8000cea <FLASH_WaitForLastOperation+0x2e>
 8000cda:	f7ff fe35 	bl	8000948 <HAL_GetTick>
 8000cde:	4602      	mov	r2, r0
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	1ad3      	subs	r3, r2, r3
 8000ce4:	687a      	ldr	r2, [r7, #4]
 8000ce6:	429a      	cmp	r2, r3
 8000ce8:	d201      	bcs.n	8000cee <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8000cea:	2303      	movs	r3, #3
 8000cec:	e025      	b.n	8000d3a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000cee:	4b15      	ldr	r3, [pc, #84]	; (8000d44 <FLASH_WaitForLastOperation+0x88>)
 8000cf0:	68db      	ldr	r3, [r3, #12]
 8000cf2:	f003 0301 	and.w	r3, r3, #1
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d1e8      	bne.n	8000ccc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8000cfa:	4b12      	ldr	r3, [pc, #72]	; (8000d44 <FLASH_WaitForLastOperation+0x88>)
 8000cfc:	68db      	ldr	r3, [r3, #12]
 8000cfe:	f003 0320 	and.w	r3, r3, #32
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d002      	beq.n	8000d0c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8000d06:	4b0f      	ldr	r3, [pc, #60]	; (8000d44 <FLASH_WaitForLastOperation+0x88>)
 8000d08:	2220      	movs	r2, #32
 8000d0a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000d0c:	4b0d      	ldr	r3, [pc, #52]	; (8000d44 <FLASH_WaitForLastOperation+0x88>)
 8000d0e:	68db      	ldr	r3, [r3, #12]
 8000d10:	f003 0310 	and.w	r3, r3, #16
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d10b      	bne.n	8000d30 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000d18:	4b0a      	ldr	r3, [pc, #40]	; (8000d44 <FLASH_WaitForLastOperation+0x88>)
 8000d1a:	69db      	ldr	r3, [r3, #28]
 8000d1c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d105      	bne.n	8000d30 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000d24:	4b07      	ldr	r3, [pc, #28]	; (8000d44 <FLASH_WaitForLastOperation+0x88>)
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d003      	beq.n	8000d38 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8000d30:	f000 f80a 	bl	8000d48 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8000d34:	2301      	movs	r3, #1
 8000d36:	e000      	b.n	8000d3a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8000d38:	2300      	movs	r3, #0
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3710      	adds	r7, #16
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	40022000 	.word	0x40022000

08000d48 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000d52:	4b23      	ldr	r3, [pc, #140]	; (8000de0 <FLASH_SetErrorCode+0x98>)
 8000d54:	68db      	ldr	r3, [r3, #12]
 8000d56:	f003 0310 	and.w	r3, r3, #16
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d009      	beq.n	8000d72 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8000d5e:	4b21      	ldr	r3, [pc, #132]	; (8000de4 <FLASH_SetErrorCode+0x9c>)
 8000d60:	69db      	ldr	r3, [r3, #28]
 8000d62:	f043 0302 	orr.w	r3, r3, #2
 8000d66:	4a1f      	ldr	r2, [pc, #124]	; (8000de4 <FLASH_SetErrorCode+0x9c>)
 8000d68:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	f043 0310 	orr.w	r3, r3, #16
 8000d70:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000d72:	4b1b      	ldr	r3, [pc, #108]	; (8000de0 <FLASH_SetErrorCode+0x98>)
 8000d74:	68db      	ldr	r3, [r3, #12]
 8000d76:	f003 0304 	and.w	r3, r3, #4
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d009      	beq.n	8000d92 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000d7e:	4b19      	ldr	r3, [pc, #100]	; (8000de4 <FLASH_SetErrorCode+0x9c>)
 8000d80:	69db      	ldr	r3, [r3, #28]
 8000d82:	f043 0301 	orr.w	r3, r3, #1
 8000d86:	4a17      	ldr	r2, [pc, #92]	; (8000de4 <FLASH_SetErrorCode+0x9c>)
 8000d88:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	f043 0304 	orr.w	r3, r3, #4
 8000d90:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8000d92:	4b13      	ldr	r3, [pc, #76]	; (8000de0 <FLASH_SetErrorCode+0x98>)
 8000d94:	69db      	ldr	r3, [r3, #28]
 8000d96:	f003 0301 	and.w	r3, r3, #1
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d00b      	beq.n	8000db6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8000d9e:	4b11      	ldr	r3, [pc, #68]	; (8000de4 <FLASH_SetErrorCode+0x9c>)
 8000da0:	69db      	ldr	r3, [r3, #28]
 8000da2:	f043 0304 	orr.w	r3, r3, #4
 8000da6:	4a0f      	ldr	r2, [pc, #60]	; (8000de4 <FLASH_SetErrorCode+0x9c>)
 8000da8:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000daa:	4b0d      	ldr	r3, [pc, #52]	; (8000de0 <FLASH_SetErrorCode+0x98>)
 8000dac:	69db      	ldr	r3, [r3, #28]
 8000dae:	4a0c      	ldr	r2, [pc, #48]	; (8000de0 <FLASH_SetErrorCode+0x98>)
 8000db0:	f023 0301 	bic.w	r3, r3, #1
 8000db4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	f240 1201 	movw	r2, #257	; 0x101
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	d106      	bne.n	8000dce <FLASH_SetErrorCode+0x86>
 8000dc0:	4b07      	ldr	r3, [pc, #28]	; (8000de0 <FLASH_SetErrorCode+0x98>)
 8000dc2:	69db      	ldr	r3, [r3, #28]
 8000dc4:	4a06      	ldr	r2, [pc, #24]	; (8000de0 <FLASH_SetErrorCode+0x98>)
 8000dc6:	f023 0301 	bic.w	r3, r3, #1
 8000dca:	61d3      	str	r3, [r2, #28]
}  
 8000dcc:	e002      	b.n	8000dd4 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000dce:	4a04      	ldr	r2, [pc, #16]	; (8000de0 <FLASH_SetErrorCode+0x98>)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	60d3      	str	r3, [r2, #12]
}  
 8000dd4:	bf00      	nop
 8000dd6:	370c      	adds	r7, #12
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bc80      	pop	{r7}
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	40022000 	.word	0x40022000
 8000de4:	20000158 	.word	0x20000158

08000de8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
 8000df4:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8000df6:	2300      	movs	r3, #0
 8000df8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000dfa:	4b2f      	ldr	r3, [pc, #188]	; (8000eb8 <HAL_FLASHEx_Erase+0xd0>)
 8000dfc:	7e1b      	ldrb	r3, [r3, #24]
 8000dfe:	2b01      	cmp	r3, #1
 8000e00:	d101      	bne.n	8000e06 <HAL_FLASHEx_Erase+0x1e>
 8000e02:	2302      	movs	r3, #2
 8000e04:	e053      	b.n	8000eae <HAL_FLASHEx_Erase+0xc6>
 8000e06:	4b2c      	ldr	r3, [pc, #176]	; (8000eb8 <HAL_FLASHEx_Erase+0xd0>)
 8000e08:	2201      	movs	r2, #1
 8000e0a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d116      	bne.n	8000e42 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000e14:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000e18:	f7ff ff50 	bl	8000cbc <FLASH_WaitForLastOperation>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d141      	bne.n	8000ea6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8000e22:	2001      	movs	r0, #1
 8000e24:	f000 f84c 	bl	8000ec0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000e28:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000e2c:	f7ff ff46 	bl	8000cbc <FLASH_WaitForLastOperation>
 8000e30:	4603      	mov	r3, r0
 8000e32:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8000e34:	4b21      	ldr	r3, [pc, #132]	; (8000ebc <HAL_FLASHEx_Erase+0xd4>)
 8000e36:	691b      	ldr	r3, [r3, #16]
 8000e38:	4a20      	ldr	r2, [pc, #128]	; (8000ebc <HAL_FLASHEx_Erase+0xd4>)
 8000e3a:	f023 0304 	bic.w	r3, r3, #4
 8000e3e:	6113      	str	r3, [r2, #16]
 8000e40:	e031      	b.n	8000ea6 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000e42:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000e46:	f7ff ff39 	bl	8000cbc <FLASH_WaitForLastOperation>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d12a      	bne.n	8000ea6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	f04f 32ff 	mov.w	r2, #4294967295
 8000e56:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	689b      	ldr	r3, [r3, #8]
 8000e5c:	60bb      	str	r3, [r7, #8]
 8000e5e:	e019      	b.n	8000e94 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8000e60:	68b8      	ldr	r0, [r7, #8]
 8000e62:	f000 f849 	bl	8000ef8 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000e66:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000e6a:	f7ff ff27 	bl	8000cbc <FLASH_WaitForLastOperation>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8000e72:	4b12      	ldr	r3, [pc, #72]	; (8000ebc <HAL_FLASHEx_Erase+0xd4>)
 8000e74:	691b      	ldr	r3, [r3, #16]
 8000e76:	4a11      	ldr	r2, [pc, #68]	; (8000ebc <HAL_FLASHEx_Erase+0xd4>)
 8000e78:	f023 0302 	bic.w	r3, r3, #2
 8000e7c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8000e7e:	7bfb      	ldrb	r3, [r7, #15]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d003      	beq.n	8000e8c <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	68ba      	ldr	r2, [r7, #8]
 8000e88:	601a      	str	r2, [r3, #0]
            break;
 8000e8a:	e00c      	b.n	8000ea6 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8000e8c:	68bb      	ldr	r3, [r7, #8]
 8000e8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000e92:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	68db      	ldr	r3, [r3, #12]
 8000e98:	029a      	lsls	r2, r3, #10
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	4413      	add	r3, r2
 8000ea0:	68ba      	ldr	r2, [r7, #8]
 8000ea2:	429a      	cmp	r2, r3
 8000ea4:	d3dc      	bcc.n	8000e60 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000ea6:	4b04      	ldr	r3, [pc, #16]	; (8000eb8 <HAL_FLASHEx_Erase+0xd0>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	761a      	strb	r2, [r3, #24]

  return status;
 8000eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	3710      	adds	r7, #16
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	20000158 	.word	0x20000158
 8000ebc:	40022000 	.word	0x40022000

08000ec0 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000ec8:	4b09      	ldr	r3, [pc, #36]	; (8000ef0 <FLASH_MassErase+0x30>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8000ece:	4b09      	ldr	r3, [pc, #36]	; (8000ef4 <FLASH_MassErase+0x34>)
 8000ed0:	691b      	ldr	r3, [r3, #16]
 8000ed2:	4a08      	ldr	r2, [pc, #32]	; (8000ef4 <FLASH_MassErase+0x34>)
 8000ed4:	f043 0304 	orr.w	r3, r3, #4
 8000ed8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000eda:	4b06      	ldr	r3, [pc, #24]	; (8000ef4 <FLASH_MassErase+0x34>)
 8000edc:	691b      	ldr	r3, [r3, #16]
 8000ede:	4a05      	ldr	r2, [pc, #20]	; (8000ef4 <FLASH_MassErase+0x34>)
 8000ee0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ee4:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8000ee6:	bf00      	nop
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bc80      	pop	{r7}
 8000eee:	4770      	bx	lr
 8000ef0:	20000158 	.word	0x20000158
 8000ef4:	40022000 	.word	0x40022000

08000ef8 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000f00:	4b0b      	ldr	r3, [pc, #44]	; (8000f30 <FLASH_PageErase+0x38>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8000f06:	4b0b      	ldr	r3, [pc, #44]	; (8000f34 <FLASH_PageErase+0x3c>)
 8000f08:	691b      	ldr	r3, [r3, #16]
 8000f0a:	4a0a      	ldr	r2, [pc, #40]	; (8000f34 <FLASH_PageErase+0x3c>)
 8000f0c:	f043 0302 	orr.w	r3, r3, #2
 8000f10:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8000f12:	4a08      	ldr	r2, [pc, #32]	; (8000f34 <FLASH_PageErase+0x3c>)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000f18:	4b06      	ldr	r3, [pc, #24]	; (8000f34 <FLASH_PageErase+0x3c>)
 8000f1a:	691b      	ldr	r3, [r3, #16]
 8000f1c:	4a05      	ldr	r2, [pc, #20]	; (8000f34 <FLASH_PageErase+0x3c>)
 8000f1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f22:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bc80      	pop	{r7}
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	20000158 	.word	0x20000158
 8000f34:	40022000 	.word	0x40022000

08000f38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d101      	bne.n	8000f4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f46:	2301      	movs	r3, #1
 8000f48:	e272      	b.n	8001430 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f003 0301 	and.w	r3, r3, #1
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	f000 8087 	beq.w	8001066 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f58:	4b92      	ldr	r3, [pc, #584]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f003 030c 	and.w	r3, r3, #12
 8000f60:	2b04      	cmp	r3, #4
 8000f62:	d00c      	beq.n	8000f7e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f64:	4b8f      	ldr	r3, [pc, #572]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f003 030c 	and.w	r3, r3, #12
 8000f6c:	2b08      	cmp	r3, #8
 8000f6e:	d112      	bne.n	8000f96 <HAL_RCC_OscConfig+0x5e>
 8000f70:	4b8c      	ldr	r3, [pc, #560]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f7c:	d10b      	bne.n	8000f96 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f7e:	4b89      	ldr	r3, [pc, #548]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d06c      	beq.n	8001064 <HAL_RCC_OscConfig+0x12c>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d168      	bne.n	8001064 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f92:	2301      	movs	r3, #1
 8000f94:	e24c      	b.n	8001430 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f9e:	d106      	bne.n	8000fae <HAL_RCC_OscConfig+0x76>
 8000fa0:	4b80      	ldr	r3, [pc, #512]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a7f      	ldr	r2, [pc, #508]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8000fa6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000faa:	6013      	str	r3, [r2, #0]
 8000fac:	e02e      	b.n	800100c <HAL_RCC_OscConfig+0xd4>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d10c      	bne.n	8000fd0 <HAL_RCC_OscConfig+0x98>
 8000fb6:	4b7b      	ldr	r3, [pc, #492]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	4a7a      	ldr	r2, [pc, #488]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8000fbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fc0:	6013      	str	r3, [r2, #0]
 8000fc2:	4b78      	ldr	r3, [pc, #480]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a77      	ldr	r2, [pc, #476]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8000fc8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fcc:	6013      	str	r3, [r2, #0]
 8000fce:	e01d      	b.n	800100c <HAL_RCC_OscConfig+0xd4>
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000fd8:	d10c      	bne.n	8000ff4 <HAL_RCC_OscConfig+0xbc>
 8000fda:	4b72      	ldr	r3, [pc, #456]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4a71      	ldr	r2, [pc, #452]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8000fe0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fe4:	6013      	str	r3, [r2, #0]
 8000fe6:	4b6f      	ldr	r3, [pc, #444]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a6e      	ldr	r2, [pc, #440]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8000fec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ff0:	6013      	str	r3, [r2, #0]
 8000ff2:	e00b      	b.n	800100c <HAL_RCC_OscConfig+0xd4>
 8000ff4:	4b6b      	ldr	r3, [pc, #428]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a6a      	ldr	r2, [pc, #424]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8000ffa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ffe:	6013      	str	r3, [r2, #0]
 8001000:	4b68      	ldr	r3, [pc, #416]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a67      	ldr	r2, [pc, #412]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8001006:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800100a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d013      	beq.n	800103c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001014:	f7ff fc98 	bl	8000948 <HAL_GetTick>
 8001018:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800101a:	e008      	b.n	800102e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800101c:	f7ff fc94 	bl	8000948 <HAL_GetTick>
 8001020:	4602      	mov	r2, r0
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	2b64      	cmp	r3, #100	; 0x64
 8001028:	d901      	bls.n	800102e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800102a:	2303      	movs	r3, #3
 800102c:	e200      	b.n	8001430 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800102e:	4b5d      	ldr	r3, [pc, #372]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001036:	2b00      	cmp	r3, #0
 8001038:	d0f0      	beq.n	800101c <HAL_RCC_OscConfig+0xe4>
 800103a:	e014      	b.n	8001066 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800103c:	f7ff fc84 	bl	8000948 <HAL_GetTick>
 8001040:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001042:	e008      	b.n	8001056 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001044:	f7ff fc80 	bl	8000948 <HAL_GetTick>
 8001048:	4602      	mov	r2, r0
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	2b64      	cmp	r3, #100	; 0x64
 8001050:	d901      	bls.n	8001056 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001052:	2303      	movs	r3, #3
 8001054:	e1ec      	b.n	8001430 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001056:	4b53      	ldr	r3, [pc, #332]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800105e:	2b00      	cmp	r3, #0
 8001060:	d1f0      	bne.n	8001044 <HAL_RCC_OscConfig+0x10c>
 8001062:	e000      	b.n	8001066 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001064:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f003 0302 	and.w	r3, r3, #2
 800106e:	2b00      	cmp	r3, #0
 8001070:	d063      	beq.n	800113a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001072:	4b4c      	ldr	r3, [pc, #304]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	f003 030c 	and.w	r3, r3, #12
 800107a:	2b00      	cmp	r3, #0
 800107c:	d00b      	beq.n	8001096 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800107e:	4b49      	ldr	r3, [pc, #292]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	f003 030c 	and.w	r3, r3, #12
 8001086:	2b08      	cmp	r3, #8
 8001088:	d11c      	bne.n	80010c4 <HAL_RCC_OscConfig+0x18c>
 800108a:	4b46      	ldr	r3, [pc, #280]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001092:	2b00      	cmp	r3, #0
 8001094:	d116      	bne.n	80010c4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001096:	4b43      	ldr	r3, [pc, #268]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 0302 	and.w	r3, r3, #2
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d005      	beq.n	80010ae <HAL_RCC_OscConfig+0x176>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	691b      	ldr	r3, [r3, #16]
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d001      	beq.n	80010ae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80010aa:	2301      	movs	r3, #1
 80010ac:	e1c0      	b.n	8001430 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010ae:	4b3d      	ldr	r3, [pc, #244]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	695b      	ldr	r3, [r3, #20]
 80010ba:	00db      	lsls	r3, r3, #3
 80010bc:	4939      	ldr	r1, [pc, #228]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 80010be:	4313      	orrs	r3, r2
 80010c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010c2:	e03a      	b.n	800113a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	691b      	ldr	r3, [r3, #16]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d020      	beq.n	800110e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010cc:	4b36      	ldr	r3, [pc, #216]	; (80011a8 <HAL_RCC_OscConfig+0x270>)
 80010ce:	2201      	movs	r2, #1
 80010d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d2:	f7ff fc39 	bl	8000948 <HAL_GetTick>
 80010d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010d8:	e008      	b.n	80010ec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010da:	f7ff fc35 	bl	8000948 <HAL_GetTick>
 80010de:	4602      	mov	r2, r0
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	d901      	bls.n	80010ec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80010e8:	2303      	movs	r3, #3
 80010ea:	e1a1      	b.n	8001430 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010ec:	4b2d      	ldr	r3, [pc, #180]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f003 0302 	and.w	r3, r3, #2
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d0f0      	beq.n	80010da <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010f8:	4b2a      	ldr	r3, [pc, #168]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	695b      	ldr	r3, [r3, #20]
 8001104:	00db      	lsls	r3, r3, #3
 8001106:	4927      	ldr	r1, [pc, #156]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8001108:	4313      	orrs	r3, r2
 800110a:	600b      	str	r3, [r1, #0]
 800110c:	e015      	b.n	800113a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800110e:	4b26      	ldr	r3, [pc, #152]	; (80011a8 <HAL_RCC_OscConfig+0x270>)
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001114:	f7ff fc18 	bl	8000948 <HAL_GetTick>
 8001118:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800111a:	e008      	b.n	800112e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800111c:	f7ff fc14 	bl	8000948 <HAL_GetTick>
 8001120:	4602      	mov	r2, r0
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	2b02      	cmp	r3, #2
 8001128:	d901      	bls.n	800112e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800112a:	2303      	movs	r3, #3
 800112c:	e180      	b.n	8001430 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800112e:	4b1d      	ldr	r3, [pc, #116]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f003 0302 	and.w	r3, r3, #2
 8001136:	2b00      	cmp	r3, #0
 8001138:	d1f0      	bne.n	800111c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f003 0308 	and.w	r3, r3, #8
 8001142:	2b00      	cmp	r3, #0
 8001144:	d03a      	beq.n	80011bc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d019      	beq.n	8001182 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800114e:	4b17      	ldr	r3, [pc, #92]	; (80011ac <HAL_RCC_OscConfig+0x274>)
 8001150:	2201      	movs	r2, #1
 8001152:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001154:	f7ff fbf8 	bl	8000948 <HAL_GetTick>
 8001158:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800115a:	e008      	b.n	800116e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800115c:	f7ff fbf4 	bl	8000948 <HAL_GetTick>
 8001160:	4602      	mov	r2, r0
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	2b02      	cmp	r3, #2
 8001168:	d901      	bls.n	800116e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800116a:	2303      	movs	r3, #3
 800116c:	e160      	b.n	8001430 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800116e:	4b0d      	ldr	r3, [pc, #52]	; (80011a4 <HAL_RCC_OscConfig+0x26c>)
 8001170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001172:	f003 0302 	and.w	r3, r3, #2
 8001176:	2b00      	cmp	r3, #0
 8001178:	d0f0      	beq.n	800115c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800117a:	2001      	movs	r0, #1
 800117c:	f000 fa9c 	bl	80016b8 <RCC_Delay>
 8001180:	e01c      	b.n	80011bc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001182:	4b0a      	ldr	r3, [pc, #40]	; (80011ac <HAL_RCC_OscConfig+0x274>)
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001188:	f7ff fbde 	bl	8000948 <HAL_GetTick>
 800118c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800118e:	e00f      	b.n	80011b0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001190:	f7ff fbda 	bl	8000948 <HAL_GetTick>
 8001194:	4602      	mov	r2, r0
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	2b02      	cmp	r3, #2
 800119c:	d908      	bls.n	80011b0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800119e:	2303      	movs	r3, #3
 80011a0:	e146      	b.n	8001430 <HAL_RCC_OscConfig+0x4f8>
 80011a2:	bf00      	nop
 80011a4:	40021000 	.word	0x40021000
 80011a8:	42420000 	.word	0x42420000
 80011ac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011b0:	4b92      	ldr	r3, [pc, #584]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 80011b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011b4:	f003 0302 	and.w	r3, r3, #2
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d1e9      	bne.n	8001190 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f003 0304 	and.w	r3, r3, #4
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	f000 80a6 	beq.w	8001316 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011ca:	2300      	movs	r3, #0
 80011cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011ce:	4b8b      	ldr	r3, [pc, #556]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 80011d0:	69db      	ldr	r3, [r3, #28]
 80011d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d10d      	bne.n	80011f6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011da:	4b88      	ldr	r3, [pc, #544]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 80011dc:	69db      	ldr	r3, [r3, #28]
 80011de:	4a87      	ldr	r2, [pc, #540]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 80011e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011e4:	61d3      	str	r3, [r2, #28]
 80011e6:	4b85      	ldr	r3, [pc, #532]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 80011e8:	69db      	ldr	r3, [r3, #28]
 80011ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ee:	60bb      	str	r3, [r7, #8]
 80011f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011f2:	2301      	movs	r3, #1
 80011f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011f6:	4b82      	ldr	r3, [pc, #520]	; (8001400 <HAL_RCC_OscConfig+0x4c8>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d118      	bne.n	8001234 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001202:	4b7f      	ldr	r3, [pc, #508]	; (8001400 <HAL_RCC_OscConfig+0x4c8>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a7e      	ldr	r2, [pc, #504]	; (8001400 <HAL_RCC_OscConfig+0x4c8>)
 8001208:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800120c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800120e:	f7ff fb9b 	bl	8000948 <HAL_GetTick>
 8001212:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001214:	e008      	b.n	8001228 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001216:	f7ff fb97 	bl	8000948 <HAL_GetTick>
 800121a:	4602      	mov	r2, r0
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	2b64      	cmp	r3, #100	; 0x64
 8001222:	d901      	bls.n	8001228 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001224:	2303      	movs	r3, #3
 8001226:	e103      	b.n	8001430 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001228:	4b75      	ldr	r3, [pc, #468]	; (8001400 <HAL_RCC_OscConfig+0x4c8>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001230:	2b00      	cmp	r3, #0
 8001232:	d0f0      	beq.n	8001216 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	2b01      	cmp	r3, #1
 800123a:	d106      	bne.n	800124a <HAL_RCC_OscConfig+0x312>
 800123c:	4b6f      	ldr	r3, [pc, #444]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 800123e:	6a1b      	ldr	r3, [r3, #32]
 8001240:	4a6e      	ldr	r2, [pc, #440]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 8001242:	f043 0301 	orr.w	r3, r3, #1
 8001246:	6213      	str	r3, [r2, #32]
 8001248:	e02d      	b.n	80012a6 <HAL_RCC_OscConfig+0x36e>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	68db      	ldr	r3, [r3, #12]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d10c      	bne.n	800126c <HAL_RCC_OscConfig+0x334>
 8001252:	4b6a      	ldr	r3, [pc, #424]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 8001254:	6a1b      	ldr	r3, [r3, #32]
 8001256:	4a69      	ldr	r2, [pc, #420]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 8001258:	f023 0301 	bic.w	r3, r3, #1
 800125c:	6213      	str	r3, [r2, #32]
 800125e:	4b67      	ldr	r3, [pc, #412]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 8001260:	6a1b      	ldr	r3, [r3, #32]
 8001262:	4a66      	ldr	r2, [pc, #408]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 8001264:	f023 0304 	bic.w	r3, r3, #4
 8001268:	6213      	str	r3, [r2, #32]
 800126a:	e01c      	b.n	80012a6 <HAL_RCC_OscConfig+0x36e>
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	2b05      	cmp	r3, #5
 8001272:	d10c      	bne.n	800128e <HAL_RCC_OscConfig+0x356>
 8001274:	4b61      	ldr	r3, [pc, #388]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 8001276:	6a1b      	ldr	r3, [r3, #32]
 8001278:	4a60      	ldr	r2, [pc, #384]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 800127a:	f043 0304 	orr.w	r3, r3, #4
 800127e:	6213      	str	r3, [r2, #32]
 8001280:	4b5e      	ldr	r3, [pc, #376]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 8001282:	6a1b      	ldr	r3, [r3, #32]
 8001284:	4a5d      	ldr	r2, [pc, #372]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 8001286:	f043 0301 	orr.w	r3, r3, #1
 800128a:	6213      	str	r3, [r2, #32]
 800128c:	e00b      	b.n	80012a6 <HAL_RCC_OscConfig+0x36e>
 800128e:	4b5b      	ldr	r3, [pc, #364]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 8001290:	6a1b      	ldr	r3, [r3, #32]
 8001292:	4a5a      	ldr	r2, [pc, #360]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 8001294:	f023 0301 	bic.w	r3, r3, #1
 8001298:	6213      	str	r3, [r2, #32]
 800129a:	4b58      	ldr	r3, [pc, #352]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 800129c:	6a1b      	ldr	r3, [r3, #32]
 800129e:	4a57      	ldr	r2, [pc, #348]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 80012a0:	f023 0304 	bic.w	r3, r3, #4
 80012a4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	68db      	ldr	r3, [r3, #12]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d015      	beq.n	80012da <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012ae:	f7ff fb4b 	bl	8000948 <HAL_GetTick>
 80012b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012b4:	e00a      	b.n	80012cc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012b6:	f7ff fb47 	bl	8000948 <HAL_GetTick>
 80012ba:	4602      	mov	r2, r0
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	1ad3      	subs	r3, r2, r3
 80012c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d901      	bls.n	80012cc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80012c8:	2303      	movs	r3, #3
 80012ca:	e0b1      	b.n	8001430 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012cc:	4b4b      	ldr	r3, [pc, #300]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 80012ce:	6a1b      	ldr	r3, [r3, #32]
 80012d0:	f003 0302 	and.w	r3, r3, #2
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d0ee      	beq.n	80012b6 <HAL_RCC_OscConfig+0x37e>
 80012d8:	e014      	b.n	8001304 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012da:	f7ff fb35 	bl	8000948 <HAL_GetTick>
 80012de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012e0:	e00a      	b.n	80012f8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012e2:	f7ff fb31 	bl	8000948 <HAL_GetTick>
 80012e6:	4602      	mov	r2, r0
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	1ad3      	subs	r3, r2, r3
 80012ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d901      	bls.n	80012f8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80012f4:	2303      	movs	r3, #3
 80012f6:	e09b      	b.n	8001430 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012f8:	4b40      	ldr	r3, [pc, #256]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 80012fa:	6a1b      	ldr	r3, [r3, #32]
 80012fc:	f003 0302 	and.w	r3, r3, #2
 8001300:	2b00      	cmp	r3, #0
 8001302:	d1ee      	bne.n	80012e2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001304:	7dfb      	ldrb	r3, [r7, #23]
 8001306:	2b01      	cmp	r3, #1
 8001308:	d105      	bne.n	8001316 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800130a:	4b3c      	ldr	r3, [pc, #240]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 800130c:	69db      	ldr	r3, [r3, #28]
 800130e:	4a3b      	ldr	r2, [pc, #236]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 8001310:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001314:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	69db      	ldr	r3, [r3, #28]
 800131a:	2b00      	cmp	r3, #0
 800131c:	f000 8087 	beq.w	800142e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001320:	4b36      	ldr	r3, [pc, #216]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f003 030c 	and.w	r3, r3, #12
 8001328:	2b08      	cmp	r3, #8
 800132a:	d061      	beq.n	80013f0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	69db      	ldr	r3, [r3, #28]
 8001330:	2b02      	cmp	r3, #2
 8001332:	d146      	bne.n	80013c2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001334:	4b33      	ldr	r3, [pc, #204]	; (8001404 <HAL_RCC_OscConfig+0x4cc>)
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133a:	f7ff fb05 	bl	8000948 <HAL_GetTick>
 800133e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001340:	e008      	b.n	8001354 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001342:	f7ff fb01 	bl	8000948 <HAL_GetTick>
 8001346:	4602      	mov	r2, r0
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	2b02      	cmp	r3, #2
 800134e:	d901      	bls.n	8001354 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001350:	2303      	movs	r3, #3
 8001352:	e06d      	b.n	8001430 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001354:	4b29      	ldr	r3, [pc, #164]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800135c:	2b00      	cmp	r3, #0
 800135e:	d1f0      	bne.n	8001342 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6a1b      	ldr	r3, [r3, #32]
 8001364:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001368:	d108      	bne.n	800137c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800136a:	4b24      	ldr	r3, [pc, #144]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	4921      	ldr	r1, [pc, #132]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 8001378:	4313      	orrs	r3, r2
 800137a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800137c:	4b1f      	ldr	r3, [pc, #124]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6a19      	ldr	r1, [r3, #32]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800138c:	430b      	orrs	r3, r1
 800138e:	491b      	ldr	r1, [pc, #108]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 8001390:	4313      	orrs	r3, r2
 8001392:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001394:	4b1b      	ldr	r3, [pc, #108]	; (8001404 <HAL_RCC_OscConfig+0x4cc>)
 8001396:	2201      	movs	r2, #1
 8001398:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800139a:	f7ff fad5 	bl	8000948 <HAL_GetTick>
 800139e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013a0:	e008      	b.n	80013b4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013a2:	f7ff fad1 	bl	8000948 <HAL_GetTick>
 80013a6:	4602      	mov	r2, r0
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	2b02      	cmp	r3, #2
 80013ae:	d901      	bls.n	80013b4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80013b0:	2303      	movs	r3, #3
 80013b2:	e03d      	b.n	8001430 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013b4:	4b11      	ldr	r3, [pc, #68]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d0f0      	beq.n	80013a2 <HAL_RCC_OscConfig+0x46a>
 80013c0:	e035      	b.n	800142e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013c2:	4b10      	ldr	r3, [pc, #64]	; (8001404 <HAL_RCC_OscConfig+0x4cc>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c8:	f7ff fabe 	bl	8000948 <HAL_GetTick>
 80013cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013ce:	e008      	b.n	80013e2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013d0:	f7ff faba 	bl	8000948 <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d901      	bls.n	80013e2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80013de:	2303      	movs	r3, #3
 80013e0:	e026      	b.n	8001430 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013e2:	4b06      	ldr	r3, [pc, #24]	; (80013fc <HAL_RCC_OscConfig+0x4c4>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d1f0      	bne.n	80013d0 <HAL_RCC_OscConfig+0x498>
 80013ee:	e01e      	b.n	800142e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	69db      	ldr	r3, [r3, #28]
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d107      	bne.n	8001408 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	e019      	b.n	8001430 <HAL_RCC_OscConfig+0x4f8>
 80013fc:	40021000 	.word	0x40021000
 8001400:	40007000 	.word	0x40007000
 8001404:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001408:	4b0b      	ldr	r3, [pc, #44]	; (8001438 <HAL_RCC_OscConfig+0x500>)
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6a1b      	ldr	r3, [r3, #32]
 8001418:	429a      	cmp	r2, r3
 800141a:	d106      	bne.n	800142a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001426:	429a      	cmp	r2, r3
 8001428:	d001      	beq.n	800142e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e000      	b.n	8001430 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800142e:	2300      	movs	r3, #0
}
 8001430:	4618      	mov	r0, r3
 8001432:	3718      	adds	r7, #24
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	40021000 	.word	0x40021000

0800143c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d101      	bne.n	8001450 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800144c:	2301      	movs	r3, #1
 800144e:	e0d0      	b.n	80015f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001450:	4b6a      	ldr	r3, [pc, #424]	; (80015fc <HAL_RCC_ClockConfig+0x1c0>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f003 0307 	and.w	r3, r3, #7
 8001458:	683a      	ldr	r2, [r7, #0]
 800145a:	429a      	cmp	r2, r3
 800145c:	d910      	bls.n	8001480 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800145e:	4b67      	ldr	r3, [pc, #412]	; (80015fc <HAL_RCC_ClockConfig+0x1c0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f023 0207 	bic.w	r2, r3, #7
 8001466:	4965      	ldr	r1, [pc, #404]	; (80015fc <HAL_RCC_ClockConfig+0x1c0>)
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	4313      	orrs	r3, r2
 800146c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800146e:	4b63      	ldr	r3, [pc, #396]	; (80015fc <HAL_RCC_ClockConfig+0x1c0>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0307 	and.w	r3, r3, #7
 8001476:	683a      	ldr	r2, [r7, #0]
 8001478:	429a      	cmp	r2, r3
 800147a:	d001      	beq.n	8001480 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800147c:	2301      	movs	r3, #1
 800147e:	e0b8      	b.n	80015f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f003 0302 	and.w	r3, r3, #2
 8001488:	2b00      	cmp	r3, #0
 800148a:	d020      	beq.n	80014ce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f003 0304 	and.w	r3, r3, #4
 8001494:	2b00      	cmp	r3, #0
 8001496:	d005      	beq.n	80014a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001498:	4b59      	ldr	r3, [pc, #356]	; (8001600 <HAL_RCC_ClockConfig+0x1c4>)
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	4a58      	ldr	r2, [pc, #352]	; (8001600 <HAL_RCC_ClockConfig+0x1c4>)
 800149e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80014a2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f003 0308 	and.w	r3, r3, #8
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d005      	beq.n	80014bc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014b0:	4b53      	ldr	r3, [pc, #332]	; (8001600 <HAL_RCC_ClockConfig+0x1c4>)
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	4a52      	ldr	r2, [pc, #328]	; (8001600 <HAL_RCC_ClockConfig+0x1c4>)
 80014b6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80014ba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014bc:	4b50      	ldr	r3, [pc, #320]	; (8001600 <HAL_RCC_ClockConfig+0x1c4>)
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	689b      	ldr	r3, [r3, #8]
 80014c8:	494d      	ldr	r1, [pc, #308]	; (8001600 <HAL_RCC_ClockConfig+0x1c4>)
 80014ca:	4313      	orrs	r3, r2
 80014cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 0301 	and.w	r3, r3, #1
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d040      	beq.n	800155c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	2b01      	cmp	r3, #1
 80014e0:	d107      	bne.n	80014f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014e2:	4b47      	ldr	r3, [pc, #284]	; (8001600 <HAL_RCC_ClockConfig+0x1c4>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d115      	bne.n	800151a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e07f      	b.n	80015f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	2b02      	cmp	r3, #2
 80014f8:	d107      	bne.n	800150a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014fa:	4b41      	ldr	r3, [pc, #260]	; (8001600 <HAL_RCC_ClockConfig+0x1c4>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d109      	bne.n	800151a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
 8001508:	e073      	b.n	80015f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800150a:	4b3d      	ldr	r3, [pc, #244]	; (8001600 <HAL_RCC_ClockConfig+0x1c4>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d101      	bne.n	800151a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001516:	2301      	movs	r3, #1
 8001518:	e06b      	b.n	80015f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800151a:	4b39      	ldr	r3, [pc, #228]	; (8001600 <HAL_RCC_ClockConfig+0x1c4>)
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	f023 0203 	bic.w	r2, r3, #3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	4936      	ldr	r1, [pc, #216]	; (8001600 <HAL_RCC_ClockConfig+0x1c4>)
 8001528:	4313      	orrs	r3, r2
 800152a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800152c:	f7ff fa0c 	bl	8000948 <HAL_GetTick>
 8001530:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001532:	e00a      	b.n	800154a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001534:	f7ff fa08 	bl	8000948 <HAL_GetTick>
 8001538:	4602      	mov	r2, r0
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001542:	4293      	cmp	r3, r2
 8001544:	d901      	bls.n	800154a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e053      	b.n	80015f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800154a:	4b2d      	ldr	r3, [pc, #180]	; (8001600 <HAL_RCC_ClockConfig+0x1c4>)
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	f003 020c 	and.w	r2, r3, #12
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	429a      	cmp	r2, r3
 800155a:	d1eb      	bne.n	8001534 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800155c:	4b27      	ldr	r3, [pc, #156]	; (80015fc <HAL_RCC_ClockConfig+0x1c0>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f003 0307 	and.w	r3, r3, #7
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	429a      	cmp	r2, r3
 8001568:	d210      	bcs.n	800158c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800156a:	4b24      	ldr	r3, [pc, #144]	; (80015fc <HAL_RCC_ClockConfig+0x1c0>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f023 0207 	bic.w	r2, r3, #7
 8001572:	4922      	ldr	r1, [pc, #136]	; (80015fc <HAL_RCC_ClockConfig+0x1c0>)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	4313      	orrs	r3, r2
 8001578:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800157a:	4b20      	ldr	r3, [pc, #128]	; (80015fc <HAL_RCC_ClockConfig+0x1c0>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 0307 	and.w	r3, r3, #7
 8001582:	683a      	ldr	r2, [r7, #0]
 8001584:	429a      	cmp	r2, r3
 8001586:	d001      	beq.n	800158c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e032      	b.n	80015f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f003 0304 	and.w	r3, r3, #4
 8001594:	2b00      	cmp	r3, #0
 8001596:	d008      	beq.n	80015aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001598:	4b19      	ldr	r3, [pc, #100]	; (8001600 <HAL_RCC_ClockConfig+0x1c4>)
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	4916      	ldr	r1, [pc, #88]	; (8001600 <HAL_RCC_ClockConfig+0x1c4>)
 80015a6:	4313      	orrs	r3, r2
 80015a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 0308 	and.w	r3, r3, #8
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d009      	beq.n	80015ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80015b6:	4b12      	ldr	r3, [pc, #72]	; (8001600 <HAL_RCC_ClockConfig+0x1c4>)
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	691b      	ldr	r3, [r3, #16]
 80015c2:	00db      	lsls	r3, r3, #3
 80015c4:	490e      	ldr	r1, [pc, #56]	; (8001600 <HAL_RCC_ClockConfig+0x1c4>)
 80015c6:	4313      	orrs	r3, r2
 80015c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80015ca:	f000 f821 	bl	8001610 <HAL_RCC_GetSysClockFreq>
 80015ce:	4602      	mov	r2, r0
 80015d0:	4b0b      	ldr	r3, [pc, #44]	; (8001600 <HAL_RCC_ClockConfig+0x1c4>)
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	091b      	lsrs	r3, r3, #4
 80015d6:	f003 030f 	and.w	r3, r3, #15
 80015da:	490a      	ldr	r1, [pc, #40]	; (8001604 <HAL_RCC_ClockConfig+0x1c8>)
 80015dc:	5ccb      	ldrb	r3, [r1, r3]
 80015de:	fa22 f303 	lsr.w	r3, r2, r3
 80015e2:	4a09      	ldr	r2, [pc, #36]	; (8001608 <HAL_RCC_ClockConfig+0x1cc>)
 80015e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80015e6:	4b09      	ldr	r3, [pc, #36]	; (800160c <HAL_RCC_ClockConfig+0x1d0>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7ff f96a 	bl	80008c4 <HAL_InitTick>

  return HAL_OK;
 80015f0:	2300      	movs	r3, #0
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40022000 	.word	0x40022000
 8001600:	40021000 	.word	0x40021000
 8001604:	0800177c 	.word	0x0800177c
 8001608:	20000030 	.word	0x20000030
 800160c:	20000034 	.word	0x20000034

08001610 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001610:	b480      	push	{r7}
 8001612:	b087      	sub	sp, #28
 8001614:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	2300      	movs	r3, #0
 800161c:	60bb      	str	r3, [r7, #8]
 800161e:	2300      	movs	r3, #0
 8001620:	617b      	str	r3, [r7, #20]
 8001622:	2300      	movs	r3, #0
 8001624:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001626:	2300      	movs	r3, #0
 8001628:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800162a:	4b1e      	ldr	r3, [pc, #120]	; (80016a4 <HAL_RCC_GetSysClockFreq+0x94>)
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	f003 030c 	and.w	r3, r3, #12
 8001636:	2b04      	cmp	r3, #4
 8001638:	d002      	beq.n	8001640 <HAL_RCC_GetSysClockFreq+0x30>
 800163a:	2b08      	cmp	r3, #8
 800163c:	d003      	beq.n	8001646 <HAL_RCC_GetSysClockFreq+0x36>
 800163e:	e027      	b.n	8001690 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001640:	4b19      	ldr	r3, [pc, #100]	; (80016a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001642:	613b      	str	r3, [r7, #16]
      break;
 8001644:	e027      	b.n	8001696 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	0c9b      	lsrs	r3, r3, #18
 800164a:	f003 030f 	and.w	r3, r3, #15
 800164e:	4a17      	ldr	r2, [pc, #92]	; (80016ac <HAL_RCC_GetSysClockFreq+0x9c>)
 8001650:	5cd3      	ldrb	r3, [r2, r3]
 8001652:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d010      	beq.n	8001680 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800165e:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	0c5b      	lsrs	r3, r3, #17
 8001664:	f003 0301 	and.w	r3, r3, #1
 8001668:	4a11      	ldr	r2, [pc, #68]	; (80016b0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800166a:	5cd3      	ldrb	r3, [r2, r3]
 800166c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4a0d      	ldr	r2, [pc, #52]	; (80016a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001672:	fb03 f202 	mul.w	r2, r3, r2
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	fbb2 f3f3 	udiv	r3, r2, r3
 800167c:	617b      	str	r3, [r7, #20]
 800167e:	e004      	b.n	800168a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	4a0c      	ldr	r2, [pc, #48]	; (80016b4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001684:	fb02 f303 	mul.w	r3, r2, r3
 8001688:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	613b      	str	r3, [r7, #16]
      break;
 800168e:	e002      	b.n	8001696 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001690:	4b05      	ldr	r3, [pc, #20]	; (80016a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001692:	613b      	str	r3, [r7, #16]
      break;
 8001694:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001696:	693b      	ldr	r3, [r7, #16]
}
 8001698:	4618      	mov	r0, r3
 800169a:	371c      	adds	r7, #28
 800169c:	46bd      	mov	sp, r7
 800169e:	bc80      	pop	{r7}
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	40021000 	.word	0x40021000
 80016a8:	007a1200 	.word	0x007a1200
 80016ac:	0800178c 	.word	0x0800178c
 80016b0:	0800179c 	.word	0x0800179c
 80016b4:	003d0900 	.word	0x003d0900

080016b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016c0:	4b0a      	ldr	r3, [pc, #40]	; (80016ec <RCC_Delay+0x34>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a0a      	ldr	r2, [pc, #40]	; (80016f0 <RCC_Delay+0x38>)
 80016c6:	fba2 2303 	umull	r2, r3, r2, r3
 80016ca:	0a5b      	lsrs	r3, r3, #9
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	fb02 f303 	mul.w	r3, r2, r3
 80016d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80016d4:	bf00      	nop
  }
  while (Delay --);
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	1e5a      	subs	r2, r3, #1
 80016da:	60fa      	str	r2, [r7, #12]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d1f9      	bne.n	80016d4 <RCC_Delay+0x1c>
}
 80016e0:	bf00      	nop
 80016e2:	bf00      	nop
 80016e4:	3714      	adds	r7, #20
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bc80      	pop	{r7}
 80016ea:	4770      	bx	lr
 80016ec:	20000030 	.word	0x20000030
 80016f0:	10624dd3 	.word	0x10624dd3

080016f4 <memset>:
 80016f4:	4603      	mov	r3, r0
 80016f6:	4402      	add	r2, r0
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d100      	bne.n	80016fe <memset+0xa>
 80016fc:	4770      	bx	lr
 80016fe:	f803 1b01 	strb.w	r1, [r3], #1
 8001702:	e7f9      	b.n	80016f8 <memset+0x4>

08001704 <__libc_init_array>:
 8001704:	b570      	push	{r4, r5, r6, lr}
 8001706:	2600      	movs	r6, #0
 8001708:	4d0c      	ldr	r5, [pc, #48]	; (800173c <__libc_init_array+0x38>)
 800170a:	4c0d      	ldr	r4, [pc, #52]	; (8001740 <__libc_init_array+0x3c>)
 800170c:	1b64      	subs	r4, r4, r5
 800170e:	10a4      	asrs	r4, r4, #2
 8001710:	42a6      	cmp	r6, r4
 8001712:	d109      	bne.n	8001728 <__libc_init_array+0x24>
 8001714:	f000 f81a 	bl	800174c <_init>
 8001718:	2600      	movs	r6, #0
 800171a:	4d0a      	ldr	r5, [pc, #40]	; (8001744 <__libc_init_array+0x40>)
 800171c:	4c0a      	ldr	r4, [pc, #40]	; (8001748 <__libc_init_array+0x44>)
 800171e:	1b64      	subs	r4, r4, r5
 8001720:	10a4      	asrs	r4, r4, #2
 8001722:	42a6      	cmp	r6, r4
 8001724:	d105      	bne.n	8001732 <__libc_init_array+0x2e>
 8001726:	bd70      	pop	{r4, r5, r6, pc}
 8001728:	f855 3b04 	ldr.w	r3, [r5], #4
 800172c:	4798      	blx	r3
 800172e:	3601      	adds	r6, #1
 8001730:	e7ee      	b.n	8001710 <__libc_init_array+0xc>
 8001732:	f855 3b04 	ldr.w	r3, [r5], #4
 8001736:	4798      	blx	r3
 8001738:	3601      	adds	r6, #1
 800173a:	e7f2      	b.n	8001722 <__libc_init_array+0x1e>
 800173c:	080017a0 	.word	0x080017a0
 8001740:	080017a0 	.word	0x080017a0
 8001744:	080017a0 	.word	0x080017a0
 8001748:	080017a4 	.word	0x080017a4

0800174c <_init>:
 800174c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800174e:	bf00      	nop
 8001750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001752:	bc08      	pop	{r3}
 8001754:	469e      	mov	lr, r3
 8001756:	4770      	bx	lr

08001758 <_fini>:
 8001758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800175a:	bf00      	nop
 800175c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800175e:	bc08      	pop	{r3}
 8001760:	469e      	mov	lr, r3
 8001762:	4770      	bx	lr
