@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file
@N: MO106 :"f:\go_board\projects\uart\hdl\display_7_seg.v":16:2:16:5|Found ROM .delname. (in view: work.UART_RX_7Seg_top(verilog)) with 16 words by 7 bits.
@N: MO106 :"f:\go_board\projects\uart\hdl\display_7_seg.v":16:2:16:5|Found ROM .delname. (in view: work.UART_RX_7Seg_top(verilog)) with 16 words by 7 bits.
@N: FX1016 :"f:\go_board\projects\uart\hdl\uart_rx_7seg_top.v":4:8:4:12|SB_GB_IO inserted on the port i_Clk.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\go_board\projects\UART\synthesis\UAR_RX\UAR_RX_Implmnt\UAR_RX.edf
@N: MT615 |Found clock i_Clk with period 40.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
