regslice_core
regslice_core
shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s_line_buffer_Array_V_0_0
shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_kbM
regslice_core
shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_sc4
regslice_core
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4356_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4356_A
fifo_w8_d4356_A
fifo_w8_d4356_A
fifo_w8_d4356_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4225_A
fifo_w8_d4225_A
fifo_w8_d4225_A
fifo_w8_d4225_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1156_A
fifo_w8_d1156_A
fifo_w8_d1156_A
fifo_w8_d1156_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1156_A
fifo_w8_d1156_A
fifo_w8_d1156_A
fifo_w8_d1156_A
fifo_w8_d1156_A
fifo_w8_d1156_A
fifo_w8_d1156_A
fifo_w8_d1156_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d1024_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4356_A
fifo_w8_d4356_A
fifo_w8_d4356_A
fifo_w8_d4356_A
fifo_w8_d4356_A
fifo_w8_d4356_A
fifo_w8_d4356_A
fifo_w8_d4356_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4356_A
fifo_w8_d4356_A
fifo_w8_d4356_A
fifo_w8_d4356_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4356_A
fifo_w8_d4356_A
fifo_w8_d4356_A
fifo_w8_d4356_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
fifo_w8_d4096_A
start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0
start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0
start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53bml
start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0
start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0
start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54bnm
start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0
start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0
start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55bom
start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0
start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0
start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0
start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56bpm
start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0
start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0
start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57bqm
start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0
start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0
start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0
start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58brm
start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0
start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0
start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0
start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59bsm
start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0
start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0
start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60btn
start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0
start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0
start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0
start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0
regslice_core
clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_s
pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s
add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_s
zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_s
shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s
cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config6_mult_s
dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0
compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config6_s
conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_s
relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_s
zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_s
shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s
cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config10_mult_s
dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config10_mult_0_0_0_0_0
compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config10_s
conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_s
relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_s
zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_s
shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s
cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config14_mult_s
dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config14_mult_0_0_0_0_0
compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config14_s
conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_s
relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_s
pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_s
add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_s
zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_s
shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s
cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config22_mult_s
dense_latency_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_0_0_0_0
compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config22_s
conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_s
relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_s
zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_s
shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s
cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config26_mult_s
dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0
compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s
conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_s
relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_s
resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s
zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_s
shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s
cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config31_mult_s
dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0
compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config31_s
conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_s
relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_s
pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_s
add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s
zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_s
shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s
cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config38_mult_s
dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config38_mult_0_0_0_0_0
compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config38_s
conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_s
relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_s
zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_s
shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s
cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config42_mult_s
dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0
compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config42_s
conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_s
relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_s
pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s
relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_s
myproject
