Loading plugins phase: Elapsed time ==> 0s.795ms
Initializing data phase: Elapsed time ==> 4s.671ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Ryan\Documents\summer2014\WindSensor\airmartest.cydsn\airmartest.cyprj -d CY8C5868LTI-LP039 -s C:\Users\Ryan\Documents\summer2014\WindSensor\airmartest.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 10s.465ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.298ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  airmartest.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\airmartest.cydsn\airmartest.cyprj -dcpsoc3 airmartest.v -verilog
======================================================================

======================================================================
Compiling:  airmartest.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\airmartest.cydsn\airmartest.cyprj -dcpsoc3 airmartest.v -verilog
======================================================================

======================================================================
Compiling:  airmartest.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\airmartest.cydsn\airmartest.cyprj -dcpsoc3 -verilog airmartest.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Aug 13 22:53:54 2014


======================================================================
Compiling:  airmartest.v
Program  :   vpp
Options  :    -yv2 -q10 airmartest.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Aug 13 22:53:54 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\nand_v1_0\nand_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'airmartest.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  airmartest.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\airmartest.cydsn\airmartest.cyprj -dcpsoc3 -verilog airmartest.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Aug 13 22:53:55 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ryan\Documents\summer2014\WindSensor\airmartest.cydsn\codegentemp\airmartest.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Ryan\Documents\summer2014\WindSensor\airmartest.cydsn\codegentemp\airmartest.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  airmartest.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\airmartest.cydsn\airmartest.cyprj -dcpsoc3 -verilog airmartest.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Aug 13 22:53:58 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ryan\Documents\summer2014\WindSensor\airmartest.cydsn\codegentemp\airmartest.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Ryan\Documents\summer2014\WindSensor\airmartest.cydsn\codegentemp\airmartest.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\master:BSPIM:mosi_after_ld\
	\master:BSPIM:so_send\
	Net_103
	\master:BSPIM:mosi_fin\
	\master:BSPIM:mosi_cpha_0\
	\master:BSPIM:mosi_cpha_1\
	\master:BSPIM:pre_mosi\
	\master:BSPIM:dpcounter_zero\
	\master:BSPIM:control_7\
	\master:BSPIM:control_6\
	\master:BSPIM:control_5\
	\master:BSPIM:control_4\
	\master:BSPIM:control_3\
	\master:BSPIM:control_2\
	\master:BSPIM:control_1\
	\master:BSPIM:control_0\
	\master:Net_253\
	\Airmar:BUART:reset_sr\
	Net_70
	\Airmar:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\Airmar:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\Airmar:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\Airmar:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_66
	\Airmar:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\Airmar:BUART:sRX:MODULE_5:g1:a0:xeq\
	\Airmar:BUART:sRX:MODULE_5:g1:a0:xlt\
	\Airmar:BUART:sRX:MODULE_5:g1:a0:xlte\
	\Airmar:BUART:sRX:MODULE_5:g1:a0:xgt\
	\Airmar:BUART:sRX:MODULE_5:g1:a0:xgte\
	\Airmar:BUART:sRX:MODULE_5:lt\
	\Airmar:BUART:sRX:MODULE_5:eq\
	\Airmar:BUART:sRX:MODULE_5:gt\
	\Airmar:BUART:sRX:MODULE_5:gte\
	\Airmar:BUART:sRX:MODULE_5:lte\
	\Comp:Net_9\
	\UART_SBD:BUART:reset_sr\
	Net_120
	\UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_116
	\UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_SBD:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_SBD:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_SBD:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_SBD:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_SBD:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_SBD:BUART:sRX:MODULE_10:lt\
	\UART_SBD:BUART:sRX:MODULE_10:eq\
	\UART_SBD:BUART:sRX:MODULE_10:gt\
	\UART_SBD:BUART:sRX:MODULE_10:gte\
	\UART_SBD:BUART:sRX:MODULE_10:lte\
	\psoc:udb_clk\
	Net_165
	\psoc:Net_973\
	Net_166
	\psoc:Net_974\
	\psoc:timeout_clk\
	Net_171
	\psoc:Net_975\
	Net_169
	Net_170
	\ADC:Net_268\
	\ADC:Net_270\


Deleted 82 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \master:BSPIM:tx_status_3\ to \master:BSPIM:load_rx_data\
Aliasing \master:BSPIM:tx_status_6\ to \master:BSPIM:pol_supprt\
Aliasing \master:BSPIM:tx_status_5\ to \master:BSPIM:pol_supprt\
Aliasing \master:BSPIM:rx_status_3\ to \master:BSPIM:pol_supprt\
Aliasing \master:BSPIM:rx_status_2\ to \master:BSPIM:pol_supprt\
Aliasing \master:BSPIM:rx_status_1\ to \master:BSPIM:pol_supprt\
Aliasing \master:BSPIM:rx_status_0\ to \master:BSPIM:pol_supprt\
Aliasing zero to \master:BSPIM:pol_supprt\
Aliasing \master:Net_274\ to \master:BSPIM:pol_supprt\
Aliasing Net_69 to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:tx_hd_send_break\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:HalfDuplexSend\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:FinalParityType_1\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:FinalParityType_0\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:FinalAddrMode_2\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:FinalAddrMode_1\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:FinalAddrMode_0\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:tx_ctrl_mark\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:tx_status_6\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:tx_status_5\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:tx_status_4\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:rx_count7_bit8_wire\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \Airmar:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \Airmar:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \Airmar:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:rx_status_1\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \Airmar:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \Airmar:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \master:BSPIM:pol_supprt\
Aliasing \Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \Comp:clock\ to \master:BSPIM:pol_supprt\
Aliasing tmpOE__B_out_net_0 to one
Aliasing tmpOE__A_out_net_0 to one
Aliasing tmpOE__A_in_net_0 to one
Aliasing tmpOE__B_in_net_0 to one
Aliasing Net_96 to one
Aliasing Net_97 to one
Aliasing tmpOE__dataPin_net_0 to one
Aliasing tmpOE__selectPin_net_0 to one
Aliasing tmpOE__clockPin_net_0 to one
Aliasing Net_30 to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:tx_hd_send_break\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:HalfDuplexSend\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:FinalParityType_1\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:FinalParityType_0\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:FinalAddrMode_2\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:FinalAddrMode_1\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:FinalAddrMode_0\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:tx_ctrl_mark\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:tx_status_6\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:tx_status_5\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:tx_status_4\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:rx_count7_bit8_wire\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_SBD:BUART:sRX:s23Poll:MODIN6_1\ to \UART_SBD:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_SBD:BUART:sRX:s23Poll:MODIN6_0\ to \UART_SBD:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to one
Aliasing \UART_SBD:BUART:sRX:s23Poll:MODIN7_1\ to \UART_SBD:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_SBD:BUART:sRX:s23Poll:MODIN7_0\ to \UART_SBD:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to one
Aliasing \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:rx_status_1\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newa_6\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newa_5\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newa_4\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_6\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_5\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_4\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_3\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_2\ to one
Aliasing \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_1\ to one
Aliasing \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_0\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__SBD_Rx_net_0 to one
Aliasing tmpOE__SBD_Tx_net_0 to one
Aliasing tmpOE__SDA_1_net_0 to one
Aliasing tmpOE__SCL_1_net_0 to one
Aliasing \psoc:Net_969\ to one
Aliasing \psoc:Net_968\ to one
Aliasing \ADC:Net_482\ to \master:BSPIM:pol_supprt\
Aliasing \ADC:Net_252\ to \master:BSPIM:pol_supprt\
Aliasing \ADC:soc\ to one
Aliasing tmpOE__Battery_in_net_0 to one
Aliasing tmpOE__Battery_Ground_net_0 to one
Aliasing \master:BSPIM:so_send_reg\\D\ to \master:BSPIM:pol_supprt\
Aliasing \master:BSPIM:mosi_pre_reg\\D\ to \master:BSPIM:pol_supprt\
Aliasing \master:BSPIM:dpcounter_one_reg\\D\ to \master:BSPIM:load_rx_data\
Aliasing \Airmar:BUART:rx_break_status\\D\ to \master:BSPIM:pol_supprt\
Aliasing \UART_SBD:BUART:rx_break_status\\D\ to \master:BSPIM:pol_supprt\
Removing Lhs of wire \master:Net_276\[0] = Net_107[1]
Removing Rhs of wire \master:BSPIM:load_rx_data\[5] = \master:BSPIM:dpcounter_one\[6]
Removing Lhs of wire \master:BSPIM:miso_to_dp\[8] = \master:Net_244\[9]
Removing Lhs of wire \master:Net_244\[9] = Net_106[152]
Removing Rhs of wire \master:BSPIM:mosi_from_dp\[20] = \master:BSPIM:mosi_from_dpL\[131]
Removing Rhs of wire \master:BSPIM:tx_status_1\[36] = \master:BSPIM:dpMOSI_fifo_empty\[37]
Removing Rhs of wire \master:BSPIM:tx_status_2\[38] = \master:BSPIM:dpMOSI_fifo_not_full\[39]
Removing Lhs of wire \master:BSPIM:tx_status_3\[40] = \master:BSPIM:load_rx_data\[5]
Removing Rhs of wire \master:BSPIM:rx_status_4\[42] = \master:BSPIM:dpMISO_fifo_full\[43]
Removing Rhs of wire \master:BSPIM:rx_status_5\[44] = \master:BSPIM:dpMISO_fifo_not_empty\[45]
Removing Lhs of wire \master:BSPIM:tx_status_6\[47] = \master:BSPIM:pol_supprt\[7]
Removing Lhs of wire \master:BSPIM:tx_status_5\[48] = \master:BSPIM:pol_supprt\[7]
Removing Lhs of wire \master:BSPIM:rx_status_3\[49] = \master:BSPIM:pol_supprt\[7]
Removing Lhs of wire \master:BSPIM:rx_status_2\[50] = \master:BSPIM:pol_supprt\[7]
Removing Lhs of wire \master:BSPIM:rx_status_1\[51] = \master:BSPIM:pol_supprt\[7]
Removing Lhs of wire \master:BSPIM:rx_status_0\[52] = \master:BSPIM:pol_supprt\[7]
Removing Rhs of wire \master:Net_273\[62] = \master:BSPIM:pol_supprt\[7]
Removing Rhs of wire zero[67] = \master:Net_273\[62]
Removing Lhs of wire \master:Net_274\[153] = zero[67]
Removing Lhs of wire \Airmar:Net_61\[157] = \Airmar:Net_9\[156]
Removing Lhs of wire Net_69[161] = zero[67]
Removing Lhs of wire \Airmar:BUART:tx_hd_send_break\[162] = zero[67]
Removing Lhs of wire \Airmar:BUART:HalfDuplexSend\[163] = zero[67]
Removing Lhs of wire \Airmar:BUART:FinalParityType_1\[164] = zero[67]
Removing Lhs of wire \Airmar:BUART:FinalParityType_0\[165] = zero[67]
Removing Lhs of wire \Airmar:BUART:FinalAddrMode_2\[166] = zero[67]
Removing Lhs of wire \Airmar:BUART:FinalAddrMode_1\[167] = zero[67]
Removing Lhs of wire \Airmar:BUART:FinalAddrMode_0\[168] = zero[67]
Removing Lhs of wire \Airmar:BUART:tx_ctrl_mark\[169] = zero[67]
Removing Lhs of wire \Airmar:BUART:reset_reg_dp\[170] = \Airmar:BUART:reset_reg\[160]
Removing Rhs of wire Net_71[177] = \Airmar:BUART:rx_interrupt_out\[178]
Removing Lhs of wire \Airmar:BUART:tx_status_6\[231] = zero[67]
Removing Lhs of wire \Airmar:BUART:tx_status_5\[232] = zero[67]
Removing Lhs of wire \Airmar:BUART:tx_status_4\[233] = zero[67]
Removing Lhs of wire \Airmar:BUART:tx_status_1\[235] = \Airmar:BUART:tx_fifo_empty\[196]
Removing Lhs of wire \Airmar:BUART:tx_status_3\[237] = \Airmar:BUART:tx_fifo_notfull\[195]
Removing Lhs of wire \Airmar:BUART:rx_count7_bit8_wire\[296] = zero[67]
Removing Rhs of wire Net_77[303] = \Comp:Net_1\[450]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[304] = \Airmar:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[315]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[306] = \Airmar:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[316]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[307] = \Airmar:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[332]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[308] = \Airmar:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[346]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[309] = MODIN1_1[310]
Removing Rhs of wire MODIN1_1[310] = \Airmar:BUART:pollcount_1\[302]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[311] = MODIN1_0[312]
Removing Rhs of wire MODIN1_0[312] = \Airmar:BUART:pollcount_0\[305]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[318] = one[3]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[319] = one[3]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[320] = MODIN1_1[310]
Removing Lhs of wire MODIN2_1[321] = MODIN1_1[310]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[322] = MODIN1_0[312]
Removing Lhs of wire MODIN2_0[323] = MODIN1_0[312]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[324] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[325] = one[3]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[326] = MODIN1_1[310]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[327] = MODIN1_0[312]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[328] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[329] = one[3]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[334] = MODIN1_1[310]
Removing Lhs of wire MODIN3_1[335] = MODIN1_1[310]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[336] = MODIN1_0[312]
Removing Lhs of wire MODIN3_0[337] = MODIN1_0[312]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[338] = one[3]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[339] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[340] = MODIN1_1[310]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[341] = MODIN1_0[312]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[342] = one[3]
Removing Lhs of wire \Airmar:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[343] = zero[67]
Removing Lhs of wire \Airmar:BUART:rx_status_1\[350] = zero[67]
Removing Rhs of wire \Airmar:BUART:rx_status_2\[351] = \Airmar:BUART:rx_parity_error_status\[352]
Removing Rhs of wire \Airmar:BUART:rx_status_3\[353] = \Airmar:BUART:rx_stop_bit_error\[354]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[364] = \Airmar:BUART:sRX:MODULE_4:g2:a0:lta_0\[413]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[368] = \Airmar:BUART:sRX:MODULE_5:g1:a0:xneq\[435]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:newa_6\[369] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:newa_5\[370] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:newa_4\[371] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:newa_3\[372] = MODIN4_6[373]
Removing Rhs of wire MODIN4_6[373] = \Airmar:BUART:rx_count_6\[291]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:newa_2\[374] = MODIN4_5[375]
Removing Rhs of wire MODIN4_5[375] = \Airmar:BUART:rx_count_5\[292]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:newa_1\[376] = MODIN4_4[377]
Removing Rhs of wire MODIN4_4[377] = \Airmar:BUART:rx_count_4\[293]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:newa_0\[378] = MODIN4_3[379]
Removing Rhs of wire MODIN4_3[379] = \Airmar:BUART:rx_count_3\[294]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:newb_6\[380] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:newb_5\[381] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:newb_4\[382] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:newb_3\[383] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:newb_2\[384] = one[3]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:newb_1\[385] = one[3]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:newb_0\[386] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:dataa_6\[387] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:dataa_5\[388] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:dataa_4\[389] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:dataa_3\[390] = MODIN4_6[373]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:dataa_2\[391] = MODIN4_5[375]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:dataa_1\[392] = MODIN4_4[377]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:dataa_0\[393] = MODIN4_3[379]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:datab_6\[394] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:datab_5\[395] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:datab_4\[396] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:datab_3\[397] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:datab_2\[398] = one[3]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:datab_1\[399] = one[3]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_4:g2:a0:datab_0\[400] = zero[67]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_5:g1:a0:newa_0\[415] = \Airmar:BUART:rx_postpoll\[250]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_5:g1:a0:newb_0\[416] = \Airmar:BUART:rx_parity_bit\[367]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_5:g1:a0:dataa_0\[417] = \Airmar:BUART:rx_postpoll\[250]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_5:g1:a0:datab_0\[418] = \Airmar:BUART:rx_parity_bit\[367]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[419] = \Airmar:BUART:rx_postpoll\[250]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[420] = \Airmar:BUART:rx_parity_bit\[367]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[422] = one[3]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[423] = \Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[421]
Removing Lhs of wire \Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[424] = \Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[421]
Removing Lhs of wire \Comp:clock\[449] = zero[67]
Removing Lhs of wire tmpOE__B_out_net_0[453] = one[3]
Removing Lhs of wire tmpOE__A_out_net_0[459] = one[3]
Removing Lhs of wire tmpOE__A_in_net_0[465] = one[3]
Removing Lhs of wire tmpOE__B_in_net_0[472] = one[3]
Removing Lhs of wire Net_96[478] = one[3]
Removing Lhs of wire Net_97[479] = one[3]
Removing Lhs of wire tmpOE__dataPin_net_0[481] = one[3]
Removing Lhs of wire tmpOE__selectPin_net_0[486] = one[3]
Removing Lhs of wire tmpOE__clockPin_net_0[492] = one[3]
Removing Lhs of wire \UART_SBD:Net_61\[499] = \UART_SBD:Net_9\[498]
Removing Lhs of wire Net_30[503] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:tx_hd_send_break\[504] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:HalfDuplexSend\[505] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:FinalParityType_1\[506] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:FinalParityType_0\[507] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:FinalAddrMode_2\[508] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:FinalAddrMode_1\[509] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:FinalAddrMode_0\[510] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:tx_ctrl_mark\[511] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:reset_reg_dp\[512] = \UART_SBD:BUART:reset_reg\[502]
Removing Rhs of wire Net_33[519] = \UART_SBD:BUART:rx_interrupt_out\[520]
Removing Lhs of wire \UART_SBD:BUART:tx_status_6\[573] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:tx_status_5\[574] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:tx_status_4\[575] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:tx_status_1\[577] = \UART_SBD:BUART:tx_fifo_empty\[538]
Removing Lhs of wire \UART_SBD:BUART:tx_status_3\[579] = \UART_SBD:BUART:tx_fifo_notfull\[537]
Removing Lhs of wire \UART_SBD:BUART:rx_count7_bit8_wire\[638] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[646] = \UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[657]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[648] = \UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[658]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[649] = \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[674]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[650] = \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[688]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[651] = \UART_SBD:BUART:sRX:s23Poll:MODIN5_1\[652]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODIN5_1\[652] = \UART_SBD:BUART:pollcount_1\[644]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[653] = \UART_SBD:BUART:sRX:s23Poll:MODIN5_0\[654]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODIN5_0\[654] = \UART_SBD:BUART:pollcount_0\[647]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[660] = one[3]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[661] = one[3]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[662] = \UART_SBD:BUART:pollcount_1\[644]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODIN6_1\[663] = \UART_SBD:BUART:pollcount_1\[644]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[664] = \UART_SBD:BUART:pollcount_0\[647]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODIN6_0\[665] = \UART_SBD:BUART:pollcount_0\[647]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[666] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[667] = one[3]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[668] = \UART_SBD:BUART:pollcount_1\[644]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[669] = \UART_SBD:BUART:pollcount_0\[647]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[670] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[671] = one[3]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[676] = \UART_SBD:BUART:pollcount_1\[644]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODIN7_1\[677] = \UART_SBD:BUART:pollcount_1\[644]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[678] = \UART_SBD:BUART:pollcount_0\[647]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODIN7_0\[679] = \UART_SBD:BUART:pollcount_0\[647]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[680] = one[3]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[681] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[682] = \UART_SBD:BUART:pollcount_1\[644]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[683] = \UART_SBD:BUART:pollcount_0\[647]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[684] = one[3]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[685] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:rx_status_1\[692] = zero[67]
Removing Rhs of wire \UART_SBD:BUART:rx_status_2\[693] = \UART_SBD:BUART:rx_parity_error_status\[694]
Removing Rhs of wire \UART_SBD:BUART:rx_status_3\[695] = \UART_SBD:BUART:rx_stop_bit_error\[696]
Removing Lhs of wire \UART_SBD:BUART:sRX:cmp_vv_vv_MODGEN_9\[706] = \UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_0\[755]
Removing Lhs of wire \UART_SBD:BUART:sRX:cmp_vv_vv_MODGEN_10\[710] = \UART_SBD:BUART:sRX:MODULE_10:g1:a0:xneq\[777]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newa_6\[711] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newa_5\[712] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newa_4\[713] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newa_3\[714] = \UART_SBD:BUART:sRX:MODIN8_6\[715]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODIN8_6\[715] = \UART_SBD:BUART:rx_count_6\[633]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newa_2\[716] = \UART_SBD:BUART:sRX:MODIN8_5\[717]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODIN8_5\[717] = \UART_SBD:BUART:rx_count_5\[634]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newa_1\[718] = \UART_SBD:BUART:sRX:MODIN8_4\[719]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODIN8_4\[719] = \UART_SBD:BUART:rx_count_4\[635]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newa_0\[720] = \UART_SBD:BUART:sRX:MODIN8_3\[721]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODIN8_3\[721] = \UART_SBD:BUART:rx_count_3\[636]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_6\[722] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_5\[723] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_4\[724] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_3\[725] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_2\[726] = one[3]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_1\[727] = one[3]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:newb_0\[728] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:dataa_6\[729] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:dataa_5\[730] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:dataa_4\[731] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:dataa_3\[732] = \UART_SBD:BUART:rx_count_6\[633]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:dataa_2\[733] = \UART_SBD:BUART:rx_count_5\[634]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:dataa_1\[734] = \UART_SBD:BUART:rx_count_4\[635]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:dataa_0\[735] = \UART_SBD:BUART:rx_count_3\[636]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:datab_6\[736] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:datab_5\[737] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:datab_4\[738] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:datab_3\[739] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:datab_2\[740] = one[3]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:datab_1\[741] = one[3]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_9:g2:a0:datab_0\[742] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_10:g1:a0:newa_0\[757] = \UART_SBD:BUART:rx_postpoll\[592]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_10:g1:a0:newb_0\[758] = \UART_SBD:BUART:rx_parity_bit\[709]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_10:g1:a0:dataa_0\[759] = \UART_SBD:BUART:rx_postpoll\[592]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_10:g1:a0:datab_0\[760] = \UART_SBD:BUART:rx_parity_bit\[709]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[761] = \UART_SBD:BUART:rx_postpoll\[592]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[762] = \UART_SBD:BUART:rx_parity_bit\[709]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[764] = one[3]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[765] = \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[763]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[766] = \UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[763]
Removing Lhs of wire tmpOE__SBD_Rx_net_0[788] = one[3]
Removing Lhs of wire tmpOE__SBD_Tx_net_0[793] = one[3]
Removing Lhs of wire tmpOE__SDA_1_net_0[800] = one[3]
Removing Lhs of wire tmpOE__SCL_1_net_0[806] = one[3]
Removing Rhs of wire \psoc:sda_x_wire\[811] = \psoc:Net_643_1\[812]
Removing Rhs of wire \psoc:Net_697\[814] = \psoc:Net_643_2\[820]
Removing Rhs of wire \psoc:Net_1109_0\[817] = \psoc:scl_yfb\[830]
Removing Rhs of wire \psoc:Net_1109_1\[818] = \psoc:sda_yfb\[831]
Removing Lhs of wire \psoc:scl_x_wire\[821] = \psoc:Net_643_0\[819]
Removing Lhs of wire \psoc:Net_969\[822] = one[3]
Removing Lhs of wire \psoc:Net_968\[823] = one[3]
Removing Lhs of wire \psoc:tmpOE__Bufoe_scl_net_0\[833] = one[3]
Removing Lhs of wire \psoc:tmpOE__Bufoe_sda_net_0\[835] = one[3]
Removing Rhs of wire \ADC:Net_488\[849] = \ADC:Net_250\[886]
Removing Lhs of wire \ADC:Net_481\[852] = zero[67]
Removing Lhs of wire \ADC:Net_482\[853] = zero[67]
Removing Lhs of wire \ADC:Net_252\[888] = zero[67]
Removing Lhs of wire \ADC:soc\[890] = one[3]
Removing Lhs of wire tmpOE__Battery_in_net_0[898] = one[3]
Removing Lhs of wire tmpOE__Battery_Ground_net_0[904] = one[3]
Removing Lhs of wire \master:BSPIM:so_send_reg\\D\[909] = zero[67]
Removing Lhs of wire \master:BSPIM:mosi_pre_reg\\D\[915] = zero[67]
Removing Lhs of wire \master:BSPIM:dpcounter_one_reg\\D\[917] = \master:BSPIM:load_rx_data\[5]
Removing Lhs of wire \master:BSPIM:mosi_from_dp_reg\\D\[918] = \master:BSPIM:mosi_from_dp\[20]
Removing Lhs of wire \Airmar:BUART:reset_reg\\D\[922] = zero[67]
Removing Lhs of wire \Airmar:BUART:tx_bitclk\\D\[927] = \Airmar:BUART:tx_bitclk_enable_pre\[182]
Removing Lhs of wire \Airmar:BUART:rx_bitclk\\D\[937] = \Airmar:BUART:rx_bitclk_pre\[285]
Removing Lhs of wire \Airmar:BUART:rx_parity_error_pre\\D\[946] = \Airmar:BUART:rx_parity_error_pre\[362]
Removing Lhs of wire \Airmar:BUART:rx_break_status\\D\[947] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:reset_reg\\D\[951] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:tx_bitclk\\D\[956] = \UART_SBD:BUART:tx_bitclk_enable_pre\[524]
Removing Lhs of wire \UART_SBD:BUART:rx_bitclk\\D\[966] = \UART_SBD:BUART:rx_bitclk_pre\[627]
Removing Lhs of wire \UART_SBD:BUART:rx_parity_error_pre\\D\[975] = \UART_SBD:BUART:rx_parity_error_pre\[704]
Removing Lhs of wire \UART_SBD:BUART:rx_break_status\\D\[976] = zero[67]

------------------------------------------------------
Aliased 0 equations, 252 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\master:BSPIM:load_rx_data\' (cost = 1):
\master:BSPIM:load_rx_data\ <= ((not \master:BSPIM:count_4\ and not \master:BSPIM:count_3\ and not \master:BSPIM:count_2\ and not \master:BSPIM:count_1\ and \master:BSPIM:count_0\));

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_93' (cost = 0):
Net_93 <= (not \Airmar:BUART:txn\);

Note:  Expanding virtual equation for '\Airmar:BUART:counter_load\' (cost = 3):
\Airmar:BUART:counter_load\ <= ((not \Airmar:BUART:tx_state_1\ and not \Airmar:BUART:tx_state_0\ and \Airmar:BUART:tx_bitclk\)
	OR (not \Airmar:BUART:tx_state_1\ and not \Airmar:BUART:tx_state_0\ and not \Airmar:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\Airmar:BUART:tx_counter_tc\' (cost = 0):
\Airmar:BUART:tx_counter_tc\ <= (not \Airmar:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\Airmar:BUART:rx_addressmatch\' (cost = 0):
\Airmar:BUART:rx_addressmatch\ <= (\Airmar:BUART:rx_addressmatch2\
	OR \Airmar:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Airmar:BUART:rx_bitclk_pre\' (cost = 1):
\Airmar:BUART:rx_bitclk_pre\ <= ((not \Airmar:BUART:rx_count_2\ and not \Airmar:BUART:rx_count_1\ and not \Airmar:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Airmar:BUART:rx_bitclk_pre16x\' (cost = 0):
\Airmar:BUART:rx_bitclk_pre16x\ <= ((not \Airmar:BUART:rx_count_2\ and \Airmar:BUART:rx_count_1\ and \Airmar:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Airmar:BUART:rx_poll_bit1\' (cost = 1):
\Airmar:BUART:rx_poll_bit1\ <= ((not \Airmar:BUART:rx_count_2\ and not \Airmar:BUART:rx_count_1\ and \Airmar:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Airmar:BUART:rx_poll_bit2\' (cost = 1):
\Airmar:BUART:rx_poll_bit2\ <= ((not \Airmar:BUART:rx_count_2\ and not \Airmar:BUART:rx_count_1\ and not \Airmar:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Airmar:BUART:pollingrange\' (cost = 4):
\Airmar:BUART:pollingrange\ <= ((not \Airmar:BUART:rx_count_2\ and not \Airmar:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Airmar:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\Airmar:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\Airmar:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\Airmar:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\Airmar:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\Airmar:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\Airmar:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\Airmar:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\Airmar:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\Airmar:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\Airmar:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\Airmar:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\Airmar:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\Airmar:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\Airmar:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\Airmar:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\Airmar:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\Airmar:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_SBD:BUART:counter_load\' (cost = 3):
\UART_SBD:BUART:counter_load\ <= ((not \UART_SBD:BUART:tx_state_1\ and not \UART_SBD:BUART:tx_state_0\ and \UART_SBD:BUART:tx_bitclk\)
	OR (not \UART_SBD:BUART:tx_state_1\ and not \UART_SBD:BUART:tx_state_0\ and not \UART_SBD:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:tx_counter_tc\' (cost = 0):
\UART_SBD:BUART:tx_counter_tc\ <= (not \UART_SBD:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:rx_addressmatch\' (cost = 0):
\UART_SBD:BUART:rx_addressmatch\ <= (\UART_SBD:BUART:rx_addressmatch2\
	OR \UART_SBD:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:rx_bitclk_pre\' (cost = 1):
\UART_SBD:BUART:rx_bitclk_pre\ <= ((not \UART_SBD:BUART:rx_count_2\ and not \UART_SBD:BUART:rx_count_1\ and not \UART_SBD:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_SBD:BUART:rx_bitclk_pre16x\ <= ((not \UART_SBD:BUART:rx_count_2\ and \UART_SBD:BUART:rx_count_1\ and \UART_SBD:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:rx_poll_bit1\' (cost = 1):
\UART_SBD:BUART:rx_poll_bit1\ <= ((not \UART_SBD:BUART:rx_count_2\ and not \UART_SBD:BUART:rx_count_1\ and \UART_SBD:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:rx_poll_bit2\' (cost = 1):
\UART_SBD:BUART:rx_poll_bit2\ <= ((not \UART_SBD:BUART:rx_count_2\ and not \UART_SBD:BUART:rx_count_1\ and not \UART_SBD:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:pollingrange\' (cost = 4):
\UART_SBD:BUART:pollingrange\ <= ((not \UART_SBD:BUART:rx_count_2\ and not \UART_SBD:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_SBD:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \UART_SBD:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\UART_SBD:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \UART_SBD:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\UART_SBD:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \UART_SBD:BUART:rx_count_6\ and not \UART_SBD:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\UART_SBD:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \UART_SBD:BUART:rx_count_6\ and not \UART_SBD:BUART:rx_count_4\)
	OR (not \UART_SBD:BUART:rx_count_6\ and not \UART_SBD:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\UART_SBD:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_SBD:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \UART_SBD:BUART:rx_count_6\ and not \UART_SBD:BUART:rx_count_4\)
	OR (not \UART_SBD:BUART:rx_count_6\ and not \UART_SBD:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\Airmar:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\Airmar:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_SBD:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \UART_SBD:BUART:pollcount_1\ and not \UART_SBD:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \UART_SBD:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\UART_SBD:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \UART_SBD:BUART:pollcount_0\ and \UART_SBD:BUART:pollcount_1\)
	OR (not \UART_SBD:BUART:pollcount_1\ and \UART_SBD:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Airmar:BUART:rx_postpoll\' (cost = 72):
\Airmar:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_77 and MODIN1_0));

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_77 and not MODIN1_1 and not \Airmar:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \Airmar:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \Airmar:BUART:rx_parity_bit\)
	OR (Net_77 and MODIN1_0 and \Airmar:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Airmar:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_77 and not MODIN1_1 and not \Airmar:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \Airmar:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \Airmar:BUART:rx_parity_bit\)
	OR (Net_77 and MODIN1_0 and \Airmar:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:rx_postpoll\' (cost = 72):
\UART_SBD:BUART:rx_postpoll\ <= (\UART_SBD:BUART:pollcount_1\
	OR (Net_119 and \UART_SBD:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_SBD:BUART:pollcount_1\ and not Net_119 and not \UART_SBD:BUART:rx_parity_bit\)
	OR (not \UART_SBD:BUART:pollcount_1\ and not \UART_SBD:BUART:pollcount_0\ and not \UART_SBD:BUART:rx_parity_bit\)
	OR (\UART_SBD:BUART:pollcount_1\ and \UART_SBD:BUART:rx_parity_bit\)
	OR (Net_119 and \UART_SBD:BUART:pollcount_0\ and \UART_SBD:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_SBD:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_SBD:BUART:pollcount_1\ and not Net_119 and not \UART_SBD:BUART:rx_parity_bit\)
	OR (not \UART_SBD:BUART:pollcount_1\ and not \UART_SBD:BUART:pollcount_0\ and not \UART_SBD:BUART:rx_parity_bit\)
	OR (\UART_SBD:BUART:pollcount_1\ and \UART_SBD:BUART:rx_parity_bit\)
	OR (Net_119 and \UART_SBD:BUART:pollcount_0\ and \UART_SBD:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 70 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Airmar:BUART:rx_status_0\ to zero
Aliasing \Airmar:BUART:rx_status_6\ to zero
Aliasing \UART_SBD:BUART:rx_status_0\ to zero
Aliasing \UART_SBD:BUART:rx_status_6\ to zero
Aliasing \Airmar:BUART:rx_markspace_status\\D\ to zero
Aliasing \Airmar:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Airmar:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_SBD:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_SBD:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_SBD:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \Airmar:BUART:rx_bitclk_enable\[249] = \Airmar:BUART:rx_bitclk\[297]
Removing Lhs of wire \Airmar:BUART:rx_status_0\[348] = zero[67]
Removing Lhs of wire \Airmar:BUART:rx_status_6\[357] = zero[67]
Removing Rhs of wire Net_99[466] = \Airmar:BUART:txn\[174]
Removing Rhs of wire \UART_SBD:BUART:rx_bitclk_enable\[591] = \UART_SBD:BUART:rx_bitclk\[639]
Removing Lhs of wire \UART_SBD:BUART:rx_status_0\[690] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:rx_status_6\[699] = zero[67]
Removing Lhs of wire \Airmar:BUART:tx_ctrl_mark_last\\D\[929] = \Airmar:BUART:tx_ctrl_mark_last\[240]
Removing Lhs of wire \Airmar:BUART:rx_markspace_status\\D\[941] = zero[67]
Removing Lhs of wire \Airmar:BUART:rx_parity_error_status\\D\[942] = zero[67]
Removing Lhs of wire \Airmar:BUART:rx_addr_match_status\\D\[944] = zero[67]
Removing Lhs of wire \Airmar:BUART:rx_markspace_pre\\D\[945] = \Airmar:BUART:rx_markspace_pre\[361]
Removing Lhs of wire \Airmar:BUART:rx_parity_bit\\D\[950] = \Airmar:BUART:rx_parity_bit\[367]
Removing Lhs of wire \UART_SBD:BUART:tx_ctrl_mark_last\\D\[958] = \UART_SBD:BUART:tx_ctrl_mark_last\[582]
Removing Lhs of wire \UART_SBD:BUART:rx_markspace_status\\D\[970] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:rx_parity_error_status\\D\[971] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:rx_addr_match_status\\D\[973] = zero[67]
Removing Lhs of wire \UART_SBD:BUART:rx_markspace_pre\\D\[974] = \UART_SBD:BUART:rx_markspace_pre\[703]
Removing Lhs of wire \UART_SBD:BUART:rx_parity_bit\\D\[979] = \UART_SBD:BUART:rx_parity_bit\[709]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\Airmar:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \Airmar:BUART:rx_parity_bit\ and Net_77 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \Airmar:BUART:rx_parity_bit\)
	OR (not Net_77 and not MODIN1_1 and \Airmar:BUART:rx_parity_bit\)
	OR (not \Airmar:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_SBD:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_SBD:BUART:rx_parity_bit\ and Net_119 and \UART_SBD:BUART:pollcount_0\)
	OR (not \UART_SBD:BUART:pollcount_1\ and not \UART_SBD:BUART:pollcount_0\ and \UART_SBD:BUART:rx_parity_bit\)
	OR (not \UART_SBD:BUART:pollcount_1\ and not Net_119 and \UART_SBD:BUART:rx_parity_bit\)
	OR (not \UART_SBD:BUART:rx_parity_bit\ and \UART_SBD:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\airmartest.cydsn\airmartest.cyprj -dcpsoc3 airmartest.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.295ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3023, Family: PSoC3, Started at: Wednesday, 13 August 2014 22:54:01
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\airmartest.cydsn\airmartest.cyprj -d CY8C5868LTI-LP039 airmartest.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.110ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Airmar:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \Airmar:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Airmar:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Airmar:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Airmar:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_SBD:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_SBD:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_SBD:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_SBD:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_SBD:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \master:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \master:BSPIM:so_send_reg\ from registered to combinatorial
Warning: mpr.M0054: The drive mode for IO "SCL_1(0)" is not set to open drain low, which is necessary for the I2C hardware block. (App=cydsfit)
Warning: mpr.M0054: The drive mode for IO "SDA_1(0)" is not set to open drain low, which is necessary for the I2C hardware block. (App=cydsfit)
Assigning clock psoc_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'clock'. Fanout=1, Signal=Net_107
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 2: Automatic-assigning  clock 'UART_SBD_IntClock'. Fanout=1, Signal=\UART_SBD:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Airmar_IntClock'. Fanout=1, Signal=\Airmar:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_117:macrocell'
    Removed unused cell/equation 'Net_67:macrocell'
    Removed unused cell/equation '\Airmar:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\master:BSPIM:dpcounter_one_reg\:macrocell'
    Removed unused cell/equation '\master:BSPIM:mosi_from_dp_reg\:macrocell'
    Removed unused cell/equation '\master:BSPIM:mosi_pre_reg\:macrocell'
    Removed unused cell/equation '\master:BSPIM:so_send_reg\:macrocell'
    Removed unused cell/equation 'Net_117D:macrocell'
    Removed unused cell/equation 'Net_67D:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Airmar:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Airmar_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Airmar_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_SBD:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_SBD_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_SBD_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \master:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_104D:macrocell'
    Removed unused cell/equation 'Net_105D:macrocell'
    Removed unused cell/equation '\Airmar:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\Airmar:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:cnt_enable\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:ld_ident\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:load_cond\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:mosi_reg\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:state_0\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:state_1\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:state_2\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_SBD:BUART:tx_parity_bit\, Duplicate of \UART_SBD:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_SBD:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SBD:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_SBD:BUART:tx_mark\, Duplicate of \UART_SBD:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_SBD:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SBD:BUART:tx_mark\ (fanout=0)

    Removing \UART_SBD:BUART:tx_ctrl_mark_last\, Duplicate of \UART_SBD:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_SBD:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SBD:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_SBD:BUART:rx_state_1\, Duplicate of \UART_SBD:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_SBD:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SBD:BUART:rx_state_1\ (fanout=8)

    Removing \UART_SBD:BUART:rx_parity_error_pre\, Duplicate of \UART_SBD:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_SBD:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SBD:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_SBD:BUART:rx_parity_bit\, Duplicate of \UART_SBD:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_SBD:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SBD:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_SBD:BUART:rx_markspace_pre\, Duplicate of \UART_SBD:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_SBD:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SBD:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Airmar:BUART:tx_parity_bit\, Duplicate of \Airmar:BUART:rx_address_detected\ 
    MacroCell: Name=\Airmar:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Airmar:BUART:tx_parity_bit\ (fanout=0)

    Removing \Airmar:BUART:tx_mark\, Duplicate of \Airmar:BUART:rx_address_detected\ 
    MacroCell: Name=\Airmar:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Airmar:BUART:tx_mark\ (fanout=0)

    Removing \Airmar:BUART:tx_ctrl_mark_last\, Duplicate of \Airmar:BUART:rx_address_detected\ 
    MacroCell: Name=\Airmar:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Airmar:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \Airmar:BUART:rx_state_1\, Duplicate of \Airmar:BUART:rx_address_detected\ 
    MacroCell: Name=\Airmar:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Airmar:BUART:rx_state_1\ (fanout=8)

    Removing \Airmar:BUART:rx_parity_error_pre\, Duplicate of \Airmar:BUART:rx_address_detected\ 
    MacroCell: Name=\Airmar:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Airmar:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Airmar:BUART:rx_parity_bit\, Duplicate of \Airmar:BUART:rx_address_detected\ 
    MacroCell: Name=\Airmar:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Airmar:BUART:rx_parity_bit\ (fanout=0)

    Removing \Airmar:BUART:rx_markspace_pre\, Duplicate of \Airmar:BUART:rx_address_detected\ 
    MacroCell: Name=\Airmar:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Airmar:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = A_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A_in(0)__PA ,
            input => Net_99 ,
            pad => A_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A_out(0)__PA ,
            analog_term => Net_78 ,
            pad => A_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B_in(0)__PA ,
            input => Net_98 ,
            pad => B_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B_out(0)__PA ,
            analog_term => Net_76 ,
            pad => B_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Battery_Ground(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Battery_Ground(0)__PA ,
            analog_term => Net_179 ,
            pad => Battery_Ground(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Battery_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Battery_in(0)__PA ,
            analog_term => Net_178 ,
            pad => Battery_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SBD_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SBD_Rx(0)__PA ,
            fb => Net_119 ,
            pad => SBD_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SBD_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SBD_Tx(0)__PA ,
            input => Net_115 ,
            pad => SBD_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \psoc:Net_1109_0\ ,
            input => \psoc:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \psoc:Net_1109_1\ ,
            input => \psoc:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = clockPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => clockPin(0)__PA ,
            input => Net_104 ,
            pad => clockPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = dataPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => dataPin(0)__PA ,
            fb => Net_106 ,
            pad => dataPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = selectPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => selectPin(0)__PA ,
            input => Net_105 ,
            pad => selectPin(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Airmar:BUART:rx_count_2\ * !\Airmar:BUART:rx_count_1\ * 
              !Net_77 * MODIN1_0
            + !\Airmar:BUART:rx_count_2\ * !\Airmar:BUART:rx_count_1\ * 
              Net_77 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Airmar:BUART:rx_count_2\ * !\Airmar:BUART:rx_count_1\ * 
              !Net_77 * MODIN1_1
            + !\Airmar:BUART:rx_count_2\ * !\Airmar:BUART:rx_count_1\ * 
              Net_77 * !MODIN1_1 * MODIN1_0
            + !\Airmar:BUART:rx_count_2\ * !\Airmar:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=Net_104, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + \master:BSPIM:state_1\ * \master:BSPIM:state_0\ * Net_104
        );
        Output = Net_104 (fanout=2)

    MacroCell: Name=Net_105, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * !Net_105
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !Net_105
            + \master:BSPIM:state_1\ * \master:BSPIM:state_0\ * !Net_105
        );
        Output = Net_105 (fanout=2)

    MacroCell: Name=Net_115, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:txn\
        );
        Output = Net_115 (fanout=1)

    MacroCell: Name=Net_98, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_99
        );
        Output = Net_98 (fanout=1)

    MacroCell: Name=Net_99, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Airmar:BUART:tx_state_1\ * \Airmar:BUART:tx_state_0\ * 
              !\Airmar:BUART:tx_shift_out\ * !\Airmar:BUART:tx_state_2\
            + !\Airmar:BUART:tx_state_1\ * \Airmar:BUART:tx_state_0\ * 
              !\Airmar:BUART:tx_state_2\ * !\Airmar:BUART:tx_bitclk\
            + \Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_state_0\ * 
              !\Airmar:BUART:tx_shift_out\ * !\Airmar:BUART:tx_state_2\ * 
              \Airmar:BUART:tx_bitclk\ * \Airmar:BUART:tx_counter_dp\
            + \Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_bitclk\ * Net_99
            + \Airmar:BUART:tx_state_2\ * Net_99
        );
        Output = Net_99 (fanout=3)

    MacroCell: Name=\Airmar:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_state_0\ * 
              !\Airmar:BUART:tx_state_2\
            + !\Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_state_0\ * 
              \Airmar:BUART:tx_bitclk\
        );
        Output = \Airmar:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Airmar:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Airmar:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\Airmar:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Airmar:BUART:rx_count_2\ * !\Airmar:BUART:rx_count_1\ * 
              !\Airmar:BUART:rx_count_0\
        );
        Output = \Airmar:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Airmar:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\
        );
        Output = \Airmar:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Airmar:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_77
        );
        Output = \Airmar:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Airmar:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Airmar:BUART:rx_state_0\ * \Airmar:BUART:rx_bitclk_enable\ * 
              \Airmar:BUART:rx_state_3\ * !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\
            + \Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Airmar:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Airmar:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_77 * MODIN1_0
            + MODIN1_1
        );
        Output = \Airmar:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Airmar:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Airmar:BUART:rx_state_0\ * \Airmar:BUART:rx_bitclk_enable\ * 
              !\Airmar:BUART:rx_state_3\ * \Airmar:BUART:rx_state_2\ * 
              !Net_77 * !MODIN1_1 * !\Airmar:BUART:rx_address_detected\
            + !\Airmar:BUART:rx_state_0\ * \Airmar:BUART:rx_bitclk_enable\ * 
              !\Airmar:BUART:rx_state_3\ * \Airmar:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\Airmar:BUART:rx_address_detected\
            + \Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Airmar:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Airmar:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Airmar:BUART:rx_state_0\ * \Airmar:BUART:rx_bitclk_enable\ * 
              \Airmar:BUART:rx_state_3\ * !\Airmar:BUART:rx_address_detected\
            + !\Airmar:BUART:rx_state_0\ * \Airmar:BUART:rx_bitclk_enable\ * 
              \Airmar:BUART:rx_state_2\ * !\Airmar:BUART:rx_address_detected\
            + !\Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * !Net_77 * 
              !\Airmar:BUART:rx_address_detected\ * \Airmar:BUART:rx_last\
            + \Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Airmar:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Airmar:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Airmar:BUART:rx_state_0\ * \Airmar:BUART:rx_bitclk_enable\ * 
              \Airmar:BUART:rx_state_3\ * \Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\
            + \Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Airmar:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Airmar:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Airmar:BUART:rx_state_0\ * \Airmar:BUART:rx_state_3\ * 
              \Airmar:BUART:rx_state_2\ * !\Airmar:BUART:rx_address_detected\
        );
        Output = \Airmar:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Airmar:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Airmar:BUART:rx_state_0\ * \Airmar:BUART:rx_bitclk_enable\ * 
              \Airmar:BUART:rx_state_3\ * \Airmar:BUART:rx_state_2\ * !Net_77 * 
              !MODIN1_1 * !\Airmar:BUART:rx_address_detected\
            + !\Airmar:BUART:rx_state_0\ * \Airmar:BUART:rx_bitclk_enable\ * 
              \Airmar:BUART:rx_state_3\ * \Airmar:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\Airmar:BUART:rx_address_detected\
        );
        Output = \Airmar:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Airmar:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Airmar:BUART:rx_load_fifo\ * \Airmar:BUART:rx_fifofull\
        );
        Output = \Airmar:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Airmar:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Airmar:BUART:rx_fifonotempty\ * 
              \Airmar:BUART:rx_state_stop1_reg\
        );
        Output = \Airmar:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Airmar:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Airmar:BUART:tx_bitclk_dp\
        );
        Output = \Airmar:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\Airmar:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Airmar:BUART:tx_bitclk_dp\
        );
        Output = \Airmar:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\Airmar:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_state_0\ * 
              !\Airmar:BUART:tx_fifo_empty\ * !\Airmar:BUART:tx_state_2\
            + !\Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_state_0\ * 
              !\Airmar:BUART:tx_fifo_empty\ * \Airmar:BUART:tx_bitclk\
            + \Airmar:BUART:tx_state_1\ * \Airmar:BUART:tx_state_0\ * 
              \Airmar:BUART:tx_fifo_empty\ * \Airmar:BUART:tx_bitclk\
            + \Airmar:BUART:tx_state_0\ * !\Airmar:BUART:tx_state_2\ * 
              \Airmar:BUART:tx_bitclk\
        );
        Output = \Airmar:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\Airmar:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Airmar:BUART:tx_state_1\ * \Airmar:BUART:tx_state_0\ * 
              \Airmar:BUART:tx_bitclk\
            + \Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_state_2\ * 
              \Airmar:BUART:tx_bitclk\ * !\Airmar:BUART:tx_counter_dp\
            + \Airmar:BUART:tx_state_0\ * !\Airmar:BUART:tx_state_2\ * 
              \Airmar:BUART:tx_bitclk\
        );
        Output = \Airmar:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\Airmar:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_state_0\ * 
              \Airmar:BUART:tx_state_2\ * \Airmar:BUART:tx_bitclk\
            + \Airmar:BUART:tx_state_1\ * \Airmar:BUART:tx_state_0\ * 
              \Airmar:BUART:tx_bitclk\
            + \Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_state_2\ * 
              \Airmar:BUART:tx_bitclk\ * !\Airmar:BUART:tx_counter_dp\
        );
        Output = \Airmar:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\Airmar:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_state_0\ * 
              \Airmar:BUART:tx_fifo_empty\ * \Airmar:BUART:tx_state_2\ * 
              \Airmar:BUART:tx_bitclk\
        );
        Output = \Airmar:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Airmar:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Airmar:BUART:tx_fifo_notfull\
        );
        Output = \Airmar:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_state_2\
            + !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_bitclk\
        );
        Output = \UART_SBD:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              !Net_119 * \UART_SBD:BUART:pollcount_0\
            + !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              Net_119 * !\UART_SBD:BUART:pollcount_0\
        );
        Output = \UART_SBD:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_SBD:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              !\UART_SBD:BUART:pollcount_1\ * Net_119 * 
              \UART_SBD:BUART:pollcount_0\
            + !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              \UART_SBD:BUART:pollcount_1\ * !Net_119
            + !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              \UART_SBD:BUART:pollcount_1\ * !\UART_SBD:BUART:pollcount_0\
        );
        Output = \UART_SBD:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_SBD:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SBD:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_SBD:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              !\UART_SBD:BUART:rx_count_0\
        );
        Output = \UART_SBD:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_SBD:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_119
        );
        Output = \UART_SBD:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_5\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_4\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_SBD:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_SBD:BUART:pollcount_1\
            + Net_119 * \UART_SBD:BUART:pollcount_0\
        );
        Output = \UART_SBD:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * 
              !\UART_SBD:BUART:rx_state_3\ * \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:pollcount_1\ * !Net_119 * 
              !\UART_SBD:BUART:rx_address_detected\
            + !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * 
              !\UART_SBD:BUART:rx_state_3\ * \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:pollcount_1\ * !\UART_SBD:BUART:pollcount_0\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_5\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_4\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_SBD:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + !\UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !Net_119 * 
              !\UART_SBD:BUART:rx_address_detected\ * 
              \UART_SBD:BUART:rx_last\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_5\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_4\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_SBD:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_5\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_4\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_SBD:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_SBD:BUART:rx_state_0\ * \UART_SBD:BUART:rx_state_3\ * 
              \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              \UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:pollcount_1\ * 
              !Net_119 * !\UART_SBD:BUART:rx_address_detected\
            + !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              \UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:pollcount_1\ * 
              !\UART_SBD:BUART:pollcount_0\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_SBD:BUART:rx_load_fifo\ * \UART_SBD:BUART:rx_fifofull\
        );
        Output = \UART_SBD:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_SBD:BUART:rx_fifonotempty\ * 
              \UART_SBD:BUART:rx_state_stop1_reg\
        );
        Output = \UART_SBD:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:tx_bitclk_dp\
        );
        Output = \UART_SBD:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_SBD:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:tx_bitclk_dp\
        );
        Output = \UART_SBD:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_fifo_empty\ * !\UART_SBD:BUART:tx_state_2\
            + !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_fifo_empty\ * \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_fifo_empty\ * \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_0\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\
        );
        Output = \UART_SBD:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_SBD:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\ * !\UART_SBD:BUART:tx_counter_dp\
            + \UART_SBD:BUART:tx_state_0\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\
        );
        Output = \UART_SBD:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_SBD:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_state_2\ * \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\ * !\UART_SBD:BUART:tx_counter_dp\
        );
        Output = \UART_SBD:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_SBD:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_fifo_empty\ * \UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\
        );
        Output = \UART_SBD:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:tx_fifo_notfull\
        );
        Output = \UART_SBD:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_SBD:BUART:txn\ * \UART_SBD:BUART:tx_state_1\ * 
              !\UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:txn\ * \UART_SBD:BUART:tx_state_2\
            + !\UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_shift_out\ * !\UART_SBD:BUART:tx_state_2\
            + !\UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_state_2\ * !\UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_shift_out\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\ * \UART_SBD:BUART:tx_counter_dp\
        );
        Output = \UART_SBD:BUART:txn\ (fanout=2)

    MacroCell: Name=\master:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * \master:BSPIM:cnt_enable\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\ * !\master:BSPIM:cnt_enable\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\ * \master:BSPIM:cnt_enable\
            + \master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * \master:BSPIM:cnt_enable\
        );
        Output = \master:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\master:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !\master:BSPIM:ld_ident\
            + \master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * \master:BSPIM:ld_ident\
            + \master:BSPIM:state_1\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * \master:BSPIM:count_1\ * 
              !\master:BSPIM:count_0\ * \master:BSPIM:ld_ident\
        );
        Output = \master:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\master:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              !\master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              \master:BSPIM:load_cond\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !\master:BSPIM:load_cond\
            + \master:BSPIM:state_1\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              !\master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              \master:BSPIM:load_cond\
            + \master:BSPIM:state_0\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              !\master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              \master:BSPIM:load_cond\
        );
        Output = \master:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\master:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\
        );
        Output = \master:BSPIM:load_rx_data\ (fanout=3)

    MacroCell: Name=\master:BSPIM:mosi_reg\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\master:BSPIM:mosi_reg\ * !\master:BSPIM:state_2\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * \master:BSPIM:count_1\ * 
              !\master:BSPIM:count_0\ * !\master:BSPIM:ld_ident\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + \master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\
            + \master:BSPIM:state_2\ * !\master:BSPIM:mosi_from_dp\
            + !\master:BSPIM:state_0\ * !\master:BSPIM:mosi_from_dp\
        );
        Output = \master:BSPIM:mosi_reg\ (fanout=1)

    MacroCell: Name=\master:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\ * \master:BSPIM:rx_status_4\
        );
        Output = \master:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\master:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\master:BSPIM:state_2\ * \master:BSPIM:state_1\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\
            + !\master:BSPIM:state_1\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:tx_status_1\
        );
        Output = \master:BSPIM:state_0\ (fanout=13)

    MacroCell: Name=\master:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              \master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\ * !\master:BSPIM:tx_status_1\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_0\
            + \master:BSPIM:state_1\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * \master:BSPIM:count_1\ * 
              !\master:BSPIM:count_0\ * !\master:BSPIM:ld_ident\
        );
        Output = \master:BSPIM:state_1\ (fanout=13)

    MacroCell: Name=\master:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              \master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              !\master:BSPIM:ld_ident\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              \master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\ * !\master:BSPIM:tx_status_1\
        );
        Output = \master:BSPIM:state_2\ (fanout=13)

    MacroCell: Name=\master:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
        );
        Output = \master:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\master:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\
        );
        Output = \master:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Airmar:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Airmar:Net_9\ ,
            cs_addr_2 => \Airmar:BUART:rx_address_detected\ ,
            cs_addr_1 => \Airmar:BUART:rx_state_0\ ,
            cs_addr_0 => \Airmar:BUART:rx_bitclk_enable\ ,
            route_si => \Airmar:BUART:rx_postpoll\ ,
            f0_load => \Airmar:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Airmar:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Airmar:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Airmar:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Airmar:Net_9\ ,
            cs_addr_2 => \Airmar:BUART:tx_state_1\ ,
            cs_addr_1 => \Airmar:BUART:tx_state_0\ ,
            cs_addr_0 => \Airmar:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Airmar:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Airmar:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Airmar:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Airmar:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Airmar:Net_9\ ,
            cs_addr_0 => \Airmar:BUART:counter_load_not\ ,
            cl0_comb => \Airmar:BUART:tx_bitclk_dp\ ,
            cl1_comb => \Airmar:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_SBD:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_SBD:Net_9\ ,
            cs_addr_2 => \UART_SBD:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_SBD:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_SBD:BUART:rx_bitclk_enable\ ,
            route_si => \UART_SBD:BUART:rx_postpoll\ ,
            f0_load => \UART_SBD:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_SBD:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_SBD:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_SBD:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_SBD:Net_9\ ,
            cs_addr_2 => \UART_SBD:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_SBD:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_SBD:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_SBD:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_SBD:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_SBD:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_SBD:Net_9\ ,
            cs_addr_0 => \UART_SBD:BUART:counter_load_not\ ,
            cl0_comb => \UART_SBD:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_SBD:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\master:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => Net_107 ,
            cs_addr_2 => \master:BSPIM:state_2\ ,
            cs_addr_1 => \master:BSPIM:state_1\ ,
            cs_addr_0 => \master:BSPIM:state_0\ ,
            route_si => Net_106 ,
            f1_load => \master:BSPIM:load_rx_data\ ,
            f0_bus_stat_comb => \master:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \master:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \master:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \master:BSPIM:rx_status_4\ ,
            chain_out => \master:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \master:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\master:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => Net_107 ,
            cs_addr_2 => \master:BSPIM:state_2\ ,
            cs_addr_1 => \master:BSPIM:state_1\ ,
            cs_addr_0 => \master:BSPIM:state_0\ ,
            route_si => Net_106 ,
            f1_load => \master:BSPIM:load_rx_data\ ,
            so_comb => \master:BSPIM:mosi_from_dp\ ,
            chain_in => \master:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000000111111000000001111111111111111000000000010001100001000110100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \master:BSPIM:sR16:Dp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Airmar:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Airmar:Net_9\ ,
            status_5 => \Airmar:BUART:rx_status_5\ ,
            status_4 => \Airmar:BUART:rx_status_4\ ,
            status_3 => \Airmar:BUART:rx_status_3\ ,
            interrupt => Net_71 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Airmar:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Airmar:Net_9\ ,
            status_3 => \Airmar:BUART:tx_fifo_notfull\ ,
            status_2 => \Airmar:BUART:tx_status_2\ ,
            status_1 => \Airmar:BUART:tx_fifo_empty\ ,
            status_0 => \Airmar:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_SBD:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_SBD:Net_9\ ,
            status_5 => \UART_SBD:BUART:rx_status_5\ ,
            status_4 => \UART_SBD:BUART:rx_status_4\ ,
            status_3 => \UART_SBD:BUART:rx_status_3\ ,
            interrupt => Net_33 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_SBD:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_SBD:Net_9\ ,
            status_3 => \UART_SBD:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_SBD:BUART:tx_status_2\ ,
            status_1 => \UART_SBD:BUART:tx_fifo_empty\ ,
            status_0 => \UART_SBD:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\master:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_107 ,
            status_6 => \master:BSPIM:rx_status_6\ ,
            status_5 => \master:BSPIM:rx_status_5\ ,
            status_4 => \master:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\master:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_107 ,
            status_4 => \master:BSPIM:tx_status_4\ ,
            status_3 => \master:BSPIM:load_rx_data\ ,
            status_2 => \master:BSPIM:tx_status_2\ ,
            status_1 => \master:BSPIM:tx_status_1\ ,
            status_0 => \master:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Airmar:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Airmar:Net_9\ ,
            load => \Airmar:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \Airmar:BUART:rx_count_2\ ,
            count_1 => \Airmar:BUART:rx_count_1\ ,
            count_0 => \Airmar:BUART:rx_count_0\ ,
            tc => \Airmar:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_SBD:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_SBD:Net_9\ ,
            load => \UART_SBD:BUART:rx_counter_load\ ,
            count_6 => \UART_SBD:BUART:rx_count_6\ ,
            count_5 => \UART_SBD:BUART:rx_count_5\ ,
            count_4 => \UART_SBD:BUART:rx_count_4\ ,
            count_3 => \UART_SBD:BUART:rx_count_3\ ,
            count_2 => \UART_SBD:BUART:rx_count_2\ ,
            count_1 => \UART_SBD:BUART:rx_count_1\ ,
            count_0 => \UART_SBD:BUART:rx_count_0\ ,
            tc => \UART_SBD:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\master:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_107 ,
            enable => \master:BSPIM:cnt_enable\ ,
            count_6 => \master:BSPIM:count_6\ ,
            count_5 => \master:BSPIM:count_5\ ,
            count_4 => \master:BSPIM:count_4\ ,
            count_3 => \master:BSPIM:count_3\ ,
            count_2 => \master:BSPIM:count_2\ ,
            count_1 => \master:BSPIM:count_1\ ,
            count_0 => \master:BSPIM:count_0\ ,
            tc => \master:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011011"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =SBD_reply
        PORT MAP (
            interrupt => Net_33 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_174 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\psoc:I2C_IRQ\
        PORT MAP (
            interrupt => \psoc:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_airmar
        PORT MAP (
            interrupt => Net_71 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    4 :    4 :    8 :  50.00%
Analog clock dividers         :    1 :    3 :    4 :  25.00%
Pins                          :   16 :   32 :   48 :  33.33%
UDB Macrocells                :   64 :  128 :  192 :  33.33%
UDB Unique Pterms             :  117 :  267 :  384 :  30.47%
UDB Total Pterms              :  142 :      :      : 
UDB Datapath Cells            :    8 :   16 :   24 :  33.33%
UDB Status Cells              :    6 :   18 :   24 :  25.00%
            StatusI Registers :    6 
UDB Control Cells             :    3 :   21 :   24 :  12.50%
                 Count7 Cells :    3 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    4 :   28 :   32 :  12.50%
DSM Fixed Blocks              :    1 :    0 :    1 : 100.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    1 :    3 :    4 :  25.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    1 :    0 :    1 : 100.00%
I2C Fixed Blocks              :    1 :    0 :    1 : 100.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.378ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 1s.704ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : A_in(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : A_out(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : B_in(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : B_out(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Battery_Ground(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Battery_in(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : SBD_Rx(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : SBD_Tx(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : clockPin(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : dataPin(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : selectPin(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Comparator[3]@[FFB(Comparator,3)] : \Comp:ctComp\
Log: apr.M0058: The analog placement iterative improvement is 42% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : A_in(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : A_out(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : B_in(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : B_out(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Battery_Ground(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Battery_in(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : SBD_Rx(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : SBD_Tx(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : clockPin(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : dataPin(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : selectPin(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Comparator[1]@[FFB(Comparator,1)] : \Comp:ctComp\

Analog Placement phase: Elapsed time ==> 4s.560ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_179" overuses wire "dsm0+ Wire"
Net "AmuxEye::AMux_CYAMUXSIDE_A" overuses wire "dsm0+ Wire"
Net "AmuxEye::AMux_CYAMUXSIDE_A" overuses wire "AGL[5]"
Net "AmuxEye::AMux_CYAMUXSIDE_B" overuses wire "AGL[5]"
Net "AmuxEye::AMux_CYAMUXSIDE_B" overuses wire "SIO Ref[1] Sw__1b"
Net "AmuxEye::AMux_CYAMUXSIDE_B" overuses wire "SIO Ref[1] Sw__0b"
Analog Routing phase: Elapsed time ==> 0s.124ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Warning: apr.M0042: Bonded pin(s) "P0[7]" are not used in your current design but have been connected in order to route the design. (App=cydsfit)
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_172 {
    dsm_0_vplus
  }
  Net: Net_178 {
    p3_5
  }
  Net: Net_179 {
    p3_4
    agr4_x_p3_4
    agr4
    agl4_x_agr4
    agl4
  }
  Net: \ADC:Net_520\ {
    dsm_0_vminus
  }
  Net: Net_78 {
    comp_1_vminus
    amuxbusr_x_comp_1_vminus
    amuxbusr
    amuxbusr_x_p15_1
    p15_1
  }
  Net: Net_76 {
    comp_1_vplus
    agr6_x_comp_1_vplus
    agr6
    agr6_x_p3_6
    p3_6
  }
  Net: \ADC:Net_573\ {
  }
  Net: \ADC:Net_41\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_677\ {
  }
  Net: AmuxNet::AMux_CYAMUXSIDE_A {
    dsm_0_vplus
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_agr5
    agr5
    agr5_x_p3_5
    agl4_x_dsm_0_vplus
    p3_5
  }
  Net: AmuxNet::AMux_CYAMUXSIDE_B {
    dsm_0_vminus
    agl7_x_dsm_0_vminus
    agl7
    agl7_x_p0_7
    p0_7
    p0_7_x_vidac_2_iout
    vidac_2_iout
    agl4_x_vidac_2_iout
  }
}
Map of item to net {
  p3_4                                             -> Net_179
  agr4_x_p3_4                                      -> Net_179
  agr4                                             -> Net_179
  agl4_x_agr4                                      -> Net_179
  agl4                                             -> Net_179
  comp_1_vminus                                    -> Net_78
  amuxbusr_x_comp_1_vminus                         -> Net_78
  amuxbusr                                         -> Net_78
  amuxbusr_x_p15_1                                 -> Net_78
  p15_1                                            -> Net_78
  comp_1_vplus                                     -> Net_76
  agr6_x_comp_1_vplus                              -> Net_76
  agr6                                             -> Net_76
  agr6_x_p3_6                                      -> Net_76
  p3_6                                             -> Net_76
  dsm_0_vplus                                      -> Net_172
  p3_5                                             -> Net_178
  dsm_0_vminus                                     -> \ADC:Net_520\
  agl5_x_dsm_0_vplus                               -> AmuxNet::AMux_CYAMUXSIDE_A
  agl5                                             -> AmuxNet::AMux_CYAMUXSIDE_A
  agl5_x_agr5                                      -> AmuxNet::AMux_CYAMUXSIDE_A
  agr5                                             -> AmuxNet::AMux_CYAMUXSIDE_A
  agr5_x_p3_5                                      -> AmuxNet::AMux_CYAMUXSIDE_A
  agl4_x_dsm_0_vplus                               -> AmuxNet::AMux_CYAMUXSIDE_A
  agl7_x_dsm_0_vminus                              -> AmuxNet::AMux_CYAMUXSIDE_B
  agl7                                             -> AmuxNet::AMux_CYAMUXSIDE_B
  agl7_x_p0_7                                      -> AmuxNet::AMux_CYAMUXSIDE_B
  p0_7                                             -> AmuxNet::AMux_CYAMUXSIDE_B
  p0_7_x_vidac_2_iout                              -> AmuxNet::AMux_CYAMUXSIDE_B
  vidac_2_iout                                     -> AmuxNet::AMux_CYAMUXSIDE_B
  agl4_x_vidac_2_iout                              -> AmuxNet::AMux_CYAMUXSIDE_B
}
Mux Info {
  Mux: AMux_CYAMUXSIDE_A {
     Mouth: Net_172
     Guts:  AmuxNet::AMux_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_178
      Outer: agr5_x_p3_5
      Inner: agl5_x_dsm_0_vplus
      Path {
        p3_5
        agr5_x_p3_5
        agr5
        agl5_x_agr5
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_179
      Outer: agl4_x_dsm_0_vplus
      Inner: __open__
      Path {
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: AMux_CYAMUXSIDE_B {
     Mouth: \ADC:Net_520\
     Guts:  AmuxNet::AMux_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_179
      Outer: agl4_x_vidac_2_iout
      Inner: agl7_x_dsm_0_vminus
      Path {
        agl4_x_vidac_2_iout
        vidac_2_iout
        p0_7_x_vidac_2_iout
        p0_7
        agl7_x_p0_7
        agl7
        agl7_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   Net_179
      Outer: agl4_x_vidac_2_iout
      Inner: agl7_x_dsm_0_vminus
      Path {
        agl4_x_vidac_2_iout
        vidac_2_iout
        p0_7_x_vidac_2_iout
        p0_7
        agl7_x_p0_7
        agl7
        agl7_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.235ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   23 :   25 :   48 :  47.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.70
                   Pterms :            5.52
               Macrocells :            2.78
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.251ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.006ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 583, final cost is 583 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :       9.31 :       4.92
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\master:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * \master:BSPIM:cnt_enable\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\ * !\master:BSPIM:cnt_enable\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\ * \master:BSPIM:cnt_enable\
            + \master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * \master:BSPIM:cnt_enable\
        );
        Output = \master:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\master:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\master:BSPIM:state_2\ * \master:BSPIM:state_1\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\
            + !\master:BSPIM:state_1\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:tx_status_1\
        );
        Output = \master:BSPIM:state_0\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\master:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\
        );
        Output = \master:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\master:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => Net_107 ,
        cs_addr_2 => \master:BSPIM:state_2\ ,
        cs_addr_1 => \master:BSPIM:state_1\ ,
        cs_addr_0 => \master:BSPIM:state_0\ ,
        route_si => Net_106 ,
        f1_load => \master:BSPIM:load_rx_data\ ,
        so_comb => \master:BSPIM:mosi_from_dp\ ,
        chain_in => \master:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000000111111000000001111111111111111000000000010001100001000110100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \master:BSPIM:sR16:Dp:u0\

statusicell: Name =\master:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_107 ,
        status_4 => \master:BSPIM:tx_status_4\ ,
        status_3 => \master:BSPIM:load_rx_data\ ,
        status_2 => \master:BSPIM:tx_status_2\ ,
        status_1 => \master:BSPIM:tx_status_1\ ,
        status_0 => \master:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\master:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              \master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\ * !\master:BSPIM:tx_status_1\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_0\
            + \master:BSPIM:state_1\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * \master:BSPIM:count_1\ * 
              !\master:BSPIM:count_0\ * !\master:BSPIM:ld_ident\
        );
        Output = \master:BSPIM:state_1\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\master:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              \master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              !\master:BSPIM:ld_ident\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              \master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\ * !\master:BSPIM:tx_status_1\
        );
        Output = \master:BSPIM:state_2\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\master:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !\master:BSPIM:ld_ident\
            + \master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * \master:BSPIM:ld_ident\
            + \master:BSPIM:state_1\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * \master:BSPIM:count_1\ * 
              !\master:BSPIM:count_0\ * \master:BSPIM:ld_ident\
        );
        Output = \master:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\master:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
        );
        Output = \master:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\master:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\
        );
        Output = \master:BSPIM:load_rx_data\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\master:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              !\master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              \master:BSPIM:load_cond\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !\master:BSPIM:load_cond\
            + \master:BSPIM:state_1\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              !\master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              \master:BSPIM:load_cond\
            + \master:BSPIM:state_0\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              !\master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              \master:BSPIM:load_cond\
        );
        Output = \master:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_104, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + \master:BSPIM:state_1\ * \master:BSPIM:state_0\ * Net_104
        );
        Output = Net_104 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\master:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => Net_107 ,
        cs_addr_2 => \master:BSPIM:state_2\ ,
        cs_addr_1 => \master:BSPIM:state_1\ ,
        cs_addr_0 => \master:BSPIM:state_0\ ,
        route_si => Net_106 ,
        f1_load => \master:BSPIM:load_rx_data\ ,
        f0_bus_stat_comb => \master:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \master:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \master:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \master:BSPIM:rx_status_4\ ,
        chain_out => \master:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \master:BSPIM:sR16:Dp:u1\

count7cell: Name =\master:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_107 ,
        enable => \master:BSPIM:cnt_enable\ ,
        count_6 => \master:BSPIM:count_6\ ,
        count_5 => \master:BSPIM:count_5\ ,
        count_4 => \master:BSPIM:count_4\ ,
        count_3 => \master:BSPIM:count_3\ ,
        count_2 => \master:BSPIM:count_2\ ,
        count_1 => \master:BSPIM:count_1\ ,
        count_0 => \master:BSPIM:count_0\ ,
        tc => \master:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011011"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Airmar:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_state_0\ * 
              \Airmar:BUART:tx_fifo_empty\ * \Airmar:BUART:tx_state_2\ * 
              \Airmar:BUART:tx_bitclk\
        );
        Output = \Airmar:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Airmar:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_state_0\ * 
              !\Airmar:BUART:tx_fifo_empty\ * !\Airmar:BUART:tx_state_2\
            + !\Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_state_0\ * 
              !\Airmar:BUART:tx_fifo_empty\ * \Airmar:BUART:tx_bitclk\
            + \Airmar:BUART:tx_state_1\ * \Airmar:BUART:tx_state_0\ * 
              \Airmar:BUART:tx_fifo_empty\ * \Airmar:BUART:tx_bitclk\
            + \Airmar:BUART:tx_state_0\ * !\Airmar:BUART:tx_state_2\ * 
              \Airmar:BUART:tx_bitclk\
        );
        Output = \Airmar:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SBD:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_SBD:BUART:rx_load_fifo\ * \UART_SBD:BUART:rx_fifofull\
        );
        Output = \UART_SBD:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_115, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:txn\
        );
        Output = Net_115 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_SBD:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SBD:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Airmar:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Airmar:Net_9\ ,
        cs_addr_2 => \Airmar:BUART:tx_state_1\ ,
        cs_addr_1 => \Airmar:BUART:tx_state_0\ ,
        cs_addr_0 => \Airmar:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Airmar:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Airmar:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Airmar:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_105, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * !Net_105
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !Net_105
            + \master:BSPIM:state_1\ * \master:BSPIM:state_0\ * !Net_105
        );
        Output = Net_105 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_98, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_99
        );
        Output = Net_98 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Airmar:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Airmar:BUART:tx_fifo_notfull\
        );
        Output = \Airmar:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\Airmar:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Airmar:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Airmar:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Airmar:Net_9\ ,
        status_3 => \Airmar:BUART:tx_fifo_notfull\ ,
        status_2 => \Airmar:BUART:tx_status_2\ ,
        status_1 => \Airmar:BUART:tx_fifo_empty\ ,
        status_0 => \Airmar:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\master:BSPIM:mosi_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\master:BSPIM:mosi_reg\ * !\master:BSPIM:state_2\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * \master:BSPIM:count_1\ * 
              !\master:BSPIM:count_0\ * !\master:BSPIM:ld_ident\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + \master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\
            + \master:BSPIM:state_2\ * !\master:BSPIM:mosi_from_dp\
            + !\master:BSPIM:state_0\ * !\master:BSPIM:mosi_from_dp\
        );
        Output = \master:BSPIM:mosi_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\master:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\ * \master:BSPIM:rx_status_4\
        );
        Output = \master:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Airmar:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_state_0\ * 
              \Airmar:BUART:tx_state_2\ * \Airmar:BUART:tx_bitclk\
            + \Airmar:BUART:tx_state_1\ * \Airmar:BUART:tx_state_0\ * 
              \Airmar:BUART:tx_bitclk\
            + \Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_state_2\ * 
              \Airmar:BUART:tx_bitclk\ * !\Airmar:BUART:tx_counter_dp\
        );
        Output = \Airmar:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Airmar:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_state_0\ * 
              !\Airmar:BUART:tx_state_2\
            + !\Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_state_0\ * 
              \Airmar:BUART:tx_bitclk\
        );
        Output = \Airmar:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Airmar:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_77
        );
        Output = \Airmar:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\master:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_107 ,
        status_6 => \master:BSPIM:rx_status_6\ ,
        status_5 => \master:BSPIM:rx_status_5\ ,
        status_4 => \master:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Airmar:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Airmar:BUART:rx_fifonotempty\ * 
              \Airmar:BUART:rx_state_stop1_reg\
        );
        Output = \Airmar:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Airmar:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Airmar:BUART:rx_load_fifo\ * \Airmar:BUART:rx_fifofull\
        );
        Output = \Airmar:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Airmar:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Airmar:BUART:rx_count_2\ * !\Airmar:BUART:rx_count_1\ * 
              !\Airmar:BUART:rx_count_0\
        );
        Output = \Airmar:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Airmar:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Airmar:BUART:tx_bitclk_dp\
        );
        Output = \Airmar:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Airmar:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Airmar:BUART:tx_bitclk_dp\
        );
        Output = \Airmar:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Airmar:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Airmar:Net_9\ ,
        cs_addr_0 => \Airmar:BUART:counter_load_not\ ,
        cl0_comb => \Airmar:BUART:tx_bitclk_dp\ ,
        cl1_comb => \Airmar:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Airmar:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Airmar:Net_9\ ,
        status_5 => \Airmar:BUART:rx_status_5\ ,
        status_4 => \Airmar:BUART:rx_status_4\ ,
        status_3 => \Airmar:BUART:rx_status_3\ ,
        interrupt => Net_71 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Airmar:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Airmar:BUART:rx_state_0\ * \Airmar:BUART:rx_bitclk_enable\ * 
              !\Airmar:BUART:rx_state_3\ * \Airmar:BUART:rx_state_2\ * 
              !Net_77 * !MODIN1_1 * !\Airmar:BUART:rx_address_detected\
            + !\Airmar:BUART:rx_state_0\ * \Airmar:BUART:rx_bitclk_enable\ * 
              !\Airmar:BUART:rx_state_3\ * \Airmar:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\Airmar:BUART:rx_address_detected\
            + \Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Airmar:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Airmar:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Airmar:BUART:rx_state_0\ * \Airmar:BUART:rx_bitclk_enable\ * 
              \Airmar:BUART:rx_state_3\ * \Airmar:BUART:rx_state_2\ * !Net_77 * 
              !MODIN1_1 * !\Airmar:BUART:rx_address_detected\
            + !\Airmar:BUART:rx_state_0\ * \Airmar:BUART:rx_bitclk_enable\ * 
              \Airmar:BUART:rx_state_3\ * \Airmar:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\Airmar:BUART:rx_address_detected\
        );
        Output = \Airmar:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Airmar:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Airmar:BUART:rx_state_0\ * \Airmar:BUART:rx_bitclk_enable\ * 
              \Airmar:BUART:rx_state_3\ * \Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\
            + \Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Airmar:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Airmar:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Airmar:BUART:rx_state_0\ * \Airmar:BUART:rx_bitclk_enable\ * 
              \Airmar:BUART:rx_state_3\ * !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\
            + \Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Airmar:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Airmar:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Airmar:BUART:rx_state_0\ * \Airmar:BUART:rx_bitclk_enable\ * 
              \Airmar:BUART:rx_state_3\ * !\Airmar:BUART:rx_address_detected\
            + !\Airmar:BUART:rx_state_0\ * \Airmar:BUART:rx_bitclk_enable\ * 
              \Airmar:BUART:rx_state_2\ * !\Airmar:BUART:rx_address_detected\
            + !\Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * !Net_77 * 
              !\Airmar:BUART:rx_address_detected\ * \Airmar:BUART:rx_last\
            + \Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Airmar:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Airmar:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Airmar:BUART:rx_state_0\ * !\Airmar:BUART:rx_state_3\ * 
              !\Airmar:BUART:rx_state_2\ * 
              !\Airmar:BUART:rx_address_detected\
        );
        Output = \Airmar:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Airmar:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Airmar:BUART:rx_state_0\ * \Airmar:BUART:rx_state_3\ * 
              \Airmar:BUART:rx_state_2\ * !\Airmar:BUART:rx_address_detected\
        );
        Output = \Airmar:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Airmar:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Airmar:Net_9\ ,
        cs_addr_2 => \Airmar:BUART:rx_address_detected\ ,
        cs_addr_1 => \Airmar:BUART:rx_state_0\ ,
        cs_addr_0 => \Airmar:BUART:rx_bitclk_enable\ ,
        route_si => \Airmar:BUART:rx_postpoll\ ,
        f0_load => \Airmar:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Airmar:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Airmar:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Airmar:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Airmar:Net_9\ ,
        load => \Airmar:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \Airmar:BUART:rx_count_2\ ,
        count_1 => \Airmar:BUART:rx_count_1\ ,
        count_0 => \Airmar:BUART:rx_count_0\ ,
        tc => \Airmar:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_SBD:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_SBD:BUART:rx_state_0\ * \UART_SBD:BUART:rx_state_3\ * 
              \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SBD:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_SBD:BUART:rx_fifonotempty\ * 
              \UART_SBD:BUART:rx_state_stop1_reg\
        );
        Output = \UART_SBD:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SBD:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_SBD:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              \UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:pollcount_1\ * 
              !Net_119 * !\UART_SBD:BUART:rx_address_detected\
            + !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              \UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:pollcount_1\ * 
              !\UART_SBD:BUART:pollcount_0\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_SBD:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              !\UART_SBD:BUART:pollcount_1\ * Net_119 * 
              \UART_SBD:BUART:pollcount_0\
            + !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              \UART_SBD:BUART:pollcount_1\ * !Net_119
            + !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              \UART_SBD:BUART:pollcount_1\ * !\UART_SBD:BUART:pollcount_0\
        );
        Output = \UART_SBD:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SBD:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_SBD:BUART:pollcount_1\
            + Net_119 * \UART_SBD:BUART:pollcount_0\
        );
        Output = \UART_SBD:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SBD:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              !Net_119 * \UART_SBD:BUART:pollcount_0\
            + !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              Net_119 * !\UART_SBD:BUART:pollcount_0\
        );
        Output = \UART_SBD:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_SBD:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              !\UART_SBD:BUART:rx_count_0\
        );
        Output = \UART_SBD:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_SBD:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_SBD:Net_9\ ,
        cs_addr_2 => \UART_SBD:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_SBD:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_SBD:BUART:rx_bitclk_enable\ ,
        route_si => \UART_SBD:BUART:rx_postpoll\ ,
        f0_load => \UART_SBD:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_SBD:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_SBD:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_SBD:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_5\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_4\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SBD:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:tx_bitclk_dp\
        );
        Output = \UART_SBD:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SBD:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:tx_bitclk_dp\
        );
        Output = \UART_SBD:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_SBD:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_5\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_4\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_SBD:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + !\UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !Net_119 * 
              !\UART_SBD:BUART:rx_address_detected\ * 
              \UART_SBD:BUART:rx_last\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_5\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_4\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_SBD:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_119
        );
        Output = \UART_SBD:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_SBD:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * 
              !\UART_SBD:BUART:rx_state_3\ * \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:pollcount_1\ * !Net_119 * 
              !\UART_SBD:BUART:rx_address_detected\
            + !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * 
              !\UART_SBD:BUART:rx_state_3\ * \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:pollcount_1\ * !\UART_SBD:BUART:pollcount_0\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_5\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_4\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_SBD:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_SBD:Net_9\ ,
        load => \UART_SBD:BUART:rx_counter_load\ ,
        count_6 => \UART_SBD:BUART:rx_count_6\ ,
        count_5 => \UART_SBD:BUART:rx_count_5\ ,
        count_4 => \UART_SBD:BUART:rx_count_4\ ,
        count_3 => \UART_SBD:BUART:rx_count_3\ ,
        count_2 => \UART_SBD:BUART:rx_count_2\ ,
        count_1 => \UART_SBD:BUART:rx_count_1\ ,
        count_0 => \UART_SBD:BUART:rx_count_0\ ,
        tc => \UART_SBD:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_99, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Airmar:BUART:tx_state_1\ * \Airmar:BUART:tx_state_0\ * 
              !\Airmar:BUART:tx_shift_out\ * !\Airmar:BUART:tx_state_2\
            + !\Airmar:BUART:tx_state_1\ * \Airmar:BUART:tx_state_0\ * 
              !\Airmar:BUART:tx_state_2\ * !\Airmar:BUART:tx_bitclk\
            + \Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_state_0\ * 
              !\Airmar:BUART:tx_shift_out\ * !\Airmar:BUART:tx_state_2\ * 
              \Airmar:BUART:tx_bitclk\ * \Airmar:BUART:tx_counter_dp\
            + \Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_bitclk\ * Net_99
            + \Airmar:BUART:tx_state_2\ * Net_99
        );
        Output = Net_99 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Airmar:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Airmar:BUART:tx_state_1\ * \Airmar:BUART:tx_state_0\ * 
              \Airmar:BUART:tx_bitclk\
            + \Airmar:BUART:tx_state_1\ * !\Airmar:BUART:tx_state_2\ * 
              \Airmar:BUART:tx_bitclk\ * !\Airmar:BUART:tx_counter_dp\
            + \Airmar:BUART:tx_state_0\ * !\Airmar:BUART:tx_state_2\ * 
              \Airmar:BUART:tx_bitclk\
        );
        Output = \Airmar:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_SBD:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_SBD:BUART:txn\ * \UART_SBD:BUART:tx_state_1\ * 
              !\UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:txn\ * \UART_SBD:BUART:tx_state_2\
            + !\UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_shift_out\ * !\UART_SBD:BUART:tx_state_2\
            + !\UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_state_2\ * !\UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_shift_out\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\ * \UART_SBD:BUART:tx_counter_dp\
        );
        Output = \UART_SBD:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SBD:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_state_2\
            + !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_bitclk\
        );
        Output = \UART_SBD:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_SBD:Net_9\ ,
        cs_addr_0 => \UART_SBD:BUART:counter_load_not\ ,
        cl0_comb => \UART_SBD:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_SBD:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_SBD:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_SBD:Net_9\ ,
        status_5 => \UART_SBD:BUART:rx_status_5\ ,
        status_4 => \UART_SBD:BUART:rx_status_4\ ,
        status_3 => \UART_SBD:BUART:rx_status_3\ ,
        interrupt => Net_33 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_SBD:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_fifo_empty\ * !\UART_SBD:BUART:tx_state_2\
            + !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_fifo_empty\ * \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_fifo_empty\ * \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_0\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\
        );
        Output = \UART_SBD:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SBD:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_state_2\ * \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\ * !\UART_SBD:BUART:tx_counter_dp\
        );
        Output = \UART_SBD:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SBD:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\ * !\UART_SBD:BUART:tx_counter_dp\
            + \UART_SBD:BUART:tx_state_0\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\
        );
        Output = \UART_SBD:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Airmar:BUART:rx_count_2\ * !\Airmar:BUART:rx_count_1\ * 
              !Net_77 * MODIN1_1
            + !\Airmar:BUART:rx_count_2\ * !\Airmar:BUART:rx_count_1\ * 
              Net_77 * !MODIN1_1 * MODIN1_0
            + !\Airmar:BUART:rx_count_2\ * !\Airmar:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SBD:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_fifo_empty\ * \UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\
        );
        Output = \UART_SBD:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Airmar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Airmar:BUART:rx_count_2\ * !\Airmar:BUART:rx_count_1\ * 
              !Net_77 * MODIN1_0
            + !\Airmar:BUART:rx_count_2\ * !\Airmar:BUART:rx_count_1\ * 
              Net_77 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Airmar:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_77 * MODIN1_0
            + MODIN1_1
        );
        Output = \Airmar:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_SBD:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_SBD:Net_9\ ,
        cs_addr_2 => \UART_SBD:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_SBD:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_SBD:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_SBD:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_SBD:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_SBD:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_SBD:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:tx_fifo_notfull\
        );
        Output = \UART_SBD:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_SBD:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_SBD:Net_9\ ,
        status_3 => \UART_SBD:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_SBD:BUART:tx_status_2\ ,
        status_1 => \UART_SBD:BUART:tx_fifo_empty\ ,
        status_0 => \UART_SBD:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =SBD_reply
        PORT MAP (
            interrupt => Net_33 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =isr_airmar
        PORT MAP (
            interrupt => Net_71 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\psoc:I2C_IRQ\
        PORT MAP (
            interrupt => \psoc:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_174 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = clockPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => clockPin(0)__PA ,
        input => Net_104 ,
        pad => clockPin(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = selectPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => selectPin(0)__PA ,
        input => Net_105 ,
        pad => selectPin(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = dataPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => dataPin(0)__PA ,
        fb => Net_106 ,
        pad => dataPin(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = SBD_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SBD_Rx(0)__PA ,
        fb => Net_119 ,
        pad => SBD_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SBD_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SBD_Tx(0)__PA ,
        input => Net_115 ,
        pad => SBD_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Battery_Ground(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Battery_Ground(0)__PA ,
        analog_term => Net_179 ,
        pad => Battery_Ground(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Battery_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Battery_in(0)__PA ,
        analog_term => Net_178 ,
        pad => Battery_in(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = B_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B_out(0)__PA ,
        analog_term => Net_76 ,
        pad => B_out(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = B_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B_in(0)__PA ,
        input => Net_98 ,
        pad => B_in(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \psoc:Net_1109_0\ ,
        input => \psoc:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \psoc:Net_1109_1\ ,
        input => \psoc:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = A_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A_in(0)__PA ,
        input => Net_99 ,
        pad => A_in(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = A_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A_out(0)__PA ,
        analog_term => Net_78 ,
        pad => A_out(0)_PAD );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \ADC:Net_93\ ,
            dclk_0 => \ADC:Net_93_local\ ,
            dclk_glb_1 => Net_107 ,
            dclk_1 => Net_107_local ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_2 => \UART_SBD:Net_9\ ,
            dclk_2 => \UART_SBD:Net_9_local\ ,
            dclk_glb_3 => \Airmar:Net_9\ ,
            dclk_3 => \Airmar:Net_9_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: 
    Comparator Block @ [FFB(Comparator,1)]: 
    comparatorcell: Name =\Comp:ctComp\
        PORT MAP (
            vplus => Net_76 ,
            vminus => Net_78 ,
            out => Net_77 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_172 ,
            vminus => \ADC:Net_520\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_573\ ,
            ext_pin_2 => \ADC:Net_41\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_677\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_174 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: 
    I2C Block @ [FFB(I2C,0)]: 
    i2ccell: Name =\psoc:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \psoc:Net_1109_0\ ,
            sda_in => \psoc:Net_1109_1\ ,
            scl_out => \psoc:Net_643_0\ ,
            sda_out => \psoc:sda_x_wire\ ,
            interrupt => \psoc:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(OpAmp,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_CYAMUXSIDE_A
        PORT MAP (
            muxin_1 => Net_179 ,
            muxin_0 => Net_178 ,
            vout => Net_172 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_CYAMUXSIDE_B
        PORT MAP (
            muxin_1 => Net_179 ,
            muxin_0 => Net_179 ,
            vout => \ADC:Net_520\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |       clockPin(0) | In(Net_104)
     |   1 |     * |      NONE |         CMOS_OUT |      selectPin(0) | In(Net_105)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |        dataPin(0) | FB(Net_106)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |         SBD_Rx(0) | FB(Net_119)
     |   1 |     * |      NONE |         CMOS_OUT |         SBD_Tx(0) | In(Net_115)
     |   4 |     * |      NONE |      HI_Z_ANALOG | Battery_Ground(0) | Analog(Net_179)
     |   5 |     * |      NONE |      HI_Z_ANALOG |     Battery_in(0) | Analog(Net_178)
     |   6 |     * |      NONE |      HI_Z_ANALOG |          B_out(0) | Analog(Net_76)
     |   7 |     * |      NONE |         CMOS_OUT |           B_in(0) | In(Net_98)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------
  12 |   0 |     * |      NONE |      RES_PULL_UP |          SCL_1(0) | FB(\psoc:Net_1109_0\), In(\psoc:Net_643_0\)
     |   1 |     * |      NONE |      RES_PULL_UP |          SDA_1(0) | FB(\psoc:Net_1109_1\), In(\psoc:sda_x_wire\)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |           A_in(0) | In(Net_99)
     |   1 |     * |      NONE |      HI_Z_ANALOG |          A_out(0) | Analog(Net_78)
--------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.017ms
Digital Placement phase: Elapsed time ==> 7s.107ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 8s.936ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.708ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.145ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in airmartest_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.861ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.686ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 27s.228ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 27s.341ms
API generation phase: Elapsed time ==> 4s.622ms
Dependency generation phase: Elapsed time ==> 0s.012ms
Cleanup phase: Elapsed time ==> 0s.002ms
