pr_debug	,	F_5
of_clk_add_provider	,	F_10
ENOMEM	,	V_36
m4xen_mask	,	V_80
ti_clk_retry_init	,	F_6
clk_register	,	F_8
modes	,	V_44
mult_div1_reg	,	V_42
of_ti_am3_dpll_setup	,	F_43
to_clk_hw_omap	,	F_2
ti_clk_get_reg_addr	,	F_24
hw	,	V_2
__clk_get_hw	,	F_7
of_clk_src_simple_get	,	V_13
mult_mask	,	V_47
of_ti_omap4_core_dpll_setup	,	F_37
lpmode_mask	,	V_81
of_ti_am3_no_gate_dpll_setup	,	F_40
init	,	V_14
clk	,	V_8
dpll	,	V_26
of_ti_omap3_per_dpll_setup	,	F_32
dcc_rate	,	V_78
module	,	V_16
index	,	V_21
auto_recal_bit	,	V_55
dpll_ck_ops	,	V_76
dco_mask	,	V_51
dpll_x2_ck_ops	,	V_73
node	,	V_4
of_clk_get_parent_name	,	F_19
"%s must have parent(s)\n"	,	L_4
of_ti_omap4_m4xen_dpll_setup	,	F_38
ti_clk_register_dpll	,	F_13
pr_err	,	F_20
of_clk_get_parent_count	,	F_22
GFP_KERNEL	,	V_35
clk_hw_omap	,	V_5
"ti,low-power-bypass"	,	L_6
of_clk_get	,	F_3
autoidle_reg	,	V_43
kfree	,	F_11
_register_dpll	,	F_1
flags	,	V_38
idlest_mask	,	V_46
div1_mask	,	V_45
CLKF_J_TYPE	,	V_62
"ti,lock"	,	L_7
omap2_dpll_core_ck_ops	,	V_85
device_node	,	V_3
clk_bypass	,	V_12
dpll_no_gate_ck_ops	,	V_84
clkhwops_omap3_dpll	,	V_37
DPLL_J_TYPE	,	V_63
of_ti_dpll_setup	,	F_21
u16	,	T_4
of_clk_parent_fill	,	F_23
DPLL_LOW_POWER_BYPASS	,	V_71
clk_hw	,	V_1
omap2_init_clk_hw_omap_clocks	,	F_9
u8	,	T_3
clk_get_sys	,	F_15
EAGAIN	,	V_34
CONFIG_ARCH_OMAP2	,	F_25
num_parents	,	V_31
min_divider	,	V_53
EINVAL	,	V_32
IS_ERR_OR_NULL	,	F_16
clk_ops	,	V_27
of_ti_omap3_per_jtype_dpll_setup	,	F_33
__init	,	T_1
of_property_read_bool	,	F_27
CLKF_CORE	,	V_58
control_reg	,	V_40
clkhwops_omap4_dpllmx	,	V_74
of_ti_omap4_dpll_x2_setup	,	F_28
ERR_PTR	,	F_14
dd	,	V_7
reg_setup	,	V_20
clk_hw_omap_ops	,	V_64
parent_name	,	V_66
data	,	V_30
"clk-ref missing for %s, retry later\n"	,	L_1
__iomem	,	T_2
CLKF_PER	,	V_60
max_rate	,	V_83
clk_init_data	,	V_24
dpll_core_ck_ops	,	V_79
dpll_m4xen_ck_ops	,	V_82
clk_ref	,	V_11
clk_omap_reg	,	V_19
u32	,	T_5
reg	,	V_18
autoidle_mask	,	V_48
omap3_dpll_per_ck_ops	,	V_61
max_divider	,	V_52
of_ti_am3_no_gate_jtype_dpll_setup	,	F_42
offset	,	V_17
of_ti_am3_core_dpll_setup	,	F_44
freqsel_mask	,	V_75
ops	,	V_28
hw_ops	,	V_65
"ti,low-power-stop"	,	L_5
cleanup	,	V_10
of_ti_am3_jtype_dpll_setup	,	F_41
name	,	V_9
of_ti_omap2_core_dpll_setup	,	F_45
_register_dpll_x2	,	F_18
of_ti_am3_dpll_x2_setup	,	F_29
ti_clk	,	V_22
parents	,	V_33
omap2xxx_clkt_dpllcore_init	,	F_26
ti_clk_dpll	,	V_25
of_ti_omap4_dpll_setup	,	F_34
sddiv_mask	,	V_50
"%s must have parent\n"	,	L_3
omap3_dpll_ck_ops	,	V_29
of_ti_omap3_core_dpll_setup	,	F_31
kzalloc	,	F_17
recal_en_bit	,	V_56
recal_st_bit	,	V_57
MEMMAP_ADDRESSING	,	V_39
dcc_mask	,	V_77
clkhwops_omap2xxx_dpll	,	V_69
DPLL_LOW_POWER_STOP	,	V_70
max_multiplier	,	V_54
dpll_data	,	V_6
of_ti_omap4_jtype_dpll_setup	,	F_39
DPLL_LOCKED	,	V_72
BIT	,	F_36
dpll_mode	,	V_68
idlest_reg	,	V_41
parent_names	,	V_15
"clk-bypass missing for %s, retry later\n"	,	L_2
of_ti_omap5_mpu_dpll_setup	,	F_35
ddt	,	V_67
_get_reg	,	F_12
omap3_dpll_core_ck_ops	,	V_59
setup	,	V_23
enable_mask	,	V_49
IS_ERR	,	F_4
of_ti_omap3_dpll_setup	,	F_30
