{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Fitter" 0 -1 1638206306038 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hex_display_counter EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"hex_display_counter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638206306047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638206306132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638206306132 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638206306252 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638206306259 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638206306330 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638206306330 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638206306330 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638206306330 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638206306337 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638206306337 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638206306337 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638206306337 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638206306337 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638206306337 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1638206306344 ""}
{ "Info" "ISTA_SDC_FOUND" "../src/constr.sdc " "Reading SDC File: '../src/constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638206306791 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 14 clk port " "Ignored filter at constr.sdc(14): clk could not be matched with a port" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638206306792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock constr.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at constr.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 20.800 -waveform \{ 0.000 10.400 \} \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period 20.800 -waveform \{ 0.000 10.400 \} \[get_ports \{clk\}\]" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638206306795 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638206306795 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 19 clk clock " "Ignored filter at constr.sdc(19): clk could not be matched with a clock" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638206306795 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constr.sdc 19 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at constr.sdc(19): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638206306796 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638206306796 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constr.sdc 19 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at constr.sdc(19): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638206306796 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constr.sdc 20 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at constr.sdc(20): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638206306796 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638206306796 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constr.sdc 20 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at constr.sdc(20): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638206306796 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constr.sdc 21 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at constr.sdc(21): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638206306796 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638206306796 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constr.sdc 21 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at constr.sdc(21): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638206306797 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constr.sdc 22 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at constr.sdc(22): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638206306797 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638206306797 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constr.sdc 22 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at constr.sdc(22): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638206306797 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 27 btn1 port " "Ignored filter at constr.sdc(27): btn1 could not be matched with a port" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638206306797 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 27 btn2 port " "Ignored filter at constr.sdc(27): btn2 could not be matched with a port" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638206306797 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constr.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at constr.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{btn1 btn2\}\]  -to \[get_clocks \{clk\}\] " "set_false_path -from \[get_ports \{btn1 btn2\}\]  -to \[get_clocks \{clk\}\]" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638206306798 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638206306798 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constr.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at constr.sdc(27): Argument <to> is an empty collection" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638206306798 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 28 btn1_sync\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at constr.sdc(28): btn1_sync\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638206306799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 28 btn1_sync\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at constr.sdc(28): btn1_sync\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638206306799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay constr.sdc 28 Argument <from> is not an object ID " "Ignored set_max_delay at constr.sdc(28): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from btn1_sync\[0\]  -to btn1_sync\[1\] 10.000 " "set_max_delay -from btn1_sync\[0\]  -to btn1_sync\[1\] 10.000" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638206306799 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638206306799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay constr.sdc 28 Argument <to> is not an object ID " "Ignored set_max_delay at constr.sdc(28): Argument <to> is not an object ID" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638206306800 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 29 btn2_sync\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at constr.sdc(29): btn2_sync\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638206306800 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 29 btn2_sync\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at constr.sdc(29): btn2_sync\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638206306800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay constr.sdc 29 Argument <from> is not an object ID " "Ignored set_max_delay at constr.sdc(29): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from btn2_sync\[0\]  -to btn2_sync\[1\] 10.000 " "set_max_delay -from btn2_sync\[0\]  -to btn2_sync\[1\] 10.000" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638206306801 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638206306801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay constr.sdc 29 Argument <to> is not an object ID " "Ignored set_max_delay at constr.sdc(29): Argument <to> is not an object ID" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638206306801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 35 led1 port " "Ignored filter at constr.sdc(35): led1 could not be matched with a port" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638206306801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 35 led2 port " "Ignored filter at constr.sdc(35): led2 could not be matched with a port" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638206306801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constr.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at constr.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{clk\}\] -to \[get_ports \{led1 led2\}\]  " "set_false_path -from \[get_clocks \{clk\}\] -to \[get_ports \{led1 led2\}\] " {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638206306801 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638206306801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constr.sdc 35 Argument <to> is an empty collection " "Ignored set_false_path at constr.sdc(35): Argument <to> is an empty collection" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638206306802 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1638206306802 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1638206306805 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1638206306806 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1638206306806 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638206306823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[1\] " "Destination node hex_display:hex_display\|cnt\[1\]" {  } { { "../src/hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/hex_display.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638206306823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[2\] " "Destination node hex_display:hex_display\|cnt\[2\]" {  } { { "../src/hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/hex_display.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638206306823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[3\] " "Destination node hex_display:hex_display\|cnt\[3\]" {  } { { "../src/hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/hex_display.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638206306823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[4\] " "Destination node hex_display:hex_display\|cnt\[4\]" {  } { { "../src/hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/hex_display.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638206306823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[5\] " "Destination node hex_display:hex_display\|cnt\[5\]" {  } { { "../src/hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/hex_display.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638206306823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[6\] " "Destination node hex_display:hex_display\|cnt\[6\]" {  } { { "../src/hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/hex_display.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638206306823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[7\] " "Destination node hex_display:hex_display\|cnt\[7\]" {  } { { "../src/hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/hex_display.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638206306823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[8\] " "Destination node hex_display:hex_display\|cnt\[8\]" {  } { { "../src/hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/hex_display.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638206306823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[9\] " "Destination node hex_display:hex_display\|cnt\[9\]" {  } { { "../src/hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/hex_display.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638206306823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[10\] " "Destination node hex_display:hex_display\|cnt\[10\]" {  } { { "../src/hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/hex_display.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638206306823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1638206306823 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638206306823 ""}  } { { "../src/top.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638206306823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr0  " "Automatically promoted node WideOr0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638206306824 ""}  } { { "../src/top.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/top.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638206306824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638206306824 ""}  } { { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638206306824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638206307050 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638206307051 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638206307052 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638206307053 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638206307054 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1638206307054 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1638206307054 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638206307055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638206307055 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1638206307056 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638206307056 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638206307071 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638206307078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638206307549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638206307594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638206307605 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638206308029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638206308030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638206308212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638206308697 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638206308697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1638206309003 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638206309003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638206309005 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638206309136 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638206309145 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638206309328 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638206309329 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638206309504 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638206309829 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/output_files/hex_display_counter.fit.smsg " "Generated suppressed messages file /home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/build/output_files/hex_display_counter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638206310451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1124 " "Peak virtual memory: 1124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638206310726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 20:18:30 2021 " "Processing ended: Mon Nov 29 20:18:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638206310726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638206310726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638206310726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638206310726 ""}
