// Seed: 985002920
`define pp_0 0
module module_0 ();
  logic id_0 = 1, id_1, id_2;
  logic id_3, id_4;
  logic id_5;
  assign id_5 = id_5;
  always @(posedge id_1) id_0 = id_1 <= 1;
  logic id_6 = 1'b0 == id_4 - id_2;
endmodule
