
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Fri Oct 13 13:30:16 2023
| Design       : ov5640_hdmi_img_binarization
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                        
***************************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                               
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           7  {sys_clk}                                                    
   ui_clk                                       10.0000      {0.0000 5.0000}     Generated (sys_clk)    3381           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)       3           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)      18           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk_gate_clk                               10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT} 
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)      70           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT2}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  2.6660       {0.0000 1.3330}     Generated (sys_clk)      52           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  13.3330      {0.0000 6.6660}     Generated (sys_clk)     174           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}                          
 ov5640_hdmi_img_binarization|cam_pclk          1000.0000    {0.0000 500.0000}   Declared                436           0  {cam_pclk}                                                   
=======================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 Inferred_clock_group_0        asynchronous               ov5640_hdmi_img_binarization|cam_pclk     
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ui_clk                    100.0000 MHz    127.8936 MHz        10.0000         7.8190          2.181
 ioclk1                    400.0000 MHz   1246.8828 MHz         2.5000         0.8020          1.698
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                            50.0000 MHz    163.7733 MHz        20.0000         6.1060         13.894
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                           375.0938 MHz    512.8205 MHz         2.6660         1.9500          0.716
 ov5640_hdmi_img_binarization|cam_pclk
                             1.0000 MHz    179.9532 MHz      1000.0000         5.5570        994.443
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            75.0019 MHz     81.5993 MHz        13.3330        12.2550          1.078
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       2.181       0.000              0          12426
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -4.963     -55.012             15             15
 ioclk1                 ioclk1                       1.698       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    13.894       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     1.931       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.716       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.476       0.000              0             74
 ov5640_hdmi_img_binarization|cam_pclk
                        ov5640_hdmi_img_binarization|cam_pclk
                                                   994.443       0.000              0           1486
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     1.078       0.000              0            642
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -2.452     -24.112             11             11
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.110       0.000              0          12426
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       0.300       0.000              0             15
 ioclk1                 ioclk1                       0.444       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.341       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     4.014       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.321       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.119       0.000              0             74
 ov5640_hdmi_img_binarization|cam_pclk
                        ov5640_hdmi_img_binarization|cam_pclk
                                                     0.305       0.000              0           1486
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.316       0.000              0            642
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     3.342       0.000              0             11
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       6.054       0.000              0           1771
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                       1.684       0.000              0           1419
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     9.001       0.000              0             62
 ov5640_hdmi_img_binarization|cam_pclk
                        ov5640_hdmi_img_binarization|cam_pclk
                                                   996.792       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -5.049    -260.058             65             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    11.452       0.000              0             44
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.519       0.000              0           1771
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -3.499    -112.759             34           1419
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.754       0.000              0             62
 ov5640_hdmi_img_binarization|cam_pclk
                        ov5640_hdmi_img_binarization|cam_pclk
                                                     1.277       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     4.238       0.000              0             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.637       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                                              3.100       0.000              0           3381
 ioclk0                                              0.397       0.000              0              3
 ioclk1                                              0.397       0.000              0             18
 ioclk_gate_clk                                      4.580       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         9.380       0.000              0             70
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred        -0.184      -1.472              8             52
 ov5640_hdmi_img_binarization|cam_pclk             498.862       0.000              0            436
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         5.768       0.000              0            174
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       4.436       0.000              0          12426
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -2.679     -26.881             12             15
 ioclk1                 ioclk1                       1.836       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    15.617       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     4.978       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.299       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.244       0.000              0             74
 ov5640_hdmi_img_binarization|cam_pclk
                        ov5640_hdmi_img_binarization|cam_pclk
                                                   996.156       0.000              0           1486
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     4.812       0.000              0            642
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -0.020      -0.038              2             11
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.105       0.000              0          12426
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       0.710       0.000              0             15
 ioclk1                 ioclk1                       0.380       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.265       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     2.481       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.259       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.231       0.000              0             74
 ov5640_hdmi_img_binarization|cam_pclk
                        ov5640_hdmi_img_binarization|cam_pclk
                                                     0.254       0.000              0           1486
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.244       0.000              0            642
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     2.055       0.000              0             11
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       7.206       0.000              0           1771
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                       3.924       0.000              0           1419
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    12.422       0.000              0             62
 ov5640_hdmi_img_binarization|cam_pclk
                        ov5640_hdmi_img_binarization|cam_pclk
                                                   997.802       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -1.880     -75.551             65             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    11.954       0.000              0             44
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.413       0.000              0           1771
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -1.792     -55.938             34           1419
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.562       0.000              0             62
 ov5640_hdmi_img_binarization|cam_pclk
                        ov5640_hdmi_img_binarization|cam_pclk
                                                     0.920       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     2.710       0.000              0             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.509       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                                              3.480       0.000              0           3381
 ioclk0                                              0.568       0.000              0              3
 ioclk1                                              0.568       0.000              0             18
 ioclk_gate_clk                                      4.664       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         9.504       0.000              0             70
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         0.120       0.000              0             52
 ov5640_hdmi_img_binarization|cam_pclk             499.090       0.000              0            436
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         5.948       0.000              0            174
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L1
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.082
  Launch Clock Delay      :  8.580
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.114       8.580         ntclkbufg_0      
 CLMA_230_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK

 CLMA_230_97/Q0                    tco                   0.289       8.869 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.465       9.334         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_gate_vld
 CLMS_226_89/Y3                    td                    0.468       9.802 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/gateop_perm/Z
                                   net (fanout=2)        0.406      10.208         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
 CLMA_230_92/Y0                    td                    0.210      10.418 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/gateop_perm/Z
                                   net (fanout=3)        0.259      10.677         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13179
 CLMA_230_93/Y0                    td                    0.487      11.164 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301_1/gateop/F
                                   net (fanout=8)        0.404      11.568         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N39542
 CLMA_234_92/Y1                    td                    0.212      11.780 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301/gateop_perm/Z
                                   net (fanout=8)        0.129      11.909         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301
 CLMS_234_93/Y1                    td                    0.468      12.377 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N388_2/gateop_perm/Z
                                   net (fanout=10)       0.438      12.815         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N40024
 CLMS_234_77/Y0                    td                    0.210      13.025 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/gateop_perm/Z
                                   net (fanout=4)        0.404      13.429         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMS_238_77/Y0                    td                    0.210      13.639 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.127      13.766         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13113
 CLMA_238_76/Y3                    td                    0.468      14.234 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.550      14.784         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13144
 CLMS_234_85/COUT                  td                    0.515      15.299 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.299         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
 CLMS_234_89/Y1                    td                    0.498      15.797 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.120      15.917         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13152
 CLMS_234_89/D1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  15.917         Logic Levels: 10 
                                                                                   Logic: 4.035ns(54.995%), Route: 3.302ns(45.005%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.767      17.082         ntclkbufg_0      
 CLMS_234_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.378      18.460                          
 clock uncertainty                                      -0.150      18.310                          

 Setup time                                             -0.212      18.098                          

 Data required time                                                 18.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.098                          
 Data arrival time                                                  15.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.181                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[3]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.131  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.071
  Launch Clock Delay      :  8.580
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.114       8.580         ntclkbufg_0      
 CLMA_230_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK

 CLMA_230_97/Q0                    tco                   0.289       8.869 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.465       9.334         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_gate_vld
 CLMS_226_89/Y3                    td                    0.468       9.802 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/gateop_perm/Z
                                   net (fanout=2)        0.406      10.208         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
 CLMA_230_92/Y0                    td                    0.210      10.418 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/gateop_perm/Z
                                   net (fanout=3)        0.259      10.677         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13179
 CLMA_230_93/Y0                    td                    0.487      11.164 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301_1/gateop/F
                                   net (fanout=8)        0.404      11.568         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N39542
 CLMA_234_92/Y1                    td                    0.212      11.780 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301/gateop_perm/Z
                                   net (fanout=8)        0.129      11.909         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301
 CLMS_234_93/Y1                    td                    0.468      12.377 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N388_2/gateop_perm/Z
                                   net (fanout=10)       0.438      12.815         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N40024
 CLMS_234_77/Y0                    td                    0.210      13.025 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/gateop_perm/Z
                                   net (fanout=4)        0.404      13.429         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMS_238_77/Y0                    td                    0.210      13.639 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.127      13.766         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13113
 CLMA_238_76/Y0                    td                    0.285      14.051 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/gateop_perm/Z
                                   net (fanout=1)        0.554      14.605         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13142
                                   td                    0.477      15.082 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.082         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
 CLMS_234_85/Y3                    td                    0.501      15.583 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Y1
                                   net (fanout=1)        0.407      15.990         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13150
 CLMA_234_80/B4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  15.990         Logic Levels: 9  
                                                                                   Logic: 3.817ns(51.511%), Route: 3.593ns(48.489%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.756      17.071         ntclkbufg_0      
 CLMA_234_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.378      18.449                          
 clock uncertainty                                      -0.150      18.299                          

 Setup time                                             -0.120      18.179                          

 Data required time                                                 18.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.179                          
 Data arrival time                                                  15.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.082
  Launch Clock Delay      :  8.580
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.114       8.580         ntclkbufg_0      
 CLMA_230_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK

 CLMA_230_97/Q0                    tco                   0.289       8.869 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.465       9.334         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_gate_vld
 CLMS_226_89/Y3                    td                    0.468       9.802 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/gateop_perm/Z
                                   net (fanout=2)        0.406      10.208         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
 CLMA_230_92/Y0                    td                    0.210      10.418 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/gateop_perm/Z
                                   net (fanout=3)        0.259      10.677         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13179
 CLMA_230_93/Y0                    td                    0.487      11.164 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301_1/gateop/F
                                   net (fanout=8)        0.404      11.568         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N39542
 CLMA_234_92/Y1                    td                    0.212      11.780 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301/gateop_perm/Z
                                   net (fanout=8)        0.129      11.909         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301
 CLMS_234_93/Y1                    td                    0.468      12.377 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N388_2/gateop_perm/Z
                                   net (fanout=10)       0.438      12.815         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N40024
 CLMS_234_77/Y0                    td                    0.210      13.025 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/gateop_perm/Z
                                   net (fanout=4)        0.404      13.429         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMS_238_77/Y0                    td                    0.210      13.639 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.127      13.766         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13113
 CLMA_238_76/Y3                    td                    0.468      14.234 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.550      14.784         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13144
 CLMS_234_85/COUT                  td                    0.515      15.299 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.299         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
 CLMS_234_89/Y0                    td                    0.269      15.568 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/gateop_A2/Y0
                                   net (fanout=1)        0.120      15.688         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13151
 CLMS_234_89/C2                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  15.688         Logic Levels: 10 
                                                                                   Logic: 3.806ns(53.545%), Route: 3.302ns(46.455%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.767      17.082         ntclkbufg_0      
 CLMS_234_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.378      18.460                          
 clock uncertainty                                      -0.150      18.310                          

 Setup time                                             -0.391      17.919                          

 Data required time                                                 17.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.919                          
 Data arrival time                                                  15.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.537
  Launch Clock Delay      :  7.049
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.734       7.049         ntclkbufg_0      
 CLMS_166_149/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/opit_0_inv/CLK

 CLMS_166_149/Y0                   tco                   0.284       7.333 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/opit_0_inv/Q
                                   net (fanout=2)        0.316       7.649         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [12]
 CLMS_162_153/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WD

 Data arrival time                                                   7.649         Logic Levels: 0  
                                                                                   Logic: 0.284ns(47.333%), Route: 0.316ns(52.667%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.071       8.537         ntclkbufg_0      
 CLMS_162_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WCLK
 clock pessimism                                        -1.378       7.159                          
 clock uncertainty                                       0.000       7.159                          

 Hold time                                               0.380       7.539                          

 Data required time                                                  7.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.539                          
 Data arrival time                                                   7.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[11]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.581
  Launch Clock Delay      :  7.102
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.787       7.102         ntclkbufg_0      
 CLMA_150_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_150_124/Q0                   tco                   0.222       7.324 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.215       7.539         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [19]
 CLMA_150_128/D4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.539         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.801%), Route: 0.215ns(49.199%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.115       8.581         ntclkbufg_0      
 CLMA_150_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.151       7.430                          
 clock uncertainty                                       0.000       7.430                          

 Hold time                                              -0.034       7.396                          

 Data required time                                                  7.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.396                          
 Data arrival time                                                   7.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[48]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[6]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.588
  Launch Clock Delay      :  7.109
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.794       7.109         ntclkbufg_0      
 CLMA_206_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[48]/opit_0_inv/CLK

 CLMA_206_124/Q3                   tco                   0.221       7.330 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[48]/opit_0_inv/Q
                                   net (fanout=2)        0.217       7.547         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r [48]
 CLMS_206_129/A4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.547         Logic Levels: 0  
                                                                                   Logic: 0.221ns(50.457%), Route: 0.217ns(49.543%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.122       8.588         ntclkbufg_0      
 CLMS_206_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.151       7.437                          
 clock uncertainty                                       0.000       7.437                          

 Hold time                                              -0.035       7.402                          

 Data required time                                                  7.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.402                          
 Data arrival time                                                   7.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.145                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L1
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.034
  Launch Clock Delay      :  4.414
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.042      31.080         ntclkbufg_2      
 CLMA_162_48/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMA_162_48/Q1                    tco                   0.291      31.371 r       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.418      31.789         u_hdmi_top/u_video_driver/cnt_v [0]
 CLMA_158_41/Y2                    td                    0.492      32.281 f       u_hdmi_top/u_video_driver/N6_mux2/gateop_perm/Z
                                   net (fanout=1)        9.739      42.020         u_hdmi_top/u_video_driver/_N1788
 CLMA_158_41/A1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L1

 Data arrival time                                                  42.020         Logic Levels: 1  
                                                                                   Logic: 0.783ns(7.157%), Route: 10.157ns(92.843%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      31.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      31.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      35.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.719      37.034         ntclkbufg_0      
 CLMA_158_41/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      37.455                          
 clock uncertainty                                      -0.150      37.305                          

 Setup time                                             -0.248      37.057                          

 Data required time                                                 37.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.057                          
 Data arrival time                                                  42.020                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.963                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.039
  Launch Clock Delay      :  4.435
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.063      31.101         ntclkbufg_2      
 CLMA_158_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_158_85/Q2                    tco                   0.289      31.390 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)       10.768      42.158         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [10]
 CLMA_158_84/CD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  42.158         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.614%), Route: 10.768ns(97.386%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      31.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      31.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      35.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.724      37.039         ntclkbufg_0      
 CLMA_158_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.421      37.460                          
 clock uncertainty                                      -0.150      37.310                          

 Setup time                                              0.029      37.339                          

 Data required time                                                 37.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.339                          
 Data arrival time                                                  42.158                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.819                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.034
  Launch Clock Delay      :  4.420
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.048      31.086         ntclkbufg_2      
 CLMA_162_44/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_A2Q21/CLK

 CLMA_162_44/Q0                    tco                   0.289      31.375 r       u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.401      31.776         u_hdmi_top/u_video_driver/cnt_v [5]
 CLMA_162_48/Y3                    td                    0.465      32.241 f       u_hdmi_top/u_video_driver/N19_mux9_8/gateop_perm/Z
                                   net (fanout=2)        1.963      34.204         u_hdmi_top/u_video_driver/_N40217
 CLMA_78_120/Y6CD                  td                    0.134      34.338 f       CLKROUTE_33/Z    
                                   net (fanout=1)        7.355      41.693         ntR1272          
 CLMA_158_41/A2                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L2

 Data arrival time                                                  41.693         Logic Levels: 2  
                                                                                   Logic: 0.888ns(8.372%), Route: 9.719ns(91.628%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      31.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      31.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      35.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.719      37.034         ntclkbufg_0      
 CLMA_158_41/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      37.455                          
 clock uncertainty                                      -0.150      37.305                          

 Setup time                                             -0.396      36.909                          

 Data required time                                                 36.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.909                          
 Data arrival time                                                  41.693                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.784                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.548  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.524
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.708       3.555         ntclkbufg_2      
 CLMA_158_73/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_158_73/Q0                    tco                   0.226       3.781 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.758       8.539         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMS_150_77/M2                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                   8.539         Logic Levels: 0  
                                                                                   Logic: 0.226ns(4.535%), Route: 4.758ns(95.465%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.058       8.524         ntclkbufg_0      
 CLMS_150_77/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.421       8.103                          
 clock uncertainty                                       0.150       8.253                          

 Hold time                                              -0.014       8.239                          

 Data required time                                                  8.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.239                          
 Data arrival time                                                   8.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.533  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.511
  Launch Clock Delay      :  3.557
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.710       3.557         ntclkbufg_2      
 CLMS_162_77/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_162_77/Q2                    tco                   0.228       3.785 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.473       5.258         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_90_16/Y3                     td                    0.148       5.406 r       CLKROUTE_17/Z    
                                   net (fanout=1)        3.496       8.902         ntR1256          
 CLMA_166_76/M1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                   8.902         Logic Levels: 1  
                                                                                   Logic: 0.376ns(7.035%), Route: 4.969ns(92.965%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.045       8.511         ntclkbufg_0      
 CLMA_166_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.421       8.090                          
 clock uncertainty                                       0.150       8.240                          

 Hold time                                              -0.014       8.226                          

 Data required time                                                  8.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.226                          
 Data arrival time                                                   8.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.533  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.511
  Launch Clock Delay      :  3.557
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.710       3.557         ntclkbufg_2      
 CLMS_162_77/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_162_77/Q0                    tco                   0.226       3.783 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        5.139       8.922         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_166_76/M0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                   8.922         Logic Levels: 0  
                                                                                   Logic: 0.226ns(4.212%), Route: 5.139ns(95.788%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.045       8.511         ntclkbufg_0      
 CLMA_166_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.421       8.090                          
 clock uncertainty                                       0.150       8.240                          

 Hold time                                              -0.014       8.226                          

 Data required time                                                  8.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.226                          
 Data arrival time                                                   8.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.686
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.704         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.528       6.232 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.232         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       3.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       4.345         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.218         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.341 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.851         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.100 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.186         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.216                          
 clock uncertainty                                      -0.150       8.066                          

 Setup time                                             -0.136       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   6.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.686
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.704         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.528       6.232 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.232         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       3.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       4.345         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.218         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.341 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.851         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.100 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.186         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.216                          
 clock uncertainty                                      -0.150       8.066                          

 Setup time                                             -0.136       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   6.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.686
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.704         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.528       6.232 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.232         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       3.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       4.345         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.218         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.341 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.851         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.100 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.186         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.216                          
 clock uncertainty                                      -0.150       8.066                          

 Setup time                                             -0.136       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   6.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.659
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.659         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.421       5.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.080         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.730         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.700                          
 clock uncertainty                                       0.000       4.700                          

 Hold time                                              -0.064       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   5.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.659
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.659         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.421       5.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.080         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.730         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.700                          
 clock uncertainty                                       0.000       4.700                          

 Hold time                                              -0.064       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   5.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.659
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.659         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.421       5.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.080         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.730         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.700                          
 clock uncertainty                                       0.000       4.700                          

 Hold time                                              -0.064       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   5.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.124  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.532
  Launch Clock Delay      :  4.406
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.038       4.406         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_180/Q3                   tco                   0.288       4.694 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.443       5.137         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_186_184/Y2                   td                    0.487       5.624 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.584       6.208         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44844
 CLMA_194_172/Y1                   td                    0.212       6.420 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.264       6.684         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44847
 CLMA_194_176/Y1                   td                    0.212       6.896 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.925       7.821         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_186_137/Y0                   td                    0.320       8.141 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.816       8.957         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_186_172/CECO                 td                    0.184       9.141 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.141         ntR729           
 CLMA_186_176/CECO                 td                    0.184       9.325 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.325         ntR728           
 CLMA_186_180/CECO                 td                    0.184       9.509 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       9.509         ntR727           
 CLMA_186_184/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.509         Logic Levels: 7  
                                                                                   Logic: 2.071ns(40.584%), Route: 3.032ns(59.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.687      23.532         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.282                          
 clock uncertainty                                      -0.150      24.132                          

 Setup time                                             -0.729      23.403                          

 Data required time                                                 23.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.403                          
 Data arrival time                                                   9.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.894                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.124  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.532
  Launch Clock Delay      :  4.406
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.038       4.406         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_180/Q3                   tco                   0.288       4.694 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.443       5.137         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_186_184/Y2                   td                    0.487       5.624 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.584       6.208         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44844
 CLMA_194_172/Y1                   td                    0.212       6.420 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.264       6.684         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44847
 CLMA_194_176/Y1                   td                    0.212       6.896 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.925       7.821         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_186_137/Y0                   td                    0.320       8.141 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.816       8.957         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_186_172/CECO                 td                    0.184       9.141 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.141         ntR729           
 CLMA_186_176/CECO                 td                    0.184       9.325 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.325         ntR728           
 CLMA_186_180/CECO                 td                    0.184       9.509 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       9.509         ntR727           
 CLMA_186_184/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.509         Logic Levels: 7  
                                                                                   Logic: 2.071ns(40.584%), Route: 3.032ns(59.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.687      23.532         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.282                          
 clock uncertainty                                      -0.150      24.132                          

 Setup time                                             -0.729      23.403                          

 Data required time                                                 23.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.403                          
 Data arrival time                                                   9.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.894                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  4.406
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.038       4.406         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_180/Q3                   tco                   0.288       4.694 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.443       5.137         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_186_184/Y2                   td                    0.487       5.624 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.584       6.208         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44844
 CLMA_194_172/Y1                   td                    0.212       6.420 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.264       6.684         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44847
 CLMA_194_176/Y1                   td                    0.212       6.896 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.925       7.821         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_186_137/Y0                   td                    0.341       8.162 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.816       8.978         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_186_172/CECO                 td                    0.170       9.148 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.148         ntR729           
 CLMA_186_176/CECO                 td                    0.170       9.318 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.318         ntR728           
 CLMA_186_180/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.318         Logic Levels: 6  
                                                                                   Logic: 1.880ns(38.274%), Route: 3.032ns(61.726%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.693      23.538         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.288                          
 clock uncertainty                                      -0.150      24.138                          

 Setup time                                             -0.747      23.391                          

 Data required time                                                 23.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.391                          
 Data arrival time                                                   9.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.073                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.390
  Launch Clock Delay      :  3.529
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.684       3.529         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_182_61/Q3                    tco                   0.221       3.750 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       3.836         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [1]
 CLMS_182_61/D4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.836         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.022       4.390         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.861       3.529                          
 clock uncertainty                                       0.000       3.529                          

 Hold time                                              -0.034       3.495                          

 Data required time                                                  3.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.495                          
 Data arrival time                                                   3.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.457
  Launch Clock Delay      :  3.595
  Clock Pessimism Removal :  -0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_119/CLK_USCM              td                    0.000       1.845 r       USCMROUTE_0/CLKOUT
                                   net (fanout=6)        1.750       3.595         ntR1280          
 CLMS_134_89/CLK                                                           r       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_134_89/Q3                    tco                   0.221       3.816 f       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.086       3.902         u_ov5640_dri/u_i2c_dri/clk_cnt [3]
 CLMS_134_89/D4                                                            f       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.902         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_119/CLK_USCM              td                    0.000       2.368 r       USCMROUTE_0/CLKOUT
                                   net (fanout=6)        2.089       4.457         ntR1280          
 CLMS_134_89/CLK                                                           r       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.862       3.595                          
 clock uncertainty                                       0.000       3.595                          

 Hold time                                              -0.034       3.561                          

 Data required time                                                  3.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.561                          
 Data arrival time                                                   3.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.393
  Launch Clock Delay      :  3.532
  Clock Pessimism Removal :  -0.860

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.687       3.532         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_60/Q0                    tco                   0.222       3.754 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       3.840         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [3]
 CLMA_186_60/B4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.840         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.025       4.393         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.860       3.533                          
 clock uncertainty                                       0.000       3.533                          

 Hold time                                              -0.035       3.498                          

 Data required time                                                  3.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.498                          
 Data arrival time                                                   3.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.502  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.546
  Launch Clock Delay      :  8.571
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.105      18.571         ntclkbufg_0      
 CLMS_226_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_93/Q0                    tco                   0.287      18.858 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.132      19.990         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMS_182_73/Y0                    td                    0.210      20.200 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.413      20.613         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_178_69/Y3                    td                    0.210      20.823 r       _N6602_inv/gateop_perm/Z
                                   net (fanout=8)        0.405      21.228         _N6602           
                                   td                    0.477      21.705 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.705         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4998
 CLMA_182_68/COUT                  td                    0.058      21.763 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.763         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5000
                                   td                    0.058      21.821 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.821         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5002
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  21.821         Logic Levels: 3  
                                                                                   Logic: 1.300ns(40.000%), Route: 1.950ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701      23.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.523      24.069                          
 clock uncertainty                                      -0.150      23.919                          

 Setup time                                             -0.167      23.752                          

 Data required time                                                 23.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.752                          
 Data arrival time                                                  21.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.931                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.502  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.546
  Launch Clock Delay      :  8.571
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.105      18.571         ntclkbufg_0      
 CLMS_226_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_93/Q0                    tco                   0.287      18.858 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.132      19.990         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMS_182_73/Y0                    td                    0.210      20.200 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.413      20.613         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_178_69/Y3                    td                    0.210      20.823 r       _N6602_inv/gateop_perm/Z
                                   net (fanout=8)        0.405      21.228         _N6602           
                                   td                    0.477      21.705 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.705         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4998
 CLMA_182_68/COUT                  td                    0.058      21.763 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.763         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5000
 CLMA_182_72/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  21.763         Logic Levels: 3  
                                                                                   Logic: 1.242ns(38.910%), Route: 1.950ns(61.090%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701      23.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.523      24.069                          
 clock uncertainty                                      -0.150      23.919                          

 Setup time                                             -0.170      23.749                          

 Data required time                                                 23.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.749                          
 Data arrival time                                                  21.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.986                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.508  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.540
  Launch Clock Delay      :  8.571
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.105      18.571         ntclkbufg_0      
 CLMS_226_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_93/Q0                    tco                   0.287      18.858 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.132      19.990         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMS_182_73/Y0                    td                    0.210      20.200 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.413      20.613         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_178_69/Y3                    td                    0.210      20.823 r       _N6602_inv/gateop_perm/Z
                                   net (fanout=8)        0.405      21.228         _N6602           
                                   td                    0.477      21.705 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.705         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4998
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  21.705         Logic Levels: 2  
                                                                                   Logic: 1.184ns(37.779%), Route: 1.950ns(62.221%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695      23.540         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.523      24.063                          
 clock uncertainty                                      -0.150      23.913                          

 Setup time                                             -0.150      23.763                          

 Data required time                                                 23.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.763                          
 Data arrival time                                                  21.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.416
  Launch Clock Delay      :  7.046
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.731      27.046         ntclkbufg_0      
 CLMA_218_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_218_72/Q0                    tco                   0.222      27.268 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.695      27.963         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_186_76/A0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.963         Logic Levels: 0  
                                                                                   Logic: 0.222ns(24.209%), Route: 0.695ns(75.791%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      21.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      22.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.048      24.416         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      23.893                          
 clock uncertainty                                       0.150      24.043                          

 Hold time                                              -0.094      23.949                          

 Data required time                                                 23.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.949                          
 Data arrival time                                                  27.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.014                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.401
  Launch Clock Delay      :  7.046
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.731      27.046         ntclkbufg_0      
 CLMA_218_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_218_72/Q0                    tco                   0.226      27.272 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.665      27.937         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMS_182_69/C1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.937         Logic Levels: 0  
                                                                                   Logic: 0.226ns(25.365%), Route: 0.665ns(74.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      21.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      22.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.033      24.401         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      23.878                          
 clock uncertainty                                       0.150      24.028                          

 Hold time                                              -0.114      23.914                          

 Data required time                                                 23.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.914                          
 Data arrival time                                                  27.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.416
  Launch Clock Delay      :  7.081
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.766      27.081         ntclkbufg_0      
 CLMS_226_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_93/Q0                    tco                   0.226      27.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.789      28.096         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_186_76/A4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.096         Logic Levels: 0  
                                                                                   Logic: 0.226ns(22.266%), Route: 0.789ns(77.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      21.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      22.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.048      24.416         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      23.893                          
 clock uncertainty                                       0.150      24.043                          

 Hold time                                              -0.047      23.996                          

 Data required time                                                 23.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.996                          
 Data arrival time                                                  28.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[1]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.622
  Launch Clock Delay      :  4.465
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.099       4.465         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_186_9/Q3                     tco                   0.288       4.753 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.264       5.017         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift [0]
 CLMS_182_9/Y3                     td                    0.210       5.227 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/N28/gateop/Z
                                   net (fanout=1)        0.768       5.995         u_hdmi_top/u_rgb2dvi_0/serializer_b/N28
 IOL_147_5/TX_DATA[1]                                                      r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[1]

 Data arrival time                                                   5.995         Logic Levels: 1  
                                                                                   Logic: 0.498ns(32.549%), Route: 1.032ns(67.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N61             
 PLL_122_55/CLK_OUT1               td                    0.096       4.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.509         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.509 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.779       6.288         ntclkbufg_3      
 IOL_147_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.750       7.038                          
 clock uncertainty                                      -0.150       6.888                          

 Setup time                                             -0.177       6.711                          

 Data required time                                                  6.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.711                          
 Data arrival time                                                   5.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.716                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_3      
 CLMA_166_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_166_8/Q3                     tco                   0.288       4.750 r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.401       5.151         u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift [0]
 CLMA_162_8/Y1                     td                    0.212       5.363 r       u_hdmi_top/u_rgb2dvi_0/serializer_g/N29/gateop_perm/Z
                                   net (fanout=1)        0.543       5.906         u_hdmi_top/u_rgb2dvi_0/serializer_g/N29
 IOL_155_5/TX_DATA[0]                                                      r       u_hdmi_top/u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   5.906         Logic Levels: 1  
                                                                                   Logic: 0.500ns(34.626%), Route: 0.944ns(65.374%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N61             
 PLL_122_55/CLK_OUT1               td                    0.096       4.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.509         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.509 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.772       6.281         ntclkbufg_3      
 IOL_155_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.750       7.031                          
 clock uncertainty                                      -0.150       6.881                          

 Setup time                                             -0.177       6.704                          

 Data required time                                                  6.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.704                          
 Data arrival time                                                   5.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.622
  Launch Clock Delay      :  4.469
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.103       4.469         ntclkbufg_3      
 CLMA_158_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_158_8/Q0                     tco                   0.289       4.758 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.120       4.878         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift [0]
 CLMA_158_8/Y2                     td                    0.478       5.356 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/N29/gateop_perm/Z
                                   net (fanout=1)        0.556       5.912         u_hdmi_top/u_rgb2dvi_0/serializer_b/N29
 IOL_147_5/TX_DATA[0]                                                      r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   5.912         Logic Levels: 1  
                                                                                   Logic: 0.767ns(53.153%), Route: 0.676ns(46.847%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N61             
 PLL_122_55/CLK_OUT1               td                    0.096       4.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.509         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.509 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.779       6.288         ntclkbufg_3      
 IOL_147_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.750       7.038                          
 clock uncertainty                                      -0.150       6.888                          

 Setup time                                             -0.177       6.711                          

 Data required time                                                  6.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.711                          
 Data arrival time                                                   5.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.600
  Clock Pessimism Removal :  -0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757       3.600         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q1                     tco                   0.224       3.824 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.093       3.917         u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt [2]
 CLMA_182_8/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.917         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.662%), Route: 0.093ns(29.338%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_3      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.832       3.630                          
 clock uncertainty                                       0.000       3.630                          

 Hold time                                              -0.034       3.596                          

 Data required time                                                  3.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.596                          
 Data arrival time                                                   3.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.465
  Launch Clock Delay      :  3.603
  Clock Pessimism Removal :  -0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.760       3.603         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[4]/opit_0_L5Q_perm/CLK

 CLMA_186_9/Q0                     tco                   0.222       3.825 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       3.909         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift [4]
 CLMA_186_9/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.909         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.099       4.465         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.862       3.603                          
 clock uncertainty                                       0.000       3.603                          

 Hold time                                              -0.035       3.568                          

 Data required time                                                  3.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.568                          
 Data arrival time                                                   3.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.600
  Clock Pessimism Removal :  -0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757       3.600         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q1                     tco                   0.224       3.824 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.093       3.917         u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt [2]
 CLMS_182_9/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.917         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.662%), Route: 0.093ns(29.338%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.862       3.600                          
 clock uncertainty                                       0.000       3.600                          

 Hold time                                              -0.034       3.566                          

 Data required time                                                  3.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.566                          
 Data arrival time                                                   3.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.447  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.593
  Launch Clock Delay      :  4.461
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.089      31.127         ntclkbufg_2      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[3]/opit_0_L5Q_perm/CLK

 CLMA_174_9/Q1                     tco                   0.291      31.418 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.899      32.317         u_hdmi_top/u_rgb2dvi_0/green_10bit [3]
 CLMA_174_8/A3                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/L3

 Data arrival time                                                  32.317         Logic Levels: 0  
                                                                                   Logic: 0.291ns(24.454%), Route: 0.899ns(75.546%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N61             
 PLL_122_55/CLK_OUT1               td                    0.096      30.723 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.169         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      31.169 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.750      32.919         ntclkbufg_3      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.340                          
 clock uncertainty                                      -0.150      33.190                          

 Setup time                                             -0.397      32.793                          

 Data required time                                                 32.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.793                          
 Data arrival time                                                  32.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.476                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.448  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  4.465
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.093      31.131         ntclkbufg_2      
 CLMA_178_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[5]/opit_0_L5Q_perm/CLK

 CLMA_178_8/Q1                     tco                   0.291      31.422 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.049      32.471         u_hdmi_top/u_rgb2dvi_0/red_10bit [5]
 CLMS_178_9/D1                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                  32.471         Logic Levels: 0  
                                                                                   Logic: 0.291ns(21.716%), Route: 1.049ns(78.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N61             
 PLL_122_55/CLK_OUT1               td                    0.096      30.723 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.169         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      31.169 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.753      32.922         ntclkbufg_3      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.343                          
 clock uncertainty                                      -0.150      33.193                          

 Setup time                                             -0.212      32.981                          

 Data required time                                                 32.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.981                          
 Data arrival time                                                  32.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[1]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.438  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.594
  Launch Clock Delay      :  4.453
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.081      31.119         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q0                    tco                   0.289      31.408 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.857      32.265         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_182_13/A2                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[1]/opit_0_L5Q_perm/L2

 Data arrival time                                                  32.265         Logic Levels: 0  
                                                                                   Logic: 0.289ns(25.218%), Route: 0.857ns(74.782%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N61             
 PLL_122_55/CLK_OUT1               td                    0.096      30.723 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.169         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      31.169 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.751      32.920         ntclkbufg_3      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.341                          
 clock uncertainty                                      -0.150      33.191                          

 Setup time                                             -0.388      32.803                          

 Data required time                                                 32.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.803                          
 Data arrival time                                                  32.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.538                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.449
  Launch Clock Delay      :  3.598
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.751       3.598         ntclkbufg_2      
 CLMA_182_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q/CLK

 CLMA_182_12/Q2                    tco                   0.224       3.822 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q/Q
                                   net (fanout=1)        0.238       4.060         u_hdmi_top/u_rgb2dvi_0/blue_10bit [8]
 CLMA_174_13/C3                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/L3

 Data arrival time                                                   4.060         Logic Levels: 0  
                                                                                   Logic: 0.224ns(48.485%), Route: 0.238ns(51.515%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.083       4.449         ntclkbufg_3      
 CLMA_174_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.028                          
 clock uncertainty                                       0.150       4.178                          

 Hold time                                              -0.237       3.941                          

 Data required time                                                  3.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.941                          
 Data arrival time                                                   4.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.119                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.452  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.742       3.589         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q0                    tco                   0.222       3.811 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.497       4.308         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_182_9/A4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.308         Logic Levels: 0  
                                                                                   Logic: 0.222ns(30.876%), Route: 0.497ns(69.124%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.041                          
 clock uncertainty                                       0.150       4.191                          

 Hold time                                              -0.035       4.156                          

 Data required time                                                  4.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.156                          
 Data arrival time                                                   4.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.152                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.469
  Launch Clock Delay      :  3.607
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.760       3.607         ntclkbufg_2      
 CLMS_162_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[2]/opit_0_L5Q_perm/CLK

 CLMS_162_9/Q1                     tco                   0.224       3.831 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.313       4.144         u_hdmi_top/u_rgb2dvi_0/blue_10bit [2]
 CLMA_158_8/B3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/L3

 Data arrival time                                                   4.144         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.713%), Route: 0.313ns(58.287%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.103       4.469         ntclkbufg_3      
 CLMA_158_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.048                          
 clock uncertainty                                       0.150       4.198                          

 Hold time                                              -0.222       3.976                          

 Data required time                                                  3.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.976                          
 Data arrival time                                                   4.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_AQ/Cin
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.820
  Launch Clock Delay      :  5.940
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      2.040       5.940         ntclkbufg_1      
 CLMS_78_69/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/CLK

 CLMS_78_69/Q2                     tco                   0.290       6.230 r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/Q
                                   net (fanout=16)       0.586       6.816         u_ov5640_dri/u_cmos_capture_data/cmos_data_t [15]
 CLMA_74_57/Y3                     td                    0.468       7.284 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.398       7.682         u_vip/u_rgb2ycbcr/_N5608
 CLMS_78_53/Y0                     td                    0.210       7.892 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.258       8.150         u_vip/u_rgb2ycbcr/_N5612
 CLMS_78_53/Y2                     td                    0.322       8.472 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.448       8.920         u_vip/u_rgb2ycbcr/_N5616
 CLMA_78_60/Y1                     td                    0.212       9.132 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.615       9.747         u_vip/u_rgb2ycbcr/_N5620
 CLMA_82_76/Y2                     td                    0.210       9.957 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.587      10.544         u_vip/u_rgb2ycbcr/_N5627
 CLMA_82_60/COUT                   td                    0.515      11.059 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.059         u_vip/u_rgb2ycbcr/_N5575
                                   td                    0.058      11.117 r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.117         u_vip/u_rgb2ycbcr/_N5577
 CLMA_82_68/COUT                   td                    0.058      11.175 r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.175         u_vip/u_rgb2ycbcr/_N5579
 CLMA_82_72/CIN                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_AQ/Cin

 Data arrival time                                                  11.175         Logic Levels: 7  
                                                                                   Logic: 2.343ns(44.756%), Route: 2.892ns(55.244%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063    1003.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1003.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.711    1004.820         ntclkbufg_1      
 CLMA_82_72/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_AQ/CLK
 clock pessimism                                         1.018    1005.838                          
 clock uncertainty                                      -0.050    1005.788                          

 Setup time                                             -0.170    1005.618                          

 Data required time                                               1005.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.618                          
 Data arrival time                                                  11.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.443                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/Cin
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.814
  Launch Clock Delay      :  5.940
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      2.040       5.940         ntclkbufg_1      
 CLMS_78_69/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/CLK

 CLMS_78_69/Q2                     tco                   0.290       6.230 r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/Q
                                   net (fanout=16)       0.586       6.816         u_ov5640_dri/u_cmos_capture_data/cmos_data_t [15]
 CLMA_74_57/Y3                     td                    0.468       7.284 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.398       7.682         u_vip/u_rgb2ycbcr/_N5608
 CLMS_78_53/Y0                     td                    0.210       7.892 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.258       8.150         u_vip/u_rgb2ycbcr/_N5612
 CLMS_78_53/Y2                     td                    0.322       8.472 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.448       8.920         u_vip/u_rgb2ycbcr/_N5616
 CLMA_78_60/Y1                     td                    0.212       9.132 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.615       9.747         u_vip/u_rgb2ycbcr/_N5620
 CLMA_82_76/Y2                     td                    0.210       9.957 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.587      10.544         u_vip/u_rgb2ycbcr/_N5627
 CLMA_82_60/COUT                   td                    0.515      11.059 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.059         u_vip/u_rgb2ycbcr/_N5575
                                   td                    0.058      11.117 r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.117         u_vip/u_rgb2ycbcr/_N5577
                                                                           r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/Cin

 Data arrival time                                                  11.117         Logic Levels: 6  
                                                                                   Logic: 2.285ns(44.138%), Route: 2.892ns(55.862%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063    1003.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1003.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.705    1004.814         ntclkbufg_1      
 CLMA_82_68/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/CLK
 clock pessimism                                         1.018    1005.832                          
 clock uncertainty                                      -0.050    1005.782                          

 Setup time                                             -0.167    1005.615                          

 Data required time                                               1005.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.615                          
 Data arrival time                                                  11.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/Cin
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.814
  Launch Clock Delay      :  5.940
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      2.040       5.940         ntclkbufg_1      
 CLMS_78_69/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/CLK

 CLMS_78_69/Q2                     tco                   0.290       6.230 r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/Q
                                   net (fanout=16)       0.586       6.816         u_ov5640_dri/u_cmos_capture_data/cmos_data_t [15]
 CLMA_74_57/Y3                     td                    0.468       7.284 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.398       7.682         u_vip/u_rgb2ycbcr/_N5608
 CLMS_78_53/Y0                     td                    0.210       7.892 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.258       8.150         u_vip/u_rgb2ycbcr/_N5612
 CLMS_78_53/Y2                     td                    0.322       8.472 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.448       8.920         u_vip/u_rgb2ycbcr/_N5616
 CLMA_78_60/Y1                     td                    0.212       9.132 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.615       9.747         u_vip/u_rgb2ycbcr/_N5620
 CLMA_82_76/Y2                     td                    0.210       9.957 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.587      10.544         u_vip/u_rgb2ycbcr/_N5627
 CLMA_82_60/COUT                   td                    0.515      11.059 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.059         u_vip/u_rgb2ycbcr/_N5575
 CLMA_82_68/CIN                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/Cin

 Data arrival time                                                  11.059         Logic Levels: 6  
                                                                                   Logic: 2.227ns(43.505%), Route: 2.892ns(56.495%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063    1003.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1003.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.705    1004.814         ntclkbufg_1      
 CLMA_82_68/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/CLK
 clock pessimism                                         1.018    1005.832                          
 clock uncertainty                                      -0.050    1005.782                          

 Setup time                                             -0.170    1005.612                          

 Data required time                                               1005.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.612                          
 Data arrival time                                                  11.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.553                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_clken_r[2]/opit_0/CLK
Endpoint    : u_vip/u_binarization/ycbcr_de_d/opit_0/D
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  4.873
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063       3.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.764       4.873         ntclkbufg_1      
 CLMA_118_89/CLK                                                           r       u_vip/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_clken_r[2]/opit_0/CLK

 CLMA_118_89/Q0                    tco                   0.222       5.095 f       u_vip/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_clken_r[2]/opit_0/Q
                                   net (fanout=1)        0.388       5.483         u_vip/ycbcr_de   
 CLMA_130_88/M0                                                            f       u_vip/u_binarization/ycbcr_de_d/opit_0/D

 Data arrival time                                                   5.483         Logic Levels: 0  
                                                                                   Logic: 0.222ns(36.393%), Route: 0.388ns(63.607%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      2.093       5.993         ntclkbufg_1      
 CLMA_130_88/CLK                                                           r       u_vip/u_binarization/ycbcr_de_d/opit_0/CLK
 clock pessimism                                        -0.791       5.202                          
 clock uncertainty                                       0.000       5.202                          

 Hold time                                              -0.024       5.178                          

 Data required time                                                  5.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.178                          
 Data arrival time                                                   5.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[15]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/L4
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.004
  Launch Clock Delay      :  4.874
  Clock Pessimism Removal :  -1.100

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063       3.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.765       4.874         ntclkbufg_1      
 CLMS_150_109/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[15]/opit_0/CLK

 CLMS_150_109/Q2                   tco                   0.224       5.098 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[15]/opit_0/Q
                                   net (fanout=1)        0.084       5.182         u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d [15]
 CLMA_150_108/A4                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.182         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      2.104       6.004         ntclkbufg_1      
 CLMA_150_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.100       4.904                          
 clock uncertainty                                       0.000       4.904                          

 Hold time                                              -0.035       4.869                          

 Data required time                                                  4.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.869                          
 Data arrival time                                                   5.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2[3]/opit_0/CLK
Endpoint    : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.981
  Launch Clock Delay      :  4.837
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063       3.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.728       4.837         ntclkbufg_1      
 CLMA_102_72/CLK                                                           r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2[3]/opit_0/CLK

 CLMA_102_72/Y0                    tco                   0.284       5.121 f       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2[3]/opit_0/Q
                                   net (fanout=1)        0.328       5.449         u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2 [3]
 DRM_106_68/DA0[3]                                                         f       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                   5.449         Logic Levels: 0  
                                                                                   Logic: 0.284ns(46.405%), Route: 0.328ns(53.595%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      2.081       5.981         ntclkbufg_1      
 DRM_106_68/CLKA[0]                                                        r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.018       4.963                          
 clock uncertainty                                       0.000       4.963                          

 Hold time                                               0.156       5.119                          

 Data required time                                                  5.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.119                          
 Data arrival time                                                   5.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.330                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.584
  Launch Clock Delay      :  4.414
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.042       4.414         ntclkbufg_2      
 CLMA_162_48/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMA_162_48/Q1                    tco                   0.291       4.705 r       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.418       5.123         u_hdmi_top/u_video_driver/cnt_v [0]
 CLMA_158_41/Y2                    td                    0.492       5.615 f       u_hdmi_top/u_video_driver/N6_mux2/gateop_perm/Z
                                   net (fanout=1)        9.739      15.354         u_hdmi_top/u_video_driver/_N1788
 CLMA_158_41/Y0                    td                    0.341      15.695 f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.658      16.353         video_vs         
 CLMA_178_20/M2                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D

 Data arrival time                                                  16.353         Logic Levels: 2  
                                                                                   Logic: 1.124ns(9.415%), Route: 10.815ns(90.585%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.737      16.917         ntclkbufg_2      
 CLMA_178_20/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/CLK
 clock pessimism                                         0.752      17.669                          
 clock uncertainty                                      -0.150      17.519                          

 Setup time                                             -0.088      17.431                          

 Data required time                                                 17.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.431                          
 Data arrival time                                                  16.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.078                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.129  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  4.453
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.081       4.453         ntclkbufg_2      
 CLMA_198_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_198_28/Q1                    tco                   0.291       4.744 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.470       5.214         u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m [1]
 CLMA_186_28/Y1                    td                    0.565       5.779 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.267       6.046         _N11             
 CLMA_182_28/Y1                    td                    0.468       6.514 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N95/gateop_perm/Z
                                   net (fanout=2)        0.254       6.768         u_hdmi_top/u_rgb2dvi_0/encoder_r/decision2
 CLMA_182_28/Y0                    td                    0.210       6.978 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N214_1/gateop_perm/Z
                                   net (fanout=10)       0.459       7.437         u_hdmi_top/u_rgb2dvi_0/encoder_r/N201
 CLMA_174_33/Y3                    td                    0.210       7.647 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.396       8.043         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb11 [1]
                                   td                    0.474       8.517 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.517         u_hdmi_top/u_rgb2dvi_0/encoder_r/_N4863
 CLMA_174_28/Y3                    td                    0.501       9.018 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.121       9.139         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb12 [3]
 CLMA_174_29/COUT                  td                    0.507       9.646 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.646         u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.co [4]
 CLMA_174_33/Y0                    td                    0.269       9.915 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.629      10.544         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb7 [4]
 CLMA_178_28/D4                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.544         Logic Levels: 7  
                                                                                   Logic: 3.495ns(57.380%), Route: 2.596ns(42.620%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.725      16.905         ntclkbufg_2      
 CLMA_178_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.657                          
 clock uncertainty                                      -0.150      17.507                          

 Setup time                                             -0.120      17.387                          

 Data required time                                                 17.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.387                          
 Data arrival time                                                  10.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.585
  Launch Clock Delay      :  4.439
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.067       4.439         ntclkbufg_2      
 CLMS_166_29/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMS_166_29/Q2                    tco                   0.290       4.729 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.579       5.308         u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m [1]
 CLMA_174_24/Y1                    td                    0.574       5.882 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.621       6.503         _N5              
 CLMS_162_25/Y1                    td                    0.212       6.715 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/gateop_perm/Z
                                   net (fanout=7)        0.127       6.842         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
 CLMS_162_25/Y2                    td                    0.210       7.052 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/gateop_perm/Z
                                   net (fanout=6)        0.551       7.603         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
 CLMA_162_24/Y2                    td                    0.210       7.813 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.266       8.079         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                   td                    0.474       8.553 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.553         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N4972
 CLMA_162_20/Y3                    td                    0.501       9.054 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.265       9.319         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [3]
 CLMA_158_21/COUT                  td                    0.507       9.826 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.826         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.co [4]
 CLMA_158_25/Y0                    td                    0.269      10.095 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.402      10.497         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [4]
 CLMA_162_24/B4                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.497         Logic Levels: 7  
                                                                                   Logic: 3.247ns(53.599%), Route: 2.811ns(46.401%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.738      16.918         ntclkbufg_2      
 CLMA_162_24/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.670                          
 clock uncertainty                                      -0.150      17.520                          

 Setup time                                             -0.120      17.400                          

 Data required time                                                 17.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.400                          
 Data arrival time                                                  10.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.903                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.453
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.834

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.742       3.589         ntclkbufg_2      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK

 CLMA_178_16/Q0                    tco                   0.226       3.815 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/Q
                                   net (fanout=1)        0.106       3.921         u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1
 CLMS_178_17/M0                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/D

 Data arrival time                                                   3.921         Logic Levels: 0  
                                                                                   Logic: 0.226ns(68.072%), Route: 0.106ns(31.928%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.081       4.453         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                        -0.834       3.619                          
 clock uncertainty                                       0.000       3.619                          

 Hold time                                              -0.014       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                   3.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q[2]/opit_0_inv/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg[2]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.476
  Launch Clock Delay      :  3.603
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.756       3.603         ntclkbufg_2      
 CLMA_194_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q[2]/opit_0_inv/CLK

 CLMA_194_16/Q0                    tco                   0.226       3.829 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q[2]/opit_0_inv/Q
                                   net (fanout=7)        0.221       4.050         u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q [2]
 CLMA_198_12/M2                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg[2]/opit_0/D

 Data arrival time                                                   4.050         Logic Levels: 0  
                                                                                   Logic: 0.226ns(50.559%), Route: 0.221ns(49.441%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.104       4.476         ntclkbufg_2      
 CLMA_198_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg[2]/opit_0/CLK
 clock pessimism                                        -0.752       3.724                          
 clock uncertainty                                       0.000       3.724                          

 Hold time                                              -0.014       3.710                          

 Data required time                                                  3.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.710                          
 Data arrival time                                                   4.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.418
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  -0.863

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.708       3.555         ntclkbufg_2      
 CLMA_158_48/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK

 CLMA_158_48/Q3                    tco                   0.221       3.776 f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.087       3.863         u_hdmi_top/u_video_driver/cnt_h [0]
 CLMA_158_48/D4                                                            f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.863         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.046       4.418         ntclkbufg_2      
 CLMA_158_48/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.863       3.555                          
 clock uncertainty                                       0.000       3.555                          

 Hold time                                              -0.034       3.521                          

 Data required time                                                  3.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.521                          
 Data arrival time                                                   3.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.541  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  8.517
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.051      58.517         ntclkbufg_0      
 CLMA_158_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_158_76/Q3                    tco                   0.286      58.803 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.719      59.522         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_158_73/M2                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  59.522         Logic Levels: 0  
                                                                                   Logic: 0.286ns(28.458%), Route: 0.719ns(71.542%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.708      56.887         ntclkbufg_2      
 CLMA_158_73/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.421      57.308                          
 clock uncertainty                                      -0.150      57.158                          

 Setup time                                             -0.088      57.070                          

 Data required time                                                 57.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.070                          
 Data arrival time                                                  59.522                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.452                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.541  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  8.517
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.051      58.517         ntclkbufg_0      
 CLMA_158_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_158_76/Q0                    tco                   0.287      58.804 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.715      59.519         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMA_158_73/M1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  59.519         Logic Levels: 0  
                                                                                   Logic: 0.287ns(28.643%), Route: 0.715ns(71.357%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.708      56.887         ntclkbufg_2      
 CLMA_158_73/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.421      57.308                          
 clock uncertainty                                      -0.150      57.158                          

 Setup time                                             -0.088      57.070                          

 Data required time                                                 57.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.070                          
 Data arrival time                                                  59.519                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.540  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.562
  Launch Clock Delay      :  8.523
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.057      58.523         ntclkbufg_0      
 CLMA_158_80/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_158_80/Q1                    tco                   0.289      58.812 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.572      59.384         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMS_162_81/M3                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  59.384         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.566%), Route: 0.572ns(66.434%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.715      56.894         ntclkbufg_2      
 CLMS_162_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.421      57.315                          
 clock uncertainty                                      -0.150      57.165                          

 Setup time                                             -0.088      57.077                          

 Data required time                                                 57.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.077                          
 Data arrival time                                                  59.384                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.429
  Launch Clock Delay      :  7.028
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.713      47.028         ntclkbufg_0      
 CLMA_158_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_158_76/Q1                    tco                   0.229      47.257 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.228      47.485         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [2]
 CLMA_158_81/M2                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                  47.485         Logic Levels: 0  
                                                                                   Logic: 0.229ns(50.109%), Route: 0.228ns(49.891%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.057      44.428         ntclkbufg_2      
 CLMA_158_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.421      44.007                          
 clock uncertainty                                       0.150      44.157                          

 Hold time                                              -0.014      44.143                          

 Data required time                                                 44.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.143                          
 Data arrival time                                                  47.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.429
  Launch Clock Delay      :  7.028
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.713      47.028         ntclkbufg_0      
 CLMA_158_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_158_76/Q2                    tco                   0.228      47.256 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.229      47.485         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMA_158_81/M1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  47.485         Logic Levels: 0  
                                                                                   Logic: 0.228ns(49.891%), Route: 0.229ns(50.109%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.057      44.428         ntclkbufg_2      
 CLMA_158_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.421      44.007                          
 clock uncertainty                                       0.150      44.157                          

 Hold time                                              -0.014      44.143                          

 Data required time                                                 44.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.143                          
 Data arrival time                                                  47.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.441
  Launch Clock Delay      :  7.039
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.724      47.039         ntclkbufg_0      
 CLMA_158_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_158_84/Q1                    tco                   0.224      47.263 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.315      47.578         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMA_158_88/AD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  47.578         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.558%), Route: 0.315ns(58.442%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.069      44.440         ntclkbufg_2      
 CLMA_158_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                        -0.421      44.019                          
 clock uncertainty                                       0.150      44.169                          

 Hold time                                               0.053      44.222                          

 Data required time                                                 44.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.222                          
 Data arrival time                                                  47.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.071
  Launch Clock Delay      :  8.505
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.039       8.505         ntclkbufg_0      
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_182_73/Q1                    tco                   0.291       8.796 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=612)      0.870       9.666         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_89/RSCO                  td                    0.147       9.813 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.813         ntR493           
 CLMS_214_93/RSCO                  td                    0.147       9.960 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.960         ntR492           
 CLMS_214_97/RSCO                  td                    0.147      10.107 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[25]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.107         ntR491           
 CLMS_214_101/RSCO                 td                    0.147      10.254 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[51]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.254         ntR490           
 CLMS_214_105/RSCO                 td                    0.147      10.401 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r2/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.401         ntR489           
 CLMS_214_109/RSCO                 td                    0.147      10.548 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[68]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.548         ntR488           
 CLMS_214_113/RSCO                 td                    0.147      10.695 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.695         ntR487           
 CLMS_214_117/RSCO                 td                    0.147      10.842 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[118]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.842         ntR486           
 CLMS_214_121/RSCO                 td                    0.147      10.989 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_now[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.989         ntR485           
 CLMS_214_125/RSCO                 td                    0.147      11.136 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.136         ntR484           
 CLMS_214_129/RSCO                 td                    0.147      11.283 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[62]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.283         ntR483           
 CLMS_214_133/RSCO                 td                    0.147      11.430 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.430         ntR482           
 CLMS_214_137/RSCO                 td                    0.147      11.577 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.577         ntR481           
 CLMS_214_141/RSCO                 td                    0.147      11.724 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.724         ntR480           
 CLMS_214_145/RSCO                 td                    0.147      11.871 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.871         ntR479           
 CLMS_214_149/RSCO                 td                    0.147      12.018 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.018         ntR478           
 CLMS_214_153/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.018         Logic Levels: 16 
                                                                                   Logic: 2.643ns(75.235%), Route: 0.870ns(24.765%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.756      17.071         ntclkbufg_0      
 CLMS_214_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.222                          
 clock uncertainty                                      -0.150      18.072                          

 Recovery time                                           0.000      18.072                          

 Data required time                                                 18.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.072                          
 Data arrival time                                                  12.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.054                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.071
  Launch Clock Delay      :  8.505
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.039       8.505         ntclkbufg_0      
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_182_73/Q1                    tco                   0.291       8.796 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=612)      0.870       9.666         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_89/RSCO                  td                    0.147       9.813 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.813         ntR493           
 CLMS_214_93/RSCO                  td                    0.147       9.960 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.960         ntR492           
 CLMS_214_97/RSCO                  td                    0.147      10.107 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[25]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.107         ntR491           
 CLMS_214_101/RSCO                 td                    0.147      10.254 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[51]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.254         ntR490           
 CLMS_214_105/RSCO                 td                    0.147      10.401 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r2/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.401         ntR489           
 CLMS_214_109/RSCO                 td                    0.147      10.548 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[68]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.548         ntR488           
 CLMS_214_113/RSCO                 td                    0.147      10.695 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.695         ntR487           
 CLMS_214_117/RSCO                 td                    0.147      10.842 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[118]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.842         ntR486           
 CLMS_214_121/RSCO                 td                    0.147      10.989 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_now[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.989         ntR485           
 CLMS_214_125/RSCO                 td                    0.147      11.136 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.136         ntR484           
 CLMS_214_129/RSCO                 td                    0.147      11.283 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[62]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.283         ntR483           
 CLMS_214_133/RSCO                 td                    0.147      11.430 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.430         ntR482           
 CLMS_214_137/RSCO                 td                    0.147      11.577 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.577         ntR481           
 CLMS_214_141/RSCO                 td                    0.147      11.724 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.724         ntR480           
 CLMS_214_145/RSCO                 td                    0.147      11.871 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.871         ntR479           
 CLMS_214_149/RSCO                 td                    0.147      12.018 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.018         ntR478           
 CLMS_214_153/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.018         Logic Levels: 16 
                                                                                   Logic: 2.643ns(75.235%), Route: 0.870ns(24.765%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.756      17.071         ntclkbufg_0      
 CLMS_214_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.222                          
 clock uncertainty                                      -0.150      18.072                          

 Recovery time                                           0.000      18.072                          

 Data required time                                                 18.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.072                          
 Data arrival time                                                  12.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.054                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.071
  Launch Clock Delay      :  8.505
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.039       8.505         ntclkbufg_0      
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_182_73/Q1                    tco                   0.291       8.796 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=612)      0.870       9.666         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_89/RSCO                  td                    0.147       9.813 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.813         ntR493           
 CLMS_214_93/RSCO                  td                    0.147       9.960 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.960         ntR492           
 CLMS_214_97/RSCO                  td                    0.147      10.107 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[25]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.107         ntR491           
 CLMS_214_101/RSCO                 td                    0.147      10.254 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[51]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.254         ntR490           
 CLMS_214_105/RSCO                 td                    0.147      10.401 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r2/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.401         ntR489           
 CLMS_214_109/RSCO                 td                    0.147      10.548 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[68]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.548         ntR488           
 CLMS_214_113/RSCO                 td                    0.147      10.695 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.695         ntR487           
 CLMS_214_117/RSCO                 td                    0.147      10.842 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[118]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.842         ntR486           
 CLMS_214_121/RSCO                 td                    0.147      10.989 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_now[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.989         ntR485           
 CLMS_214_125/RSCO                 td                    0.147      11.136 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.136         ntR484           
 CLMS_214_129/RSCO                 td                    0.147      11.283 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[62]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.283         ntR483           
 CLMS_214_133/RSCO                 td                    0.147      11.430 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.430         ntR482           
 CLMS_214_137/RSCO                 td                    0.147      11.577 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.577         ntR481           
 CLMS_214_141/RSCO                 td                    0.147      11.724 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.724         ntR480           
 CLMS_214_145/RSCO                 td                    0.147      11.871 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.871         ntR479           
 CLMS_214_149/RSCO                 td                    0.147      12.018 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.018         ntR478           
 CLMS_214_153/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.018         Logic Levels: 16 
                                                                                   Logic: 2.643ns(75.235%), Route: 0.870ns(24.765%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.756      17.071         ntclkbufg_0      
 CLMS_214_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.222                          
 clock uncertainty                                      -0.150      18.072                          

 Recovery time                                           0.000      18.072                          

 Data required time                                                 18.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.072                          
 Data arrival time                                                  12.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.054                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.520
  Launch Clock Delay      :  7.016
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.701       7.016         ntclkbufg_0      
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_182_73/Q1                    tco                   0.224       7.240 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=612)      0.316       7.556         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_186_77/RSCO                  td                    0.105       7.661 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.661         ntR590           
 CLMA_186_81/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.661         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.008%), Route: 0.316ns(48.992%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.054       8.520         ntclkbufg_0      
 CLMA_186_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.378       7.142                          
 clock uncertainty                                       0.000       7.142                          

 Removal time                                            0.000       7.142                          

 Data required time                                                  7.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.142                          
 Data arrival time                                                   7.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.520
  Launch Clock Delay      :  7.016
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.701       7.016         ntclkbufg_0      
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_182_73/Q1                    tco                   0.224       7.240 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=612)      0.316       7.556         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_186_77/RSCO                  td                    0.105       7.661 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.661         ntR590           
 CLMA_186_81/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.661         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.008%), Route: 0.316ns(48.992%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.054       8.520         ntclkbufg_0      
 CLMA_186_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.378       7.142                          
 clock uncertainty                                       0.000       7.142                          

 Removal time                                            0.000       7.142                          

 Data required time                                                  7.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.142                          
 Data arrival time                                                   7.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.596
  Launch Clock Delay      :  7.113
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.798       7.113         ntclkbufg_0      
 CLMS_238_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_109/Q0                   tco                   0.222       7.335 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.437       7.772         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_100/RST_TRAINING_N                                               f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   7.772         Logic Levels: 0  
                                                                                   Logic: 0.222ns(33.687%), Route: 0.437ns(66.313%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.130       8.596         ntclkbufg_0      
 DQSL_242_100/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -1.378       7.218                          
 clock uncertainty                                       0.000       7.218                          

 Removal time                                           -0.009       7.209                          

 Data required time                                                  7.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.209                          
 Data arrival time                                                   7.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/r_cnt_pass/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.053
  Launch Clock Delay      :  4.454
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.086       4.454         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_158_101/Q1                   tco                   0.289       4.743 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=25)       2.045       6.788         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_20/Y6CD                  td                    0.134       6.922 f       CLKROUTE_40/Z    
                                   net (fanout=498)      8.203      15.125         ntR1279          
 CLMS_162_97/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/r_cnt_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.125         Logic Levels: 1  
                                                                                   Logic: 0.423ns(3.964%), Route: 10.248ns(96.036%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.738      17.053         ntclkbufg_0      
 CLMS_162_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/r_cnt_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      17.576                          
 clock uncertainty                                      -0.150      17.426                          

 Recovery time                                          -0.617      16.809                          

 Data required time                                                 16.809                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.809                          
 Data arrival time                                                  15.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.684                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.053
  Launch Clock Delay      :  4.454
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.086       4.454         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_158_101/Q1                   tco                   0.289       4.743 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=25)       2.045       6.788         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_20/Y6CD                  td                    0.134       6.922 f       CLKROUTE_40/Z    
                                   net (fanout=498)      8.203      15.125         ntR1279          
 CLMS_162_97/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.125         Logic Levels: 1  
                                                                                   Logic: 0.423ns(3.964%), Route: 10.248ns(96.036%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.738      17.053         ntclkbufg_0      
 CLMS_162_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      17.576                          
 clock uncertainty                                      -0.150      17.426                          

 Recovery time                                          -0.617      16.809                          

 Data required time                                                 16.809                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.809                          
 Data arrival time                                                  15.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.684                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.053
  Launch Clock Delay      :  4.454
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.086       4.454         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_158_101/Q1                   tco                   0.289       4.743 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=25)       2.045       6.788         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_20/Y6CD                  td                    0.134       6.922 f       CLKROUTE_40/Z    
                                   net (fanout=498)      8.203      15.125         ntR1279          
 CLMS_162_97/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.125         Logic Levels: 1  
                                                                                   Logic: 0.423ns(3.964%), Route: 10.248ns(96.036%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.738      17.053         ntclkbufg_0      
 CLMS_162_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      17.576                          
 clock uncertainty                                      -0.150      17.426                          

 Recovery time                                          -0.617      16.809                          

 Data required time                                                 16.809                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.809                          
 Data arrival time                                                  15.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.684                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][0]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.544
  Launch Clock Delay      :  3.592
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.747       3.592         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_158_101/Q1                   tco                   0.229       3.821 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=25)       0.736       4.557         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_154_148/RSCO                 td                    0.115       4.672 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[42]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       4.672         ntR42            
 CLMA_154_152/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][0]/opit_0_inv/RS

 Data arrival time                                                   4.672         Logic Levels: 1  
                                                                                   Logic: 0.344ns(31.852%), Route: 0.736ns(68.148%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.078       8.544         ntclkbufg_0      
 CLMA_154_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][0]/opit_0_inv/CLK
 clock pessimism                                        -0.523       8.021                          
 clock uncertainty                                       0.150       8.171                          

 Removal time                                            0.000       8.171                          

 Data required time                                                  8.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.171                          
 Data arrival time                                                   4.672                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.499                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][2]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.544
  Launch Clock Delay      :  3.592
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.747       3.592         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_158_101/Q1                   tco                   0.229       3.821 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=25)       0.736       4.557         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_154_148/RSCO                 td                    0.115       4.672 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[42]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       4.672         ntR42            
 CLMA_154_152/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][2]/opit_0_inv/RS

 Data arrival time                                                   4.672         Logic Levels: 1  
                                                                                   Logic: 0.344ns(31.852%), Route: 0.736ns(68.148%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.078       8.544         ntclkbufg_0      
 CLMA_154_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][2]/opit_0_inv/CLK
 clock pessimism                                        -0.523       8.021                          
 clock uncertainty                                       0.150       8.171                          

 Removal time                                            0.000       8.171                          

 Data required time                                                  8.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.171                          
 Data arrival time                                                   4.672                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.499                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][3]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.544
  Launch Clock Delay      :  3.592
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.747       3.592         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_158_101/Q1                   tco                   0.229       3.821 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=25)       0.736       4.557         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_154_148/RSCO                 td                    0.115       4.672 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[42]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       4.672         ntR42            
 CLMA_154_152/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][3]/opit_0_inv/RS

 Data arrival time                                                   4.672         Logic Levels: 1  
                                                                                   Logic: 0.344ns(31.852%), Route: 0.736ns(68.148%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.078       8.544         ntclkbufg_0      
 CLMA_154_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][3]/opit_0_inv/CLK
 clock pessimism                                        -0.523       8.021                          
 clock uncertainty                                       0.150       8.171                          

 Removal time                                            0.000       8.171                          

 Data required time                                                  8.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.171                          
 Data arrival time                                                   4.672                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.499                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.532
  Launch Clock Delay      :  4.454
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.086       4.454         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_158_101/Q1                   tco                   0.289       4.743 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=25)       2.045       6.788         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_20/Y6CD                  td                    0.134       6.922 f       CLKROUTE_40/Z    
                                   net (fanout=498)      6.475      13.397         ntR1279          
 CLMA_186_140/RSCO                 td                    0.137      13.534 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wvld_m/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.534         ntR163           
 CLMA_186_144/RSCO                 td                    0.137      13.671 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[3]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.671         ntR162           
 CLMA_186_148/RSCO                 td                    0.137      13.808 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      13.808         ntR161           
 CLMA_186_152/RSCO                 td                    0.137      13.945 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.945         ntR160           
 CLMA_186_156/RSCO                 td                    0.137      14.082 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[22]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      14.082         ntR159           
 CLMA_186_160/RSCO                 td                    0.137      14.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[32]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.219         ntR158           
 CLMA_186_164/RSCO                 td                    0.137      14.356 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      14.356         ntR157           
 CLMA_186_168/RSCO                 td                    0.137      14.493 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.493         ntR156           
 CLMA_186_172/RSCO                 td                    0.137      14.630 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.630         ntR155           
 CLMA_186_176/RSCO                 td                    0.137      14.767 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.767         ntR154           
 CLMA_186_180/RSCO                 td                    0.137      14.904 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.904         ntR153           
 CLMA_186_184/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.904         Logic Levels: 12 
                                                                                   Logic: 1.930ns(18.469%), Route: 8.520ns(81.531%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.687      23.532         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.055                          
 clock uncertainty                                      -0.150      23.905                          

 Recovery time                                           0.000      23.905                          

 Data required time                                                 23.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.905                          
 Data arrival time                                                  14.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.532
  Launch Clock Delay      :  4.454
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.086       4.454         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_158_101/Q1                   tco                   0.289       4.743 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=25)       2.045       6.788         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_20/Y6CD                  td                    0.134       6.922 f       CLKROUTE_40/Z    
                                   net (fanout=498)      6.475      13.397         ntR1279          
 CLMA_186_140/RSCO                 td                    0.137      13.534 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wvld_m/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.534         ntR163           
 CLMA_186_144/RSCO                 td                    0.137      13.671 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[3]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.671         ntR162           
 CLMA_186_148/RSCO                 td                    0.137      13.808 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      13.808         ntR161           
 CLMA_186_152/RSCO                 td                    0.137      13.945 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.945         ntR160           
 CLMA_186_156/RSCO                 td                    0.137      14.082 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[22]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      14.082         ntR159           
 CLMA_186_160/RSCO                 td                    0.137      14.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[32]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.219         ntR158           
 CLMA_186_164/RSCO                 td                    0.137      14.356 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      14.356         ntR157           
 CLMA_186_168/RSCO                 td                    0.137      14.493 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.493         ntR156           
 CLMA_186_172/RSCO                 td                    0.137      14.630 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.630         ntR155           
 CLMA_186_176/RSCO                 td                    0.137      14.767 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.767         ntR154           
 CLMA_186_180/RSCO                 td                    0.137      14.904 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.904         ntR153           
 CLMA_186_184/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.904         Logic Levels: 12 
                                                                                   Logic: 1.930ns(18.469%), Route: 8.520ns(81.531%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.687      23.532         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.055                          
 clock uncertainty                                      -0.150      23.905                          

 Recovery time                                           0.000      23.905                          

 Data required time                                                 23.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.905                          
 Data arrival time                                                  14.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  4.454
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.086       4.454         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_158_101/Q1                   tco                   0.289       4.743 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=25)       2.045       6.788         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_20/Y6CD                  td                    0.134       6.922 f       CLKROUTE_40/Z    
                                   net (fanout=498)      6.475      13.397         ntR1279          
 CLMA_186_140/RSCO                 td                    0.137      13.534 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wvld_m/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.534         ntR163           
 CLMA_186_144/RSCO                 td                    0.137      13.671 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[3]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.671         ntR162           
 CLMA_186_148/RSCO                 td                    0.137      13.808 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      13.808         ntR161           
 CLMA_186_152/RSCO                 td                    0.137      13.945 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.945         ntR160           
 CLMA_186_156/RSCO                 td                    0.137      14.082 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[22]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      14.082         ntR159           
 CLMA_186_160/RSCO                 td                    0.137      14.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[32]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.219         ntR158           
 CLMA_186_164/RSCO                 td                    0.137      14.356 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      14.356         ntR157           
 CLMA_186_168/RSCO                 td                    0.137      14.493 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.493         ntR156           
 CLMA_186_172/RSCO                 td                    0.137      14.630 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.630         ntR155           
 CLMA_186_176/RSCO                 td                    0.137      14.767 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.767         ntR154           
 CLMA_186_180/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.767         Logic Levels: 11 
                                                                                   Logic: 1.793ns(17.386%), Route: 8.520ns(82.614%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.693      23.538         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.061                          
 clock uncertainty                                      -0.150      23.911                          

 Recovery time                                           0.000      23.911                          

 Data required time                                                 23.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.911                          
 Data arrival time                                                  14.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.413
  Launch Clock Delay      :  3.549
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.704       3.549         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_186_72/Q1                    tco                   0.224       3.773 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.424       4.197         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_182_77/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   4.197         Logic Levels: 0  
                                                                                   Logic: 0.224ns(34.568%), Route: 0.424ns(65.432%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.045       4.413         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.663                          
 clock uncertainty                                       0.000       3.663                          

 Removal time                                           -0.220       3.443                          

 Data required time                                                  3.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.443                          
 Data arrival time                                                   4.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.754                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.413
  Launch Clock Delay      :  3.549
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.704       3.549         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_186_72/Q1                    tco                   0.224       3.773 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.424       4.197         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_182_77/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   4.197         Logic Levels: 0  
                                                                                   Logic: 0.224ns(34.568%), Route: 0.424ns(65.432%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.045       4.413         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.663                          
 clock uncertainty                                       0.000       3.663                          

 Removal time                                           -0.220       3.443                          

 Data required time                                                  3.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.443                          
 Data arrival time                                                   4.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.754                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.413
  Launch Clock Delay      :  3.549
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.704       3.549         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_186_72/Q1                    tco                   0.224       3.773 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.424       4.197         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_182_77/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.197         Logic Levels: 0  
                                                                                   Logic: 0.224ns(34.568%), Route: 0.424ns(65.432%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.045       4.413         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.750       3.663                          
 clock uncertainty                                       0.000       3.663                          

 Removal time                                           -0.220       3.443                          

 Data required time                                                  3.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.443                          
 Data arrival time                                                   4.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.754                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.845
  Launch Clock Delay      :  6.004
  Clock Pessimism Removal :  0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      2.104       6.004         ntclkbufg_1      
 CLMA_150_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_150_108/Q0                   tco                   0.289       6.293 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.397       6.690         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_150_112/Y0                   td                    0.196       6.886 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       1.793       8.679         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_192/RSTA[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.679         Logic Levels: 1  
                                                                                   Logic: 0.485ns(18.131%), Route: 2.190ns(81.869%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063    1003.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1003.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.736    1004.845         ntclkbufg_1      
 DRM_210_192/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.791    1005.636                          
 clock uncertainty                                      -0.050    1005.586                          

 Recovery time                                          -0.115    1005.471                          

 Data required time                                               1005.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.471                          
 Data arrival time                                                   8.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.792                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.878
  Launch Clock Delay      :  6.004
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      2.104       6.004         ntclkbufg_1      
 CLMA_150_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_150_108/Q0                   tco                   0.289       6.293 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.397       6.690         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_150_112/Y0                   td                    0.196       6.886 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       1.992       8.878         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_4/RSTA[0]                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.878         Logic Levels: 1  
                                                                                   Logic: 0.485ns(16.875%), Route: 2.389ns(83.125%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063    1003.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1003.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.769    1004.878         ntclkbufg_1      
 DRM_210_4/CLKA[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         1.018    1005.896                          
 clock uncertainty                                      -0.050    1005.846                          

 Recovery time                                          -0.115    1005.731                          

 Data required time                                               1005.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.731                          
 Data arrival time                                                   8.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.853                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.363  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.850
  Launch Clock Delay      :  6.004
  Clock Pessimism Removal :  0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      2.104       6.004         ntclkbufg_1      
 CLMA_150_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_150_108/Q0                   tco                   0.289       6.293 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.397       6.690         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_150_112/Y0                   td                    0.196       6.886 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       1.670       8.556         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_148/RSTA[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.556         Logic Levels: 1  
                                                                                   Logic: 0.485ns(19.005%), Route: 2.067ns(80.995%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063    1003.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1003.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.741    1004.850         ntclkbufg_1      
 DRM_210_148/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.791    1005.641                          
 clock uncertainty                                      -0.050    1005.591                          

 Recovery time                                          -0.115    1005.476                          

 Data required time                                               1005.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.476                          
 Data arrival time                                                   8.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.920                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.107  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  4.874
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063       3.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.765       4.874         ntclkbufg_1      
 CLMA_150_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_150_108/Q0                   tco                   0.222       5.096 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.315       5.411         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_150_112/Y0                   td                    0.155       5.566 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       0.646       6.212         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_88/RSTA[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.212         Logic Levels: 1  
                                                                                   Logic: 0.377ns(28.176%), Route: 0.961ns(71.824%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      2.099       5.999         ntclkbufg_1      
 DRM_142_88/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.018       4.981                          
 clock uncertainty                                       0.000       4.981                          

 Removal time                                           -0.046       4.935                          

 Data required time                                                  4.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.935                          
 Data arrival time                                                   6.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.985
  Launch Clock Delay      :  4.874
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063       3.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.765       4.874         ntclkbufg_1      
 CLMA_150_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_150_108/Q0                   tco                   0.222       5.096 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.315       5.411         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_150_112/Y0                   td                    0.162       5.573 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       0.585       6.158         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_88/RSCO                  td                    0.105       6.263 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.263         ntR17            
 CLMA_146_92/RSCI                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.263         Logic Levels: 2  
                                                                                   Logic: 0.489ns(35.205%), Route: 0.900ns(64.795%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      2.085       5.985         ntclkbufg_1      
 CLMA_146_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.018       4.967                          
 clock uncertainty                                       0.000       4.967                          

 Removal time                                            0.000       4.967                          

 Data required time                                                  4.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.967                          
 Data arrival time                                                   6.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.985
  Launch Clock Delay      :  4.874
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063       3.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.765       4.874         ntclkbufg_1      
 CLMA_150_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_150_108/Q0                   tco                   0.222       5.096 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.315       5.411         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_150_112/Y0                   td                    0.162       5.573 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       0.585       6.158         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_88/RSCO                  td                    0.105       6.263 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.263         ntR17            
 CLMA_146_92/RSCI                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.263         Logic Levels: 2  
                                                                                   Logic: 0.489ns(35.205%), Route: 0.900ns(64.795%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      2.085       5.985         ntclkbufg_1      
 CLMA_146_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.018       4.967                          
 clock uncertainty                                       0.000       4.967                          

 Removal time                                            0.000       4.967                          

 Data required time                                                  4.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.967                          
 Data arrival time                                                   6.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.583  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.589
  Launch Clock Delay      :  8.593
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.127      58.593         ntclkbufg_0      
 CLMA_130_133/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_130_133/Q0                   tco                   0.289      58.882 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.546      59.428         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_126_124/Y0                   td                    0.196      59.624 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=74)       2.000      61.624         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_178_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                  61.624         Logic Levels: 1  
                                                                                   Logic: 0.485ns(16.001%), Route: 2.546ns(83.999%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.742      56.921         ntclkbufg_2      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.421      57.342                          
 clock uncertainty                                      -0.150      57.192                          

 Recovery time                                          -0.617      56.575                          

 Data required time                                                 56.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.575                          
 Data arrival time                                                  61.624                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.049                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.583  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.589
  Launch Clock Delay      :  8.593
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.127      58.593         ntclkbufg_0      
 CLMA_130_133/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_130_133/Q0                   tco                   0.289      58.882 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.546      59.428         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_126_124/Y0                   td                    0.196      59.624 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=74)       2.000      61.624         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_178_17/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                  61.624         Logic Levels: 1  
                                                                                   Logic: 0.485ns(16.001%), Route: 2.546ns(83.999%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.742      56.921         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.421      57.342                          
 clock uncertainty                                      -0.150      57.192                          

 Recovery time                                          -0.617      56.575                          

 Data required time                                                 56.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.575                          
 Data arrival time                                                  61.624                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.049                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/video_en/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.648  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.524
  Launch Clock Delay      :  8.593
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.127      58.593         ntclkbufg_0      
 CLMA_130_133/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_130_133/Q0                   tco                   0.289      58.882 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.546      59.428         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_126_124/Y0                   td                    0.196      59.624 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=74)       1.467      61.091         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_174_60/RS                                                            f       u_hdmi_top/u_video_driver/video_en/opit_0/RS

 Data arrival time                                                  61.091         Logic Levels: 1  
                                                                                   Logic: 0.485ns(19.416%), Route: 2.013ns(80.584%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.677      56.856         ntclkbufg_2      
 CLMA_174_60/CLK                                                           r       u_hdmi_top/u_video_driver/video_en/opit_0/CLK
 clock pessimism                                         0.421      57.277                          
 clock uncertainty                                      -0.150      57.127                          

 Recovery time                                          -0.617      56.510                          

 Data required time                                                 56.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.510                          
 Data arrival time                                                  61.091                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.581                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.483
  Launch Clock Delay      :  7.094
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.779      47.094         ntclkbufg_0      
 CLMA_146_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_116/Q0                   tco                   0.222      47.316 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      47.400         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_146_116/Y3                   td                    0.343      47.743 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=79)       0.684      48.427         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_142_108/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  48.427         Logic Levels: 1  
                                                                                   Logic: 0.565ns(42.386%), Route: 0.768ns(57.614%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.111      44.482         ntclkbufg_2      
 DRM_142_108/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.421      44.061                          
 clock uncertainty                                       0.150      44.211                          

 Removal time                                           -0.022      44.189                          

 Data required time                                                 44.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.189                          
 Data arrival time                                                  48.427                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.238                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.494
  Launch Clock Delay      :  7.094
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.779      47.094         ntclkbufg_0      
 CLMA_146_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_116/Q0                   tco                   0.222      47.316 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      47.400         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_146_116/Y3                   td                    0.343      47.743 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=79)       0.717      48.460         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_142_128/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  48.460         Logic Levels: 1  
                                                                                   Logic: 0.565ns(41.362%), Route: 0.801ns(58.638%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.122      44.493         ntclkbufg_2      
 DRM_142_128/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.421      44.072                          
 clock uncertainty                                       0.150      44.222                          

 Removal time                                           -0.022      44.200                          

 Data required time                                                 44.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.200                          
 Data arrival time                                                  48.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.426
  Launch Clock Delay      :  7.094
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.779      47.094         ntclkbufg_0      
 CLMA_146_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_116/Q0                   tco                   0.222      47.316 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      47.400         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_146_116/Y3                   td                    0.343      47.743 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=79)       0.805      48.548         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_142_68/RSTB[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  48.548         Logic Levels: 1  
                                                                                   Logic: 0.565ns(38.858%), Route: 0.889ns(61.142%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.054      44.425         ntclkbufg_2      
 DRM_142_68/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.421      44.004                          
 clock uncertainty                                       0.150      44.154                          

 Removal time                                           -0.022      44.132                          

 Data required time                                                 44.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.132                          
 Data arrival time                                                  48.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.416                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.590
  Launch Clock Delay      :  4.453
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.081       4.453         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q0                    tco                   0.287       4.740 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.716       5.456         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_162_21/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.456         Logic Levels: 0  
                                                                                   Logic: 0.287ns(28.614%), Route: 0.716ns(71.386%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.743      16.923         ntclkbufg_2      
 CLMS_162_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.675                          
 clock uncertainty                                      -0.150      17.525                          

 Recovery time                                          -0.617      16.908                          

 Data required time                                                 16.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.908                          
 Data arrival time                                                   5.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.452                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.590
  Launch Clock Delay      :  4.453
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.081       4.453         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q0                    tco                   0.287       4.740 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.716       5.456         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_162_21/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.456         Logic Levels: 0  
                                                                                   Logic: 0.287ns(28.614%), Route: 0.716ns(71.386%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.743      16.923         ntclkbufg_2      
 CLMS_162_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.675                          
 clock uncertainty                                      -0.150      17.525                          

 Recovery time                                          -0.617      16.908                          

 Data required time                                                 16.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.908                          
 Data arrival time                                                   5.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.452                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.590
  Launch Clock Delay      :  4.453
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.081       4.453         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q0                    tco                   0.287       4.740 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.716       5.456         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_162_21/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.456         Logic Levels: 0  
                                                                                   Logic: 0.287ns(28.614%), Route: 0.716ns(71.386%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.743      16.923         ntclkbufg_2      
 CLMS_162_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.675                          
 clock uncertainty                                      -0.150      17.525                          

 Recovery time                                          -0.617      16.908                          

 Data required time                                                 16.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.908                          
 Data arrival time                                                   5.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.452                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.742       3.589         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q0                    tco                   0.222       3.811 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.316       4.127         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_182_12/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q/RS

 Data arrival time                                                   4.127         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.264%), Route: 0.316ns(58.736%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.090       4.462         ntclkbufg_2      
 CLMA_182_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q/CLK
 clock pessimism                                        -0.752       3.710                          
 clock uncertainty                                       0.000       3.710                          

 Removal time                                           -0.220       3.490                          

 Data required time                                                  3.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.490                          
 Data arrival time                                                   4.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.742       3.589         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q0                    tco                   0.222       3.811 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.316       4.127         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_182_12/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.127         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.264%), Route: 0.316ns(58.736%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.090       4.462         ntclkbufg_2      
 CLMA_182_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.710                          
 clock uncertainty                                       0.000       3.710                          

 Removal time                                           -0.220       3.490                          

 Data required time                                                  3.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.490                          
 Data arrival time                                                   4.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.742       3.589         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q0                    tco                   0.222       3.811 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.316       4.127         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_182_12/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.127         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.264%), Route: 0.316ns(58.736%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.090       4.462         ntclkbufg_2      
 CLMA_182_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.710                          
 clock uncertainty                                       0.000       3.710                          

 Removal time                                           -0.220       3.490                          

 Data required time                                                  3.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.490                          
 Data arrival time                                                   4.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     2.137       8.603         ntclkbufg_0      
 CLMA_230_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_230_132/Q2                   tco                   0.289       8.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      1.262      10.154         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMS_214_201/Y1                   td                    0.316      10.470 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        0.744      11.214         nt_mem_rst_n     
 IOL_243_206/DO                    td                    0.139      11.353 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.353         mem_rst_n_obuf/ntO
 IOBS_244_205/PAD                  td                    3.119      14.472 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.041      14.513         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                  14.513         Logic Levels: 3  
                                                                                   Logic: 3.863ns(65.364%), Route: 2.047ns(34.636%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/SYSCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.367       1.411 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.411         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.075       1.486 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.349       1.835         _N61             
 PLL_122_55/CLK_OUT1               td                    0.100       1.935 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.552       2.487         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.487 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.153       4.640         ntclkbufg_3      
 IOL_231_6/CLK_SYS                                                         f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/SYSCLK

 IOL_231_6/DO                      tco                   0.547       5.187 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.187         u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/ntO
 IOBD_229_0/PAD                    td                    3.056       8.243 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_0/O
                                   net (fanout=1)        0.056       8.299         tmds_clk_p       
 U16                                                                       f       tmds_clk_p (port)

 Data arrival time                                                   8.299         Logic Levels: 1  
                                                                                   Logic: 3.603ns(98.470%), Route: 0.056ns(1.530%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.367       1.411 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.411         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.075       1.486 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.349       1.835         _N61             
 PLL_122_55/CLK_OUT1               td                    0.100       1.935 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.552       2.487         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.487 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.146       4.633         ntclkbufg_3      
 IOL_223_5/CLK_SYS                                                         f       u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK

 IOL_223_5/DO                      tco                   0.547       5.180 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.180         u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/ntO
 IOBS_220_0/PAD                    td                    3.056       8.236 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_0/O
                                   net (fanout=1)        0.062       8.298         nt_tmds_data_n[2]
 V15                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   8.298         Logic Levels: 1  
                                                                                   Logic: 3.603ns(98.308%), Route: 0.062ns(1.692%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[1] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 f       mem_dq[1] (port) 
                                   net (fanout=1)        0.038       0.038         nt_mem_dq[1]     
 IOBS_244_88/DIN                   td                    0.461       0.499 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.499         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_243_89/RX_DATA_DD             td                    0.461       0.960 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.398       1.358         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [1]
 CLMS_238_85/Y2                    td                    0.155       1.513 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.321       1.834         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N44801
 CLMA_238_88/A3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.834         Logic Levels: 3  
                                                                                   Logic: 1.077ns(58.724%), Route: 0.757ns(41.276%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[10] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P17                                                     0.000       0.000 f       mem_dq[10] (port)
                                   net (fanout=1)        0.066       0.066         nt_mem_dq[10]    
 IOBS_244_77/DIN                   td                    0.461       0.527 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntI
 IOL_243_78/RX_DATA_DD             td                    0.461       0.988 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.283       1.271         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [2]
 CLMS_238_77/Y2                    td                    0.232       1.503 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.342       1.845         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N44891
 CLMS_238_69/C3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.845         Logic Levels: 3  
                                                                                   Logic: 1.154ns(62.547%), Route: 0.691ns(37.453%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[15] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U18                                                     0.000       0.000 f       mem_dq[15] (port)
                                   net (fanout=1)        0.072       0.072         nt_mem_dq[15]    
 IOBS_244_44/DIN                   td                    0.461       0.533 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.533         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_243_45/RX_DATA_DD             td                    0.461       0.994 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.399       1.393         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [7]
 CLMA_238_48/Y2                    td                    0.155       1.548 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.370       1.918         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N44892
 CLMS_238_69/C0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.918         Logic Levels: 3  
                                                                                   Logic: 1.077ns(56.152%), Route: 0.841ns(43.848%)
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_162_153/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_162_153/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_162_145/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_182_61/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_182_61/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_182_61/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.184      1.333           1.517           High Pulse Width  IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           Low Pulse Width   IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           Low Pulse Width   IOL_147_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{ov5640_hdmi_img_binarization|cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.862     500.000         1.138           High Pulse Width  APM_86_68/CLK           u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 498.862     500.000         1.138           Low Pulse Width   APM_86_68/CLK           u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 499.102     500.000         0.898           Low Pulse Width   DRM_210_192/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.768       6.666           0.898           High Pulse Width  DRM_142_128/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.768       6.666           0.898           High Pulse Width  DRM_210_108/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.768       6.666           0.898           High Pulse Width  DRM_142_108/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L1
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.346
  Launch Clock Delay      :  5.027
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.137       5.027         ntclkbufg_0      
 CLMA_230_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK

 CLMA_230_97/Q0                    tco                   0.221       5.248 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.290       5.538         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_gate_vld
 CLMS_226_89/Y3                    td                    0.360       5.898 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/gateop_perm/Z
                                   net (fanout=2)        0.258       6.156         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
 CLMA_230_92/Y0                    td                    0.162       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/gateop_perm/Z
                                   net (fanout=3)        0.152       6.470         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13179
 CLMA_230_93/Y0                    td                    0.380       6.850 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301_1/gateop/F
                                   net (fanout=8)        0.255       7.105         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N39542
 CLMA_234_92/Y1                    td                    0.162       7.267 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301/gateop_perm/Z
                                   net (fanout=8)        0.079       7.346         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301
 CLMS_234_93/Y1                    td                    0.360       7.706 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N388_2/gateop_perm/Z
                                   net (fanout=10)       0.298       8.004         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N40024
 CLMS_234_77/Y0                    td                    0.150       8.154 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/gateop_perm/Z
                                   net (fanout=4)        0.258       8.412         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMS_238_77/Y0                    td                    0.162       8.574 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.078       8.652         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13113
 CLMA_238_76/Y3                    td                    0.360       9.012 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.353       9.365         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13144
 CLMS_234_85/COUT                  td                    0.397       9.762 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.762         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
 CLMS_234_89/Y1                    td                    0.383      10.145 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.072      10.217         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13152
 CLMS_234_89/D1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  10.217         Logic Levels: 10 
                                                                                   Logic: 3.097ns(59.672%), Route: 2.093ns(40.328%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.011      14.346         ntclkbufg_0      
 CLMS_234_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.619      14.965                          
 clock uncertainty                                      -0.150      14.815                          

 Setup time                                             -0.162      14.653                          

 Data required time                                                 14.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.653                          
 Data arrival time                                                  10.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.436                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.346
  Launch Clock Delay      :  5.027
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.137       5.027         ntclkbufg_0      
 CLMA_230_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK

 CLMA_230_97/Q0                    tco                   0.221       5.248 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.290       5.538         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_gate_vld
 CLMS_226_89/Y3                    td                    0.360       5.898 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/gateop_perm/Z
                                   net (fanout=2)        0.258       6.156         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
 CLMA_230_92/Y0                    td                    0.162       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/gateop_perm/Z
                                   net (fanout=3)        0.152       6.470         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13179
 CLMA_230_93/Y0                    td                    0.380       6.850 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301_1/gateop/F
                                   net (fanout=8)        0.255       7.105         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N39542
 CLMA_234_92/Y1                    td                    0.162       7.267 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301/gateop_perm/Z
                                   net (fanout=8)        0.079       7.346         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301
 CLMS_234_93/Y1                    td                    0.360       7.706 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N388_2/gateop_perm/Z
                                   net (fanout=10)       0.298       8.004         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N40024
 CLMS_234_77/Y0                    td                    0.150       8.154 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/gateop_perm/Z
                                   net (fanout=4)        0.258       8.412         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMS_238_77/Y0                    td                    0.162       8.574 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.078       8.652         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13113
 CLMA_238_76/Y3                    td                    0.360       9.012 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.353       9.365         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13144
 CLMS_234_85/COUT                  td                    0.397       9.762 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.762         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
 CLMS_234_89/Y0                    td                    0.206       9.968 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/gateop_A2/Y0
                                   net (fanout=1)        0.069      10.037         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13151
 CLMS_234_89/C2                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  10.037         Logic Levels: 10 
                                                                                   Logic: 2.920ns(58.283%), Route: 2.090ns(41.717%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.011      14.346         ntclkbufg_0      
 CLMS_234_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.619      14.965                          
 clock uncertainty                                      -0.150      14.815                          

 Setup time                                             -0.305      14.510                          

 Data required time                                                 14.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.510                          
 Data arrival time                                                  10.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.473                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[3]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.338
  Launch Clock Delay      :  5.027
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.137       5.027         ntclkbufg_0      
 CLMA_230_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK

 CLMA_230_97/Q0                    tco                   0.221       5.248 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.290       5.538         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_gate_vld
 CLMS_226_89/Y3                    td                    0.360       5.898 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/gateop_perm/Z
                                   net (fanout=2)        0.258       6.156         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
 CLMA_230_92/Y0                    td                    0.162       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/gateop_perm/Z
                                   net (fanout=3)        0.152       6.470         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13179
 CLMA_230_93/Y0                    td                    0.380       6.850 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301_1/gateop/F
                                   net (fanout=8)        0.255       7.105         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N39542
 CLMA_234_92/Y1                    td                    0.162       7.267 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301/gateop_perm/Z
                                   net (fanout=8)        0.079       7.346         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301
 CLMS_234_93/Y1                    td                    0.360       7.706 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N388_2/gateop_perm/Z
                                   net (fanout=10)       0.298       8.004         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N40024
 CLMS_234_77/Y0                    td                    0.150       8.154 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/gateop_perm/Z
                                   net (fanout=4)        0.258       8.412         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMS_238_77/Y0                    td                    0.162       8.574 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.078       8.652         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13113
 CLMA_238_76/Y0                    td                    0.226       8.878 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/gateop_perm/Z
                                   net (fanout=1)        0.357       9.235         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13142
                                   td                    0.368       9.603 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.603         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
 CLMS_234_85/Y3                    td                    0.387       9.990 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Y1
                                   net (fanout=1)        0.239      10.229         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13150
 CLMA_234_80/B4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.229         Logic Levels: 9  
                                                                                   Logic: 2.938ns(56.478%), Route: 2.264ns(43.522%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.003      14.338         ntclkbufg_0      
 CLMA_234_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.619      14.957                          
 clock uncertainty                                      -0.150      14.807                          

 Setup time                                             -0.092      14.715                          

 Data required time                                                 14.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.715                          
 Data arrival time                                                  10.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.986
  Launch Clock Delay      :  4.313
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.978       4.313         ntclkbufg_0      
 CLMS_166_149/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/opit_0_inv/CLK

 CLMS_166_149/Y0                   tco                   0.228       4.541 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/opit_0_inv/Q
                                   net (fanout=2)        0.224       4.765         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [12]
 CLMS_162_153/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WD

 Data arrival time                                                   4.765         Logic Levels: 0  
                                                                                   Logic: 0.228ns(50.442%), Route: 0.224ns(49.558%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.096       4.986         ntclkbufg_0      
 CLMS_162_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WCLK
 clock pessimism                                        -0.619       4.367                          
 clock uncertainty                                       0.000       4.367                          

 Hold time                                               0.293       4.660                          

 Data required time                                                  4.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.660                          
 Data arrival time                                                   4.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.105                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[2]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_3/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  4.302
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.967       4.302         ntclkbufg_0      
 CLMA_174_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[2]/opit_0_inv/CLK

 CLMA_174_152/Q2                   tco                   0.180       4.482 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[2]/opit_0_inv/Q
                                   net (fanout=8)        0.279       4.761         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_cmd [2]
 CLMS_166_161/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_3/ram16x1d/WD

 Data arrival time                                                   4.761         Logic Levels: 0  
                                                                                   Logic: 0.180ns(39.216%), Route: 0.279ns(60.784%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.084       4.974         ntclkbufg_0      
 CLMS_166_161/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_3/ram16x1d/WCLK
 clock pessimism                                        -0.619       4.355                          
 clock uncertainty                                       0.000       4.355                          

 Hold time                                               0.293       4.648                          

 Data required time                                                  4.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.648                          
 Data arrival time                                                   4.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_25/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.296
  Clock Pessimism Removal :  -0.659

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.961       4.296         ntclkbufg_0      
 CLMA_166_164/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/CLK

 CLMA_166_164/Q3                   tco                   0.178       4.474 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/Q
                                   net (fanout=2)        0.240       4.714         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [20]
 CLMS_166_169/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_25/ram16x1d/WD

 Data arrival time                                                   4.714         Logic Levels: 0  
                                                                                   Logic: 0.178ns(42.584%), Route: 0.240ns(57.416%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.075       4.965         ntclkbufg_0      
 CLMS_166_169/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_25/ram16x1d/WCLK
 clock pessimism                                        -0.659       4.306                          
 clock uncertainty                                       0.000       4.306                          

 Hold time                                               0.293       4.599                          

 Data required time                                                  4.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.599                          
 Data arrival time                                                   4.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L1
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.887  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.302
  Launch Clock Delay      :  2.687
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.074      29.353         ntclkbufg_2      
 CLMA_162_48/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMA_162_48/Q1                    tco                   0.223      29.576 f       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.272      29.848         u_hdmi_top/u_video_driver/cnt_v [0]
 CLMA_158_41/Y2                    td                    0.379      30.227 f       u_hdmi_top/u_video_driver/N6_mux2/gateop_perm/Z
                                   net (fanout=1)        6.685      36.912         u_hdmi_top/u_video_driver/_N1788
 CLMA_158_41/A1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L1

 Data arrival time                                                  36.912         Logic Levels: 1  
                                                                                   Logic: 0.602ns(7.964%), Route: 6.957ns(92.036%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      31.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      31.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      33.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.967      34.302         ntclkbufg_0      
 CLMA_158_41/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      34.574                          
 clock uncertainty                                      -0.150      34.424                          

 Setup time                                             -0.191      34.233                          

 Data required time                                                 34.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.233                          
 Data arrival time                                                  36.912                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.679                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.307
  Launch Clock Delay      :  2.704
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.091      29.370         ntclkbufg_2      
 CLMA_158_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMA_158_85/Q1                    tco                   0.223      29.593 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.225      32.818         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [11]
 CLMS_82_21/Y6AB                   td                    0.101      32.919 f       CLKROUTE_8/Z     
                                   net (fanout=1)        0.919      33.838         ntR1247          
 CLMA_82_20/Y6CD                   td                    0.103      33.941 f       CLKROUTE_7/Z     
                                   net (fanout=1)        0.644      34.585         ntR1246          
 CLMS_78_21/Y6CD                   td                    0.103      34.688 f       CLKROUTE_6/Z     
                                   net (fanout=1)        0.542      35.230         ntR1245          
 CLMS_78_21/Y6AB                   td                    0.101      35.331 f       CLKROUTE_5/Z     
                                   net (fanout=1)        1.501      36.832         ntR1244          
 CLMA_158_84/M1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                  36.832         Logic Levels: 4  
                                                                                   Logic: 0.631ns(8.456%), Route: 6.831ns(91.544%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      31.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      31.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      33.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.972      34.307         ntclkbufg_0      
 CLMA_158_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.272      34.579                          
 clock uncertainty                                      -0.150      34.429                          

 Setup time                                             -0.068      34.361                          

 Data required time                                                 34.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.361                          
 Data arrival time                                                  36.832                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.471                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.882  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.302
  Launch Clock Delay      :  2.692
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.079      29.358         ntclkbufg_2      
 CLMA_162_44/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_A2Q21/CLK

 CLMA_162_44/Q0                    tco                   0.221      29.579 f       u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.254      29.833         u_hdmi_top/u_video_driver/cnt_v [5]
 CLMA_162_48/Y3                    td                    0.358      30.191 f       u_hdmi_top/u_video_driver/N19_mux9_8/gateop_perm/Z
                                   net (fanout=2)        1.324      31.515         u_hdmi_top/u_video_driver/_N40217
 CLMA_78_120/Y6CD                  td                    0.103      31.618 f       CLKROUTE_33/Z    
                                   net (fanout=1)        4.943      36.561         ntR1272          
 CLMA_158_41/A2                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L2

 Data arrival time                                                  36.561         Logic Levels: 2  
                                                                                   Logic: 0.682ns(9.468%), Route: 6.521ns(90.532%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      31.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      31.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      33.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.967      34.302         ntclkbufg_0      
 CLMA_158_41/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      34.574                          
 clock uncertainty                                      -0.150      34.424                          

 Setup time                                             -0.305      34.119                          

 Data required time                                                 34.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.119                          
 Data arrival time                                                  36.561                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.979
  Launch Clock Delay      :  2.266
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.959       2.266         ntclkbufg_2      
 CLMA_158_73/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_158_73/Q0                    tco                   0.182       2.448 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.108       5.556         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMS_150_77/M2                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                   5.556         Logic Levels: 0  
                                                                                   Logic: 0.182ns(5.532%), Route: 3.108ns(94.468%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.089       4.979         ntclkbufg_0      
 CLMS_150_77/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.272       4.707                          
 clock uncertainty                                       0.150       4.857                          

 Hold time                                              -0.011       4.846                          

 Data required time                                                  4.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.846                          
 Data arrival time                                                   5.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.710                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.426  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  2.267
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.960       2.267         ntclkbufg_2      
 CLMS_162_77/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_162_77/Q0                    tco                   0.182       2.449 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.335       5.784         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_166_76/M0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                   5.784         Logic Levels: 0  
                                                                                   Logic: 0.182ns(5.175%), Route: 3.335ns(94.825%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.075       4.965         ntclkbufg_0      
 CLMA_166_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.272       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Hold time                                              -0.011       4.832                          

 Data required time                                                  4.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.832                          
 Data arrival time                                                   5.784                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.952                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.426  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  2.267
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.960       2.267         ntclkbufg_2      
 CLMS_162_77/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_162_77/Q2                    tco                   0.183       2.450 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.947       3.397         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_90_16/Y3                     td                    0.119       3.516 r       CLKROUTE_17/Z    
                                   net (fanout=1)        2.280       5.796         ntR1256          
 CLMA_166_76/M1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                   5.796         Logic Levels: 1  
                                                                                   Logic: 0.302ns(8.558%), Route: 3.227ns(91.442%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.075       4.965         ntclkbufg_0      
 CLMA_166_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.272       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Hold time                                              -0.011       4.832                          

 Data required time                                                  4.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.832                          
 Data arrival time                                                   5.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.964                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.523         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.408       3.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       3.573 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       3.813         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.978 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.252         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.452 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.497         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.022                          
 clock uncertainty                                      -0.150       5.872                          

 Setup time                                             -0.105       5.767                          

 Data required time                                                  5.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.767                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.523         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.408       3.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       3.573 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       3.813         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.978 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.252         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.452 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.497         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.022                          
 clock uncertainty                                      -0.150       5.872                          

 Setup time                                             -0.105       5.767                          

 Data required time                                                  5.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.767                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.523         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.408       3.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       3.573 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       3.813         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.978 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.252         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.452 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.497         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.022                          
 clock uncertainty                                      -0.150       5.872                          

 Setup time                                             -0.105       5.767                          

 Data required time                                                  5.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.767                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  2.989
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.989         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.339       3.328 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.328         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.526         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       3.001                          
 clock uncertainty                                       0.000       3.001                          

 Hold time                                              -0.053       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  2.989
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.989         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.339       3.328 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.328         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.526         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       3.001                          
 clock uncertainty                                       0.000       3.001                          

 Hold time                                              -0.053       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  2.989
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.989         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.339       3.328 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.328         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.526         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       3.001                          
 clock uncertainty                                       0.000       3.001                          

 Hold time                                              -0.053       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.255
  Launch Clock Delay      :  2.691
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.072       2.691         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_180/Q3                   tco                   0.220       2.911 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.282       3.193         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_186_184/Y2                   td                    0.381       3.574 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.377       3.951         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44844
 CLMA_194_172/Y1                   td                    0.162       4.113 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.159       4.272         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44847
 CLMA_194_176/Y1                   td                    0.151       4.423 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.638       5.061         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_186_137/Y0                   td                    0.264       5.325 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.561       5.886         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_186_172/CECO                 td                    0.132       6.018 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.018         ntR729           
 CLMA_186_176/CECO                 td                    0.132       6.150 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.150         ntR728           
 CLMA_186_180/CECO                 td                    0.132       6.282 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.282         ntR727           
 CLMA_186_184/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.282         Logic Levels: 7  
                                                                                   Logic: 1.574ns(43.832%), Route: 2.017ns(56.168%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.942      22.255         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.625                          
 clock uncertainty                                      -0.150      22.475                          

 Setup time                                             -0.576      21.899                          

 Data required time                                                 21.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.899                          
 Data arrival time                                                   6.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.255
  Launch Clock Delay      :  2.691
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.072       2.691         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_180/Q3                   tco                   0.220       2.911 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.282       3.193         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_186_184/Y2                   td                    0.381       3.574 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.377       3.951         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44844
 CLMA_194_172/Y1                   td                    0.162       4.113 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.159       4.272         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44847
 CLMA_194_176/Y1                   td                    0.151       4.423 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.638       5.061         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_186_137/Y0                   td                    0.264       5.325 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.561       5.886         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_186_172/CECO                 td                    0.132       6.018 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.018         ntR729           
 CLMA_186_176/CECO                 td                    0.132       6.150 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.150         ntR728           
 CLMA_186_180/CECO                 td                    0.132       6.282 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.282         ntR727           
 CLMA_186_184/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.282         Logic Levels: 7  
                                                                                   Logic: 1.574ns(43.832%), Route: 2.017ns(56.168%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.942      22.255         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.625                          
 clock uncertainty                                      -0.150      22.475                          

 Setup time                                             -0.576      21.899                          

 Data required time                                                 21.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.899                          
 Data arrival time                                                   6.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.260
  Launch Clock Delay      :  2.691
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.072       2.691         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_180/Q3                   tco                   0.220       2.911 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.282       3.193         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_186_184/Y2                   td                    0.381       3.574 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.377       3.951         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44844
 CLMA_194_172/Y1                   td                    0.162       4.113 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.159       4.272         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44847
 CLMA_194_176/Y1                   td                    0.151       4.423 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.638       5.061         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_186_137/Y0                   td                    0.264       5.325 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.561       5.886         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_186_172/CECO                 td                    0.132       6.018 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.018         ntR729           
 CLMA_186_176/CECO                 td                    0.132       6.150 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.150         ntR728           
 CLMA_186_180/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.150         Logic Levels: 6  
                                                                                   Logic: 1.442ns(41.688%), Route: 2.017ns(58.312%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.947      22.260         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.630                          
 clock uncertainty                                      -0.150      22.480                          

 Setup time                                             -0.576      21.904                          

 Data required time                                                 21.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.904                          
 Data arrival time                                                   6.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.754                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.677
  Launch Clock Delay      :  2.252
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.939       2.252         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_182_61/Q3                    tco                   0.178       2.430 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.489         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [1]
 CLMS_182_61/D4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.489         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.058       2.677         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.252                          
 clock uncertainty                                       0.000       2.252                          

 Hold time                                              -0.028       2.224                          

 Data required time                                                  2.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.224                          
 Data arrival time                                                   2.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.734
  Launch Clock Delay      :  2.308
  Clock Pessimism Removal :  -0.426

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_119/CLK_USCM              td                    0.000       1.313 r       USCMROUTE_0/CLKOUT
                                   net (fanout=6)        0.995       2.308         ntR1280          
 CLMS_134_89/CLK                                                           r       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_134_89/Q3                    tco                   0.178       2.486 f       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.059       2.545         u_ov5640_dri/u_i2c_dri/clk_cnt [3]
 CLMS_134_89/D4                                                            f       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.545         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_119/CLK_USCM              td                    0.000       1.619 r       USCMROUTE_0/CLKOUT
                                   net (fanout=6)        1.115       2.734         ntR1280          
 CLMS_134_89/CLK                                                           r       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.426       2.308                          
 clock uncertainty                                       0.000       2.308                          

 Hold time                                              -0.028       2.280                          

 Data required time                                                  2.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.280                          
 Data arrival time                                                   2.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.680
  Launch Clock Delay      :  2.255
  Clock Pessimism Removal :  -0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.942       2.255         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_60/Q0                    tco                   0.179       2.434 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.493         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [3]
 CLMA_186_60/B4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.493         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.061       2.680         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.424       2.256                          
 clock uncertainty                                       0.000       2.256                          

 Hold time                                              -0.029       2.227                          

 Data required time                                                  2.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.227                          
 Data arrival time                                                   2.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.448  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.265
  Launch Clock Delay      :  5.019
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.129      15.019         ntclkbufg_0      
 CLMS_226_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_93/Q0                    tco                   0.221      15.240 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.788      16.028         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMS_182_73/Y0                    td                    0.150      16.178 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.271      16.449         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_178_69/Y3                    td                    0.151      16.600 f       _N6602_inv/gateop_perm/Z
                                   net (fanout=8)        0.259      16.859         _N6602           
                                   td                    0.368      17.227 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.227         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4998
 CLMA_182_68/COUT                  td                    0.044      17.271 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.271         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5000
                                   td                    0.044      17.315 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.315         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5002
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  17.315         Logic Levels: 3  
                                                                                   Logic: 0.978ns(42.596%), Route: 1.318ns(57.404%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952      22.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.306      22.571                          
 clock uncertainty                                      -0.150      22.421                          

 Setup time                                             -0.128      22.293                          

 Data required time                                                 22.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.293                          
 Data arrival time                                                  17.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.978                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.448  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.265
  Launch Clock Delay      :  5.019
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.129      15.019         ntclkbufg_0      
 CLMS_226_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_93/Q0                    tco                   0.221      15.240 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.788      16.028         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMS_182_73/Y0                    td                    0.150      16.178 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.271      16.449         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_178_69/Y3                    td                    0.151      16.600 f       _N6602_inv/gateop_perm/Z
                                   net (fanout=8)        0.259      16.859         _N6602           
                                   td                    0.368      17.227 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.227         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4998
 CLMA_182_68/COUT                  td                    0.044      17.271 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.271         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5000
 CLMA_182_72/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.271         Logic Levels: 3  
                                                                                   Logic: 0.934ns(41.474%), Route: 1.318ns(58.526%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952      22.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.571                          
 clock uncertainty                                      -0.150      22.421                          

 Setup time                                             -0.132      22.289                          

 Data required time                                                 22.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.289                          
 Data arrival time                                                  17.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.018                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.452  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.261
  Launch Clock Delay      :  5.019
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.129      15.019         ntclkbufg_0      
 CLMS_226_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_93/Q0                    tco                   0.221      15.240 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.788      16.028         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMS_182_73/Y0                    td                    0.150      16.178 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.271      16.449         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_178_69/Y3                    td                    0.151      16.600 f       _N6602_inv/gateop_perm/Z
                                   net (fanout=8)        0.259      16.859         _N6602           
                                   td                    0.368      17.227 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.227         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4998
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.227         Logic Levels: 2  
                                                                                   Logic: 0.890ns(40.308%), Route: 1.318ns(59.692%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948      22.261         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.567                          
 clock uncertainty                                      -0.150      22.417                          

 Setup time                                             -0.115      22.302                          

 Data required time                                                 22.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.302                          
 Data arrival time                                                  17.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.075                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.924  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.698
  Launch Clock Delay      :  4.316
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.981      24.316         ntclkbufg_0      
 CLMA_218_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_218_72/Q0                    tco                   0.182      24.498 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.448      24.946         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_186_76/A0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  24.946         Logic Levels: 0  
                                                                                   Logic: 0.182ns(28.889%), Route: 0.448ns(71.111%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      21.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      21.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.079      22.698         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.392                          
 clock uncertainty                                       0.150      22.542                          

 Hold time                                              -0.077      22.465                          

 Data required time                                                 22.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.465                          
 Data arrival time                                                  24.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.481                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.936  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.686
  Launch Clock Delay      :  4.316
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.981      24.316         ntclkbufg_0      
 CLMA_218_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_218_72/Q0                    tco                   0.182      24.498 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.424      24.922         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMS_182_69/C1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  24.922         Logic Levels: 0  
                                                                                   Logic: 0.182ns(30.033%), Route: 0.424ns(69.967%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      21.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      21.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.067      22.686         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.380                          
 clock uncertainty                                       0.150      22.530                          

 Hold time                                              -0.094      22.436                          

 Data required time                                                 22.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.436                          
 Data arrival time                                                  24.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.952  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.698
  Launch Clock Delay      :  4.344
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.009      24.344         ntclkbufg_0      
 CLMS_226_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_93/Q0                    tco                   0.182      24.526 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.504      25.030         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_186_76/A4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.030         Logic Levels: 0  
                                                                                   Logic: 0.182ns(26.531%), Route: 0.504ns(73.469%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      21.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      21.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.079      22.698         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.392                          
 clock uncertainty                                       0.150      22.542                          

 Hold time                                              -0.039      22.503                          

 Data required time                                                 22.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.503                          
 Data arrival time                                                  25.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[1]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.319
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.118       2.727         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_186_9/Q3                     tco                   0.220       2.947 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.168       3.115         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift [0]
 CLMS_182_9/Y3                     td                    0.151       3.266 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/N28/gateop/Z
                                   net (fanout=1)        0.533       3.799         u_hdmi_top/u_rgb2dvi_0/serializer_b/N28
 IOL_147_5/TX_DATA[1]                                                      f       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[1]

 Data arrival time                                                   3.799         Logic Levels: 1  
                                                                                   Logic: 0.371ns(34.608%), Route: 0.701ns(65.392%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N61             
 PLL_122_55/CLK_OUT1               td                    0.074       3.729 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       3.969         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       3.969 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.016       4.985         ntclkbufg_3      
 IOL_147_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.370       5.355                          
 clock uncertainty                                      -0.150       5.205                          

 Setup time                                             -0.107       5.098                          

 Data required time                                                  5.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.098                          
 Data arrival time                                                   3.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.319
  Launch Clock Delay      :  2.731
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.122       2.731         ntclkbufg_3      
 CLMA_158_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_158_8/Q0                     tco                   0.223       2.954 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.071       3.025         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift [0]
 CLMA_158_8/Y2                     td                    0.379       3.404 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/N29/gateop_perm/Z
                                   net (fanout=1)        0.363       3.767         u_hdmi_top/u_rgb2dvi_0/serializer_b/N29
 IOL_147_5/TX_DATA[0]                                                      f       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   3.767         Logic Levels: 1  
                                                                                   Logic: 0.602ns(58.108%), Route: 0.434ns(41.892%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N61             
 PLL_122_55/CLK_OUT1               td                    0.074       3.729 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       3.969         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       3.969 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.016       4.985         ntclkbufg_3      
 IOL_147_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.370       5.355                          
 clock uncertainty                                      -0.150       5.205                          

 Setup time                                             -0.107       5.098                          

 Data required time                                                  5.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.098                          
 Data arrival time                                                   3.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.305
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_3      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_166_9/Q1                     tco                   0.223       2.947 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.581       3.528         u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt [2]
 CLMA_158_8/A3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/L3

 Data arrival time                                                   3.528         Logic Levels: 0  
                                                                                   Logic: 0.223ns(27.736%), Route: 0.581ns(72.264%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N61             
 PLL_122_55/CLK_OUT1               td                    0.074       3.729 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       3.969         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       3.969 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.002       4.971         ntclkbufg_3      
 CLMA_158_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370       5.341                          
 clock uncertainty                                      -0.150       5.191                          

 Setup time                                             -0.308       4.883                          

 Data required time                                                  4.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.883                          
 Data arrival time                                                   3.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.355                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995       2.298         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q1                     tco                   0.180       2.478 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.067       2.545         u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt [2]
 CLMA_182_8/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.545         Logic Levels: 0  
                                                                                   Logic: 0.180ns(72.874%), Route: 0.067ns(27.126%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_3      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.314                          
 clock uncertainty                                       0.000       2.314                          

 Hold time                                              -0.028       2.286                          

 Data required time                                                  2.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.286                          
 Data arrival time                                                   2.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.727
  Launch Clock Delay      :  2.302
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.999       2.302         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[4]/opit_0_L5Q_perm/CLK

 CLMA_186_9/Q0                     tco                   0.179       2.481 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       2.539         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift [4]
 CLMA_186_9/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.539         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.118       2.727         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.302                          
 clock uncertainty                                       0.000       2.302                          

 Hold time                                              -0.029       2.273                          

 Data required time                                                  2.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.273                          
 Data arrival time                                                   2.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995       2.298         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q1                     tco                   0.180       2.478 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.067       2.545         u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt [2]
 CLMS_182_9/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.545         Logic Levels: 0  
                                                                                   Logic: 0.180ns(72.874%), Route: 0.067ns(27.126%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.299                          
 clock uncertainty                                       0.000       2.299                          

 Hold time                                              -0.028       2.271                          

 Data required time                                                  2.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.271                          
 Data arrival time                                                   2.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.292
  Launch Clock Delay      :  2.721
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.108      29.387         ntclkbufg_2      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[3]/opit_0_L5Q_perm/CLK

 CLMA_174_9/Q1                     tco                   0.223      29.610 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.578      30.188         u_hdmi_top/u_rgb2dvi_0/green_10bit [3]
 CLMA_174_8/A3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/L3

 Data arrival time                                                  30.188         Logic Levels: 0  
                                                                                   Logic: 0.223ns(27.840%), Route: 0.578ns(72.160%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N61             
 PLL_122_55/CLK_OUT1               td                    0.074      30.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      30.629         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      30.629 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.989      31.618         ntclkbufg_3      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.890                          
 clock uncertainty                                      -0.150      31.740                          

 Setup time                                             -0.308      31.432                          

 Data required time                                                 31.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.432                          
 Data arrival time                                                  30.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.295
  Launch Clock Delay      :  2.725
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.112      29.391         ntclkbufg_2      
 CLMA_178_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[5]/opit_0_L5Q_perm/CLK

 CLMA_178_8/Q1                     tco                   0.223      29.614 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.695      30.309         u_hdmi_top/u_rgb2dvi_0/red_10bit [5]
 CLMS_178_9/D1                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                  30.309         Logic Levels: 0  
                                                                                   Logic: 0.223ns(24.292%), Route: 0.695ns(75.708%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N61             
 PLL_122_55/CLK_OUT1               td                    0.074      30.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      30.629         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      30.629 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.992      31.621         ntclkbufg_3      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.893                          
 clock uncertainty                                      -0.150      31.743                          

 Setup time                                             -0.169      31.574                          

 Data required time                                                 31.574                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.574                          
 Data arrival time                                                  30.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[1]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.294
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.103      29.382         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q0                    tco                   0.221      29.603 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.530      30.133         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_182_13/A2                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[1]/opit_0_L5Q_perm/L2

 Data arrival time                                                  30.133         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.427%), Route: 0.530ns(70.573%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N61             
 PLL_122_55/CLK_OUT1               td                    0.074      30.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      30.629         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      30.629 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.991      31.620         ntclkbufg_3      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.892                          
 clock uncertainty                                      -0.150      31.742                          

 Setup time                                             -0.305      31.437                          

 Data required time                                                 31.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.437                          
 Data arrival time                                                  30.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.983       2.290         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q0                    tco                   0.182       2.472 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.322       2.794         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_182_9/A4                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.794         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.111%), Route: 0.322ns(63.889%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.452                          
 clock uncertainty                                       0.150       2.602                          

 Hold time                                              -0.039       2.563                          

 Data required time                                                  2.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.563                          
 Data arrival time                                                   2.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[1]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.727
  Launch Clock Delay      :  2.295
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.988       2.295         ntclkbufg_2      
 CLMS_178_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q/CLK

 CLMS_178_13/Q2                    tco                   0.183       2.478 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q/Q
                                   net (fanout=2)        0.279       2.757         u_hdmi_top/u_rgb2dvi_0/red_10bit [2]
 CLMA_186_8/C1                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[1]/opit_0_L5Q_perm/L1

 Data arrival time                                                   2.757         Logic Levels: 0  
                                                                                   Logic: 0.183ns(39.610%), Route: 0.279ns(60.390%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.118       2.727         ntclkbufg_3      
 CLMA_186_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.455                          
 clock uncertainty                                       0.150       2.605                          

 Hold time                                              -0.094       2.511                          

 Data required time                                                  2.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.511                          
 Data arrival time                                                   2.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.713
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.991       2.298         ntclkbufg_2      
 CLMA_182_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q/CLK

 CLMA_182_12/Q2                    tco                   0.180       2.478 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q/Q
                                   net (fanout=1)        0.164       2.642         u_hdmi_top/u_rgb2dvi_0/blue_10bit [8]
 CLMA_174_13/C3                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/L3

 Data arrival time                                                   2.642         Logic Levels: 0  
                                                                                   Logic: 0.180ns(52.326%), Route: 0.164ns(47.674%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.104       2.713         ntclkbufg_3      
 CLMA_174_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.441                          
 clock uncertainty                                       0.150       2.591                          

 Hold time                                              -0.196       2.395                          

 Data required time                                                  2.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.395                          
 Data arrival time                                                   2.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_AQ/Cin
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.074
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.073       3.615         ntclkbufg_1      
 CLMS_78_69/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/CLK

 CLMS_78_69/Q2                     tco                   0.223       3.838 f       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/Q
                                   net (fanout=16)       0.377       4.215         u_ov5640_dri/u_cmos_capture_data/cmos_data_t [15]
 CLMA_74_57/Y3                     td                    0.360       4.575 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.253       4.828         u_vip/u_rgb2ycbcr/_N5608
 CLMS_78_53/Y0                     td                    0.162       4.990 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.152       5.142         u_vip/u_rgb2ycbcr/_N5612
 CLMS_78_53/Y2                     td                    0.264       5.406 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.275       5.681         u_vip/u_rgb2ycbcr/_N5616
 CLMA_78_60/Y1                     td                    0.162       5.843 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.371       6.214         u_vip/u_rgb2ycbcr/_N5620
 CLMA_82_76/Y2                     td                    0.150       6.364 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.381       6.745         u_vip/u_rgb2ycbcr/_N5627
 CLMA_82_60/COUT                   td                    0.397       7.142 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.142         u_vip/u_rgb2ycbcr/_N5575
                                   td                    0.044       7.186 r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.186         u_vip/u_rgb2ycbcr/_N5577
 CLMA_82_68/COUT                   td                    0.044       7.230 r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.230         u_vip/u_rgb2ycbcr/_N5579
 CLMA_82_72/CIN                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_AQ/Cin

 Data arrival time                                                   7.230         Logic Levels: 7  
                                                                                   Logic: 1.806ns(49.959%), Route: 1.809ns(50.041%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261    1002.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1002.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      0.962    1003.074         ntclkbufg_1      
 CLMA_82_72/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_AQ/CLK
 clock pessimism                                         0.494    1003.568                          
 clock uncertainty                                      -0.050    1003.518                          

 Setup time                                             -0.132    1003.386                          

 Data required time                                               1003.386                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.386                          
 Data arrival time                                                   7.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.156                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/Cin
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.069
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.073       3.615         ntclkbufg_1      
 CLMS_78_69/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/CLK

 CLMS_78_69/Q2                     tco                   0.223       3.838 f       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/Q
                                   net (fanout=16)       0.377       4.215         u_ov5640_dri/u_cmos_capture_data/cmos_data_t [15]
 CLMA_74_57/Y3                     td                    0.360       4.575 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.253       4.828         u_vip/u_rgb2ycbcr/_N5608
 CLMS_78_53/Y0                     td                    0.162       4.990 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.152       5.142         u_vip/u_rgb2ycbcr/_N5612
 CLMS_78_53/Y2                     td                    0.264       5.406 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.275       5.681         u_vip/u_rgb2ycbcr/_N5616
 CLMA_78_60/Y1                     td                    0.162       5.843 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.371       6.214         u_vip/u_rgb2ycbcr/_N5620
 CLMA_82_76/Y2                     td                    0.150       6.364 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.381       6.745         u_vip/u_rgb2ycbcr/_N5627
 CLMA_82_60/COUT                   td                    0.397       7.142 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.142         u_vip/u_rgb2ycbcr/_N5575
                                   td                    0.044       7.186 r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.186         u_vip/u_rgb2ycbcr/_N5577
                                                                           r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/Cin

 Data arrival time                                                   7.186         Logic Levels: 6  
                                                                                   Logic: 1.762ns(49.342%), Route: 1.809ns(50.658%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261    1002.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1002.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      0.957    1003.069         ntclkbufg_1      
 CLMA_82_68/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/CLK
 clock pessimism                                         0.494    1003.563                          
 clock uncertainty                                      -0.050    1003.513                          

 Setup time                                             -0.128    1003.385                          

 Data required time                                               1003.385                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.385                          
 Data arrival time                                                   7.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/Cin
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.069
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.073       3.615         ntclkbufg_1      
 CLMS_78_69/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/CLK

 CLMS_78_69/Q2                     tco                   0.223       3.838 f       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/Q
                                   net (fanout=16)       0.377       4.215         u_ov5640_dri/u_cmos_capture_data/cmos_data_t [15]
 CLMA_74_57/Y3                     td                    0.360       4.575 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.253       4.828         u_vip/u_rgb2ycbcr/_N5608
 CLMS_78_53/Y0                     td                    0.162       4.990 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.152       5.142         u_vip/u_rgb2ycbcr/_N5612
 CLMS_78_53/Y2                     td                    0.264       5.406 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.275       5.681         u_vip/u_rgb2ycbcr/_N5616
 CLMA_78_60/Y1                     td                    0.162       5.843 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.371       6.214         u_vip/u_rgb2ycbcr/_N5620
 CLMA_82_76/Y2                     td                    0.150       6.364 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.381       6.745         u_vip/u_rgb2ycbcr/_N5627
 CLMA_82_60/COUT                   td                    0.397       7.142 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.142         u_vip/u_rgb2ycbcr/_N5575
 CLMA_82_68/CIN                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/Cin

 Data arrival time                                                   7.142         Logic Levels: 6  
                                                                                   Logic: 1.718ns(48.710%), Route: 1.809ns(51.290%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261    1002.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1002.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      0.957    1003.069         ntclkbufg_1      
 CLMA_82_68/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/CLK
 clock pessimism                                         0.494    1003.563                          
 clock uncertainty                                      -0.050    1003.513                          

 Setup time                                             -0.132    1003.381                          

 Data required time                                               1003.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.381                          
 Data arrival time                                                   7.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.239                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[15]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/L4
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.666
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  -0.535

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261       2.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.004       3.116         ntclkbufg_1      
 CLMS_150_109/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[15]/opit_0/CLK

 CLMS_150_109/Q2                   tco                   0.180       3.296 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[15]/opit_0/Q
                                   net (fanout=1)        0.060       3.356         u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d [15]
 CLMA_150_108/A4                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.356         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.124       3.666         ntclkbufg_1      
 CLMA_150_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.535       3.131                          
 clock uncertainty                                       0.000       3.131                          

 Hold time                                              -0.029       3.102                          

 Data required time                                                  3.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.102                          
 Data arrival time                                                   3.356                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[7]/opit_0/CLK
Endpoint    : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_1/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[10]
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.673
  Launch Clock Delay      :  3.107
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261       2.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      0.995       3.107         ntclkbufg_1      
 CLMA_102_89/CLK                                                           r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[7]/opit_0/CLK

 CLMA_102_89/Q2                    tco                   0.183       3.290 r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[7]/opit_0/Q
                                   net (fanout=2)        0.271       3.561         u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1 [7]
 DRM_106_88/ADA0[10]                                                       r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_1/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[10]

 Data arrival time                                                   3.561         Logic Levels: 0  
                                                                                   Logic: 0.183ns(40.308%), Route: 0.271ns(59.692%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.131       3.673         ntclkbufg_1      
 DRM_106_88/CLKA[0]                                                        r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_1/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.494       3.179                          
 clock uncertainty                                       0.000       3.179                          

 Hold time                                               0.127       3.306                          

 Data required time                                                  3.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.306                          
 Data arrival time                                                   3.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0[5]/opit_0/CLK
Endpoint    : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1[5]/opit_0/D
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.650
  Launch Clock Delay      :  3.101
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261       2.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      0.989       3.101         ntclkbufg_1      
 CLMA_110_76/CLK                                                           r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0[5]/opit_0/CLK

 CLMA_110_76/Q1                    tco                   0.180       3.281 f       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0[5]/opit_0/Q
                                   net (fanout=1)        0.137       3.418         u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0 [5]
 CLMS_110_77/AD                                                            f       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1[5]/opit_0/D

 Data arrival time                                                   3.418         Logic Levels: 0  
                                                                                   Logic: 0.180ns(56.782%), Route: 0.137ns(43.218%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.108       3.650         ntclkbufg_1      
 CLMS_110_77/CLK                                                           r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1[5]/opit_0/CLK
 clock pessimism                                        -0.534       3.116                          
 clock uncertainty                                       0.000       3.116                          

 Hold time                                               0.040       3.156                          

 Data required time                                                  3.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.156                          
 Data arrival time                                                   3.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.286
  Launch Clock Delay      :  2.687
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.074       2.687         ntclkbufg_2      
 CLMA_162_48/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMA_162_48/Q1                    tco                   0.223       2.910 f       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.272       3.182         u_hdmi_top/u_video_driver/cnt_v [0]
 CLMA_158_41/Y2                    td                    0.379       3.561 f       u_hdmi_top/u_video_driver/N6_mux2/gateop_perm/Z
                                   net (fanout=1)        6.685      10.246         u_hdmi_top/u_video_driver/_N1788
 CLMA_158_41/Y0                    td                    0.264      10.510 f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.449      10.959         video_vs         
 CLMA_178_20/M2                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D

 Data arrival time                                                  10.959         Logic Levels: 2  
                                                                                   Logic: 0.866ns(10.469%), Route: 7.406ns(89.531%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.979      15.619         ntclkbufg_2      
 CLMA_178_20/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/CLK
 clock pessimism                                         0.370      15.989                          
 clock uncertainty                                      -0.150      15.839                          

 Setup time                                             -0.068      15.771                          

 Data required time                                                 15.771                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.771                          
 Data arrival time                                                  10.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.812                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.277
  Launch Clock Delay      :  2.719
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.106       2.719         ntclkbufg_2      
 CLMA_198_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_198_28/Q1                    tco                   0.224       2.943 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.286       3.229         u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m [1]
 CLMA_186_28/Y1                    td                    0.442       3.671 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.170       3.841         _N11             
 CLMA_182_28/Y1                    td                    0.360       4.201 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N95/gateop_perm/Z
                                   net (fanout=2)        0.152       4.353         u_hdmi_top/u_rgb2dvi_0/encoder_r/decision2
 CLMA_182_28/Y0                    td                    0.162       4.515 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N214_1/gateop_perm/Z
                                   net (fanout=10)       0.280       4.795         u_hdmi_top/u_rgb2dvi_0/encoder_r/N201
 CLMA_174_33/Y3                    td                    0.151       4.946 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.251       5.197         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb11 [1]
                                   td                    0.365       5.562 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.562         u_hdmi_top/u_rgb2dvi_0/encoder_r/_N4863
 CLMA_174_28/Y3                    td                    0.387       5.949 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.073       6.022         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb12 [3]
 CLMA_174_29/COUT                  td                    0.391       6.413 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.413         u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.co [4]
 CLMA_174_33/Y0                    td                    0.206       6.619 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.401       7.020         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb7 [4]
 CLMA_178_28/D4                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.020         Logic Levels: 7  
                                                                                   Logic: 2.688ns(62.497%), Route: 1.613ns(37.503%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.970      15.610         ntclkbufg_2      
 CLMA_178_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.980                          
 clock uncertainty                                      -0.150      15.830                          

 Setup time                                             -0.078      15.752                          

 Data required time                                                 15.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.752                          
 Data arrival time                                                   7.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.732                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.288
  Launch Clock Delay      :  2.706
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.093       2.706         ntclkbufg_2      
 CLMS_166_29/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMS_166_29/Q2                    tco                   0.223       2.929 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.369       3.298         u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m [1]
 CLMA_174_24/Y1                    td                    0.444       3.742 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.383       4.125         _N5              
 CLMS_162_25/Y1                    td                    0.162       4.287 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/gateop_perm/Z
                                   net (fanout=7)        0.078       4.365         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
 CLMS_162_25/Y2                    td                    0.150       4.515 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/gateop_perm/Z
                                   net (fanout=6)        0.357       4.872         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
 CLMA_162_24/Y2                    td                    0.162       5.034 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.159       5.193         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                   td                    0.365       5.558 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.558         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N4972
 CLMA_162_20/Y3                    td                    0.387       5.945 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.159       6.104         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [3]
 CLMA_158_21/COUT                  td                    0.391       6.495 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.495         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.co [4]
 CLMA_158_25/Y0                    td                    0.206       6.701 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.257       6.958         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [4]
 CLMA_162_24/B4                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.958         Logic Levels: 7  
                                                                                   Logic: 2.490ns(58.561%), Route: 1.762ns(41.439%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.981      15.621         ntclkbufg_2      
 CLMA_162_24/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.991                          
 clock uncertainty                                      -0.150      15.841                          

 Setup time                                             -0.079      15.762                          

 Data required time                                                 15.762                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.762                          
 Data arrival time                                                   6.958                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.804                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.716
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.983       2.290         ntclkbufg_2      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK

 CLMA_178_16/Q0                    tco                   0.182       2.472 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/Q
                                   net (fanout=1)        0.067       2.539         u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1
 CLMS_178_17/M0                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/D

 Data arrival time                                                   2.539         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.092%), Route: 0.067ns(26.908%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.103       2.716         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                        -0.410       2.306                          
 clock uncertainty                                       0.000       2.306                          

 Hold time                                              -0.011       2.295                          

 Data required time                                                  2.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.295                          
 Data arrival time                                                   2.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.691
  Launch Clock Delay      :  2.266
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.959       2.266         ntclkbufg_2      
 CLMA_158_48/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK

 CLMA_158_48/Q3                    tco                   0.178       2.444 f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.061       2.505         u_hdmi_top/u_video_driver/cnt_h [0]
 CLMA_158_48/D4                                                            f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.505         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.078       2.691         ntclkbufg_2      
 CLMA_158_48/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.266                          
 clock uncertainty                                       0.000       2.266                          

 Hold time                                              -0.028       2.238                          

 Data required time                                                  2.238                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.238                          
 Data arrival time                                                   2.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q[2]/opit_0_inv/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg[2]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.737
  Launch Clock Delay      :  2.303
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.996       2.303         ntclkbufg_2      
 CLMA_194_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q[2]/opit_0_inv/CLK

 CLMA_194_16/Q0                    tco                   0.182       2.485 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q[2]/opit_0_inv/Q
                                   net (fanout=7)        0.142       2.627         u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q [2]
 CLMA_198_12/M2                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg[2]/opit_0/D

 Data arrival time                                                   2.627         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.173%), Route: 0.142ns(43.827%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.124       2.737         ntclkbufg_2      
 CLMA_198_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg[2]/opit_0/CLK
 clock pessimism                                        -0.370       2.367                          
 clock uncertainty                                       0.000       2.367                          

 Hold time                                              -0.011       2.356                          

 Data required time                                                  2.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.356                          
 Data arrival time                                                   2.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.266
  Launch Clock Delay      :  4.972
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.082      54.972         ntclkbufg_0      
 CLMA_158_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_158_76/Q3                    tco                   0.220      55.192 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.480      55.672         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_158_73/M2                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  55.672         Logic Levels: 0  
                                                                                   Logic: 0.220ns(31.429%), Route: 0.480ns(68.571%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.959      55.598         ntclkbufg_2      
 CLMA_158_73/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.272      55.870                          
 clock uncertainty                                      -0.150      55.720                          

 Setup time                                             -0.068      55.652                          

 Data required time                                                 55.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.652                          
 Data arrival time                                                  55.672                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.266
  Launch Clock Delay      :  4.972
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.082      54.972         ntclkbufg_0      
 CLMA_158_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_158_76/Q0                    tco                   0.221      55.193 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.477      55.670         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMA_158_73/M1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  55.670         Logic Levels: 0  
                                                                                   Logic: 0.221ns(31.662%), Route: 0.477ns(68.338%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.959      55.598         ntclkbufg_2      
 CLMA_158_73/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.272      55.870                          
 clock uncertainty                                      -0.150      55.720                          

 Setup time                                             -0.068      55.652                          

 Data required time                                                 55.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.652                          
 Data arrival time                                                  55.670                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.018                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.271
  Launch Clock Delay      :  4.976
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.086      54.976         ntclkbufg_0      
 CLMA_158_80/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_158_80/Q1                    tco                   0.223      55.199 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.383      55.582         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMS_162_81/M3                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  55.582         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.799%), Route: 0.383ns(63.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.964      55.603         ntclkbufg_2      
 CLMS_162_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.272      55.875                          
 clock uncertainty                                      -0.150      55.725                          

 Setup time                                             -0.068      55.657                          

 Data required time                                                 55.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.657                          
 Data arrival time                                                  55.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.075                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.871  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.699
  Launch Clock Delay      :  4.298
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.963      44.298         ntclkbufg_0      
 CLMA_158_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_158_76/Q2                    tco                   0.183      44.481 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139      44.620         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMA_158_81/M1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  44.620         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.832%), Route: 0.139ns(43.168%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.086      42.698         ntclkbufg_2      
 CLMA_158_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.272      42.426                          
 clock uncertainty                                       0.150      42.576                          

 Hold time                                              -0.011      42.565                          

 Data required time                                                 42.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.565                          
 Data arrival time                                                  44.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.871  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.699
  Launch Clock Delay      :  4.298
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.963      44.298         ntclkbufg_0      
 CLMA_158_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_158_76/Q1                    tco                   0.184      44.482 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139      44.621         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [2]
 CLMA_158_81/M2                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                  44.621         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.966%), Route: 0.139ns(43.034%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.086      42.698         ntclkbufg_2      
 CLMA_158_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.272      42.426                          
 clock uncertainty                                       0.150      42.576                          

 Hold time                                              -0.011      42.565                          

 Data required time                                                 42.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.565                          
 Data arrival time                                                  44.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.871  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.708
  Launch Clock Delay      :  4.307
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.972      44.307         ntclkbufg_0      
 CLMA_158_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_158_84/Q1                    tco                   0.184      44.491 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.198      44.689         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMA_158_88/AD                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  44.689         Logic Levels: 0  
                                                                                   Logic: 0.184ns(48.168%), Route: 0.198ns(51.832%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.095      42.707         ntclkbufg_2      
 CLMA_158_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                        -0.272      42.435                          
 clock uncertainty                                       0.150      42.585                          

 Hold time                                               0.034      42.619                          

 Data required time                                                 42.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.619                          
 Data arrival time                                                  44.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.335
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.071       4.961         ntclkbufg_0      
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_182_73/Q1                    tco                   0.224       5.185 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=612)      0.541       5.726         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_89/RSCO                  td                    0.113       5.839 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.839         ntR493           
 CLMS_214_93/RSCO                  td                    0.113       5.952 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.952         ntR492           
 CLMS_214_97/RSCO                  td                    0.113       6.065 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[25]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.065         ntR491           
 CLMS_214_101/RSCO                 td                    0.113       6.178 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[51]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.178         ntR490           
 CLMS_214_105/RSCO                 td                    0.113       6.291 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r2/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.291         ntR489           
 CLMS_214_109/RSCO                 td                    0.113       6.404 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[68]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.404         ntR488           
 CLMS_214_113/RSCO                 td                    0.113       6.517 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.517         ntR487           
 CLMS_214_117/RSCO                 td                    0.113       6.630 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[118]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.630         ntR486           
 CLMS_214_121/RSCO                 td                    0.113       6.743 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_now[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.743         ntR485           
 CLMS_214_125/RSCO                 td                    0.113       6.856 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.856         ntR484           
 CLMS_214_129/RSCO                 td                    0.113       6.969 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[62]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.969         ntR483           
 CLMS_214_133/RSCO                 td                    0.113       7.082 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.082         ntR482           
 CLMS_214_137/RSCO                 td                    0.113       7.195 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.195         ntR481           
 CLMS_214_141/RSCO                 td                    0.113       7.308 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.308         ntR480           
 CLMS_214_145/RSCO                 td                    0.113       7.421 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.421         ntR479           
 CLMS_214_149/RSCO                 td                    0.113       7.534 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.534         ntR478           
 CLMS_214_153/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.534         Logic Levels: 16 
                                                                                   Logic: 2.032ns(78.974%), Route: 0.541ns(21.026%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.000      14.335         ntclkbufg_0      
 CLMS_214_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.890                          
 clock uncertainty                                      -0.150      14.740                          

 Recovery time                                           0.000      14.740                          

 Data required time                                                 14.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.740                          
 Data arrival time                                                   7.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.206                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.335
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.071       4.961         ntclkbufg_0      
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_182_73/Q1                    tco                   0.224       5.185 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=612)      0.541       5.726         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_89/RSCO                  td                    0.113       5.839 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.839         ntR493           
 CLMS_214_93/RSCO                  td                    0.113       5.952 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.952         ntR492           
 CLMS_214_97/RSCO                  td                    0.113       6.065 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[25]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.065         ntR491           
 CLMS_214_101/RSCO                 td                    0.113       6.178 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[51]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.178         ntR490           
 CLMS_214_105/RSCO                 td                    0.113       6.291 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r2/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.291         ntR489           
 CLMS_214_109/RSCO                 td                    0.113       6.404 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[68]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.404         ntR488           
 CLMS_214_113/RSCO                 td                    0.113       6.517 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.517         ntR487           
 CLMS_214_117/RSCO                 td                    0.113       6.630 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[118]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.630         ntR486           
 CLMS_214_121/RSCO                 td                    0.113       6.743 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_now[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.743         ntR485           
 CLMS_214_125/RSCO                 td                    0.113       6.856 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.856         ntR484           
 CLMS_214_129/RSCO                 td                    0.113       6.969 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[62]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.969         ntR483           
 CLMS_214_133/RSCO                 td                    0.113       7.082 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.082         ntR482           
 CLMS_214_137/RSCO                 td                    0.113       7.195 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.195         ntR481           
 CLMS_214_141/RSCO                 td                    0.113       7.308 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.308         ntR480           
 CLMS_214_145/RSCO                 td                    0.113       7.421 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.421         ntR479           
 CLMS_214_149/RSCO                 td                    0.113       7.534 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.534         ntR478           
 CLMS_214_153/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.534         Logic Levels: 16 
                                                                                   Logic: 2.032ns(78.974%), Route: 0.541ns(21.026%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.000      14.335         ntclkbufg_0      
 CLMS_214_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.890                          
 clock uncertainty                                      -0.150      14.740                          

 Recovery time                                           0.000      14.740                          

 Data required time                                                 14.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.740                          
 Data arrival time                                                   7.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.206                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.335
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.071       4.961         ntclkbufg_0      
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_182_73/Q1                    tco                   0.224       5.185 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=612)      0.541       5.726         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_89/RSCO                  td                    0.113       5.839 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.839         ntR493           
 CLMS_214_93/RSCO                  td                    0.113       5.952 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.952         ntR492           
 CLMS_214_97/RSCO                  td                    0.113       6.065 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[25]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.065         ntR491           
 CLMS_214_101/RSCO                 td                    0.113       6.178 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[51]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.178         ntR490           
 CLMS_214_105/RSCO                 td                    0.113       6.291 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r2/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.291         ntR489           
 CLMS_214_109/RSCO                 td                    0.113       6.404 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[68]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.404         ntR488           
 CLMS_214_113/RSCO                 td                    0.113       6.517 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.517         ntR487           
 CLMS_214_117/RSCO                 td                    0.113       6.630 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[118]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.630         ntR486           
 CLMS_214_121/RSCO                 td                    0.113       6.743 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_now[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.743         ntR485           
 CLMS_214_125/RSCO                 td                    0.113       6.856 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.856         ntR484           
 CLMS_214_129/RSCO                 td                    0.113       6.969 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[62]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.969         ntR483           
 CLMS_214_133/RSCO                 td                    0.113       7.082 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.082         ntR482           
 CLMS_214_137/RSCO                 td                    0.113       7.195 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.195         ntR481           
 CLMS_214_141/RSCO                 td                    0.113       7.308 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.308         ntR480           
 CLMS_214_145/RSCO                 td                    0.113       7.421 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.421         ntR479           
 CLMS_214_149/RSCO                 td                    0.113       7.534 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.534         ntR478           
 CLMS_214_153/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.534         Logic Levels: 16 
                                                                                   Logic: 2.032ns(78.974%), Route: 0.541ns(21.026%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.000      14.335         ntclkbufg_0      
 CLMS_214_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.890                          
 clock uncertainty                                      -0.150      14.740                          

 Recovery time                                           0.000      14.740                          

 Data required time                                                 14.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.740                          
 Data arrival time                                                   7.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.206                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.973
  Launch Clock Delay      :  4.287
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.952       4.287         ntclkbufg_0      
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_182_73/Q1                    tco                   0.184       4.471 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=612)      0.204       4.675         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_186_77/RSCO                  td                    0.092       4.767 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.767         ntR590           
 CLMA_186_81/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.767         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.500%), Route: 0.204ns(42.500%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.083       4.973         ntclkbufg_0      
 CLMA_186_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.619       4.354                          
 clock uncertainty                                       0.000       4.354                          

 Removal time                                            0.000       4.354                          

 Data required time                                                  4.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.354                          
 Data arrival time                                                   4.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.973
  Launch Clock Delay      :  4.287
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.952       4.287         ntclkbufg_0      
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_182_73/Q1                    tco                   0.184       4.471 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=612)      0.204       4.675         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_186_77/RSCO                  td                    0.092       4.767 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.767         ntR590           
 CLMA_186_81/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.767         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.500%), Route: 0.204ns(42.500%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.083       4.973         ntclkbufg_0      
 CLMA_186_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.619       4.354                          
 clock uncertainty                                       0.000       4.354                          

 Removal time                                            0.000       4.354                          

 Data required time                                                  4.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.354                          
 Data arrival time                                                   4.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.041
  Launch Clock Delay      :  4.371
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.036       4.371         ntclkbufg_0      
 CLMS_238_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_109/Q0                   tco                   0.182       4.553 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.275       4.828         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_100/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   4.828         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.825%), Route: 0.275ns(60.175%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.151       5.041         ntclkbufg_0      
 DQSL_242_100/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.619       4.422                          
 clock uncertainty                                       0.000       4.422                          

 Removal time                                           -0.007       4.415                          

 Data required time                                                  4.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.415                          
 Data arrival time                                                   4.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/r_cnt_pass/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.895  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.316
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.108       2.727         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_158_101/Q1                   tco                   0.223       2.950 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=25)       1.395       4.345         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_20/Y6CD                  td                    0.103       4.448 f       CLKROUTE_40/Z    
                                   net (fanout=498)      5.624      10.072         ntR1279          
 CLMS_162_97/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/r_cnt_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.072         Logic Levels: 1  
                                                                                   Logic: 0.326ns(4.438%), Route: 7.019ns(95.562%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.981      14.316         ntclkbufg_0      
 CLMS_162_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/r_cnt_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.622                          
 clock uncertainty                                      -0.150      14.472                          

 Recovery time                                          -0.476      13.996                          

 Data required time                                                 13.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.996                          
 Data arrival time                                                  10.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.924                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.895  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.316
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.108       2.727         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_158_101/Q1                   tco                   0.223       2.950 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=25)       1.395       4.345         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_20/Y6CD                  td                    0.103       4.448 f       CLKROUTE_40/Z    
                                   net (fanout=498)      5.624      10.072         ntR1279          
 CLMS_162_97/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.072         Logic Levels: 1  
                                                                                   Logic: 0.326ns(4.438%), Route: 7.019ns(95.562%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.981      14.316         ntclkbufg_0      
 CLMS_162_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.622                          
 clock uncertainty                                      -0.150      14.472                          

 Recovery time                                          -0.476      13.996                          

 Data required time                                                 13.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.996                          
 Data arrival time                                                  10.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.924                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.895  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.316
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.108       2.727         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_158_101/Q1                   tco                   0.223       2.950 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=25)       1.395       4.345         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_20/Y6CD                  td                    0.103       4.448 f       CLKROUTE_40/Z    
                                   net (fanout=498)      5.624      10.072         ntR1279          
 CLMS_162_97/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.072         Logic Levels: 1  
                                                                                   Logic: 0.326ns(4.438%), Route: 7.019ns(95.562%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.981      14.316         ntclkbufg_0      
 CLMS_162_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.622                          
 clock uncertainty                                      -0.150      14.472                          

 Recovery time                                          -0.476      13.996                          

 Data required time                                                 13.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.996                          
 Data arrival time                                                  10.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.924                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][0]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.993
  Launch Clock Delay      :  2.302
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.989       2.302         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_158_101/Q1                   tco                   0.184       2.486 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=25)       0.467       2.953         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_154_148/RSCO                 td                    0.092       3.045 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[42]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       3.045         ntR42            
 CLMA_154_152/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][0]/opit_0_inv/RS

 Data arrival time                                                   3.045         Logic Levels: 1  
                                                                                   Logic: 0.276ns(37.147%), Route: 0.467ns(62.853%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.103       4.993         ntclkbufg_0      
 CLMA_154_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][0]/opit_0_inv/CLK
 clock pessimism                                        -0.306       4.687                          
 clock uncertainty                                       0.150       4.837                          

 Removal time                                            0.000       4.837                          

 Data required time                                                  4.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.837                          
 Data arrival time                                                   3.045                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.792                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][2]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.993
  Launch Clock Delay      :  2.302
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.989       2.302         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_158_101/Q1                   tco                   0.184       2.486 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=25)       0.467       2.953         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_154_148/RSCO                 td                    0.092       3.045 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[42]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       3.045         ntR42            
 CLMA_154_152/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][2]/opit_0_inv/RS

 Data arrival time                                                   3.045         Logic Levels: 1  
                                                                                   Logic: 0.276ns(37.147%), Route: 0.467ns(62.853%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.103       4.993         ntclkbufg_0      
 CLMA_154_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][2]/opit_0_inv/CLK
 clock pessimism                                        -0.306       4.687                          
 clock uncertainty                                       0.150       4.837                          

 Removal time                                            0.000       4.837                          

 Data required time                                                  4.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.837                          
 Data arrival time                                                   3.045                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.792                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][3]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.993
  Launch Clock Delay      :  2.302
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.989       2.302         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_158_101/Q1                   tco                   0.184       2.486 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=25)       0.467       2.953         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_154_148/RSCO                 td                    0.092       3.045 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[42]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       3.045         ntR42            
 CLMA_154_152/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][3]/opit_0_inv/RS

 Data arrival time                                                   3.045         Logic Levels: 1  
                                                                                   Logic: 0.276ns(37.147%), Route: 0.467ns(62.853%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.103       4.993         ntclkbufg_0      
 CLMA_154_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][3]/opit_0_inv/CLK
 clock pessimism                                        -0.306       4.687                          
 clock uncertainty                                       0.150       4.837                          

 Removal time                                            0.000       4.837                          

 Data required time                                                  4.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.837                          
 Data arrival time                                                   3.045                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.792                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.255
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.108       2.727         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_158_101/Q1                   tco                   0.223       2.950 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=25)       1.395       4.345         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_20/Y6CD                  td                    0.103       4.448 f       CLKROUTE_40/Z    
                                   net (fanout=498)      4.386       8.834         ntR1279          
 CLMA_186_140/RSCO                 td                    0.105       8.939 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wvld_m/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.939         ntR163           
 CLMA_186_144/RSCO                 td                    0.105       9.044 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[3]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.044         ntR162           
 CLMA_186_148/RSCO                 td                    0.105       9.149 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.149         ntR161           
 CLMA_186_152/RSCO                 td                    0.105       9.254 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.254         ntR160           
 CLMA_186_156/RSCO                 td                    0.105       9.359 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[22]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.359         ntR159           
 CLMA_186_160/RSCO                 td                    0.105       9.464 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[32]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.464         ntR158           
 CLMA_186_164/RSCO                 td                    0.105       9.569 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.569         ntR157           
 CLMA_186_168/RSCO                 td                    0.105       9.674 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.674         ntR156           
 CLMA_186_172/RSCO                 td                    0.105       9.779 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.779         ntR155           
 CLMA_186_176/RSCO                 td                    0.105       9.884 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.884         ntR154           
 CLMA_186_180/RSCO                 td                    0.105       9.989 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.989         ntR153           
 CLMA_186_184/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.989         Logic Levels: 12 
                                                                                   Logic: 1.481ns(20.394%), Route: 5.781ns(79.606%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.942      22.255         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      22.561                          
 clock uncertainty                                      -0.150      22.411                          

 Recovery time                                           0.000      22.411                          

 Data required time                                                 22.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.411                          
 Data arrival time                                                   9.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.255
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.108       2.727         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_158_101/Q1                   tco                   0.223       2.950 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=25)       1.395       4.345         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_20/Y6CD                  td                    0.103       4.448 f       CLKROUTE_40/Z    
                                   net (fanout=498)      4.386       8.834         ntR1279          
 CLMA_186_140/RSCO                 td                    0.105       8.939 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wvld_m/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.939         ntR163           
 CLMA_186_144/RSCO                 td                    0.105       9.044 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[3]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.044         ntR162           
 CLMA_186_148/RSCO                 td                    0.105       9.149 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.149         ntR161           
 CLMA_186_152/RSCO                 td                    0.105       9.254 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.254         ntR160           
 CLMA_186_156/RSCO                 td                    0.105       9.359 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[22]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.359         ntR159           
 CLMA_186_160/RSCO                 td                    0.105       9.464 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[32]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.464         ntR158           
 CLMA_186_164/RSCO                 td                    0.105       9.569 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.569         ntR157           
 CLMA_186_168/RSCO                 td                    0.105       9.674 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.674         ntR156           
 CLMA_186_172/RSCO                 td                    0.105       9.779 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.779         ntR155           
 CLMA_186_176/RSCO                 td                    0.105       9.884 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.884         ntR154           
 CLMA_186_180/RSCO                 td                    0.105       9.989 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.989         ntR153           
 CLMA_186_184/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.989         Logic Levels: 12 
                                                                                   Logic: 1.481ns(20.394%), Route: 5.781ns(79.606%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.942      22.255         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      22.561                          
 clock uncertainty                                      -0.150      22.411                          

 Recovery time                                           0.000      22.411                          

 Data required time                                                 22.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.411                          
 Data arrival time                                                   9.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.260
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.108       2.727         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_158_101/Q1                   tco                   0.223       2.950 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=25)       1.395       4.345         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_20/Y6CD                  td                    0.103       4.448 f       CLKROUTE_40/Z    
                                   net (fanout=498)      4.386       8.834         ntR1279          
 CLMA_186_140/RSCO                 td                    0.105       8.939 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wvld_m/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.939         ntR163           
 CLMA_186_144/RSCO                 td                    0.105       9.044 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[3]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.044         ntR162           
 CLMA_186_148/RSCO                 td                    0.105       9.149 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.149         ntR161           
 CLMA_186_152/RSCO                 td                    0.105       9.254 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.254         ntR160           
 CLMA_186_156/RSCO                 td                    0.105       9.359 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[22]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.359         ntR159           
 CLMA_186_160/RSCO                 td                    0.105       9.464 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[32]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.464         ntR158           
 CLMA_186_164/RSCO                 td                    0.105       9.569 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.569         ntR157           
 CLMA_186_168/RSCO                 td                    0.105       9.674 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.674         ntR156           
 CLMA_186_172/RSCO                 td                    0.105       9.779 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.779         ntR155           
 CLMA_186_176/RSCO                 td                    0.105       9.884 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.884         ntR154           
 CLMA_186_180/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.884         Logic Levels: 11 
                                                                                   Logic: 1.376ns(19.226%), Route: 5.781ns(80.774%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.947      22.260         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      22.566                          
 clock uncertainty                                      -0.150      22.416                          

 Recovery time                                           0.000      22.416                          

 Data required time                                                 22.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.416                          
 Data arrival time                                                   9.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.532                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.689
  Launch Clock Delay      :  2.268
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.955       2.268         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_186_72/Q1                    tco                   0.184       2.452 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.297       2.749         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_186_60/RSCO                  td                    0.092       2.841 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       2.841         ntR178           
 CLMA_186_68/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   2.841         Logic Levels: 1  
                                                                                   Logic: 0.276ns(48.168%), Route: 0.297ns(51.832%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.070       2.689         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.410       2.279                          
 clock uncertainty                                       0.000       2.279                          

 Removal time                                            0.000       2.279                          

 Data required time                                                  2.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.279                          
 Data arrival time                                                   2.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.562                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.689
  Launch Clock Delay      :  2.268
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.955       2.268         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_186_72/Q1                    tco                   0.184       2.452 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.297       2.749         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_186_60/RSCO                  td                    0.092       2.841 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       2.841         ntR178           
 CLMA_186_68/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   2.841         Logic Levels: 1  
                                                                                   Logic: 0.276ns(48.168%), Route: 0.297ns(51.832%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.070       2.689         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.410       2.279                          
 clock uncertainty                                       0.000       2.279                          

 Removal time                                            0.000       2.279                          

 Data required time                                                  2.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.279                          
 Data arrival time                                                   2.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.562                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.689
  Launch Clock Delay      :  2.268
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.955       2.268         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_186_72/Q1                    tco                   0.184       2.452 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.297       2.749         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_186_60/RSCO                  td                    0.092       2.841 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       2.841         ntR178           
 CLMA_186_68/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   2.841         Logic Levels: 1  
                                                                                   Logic: 0.276ns(48.168%), Route: 0.297ns(51.832%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.070       2.689         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.410       2.279                          
 clock uncertainty                                       0.000       2.279                          

 Removal time                                            0.000       2.279                          

 Data required time                                                  2.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.279                          
 Data arrival time                                                   2.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.562                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.121
  Launch Clock Delay      :  3.666
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.124       3.666         ntclkbufg_1      
 CLMA_150_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_150_108/Q0                   tco                   0.221       3.887 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.251       4.138         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_150_112/Y0                   td                    0.150       4.288 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       1.387       5.675         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_4/RSTA[0]                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.675         Logic Levels: 1  
                                                                                   Logic: 0.371ns(18.467%), Route: 1.638ns(81.533%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261    1002.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1002.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.009    1003.121         ntclkbufg_1      
 DRM_210_4/CLKA[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.494    1003.615                          
 clock uncertainty                                      -0.050    1003.565                          

 Recovery time                                          -0.088    1003.477                          

 Data required time                                               1003.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.477                          
 Data arrival time                                                   5.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.802                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.095
  Launch Clock Delay      :  3.666
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.124       3.666         ntclkbufg_1      
 CLMA_150_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_150_108/Q0                   tco                   0.221       3.887 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.251       4.138         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_150_112/Y0                   td                    0.150       4.288 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       1.267       5.555         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_192/RSTA[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.555         Logic Levels: 1  
                                                                                   Logic: 0.371ns(19.640%), Route: 1.518ns(80.360%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261    1002.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1002.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      0.983    1003.095         ntclkbufg_1      
 DRM_210_192/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.430    1003.525                          
 clock uncertainty                                      -0.050    1003.475                          

 Recovery time                                          -0.088    1003.387                          

 Data required time                                               1003.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.387                          
 Data arrival time                                                   5.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.832                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.136  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.100
  Launch Clock Delay      :  3.666
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.124       3.666         ntclkbufg_1      
 CLMA_150_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_150_108/Q0                   tco                   0.221       3.887 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.251       4.138         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_150_112/Y0                   td                    0.150       4.288 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       1.141       5.429         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_148/RSTA[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.429         Logic Levels: 1  
                                                                                   Logic: 0.371ns(21.044%), Route: 1.392ns(78.956%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261    1002.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1002.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      0.988    1003.100         ntclkbufg_1      
 DRM_210_148/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.430    1003.530                          
 clock uncertainty                                      -0.050    1003.480                          

 Recovery time                                          -0.088    1003.392                          

 Data required time                                               1003.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.392                          
 Data arrival time                                                   5.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.963                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.651
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261       2.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.004       3.116         ntclkbufg_1      
 CLMA_150_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_150_108/Q0                   tco                   0.182       3.298 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.198       3.496         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_150_112/Y0                   td                    0.130       3.626 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       0.366       3.992         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_88/RSCO                  td                    0.085       4.077 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RSOUT
                                   net (fanout=5)        0.000       4.077         ntR17            
 CLMA_146_92/RSCI                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.077         Logic Levels: 2  
                                                                                   Logic: 0.397ns(41.311%), Route: 0.564ns(58.689%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.109       3.651         ntclkbufg_1      
 CLMA_146_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.494       3.157                          
 clock uncertainty                                       0.000       3.157                          

 Removal time                                            0.000       3.157                          

 Data required time                                                  3.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.157                          
 Data arrival time                                                   4.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.920                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.651
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261       2.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.004       3.116         ntclkbufg_1      
 CLMA_150_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_150_108/Q0                   tco                   0.182       3.298 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.198       3.496         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_150_112/Y0                   td                    0.130       3.626 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       0.366       3.992         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_88/RSCO                  td                    0.085       4.077 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RSOUT
                                   net (fanout=5)        0.000       4.077         ntR17            
 CLMA_146_92/RSCI                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.077         Logic Levels: 2  
                                                                                   Logic: 0.397ns(41.311%), Route: 0.564ns(58.689%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.109       3.651         ntclkbufg_1      
 CLMA_146_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.494       3.157                          
 clock uncertainty                                       0.000       3.157                          

 Removal time                                            0.000       3.157                          

 Data required time                                                  3.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.157                          
 Data arrival time                                                   4.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.920                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.651
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261       2.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.004       3.116         ntclkbufg_1      
 CLMA_150_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_150_108/Q0                   tco                   0.182       3.298 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.198       3.496         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_150_112/Y0                   td                    0.130       3.626 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       0.366       3.992         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_88/RSCO                  td                    0.085       4.077 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RSOUT
                                   net (fanout=5)        0.000       4.077         ntR17            
 CLMA_146_92/RSCI                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS

 Data arrival time                                                   4.077         Logic Levels: 2  
                                                                                   Logic: 0.397ns(41.311%), Route: 0.564ns(58.689%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=436)      1.109       3.651         ntclkbufg_1      
 CLMA_146_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                        -0.494       3.157                          
 clock uncertainty                                       0.000       3.157                          

 Removal time                                            0.000       3.157                          

 Data required time                                                  3.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.157                          
 Data arrival time                                                   4.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.920                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.473  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.290
  Launch Clock Delay      :  5.035
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.145      55.035         ntclkbufg_0      
 CLMA_130_133/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_130_133/Q0                   tco                   0.221      55.256 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.352      55.608         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_126_124/Y0                   td                    0.150      55.758 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=74)       1.390      57.148         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_178_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                  57.148         Logic Levels: 1  
                                                                                   Logic: 0.371ns(17.558%), Route: 1.742ns(82.442%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.983      55.622         ntclkbufg_2      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.272      55.894                          
 clock uncertainty                                      -0.150      55.744                          

 Recovery time                                          -0.476      55.268                          

 Data required time                                                 55.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.268                          
 Data arrival time                                                  57.148                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.880                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.473  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.290
  Launch Clock Delay      :  5.035
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.145      55.035         ntclkbufg_0      
 CLMA_130_133/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_130_133/Q0                   tco                   0.221      55.256 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.352      55.608         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_126_124/Y0                   td                    0.150      55.758 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=74)       1.390      57.148         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_178_17/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                  57.148         Logic Levels: 1  
                                                                                   Logic: 0.371ns(17.558%), Route: 1.742ns(82.442%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.983      55.622         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.272      55.894                          
 clock uncertainty                                      -0.150      55.744                          

 Recovery time                                          -0.476      55.268                          

 Data required time                                                 55.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.268                          
 Data arrival time                                                  57.148                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.880                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/video_en/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.523  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.240
  Launch Clock Delay      :  5.035
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.145      55.035         ntclkbufg_0      
 CLMA_130_133/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_130_133/Q0                   tco                   0.221      55.256 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.352      55.608         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_126_124/Y0                   td                    0.150      55.758 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=74)       1.020      56.778         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_174_60/RS                                                            f       u_hdmi_top/u_video_driver/video_en/opit_0/RS

 Data arrival time                                                  56.778         Logic Levels: 1  
                                                                                   Logic: 0.371ns(21.285%), Route: 1.372ns(78.715%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.933      55.572         ntclkbufg_2      
 CLMA_174_60/CLK                                                           r       u_hdmi_top/u_video_driver/video_en/opit_0/CLK
 clock pessimism                                         0.272      55.844                          
 clock uncertainty                                      -0.150      55.694                          

 Recovery time                                          -0.476      55.218                          

 Data required time                                                 55.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.218                          
 Data arrival time                                                  56.778                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.560                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.880  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.743
  Launch Clock Delay      :  4.351
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.016      44.351         ntclkbufg_0      
 CLMA_146_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_116/Q0                   tco                   0.179      44.530 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      44.588         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_146_116/Y3                   td                    0.271      44.859 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=79)       0.408      45.267         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_142_108/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  45.267         Logic Levels: 1  
                                                                                   Logic: 0.450ns(49.127%), Route: 0.466ns(50.873%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.130      42.742         ntclkbufg_2      
 DRM_142_108/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.272      42.470                          
 clock uncertainty                                       0.150      42.620                          

 Removal time                                           -0.063      42.557                          

 Data required time                                                 42.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.557                          
 Data arrival time                                                  45.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.710                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.871  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.752
  Launch Clock Delay      :  4.351
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.016      44.351         ntclkbufg_0      
 CLMA_146_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_116/Q0                   tco                   0.179      44.530 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      44.588         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_146_116/Y3                   td                    0.271      44.859 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=79)       0.437      45.296         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_142_128/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  45.296         Logic Levels: 1  
                                                                                   Logic: 0.450ns(47.619%), Route: 0.495ns(52.381%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.139      42.751         ntclkbufg_2      
 DRM_142_128/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.272      42.479                          
 clock uncertainty                                       0.150      42.629                          

 Removal time                                           -0.063      42.566                          

 Data required time                                                 42.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.566                          
 Data arrival time                                                  45.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.924  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.699
  Launch Clock Delay      :  4.351
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.016      44.351         ntclkbufg_0      
 CLMA_146_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_116/Q0                   tco                   0.179      44.530 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      44.588         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_146_116/Y3                   td                    0.271      44.859 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=79)       0.502      45.361         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_142_68/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  45.361         Logic Levels: 1  
                                                                                   Logic: 0.450ns(44.554%), Route: 0.560ns(55.446%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.086      42.698         ntclkbufg_2      
 DRM_142_68/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.272      42.426                          
 clock uncertainty                                       0.150      42.576                          

 Removal time                                           -0.063      42.513                          

 Data required time                                                 42.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.513                          
 Data arrival time                                                  45.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.848                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.318
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.103       2.716         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q0                    tco                   0.221       2.937 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.504       3.441         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_202_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.441         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.483%), Route: 0.504ns(69.517%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.011      15.651         ntclkbufg_2      
 CLMA_202_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      16.021                          
 clock uncertainty                                      -0.150      15.871                          

 Recovery time                                          -0.476      15.395                          

 Data required time                                                 15.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.395                          
 Data arrival time                                                   3.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.954                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.293
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.103       2.716         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q0                    tco                   0.221       2.937 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.476       3.413         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_162_21/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.221ns(31.707%), Route: 0.476ns(68.293%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.986      15.626         ntclkbufg_2      
 CLMS_162_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.996                          
 clock uncertainty                                      -0.150      15.846                          

 Recovery time                                          -0.476      15.370                          

 Data required time                                                 15.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.370                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.293
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.103       2.716         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q0                    tco                   0.221       2.937 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.476       3.413         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_162_21/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.221ns(31.707%), Route: 0.476ns(68.293%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.986      15.626         ntclkbufg_2      
 CLMS_162_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.996                          
 clock uncertainty                                      -0.150      15.846                          

 Recovery time                                          -0.476      15.370                          

 Data required time                                                 15.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.370                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.983       2.290         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q0                    tco                   0.182       2.472 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.204       2.676         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_182_12/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q/RS

 Data arrival time                                                   2.676         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.150%), Route: 0.204ns(52.850%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.111       2.724         ntclkbufg_2      
 CLMA_182_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q/CLK
 clock pessimism                                        -0.370       2.354                          
 clock uncertainty                                       0.000       2.354                          

 Removal time                                           -0.187       2.167                          

 Data required time                                                  2.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.167                          
 Data arrival time                                                   2.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.983       2.290         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q0                    tco                   0.182       2.472 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.204       2.676         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_182_12/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.676         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.150%), Route: 0.204ns(52.850%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.111       2.724         ntclkbufg_2      
 CLMA_182_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.354                          
 clock uncertainty                                       0.000       2.354                          

 Removal time                                           -0.187       2.167                          

 Data required time                                                  2.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.167                          
 Data arrival time                                                   2.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.983       2.290         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q0                    tco                   0.182       2.472 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.204       2.676         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_182_12/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.676         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.150%), Route: 0.204ns(52.850%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.111       2.724         ntclkbufg_2      
 CLMA_182_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.354                          
 clock uncertainty                                       0.000       2.354                          

 Removal time                                           -0.187       2.167                          

 Data required time                                                  2.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.167                          
 Data arrival time                                                   2.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.155       5.045         ntclkbufg_0      
 CLMA_230_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_230_132/Q2                   tco                   0.223       5.268 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      0.894       6.162         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMS_214_201/Y1                   td                    0.244       6.406 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        0.515       6.921         nt_mem_rst_n     
 IOL_243_206/DO                    td                    0.106       7.027 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.027         mem_rst_n_obuf/ntO
 IOBS_244_205/PAD                  td                    2.406       9.433 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.041       9.474         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                   9.474         Logic Levels: 3  
                                                                                   Logic: 2.979ns(67.261%), Route: 1.450ns(32.739%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.056       1.100 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.057       1.157 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.348         _N61             
 PLL_122_55/CLK_OUT1               td                    0.077       1.425 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.272       1.697         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.697 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.155       2.852         ntclkbufg_3      
 IOL_223_5/CLK_SYS                                                         f       u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK

 IOL_223_5/DO                      tco                   0.422       3.274 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       3.274         u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/ntO
 IOBS_220_0/PAD                    td                    2.358       5.632 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_0/O
                                   net (fanout=1)        0.062       5.694         nt_tmds_data_n[2]
 V15                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   5.694         Logic Levels: 1  
                                                                                   Logic: 2.780ns(97.818%), Route: 0.062ns(2.182%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/SYSCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.056       1.100 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.057       1.157 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.348         _N61             
 PLL_122_55/CLK_OUT1               td                    0.077       1.425 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.272       1.697         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.697 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.159       2.856         ntclkbufg_3      
 IOL_231_6/CLK_SYS                                                         f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/SYSCLK

 IOL_231_6/DO                      tco                   0.422       3.278 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       3.278         u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/ntO
 IOBD_229_0/PAD                    td                    2.358       5.636 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_0/O
                                   net (fanout=1)        0.056       5.692         tmds_clk_p       
 U16                                                                       f       tmds_clk_p (port)

 Data arrival time                                                   5.692         Logic Levels: 1  
                                                                                   Logic: 2.780ns(98.025%), Route: 0.056ns(1.975%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[1] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 f       mem_dq[1] (port) 
                                   net (fanout=1)        0.038       0.038         nt_mem_dq[1]     
 IOBS_244_88/DIN                   td                    0.371       0.409 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.409         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_243_89/RX_DATA_DD             td                    0.371       0.780 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.261       1.041         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [1]
 CLMS_238_85/Y2                    td                    0.130       1.171 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.201       1.372         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N44801
 CLMA_238_88/A3                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.372         Logic Levels: 3  
                                                                                   Logic: 0.872ns(63.557%), Route: 0.500ns(36.443%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[10] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P17                                                     0.000       0.000 f       mem_dq[10] (port)
                                   net (fanout=1)        0.066       0.066         nt_mem_dq[10]    
 IOBS_244_77/DIN                   td                    0.371       0.437 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.437         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntI
 IOL_243_78/RX_DATA_DD             td                    0.371       0.808 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.186       0.994         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [2]
 CLMS_238_77/Y2                    td                    0.184       1.178 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.225       1.403         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N44891
 CLMS_238_69/C3                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.403         Logic Levels: 3  
                                                                                   Logic: 0.926ns(66.001%), Route: 0.477ns(33.999%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[15] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U18                                                     0.000       0.000 f       mem_dq[15] (port)
                                   net (fanout=1)        0.072       0.072         nt_mem_dq[15]    
 IOBS_244_44/DIN                   td                    0.371       0.443 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.443         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_243_45/RX_DATA_DD             td                    0.371       0.814 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.261       1.075         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [7]
 CLMA_238_48/Y2                    td                    0.130       1.205 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.235       1.440         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N44892
 CLMS_238_69/C0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.440         Logic Levels: 3  
                                                                                   Logic: 0.872ns(60.556%), Route: 0.568ns(39.444%)
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_162_153/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_162_153/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_162_145/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_182_61/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_182_61/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_182_61/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.120       1.333           1.213           High Pulse Width  IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           Low Pulse Width   IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           Low Pulse Width   IOL_147_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{ov5640_hdmi_img_binarization|cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.090     500.000         0.910           High Pulse Width  APM_86_68/CLK           u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 499.090     500.000         0.910           Low Pulse Width   APM_86_68/CLK           u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 499.282     500.000         0.718           Low Pulse Width   DRM_210_192/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.948       6.666           0.718           High Pulse Width  DRM_142_128/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.948       6.666           0.718           High Pulse Width  DRM_210_108/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.948       6.666           0.718           High Pulse Width  DRM_142_108/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                  
+------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_hdmi_img_binarization/prj/place_route/ov5640_hdmi_img_binarization_pnr.adf       
| Output     | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_hdmi_img_binarization/prj/report_timing/ov5640_hdmi_img_binarization_rtp.adf     
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_hdmi_img_binarization/prj/report_timing/ov5640_hdmi_img_binarization.rtr         
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_hdmi_img_binarization/prj/report_timing/rtr.db                                   
+------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 934 MB
Total CPU time to report_timing completion : 0h:0m:10s
Process Total CPU time to report_timing completion : 0h:0m:12s
Total real time to report_timing completion : 0h:0m:12s
