// Seed: 987043831
module module_0 (
    input tri1 id_0
);
  assign id_2 = -1;
  id_3(
      .id_0(1'h0 === -1), .id_1(-1)
  );
  supply0 id_4 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    output tri1  id_2,
    output tri0  id_3
);
  assign id_3 = 1;
  always begin : LABEL_0
    #1 id_2 = 1;
    begin : LABEL_0
      id_3 = 1 * -1'b0;
    end
  end : SymbolIdentifier
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  bit id_3 = id_1 == 1, id_4;
  tri id_5;
  `define pp_6 0
  wire id_7;
  always if (id_2) if (id_2 == -1'b0) id_3 <= id_3;
  wire id_8;
  assign module_3.id_1 = 0;
  initial #1 if (id_3) id_5 = -1;
  tri id_9, id_10, id_11, id_12;
  assign id_9 = -1;
  id_13(
      -1 * id_11, id_9, 1, 1, id_1, 1'b0
  );
  localparam id_14 = 1;
  assign id_5 = id_12 - id_14;
endmodule
module module_3;
  localparam id_1 = id_1;
  if (id_1) tri1 id_2, id_3;
  else assign id_2 = 1;
  module_2 modCall_1 (
      id_3,
      id_2
  );
endmodule
