Timing Analyzer report for hello_world
Wed Mar 13 06:04:57 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Slow 1100mV 85C Model Metastability Summary
 14. Slow 1100mV 0C Model Fmax Summary
 15. Slow 1100mV 0C Model Setup Summary
 16. Slow 1100mV 0C Model Hold Summary
 17. Slow 1100mV 0C Model Recovery Summary
 18. Slow 1100mV 0C Model Removal Summary
 19. Slow 1100mV 0C Model Minimum Pulse Width Summary
 20. Slow 1100mV 0C Model Metastability Summary
 21. Fast 1100mV 85C Model Setup Summary
 22. Fast 1100mV 85C Model Hold Summary
 23. Fast 1100mV 85C Model Recovery Summary
 24. Fast 1100mV 85C Model Removal Summary
 25. Fast 1100mV 85C Model Minimum Pulse Width Summary
 26. Fast 1100mV 85C Model Metastability Summary
 27. Fast 1100mV 0C Model Setup Summary
 28. Fast 1100mV 0C Model Hold Summary
 29. Fast 1100mV 0C Model Recovery Summary
 30. Fast 1100mV 0C Model Removal Summary
 31. Fast 1100mV 0C Model Minimum Pulse Width Summary
 32. Fast 1100mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1100mv 0c Model)
 37. Signal Integrity Metrics (Slow 1100mv 85c Model)
 38. Signal Integrity Metrics (Fast 1100mv 0c Model)
 39. Signal Integrity Metrics (Fast 1100mv 85c Model)
 40. Setup Transfers
 41. Hold Transfers
 42. Recovery Transfers
 43. Removal Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths Summary
 47. Clock Status Summary
 48. Unconstrained Input Ports
 49. Unconstrained Output Ports
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; hello_world                                         ;
; Device Family         ; Cyclone V                                           ;
; Device Name           ; 5CSEMA5F31C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.30        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  43.7%      ;
;     Processor 3            ;  43.0%      ;
;     Processor 4            ;  42.9%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                              ; Status ; Read at                  ;
+----------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; hw_dev_tutorial.sdc                                                                                                        ; OK     ; Wed Mar 13 06:04:43 2024 ;
; c:/users/linmo/desktop/dsd/test/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc    ; OK     ; Wed Mar 13 06:04:43 2024 ;
; c:/users/linmo/desktop/dsd/test/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.sdc ; OK     ; Wed Mar 13 06:04:43 2024 ;
+----------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; sopc_clk            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK_50 }             ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 18.73 MHz ; 18.73 MHz       ; altera_reserved_tck ;      ;
; 56.55 MHz ; 56.55 MHz       ; sopc_clk            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1100mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 2.316  ; 0.000         ;
; altera_reserved_tck ; 23.300 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.136 ; 0.000         ;
; sopc_clk            ; 0.147 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 10.725 ; 0.000         ;
; altera_reserved_tck ; 48.765 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.691 ; 0.000         ;
; altera_reserved_tck ; 0.794 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; sopc_clk            ; 8.887  ; 0.000              ;
; altera_reserved_tck ; 48.852 ; 0.000              ;
+---------------------+--------+--------------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 18.946 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 18.83 MHz ; 18.83 MHz       ; altera_reserved_tck ;      ;
; 55.15 MHz ; 55.15 MHz       ; sopc_clk            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1100mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 1.866  ; 0.000         ;
; altera_reserved_tck ; 23.440 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.077 ; 0.000         ;
; altera_reserved_tck ; 0.117 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 11.024 ; 0.000         ;
; altera_reserved_tck ; 48.914 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.566 ; 0.000         ;
; altera_reserved_tck ; 0.730 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sopc_clk            ; 8.913  ; 0.000             ;
; altera_reserved_tck ; 48.833 ; 0.000             ;
+---------------------+--------+-------------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 18.932 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------+
; Fast 1100mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 9.757  ; 0.000         ;
; altera_reserved_tck ; 25.357 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.040 ; 0.000         ;
; sopc_clk            ; 0.110 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 14.570 ; 0.000         ;
; altera_reserved_tck ; 49.704 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.363 ; 0.000         ;
; sopc_clk            ; 0.421 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; sopc_clk            ; 8.500  ; 0.000              ;
; altera_reserved_tck ; 48.771 ; 0.000              ;
+---------------------+--------+--------------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 19.398 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------+
; Fast 1100mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 10.285 ; 0.000         ;
; altera_reserved_tck ; 25.535 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.024 ; 0.000         ;
; sopc_clk            ; 0.057 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 14.952 ; 0.000         ;
; altera_reserved_tck ; 49.822 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.314 ; 0.000         ;
; sopc_clk            ; 0.331 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sopc_clk            ; 8.453  ; 0.000             ;
; altera_reserved_tck ; 48.756 ; 0.000             ;
+---------------------+--------+-------------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 19.423 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 1.866  ; 0.024 ; 10.725   ; 0.314   ; 8.453               ;
;  altera_reserved_tck ; 23.300 ; 0.024 ; 48.765   ; 0.314   ; 48.756              ;
;  sopc_clk            ; 1.866  ; 0.057 ; 10.725   ; 0.331   ; 8.453               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sopc_clk            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; iCLK_50             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-07 V                   ; 3.11 V              ; -0.0675 V           ; 0.176 V                              ; 0.182 V                              ; 5.82e-10 s                  ; 2.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-07 V                  ; 3.11 V             ; -0.0675 V          ; 0.176 V                             ; 0.182 V                             ; 5.82e-10 s                 ; 2.68e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.39e-05 V                   ; 3.12 V              ; -0.0432 V           ; 0.292 V                              ; 0.097 V                              ; 6.42e-10 s                  ; 3.87e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.39e-05 V                  ; 3.12 V             ; -0.0432 V          ; 0.292 V                             ; 0.097 V                             ; 6.42e-10 s                 ; 3.87e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.35e-06 V                   ; 3.69 V              ; -0.125 V            ; 0.384 V                              ; 0.202 V                              ; 4.63e-10 s                  ; 2.66e-10 s                  ; No                         ; Yes                        ; 3.63 V                      ; 6.35e-06 V                  ; 3.69 V             ; -0.125 V           ; 0.384 V                             ; 0.202 V                             ; 4.63e-10 s                 ; 2.66e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000312 V                   ; 3.68 V              ; -0.0512 V           ; 0.226 V                              ; 0.205 V                              ; 5.93e-10 s                  ; 2.92e-10 s                  ; No                         ; Yes                        ; 3.63 V                      ; 0.000312 V                  ; 3.68 V             ; -0.0512 V          ; 0.226 V                             ; 0.205 V                             ; 5.93e-10 s                 ; 2.92e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1865         ; 2          ; 63       ; 3        ;
; sopc_clk            ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; sopc_clk            ; false path   ; false path ; 0        ; 0        ;
; sopc_clk            ; sopc_clk            ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1865         ; 2          ; 63       ; 3        ;
; sopc_clk            ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; sopc_clk            ; false path   ; false path ; 0        ; 0        ;
; sopc_clk            ; sopc_clk            ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 104      ; 0        ; 2        ; 0        ;
; sopc_clk            ; sopc_clk            ; 4397     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 104      ; 0        ; 2        ; 0        ;
; sopc_clk            ; sopc_clk            ; 4397     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 53    ; 53   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------+
; Clock Status Summary                                           ;
+---------------------+---------------------+------+-------------+
; Target              ; Clock               ; Type ; Status      ;
+---------------------+---------------------+------+-------------+
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained ;
; iCLK_50             ; sopc_clk            ; Base ; Constrained ;
+---------------------+---------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iCLK_50     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; DRAM_DQ[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CS_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_RAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_WE_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iCLK_50     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; DRAM_DQ[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CS_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_RAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_WE_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Mar 13 06:04:40 2024
Info: Command: quartus_sta hello_world -c hello_world
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 16 assignments for entity "pll1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll1 -sip pll1.sip -library lib_pll1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll1 -sip pll1.sip -library lib_pll1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll1 -sip pll1.sip -library lib_pll1 was ignored
Warning (20013): Ignored 317 assignments for entity "pll1_0002" -- entity does not exist in design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'hw_dev_tutorial.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'c:/users/linmo/desktop/dsd/test/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/linmo/desktop/dsd/test/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.sdc'
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info (332146): Worst-case setup slack is 2.316
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.316               0.000 sopc_clk 
    Info (332119):    23.300               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.136               0.000 altera_reserved_tck 
    Info (332119):     0.147               0.000 sopc_clk 
Info (332146): Worst-case recovery slack is 10.725
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.725               0.000 sopc_clk 
    Info (332119):    48.765               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.691
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.691               0.000 sopc_clk 
    Info (332119):     0.794               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 8.887
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.887               0.000 sopc_clk 
    Info (332119):    48.852               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 18.946 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.316
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.316 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|FX:fx_0|CORDIC:cordic|z[7][27]
    Info (332115): To Node      : first_nios2_system:inst|FX:fx_0|CORDIC:cordic|x[14][27]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.446      7.446  R        clock network delay
    Info (332115):      7.446      0.000     uTco  first_nios2_system:inst|FX:fx_0|CORDIC:cordic|z[7][27]
    Info (332115):      7.446      0.000 FF  CELL  inst|fx_0|cordic|z[7][27]|q
    Info (332115):      8.230      0.784 FF    IC  inst|fx_0|cordic|Add48~110|datad
    Info (332115):      8.841      0.611 FR  CELL  inst|fx_0|cordic|Add48~110|cout
    Info (332115):      8.841      0.000 RR    IC  inst|fx_0|cordic|Add48~106|cin
    Info (332115):      8.886      0.045 RR  CELL  inst|fx_0|cordic|Add48~106|cout
    Info (332115):      8.886      0.000 RR    IC  inst|fx_0|cordic|Add48~101|cin
    Info (332115):      8.886      0.000 RR  CELL  inst|fx_0|cordic|Add48~101|cout
    Info (332115):      8.886      0.000 RR    IC  inst|fx_0|cordic|Add48~97|cin
    Info (332115):      8.931      0.045 RR  CELL  inst|fx_0|cordic|Add48~97|cout
    Info (332115):      8.931      0.000 RR    IC  inst|fx_0|cordic|Add48~93|cin
    Info (332115):      8.931      0.000 RR  CELL  inst|fx_0|cordic|Add48~93|cout
    Info (332115):      8.931      0.000 RR    IC  inst|fx_0|cordic|Add48~89|cin
    Info (332115):      8.976      0.045 RR  CELL  inst|fx_0|cordic|Add48~89|cout
    Info (332115):      8.976      0.000 RR    IC  inst|fx_0|cordic|Add48~85|cin
    Info (332115):      8.976      0.000 RR  CELL  inst|fx_0|cordic|Add48~85|cout
    Info (332115):      8.976      0.000 RR    IC  inst|fx_0|cordic|Add48~81|cin
    Info (332115):      9.019      0.043 RR  CELL  inst|fx_0|cordic|Add48~81|cout
    Info (332115):      9.019      0.000 RR    IC  inst|fx_0|cordic|Add48~77|cin
    Info (332115):      9.019      0.000 RR  CELL  inst|fx_0|cordic|Add48~77|cout
    Info (332115):      9.019      0.000 RR    IC  inst|fx_0|cordic|Add48~73|cin
    Info (332115):      9.117      0.098 RR  CELL  inst|fx_0|cordic|Add48~73|cout
    Info (332115):      9.117      0.000 RR    IC  inst|fx_0|cordic|Add48~69|cin
    Info (332115):      9.117      0.000 RR  CELL  inst|fx_0|cordic|Add48~69|cout
    Info (332115):      9.117      0.000 RR    IC  inst|fx_0|cordic|Add48~65|cin
    Info (332115):      9.162      0.045 RR  CELL  inst|fx_0|cordic|Add48~65|cout
    Info (332115):      9.162      0.000 RR    IC  inst|fx_0|cordic|Add48~61|cin
    Info (332115):      9.162      0.000 RR  CELL  inst|fx_0|cordic|Add48~61|cout
    Info (332115):      9.162      0.000 RR    IC  inst|fx_0|cordic|Add48~57|cin
    Info (332115):      9.207      0.045 RR  CELL  inst|fx_0|cordic|Add48~57|cout
    Info (332115):      9.207      0.000 RR    IC  inst|fx_0|cordic|Add48~53|cin
    Info (332115):      9.207      0.000 RR  CELL  inst|fx_0|cordic|Add48~53|cout
    Info (332115):      9.207      0.000 RR    IC  inst|fx_0|cordic|Add48~49|cin
    Info (332115):      9.252      0.045 RR  CELL  inst|fx_0|cordic|Add48~49|cout
    Info (332115):      9.252      0.000 RR    IC  inst|fx_0|cordic|Add48~45|cin
    Info (332115):      9.252      0.000 RR  CELL  inst|fx_0|cordic|Add48~45|cout
    Info (332115):      9.252      0.000 RR    IC  inst|fx_0|cordic|Add48~41|cin
    Info (332115):      9.309      0.057 RR  CELL  inst|fx_0|cordic|Add48~41|cout
    Info (332115):      9.309      0.000 RR    IC  inst|fx_0|cordic|Add48~37|cin
    Info (332115):      9.309      0.000 RR  CELL  inst|fx_0|cordic|Add48~37|cout
    Info (332115):      9.309      0.000 RR    IC  inst|fx_0|cordic|Add48~33|cin
    Info (332115):      9.399      0.090 RR  CELL  inst|fx_0|cordic|Add48~33|cout
    Info (332115):      9.399      0.000 RR    IC  inst|fx_0|cordic|Add48~29|cin
    Info (332115):      9.399      0.000 RR  CELL  inst|fx_0|cordic|Add48~29|cout
    Info (332115):      9.399      0.000 RR    IC  inst|fx_0|cordic|Add48~25|cin
    Info (332115):      9.444      0.045 RR  CELL  inst|fx_0|cordic|Add48~25|cout
    Info (332115):      9.444      0.000 RR    IC  inst|fx_0|cordic|Add48~21|cin
    Info (332115):      9.444      0.000 RR  CELL  inst|fx_0|cordic|Add48~21|cout
    Info (332115):      9.444      0.000 RR    IC  inst|fx_0|cordic|Add48~17|cin
    Info (332115):      9.489      0.045 RR  CELL  inst|fx_0|cordic|Add48~17|cout
    Info (332115):      9.489      0.000 RR    IC  inst|fx_0|cordic|Add48~13|cin
    Info (332115):      9.489      0.000 RR  CELL  inst|fx_0|cordic|Add48~13|cout
    Info (332115):      9.489      0.000 RR    IC  inst|fx_0|cordic|Add48~9|cin
    Info (332115):      9.534      0.045 RR  CELL  inst|fx_0|cordic|Add48~9|cout
    Info (332115):      9.534      0.000 RR    IC  inst|fx_0|cordic|Add48~5|cin
    Info (332115):      9.534      0.000 RR  CELL  inst|fx_0|cordic|Add48~5|cout
    Info (332115):      9.534      0.000 RR    IC  inst|fx_0|cordic|Add48~1|cin
    Info (332115):      9.840      0.306 RF  CELL  inst|fx_0|cordic|Add48~1|sumout
    Info (332115):     10.584      0.744 FF    IC  inst|fx_0|cordic|Add54~105|dataa
    Info (332115):     11.463      0.879 FR  CELL  inst|fx_0|cordic|Add54~105|cout
    Info (332115):     11.463      0.000 RR    IC  inst|fx_0|cordic|Add54~101|cin
    Info (332115):     11.508      0.045 RR  CELL  inst|fx_0|cordic|Add54~101|cout
    Info (332115):     11.508      0.000 RR    IC  inst|fx_0|cordic|Add54~97|cin
    Info (332115):     11.508      0.000 RR  CELL  inst|fx_0|cordic|Add54~97|cout
    Info (332115):     11.508      0.000 RR    IC  inst|fx_0|cordic|Add54~93|cin
    Info (332115):     11.553      0.045 RR  CELL  inst|fx_0|cordic|Add54~93|cout
    Info (332115):     11.553      0.000 RR    IC  inst|fx_0|cordic|Add54~89|cin
    Info (332115):     11.553      0.000 RR  CELL  inst|fx_0|cordic|Add54~89|cout
    Info (332115):     11.553      0.000 RR    IC  inst|fx_0|cordic|Add54~85|cin
    Info (332115):     11.598      0.045 RR  CELL  inst|fx_0|cordic|Add54~85|cout
    Info (332115):     11.598      0.000 RR    IC  inst|fx_0|cordic|Add54~81|cin
    Info (332115):     11.598      0.000 RR  CELL  inst|fx_0|cordic|Add54~81|cout
    Info (332115):     11.598      0.000 RR    IC  inst|fx_0|cordic|Add54~77|cin
    Info (332115):     11.641      0.043 RR  CELL  inst|fx_0|cordic|Add54~77|cout
    Info (332115):     11.641      0.000 RR    IC  inst|fx_0|cordic|Add54~73|cin
    Info (332115):     11.641      0.000 RR  CELL  inst|fx_0|cordic|Add54~73|cout
    Info (332115):     11.641      0.000 RR    IC  inst|fx_0|cordic|Add54~69|cin
    Info (332115):     11.739      0.098 RR  CELL  inst|fx_0|cordic|Add54~69|cout
    Info (332115):     11.739      0.000 RR    IC  inst|fx_0|cordic|Add54~65|cin
    Info (332115):     11.739      0.000 RR  CELL  inst|fx_0|cordic|Add54~65|cout
    Info (332115):     11.739      0.000 RR    IC  inst|fx_0|cordic|Add54~61|cin
    Info (332115):     11.784      0.045 RR  CELL  inst|fx_0|cordic|Add54~61|cout
    Info (332115):     11.784      0.000 RR    IC  inst|fx_0|cordic|Add54~57|cin
    Info (332115):     11.784      0.000 RR  CELL  inst|fx_0|cordic|Add54~57|cout
    Info (332115):     11.784      0.000 RR    IC  inst|fx_0|cordic|Add54~53|cin
    Info (332115):     11.829      0.045 RR  CELL  inst|fx_0|cordic|Add54~53|cout
    Info (332115):     11.829      0.000 RR    IC  inst|fx_0|cordic|Add54~49|cin
    Info (332115):     11.829      0.000 RR  CELL  inst|fx_0|cordic|Add54~49|cout
    Info (332115):     11.829      0.000 RR    IC  inst|fx_0|cordic|Add54~45|cin
    Info (332115):     11.874      0.045 RR  CELL  inst|fx_0|cordic|Add54~45|cout
    Info (332115):     11.874      0.000 RR    IC  inst|fx_0|cordic|Add54~41|cin
    Info (332115):     11.874      0.000 RR  CELL  inst|fx_0|cordic|Add54~41|cout
    Info (332115):     11.874      0.000 RR    IC  inst|fx_0|cordic|Add54~37|cin
    Info (332115):     11.931      0.057 RR  CELL  inst|fx_0|cordic|Add54~37|cout
    Info (332115):     11.931      0.000 RR    IC  inst|fx_0|cordic|Add54~33|cin
    Info (332115):     11.931      0.000 RR  CELL  inst|fx_0|cordic|Add54~33|cout
    Info (332115):     11.931      0.000 RR    IC  inst|fx_0|cordic|Add54~29|cin
    Info (332115):     12.021      0.090 RR  CELL  inst|fx_0|cordic|Add54~29|cout
    Info (332115):     12.021      0.000 RR    IC  inst|fx_0|cordic|Add54~25|cin
    Info (332115):     12.021      0.000 RR  CELL  inst|fx_0|cordic|Add54~25|cout
    Info (332115):     12.021      0.000 RR    IC  inst|fx_0|cordic|Add54~21|cin
    Info (332115):     12.066      0.045 RR  CELL  inst|fx_0|cordic|Add54~21|cout
    Info (332115):     12.066      0.000 RR    IC  inst|fx_0|cordic|Add54~17|cin
    Info (332115):     12.066      0.000 RR  CELL  inst|fx_0|cordic|Add54~17|cout
    Info (332115):     12.066      0.000 RR    IC  inst|fx_0|cordic|Add54~13|cin
    Info (332115):     12.111      0.045 RR  CELL  inst|fx_0|cordic|Add54~13|cout
    Info (332115):     12.111      0.000 RR    IC  inst|fx_0|cordic|Add54~9|cin
    Info (332115):     12.111      0.000 RR  CELL  inst|fx_0|cordic|Add54~9|cout
    Info (332115):     12.111      0.000 RR    IC  inst|fx_0|cordic|Add54~5|cin
    Info (332115):     12.156      0.045 RR  CELL  inst|fx_0|cordic|Add54~5|cout
    Info (332115):     12.156      0.000 RR    IC  inst|fx_0|cordic|Add54~1|cin
    Info (332115):     12.309      0.153 RF  CELL  inst|fx_0|cordic|Add54~1|sumout
    Info (332115):     13.102      0.793 FF    IC  inst|fx_0|cordic|Add60~109|datad
    Info (332115):     13.713      0.611 FR  CELL  inst|fx_0|cordic|Add60~109|cout
    Info (332115):     13.713      0.000 RR    IC  inst|fx_0|cordic|Add60~105|cin
    Info (332115):     13.758      0.045 RR  CELL  inst|fx_0|cordic|Add60~105|cout
    Info (332115):     13.758      0.000 RR    IC  inst|fx_0|cordic|Add60~101|cin
    Info (332115):     13.758      0.000 RR  CELL  inst|fx_0|cordic|Add60~101|cout
    Info (332115):     13.758      0.000 RR    IC  inst|fx_0|cordic|Add60~97|cin
    Info (332115):     13.803      0.045 RR  CELL  inst|fx_0|cordic|Add60~97|cout
    Info (332115):     13.803      0.000 RR    IC  inst|fx_0|cordic|Add60~93|cin
    Info (332115):     13.803      0.000 RR  CELL  inst|fx_0|cordic|Add60~93|cout
    Info (332115):     13.803      0.000 RR    IC  inst|fx_0|cordic|Add60~89|cin
    Info (332115):     13.848      0.045 RR  CELL  inst|fx_0|cordic|Add60~89|cout
    Info (332115):     13.848      0.000 RR    IC  inst|fx_0|cordic|Add60~85|cin
    Info (332115):     13.848      0.000 RR  CELL  inst|fx_0|cordic|Add60~85|cout
    Info (332115):     13.848      0.000 RR    IC  inst|fx_0|cordic|Add60~81|cin
    Info (332115):     13.891      0.043 RR  CELL  inst|fx_0|cordic|Add60~81|cout
    Info (332115):     13.891      0.000 RR    IC  inst|fx_0|cordic|Add60~77|cin
    Info (332115):     13.891      0.000 RR  CELL  inst|fx_0|cordic|Add60~77|cout
    Info (332115):     13.891      0.000 RR    IC  inst|fx_0|cordic|Add60~73|cin
    Info (332115):     13.989      0.098 RR  CELL  inst|fx_0|cordic|Add60~73|cout
    Info (332115):     13.989      0.000 RR    IC  inst|fx_0|cordic|Add60~69|cin
    Info (332115):     13.989      0.000 RR  CELL  inst|fx_0|cordic|Add60~69|cout
    Info (332115):     13.989      0.000 RR    IC  inst|fx_0|cordic|Add60~65|cin
    Info (332115):     14.034      0.045 RR  CELL  inst|fx_0|cordic|Add60~65|cout
    Info (332115):     14.034      0.000 RR    IC  inst|fx_0|cordic|Add60~61|cin
    Info (332115):     14.034      0.000 RR  CELL  inst|fx_0|cordic|Add60~61|cout
    Info (332115):     14.034      0.000 RR    IC  inst|fx_0|cordic|Add60~57|cin
    Info (332115):     14.079      0.045 RR  CELL  inst|fx_0|cordic|Add60~57|cout
    Info (332115):     14.079      0.000 RR    IC  inst|fx_0|cordic|Add60~53|cin
    Info (332115):     14.079      0.000 RR  CELL  inst|fx_0|cordic|Add60~53|cout
    Info (332115):     14.079      0.000 RR    IC  inst|fx_0|cordic|Add60~49|cin
    Info (332115):     14.124      0.045 RR  CELL  inst|fx_0|cordic|Add60~49|cout
    Info (332115):     14.124      0.000 RR    IC  inst|fx_0|cordic|Add60~45|cin
    Info (332115):     14.124      0.000 RR  CELL  inst|fx_0|cordic|Add60~45|cout
    Info (332115):     14.124      0.000 RR    IC  inst|fx_0|cordic|Add60~41|cin
    Info (332115):     14.181      0.057 RR  CELL  inst|fx_0|cordic|Add60~41|cout
    Info (332115):     14.181      0.000 RR    IC  inst|fx_0|cordic|Add60~37|cin
    Info (332115):     14.181      0.000 RR  CELL  inst|fx_0|cordic|Add60~37|cout
    Info (332115):     14.181      0.000 RR    IC  inst|fx_0|cordic|Add60~33|cin
    Info (332115):     14.271      0.090 RR  CELL  inst|fx_0|cordic|Add60~33|cout
    Info (332115):     14.271      0.000 RR    IC  inst|fx_0|cordic|Add60~29|cin
    Info (332115):     14.271      0.000 RR  CELL  inst|fx_0|cordic|Add60~29|cout
    Info (332115):     14.271      0.000 RR    IC  inst|fx_0|cordic|Add60~25|cin
    Info (332115):     14.316      0.045 RR  CELL  inst|fx_0|cordic|Add60~25|cout
    Info (332115):     14.316      0.000 RR    IC  inst|fx_0|cordic|Add60~21|cin
    Info (332115):     14.316      0.000 RR  CELL  inst|fx_0|cordic|Add60~21|cout
    Info (332115):     14.316      0.000 RR    IC  inst|fx_0|cordic|Add60~17|cin
    Info (332115):     14.361      0.045 RR  CELL  inst|fx_0|cordic|Add60~17|cout
    Info (332115):     14.361      0.000 RR    IC  inst|fx_0|cordic|Add60~13|cin
    Info (332115):     14.361      0.000 RR  CELL  inst|fx_0|cordic|Add60~13|cout
    Info (332115):     14.361      0.000 RR    IC  inst|fx_0|cordic|Add60~9|cin
    Info (332115):     14.406      0.045 RR  CELL  inst|fx_0|cordic|Add60~9|cout
    Info (332115):     14.406      0.000 RR    IC  inst|fx_0|cordic|Add60~5|cin
    Info (332115):     14.406      0.000 RR  CELL  inst|fx_0|cordic|Add60~5|cout
    Info (332115):     14.406      0.000 RR    IC  inst|fx_0|cordic|Add60~1|cin
    Info (332115):     14.712      0.306 RF  CELL  inst|fx_0|cordic|Add60~1|sumout
    Info (332115):     15.619      0.907 FF    IC  inst|fx_0|cordic|Add66~65|datad
    Info (332115):     16.164      0.545 FF  CELL  inst|fx_0|cordic|Add66~65|cout
    Info (332115):     16.164      0.000 FF    IC  inst|fx_0|cordic|Add66~61|cin
    Info (332115):     16.206      0.042 FF  CELL  inst|fx_0|cordic|Add66~61|cout
    Info (332115):     16.206      0.000 FF    IC  inst|fx_0|cordic|Add66~57|cin
    Info (332115):     16.206      0.000 FF  CELL  inst|fx_0|cordic|Add66~57|cout
    Info (332115):     16.206      0.000 FF    IC  inst|fx_0|cordic|Add66~53|cin
    Info (332115):     16.248      0.042 FF  CELL  inst|fx_0|cordic|Add66~53|cout
    Info (332115):     16.248      0.000 FF    IC  inst|fx_0|cordic|Add66~49|cin
    Info (332115):     16.248      0.000 FF  CELL  inst|fx_0|cordic|Add66~49|cout
    Info (332115):     16.248      0.000 FF    IC  inst|fx_0|cordic|Add66~45|cin
    Info (332115):     16.290      0.042 FF  CELL  inst|fx_0|cordic|Add66~45|cout
    Info (332115):     16.290      0.000 FF    IC  inst|fx_0|cordic|Add66~41|cin
    Info (332115):     16.290      0.000 FF  CELL  inst|fx_0|cordic|Add66~41|cout
    Info (332115):     16.290      0.000 FF    IC  inst|fx_0|cordic|Add66~37|cin
    Info (332115):     16.342      0.052 FF  CELL  inst|fx_0|cordic|Add66~37|cout
    Info (332115):     16.342      0.000 FF    IC  inst|fx_0|cordic|Add66~33|cin
    Info (332115):     16.342      0.000 FF  CELL  inst|fx_0|cordic|Add66~33|cout
    Info (332115):     16.342      0.000 FF    IC  inst|fx_0|cordic|Add66~29|cin
    Info (332115):     16.445      0.103 FF  CELL  inst|fx_0|cordic|Add66~29|cout
    Info (332115):     16.445      0.000 FF    IC  inst|fx_0|cordic|Add66~25|cin
    Info (332115):     16.445      0.000 FF  CELL  inst|fx_0|cordic|Add66~25|cout
    Info (332115):     16.445      0.000 FF    IC  inst|fx_0|cordic|Add66~21|cin
    Info (332115):     16.487      0.042 FF  CELL  inst|fx_0|cordic|Add66~21|cout
    Info (332115):     16.487      0.000 FF    IC  inst|fx_0|cordic|Add66~17|cin
    Info (332115):     16.487      0.000 FF  CELL  inst|fx_0|cordic|Add66~17|cout
    Info (332115):     16.487      0.000 FF    IC  inst|fx_0|cordic|Add66~13|cin
    Info (332115):     16.529      0.042 FF  CELL  inst|fx_0|cordic|Add66~13|cout
    Info (332115):     16.529      0.000 FF    IC  inst|fx_0|cordic|Add66~9|cin
    Info (332115):     16.529      0.000 FF  CELL  inst|fx_0|cordic|Add66~9|cout
    Info (332115):     16.529      0.000 FF    IC  inst|fx_0|cordic|Add66~5|cin
    Info (332115):     16.571      0.042 FF  CELL  inst|fx_0|cordic|Add66~5|cout
    Info (332115):     16.571      0.000 FF    IC  inst|fx_0|cordic|Add66~1|cin
    Info (332115):     16.724      0.153 FF  CELL  inst|fx_0|cordic|Add66~1|sumout
    Info (332115):     18.165      1.441 FF    IC  inst|fx_0|cordic|Add70~57|dataa
    Info (332115):     19.044      0.879 FR  CELL  inst|fx_0|cordic|Add70~57|cout
    Info (332115):     19.044      0.000 RR    IC  inst|fx_0|cordic|Add70~61|cin
    Info (332115):     19.044      0.000 RR  CELL  inst|fx_0|cordic|Add70~61|cout
    Info (332115):     19.044      0.000 RR    IC  inst|fx_0|cordic|Add70~65|cin
    Info (332115):     19.089      0.045 RR  CELL  inst|fx_0|cordic|Add70~65|cout
    Info (332115):     19.089      0.000 RR    IC  inst|fx_0|cordic|Add70~69|cin
    Info (332115):     19.089      0.000 RR  CELL  inst|fx_0|cordic|Add70~69|cout
    Info (332115):     19.089      0.000 RR    IC  inst|fx_0|cordic|Add70~73|cin
    Info (332115):     19.134      0.045 RR  CELL  inst|fx_0|cordic|Add70~73|cout
    Info (332115):     19.134      0.000 RR    IC  inst|fx_0|cordic|Add70~77|cin
    Info (332115):     19.134      0.000 RR  CELL  inst|fx_0|cordic|Add70~77|cout
    Info (332115):     19.134      0.000 RR    IC  inst|fx_0|cordic|Add70~81|cin
    Info (332115):     19.179      0.045 RR  CELL  inst|fx_0|cordic|Add70~81|cout
    Info (332115):     19.179      0.000 RR    IC  inst|fx_0|cordic|Add70~85|cin
    Info (332115):     19.179      0.000 RR  CELL  inst|fx_0|cordic|Add70~85|cout
    Info (332115):     19.179      0.000 RR    IC  inst|fx_0|cordic|Add70~89|cin
    Info (332115):     19.236      0.057 RR  CELL  inst|fx_0|cordic|Add70~89|cout
    Info (332115):     19.236      0.000 RR    IC  inst|fx_0|cordic|Add70~93|cin
    Info (332115):     19.236      0.000 RR  CELL  inst|fx_0|cordic|Add70~93|cout
    Info (332115):     19.236      0.000 RR    IC  inst|fx_0|cordic|Add70~97|cin
    Info (332115):     19.326      0.090 RR  CELL  inst|fx_0|cordic|Add70~97|cout
    Info (332115):     19.326      0.000 RR    IC  inst|fx_0|cordic|Add70~101|cin
    Info (332115):     19.326      0.000 RR  CELL  inst|fx_0|cordic|Add70~101|cout
    Info (332115):     19.326      0.000 RR    IC  inst|fx_0|cordic|Add70~105|cin
    Info (332115):     19.371      0.045 RR  CELL  inst|fx_0|cordic|Add70~105|cout
    Info (332115):     19.371      0.000 RR    IC  inst|fx_0|cordic|Add70~109|cin
    Info (332115):     19.371      0.000 RR  CELL  inst|fx_0|cordic|Add70~109|cout
    Info (332115):     19.371      0.000 RR    IC  inst|fx_0|cordic|Add70~33|cin
    Info (332115):     19.416      0.045 RR  CELL  inst|fx_0|cordic|Add70~33|cout
    Info (332115):     19.416      0.000 RR    IC  inst|fx_0|cordic|Add70~29|cin
    Info (332115):     19.416      0.000 RR  CELL  inst|fx_0|cordic|Add70~29|cout
    Info (332115):     19.416      0.000 RR    IC  inst|fx_0|cordic|Add70~13|cin
    Info (332115):     19.461      0.045 RR  CELL  inst|fx_0|cordic|Add70~13|cout
    Info (332115):     19.461      0.000 RR    IC  inst|fx_0|cordic|Add70~5|cin
    Info (332115):     19.461      0.000 RR  CELL  inst|fx_0|cordic|Add70~5|cout
    Info (332115):     19.461      0.000 RR    IC  inst|fx_0|cordic|Add70~1|cin
    Info (332115):     19.767      0.306 RF  CELL  inst|fx_0|cordic|Add70~1|sumout
    Info (332115):     20.479      0.712 FF    IC  inst|fx_0|cordic|Add74~9|datab
    Info (332115):     21.295      0.816 FF  CELL  inst|fx_0|cordic|Add74~9|cout
    Info (332115):     21.295      0.000 FF    IC  inst|fx_0|cordic|Add74~25|cin
    Info (332115):     21.295      0.000 FF  CELL  inst|fx_0|cordic|Add74~25|cout
    Info (332115):     21.295      0.000 FF    IC  inst|fx_0|cordic|Add74~29|cin
    Info (332115):     21.605      0.310 FF  CELL  inst|fx_0|cordic|Add74~29|sumout
    Info (332115):     22.589      0.984 FF    IC  inst|fx_0|cordic|Add80~41|dataf
    Info (332115):     23.597      1.008 FR  CELL  inst|fx_0|cordic|Add80~41|cout
    Info (332115):     23.597      0.000 RR    IC  inst|fx_0|cordic|Add80~45|cin
    Info (332115):     23.597      0.000 RR  CELL  inst|fx_0|cordic|Add80~45|cout
    Info (332115):     23.597      0.000 RR    IC  inst|fx_0|cordic|Add80~49|cin
    Info (332115):     23.640      0.043 RR  CELL  inst|fx_0|cordic|Add80~49|cout
    Info (332115):     23.640      0.000 RR    IC  inst|fx_0|cordic|Add80~53|cin
    Info (332115):     23.640      0.000 RR  CELL  inst|fx_0|cordic|Add80~53|cout
    Info (332115):     23.640      0.000 RR    IC  inst|fx_0|cordic|Add80~57|cin
    Info (332115):     23.738      0.098 RR  CELL  inst|fx_0|cordic|Add80~57|cout
    Info (332115):     23.738      0.000 RR    IC  inst|fx_0|cordic|Add80~61|cin
    Info (332115):     23.738      0.000 RR  CELL  inst|fx_0|cordic|Add80~61|cout
    Info (332115):     23.738      0.000 RR    IC  inst|fx_0|cordic|Add80~65|cin
    Info (332115):     23.783      0.045 RR  CELL  inst|fx_0|cordic|Add80~65|cout
    Info (332115):     23.783      0.000 RR    IC  inst|fx_0|cordic|Add80~69|cin
    Info (332115):     23.783      0.000 RR  CELL  inst|fx_0|cordic|Add80~69|cout
    Info (332115):     23.783      0.000 RR    IC  inst|fx_0|cordic|Add80~73|cin
    Info (332115):     23.828      0.045 RR  CELL  inst|fx_0|cordic|Add80~73|cout
    Info (332115):     23.828      0.000 RR    IC  inst|fx_0|cordic|Add80~77|cin
    Info (332115):     23.828      0.000 RR  CELL  inst|fx_0|cordic|Add80~77|cout
    Info (332115):     23.828      0.000 RR    IC  inst|fx_0|cordic|Add80~81|cin
    Info (332115):     23.873      0.045 RR  CELL  inst|fx_0|cordic|Add80~81|cout
    Info (332115):     23.873      0.000 RR    IC  inst|fx_0|cordic|Add80~85|cin
    Info (332115):     23.873      0.000 RR  CELL  inst|fx_0|cordic|Add80~85|cout
    Info (332115):     23.873      0.000 RR    IC  inst|fx_0|cordic|Add80~89|cin
    Info (332115):     23.930      0.057 RR  CELL  inst|fx_0|cordic|Add80~89|cout
    Info (332115):     23.930      0.000 RR    IC  inst|fx_0|cordic|Add80~93|cin
    Info (332115):     23.930      0.000 RR  CELL  inst|fx_0|cordic|Add80~93|cout
    Info (332115):     23.930      0.000 RR    IC  inst|fx_0|cordic|Add80~97|cin
    Info (332115):     24.020      0.090 RR  CELL  inst|fx_0|cordic|Add80~97|cout
    Info (332115):     24.020      0.000 RR    IC  inst|fx_0|cordic|Add80~101|cin
    Info (332115):     24.020      0.000 RR  CELL  inst|fx_0|cordic|Add80~101|cout
    Info (332115):     24.020      0.000 RR    IC  inst|fx_0|cordic|Add80~105|cin
    Info (332115):     24.065      0.045 RR  CELL  inst|fx_0|cordic|Add80~105|cout
    Info (332115):     24.065      0.000 RR    IC  inst|fx_0|cordic|Add80~109|cin
    Info (332115):     24.065      0.000 RR  CELL  inst|fx_0|cordic|Add80~109|cout
    Info (332115):     24.065      0.000 RR    IC  inst|fx_0|cordic|Add80~33|cin
    Info (332115):     24.110      0.045 RR  CELL  inst|fx_0|cordic|Add80~33|cout
    Info (332115):     24.110      0.000 RR    IC  inst|fx_0|cordic|Add80~29|cin
    Info (332115):     24.110      0.000 RR  CELL  inst|fx_0|cordic|Add80~29|cout
    Info (332115):     24.110      0.000 RR    IC  inst|fx_0|cordic|Add80~25|cin
    Info (332115):     24.155      0.045 RR  CELL  inst|fx_0|cordic|Add80~25|cout
    Info (332115):     24.155      0.000 RR    IC  inst|fx_0|cordic|Add80~5|cin
    Info (332115):     24.155      0.000 RR  CELL  inst|fx_0|cordic|Add80~5|cout
    Info (332115):     24.155      0.000 RR    IC  inst|fx_0|cordic|Add80~1|cin
    Info (332115):     24.456      0.301 RF  CELL  inst|fx_0|cordic|Add80~1|sumout
    Info (332115):     24.456      0.000 FF    IC  inst|fx_0|cordic|x[14][27]|d
    Info (332115):     24.673      0.217 FF  CELL  first_nios2_system:inst|FX:fx_0|CORDIC:cordic|x[14][27]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.247      6.247  R        clock network delay
    Info (332115):     27.089      0.842           clock pessimism removed
    Info (332115):     26.989     -0.100           clock uncertainty
    Info (332115):     26.989      0.000     uTsu  first_nios2_system:inst|FX:fx_0|CORDIC:cordic|x[14][27]
    Info (332115): 
    Info (332115): Data Arrival Time  :    24.673
    Info (332115): Data Required Time :    26.989
    Info (332115): Slack              :     2.316 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 23.300 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     52.470      2.470  F        clock network delay
    Info (332115):     52.470      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     53.363      0.893 RR  CELL  altera_internal_jtag|tdo
    Info (332115):     53.363      0.000 RR    IC  altera_reserved_tdo~output|i
    Info (332115):     56.390      3.027 RR  CELL  altera_reserved_tdo~output|o
    Info (332115):     56.390      0.000 RR  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  R  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    56.390
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    23.300 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.136
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.136 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[26]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.183      2.183  R        clock network delay
    Info (332115):      2.183      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[26]
    Info (332115):      2.183      0.000 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[26]|q
    Info (332115):      2.403      0.220 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~23|dataf
    Info (332115):      2.447      0.044 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~23|combout
    Info (332115):      2.447      0.000 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]|d
    Info (332115):      2.504      0.057 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.527      2.527  R        clock network delay
    Info (332115):      2.368     -0.159           clock pessimism removed
    Info (332115):      2.368      0.000           clock uncertainty
    Info (332115):      2.368      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.504
    Info (332115): Data Required Time :     2.368
    Info (332115): Slack              :     0.136 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.147
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.147 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000~DUPLICATE
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[3]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.252      6.252  R        clock network delay
    Info (332115):      6.252      0.000     uTco  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000~DUPLICATE
    Info (332115):      6.252      0.000 RR  CELL  inst|sdram|m_state.001000000~DUPLICATE|q
    Info (332115):      7.475      1.223 RR    IC  inst|sdram|m_addr[3]|sload
    Info (332115):      8.012      0.537 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.707      8.707  R        clock network delay
    Info (332115):      7.865     -0.842           clock pessimism removed
    Info (332115):      7.865      0.000           clock uncertainty
    Info (332115):      7.865      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.012
    Info (332115): Data Required Time :     7.865
    Info (332115): Slack              :     0.147 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.725
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 10.725 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.527      7.527  R        clock network delay
    Info (332115):      7.527      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      7.527      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      8.752      1.225 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|dataf
    Info (332115):      8.826      0.074 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|combout
    Info (332115):     13.101      4.275 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0|inclk
    Info (332115):     13.400      0.299 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0|outclk
    Info (332115):     15.276      1.876 FF    IC  inst|fx_0|multd|fp_multiplier_altfp_mult_tmo_component|man_product2_mult|auto_generated|Mult0~mac|aclr[1]
    Info (332115):     16.508      1.232 FR  CELL  first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.491      6.491  R        clock network delay
    Info (332115):     27.333      0.842           clock pessimism removed
    Info (332115):     27.233     -0.100           clock uncertainty
    Info (332115):     27.233      0.000     uTsu  first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.508
    Info (332115): Data Required Time :    27.233
    Info (332115): Slack              :    10.725 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.765
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.765 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.153      2.153  R        clock network delay
    Info (332115):      2.153      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.153      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.828      0.675 RR    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      3.308      0.480 RF  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.340      2.340  F        clock network delay
    Info (332115):     52.383      0.043           clock pessimism removed
    Info (332115):     52.073     -0.310           clock uncertainty
    Info (332115):     52.073      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.308
    Info (332115): Data Required Time :    52.073
    Info (332115): Slack              :    48.765 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.691
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.691 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_data[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.272      6.272  R        clock network delay
    Info (332115):      6.272      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      6.272      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      7.827      1.555 RR    IC  inst|sdram|m_data[1]|clrn
    Info (332115):      8.269      0.442 RF  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_data[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.420      8.420  R        clock network delay
    Info (332115):      7.578     -0.842           clock pessimism removed
    Info (332115):      7.578      0.000           clock uncertainty
    Info (332115):      7.578      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_data[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.269
    Info (332115): Data Required Time :     7.578
    Info (332115): Slack              :     0.691 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.794
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.794 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.879      1.879  R        clock network delay
    Info (332115):      1.879      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.879      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.737      0.858 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]|clrn
    Info (332115):      3.168      0.431 RF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.417      2.417  R        clock network delay
    Info (332115):      2.374     -0.043           clock pessimism removed
    Info (332115):      2.374      0.000           clock uncertainty
    Info (332115):      2.374      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.168
    Info (332115): Data Required Time :     2.374
    Info (332115): Slack              :     0.794 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 1.866
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.866               0.000 sopc_clk 
    Info (332119):    23.440               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.077
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.077               0.000 sopc_clk 
    Info (332119):     0.117               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 11.024
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.024               0.000 sopc_clk 
    Info (332119):    48.914               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.566
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.566               0.000 sopc_clk 
    Info (332119):     0.730               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 8.913
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.913               0.000 sopc_clk 
    Info (332119):    48.833               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 18.932 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.866
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.866 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|FX:fx_0|CORDIC:cordic|z[7][27]
    Info (332115): To Node      : first_nios2_system:inst|FX:fx_0|CORDIC:cordic|x[14][27]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.400      7.400  R        clock network delay
    Info (332115):      7.400      0.000     uTco  first_nios2_system:inst|FX:fx_0|CORDIC:cordic|z[7][27]
    Info (332115):      7.400      0.000 FF  CELL  inst|fx_0|cordic|z[7][27]|q
    Info (332115):      8.138      0.738 FF    IC  inst|fx_0|cordic|Add48~93|datac
    Info (332115):      8.851      0.713 FF  CELL  inst|fx_0|cordic|Add48~93|cout
    Info (332115):      8.851      0.000 FF    IC  inst|fx_0|cordic|Add48~89|cin
    Info (332115):      8.897      0.046 FF  CELL  inst|fx_0|cordic|Add48~89|cout
    Info (332115):      8.897      0.000 FF    IC  inst|fx_0|cordic|Add48~85|cin
    Info (332115):      8.897      0.000 FF  CELL  inst|fx_0|cordic|Add48~85|cout
    Info (332115):      8.897      0.000 FF    IC  inst|fx_0|cordic|Add48~81|cin
    Info (332115):      8.941      0.044 FF  CELL  inst|fx_0|cordic|Add48~81|cout
    Info (332115):      8.941      0.000 FF    IC  inst|fx_0|cordic|Add48~77|cin
    Info (332115):      8.941      0.000 FF  CELL  inst|fx_0|cordic|Add48~77|cout
    Info (332115):      8.941      0.000 FF    IC  inst|fx_0|cordic|Add48~73|cin
    Info (332115):      9.046      0.105 FF  CELL  inst|fx_0|cordic|Add48~73|cout
    Info (332115):      9.046      0.000 FF    IC  inst|fx_0|cordic|Add48~69|cin
    Info (332115):      9.046      0.000 FF  CELL  inst|fx_0|cordic|Add48~69|cout
    Info (332115):      9.046      0.000 FF    IC  inst|fx_0|cordic|Add48~65|cin
    Info (332115):      9.092      0.046 FF  CELL  inst|fx_0|cordic|Add48~65|cout
    Info (332115):      9.092      0.000 FF    IC  inst|fx_0|cordic|Add48~61|cin
    Info (332115):      9.092      0.000 FF  CELL  inst|fx_0|cordic|Add48~61|cout
    Info (332115):      9.092      0.000 FF    IC  inst|fx_0|cordic|Add48~57|cin
    Info (332115):      9.138      0.046 FF  CELL  inst|fx_0|cordic|Add48~57|cout
    Info (332115):      9.138      0.000 FF    IC  inst|fx_0|cordic|Add48~53|cin
    Info (332115):      9.138      0.000 FF  CELL  inst|fx_0|cordic|Add48~53|cout
    Info (332115):      9.138      0.000 FF    IC  inst|fx_0|cordic|Add48~49|cin
    Info (332115):      9.184      0.046 FF  CELL  inst|fx_0|cordic|Add48~49|cout
    Info (332115):      9.184      0.000 FF    IC  inst|fx_0|cordic|Add48~45|cin
    Info (332115):      9.184      0.000 FF  CELL  inst|fx_0|cordic|Add48~45|cout
    Info (332115):      9.184      0.000 FF    IC  inst|fx_0|cordic|Add48~41|cin
    Info (332115):      9.242      0.058 FF  CELL  inst|fx_0|cordic|Add48~41|cout
    Info (332115):      9.242      0.000 FF    IC  inst|fx_0|cordic|Add48~37|cin
    Info (332115):      9.242      0.000 FF  CELL  inst|fx_0|cordic|Add48~37|cout
    Info (332115):      9.242      0.000 FF    IC  inst|fx_0|cordic|Add48~33|cin
    Info (332115):      9.353      0.111 FF  CELL  inst|fx_0|cordic|Add48~33|cout
    Info (332115):      9.353      0.000 FF    IC  inst|fx_0|cordic|Add48~29|cin
    Info (332115):      9.353      0.000 FF  CELL  inst|fx_0|cordic|Add48~29|cout
    Info (332115):      9.353      0.000 FF    IC  inst|fx_0|cordic|Add48~25|cin
    Info (332115):      9.399      0.046 FF  CELL  inst|fx_0|cordic|Add48~25|cout
    Info (332115):      9.399      0.000 FF    IC  inst|fx_0|cordic|Add48~21|cin
    Info (332115):      9.399      0.000 FF  CELL  inst|fx_0|cordic|Add48~21|cout
    Info (332115):      9.399      0.000 FF    IC  inst|fx_0|cordic|Add48~17|cin
    Info (332115):      9.445      0.046 FF  CELL  inst|fx_0|cordic|Add48~17|cout
    Info (332115):      9.445      0.000 FF    IC  inst|fx_0|cordic|Add48~13|cin
    Info (332115):      9.445      0.000 FF  CELL  inst|fx_0|cordic|Add48~13|cout
    Info (332115):      9.445      0.000 FF    IC  inst|fx_0|cordic|Add48~9|cin
    Info (332115):      9.491      0.046 FF  CELL  inst|fx_0|cordic|Add48~9|cout
    Info (332115):      9.491      0.000 FF    IC  inst|fx_0|cordic|Add48~5|cin
    Info (332115):      9.491      0.000 FF  CELL  inst|fx_0|cordic|Add48~5|cout
    Info (332115):      9.491      0.000 FF    IC  inst|fx_0|cordic|Add48~1|cin
    Info (332115):      9.838      0.347 FF  CELL  inst|fx_0|cordic|Add48~1|sumout
    Info (332115):     10.547      0.709 FF    IC  inst|fx_0|cordic|Add54~105|dataa
    Info (332115):     11.502      0.955 FR  CELL  inst|fx_0|cordic|Add54~105|cout
    Info (332115):     11.502      0.000 RR    IC  inst|fx_0|cordic|Add54~101|cin
    Info (332115):     11.549      0.047 RR  CELL  inst|fx_0|cordic|Add54~101|cout
    Info (332115):     11.549      0.000 RR    IC  inst|fx_0|cordic|Add54~97|cin
    Info (332115):     11.549      0.000 RR  CELL  inst|fx_0|cordic|Add54~97|cout
    Info (332115):     11.549      0.000 RR    IC  inst|fx_0|cordic|Add54~93|cin
    Info (332115):     11.596      0.047 RR  CELL  inst|fx_0|cordic|Add54~93|cout
    Info (332115):     11.596      0.000 RR    IC  inst|fx_0|cordic|Add54~89|cin
    Info (332115):     11.596      0.000 RR  CELL  inst|fx_0|cordic|Add54~89|cout
    Info (332115):     11.596      0.000 RR    IC  inst|fx_0|cordic|Add54~85|cin
    Info (332115):     11.643      0.047 RR  CELL  inst|fx_0|cordic|Add54~85|cout
    Info (332115):     11.643      0.000 RR    IC  inst|fx_0|cordic|Add54~81|cin
    Info (332115):     11.643      0.000 RR  CELL  inst|fx_0|cordic|Add54~81|cout
    Info (332115):     11.643      0.000 RR    IC  inst|fx_0|cordic|Add54~77|cin
    Info (332115):     11.688      0.045 RR  CELL  inst|fx_0|cordic|Add54~77|cout
    Info (332115):     11.688      0.000 RR    IC  inst|fx_0|cordic|Add54~73|cin
    Info (332115):     11.688      0.000 RR  CELL  inst|fx_0|cordic|Add54~73|cout
    Info (332115):     11.688      0.000 RR    IC  inst|fx_0|cordic|Add54~69|cin
    Info (332115):     11.789      0.101 RR  CELL  inst|fx_0|cordic|Add54~69|cout
    Info (332115):     11.789      0.000 RR    IC  inst|fx_0|cordic|Add54~65|cin
    Info (332115):     11.789      0.000 RR  CELL  inst|fx_0|cordic|Add54~65|cout
    Info (332115):     11.789      0.000 RR    IC  inst|fx_0|cordic|Add54~61|cin
    Info (332115):     11.836      0.047 RR  CELL  inst|fx_0|cordic|Add54~61|cout
    Info (332115):     11.836      0.000 RR    IC  inst|fx_0|cordic|Add54~57|cin
    Info (332115):     11.836      0.000 RR  CELL  inst|fx_0|cordic|Add54~57|cout
    Info (332115):     11.836      0.000 RR    IC  inst|fx_0|cordic|Add54~53|cin
    Info (332115):     11.883      0.047 RR  CELL  inst|fx_0|cordic|Add54~53|cout
    Info (332115):     11.883      0.000 RR    IC  inst|fx_0|cordic|Add54~49|cin
    Info (332115):     11.883      0.000 RR  CELL  inst|fx_0|cordic|Add54~49|cout
    Info (332115):     11.883      0.000 RR    IC  inst|fx_0|cordic|Add54~45|cin
    Info (332115):     11.930      0.047 RR  CELL  inst|fx_0|cordic|Add54~45|cout
    Info (332115):     11.930      0.000 RR    IC  inst|fx_0|cordic|Add54~41|cin
    Info (332115):     11.930      0.000 RR  CELL  inst|fx_0|cordic|Add54~41|cout
    Info (332115):     11.930      0.000 RR    IC  inst|fx_0|cordic|Add54~37|cin
    Info (332115):     11.990      0.060 RR  CELL  inst|fx_0|cordic|Add54~37|cout
    Info (332115):     11.990      0.000 RR    IC  inst|fx_0|cordic|Add54~33|cin
    Info (332115):     11.990      0.000 RR  CELL  inst|fx_0|cordic|Add54~33|cout
    Info (332115):     11.990      0.000 RR    IC  inst|fx_0|cordic|Add54~29|cin
    Info (332115):     12.083      0.093 RR  CELL  inst|fx_0|cordic|Add54~29|cout
    Info (332115):     12.083      0.000 RR    IC  inst|fx_0|cordic|Add54~25|cin
    Info (332115):     12.083      0.000 RR  CELL  inst|fx_0|cordic|Add54~25|cout
    Info (332115):     12.083      0.000 RR    IC  inst|fx_0|cordic|Add54~21|cin
    Info (332115):     12.130      0.047 RR  CELL  inst|fx_0|cordic|Add54~21|cout
    Info (332115):     12.130      0.000 RR    IC  inst|fx_0|cordic|Add54~17|cin
    Info (332115):     12.130      0.000 RR  CELL  inst|fx_0|cordic|Add54~17|cout
    Info (332115):     12.130      0.000 RR    IC  inst|fx_0|cordic|Add54~13|cin
    Info (332115):     12.177      0.047 RR  CELL  inst|fx_0|cordic|Add54~13|cout
    Info (332115):     12.177      0.000 RR    IC  inst|fx_0|cordic|Add54~9|cin
    Info (332115):     12.177      0.000 RR  CELL  inst|fx_0|cordic|Add54~9|cout
    Info (332115):     12.177      0.000 RR    IC  inst|fx_0|cordic|Add54~5|cin
    Info (332115):     12.224      0.047 RR  CELL  inst|fx_0|cordic|Add54~5|cout
    Info (332115):     12.224      0.000 RR    IC  inst|fx_0|cordic|Add54~1|cin
    Info (332115):     12.377      0.153 RF  CELL  inst|fx_0|cordic|Add54~1|sumout
    Info (332115):     13.691      1.314 FF    IC  inst|fx_0|cordic|Add58~114|datab
    Info (332115):     14.650      0.959 FR  CELL  inst|fx_0|cordic|Add58~114|cout
    Info (332115):     14.650      0.000 RR    IC  inst|fx_0|cordic|Add58~33|cin
    Info (332115):     14.650      0.000 RR  CELL  inst|fx_0|cordic|Add58~33|cout
    Info (332115):     14.650      0.000 RR    IC  inst|fx_0|cordic|Add58~37|cin
    Info (332115):     14.697      0.047 RR  CELL  inst|fx_0|cordic|Add58~37|cout
    Info (332115):     14.697      0.000 RR    IC  inst|fx_0|cordic|Add58~41|cin
    Info (332115):     14.697      0.000 RR  CELL  inst|fx_0|cordic|Add58~41|cout
    Info (332115):     14.697      0.000 RR    IC  inst|fx_0|cordic|Add58~17|cin
    Info (332115):     14.744      0.047 RR  CELL  inst|fx_0|cordic|Add58~17|cout
    Info (332115):     14.744      0.000 RR    IC  inst|fx_0|cordic|Add58~45|cin
    Info (332115):     14.744      0.000 RR  CELL  inst|fx_0|cordic|Add58~45|cout
    Info (332115):     14.744      0.000 RR    IC  inst|fx_0|cordic|Add58~49|cin
    Info (332115):     14.791      0.047 RR  CELL  inst|fx_0|cordic|Add58~49|cout
    Info (332115):     14.791      0.000 RR    IC  inst|fx_0|cordic|Add58~53|cin
    Info (332115):     14.791      0.000 RR  CELL  inst|fx_0|cordic|Add58~53|cout
    Info (332115):     14.791      0.000 RR    IC  inst|fx_0|cordic|Add58~57|cin
    Info (332115):     14.836      0.045 RR  CELL  inst|fx_0|cordic|Add58~57|cout
    Info (332115):     14.836      0.000 RR    IC  inst|fx_0|cordic|Add58~61|cin
    Info (332115):     14.836      0.000 RR  CELL  inst|fx_0|cordic|Add58~61|cout
    Info (332115):     14.836      0.000 RR    IC  inst|fx_0|cordic|Add58~65|cin
    Info (332115):     14.937      0.101 RR  CELL  inst|fx_0|cordic|Add58~65|cout
    Info (332115):     14.937      0.000 RR    IC  inst|fx_0|cordic|Add58~69|cin
    Info (332115):     14.937      0.000 RR  CELL  inst|fx_0|cordic|Add58~69|cout
    Info (332115):     14.937      0.000 RR    IC  inst|fx_0|cordic|Add58~73|cin
    Info (332115):     14.984      0.047 RR  CELL  inst|fx_0|cordic|Add58~73|cout
    Info (332115):     14.984      0.000 RR    IC  inst|fx_0|cordic|Add58~77|cin
    Info (332115):     14.984      0.000 RR  CELL  inst|fx_0|cordic|Add58~77|cout
    Info (332115):     14.984      0.000 RR    IC  inst|fx_0|cordic|Add58~81|cin
    Info (332115):     15.031      0.047 RR  CELL  inst|fx_0|cordic|Add58~81|cout
    Info (332115):     15.031      0.000 RR    IC  inst|fx_0|cordic|Add58~85|cin
    Info (332115):     15.031      0.000 RR  CELL  inst|fx_0|cordic|Add58~85|cout
    Info (332115):     15.031      0.000 RR    IC  inst|fx_0|cordic|Add58~89|cin
    Info (332115):     15.351      0.320 RF  CELL  inst|fx_0|cordic|Add58~89|sumout
    Info (332115):     16.090      0.739 FF    IC  inst|fx_0|cordic|Add62~89|datac
    Info (332115):     16.839      0.749 FF  CELL  inst|fx_0|cordic|Add62~89|cout
    Info (332115):     16.839      0.000 FF    IC  inst|fx_0|cordic|Add62~85|cin
    Info (332115):     16.839      0.000 FF  CELL  inst|fx_0|cordic|Add62~85|cout
    Info (332115):     16.839      0.000 FF    IC  inst|fx_0|cordic|Add62~81|cin
    Info (332115):     16.883      0.044 FF  CELL  inst|fx_0|cordic|Add62~81|cout
    Info (332115):     16.883      0.000 FF    IC  inst|fx_0|cordic|Add62~77|cin
    Info (332115):     16.883      0.000 FF  CELL  inst|fx_0|cordic|Add62~77|cout
    Info (332115):     16.883      0.000 FF    IC  inst|fx_0|cordic|Add62~73|cin
    Info (332115):     16.988      0.105 FF  CELL  inst|fx_0|cordic|Add62~73|cout
    Info (332115):     16.988      0.000 FF    IC  inst|fx_0|cordic|Add62~69|cin
    Info (332115):     16.988      0.000 FF  CELL  inst|fx_0|cordic|Add62~69|cout
    Info (332115):     16.988      0.000 FF    IC  inst|fx_0|cordic|Add62~29|cin
    Info (332115):     17.034      0.046 FF  CELL  inst|fx_0|cordic|Add62~29|cout
    Info (332115):     17.034      0.000 FF    IC  inst|fx_0|cordic|Add62~25|cin
    Info (332115):     17.034      0.000 FF  CELL  inst|fx_0|cordic|Add62~25|cout
    Info (332115):     17.034      0.000 FF    IC  inst|fx_0|cordic|Add62~21|cin
    Info (332115):     17.080      0.046 FF  CELL  inst|fx_0|cordic|Add62~21|cout
    Info (332115):     17.080      0.000 FF    IC  inst|fx_0|cordic|Add62~17|cin
    Info (332115):     17.080      0.000 FF  CELL  inst|fx_0|cordic|Add62~17|cout
    Info (332115):     17.080      0.000 FF    IC  inst|fx_0|cordic|Add62~13|cin
    Info (332115):     17.418      0.338 FF  CELL  inst|fx_0|cordic|Add62~13|sumout
    Info (332115):     18.267      0.849 FF    IC  inst|fx_0|cordic|Add70~37|datac
    Info (332115):     19.014      0.747 FR  CELL  inst|fx_0|cordic|Add70~37|cout
    Info (332115):     19.014      0.000 RR    IC  inst|fx_0|cordic|Add70~41|cin
    Info (332115):     19.061      0.047 RR  CELL  inst|fx_0|cordic|Add70~41|cout
    Info (332115):     19.061      0.000 RR    IC  inst|fx_0|cordic|Add70~45|cin
    Info (332115):     19.061      0.000 RR  CELL  inst|fx_0|cordic|Add70~45|cout
    Info (332115):     19.061      0.000 RR    IC  inst|fx_0|cordic|Add70~49|cin
    Info (332115):     19.106      0.045 RR  CELL  inst|fx_0|cordic|Add70~49|cout
    Info (332115):     19.106      0.000 RR    IC  inst|fx_0|cordic|Add70~53|cin
    Info (332115):     19.106      0.000 RR  CELL  inst|fx_0|cordic|Add70~53|cout
    Info (332115):     19.106      0.000 RR    IC  inst|fx_0|cordic|Add70~57|cin
    Info (332115):     19.207      0.101 RR  CELL  inst|fx_0|cordic|Add70~57|cout
    Info (332115):     19.207      0.000 RR    IC  inst|fx_0|cordic|Add70~61|cin
    Info (332115):     19.207      0.000 RR  CELL  inst|fx_0|cordic|Add70~61|cout
    Info (332115):     19.207      0.000 RR    IC  inst|fx_0|cordic|Add70~65|cin
    Info (332115):     19.254      0.047 RR  CELL  inst|fx_0|cordic|Add70~65|cout
    Info (332115):     19.254      0.000 RR    IC  inst|fx_0|cordic|Add70~69|cin
    Info (332115):     19.254      0.000 RR  CELL  inst|fx_0|cordic|Add70~69|cout
    Info (332115):     19.254      0.000 RR    IC  inst|fx_0|cordic|Add70~73|cin
    Info (332115):     19.301      0.047 RR  CELL  inst|fx_0|cordic|Add70~73|cout
    Info (332115):     19.301      0.000 RR    IC  inst|fx_0|cordic|Add70~77|cin
    Info (332115):     19.301      0.000 RR  CELL  inst|fx_0|cordic|Add70~77|cout
    Info (332115):     19.301      0.000 RR    IC  inst|fx_0|cordic|Add70~81|cin
    Info (332115):     19.348      0.047 RR  CELL  inst|fx_0|cordic|Add70~81|cout
    Info (332115):     19.348      0.000 RR    IC  inst|fx_0|cordic|Add70~85|cin
    Info (332115):     19.348      0.000 RR  CELL  inst|fx_0|cordic|Add70~85|cout
    Info (332115):     19.348      0.000 RR    IC  inst|fx_0|cordic|Add70~89|cin
    Info (332115):     19.408      0.060 RR  CELL  inst|fx_0|cordic|Add70~89|cout
    Info (332115):     19.408      0.000 RR    IC  inst|fx_0|cordic|Add70~93|cin
    Info (332115):     19.408      0.000 RR  CELL  inst|fx_0|cordic|Add70~93|cout
    Info (332115):     19.408      0.000 RR    IC  inst|fx_0|cordic|Add70~97|cin
    Info (332115):     19.501      0.093 RR  CELL  inst|fx_0|cordic|Add70~97|cout
    Info (332115):     19.501      0.000 RR    IC  inst|fx_0|cordic|Add70~101|cin
    Info (332115):     19.501      0.000 RR  CELL  inst|fx_0|cordic|Add70~101|cout
    Info (332115):     19.501      0.000 RR    IC  inst|fx_0|cordic|Add70~105|cin
    Info (332115):     19.548      0.047 RR  CELL  inst|fx_0|cordic|Add70~105|cout
    Info (332115):     19.548      0.000 RR    IC  inst|fx_0|cordic|Add70~109|cin
    Info (332115):     19.548      0.000 RR  CELL  inst|fx_0|cordic|Add70~109|cout
    Info (332115):     19.548      0.000 RR    IC  inst|fx_0|cordic|Add70~33|cin
    Info (332115):     19.595      0.047 RR  CELL  inst|fx_0|cordic|Add70~33|cout
    Info (332115):     19.595      0.000 RR    IC  inst|fx_0|cordic|Add70~29|cin
    Info (332115):     19.595      0.000 RR  CELL  inst|fx_0|cordic|Add70~29|cout
    Info (332115):     19.595      0.000 RR    IC  inst|fx_0|cordic|Add70~13|cin
    Info (332115):     19.642      0.047 RR  CELL  inst|fx_0|cordic|Add70~13|cout
    Info (332115):     19.642      0.000 RR    IC  inst|fx_0|cordic|Add70~5|cin
    Info (332115):     19.642      0.000 RR  CELL  inst|fx_0|cordic|Add70~5|cout
    Info (332115):     19.642      0.000 RR    IC  inst|fx_0|cordic|Add70~1|cin
    Info (332115):     19.982      0.340 RF  CELL  inst|fx_0|cordic|Add70~1|sumout
    Info (332115):     20.654      0.672 FF    IC  inst|fx_0|cordic|Add74~9|datab
    Info (332115):     21.544      0.890 FF  CELL  inst|fx_0|cordic|Add74~9|cout
    Info (332115):     21.544      0.000 FF    IC  inst|fx_0|cordic|Add74~25|cin
    Info (332115):     21.544      0.000 FF  CELL  inst|fx_0|cordic|Add74~25|cout
    Info (332115):     21.544      0.000 FF    IC  inst|fx_0|cordic|Add74~29|cin
    Info (332115):     21.889      0.345 FF  CELL  inst|fx_0|cordic|Add74~29|sumout
    Info (332115):     22.844      0.955 FF    IC  inst|fx_0|cordic|Add80~41|dataf
    Info (332115):     23.940      1.096 FR  CELL  inst|fx_0|cordic|Add80~41|cout
    Info (332115):     23.940      0.000 RR    IC  inst|fx_0|cordic|Add80~45|cin
    Info (332115):     23.940      0.000 RR  CELL  inst|fx_0|cordic|Add80~45|cout
    Info (332115):     23.940      0.000 RR    IC  inst|fx_0|cordic|Add80~49|cin
    Info (332115):     23.985      0.045 RR  CELL  inst|fx_0|cordic|Add80~49|cout
    Info (332115):     23.985      0.000 RR    IC  inst|fx_0|cordic|Add80~53|cin
    Info (332115):     23.985      0.000 RR  CELL  inst|fx_0|cordic|Add80~53|cout
    Info (332115):     23.985      0.000 RR    IC  inst|fx_0|cordic|Add80~57|cin
    Info (332115):     24.086      0.101 RR  CELL  inst|fx_0|cordic|Add80~57|cout
    Info (332115):     24.086      0.000 RR    IC  inst|fx_0|cordic|Add80~61|cin
    Info (332115):     24.086      0.000 RR  CELL  inst|fx_0|cordic|Add80~61|cout
    Info (332115):     24.086      0.000 RR    IC  inst|fx_0|cordic|Add80~65|cin
    Info (332115):     24.133      0.047 RR  CELL  inst|fx_0|cordic|Add80~65|cout
    Info (332115):     24.133      0.000 RR    IC  inst|fx_0|cordic|Add80~69|cin
    Info (332115):     24.133      0.000 RR  CELL  inst|fx_0|cordic|Add80~69|cout
    Info (332115):     24.133      0.000 RR    IC  inst|fx_0|cordic|Add80~73|cin
    Info (332115):     24.180      0.047 RR  CELL  inst|fx_0|cordic|Add80~73|cout
    Info (332115):     24.180      0.000 RR    IC  inst|fx_0|cordic|Add80~77|cin
    Info (332115):     24.180      0.000 RR  CELL  inst|fx_0|cordic|Add80~77|cout
    Info (332115):     24.180      0.000 RR    IC  inst|fx_0|cordic|Add80~81|cin
    Info (332115):     24.227      0.047 RR  CELL  inst|fx_0|cordic|Add80~81|cout
    Info (332115):     24.227      0.000 RR    IC  inst|fx_0|cordic|Add80~85|cin
    Info (332115):     24.227      0.000 RR  CELL  inst|fx_0|cordic|Add80~85|cout
    Info (332115):     24.227      0.000 RR    IC  inst|fx_0|cordic|Add80~89|cin
    Info (332115):     24.287      0.060 RR  CELL  inst|fx_0|cordic|Add80~89|cout
    Info (332115):     24.287      0.000 RR    IC  inst|fx_0|cordic|Add80~93|cin
    Info (332115):     24.287      0.000 RR  CELL  inst|fx_0|cordic|Add80~93|cout
    Info (332115):     24.287      0.000 RR    IC  inst|fx_0|cordic|Add80~97|cin
    Info (332115):     24.380      0.093 RR  CELL  inst|fx_0|cordic|Add80~97|cout
    Info (332115):     24.380      0.000 RR    IC  inst|fx_0|cordic|Add80~101|cin
    Info (332115):     24.380      0.000 RR  CELL  inst|fx_0|cordic|Add80~101|cout
    Info (332115):     24.380      0.000 RR    IC  inst|fx_0|cordic|Add80~105|cin
    Info (332115):     24.427      0.047 RR  CELL  inst|fx_0|cordic|Add80~105|cout
    Info (332115):     24.427      0.000 RR    IC  inst|fx_0|cordic|Add80~109|cin
    Info (332115):     24.427      0.000 RR  CELL  inst|fx_0|cordic|Add80~109|cout
    Info (332115):     24.427      0.000 RR    IC  inst|fx_0|cordic|Add80~33|cin
    Info (332115):     24.474      0.047 RR  CELL  inst|fx_0|cordic|Add80~33|cout
    Info (332115):     24.474      0.000 RR    IC  inst|fx_0|cordic|Add80~29|cin
    Info (332115):     24.474      0.000 RR  CELL  inst|fx_0|cordic|Add80~29|cout
    Info (332115):     24.474      0.000 RR    IC  inst|fx_0|cordic|Add80~25|cin
    Info (332115):     24.521      0.047 RR  CELL  inst|fx_0|cordic|Add80~25|cout
    Info (332115):     24.521      0.000 RR    IC  inst|fx_0|cordic|Add80~5|cin
    Info (332115):     24.521      0.000 RR  CELL  inst|fx_0|cordic|Add80~5|cout
    Info (332115):     24.521      0.000 RR    IC  inst|fx_0|cordic|Add80~1|cin
    Info (332115):     24.857      0.336 RF  CELL  inst|fx_0|cordic|Add80~1|sumout
    Info (332115):     24.857      0.000 FF    IC  inst|fx_0|cordic|x[14][27]|d
    Info (332115):     25.080      0.223 FF  CELL  first_nios2_system:inst|FX:fx_0|CORDIC:cordic|x[14][27]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.288      6.288  R        clock network delay
    Info (332115):     27.046      0.758           clock pessimism removed
    Info (332115):     26.946     -0.100           clock uncertainty
    Info (332115):     26.946      0.000     uTsu  first_nios2_system:inst|FX:fx_0|CORDIC:cordic|x[14][27]
    Info (332115): 
    Info (332115): Data Arrival Time  :    25.080
    Info (332115): Data Required Time :    26.946
    Info (332115): Slack              :     1.866 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 23.440 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     52.529      2.529  F        clock network delay
    Info (332115):     52.529      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     53.456      0.927 RR  CELL  altera_internal_jtag|tdo
    Info (332115):     53.456      0.000 RR    IC  altera_reserved_tdo~output|i
    Info (332115):     56.250      2.794 RR  CELL  altera_reserved_tdo~output|o
    Info (332115):     56.250      0.000 RR  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  R  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    56.250
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    23.440 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.077
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.077 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000~DUPLICATE
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[3]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.296      6.296  R        clock network delay
    Info (332115):      6.296      0.000     uTco  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000~DUPLICATE
    Info (332115):      6.296      0.000 RR  CELL  inst|sdram|m_state.001000000~DUPLICATE|q
    Info (332115):      7.460      1.164 RR    IC  inst|sdram|m_addr[3]|sload
    Info (332115):      8.013      0.553 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.694      8.694  R        clock network delay
    Info (332115):      7.936     -0.758           clock pessimism removed
    Info (332115):      7.936      0.000           clock uncertainty
    Info (332115):      7.936      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.013
    Info (332115): Data Required Time :     7.936
    Info (332115): Slack              :     0.077 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.117
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.117 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[26]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.110      2.110  R        clock network delay
    Info (332115):      2.110      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[26]
    Info (332115):      2.110      0.000 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[26]|q
    Info (332115):      2.307      0.197 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~23|dataf
    Info (332115):      2.353      0.046 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~23|combout
    Info (332115):      2.353      0.000 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]|d
    Info (332115):      2.411      0.058 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.438      2.438  R        clock network delay
    Info (332115):      2.294     -0.144           clock pessimism removed
    Info (332115):      2.294      0.000           clock uncertainty
    Info (332115):      2.294      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.411
    Info (332115): Data Required Time :     2.294
    Info (332115): Slack              :     0.117 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.024
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 11.024 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.493      7.493  R        clock network delay
    Info (332115):      7.493      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      7.493      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      8.645      1.152 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|dataf
    Info (332115):      8.724      0.079 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|combout
    Info (332115):     12.746      4.022 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0|inclk
    Info (332115):     13.056      0.310 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0|outclk
    Info (332115):     14.964      1.908 FF    IC  inst|fx_0|multd|fp_multiplier_altfp_mult_tmo_component|man_product2_mult|auto_generated|Mult0~mac|aclr[1]
    Info (332115):     16.247      1.283 FR  CELL  first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.613      6.613  R        clock network delay
    Info (332115):     27.371      0.758           clock pessimism removed
    Info (332115):     27.271     -0.100           clock uncertainty
    Info (332115):     27.271      0.000     uTsu  first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.247
    Info (332115): Data Required Time :    27.271
    Info (332115): Slack              :    11.024 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.914
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.914 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.084      2.084  R        clock network delay
    Info (332115):      2.084      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.084      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.690      0.606 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      3.157      0.467 FR  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.341      2.341  F        clock network delay
    Info (332115):     52.381      0.040           clock pessimism removed
    Info (332115):     52.071     -0.310           clock uncertainty
    Info (332115):     52.071      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.157
    Info (332115): Data Required Time :    52.071
    Info (332115): Slack              :    48.914 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.566
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.566 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_data[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.320      6.320  R        clock network delay
    Info (332115):      6.320      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      6.320      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      7.785      1.465 RR    IC  inst|sdram|m_data[1]|clrn
    Info (332115):      8.239      0.454 RF  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_data[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.431      8.431  R        clock network delay
    Info (332115):      7.673     -0.758           clock pessimism removed
    Info (332115):      7.673      0.000           clock uncertainty
    Info (332115):      7.673      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_data[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.239
    Info (332115): Data Required Time :     7.673
    Info (332115): Slack              :     0.566 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.730
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.730 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.819      1.819  R        clock network delay
    Info (332115):      1.819      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.819      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.773      0.954 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]|clrn
    Info (332115):      3.194      0.421 RF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.509      2.509  R        clock network delay
    Info (332115):      2.464     -0.045           clock pessimism removed
    Info (332115):      2.464      0.000           clock uncertainty
    Info (332115):      2.464      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.194
    Info (332115): Data Required Time :     2.464
    Info (332115): Slack              :     0.730 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 9.757
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.757               0.000 sopc_clk 
    Info (332119):    25.357               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.040
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.040               0.000 altera_reserved_tck 
    Info (332119):     0.110               0.000 sopc_clk 
Info (332146): Worst-case recovery slack is 14.570
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.570               0.000 sopc_clk 
    Info (332119):    49.704               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.363
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.363               0.000 altera_reserved_tck 
    Info (332119):     0.421               0.000 sopc_clk 
Info (332146): Worst-case minimum pulse width slack is 8.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.500               0.000 sopc_clk 
    Info (332119):    48.771               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 19.398 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.757
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 9.757 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|FX:fx_0|CORDIC:cordic|z[0][4]
    Info (332115): To Node      : first_nios2_system:inst|FX:fx_0|CORDIC:cordic|y[7][26]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.071      4.071  R        clock network delay
    Info (332115):      4.071      0.000     uTco  first_nios2_system:inst|FX:fx_0|CORDIC:cordic|z[0][4]
    Info (332115):      4.071      0.000 RR  CELL  inst|fx_0|cordic|z[0][4]|q
    Info (332115):      4.219      0.148 RR    IC  inst|fx_0|cordic|Add3~93|datac
    Info (332115):      4.541      0.322 RR  CELL  inst|fx_0|cordic|Add3~93|cout
    Info (332115):      4.541      0.000 RR    IC  inst|fx_0|cordic|Add3~89|cin
    Info (332115):      4.567      0.026 RR  CELL  inst|fx_0|cordic|Add3~89|cout
    Info (332115):      4.567      0.000 RR    IC  inst|fx_0|cordic|Add3~85|cin
    Info (332115):      4.567      0.000 RR  CELL  inst|fx_0|cordic|Add3~85|cout
    Info (332115):      4.567      0.000 RR    IC  inst|fx_0|cordic|Add3~81|cin
    Info (332115):      4.593      0.026 RR  CELL  inst|fx_0|cordic|Add3~81|cout
    Info (332115):      4.593      0.000 RR    IC  inst|fx_0|cordic|Add3~77|cin
    Info (332115):      4.593      0.000 RR  CELL  inst|fx_0|cordic|Add3~77|cout
    Info (332115):      4.593      0.000 RR    IC  inst|fx_0|cordic|Add3~73|cin
    Info (332115):      4.619      0.026 RR  CELL  inst|fx_0|cordic|Add3~73|cout
    Info (332115):      4.619      0.000 RR    IC  inst|fx_0|cordic|Add3~69|cin
    Info (332115):      4.619      0.000 RR  CELL  inst|fx_0|cordic|Add3~69|cout
    Info (332115):      4.619      0.000 RR    IC  inst|fx_0|cordic|Add3~65|cin
    Info (332115):      4.643      0.024 RR  CELL  inst|fx_0|cordic|Add3~65|cout
    Info (332115):      4.643      0.000 RR    IC  inst|fx_0|cordic|Add3~61|cin
    Info (332115):      4.643      0.000 RR  CELL  inst|fx_0|cordic|Add3~61|cout
    Info (332115):      4.643      0.000 RR    IC  inst|fx_0|cordic|Add3~57|cin
    Info (332115):      4.703      0.060 RR  CELL  inst|fx_0|cordic|Add3~57|cout
    Info (332115):      4.703      0.000 RR    IC  inst|fx_0|cordic|Add3~53|cin
    Info (332115):      4.703      0.000 RR  CELL  inst|fx_0|cordic|Add3~53|cout
    Info (332115):      4.703      0.000 RR    IC  inst|fx_0|cordic|Add3~49|cin
    Info (332115):      4.729      0.026 RR  CELL  inst|fx_0|cordic|Add3~49|cout
    Info (332115):      4.729      0.000 RR    IC  inst|fx_0|cordic|Add3~45|cin
    Info (332115):      4.729      0.000 RR  CELL  inst|fx_0|cordic|Add3~45|cout
    Info (332115):      4.729      0.000 RR    IC  inst|fx_0|cordic|Add3~41|cin
    Info (332115):      4.755      0.026 RR  CELL  inst|fx_0|cordic|Add3~41|cout
    Info (332115):      4.755      0.000 RR    IC  inst|fx_0|cordic|Add3~37|cin
    Info (332115):      4.755      0.000 RR  CELL  inst|fx_0|cordic|Add3~37|cout
    Info (332115):      4.755      0.000 RR    IC  inst|fx_0|cordic|Add3~33|cin
    Info (332115):      4.781      0.026 RR  CELL  inst|fx_0|cordic|Add3~33|cout
    Info (332115):      4.781      0.000 RR    IC  inst|fx_0|cordic|Add3~29|cin
    Info (332115):      4.781      0.000 RR  CELL  inst|fx_0|cordic|Add3~29|cout
    Info (332115):      4.781      0.000 RR    IC  inst|fx_0|cordic|Add3~25|cin
    Info (332115):      4.814      0.033 RR  CELL  inst|fx_0|cordic|Add3~25|cout
    Info (332115):      4.814      0.000 RR    IC  inst|fx_0|cordic|Add3~21|cin
    Info (332115):      4.814      0.000 RR  CELL  inst|fx_0|cordic|Add3~21|cout
    Info (332115):      4.814      0.000 RR    IC  inst|fx_0|cordic|Add3~17|cin
    Info (332115):      4.864      0.050 RR  CELL  inst|fx_0|cordic|Add3~17|cout
    Info (332115):      4.864      0.000 RR    IC  inst|fx_0|cordic|Add3~13|cin
    Info (332115):      4.864      0.000 RR  CELL  inst|fx_0|cordic|Add3~13|cout
    Info (332115):      4.864      0.000 RR    IC  inst|fx_0|cordic|Add3~9|cin
    Info (332115):      4.890      0.026 RR  CELL  inst|fx_0|cordic|Add3~9|cout
    Info (332115):      4.890      0.000 RR    IC  inst|fx_0|cordic|Add3~5|cin
    Info (332115):      4.890      0.000 RR  CELL  inst|fx_0|cordic|Add3~5|cout
    Info (332115):      4.890      0.000 RR    IC  inst|fx_0|cordic|Add3~1|cin
    Info (332115):      5.025      0.135 RF  CELL  inst|fx_0|cordic|Add3~1|sumout
    Info (332115):      5.647      0.622 FF    IC  inst|fx_0|cordic|Add12~109|datac
    Info (332115):      5.960      0.313 FR  CELL  inst|fx_0|cordic|Add12~109|cout
    Info (332115):      5.960      0.000 RR    IC  inst|fx_0|cordic|Add12~105|cin
    Info (332115):      5.960      0.000 RR  CELL  inst|fx_0|cordic|Add12~105|cout
    Info (332115):      5.960      0.000 RR    IC  inst|fx_0|cordic|Add12~101|cin
    Info (332115):      5.986      0.026 RR  CELL  inst|fx_0|cordic|Add12~101|cout
    Info (332115):      5.986      0.000 RR    IC  inst|fx_0|cordic|Add12~97|cin
    Info (332115):      5.986      0.000 RR  CELL  inst|fx_0|cordic|Add12~97|cout
    Info (332115):      5.986      0.000 RR    IC  inst|fx_0|cordic|Add12~93|cin
    Info (332115):      6.012      0.026 RR  CELL  inst|fx_0|cordic|Add12~93|cout
    Info (332115):      6.012      0.000 RR    IC  inst|fx_0|cordic|Add12~89|cin
    Info (332115):      6.012      0.000 RR  CELL  inst|fx_0|cordic|Add12~89|cout
    Info (332115):      6.012      0.000 RR    IC  inst|fx_0|cordic|Add12~85|cin
    Info (332115):      6.038      0.026 RR  CELL  inst|fx_0|cordic|Add12~85|cout
    Info (332115):      6.038      0.000 RR    IC  inst|fx_0|cordic|Add12~81|cin
    Info (332115):      6.038      0.000 RR  CELL  inst|fx_0|cordic|Add12~81|cout
    Info (332115):      6.038      0.000 RR    IC  inst|fx_0|cordic|Add12~77|cin
    Info (332115):      6.062      0.024 RR  CELL  inst|fx_0|cordic|Add12~77|cout
    Info (332115):      6.062      0.000 RR    IC  inst|fx_0|cordic|Add12~73|cin
    Info (332115):      6.062      0.000 RR  CELL  inst|fx_0|cordic|Add12~73|cout
    Info (332115):      6.062      0.000 RR    IC  inst|fx_0|cordic|Add12~69|cin
    Info (332115):      6.122      0.060 RR  CELL  inst|fx_0|cordic|Add12~69|cout
    Info (332115):      6.122      0.000 RR    IC  inst|fx_0|cordic|Add12~65|cin
    Info (332115):      6.122      0.000 RR  CELL  inst|fx_0|cordic|Add12~65|cout
    Info (332115):      6.122      0.000 RR    IC  inst|fx_0|cordic|Add12~61|cin
    Info (332115):      6.148      0.026 RR  CELL  inst|fx_0|cordic|Add12~61|cout
    Info (332115):      6.148      0.000 RR    IC  inst|fx_0|cordic|Add12~57|cin
    Info (332115):      6.148      0.000 RR  CELL  inst|fx_0|cordic|Add12~57|cout
    Info (332115):      6.148      0.000 RR    IC  inst|fx_0|cordic|Add12~53|cin
    Info (332115):      6.174      0.026 RR  CELL  inst|fx_0|cordic|Add12~53|cout
    Info (332115):      6.174      0.000 RR    IC  inst|fx_0|cordic|Add12~49|cin
    Info (332115):      6.174      0.000 RR  CELL  inst|fx_0|cordic|Add12~49|cout
    Info (332115):      6.174      0.000 RR    IC  inst|fx_0|cordic|Add12~45|cin
    Info (332115):      6.200      0.026 RR  CELL  inst|fx_0|cordic|Add12~45|cout
    Info (332115):      6.200      0.000 RR    IC  inst|fx_0|cordic|Add12~41|cin
    Info (332115):      6.200      0.000 RR  CELL  inst|fx_0|cordic|Add12~41|cout
    Info (332115):      6.200      0.000 RR    IC  inst|fx_0|cordic|Add12~37|cin
    Info (332115):      6.233      0.033 RR  CELL  inst|fx_0|cordic|Add12~37|cout
    Info (332115):      6.233      0.000 RR    IC  inst|fx_0|cordic|Add12~33|cin
    Info (332115):      6.233      0.000 RR  CELL  inst|fx_0|cordic|Add12~33|cout
    Info (332115):      6.233      0.000 RR    IC  inst|fx_0|cordic|Add12~29|cin
    Info (332115):      6.283      0.050 RR  CELL  inst|fx_0|cordic|Add12~29|cout
    Info (332115):      6.283      0.000 RR    IC  inst|fx_0|cordic|Add12~25|cin
    Info (332115):      6.283      0.000 RR  CELL  inst|fx_0|cordic|Add12~25|cout
    Info (332115):      6.283      0.000 RR    IC  inst|fx_0|cordic|Add12~21|cin
    Info (332115):      6.309      0.026 RR  CELL  inst|fx_0|cordic|Add12~21|cout
    Info (332115):      6.309      0.000 RR    IC  inst|fx_0|cordic|Add12~17|cin
    Info (332115):      6.309      0.000 RR  CELL  inst|fx_0|cordic|Add12~17|cout
    Info (332115):      6.309      0.000 RR    IC  inst|fx_0|cordic|Add12~13|cin
    Info (332115):      6.335      0.026 RR  CELL  inst|fx_0|cordic|Add12~13|cout
    Info (332115):      6.335      0.000 RR    IC  inst|fx_0|cordic|Add12~9|cin
    Info (332115):      6.335      0.000 RR  CELL  inst|fx_0|cordic|Add12~9|cout
    Info (332115):      6.335      0.000 RR    IC  inst|fx_0|cordic|Add12~5|cin
    Info (332115):      6.361      0.026 RR  CELL  inst|fx_0|cordic|Add12~5|cout
    Info (332115):      6.361      0.000 RR    IC  inst|fx_0|cordic|Add12~1|cin
    Info (332115):      6.504      0.143 RF  CELL  inst|fx_0|cordic|Add12~1|sumout
    Info (332115):      7.097      0.593 FF    IC  inst|fx_0|cordic|Add18~89|datac
    Info (332115):      7.405      0.308 FR  CELL  inst|fx_0|cordic|Add18~89|cout
    Info (332115):      7.405      0.000 RR    IC  inst|fx_0|cordic|Add18~85|cin
    Info (332115):      7.431      0.026 RR  CELL  inst|fx_0|cordic|Add18~85|cout
    Info (332115):      7.431      0.000 RR    IC  inst|fx_0|cordic|Add18~81|cin
    Info (332115):      7.431      0.000 RR  CELL  inst|fx_0|cordic|Add18~81|cout
    Info (332115):      7.431      0.000 RR    IC  inst|fx_0|cordic|Add18~77|cin
    Info (332115):      7.455      0.024 RR  CELL  inst|fx_0|cordic|Add18~77|cout
    Info (332115):      7.455      0.000 RR    IC  inst|fx_0|cordic|Add18~73|cin
    Info (332115):      7.455      0.000 RR  CELL  inst|fx_0|cordic|Add18~73|cout
    Info (332115):      7.455      0.000 RR    IC  inst|fx_0|cordic|Add18~69|cin
    Info (332115):      7.515      0.060 RR  CELL  inst|fx_0|cordic|Add18~69|cout
    Info (332115):      7.515      0.000 RR    IC  inst|fx_0|cordic|Add18~65|cin
    Info (332115):      7.515      0.000 RR  CELL  inst|fx_0|cordic|Add18~65|cout
    Info (332115):      7.515      0.000 RR    IC  inst|fx_0|cordic|Add18~61|cin
    Info (332115):      7.541      0.026 RR  CELL  inst|fx_0|cordic|Add18~61|cout
    Info (332115):      7.541      0.000 RR    IC  inst|fx_0|cordic|Add18~57|cin
    Info (332115):      7.541      0.000 RR  CELL  inst|fx_0|cordic|Add18~57|cout
    Info (332115):      7.541      0.000 RR    IC  inst|fx_0|cordic|Add18~53|cin
    Info (332115):      7.567      0.026 RR  CELL  inst|fx_0|cordic|Add18~53|cout
    Info (332115):      7.567      0.000 RR    IC  inst|fx_0|cordic|Add18~49|cin
    Info (332115):      7.567      0.000 RR  CELL  inst|fx_0|cordic|Add18~49|cout
    Info (332115):      7.567      0.000 RR    IC  inst|fx_0|cordic|Add18~45|cin
    Info (332115):      7.593      0.026 RR  CELL  inst|fx_0|cordic|Add18~45|cout
    Info (332115):      7.593      0.000 RR    IC  inst|fx_0|cordic|Add18~41|cin
    Info (332115):      7.593      0.000 RR  CELL  inst|fx_0|cordic|Add18~41|cout
    Info (332115):      7.593      0.000 RR    IC  inst|fx_0|cordic|Add18~37|cin
    Info (332115):      7.626      0.033 RR  CELL  inst|fx_0|cordic|Add18~37|cout
    Info (332115):      7.626      0.000 RR    IC  inst|fx_0|cordic|Add18~33|cin
    Info (332115):      7.626      0.000 RR  CELL  inst|fx_0|cordic|Add18~33|cout
    Info (332115):      7.626      0.000 RR    IC  inst|fx_0|cordic|Add18~29|cin
    Info (332115):      7.676      0.050 RR  CELL  inst|fx_0|cordic|Add18~29|cout
    Info (332115):      7.676      0.000 RR    IC  inst|fx_0|cordic|Add18~25|cin
    Info (332115):      7.676      0.000 RR  CELL  inst|fx_0|cordic|Add18~25|cout
    Info (332115):      7.676      0.000 RR    IC  inst|fx_0|cordic|Add18~21|cin
    Info (332115):      7.702      0.026 RR  CELL  inst|fx_0|cordic|Add18~21|cout
    Info (332115):      7.702      0.000 RR    IC  inst|fx_0|cordic|Add18~17|cin
    Info (332115):      7.702      0.000 RR  CELL  inst|fx_0|cordic|Add18~17|cout
    Info (332115):      7.702      0.000 RR    IC  inst|fx_0|cordic|Add18~13|cin
    Info (332115):      7.728      0.026 RR  CELL  inst|fx_0|cordic|Add18~13|cout
    Info (332115):      7.728      0.000 RR    IC  inst|fx_0|cordic|Add18~9|cin
    Info (332115):      7.728      0.000 RR  CELL  inst|fx_0|cordic|Add18~9|cout
    Info (332115):      7.728      0.000 RR    IC  inst|fx_0|cordic|Add18~5|cin
    Info (332115):      7.754      0.026 RR  CELL  inst|fx_0|cordic|Add18~5|cout
    Info (332115):      7.754      0.000 RR    IC  inst|fx_0|cordic|Add18~1|cin
    Info (332115):      7.897      0.143 RF  CELL  inst|fx_0|cordic|Add18~1|sumout
    Info (332115):      8.526      0.629 FF    IC  inst|fx_0|cordic|Add24~105|datad
    Info (332115):      8.811      0.285 FR  CELL  inst|fx_0|cordic|Add24~105|cout
    Info (332115):      8.811      0.000 RR    IC  inst|fx_0|cordic|Add24~101|cin
    Info (332115):      8.837      0.026 RR  CELL  inst|fx_0|cordic|Add24~101|cout
    Info (332115):      8.837      0.000 RR    IC  inst|fx_0|cordic|Add24~97|cin
    Info (332115):      8.837      0.000 RR  CELL  inst|fx_0|cordic|Add24~97|cout
    Info (332115):      8.837      0.000 RR    IC  inst|fx_0|cordic|Add24~93|cin
    Info (332115):      8.863      0.026 RR  CELL  inst|fx_0|cordic|Add24~93|cout
    Info (332115):      8.863      0.000 RR    IC  inst|fx_0|cordic|Add24~89|cin
    Info (332115):      8.863      0.000 RR  CELL  inst|fx_0|cordic|Add24~89|cout
    Info (332115):      8.863      0.000 RR    IC  inst|fx_0|cordic|Add24~85|cin
    Info (332115):      8.889      0.026 RR  CELL  inst|fx_0|cordic|Add24~85|cout
    Info (332115):      8.889      0.000 RR    IC  inst|fx_0|cordic|Add24~81|cin
    Info (332115):      8.889      0.000 RR  CELL  inst|fx_0|cordic|Add24~81|cout
    Info (332115):      8.889      0.000 RR    IC  inst|fx_0|cordic|Add24~77|cin
    Info (332115):      8.914      0.025 RR  CELL  inst|fx_0|cordic|Add24~77|cout
    Info (332115):      8.914      0.000 RR    IC  inst|fx_0|cordic|Add24~73|cin
    Info (332115):      8.914      0.000 RR  CELL  inst|fx_0|cordic|Add24~73|cout
    Info (332115):      8.914      0.000 RR    IC  inst|fx_0|cordic|Add24~69|cin
    Info (332115):      8.976      0.062 RR  CELL  inst|fx_0|cordic|Add24~69|cout
    Info (332115):      8.976      0.000 RR    IC  inst|fx_0|cordic|Add24~65|cin
    Info (332115):      8.976      0.000 RR  CELL  inst|fx_0|cordic|Add24~65|cout
    Info (332115):      8.976      0.000 RR    IC  inst|fx_0|cordic|Add24~61|cin
    Info (332115):      9.002      0.026 RR  CELL  inst|fx_0|cordic|Add24~61|cout
    Info (332115):      9.002      0.000 RR    IC  inst|fx_0|cordic|Add24~57|cin
    Info (332115):      9.002      0.000 RR  CELL  inst|fx_0|cordic|Add24~57|cout
    Info (332115):      9.002      0.000 RR    IC  inst|fx_0|cordic|Add24~53|cin
    Info (332115):      9.028      0.026 RR  CELL  inst|fx_0|cordic|Add24~53|cout
    Info (332115):      9.028      0.000 RR    IC  inst|fx_0|cordic|Add24~49|cin
    Info (332115):      9.028      0.000 RR  CELL  inst|fx_0|cordic|Add24~49|cout
    Info (332115):      9.028      0.000 RR    IC  inst|fx_0|cordic|Add24~45|cin
    Info (332115):      9.054      0.026 RR  CELL  inst|fx_0|cordic|Add24~45|cout
    Info (332115):      9.054      0.000 RR    IC  inst|fx_0|cordic|Add24~41|cin
    Info (332115):      9.054      0.000 RR  CELL  inst|fx_0|cordic|Add24~41|cout
    Info (332115):      9.054      0.000 RR    IC  inst|fx_0|cordic|Add24~37|cin
    Info (332115):      9.087      0.033 RR  CELL  inst|fx_0|cordic|Add24~37|cout
    Info (332115):      9.087      0.000 RR    IC  inst|fx_0|cordic|Add24~33|cin
    Info (332115):      9.087      0.000 RR  CELL  inst|fx_0|cordic|Add24~33|cout
    Info (332115):      9.087      0.000 RR    IC  inst|fx_0|cordic|Add24~29|cin
    Info (332115):      9.134      0.047 RR  CELL  inst|fx_0|cordic|Add24~29|cout
    Info (332115):      9.134      0.000 RR    IC  inst|fx_0|cordic|Add24~25|cin
    Info (332115):      9.134      0.000 RR  CELL  inst|fx_0|cordic|Add24~25|cout
    Info (332115):      9.134      0.000 RR    IC  inst|fx_0|cordic|Add24~21|cin
    Info (332115):      9.160      0.026 RR  CELL  inst|fx_0|cordic|Add24~21|cout
    Info (332115):      9.160      0.000 RR    IC  inst|fx_0|cordic|Add24~17|cin
    Info (332115):      9.160      0.000 RR  CELL  inst|fx_0|cordic|Add24~17|cout
    Info (332115):      9.160      0.000 RR    IC  inst|fx_0|cordic|Add24~13|cin
    Info (332115):      9.186      0.026 RR  CELL  inst|fx_0|cordic|Add24~13|cout
    Info (332115):      9.186      0.000 RR    IC  inst|fx_0|cordic|Add24~9|cin
    Info (332115):      9.186      0.000 RR  CELL  inst|fx_0|cordic|Add24~9|cout
    Info (332115):      9.186      0.000 RR    IC  inst|fx_0|cordic|Add24~5|cin
    Info (332115):      9.212      0.026 RR  CELL  inst|fx_0|cordic|Add24~5|cout
    Info (332115):      9.212      0.000 RR    IC  inst|fx_0|cordic|Add24~1|cin
    Info (332115):      9.355      0.143 RF  CELL  inst|fx_0|cordic|Add24~1|sumout
    Info (332115):      9.925      0.570 FF    IC  inst|fx_0|cordic|Add30~101|datad
    Info (332115):     10.174      0.249 FR  CELL  inst|fx_0|cordic|Add30~101|cout
    Info (332115):     10.174      0.000 RR    IC  inst|fx_0|cordic|Add30~97|cin
    Info (332115):     10.174      0.000 RR  CELL  inst|fx_0|cordic|Add30~97|cout
    Info (332115):     10.174      0.000 RR    IC  inst|fx_0|cordic|Add30~93|cin
    Info (332115):     10.200      0.026 RR  CELL  inst|fx_0|cordic|Add30~93|cout
    Info (332115):     10.200      0.000 RR    IC  inst|fx_0|cordic|Add30~89|cin
    Info (332115):     10.200      0.000 RR  CELL  inst|fx_0|cordic|Add30~89|cout
    Info (332115):     10.200      0.000 RR    IC  inst|fx_0|cordic|Add30~85|cin
    Info (332115):     10.226      0.026 RR  CELL  inst|fx_0|cordic|Add30~85|cout
    Info (332115):     10.226      0.000 RR    IC  inst|fx_0|cordic|Add30~81|cin
    Info (332115):     10.226      0.000 RR  CELL  inst|fx_0|cordic|Add30~81|cout
    Info (332115):     10.226      0.000 RR    IC  inst|fx_0|cordic|Add30~77|cin
    Info (332115):     10.250      0.024 RR  CELL  inst|fx_0|cordic|Add30~77|cout
    Info (332115):     10.250      0.000 RR    IC  inst|fx_0|cordic|Add30~73|cin
    Info (332115):     10.250      0.000 RR  CELL  inst|fx_0|cordic|Add30~73|cout
    Info (332115):     10.250      0.000 RR    IC  inst|fx_0|cordic|Add30~69|cin
    Info (332115):     10.310      0.060 RR  CELL  inst|fx_0|cordic|Add30~69|cout
    Info (332115):     10.310      0.000 RR    IC  inst|fx_0|cordic|Add30~65|cin
    Info (332115):     10.310      0.000 RR  CELL  inst|fx_0|cordic|Add30~65|cout
    Info (332115):     10.310      0.000 RR    IC  inst|fx_0|cordic|Add30~61|cin
    Info (332115):     10.336      0.026 RR  CELL  inst|fx_0|cordic|Add30~61|cout
    Info (332115):     10.336      0.000 RR    IC  inst|fx_0|cordic|Add30~57|cin
    Info (332115):     10.336      0.000 RR  CELL  inst|fx_0|cordic|Add30~57|cout
    Info (332115):     10.336      0.000 RR    IC  inst|fx_0|cordic|Add30~53|cin
    Info (332115):     10.362      0.026 RR  CELL  inst|fx_0|cordic|Add30~53|cout
    Info (332115):     10.362      0.000 RR    IC  inst|fx_0|cordic|Add30~49|cin
    Info (332115):     10.362      0.000 RR  CELL  inst|fx_0|cordic|Add30~49|cout
    Info (332115):     10.362      0.000 RR    IC  inst|fx_0|cordic|Add30~45|cin
    Info (332115):     10.388      0.026 RR  CELL  inst|fx_0|cordic|Add30~45|cout
    Info (332115):     10.388      0.000 RR    IC  inst|fx_0|cordic|Add30~41|cin
    Info (332115):     10.388      0.000 RR  CELL  inst|fx_0|cordic|Add30~41|cout
    Info (332115):     10.388      0.000 RR    IC  inst|fx_0|cordic|Add30~37|cin
    Info (332115):     10.421      0.033 RR  CELL  inst|fx_0|cordic|Add30~37|cout
    Info (332115):     10.421      0.000 RR    IC  inst|fx_0|cordic|Add30~33|cin
    Info (332115):     10.421      0.000 RR  CELL  inst|fx_0|cordic|Add30~33|cout
    Info (332115):     10.421      0.000 RR    IC  inst|fx_0|cordic|Add30~29|cin
    Info (332115):     10.471      0.050 RR  CELL  inst|fx_0|cordic|Add30~29|cout
    Info (332115):     10.471      0.000 RR    IC  inst|fx_0|cordic|Add30~25|cin
    Info (332115):     10.471      0.000 RR  CELL  inst|fx_0|cordic|Add30~25|cout
    Info (332115):     10.471      0.000 RR    IC  inst|fx_0|cordic|Add30~21|cin
    Info (332115):     10.497      0.026 RR  CELL  inst|fx_0|cordic|Add30~21|cout
    Info (332115):     10.497      0.000 RR    IC  inst|fx_0|cordic|Add30~17|cin
    Info (332115):     10.497      0.000 RR  CELL  inst|fx_0|cordic|Add30~17|cout
    Info (332115):     10.497      0.000 RR    IC  inst|fx_0|cordic|Add30~13|cin
    Info (332115):     10.523      0.026 RR  CELL  inst|fx_0|cordic|Add30~13|cout
    Info (332115):     10.523      0.000 RR    IC  inst|fx_0|cordic|Add30~9|cin
    Info (332115):     10.523      0.000 RR  CELL  inst|fx_0|cordic|Add30~9|cout
    Info (332115):     10.523      0.000 RR    IC  inst|fx_0|cordic|Add30~5|cin
    Info (332115):     10.549      0.026 RR  CELL  inst|fx_0|cordic|Add30~5|cout
    Info (332115):     10.549      0.000 RR    IC  inst|fx_0|cordic|Add30~1|cin
    Info (332115):     10.692      0.143 RF  CELL  inst|fx_0|cordic|Add30~1|sumout
    Info (332115):     11.401      0.709 FF    IC  inst|fx_0|cordic|Add36~109|datad
    Info (332115):     11.677      0.276 FR  CELL  inst|fx_0|cordic|Add36~109|cout
    Info (332115):     11.677      0.000 RR    IC  inst|fx_0|cordic|Add36~105|cin
    Info (332115):     11.703      0.026 RR  CELL  inst|fx_0|cordic|Add36~105|cout
    Info (332115):     11.703      0.000 RR    IC  inst|fx_0|cordic|Add36~101|cin
    Info (332115):     11.703      0.000 RR  CELL  inst|fx_0|cordic|Add36~101|cout
    Info (332115):     11.703      0.000 RR    IC  inst|fx_0|cordic|Add36~97|cin
    Info (332115):     11.729      0.026 RR  CELL  inst|fx_0|cordic|Add36~97|cout
    Info (332115):     11.729      0.000 RR    IC  inst|fx_0|cordic|Add36~93|cin
    Info (332115):     11.729      0.000 RR  CELL  inst|fx_0|cordic|Add36~93|cout
    Info (332115):     11.729      0.000 RR    IC  inst|fx_0|cordic|Add36~89|cin
    Info (332115):     11.755      0.026 RR  CELL  inst|fx_0|cordic|Add36~89|cout
    Info (332115):     11.755      0.000 RR    IC  inst|fx_0|cordic|Add36~85|cin
    Info (332115):     11.755      0.000 RR  CELL  inst|fx_0|cordic|Add36~85|cout
    Info (332115):     11.755      0.000 RR    IC  inst|fx_0|cordic|Add36~81|cin
    Info (332115):     11.779      0.024 RR  CELL  inst|fx_0|cordic|Add36~81|cout
    Info (332115):     11.779      0.000 RR    IC  inst|fx_0|cordic|Add36~77|cin
    Info (332115):     11.779      0.000 RR  CELL  inst|fx_0|cordic|Add36~77|cout
    Info (332115):     11.779      0.000 RR    IC  inst|fx_0|cordic|Add36~73|cin
    Info (332115):     11.839      0.060 RR  CELL  inst|fx_0|cordic|Add36~73|cout
    Info (332115):     11.839      0.000 RR    IC  inst|fx_0|cordic|Add36~69|cin
    Info (332115):     11.839      0.000 RR  CELL  inst|fx_0|cordic|Add36~69|cout
    Info (332115):     11.839      0.000 RR    IC  inst|fx_0|cordic|Add36~65|cin
    Info (332115):     11.865      0.026 RR  CELL  inst|fx_0|cordic|Add36~65|cout
    Info (332115):     11.865      0.000 RR    IC  inst|fx_0|cordic|Add36~61|cin
    Info (332115):     11.865      0.000 RR  CELL  inst|fx_0|cordic|Add36~61|cout
    Info (332115):     11.865      0.000 RR    IC  inst|fx_0|cordic|Add36~57|cin
    Info (332115):     11.891      0.026 RR  CELL  inst|fx_0|cordic|Add36~57|cout
    Info (332115):     11.891      0.000 RR    IC  inst|fx_0|cordic|Add36~53|cin
    Info (332115):     11.891      0.000 RR  CELL  inst|fx_0|cordic|Add36~53|cout
    Info (332115):     11.891      0.000 RR    IC  inst|fx_0|cordic|Add36~49|cin
    Info (332115):     11.917      0.026 RR  CELL  inst|fx_0|cordic|Add36~49|cout
    Info (332115):     11.917      0.000 RR    IC  inst|fx_0|cordic|Add36~45|cin
    Info (332115):     11.917      0.000 RR  CELL  inst|fx_0|cordic|Add36~45|cout
    Info (332115):     11.917      0.000 RR    IC  inst|fx_0|cordic|Add36~41|cin
    Info (332115):     11.950      0.033 RR  CELL  inst|fx_0|cordic|Add36~41|cout
    Info (332115):     11.950      0.000 RR    IC  inst|fx_0|cordic|Add36~37|cin
    Info (332115):     11.950      0.000 RR  CELL  inst|fx_0|cordic|Add36~37|cout
    Info (332115):     11.950      0.000 RR    IC  inst|fx_0|cordic|Add36~33|cin
    Info (332115):     12.000      0.050 RR  CELL  inst|fx_0|cordic|Add36~33|cout
    Info (332115):     12.000      0.000 RR    IC  inst|fx_0|cordic|Add36~29|cin
    Info (332115):     12.000      0.000 RR  CELL  inst|fx_0|cordic|Add36~29|cout
    Info (332115):     12.000      0.000 RR    IC  inst|fx_0|cordic|Add36~25|cin
    Info (332115):     12.026      0.026 RR  CELL  inst|fx_0|cordic|Add36~25|cout
    Info (332115):     12.026      0.000 RR    IC  inst|fx_0|cordic|Add36~21|cin
    Info (332115):     12.026      0.000 RR  CELL  inst|fx_0|cordic|Add36~21|cout
    Info (332115):     12.026      0.000 RR    IC  inst|fx_0|cordic|Add36~17|cin
    Info (332115):     12.052      0.026 RR  CELL  inst|fx_0|cordic|Add36~17|cout
    Info (332115):     12.052      0.000 RR    IC  inst|fx_0|cordic|Add36~13|cin
    Info (332115):     12.052      0.000 RR  CELL  inst|fx_0|cordic|Add36~13|cout
    Info (332115):     12.052      0.000 RR    IC  inst|fx_0|cordic|Add36~9|cin
    Info (332115):     12.078      0.026 RR  CELL  inst|fx_0|cordic|Add36~9|cout
    Info (332115):     12.078      0.000 RR    IC  inst|fx_0|cordic|Add36~5|cin
    Info (332115):     12.078      0.000 RR  CELL  inst|fx_0|cordic|Add36~5|cout
    Info (332115):     12.078      0.000 RR    IC  inst|fx_0|cordic|Add36~1|cin
    Info (332115):     12.213      0.135 RF  CELL  inst|fx_0|cordic|Add36~1|sumout
    Info (332115):     12.934      0.721 FF    IC  inst|fx_0|cordic|Add38~105|datab
    Info (332115):     13.321      0.387 FR  CELL  inst|fx_0|cordic|Add38~105|cout
    Info (332115):     13.321      0.000 RR    IC  inst|fx_0|cordic|Add38~101|cin
    Info (332115):     13.321      0.000 RR  CELL  inst|fx_0|cordic|Add38~101|cout
    Info (332115):     13.321      0.000 RR    IC  inst|fx_0|cordic|Add38~97|cin
    Info (332115):     13.347      0.026 RR  CELL  inst|fx_0|cordic|Add38~97|cout
    Info (332115):     13.347      0.000 RR    IC  inst|fx_0|cordic|Add38~93|cin
    Info (332115):     13.347      0.000 RR  CELL  inst|fx_0|cordic|Add38~93|cout
    Info (332115):     13.347      0.000 RR    IC  inst|fx_0|cordic|Add38~89|cin
    Info (332115):     13.373      0.026 RR  CELL  inst|fx_0|cordic|Add38~89|cout
    Info (332115):     13.373      0.000 RR    IC  inst|fx_0|cordic|Add38~85|cin
    Info (332115):     13.373      0.000 RR  CELL  inst|fx_0|cordic|Add38~85|cout
    Info (332115):     13.373      0.000 RR    IC  inst|fx_0|cordic|Add38~53|cin
    Info (332115):     13.399      0.026 RR  CELL  inst|fx_0|cordic|Add38~53|cout
    Info (332115):     13.399      0.000 RR    IC  inst|fx_0|cordic|Add38~49|cin
    Info (332115):     13.399      0.000 RR  CELL  inst|fx_0|cordic|Add38~49|cout
    Info (332115):     13.399      0.000 RR    IC  inst|fx_0|cordic|Add38~45|cin
    Info (332115):     13.461      0.062 RR  CELL  inst|fx_0|cordic|Add38~45|cout
    Info (332115):     13.461      0.000 RR    IC  inst|fx_0|cordic|Add38~33|cin
    Info (332115):     13.461      0.000 RR  CELL  inst|fx_0|cordic|Add38~33|cout
    Info (332115):     13.461      0.000 RR    IC  inst|fx_0|cordic|Add38~29|cin
    Info (332115):     13.487      0.026 RR  CELL  inst|fx_0|cordic|Add38~29|cout
    Info (332115):     13.487      0.000 RR    IC  inst|fx_0|cordic|Add38~25|cin
    Info (332115):     13.487      0.000 RR  CELL  inst|fx_0|cordic|Add38~25|cout
    Info (332115):     13.487      0.000 RR    IC  inst|fx_0|cordic|Add38~21|cin
    Info (332115):     13.513      0.026 RR  CELL  inst|fx_0|cordic|Add38~21|cout
    Info (332115):     13.513      0.000 RR    IC  inst|fx_0|cordic|Add38~17|cin
    Info (332115):     13.513      0.000 RR  CELL  inst|fx_0|cordic|Add38~17|cout
    Info (332115):     13.513      0.000 RR    IC  inst|fx_0|cordic|Add38~13|cin
    Info (332115):     13.539      0.026 RR  CELL  inst|fx_0|cordic|Add38~13|cout
    Info (332115):     13.539      0.000 RR    IC  inst|fx_0|cordic|Add38~9|cin
    Info (332115):     13.539      0.000 RR  CELL  inst|fx_0|cordic|Add38~9|cout
    Info (332115):     13.539      0.000 RR    IC  inst|fx_0|cordic|Add38~57|cin
    Info (332115):     13.572      0.033 RR  CELL  inst|fx_0|cordic|Add38~57|cout
    Info (332115):     13.572      0.000 RR    IC  inst|fx_0|cordic|Add38~61|cin
    Info (332115):     13.572      0.000 RR  CELL  inst|fx_0|cordic|Add38~61|cout
    Info (332115):     13.572      0.000 RR    IC  inst|fx_0|cordic|Add38~65|cin
    Info (332115):     13.619      0.047 RR  CELL  inst|fx_0|cordic|Add38~65|cout
    Info (332115):     13.619      0.000 RR    IC  inst|fx_0|cordic|Add38~69|cin
    Info (332115):     13.619      0.000 RR  CELL  inst|fx_0|cordic|Add38~69|cout
    Info (332115):     13.619      0.000 RR    IC  inst|fx_0|cordic|Add38~73|cin
    Info (332115):     13.645      0.026 RR  CELL  inst|fx_0|cordic|Add38~73|cout
    Info (332115):     13.645      0.000 RR    IC  inst|fx_0|cordic|Add38~77|cin
    Info (332115):     13.645      0.000 RR  CELL  inst|fx_0|cordic|Add38~77|cout
    Info (332115):     13.645      0.000 RR    IC  inst|fx_0|cordic|Add38~81|cin
    Info (332115):     13.671      0.026 RR  CELL  inst|fx_0|cordic|Add38~81|cout
    Info (332115):     13.671      0.000 RR    IC  inst|fx_0|cordic|Add38~41|cin
    Info (332115):     13.671      0.000 RR  CELL  inst|fx_0|cordic|Add38~41|cout
    Info (332115):     13.671      0.000 RR    IC  inst|fx_0|cordic|Add38~37|cin
    Info (332115):     13.697      0.026 RR  CELL  inst|fx_0|cordic|Add38~37|cout
    Info (332115):     13.697      0.000 RR    IC  inst|fx_0|cordic|Add38~5|cin
    Info (332115):     13.840      0.143 RF  CELL  inst|fx_0|cordic|Add38~5|sumout
    Info (332115):     13.840      0.000 FF    IC  inst|fx_0|cordic|y[7][26]|d
    Info (332115):     13.970      0.130 FF  CELL  first_nios2_system:inst|FX:fx_0|CORDIC:cordic|y[7][26]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.435      3.435  R        clock network delay
    Info (332115):     23.827      0.392           clock pessimism removed
    Info (332115):     23.727     -0.100           clock uncertainty
    Info (332115):     23.727      0.000     uTsu  first_nios2_system:inst|FX:fx_0|CORDIC:cordic|y[7][26]
    Info (332115): 
    Info (332115): Data Arrival Time  :    13.970
    Info (332115): Data Required Time :    23.727
    Info (332115): Slack              :     9.757 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 25.357 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     51.719      1.719  F        clock network delay
    Info (332115):     51.719      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     52.145      0.426 FF  CELL  altera_internal_jtag|tdo
    Info (332115):     52.145      0.000 FF    IC  altera_reserved_tdo~output|i
    Info (332115):     54.333      2.188 FF  CELL  altera_reserved_tdo~output|o
    Info (332115):     54.333      0.000 FF  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  F  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    54.333
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    25.357 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.040
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.040 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[26]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.086      1.086  R        clock network delay
    Info (332115):      1.086      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[26]
    Info (332115):      1.086      0.000 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[26]|q
    Info (332115):      1.220      0.134 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~23|dataf
    Info (332115):      1.245      0.025 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~23|combout
    Info (332115):      1.245      0.000 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]|d
    Info (332115):      1.271      0.026 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.314      1.314  R        clock network delay
    Info (332115):      1.231     -0.083           clock pessimism removed
    Info (332115):      1.231      0.000           clock uncertainty
    Info (332115):      1.231      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.271
    Info (332115): Data Required Time :     1.231
    Info (332115): Slack              :     0.040 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.110
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.110 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000~DUPLICATE
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[3]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.462      3.462  R        clock network delay
    Info (332115):      3.462      0.000     uTco  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000~DUPLICATE
    Info (332115):      3.462      0.000 RR  CELL  inst|sdram|m_state.001000000~DUPLICATE|q
    Info (332115):      4.164      0.702 RR    IC  inst|sdram|m_addr[3]|sload
    Info (332115):      4.434      0.270 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.716      4.716  R        clock network delay
    Info (332115):      4.324     -0.392           clock pessimism removed
    Info (332115):      4.324      0.000           clock uncertainty
    Info (332115):      4.324      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.434
    Info (332115): Data Required Time :     4.324
    Info (332115): Slack              :     0.110 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.570
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.570 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.076      4.076  R        clock network delay
    Info (332115):      4.076      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      4.076      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      4.896      0.820 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|dataf
    Info (332115):      4.937      0.041 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|combout
    Info (332115):      7.535      2.598 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0|inclk
    Info (332115):      7.695      0.160 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0|outclk
    Info (332115):      8.742      1.047 FF    IC  inst|fx_0|multd|fp_multiplier_altfp_mult_tmo_component|man_product2_mult|auto_generated|Mult0~mac|aclr[1]
    Info (332115):      9.375      0.633 FF  CELL  first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.653      3.653  R        clock network delay
    Info (332115):     24.045      0.392           clock pessimism removed
    Info (332115):     23.945     -0.100           clock uncertainty
    Info (332115):     23.945      0.000     uTsu  first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.375
    Info (332115): Data Required Time :    23.945
    Info (332115): Slack              :    14.570 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.704
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 49.704 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.063      1.063  R        clock network delay
    Info (332115):      1.063      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.063      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.480      0.417 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      1.713      0.233 FR  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     51.709      1.709  F        clock network delay
    Info (332115):     51.727      0.018           clock pessimism removed
    Info (332115):     51.417     -0.310           clock uncertainty
    Info (332115):     51.417      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.713
    Info (332115): Data Required Time :    51.417
    Info (332115): Slack              :    49.704 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.363
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.363 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.874      0.874  R        clock network delay
    Info (332115):      0.874      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      0.874      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.374      0.500 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]|clrn
    Info (332115):      1.584      0.210 RF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.239      1.239  R        clock network delay
    Info (332115):      1.221     -0.018           clock pessimism removed
    Info (332115):      1.221      0.000           clock uncertainty
    Info (332115):      1.221      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.584
    Info (332115): Data Required Time :     1.221
    Info (332115): Slack              :     0.363 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.421
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.421 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|rdata[2]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.472      3.472  R        clock network delay
    Info (332115):      3.472      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.472      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      3.938      0.466 RR    IC  inst|jtag_uart|the_first_nios2_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0|clr0
    Info (332115):      4.073      0.135 RR  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|rdata[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.214      4.214  R        clock network delay
    Info (332115):      3.652     -0.562           clock pessimism removed
    Info (332115):      3.652      0.000           clock uncertainty
    Info (332115):      3.652      0.000      uTh  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|rdata[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.073
    Info (332115): Data Required Time :     3.652
    Info (332115): Slack              :     0.421 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 10.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.285               0.000 sopc_clk 
    Info (332119):    25.535               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.024
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.024               0.000 altera_reserved_tck 
    Info (332119):     0.057               0.000 sopc_clk 
Info (332146): Worst-case recovery slack is 14.952
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.952               0.000 sopc_clk 
    Info (332119):    49.822               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.314               0.000 altera_reserved_tck 
    Info (332119):     0.331               0.000 sopc_clk 
Info (332146): Worst-case minimum pulse width slack is 8.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.453               0.000 sopc_clk 
    Info (332119):    48.756               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 19.423 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.285
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 10.285 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|FX:fx_0|CORDIC:cordic|z[0][4]
    Info (332115): To Node      : first_nios2_system:inst|FX:fx_0|CORDIC:cordic|y[7][26]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.947      3.947  R        clock network delay
    Info (332115):      3.947      0.000     uTco  first_nios2_system:inst|FX:fx_0|CORDIC:cordic|z[0][4]
    Info (332115):      3.947      0.000 RR  CELL  inst|fx_0|cordic|z[0][4]|q
    Info (332115):      4.078      0.131 RR    IC  inst|fx_0|cordic|Add3~93|datac
    Info (332115):      4.401      0.323 RR  CELL  inst|fx_0|cordic|Add3~93|cout
    Info (332115):      4.401      0.000 RR    IC  inst|fx_0|cordic|Add3~89|cin
    Info (332115):      4.428      0.027 RR  CELL  inst|fx_0|cordic|Add3~89|cout
    Info (332115):      4.428      0.000 RR    IC  inst|fx_0|cordic|Add3~85|cin
    Info (332115):      4.428      0.000 RR  CELL  inst|fx_0|cordic|Add3~85|cout
    Info (332115):      4.428      0.000 RR    IC  inst|fx_0|cordic|Add3~81|cin
    Info (332115):      4.455      0.027 RR  CELL  inst|fx_0|cordic|Add3~81|cout
    Info (332115):      4.455      0.000 RR    IC  inst|fx_0|cordic|Add3~77|cin
    Info (332115):      4.455      0.000 RR  CELL  inst|fx_0|cordic|Add3~77|cout
    Info (332115):      4.455      0.000 RR    IC  inst|fx_0|cordic|Add3~73|cin
    Info (332115):      4.482      0.027 RR  CELL  inst|fx_0|cordic|Add3~73|cout
    Info (332115):      4.482      0.000 RR    IC  inst|fx_0|cordic|Add3~69|cin
    Info (332115):      4.482      0.000 RR  CELL  inst|fx_0|cordic|Add3~69|cout
    Info (332115):      4.482      0.000 RR    IC  inst|fx_0|cordic|Add3~65|cin
    Info (332115):      4.507      0.025 RR  CELL  inst|fx_0|cordic|Add3~65|cout
    Info (332115):      4.507      0.000 RR    IC  inst|fx_0|cordic|Add3~61|cin
    Info (332115):      4.507      0.000 RR  CELL  inst|fx_0|cordic|Add3~61|cout
    Info (332115):      4.507      0.000 RR    IC  inst|fx_0|cordic|Add3~57|cin
    Info (332115):      4.563      0.056 RR  CELL  inst|fx_0|cordic|Add3~57|cout
    Info (332115):      4.563      0.000 RR    IC  inst|fx_0|cordic|Add3~53|cin
    Info (332115):      4.563      0.000 RR  CELL  inst|fx_0|cordic|Add3~53|cout
    Info (332115):      4.563      0.000 RR    IC  inst|fx_0|cordic|Add3~49|cin
    Info (332115):      4.590      0.027 RR  CELL  inst|fx_0|cordic|Add3~49|cout
    Info (332115):      4.590      0.000 RR    IC  inst|fx_0|cordic|Add3~45|cin
    Info (332115):      4.590      0.000 RR  CELL  inst|fx_0|cordic|Add3~45|cout
    Info (332115):      4.590      0.000 RR    IC  inst|fx_0|cordic|Add3~41|cin
    Info (332115):      4.617      0.027 RR  CELL  inst|fx_0|cordic|Add3~41|cout
    Info (332115):      4.617      0.000 RR    IC  inst|fx_0|cordic|Add3~37|cin
    Info (332115):      4.617      0.000 RR  CELL  inst|fx_0|cordic|Add3~37|cout
    Info (332115):      4.617      0.000 RR    IC  inst|fx_0|cordic|Add3~33|cin
    Info (332115):      4.644      0.027 RR  CELL  inst|fx_0|cordic|Add3~33|cout
    Info (332115):      4.644      0.000 RR    IC  inst|fx_0|cordic|Add3~29|cin
    Info (332115):      4.644      0.000 RR  CELL  inst|fx_0|cordic|Add3~29|cout
    Info (332115):      4.644      0.000 RR    IC  inst|fx_0|cordic|Add3~25|cin
    Info (332115):      4.678      0.034 RR  CELL  inst|fx_0|cordic|Add3~25|cout
    Info (332115):      4.678      0.000 RR    IC  inst|fx_0|cordic|Add3~21|cin
    Info (332115):      4.678      0.000 RR  CELL  inst|fx_0|cordic|Add3~21|cout
    Info (332115):      4.678      0.000 RR    IC  inst|fx_0|cordic|Add3~17|cin
    Info (332115):      4.729      0.051 RR  CELL  inst|fx_0|cordic|Add3~17|cout
    Info (332115):      4.729      0.000 RR    IC  inst|fx_0|cordic|Add3~13|cin
    Info (332115):      4.729      0.000 RR  CELL  inst|fx_0|cordic|Add3~13|cout
    Info (332115):      4.729      0.000 RR    IC  inst|fx_0|cordic|Add3~9|cin
    Info (332115):      4.756      0.027 RR  CELL  inst|fx_0|cordic|Add3~9|cout
    Info (332115):      4.756      0.000 RR    IC  inst|fx_0|cordic|Add3~5|cin
    Info (332115):      4.756      0.000 RR  CELL  inst|fx_0|cordic|Add3~5|cout
    Info (332115):      4.756      0.000 RR    IC  inst|fx_0|cordic|Add3~1|cin
    Info (332115):      4.893      0.137 RF  CELL  inst|fx_0|cordic|Add3~1|sumout
    Info (332115):      5.435      0.542 FF    IC  inst|fx_0|cordic|Add12~109|datac
    Info (332115):      5.747      0.312 FR  CELL  inst|fx_0|cordic|Add12~109|cout
    Info (332115):      5.747      0.000 RR    IC  inst|fx_0|cordic|Add12~105|cin
    Info (332115):      5.747      0.000 RR  CELL  inst|fx_0|cordic|Add12~105|cout
    Info (332115):      5.747      0.000 RR    IC  inst|fx_0|cordic|Add12~101|cin
    Info (332115):      5.774      0.027 RR  CELL  inst|fx_0|cordic|Add12~101|cout
    Info (332115):      5.774      0.000 RR    IC  inst|fx_0|cordic|Add12~97|cin
    Info (332115):      5.774      0.000 RR  CELL  inst|fx_0|cordic|Add12~97|cout
    Info (332115):      5.774      0.000 RR    IC  inst|fx_0|cordic|Add12~93|cin
    Info (332115):      5.801      0.027 RR  CELL  inst|fx_0|cordic|Add12~93|cout
    Info (332115):      5.801      0.000 RR    IC  inst|fx_0|cordic|Add12~89|cin
    Info (332115):      5.801      0.000 RR  CELL  inst|fx_0|cordic|Add12~89|cout
    Info (332115):      5.801      0.000 RR    IC  inst|fx_0|cordic|Add12~85|cin
    Info (332115):      5.828      0.027 RR  CELL  inst|fx_0|cordic|Add12~85|cout
    Info (332115):      5.828      0.000 RR    IC  inst|fx_0|cordic|Add12~81|cin
    Info (332115):      5.828      0.000 RR  CELL  inst|fx_0|cordic|Add12~81|cout
    Info (332115):      5.828      0.000 RR    IC  inst|fx_0|cordic|Add12~77|cin
    Info (332115):      5.853      0.025 RR  CELL  inst|fx_0|cordic|Add12~77|cout
    Info (332115):      5.853      0.000 RR    IC  inst|fx_0|cordic|Add12~73|cin
    Info (332115):      5.853      0.000 RR  CELL  inst|fx_0|cordic|Add12~73|cout
    Info (332115):      5.853      0.000 RR    IC  inst|fx_0|cordic|Add12~69|cin
    Info (332115):      5.909      0.056 RR  CELL  inst|fx_0|cordic|Add12~69|cout
    Info (332115):      5.909      0.000 RR    IC  inst|fx_0|cordic|Add12~65|cin
    Info (332115):      5.909      0.000 RR  CELL  inst|fx_0|cordic|Add12~65|cout
    Info (332115):      5.909      0.000 RR    IC  inst|fx_0|cordic|Add12~61|cin
    Info (332115):      5.936      0.027 RR  CELL  inst|fx_0|cordic|Add12~61|cout
    Info (332115):      5.936      0.000 RR    IC  inst|fx_0|cordic|Add12~57|cin
    Info (332115):      5.936      0.000 RR  CELL  inst|fx_0|cordic|Add12~57|cout
    Info (332115):      5.936      0.000 RR    IC  inst|fx_0|cordic|Add12~53|cin
    Info (332115):      5.963      0.027 RR  CELL  inst|fx_0|cordic|Add12~53|cout
    Info (332115):      5.963      0.000 RR    IC  inst|fx_0|cordic|Add12~49|cin
    Info (332115):      5.963      0.000 RR  CELL  inst|fx_0|cordic|Add12~49|cout
    Info (332115):      5.963      0.000 RR    IC  inst|fx_0|cordic|Add12~45|cin
    Info (332115):      5.990      0.027 RR  CELL  inst|fx_0|cordic|Add12~45|cout
    Info (332115):      5.990      0.000 RR    IC  inst|fx_0|cordic|Add12~41|cin
    Info (332115):      5.990      0.000 RR  CELL  inst|fx_0|cordic|Add12~41|cout
    Info (332115):      5.990      0.000 RR    IC  inst|fx_0|cordic|Add12~37|cin
    Info (332115):      6.024      0.034 RR  CELL  inst|fx_0|cordic|Add12~37|cout
    Info (332115):      6.024      0.000 RR    IC  inst|fx_0|cordic|Add12~33|cin
    Info (332115):      6.024      0.000 RR  CELL  inst|fx_0|cordic|Add12~33|cout
    Info (332115):      6.024      0.000 RR    IC  inst|fx_0|cordic|Add12~29|cin
    Info (332115):      6.075      0.051 RR  CELL  inst|fx_0|cordic|Add12~29|cout
    Info (332115):      6.075      0.000 RR    IC  inst|fx_0|cordic|Add12~25|cin
    Info (332115):      6.075      0.000 RR  CELL  inst|fx_0|cordic|Add12~25|cout
    Info (332115):      6.075      0.000 RR    IC  inst|fx_0|cordic|Add12~21|cin
    Info (332115):      6.102      0.027 RR  CELL  inst|fx_0|cordic|Add12~21|cout
    Info (332115):      6.102      0.000 RR    IC  inst|fx_0|cordic|Add12~17|cin
    Info (332115):      6.102      0.000 RR  CELL  inst|fx_0|cordic|Add12~17|cout
    Info (332115):      6.102      0.000 RR    IC  inst|fx_0|cordic|Add12~13|cin
    Info (332115):      6.129      0.027 RR  CELL  inst|fx_0|cordic|Add12~13|cout
    Info (332115):      6.129      0.000 RR    IC  inst|fx_0|cordic|Add12~9|cin
    Info (332115):      6.129      0.000 RR  CELL  inst|fx_0|cordic|Add12~9|cout
    Info (332115):      6.129      0.000 RR    IC  inst|fx_0|cordic|Add12~5|cin
    Info (332115):      6.156      0.027 RR  CELL  inst|fx_0|cordic|Add12~5|cout
    Info (332115):      6.156      0.000 RR    IC  inst|fx_0|cordic|Add12~1|cin
    Info (332115):      6.299      0.143 RF  CELL  inst|fx_0|cordic|Add12~1|sumout
    Info (332115):      6.817      0.518 FF    IC  inst|fx_0|cordic|Add18~89|datac
    Info (332115):      7.124      0.307 FR  CELL  inst|fx_0|cordic|Add18~89|cout
    Info (332115):      7.124      0.000 RR    IC  inst|fx_0|cordic|Add18~85|cin
    Info (332115):      7.151      0.027 RR  CELL  inst|fx_0|cordic|Add18~85|cout
    Info (332115):      7.151      0.000 RR    IC  inst|fx_0|cordic|Add18~81|cin
    Info (332115):      7.151      0.000 RR  CELL  inst|fx_0|cordic|Add18~81|cout
    Info (332115):      7.151      0.000 RR    IC  inst|fx_0|cordic|Add18~77|cin
    Info (332115):      7.176      0.025 RR  CELL  inst|fx_0|cordic|Add18~77|cout
    Info (332115):      7.176      0.000 RR    IC  inst|fx_0|cordic|Add18~73|cin
    Info (332115):      7.176      0.000 RR  CELL  inst|fx_0|cordic|Add18~73|cout
    Info (332115):      7.176      0.000 RR    IC  inst|fx_0|cordic|Add18~69|cin
    Info (332115):      7.232      0.056 RR  CELL  inst|fx_0|cordic|Add18~69|cout
    Info (332115):      7.232      0.000 RR    IC  inst|fx_0|cordic|Add18~65|cin
    Info (332115):      7.232      0.000 RR  CELL  inst|fx_0|cordic|Add18~65|cout
    Info (332115):      7.232      0.000 RR    IC  inst|fx_0|cordic|Add18~61|cin
    Info (332115):      7.259      0.027 RR  CELL  inst|fx_0|cordic|Add18~61|cout
    Info (332115):      7.259      0.000 RR    IC  inst|fx_0|cordic|Add18~57|cin
    Info (332115):      7.259      0.000 RR  CELL  inst|fx_0|cordic|Add18~57|cout
    Info (332115):      7.259      0.000 RR    IC  inst|fx_0|cordic|Add18~53|cin
    Info (332115):      7.286      0.027 RR  CELL  inst|fx_0|cordic|Add18~53|cout
    Info (332115):      7.286      0.000 RR    IC  inst|fx_0|cordic|Add18~49|cin
    Info (332115):      7.286      0.000 RR  CELL  inst|fx_0|cordic|Add18~49|cout
    Info (332115):      7.286      0.000 RR    IC  inst|fx_0|cordic|Add18~45|cin
    Info (332115):      7.313      0.027 RR  CELL  inst|fx_0|cordic|Add18~45|cout
    Info (332115):      7.313      0.000 RR    IC  inst|fx_0|cordic|Add18~41|cin
    Info (332115):      7.313      0.000 RR  CELL  inst|fx_0|cordic|Add18~41|cout
    Info (332115):      7.313      0.000 RR    IC  inst|fx_0|cordic|Add18~37|cin
    Info (332115):      7.347      0.034 RR  CELL  inst|fx_0|cordic|Add18~37|cout
    Info (332115):      7.347      0.000 RR    IC  inst|fx_0|cordic|Add18~33|cin
    Info (332115):      7.347      0.000 RR  CELL  inst|fx_0|cordic|Add18~33|cout
    Info (332115):      7.347      0.000 RR    IC  inst|fx_0|cordic|Add18~29|cin
    Info (332115):      7.398      0.051 RR  CELL  inst|fx_0|cordic|Add18~29|cout
    Info (332115):      7.398      0.000 RR    IC  inst|fx_0|cordic|Add18~25|cin
    Info (332115):      7.398      0.000 RR  CELL  inst|fx_0|cordic|Add18~25|cout
    Info (332115):      7.398      0.000 RR    IC  inst|fx_0|cordic|Add18~21|cin
    Info (332115):      7.425      0.027 RR  CELL  inst|fx_0|cordic|Add18~21|cout
    Info (332115):      7.425      0.000 RR    IC  inst|fx_0|cordic|Add18~17|cin
    Info (332115):      7.425      0.000 RR  CELL  inst|fx_0|cordic|Add18~17|cout
    Info (332115):      7.425      0.000 RR    IC  inst|fx_0|cordic|Add18~13|cin
    Info (332115):      7.452      0.027 RR  CELL  inst|fx_0|cordic|Add18~13|cout
    Info (332115):      7.452      0.000 RR    IC  inst|fx_0|cordic|Add18~9|cin
    Info (332115):      7.452      0.000 RR  CELL  inst|fx_0|cordic|Add18~9|cout
    Info (332115):      7.452      0.000 RR    IC  inst|fx_0|cordic|Add18~5|cin
    Info (332115):      7.479      0.027 RR  CELL  inst|fx_0|cordic|Add18~5|cout
    Info (332115):      7.479      0.000 RR    IC  inst|fx_0|cordic|Add18~1|cin
    Info (332115):      7.622      0.143 RF  CELL  inst|fx_0|cordic|Add18~1|sumout
    Info (332115):      8.169      0.547 FF    IC  inst|fx_0|cordic|Add24~105|datad
    Info (332115):      8.436      0.267 FR  CELL  inst|fx_0|cordic|Add24~105|cout
    Info (332115):      8.436      0.000 RR    IC  inst|fx_0|cordic|Add24~101|cin
    Info (332115):      8.463      0.027 RR  CELL  inst|fx_0|cordic|Add24~101|cout
    Info (332115):      8.463      0.000 RR    IC  inst|fx_0|cordic|Add24~97|cin
    Info (332115):      8.463      0.000 RR  CELL  inst|fx_0|cordic|Add24~97|cout
    Info (332115):      8.463      0.000 RR    IC  inst|fx_0|cordic|Add24~93|cin
    Info (332115):      8.490      0.027 RR  CELL  inst|fx_0|cordic|Add24~93|cout
    Info (332115):      8.490      0.000 RR    IC  inst|fx_0|cordic|Add24~89|cin
    Info (332115):      8.490      0.000 RR  CELL  inst|fx_0|cordic|Add24~89|cout
    Info (332115):      8.490      0.000 RR    IC  inst|fx_0|cordic|Add24~85|cin
    Info (332115):      8.517      0.027 RR  CELL  inst|fx_0|cordic|Add24~85|cout
    Info (332115):      8.517      0.000 RR    IC  inst|fx_0|cordic|Add24~81|cin
    Info (332115):      8.517      0.000 RR  CELL  inst|fx_0|cordic|Add24~81|cout
    Info (332115):      8.517      0.000 RR    IC  inst|fx_0|cordic|Add24~77|cin
    Info (332115):      8.542      0.025 RR  CELL  inst|fx_0|cordic|Add24~77|cout
    Info (332115):      8.542      0.000 RR    IC  inst|fx_0|cordic|Add24~73|cin
    Info (332115):      8.542      0.000 RR  CELL  inst|fx_0|cordic|Add24~73|cout
    Info (332115):      8.542      0.000 RR    IC  inst|fx_0|cordic|Add24~69|cin
    Info (332115):      8.601      0.059 RR  CELL  inst|fx_0|cordic|Add24~69|cout
    Info (332115):      8.601      0.000 RR    IC  inst|fx_0|cordic|Add24~65|cin
    Info (332115):      8.601      0.000 RR  CELL  inst|fx_0|cordic|Add24~65|cout
    Info (332115):      8.601      0.000 RR    IC  inst|fx_0|cordic|Add24~61|cin
    Info (332115):      8.628      0.027 RR  CELL  inst|fx_0|cordic|Add24~61|cout
    Info (332115):      8.628      0.000 RR    IC  inst|fx_0|cordic|Add24~57|cin
    Info (332115):      8.628      0.000 RR  CELL  inst|fx_0|cordic|Add24~57|cout
    Info (332115):      8.628      0.000 RR    IC  inst|fx_0|cordic|Add24~53|cin
    Info (332115):      8.655      0.027 RR  CELL  inst|fx_0|cordic|Add24~53|cout
    Info (332115):      8.655      0.000 RR    IC  inst|fx_0|cordic|Add24~49|cin
    Info (332115):      8.655      0.000 RR  CELL  inst|fx_0|cordic|Add24~49|cout
    Info (332115):      8.655      0.000 RR    IC  inst|fx_0|cordic|Add24~45|cin
    Info (332115):      8.682      0.027 RR  CELL  inst|fx_0|cordic|Add24~45|cout
    Info (332115):      8.682      0.000 RR    IC  inst|fx_0|cordic|Add24~41|cin
    Info (332115):      8.682      0.000 RR  CELL  inst|fx_0|cordic|Add24~41|cout
    Info (332115):      8.682      0.000 RR    IC  inst|fx_0|cordic|Add24~37|cin
    Info (332115):      8.715      0.033 RR  CELL  inst|fx_0|cordic|Add24~37|cout
    Info (332115):      8.715      0.000 RR    IC  inst|fx_0|cordic|Add24~33|cin
    Info (332115):      8.715      0.000 RR  CELL  inst|fx_0|cordic|Add24~33|cout
    Info (332115):      8.715      0.000 RR    IC  inst|fx_0|cordic|Add24~29|cin
    Info (332115):      8.762      0.047 RR  CELL  inst|fx_0|cordic|Add24~29|cout
    Info (332115):      8.762      0.000 RR    IC  inst|fx_0|cordic|Add24~25|cin
    Info (332115):      8.762      0.000 RR  CELL  inst|fx_0|cordic|Add24~25|cout
    Info (332115):      8.762      0.000 RR    IC  inst|fx_0|cordic|Add24~21|cin
    Info (332115):      8.789      0.027 RR  CELL  inst|fx_0|cordic|Add24~21|cout
    Info (332115):      8.789      0.000 RR    IC  inst|fx_0|cordic|Add24~17|cin
    Info (332115):      8.789      0.000 RR  CELL  inst|fx_0|cordic|Add24~17|cout
    Info (332115):      8.789      0.000 RR    IC  inst|fx_0|cordic|Add24~13|cin
    Info (332115):      8.816      0.027 RR  CELL  inst|fx_0|cordic|Add24~13|cout
    Info (332115):      8.816      0.000 RR    IC  inst|fx_0|cordic|Add24~9|cin
    Info (332115):      8.816      0.000 RR  CELL  inst|fx_0|cordic|Add24~9|cout
    Info (332115):      8.816      0.000 RR    IC  inst|fx_0|cordic|Add24~5|cin
    Info (332115):      8.843      0.027 RR  CELL  inst|fx_0|cordic|Add24~5|cout
    Info (332115):      8.843      0.000 RR    IC  inst|fx_0|cordic|Add24~1|cin
    Info (332115):      8.986      0.143 RF  CELL  inst|fx_0|cordic|Add24~1|sumout
    Info (332115):      9.482      0.496 FF    IC  inst|fx_0|cordic|Add30~101|datad
    Info (332115):      9.720      0.238 FR  CELL  inst|fx_0|cordic|Add30~101|cout
    Info (332115):      9.720      0.000 RR    IC  inst|fx_0|cordic|Add30~97|cin
    Info (332115):      9.720      0.000 RR  CELL  inst|fx_0|cordic|Add30~97|cout
    Info (332115):      9.720      0.000 RR    IC  inst|fx_0|cordic|Add30~93|cin
    Info (332115):      9.747      0.027 RR  CELL  inst|fx_0|cordic|Add30~93|cout
    Info (332115):      9.747      0.000 RR    IC  inst|fx_0|cordic|Add30~89|cin
    Info (332115):      9.747      0.000 RR  CELL  inst|fx_0|cordic|Add30~89|cout
    Info (332115):      9.747      0.000 RR    IC  inst|fx_0|cordic|Add30~85|cin
    Info (332115):      9.774      0.027 RR  CELL  inst|fx_0|cordic|Add30~85|cout
    Info (332115):      9.774      0.000 RR    IC  inst|fx_0|cordic|Add30~81|cin
    Info (332115):      9.774      0.000 RR  CELL  inst|fx_0|cordic|Add30~81|cout
    Info (332115):      9.774      0.000 RR    IC  inst|fx_0|cordic|Add30~77|cin
    Info (332115):      9.799      0.025 RR  CELL  inst|fx_0|cordic|Add30~77|cout
    Info (332115):      9.799      0.000 RR    IC  inst|fx_0|cordic|Add30~73|cin
    Info (332115):      9.799      0.000 RR  CELL  inst|fx_0|cordic|Add30~73|cout
    Info (332115):      9.799      0.000 RR    IC  inst|fx_0|cordic|Add30~69|cin
    Info (332115):      9.855      0.056 RR  CELL  inst|fx_0|cordic|Add30~69|cout
    Info (332115):      9.855      0.000 RR    IC  inst|fx_0|cordic|Add30~65|cin
    Info (332115):      9.855      0.000 RR  CELL  inst|fx_0|cordic|Add30~65|cout
    Info (332115):      9.855      0.000 RR    IC  inst|fx_0|cordic|Add30~61|cin
    Info (332115):      9.882      0.027 RR  CELL  inst|fx_0|cordic|Add30~61|cout
    Info (332115):      9.882      0.000 RR    IC  inst|fx_0|cordic|Add30~57|cin
    Info (332115):      9.882      0.000 RR  CELL  inst|fx_0|cordic|Add30~57|cout
    Info (332115):      9.882      0.000 RR    IC  inst|fx_0|cordic|Add30~53|cin
    Info (332115):      9.909      0.027 RR  CELL  inst|fx_0|cordic|Add30~53|cout
    Info (332115):      9.909      0.000 RR    IC  inst|fx_0|cordic|Add30~49|cin
    Info (332115):      9.909      0.000 RR  CELL  inst|fx_0|cordic|Add30~49|cout
    Info (332115):      9.909      0.000 RR    IC  inst|fx_0|cordic|Add30~45|cin
    Info (332115):      9.936      0.027 RR  CELL  inst|fx_0|cordic|Add30~45|cout
    Info (332115):      9.936      0.000 RR    IC  inst|fx_0|cordic|Add30~41|cin
    Info (332115):      9.936      0.000 RR  CELL  inst|fx_0|cordic|Add30~41|cout
    Info (332115):      9.936      0.000 RR    IC  inst|fx_0|cordic|Add30~37|cin
    Info (332115):      9.970      0.034 RR  CELL  inst|fx_0|cordic|Add30~37|cout
    Info (332115):      9.970      0.000 RR    IC  inst|fx_0|cordic|Add30~33|cin
    Info (332115):      9.970      0.000 RR  CELL  inst|fx_0|cordic|Add30~33|cout
    Info (332115):      9.970      0.000 RR    IC  inst|fx_0|cordic|Add30~29|cin
    Info (332115):     10.021      0.051 RR  CELL  inst|fx_0|cordic|Add30~29|cout
    Info (332115):     10.021      0.000 RR    IC  inst|fx_0|cordic|Add30~25|cin
    Info (332115):     10.021      0.000 RR  CELL  inst|fx_0|cordic|Add30~25|cout
    Info (332115):     10.021      0.000 RR    IC  inst|fx_0|cordic|Add30~21|cin
    Info (332115):     10.048      0.027 RR  CELL  inst|fx_0|cordic|Add30~21|cout
    Info (332115):     10.048      0.000 RR    IC  inst|fx_0|cordic|Add30~17|cin
    Info (332115):     10.048      0.000 RR  CELL  inst|fx_0|cordic|Add30~17|cout
    Info (332115):     10.048      0.000 RR    IC  inst|fx_0|cordic|Add30~13|cin
    Info (332115):     10.075      0.027 RR  CELL  inst|fx_0|cordic|Add30~13|cout
    Info (332115):     10.075      0.000 RR    IC  inst|fx_0|cordic|Add30~9|cin
    Info (332115):     10.075      0.000 RR  CELL  inst|fx_0|cordic|Add30~9|cout
    Info (332115):     10.075      0.000 RR    IC  inst|fx_0|cordic|Add30~5|cin
    Info (332115):     10.102      0.027 RR  CELL  inst|fx_0|cordic|Add30~5|cout
    Info (332115):     10.102      0.000 RR    IC  inst|fx_0|cordic|Add30~1|cin
    Info (332115):     10.245      0.143 RF  CELL  inst|fx_0|cordic|Add30~1|sumout
    Info (332115):     10.860      0.615 FF    IC  inst|fx_0|cordic|Add36~109|datad
    Info (332115):     11.121      0.261 FR  CELL  inst|fx_0|cordic|Add36~109|cout
    Info (332115):     11.121      0.000 RR    IC  inst|fx_0|cordic|Add36~105|cin
    Info (332115):     11.148      0.027 RR  CELL  inst|fx_0|cordic|Add36~105|cout
    Info (332115):     11.148      0.000 RR    IC  inst|fx_0|cordic|Add36~101|cin
    Info (332115):     11.148      0.000 RR  CELL  inst|fx_0|cordic|Add36~101|cout
    Info (332115):     11.148      0.000 RR    IC  inst|fx_0|cordic|Add36~97|cin
    Info (332115):     11.175      0.027 RR  CELL  inst|fx_0|cordic|Add36~97|cout
    Info (332115):     11.175      0.000 RR    IC  inst|fx_0|cordic|Add36~93|cin
    Info (332115):     11.175      0.000 RR  CELL  inst|fx_0|cordic|Add36~93|cout
    Info (332115):     11.175      0.000 RR    IC  inst|fx_0|cordic|Add36~89|cin
    Info (332115):     11.202      0.027 RR  CELL  inst|fx_0|cordic|Add36~89|cout
    Info (332115):     11.202      0.000 RR    IC  inst|fx_0|cordic|Add36~85|cin
    Info (332115):     11.202      0.000 RR  CELL  inst|fx_0|cordic|Add36~85|cout
    Info (332115):     11.202      0.000 RR    IC  inst|fx_0|cordic|Add36~81|cin
    Info (332115):     11.227      0.025 RR  CELL  inst|fx_0|cordic|Add36~81|cout
    Info (332115):     11.227      0.000 RR    IC  inst|fx_0|cordic|Add36~77|cin
    Info (332115):     11.227      0.000 RR  CELL  inst|fx_0|cordic|Add36~77|cout
    Info (332115):     11.227      0.000 RR    IC  inst|fx_0|cordic|Add36~73|cin
    Info (332115):     11.283      0.056 RR  CELL  inst|fx_0|cordic|Add36~73|cout
    Info (332115):     11.283      0.000 RR    IC  inst|fx_0|cordic|Add36~69|cin
    Info (332115):     11.283      0.000 RR  CELL  inst|fx_0|cordic|Add36~69|cout
    Info (332115):     11.283      0.000 RR    IC  inst|fx_0|cordic|Add36~65|cin
    Info (332115):     11.310      0.027 RR  CELL  inst|fx_0|cordic|Add36~65|cout
    Info (332115):     11.310      0.000 RR    IC  inst|fx_0|cordic|Add36~61|cin
    Info (332115):     11.310      0.000 RR  CELL  inst|fx_0|cordic|Add36~61|cout
    Info (332115):     11.310      0.000 RR    IC  inst|fx_0|cordic|Add36~57|cin
    Info (332115):     11.337      0.027 RR  CELL  inst|fx_0|cordic|Add36~57|cout
    Info (332115):     11.337      0.000 RR    IC  inst|fx_0|cordic|Add36~53|cin
    Info (332115):     11.337      0.000 RR  CELL  inst|fx_0|cordic|Add36~53|cout
    Info (332115):     11.337      0.000 RR    IC  inst|fx_0|cordic|Add36~49|cin
    Info (332115):     11.364      0.027 RR  CELL  inst|fx_0|cordic|Add36~49|cout
    Info (332115):     11.364      0.000 RR    IC  inst|fx_0|cordic|Add36~45|cin
    Info (332115):     11.364      0.000 RR  CELL  inst|fx_0|cordic|Add36~45|cout
    Info (332115):     11.364      0.000 RR    IC  inst|fx_0|cordic|Add36~41|cin
    Info (332115):     11.398      0.034 RR  CELL  inst|fx_0|cordic|Add36~41|cout
    Info (332115):     11.398      0.000 RR    IC  inst|fx_0|cordic|Add36~37|cin
    Info (332115):     11.398      0.000 RR  CELL  inst|fx_0|cordic|Add36~37|cout
    Info (332115):     11.398      0.000 RR    IC  inst|fx_0|cordic|Add36~33|cin
    Info (332115):     11.449      0.051 RR  CELL  inst|fx_0|cordic|Add36~33|cout
    Info (332115):     11.449      0.000 RR    IC  inst|fx_0|cordic|Add36~29|cin
    Info (332115):     11.449      0.000 RR  CELL  inst|fx_0|cordic|Add36~29|cout
    Info (332115):     11.449      0.000 RR    IC  inst|fx_0|cordic|Add36~25|cin
    Info (332115):     11.476      0.027 RR  CELL  inst|fx_0|cordic|Add36~25|cout
    Info (332115):     11.476      0.000 RR    IC  inst|fx_0|cordic|Add36~21|cin
    Info (332115):     11.476      0.000 RR  CELL  inst|fx_0|cordic|Add36~21|cout
    Info (332115):     11.476      0.000 RR    IC  inst|fx_0|cordic|Add36~17|cin
    Info (332115):     11.503      0.027 RR  CELL  inst|fx_0|cordic|Add36~17|cout
    Info (332115):     11.503      0.000 RR    IC  inst|fx_0|cordic|Add36~13|cin
    Info (332115):     11.503      0.000 RR  CELL  inst|fx_0|cordic|Add36~13|cout
    Info (332115):     11.503      0.000 RR    IC  inst|fx_0|cordic|Add36~9|cin
    Info (332115):     11.530      0.027 RR  CELL  inst|fx_0|cordic|Add36~9|cout
    Info (332115):     11.530      0.000 RR    IC  inst|fx_0|cordic|Add36~5|cin
    Info (332115):     11.530      0.000 RR  CELL  inst|fx_0|cordic|Add36~5|cout
    Info (332115):     11.530      0.000 RR    IC  inst|fx_0|cordic|Add36~1|cin
    Info (332115):     11.667      0.137 RF  CELL  inst|fx_0|cordic|Add36~1|sumout
    Info (332115):     12.288      0.621 FF    IC  inst|fx_0|cordic|Add38~105|datab
    Info (332115):     12.674      0.386 FR  CELL  inst|fx_0|cordic|Add38~105|cout
    Info (332115):     12.674      0.000 RR    IC  inst|fx_0|cordic|Add38~101|cin
    Info (332115):     12.674      0.000 RR  CELL  inst|fx_0|cordic|Add38~101|cout
    Info (332115):     12.674      0.000 RR    IC  inst|fx_0|cordic|Add38~97|cin
    Info (332115):     12.701      0.027 RR  CELL  inst|fx_0|cordic|Add38~97|cout
    Info (332115):     12.701      0.000 RR    IC  inst|fx_0|cordic|Add38~93|cin
    Info (332115):     12.701      0.000 RR  CELL  inst|fx_0|cordic|Add38~93|cout
    Info (332115):     12.701      0.000 RR    IC  inst|fx_0|cordic|Add38~89|cin
    Info (332115):     12.728      0.027 RR  CELL  inst|fx_0|cordic|Add38~89|cout
    Info (332115):     12.728      0.000 RR    IC  inst|fx_0|cordic|Add38~85|cin
    Info (332115):     12.728      0.000 RR  CELL  inst|fx_0|cordic|Add38~85|cout
    Info (332115):     12.728      0.000 RR    IC  inst|fx_0|cordic|Add38~53|cin
    Info (332115):     12.754      0.026 RR  CELL  inst|fx_0|cordic|Add38~53|cout
    Info (332115):     12.754      0.000 RR    IC  inst|fx_0|cordic|Add38~49|cin
    Info (332115):     12.754      0.000 RR  CELL  inst|fx_0|cordic|Add38~49|cout
    Info (332115):     12.754      0.000 RR    IC  inst|fx_0|cordic|Add38~45|cin
    Info (332115):     12.813      0.059 RR  CELL  inst|fx_0|cordic|Add38~45|cout
    Info (332115):     12.813      0.000 RR    IC  inst|fx_0|cordic|Add38~33|cin
    Info (332115):     12.813      0.000 RR  CELL  inst|fx_0|cordic|Add38~33|cout
    Info (332115):     12.813      0.000 RR    IC  inst|fx_0|cordic|Add38~29|cin
    Info (332115):     12.840      0.027 RR  CELL  inst|fx_0|cordic|Add38~29|cout
    Info (332115):     12.840      0.000 RR    IC  inst|fx_0|cordic|Add38~25|cin
    Info (332115):     12.840      0.000 RR  CELL  inst|fx_0|cordic|Add38~25|cout
    Info (332115):     12.840      0.000 RR    IC  inst|fx_0|cordic|Add38~21|cin
    Info (332115):     12.867      0.027 RR  CELL  inst|fx_0|cordic|Add38~21|cout
    Info (332115):     12.867      0.000 RR    IC  inst|fx_0|cordic|Add38~17|cin
    Info (332115):     12.867      0.000 RR  CELL  inst|fx_0|cordic|Add38~17|cout
    Info (332115):     12.867      0.000 RR    IC  inst|fx_0|cordic|Add38~13|cin
    Info (332115):     12.894      0.027 RR  CELL  inst|fx_0|cordic|Add38~13|cout
    Info (332115):     12.894      0.000 RR    IC  inst|fx_0|cordic|Add38~9|cin
    Info (332115):     12.894      0.000 RR  CELL  inst|fx_0|cordic|Add38~9|cout
    Info (332115):     12.894      0.000 RR    IC  inst|fx_0|cordic|Add38~57|cin
    Info (332115):     12.927      0.033 RR  CELL  inst|fx_0|cordic|Add38~57|cout
    Info (332115):     12.927      0.000 RR    IC  inst|fx_0|cordic|Add38~61|cin
    Info (332115):     12.927      0.000 RR  CELL  inst|fx_0|cordic|Add38~61|cout
    Info (332115):     12.927      0.000 RR    IC  inst|fx_0|cordic|Add38~65|cin
    Info (332115):     12.974      0.047 RR  CELL  inst|fx_0|cordic|Add38~65|cout
    Info (332115):     12.974      0.000 RR    IC  inst|fx_0|cordic|Add38~69|cin
    Info (332115):     12.974      0.000 RR  CELL  inst|fx_0|cordic|Add38~69|cout
    Info (332115):     12.974      0.000 RR    IC  inst|fx_0|cordic|Add38~73|cin
    Info (332115):     13.001      0.027 RR  CELL  inst|fx_0|cordic|Add38~73|cout
    Info (332115):     13.001      0.000 RR    IC  inst|fx_0|cordic|Add38~77|cin
    Info (332115):     13.001      0.000 RR  CELL  inst|fx_0|cordic|Add38~77|cout
    Info (332115):     13.001      0.000 RR    IC  inst|fx_0|cordic|Add38~81|cin
    Info (332115):     13.028      0.027 RR  CELL  inst|fx_0|cordic|Add38~81|cout
    Info (332115):     13.028      0.000 RR    IC  inst|fx_0|cordic|Add38~41|cin
    Info (332115):     13.028      0.000 RR  CELL  inst|fx_0|cordic|Add38~41|cout
    Info (332115):     13.028      0.000 RR    IC  inst|fx_0|cordic|Add38~37|cin
    Info (332115):     13.055      0.027 RR  CELL  inst|fx_0|cordic|Add38~37|cout
    Info (332115):     13.055      0.000 RR    IC  inst|fx_0|cordic|Add38~5|cin
    Info (332115):     13.198      0.143 RF  CELL  inst|fx_0|cordic|Add38~5|sumout
    Info (332115):     13.198      0.000 FF    IC  inst|fx_0|cordic|y[7][26]|d
    Info (332115):     13.324      0.126 FF  CELL  first_nios2_system:inst|FX:fx_0|CORDIC:cordic|y[7][26]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.343      3.343  R        clock network delay
    Info (332115):     23.709      0.366           clock pessimism removed
    Info (332115):     23.609     -0.100           clock uncertainty
    Info (332115):     23.609      0.000     uTsu  first_nios2_system:inst|FX:fx_0|CORDIC:cordic|y[7][26]
    Info (332115): 
    Info (332115): Data Arrival Time  :    13.324
    Info (332115): Data Required Time :    23.609
    Info (332115): Slack              :    10.285 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 25.535 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     51.756      1.756  F        clock network delay
    Info (332115):     51.756      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     52.242      0.486 RR  CELL  altera_internal_jtag|tdo
    Info (332115):     52.242      0.000 RR    IC  altera_reserved_tdo~output|i
    Info (332115):     54.155      1.913 RR  CELL  altera_reserved_tdo~output|o
    Info (332115):     54.155      0.000 RR  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  R  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    54.155
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    25.535 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.024
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.024 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[26]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.984      0.984  R        clock network delay
    Info (332115):      0.984      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[26]
    Info (332115):      0.984      0.000 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[26]|q
    Info (332115):      1.100      0.116 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~23|dataf
    Info (332115):      1.125      0.025 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~23|combout
    Info (332115):      1.125      0.000 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]|d
    Info (332115):      1.149      0.024 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.200      1.200  R        clock network delay
    Info (332115):      1.125     -0.075           clock pessimism removed
    Info (332115):      1.125      0.000           clock uncertainty
    Info (332115):      1.125      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.149
    Info (332115): Data Required Time :     1.125
    Info (332115): Slack              :     0.024 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.057
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.057 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000~DUPLICATE
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[3]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.370      3.370  R        clock network delay
    Info (332115):      3.370      0.000     uTco  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000~DUPLICATE
    Info (332115):      3.370      0.000 RR  CELL  inst|sdram|m_state.001000000~DUPLICATE|q
    Info (332115):      4.026      0.656 RR    IC  inst|sdram|m_addr[3]|sload
    Info (332115):      4.288      0.262 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.597      4.597  R        clock network delay
    Info (332115):      4.231     -0.366           clock pessimism removed
    Info (332115):      4.231      0.000           clock uncertainty
    Info (332115):      4.231      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.288
    Info (332115): Data Required Time :     4.231
    Info (332115): Slack              :     0.057 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.952
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.952 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.953      3.953  R        clock network delay
    Info (332115):      3.953      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.953      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      4.667      0.714 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|dataf
    Info (332115):      4.708      0.041 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|combout
    Info (332115):      7.070      2.362 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0|inclk
    Info (332115):      7.233      0.163 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0|outclk
    Info (332115):      8.262      1.029 FF    IC  inst|fx_0|multd|fp_multiplier_altfp_mult_tmo_component|man_product2_mult|auto_generated|Mult0~mac|aclr[1]
    Info (332115):      8.912      0.650 FF  CELL  first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.598      3.598  R        clock network delay
    Info (332115):     23.964      0.366           clock pessimism removed
    Info (332115):     23.864     -0.100           clock uncertainty
    Info (332115):     23.864      0.000     uTsu  first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.912
    Info (332115): Data Required Time :    23.864
    Info (332115): Slack              :    14.952 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.822
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 49.822 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.976      0.976  R        clock network delay
    Info (332115):      0.976      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      0.976      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.342      0.366 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      1.560      0.218 FR  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     51.675      1.675  F        clock network delay
    Info (332115):     51.692      0.017           clock pessimism removed
    Info (332115):     51.382     -0.310           clock uncertainty
    Info (332115):     51.382      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.560
    Info (332115): Data Required Time :    51.382
    Info (332115): Slack              :    49.822 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.314
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.314 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.793      0.793  R        clock network delay
    Info (332115):      0.793      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      0.793      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.229      0.436 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]|clrn
    Info (332115):      1.425      0.196 RF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.129      1.129  R        clock network delay
    Info (332115):      1.111     -0.018           clock pessimism removed
    Info (332115):      1.111      0.000           clock uncertainty
    Info (332115):      1.111      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.425
    Info (332115): Data Required Time :     1.111
    Info (332115): Slack              :     0.314 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.331
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.331 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.380      3.380  R        clock network delay
    Info (332115):      3.380      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.380      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      4.199      0.819 RR    IC  inst|sdram|za_data[1]|clrn
    Info (332115):      4.348      0.149 RF  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.383      4.383  R        clock network delay
    Info (332115):      4.017     -0.366           clock pessimism removed
    Info (332115):      4.017      0.000           clock uncertainty
    Info (332115):      4.017      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.348
    Info (332115): Data Required Time :     4.017
    Info (332115): Slack              :     0.331 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 5436 megabytes
    Info: Processing ended: Wed Mar 13 06:04:57 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:37


