[2025-09-18 08:23:02] START suite=qualcomm_srv trace=srv278_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv278_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2631013 heartbeat IPC: 3.801 cumulative IPC: 3.801 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5078818 heartbeat IPC: 4.085 cumulative IPC: 3.938 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5078818 cumulative IPC: 3.938 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5078818 cumulative IPC: 3.938 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13956332 heartbeat IPC: 1.126 cumulative IPC: 1.126 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 22767384 heartbeat IPC: 1.135 cumulative IPC: 1.131 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 31667490 heartbeat IPC: 1.124 cumulative IPC: 1.128 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 40518122 heartbeat IPC: 1.13 cumulative IPC: 1.129 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 49289330 heartbeat IPC: 1.14 cumulative IPC: 1.131 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 57993923 heartbeat IPC: 1.149 cumulative IPC: 1.134 (Simulation time: 00 hr 08 min 02 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv278_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000010 cycles: 66856420 heartbeat IPC: 1.128 cumulative IPC: 1.133 (Simulation time: 00 hr 09 min 15 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 75682357 heartbeat IPC: 1.133 cumulative IPC: 1.133 (Simulation time: 00 hr 10 min 24 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 84474845 heartbeat IPC: 1.137 cumulative IPC: 1.134 (Simulation time: 00 hr 11 min 35 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 88173976 cumulative IPC: 1.134 (Simulation time: 00 hr 12 min 46 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 88173976 cumulative IPC: 1.134 (Simulation time: 00 hr 12 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv278_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.134 instructions: 100000000 cycles: 88173976
CPU 0 Branch Prediction Accuracy: 92.47% MPKI: 13.54 Average ROB Occupancy at Mispredict: 28.52
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1335
BRANCH_INDIRECT: 0.3615
BRANCH_CONDITIONAL: 11.61
BRANCH_DIRECT_CALL: 0.4892
BRANCH_INDIRECT_CALL: 0.5157
BRANCH_RETURN: 0.427


====Backend Stall Breakdown====
ROB_STALL: 50535
LQ_STALL: 0
SQ_STALL: 432207


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 70.8
REPLAY_LOAD: 19.503817
NON_REPLAY_LOAD: 6.6216636

== Total ==
ADDR_TRANS: 5310
REPLAY_LOAD: 2555
NON_REPLAY_LOAD: 42670

== Counts ==
ADDR_TRANS: 75
REPLAY_LOAD: 131
NON_REPLAY_LOAD: 6444

cpu0->cpu0_STLB TOTAL        ACCESS:    2061050 HIT:    2048856 MISS:      12194 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2061050 HIT:    2048856 MISS:      12194 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 96.58 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10133287 HIT:    8881172 MISS:    1252115 MSHR_MERGE:      72683
cpu0->cpu0_L2C LOAD         ACCESS:    7857122 HIT:    6860519 MISS:     996603 MSHR_MERGE:       8605
cpu0->cpu0_L2C RFO          ACCESS:     598967 HIT:     479571 MISS:     119396 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     492930 HIT:     380860 MISS:     112070 MSHR_MERGE:      64078
cpu0->cpu0_L2C WRITE        ACCESS:    1163713 HIT:    1151217 MISS:      12496 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      20555 HIT:       9005 MISS:      11550 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     873657 ISSUED:     265433 USEFUL:       4247 USELESS:      16822
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.78 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15222867 HIT:    7685725 MISS:    7537142 MSHR_MERGE:    1808602
cpu0->cpu0_L1I LOAD         ACCESS:   15222867 HIT:    7685725 MISS:    7537142 MSHR_MERGE:    1808602
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.71 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30530532 HIT:   25587178 MISS:    4943354 MSHR_MERGE:    1869035
cpu0->cpu0_L1D LOAD         ACCESS:   16617262 HIT:   13949138 MISS:    2668124 MSHR_MERGE:     539541
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     682825 HIT:     227186 MISS:     455639 MSHR_MERGE:     129428
cpu0->cpu0_L1D WRITE        ACCESS:   13205799 HIT:   11406873 MISS:    1798926 MSHR_MERGE:    1199956
cpu0->cpu0_L1D TRANSLATION  ACCESS:      24646 HIT:       3981 MISS:      20665 MSHR_MERGE:        110
cpu0->cpu0_L1D PREFETCH REQUESTED:     828301 ISSUED:     682817 USEFUL:      67716 USELESS:      37709
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.16 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12480762 HIT:   10359396 MISS:    2121366 MSHR_MERGE:    1068013
cpu0->cpu0_ITLB LOAD         ACCESS:   12480762 HIT:   10359396 MISS:    2121366 MSHR_MERGE:    1068013
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.319 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28412205 HIT:   27065642 MISS:    1346563 MSHR_MERGE:     338866
cpu0->cpu0_DTLB LOAD         ACCESS:   28412205 HIT:   27065642 MISS:    1346563 MSHR_MERGE:     338866
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.822 cycles
cpu0->LLC TOTAL        ACCESS:    1377365 HIT:    1347062 MISS:      30303 MSHR_MERGE:       1142
cpu0->LLC LOAD         ACCESS:     987998 HIT:     971880 MISS:      16118 MSHR_MERGE:        348
cpu0->LLC RFO          ACCESS:     119395 HIT:     115291 MISS:       4104 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      47992 HIT:      40901 MISS:       7091 MSHR_MERGE:        794
cpu0->LLC WRITE        ACCESS:     210430 HIT:     210300 MISS:        130 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11550 HIT:       8690 MISS:       2860 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        728
  ROW_BUFFER_MISS:      28294
  AVG DBUS CONGESTED CYCLE: 3.139
Channel 0 WQ ROW_BUFFER_HIT:         84
  ROW_BUFFER_MISS:       2577
  FULL:          0
Channel 0 REFRESHES ISSUED:       7348

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       487486       548805       104817         1848
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           30         1897          917          205
  STLB miss resolved @ L2C                0         1347         1774         1095           99
  STLB miss resolved @ LLC                0          841         1531         3088          625
  STLB miss resolved @ MEM                0            0          565         2148         1304

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             189840        48123      1381404       168110          166
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          763          631           17
  STLB miss resolved @ L2C                0          986         5496         1668            7
  STLB miss resolved @ LLC                0          199         2998         1485           34
  STLB miss resolved @ MEM                0            0           77          119           66
[2025-09-18 08:35:48] END   suite=qualcomm_srv trace=srv278_ap (rc=0)
