// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition"

// DATE "11/03/2025 02:08:59"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Practica6 (
	RW,
	clk,
	addres,
	A,
	Addr_out,
	B,
	DataOut,
	e_presente,
	flags,
	mem,
	mem_out,
	PC,
	X_high,
	X_low,
	Y_low);
output 	RW;
input 	clk;
input 	[15:0] addres;
output 	[7:0] A;
output 	[15:0] Addr_out;
output 	[7:0] B;
output 	[7:0] DataOut;
output 	[7:0] e_presente;
output 	[7:0] flags;
output 	[7:0] mem;
output 	[7:0] mem_out;
output 	[7:0] PC;
output 	[7:0] X_high;
output 	[7:0] X_low;
output 	[7:0] Y_low;

// Design Ports Information
// RW	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[7]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[6]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[5]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[4]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[3]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[2]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[1]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[0]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addr_out[15]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addr_out[14]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addr_out[13]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addr_out[12]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addr_out[11]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addr_out[10]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addr_out[9]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addr_out[8]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addr_out[7]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addr_out[6]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addr_out[5]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addr_out[4]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addr_out[3]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addr_out[2]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addr_out[1]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addr_out[0]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataOut[7]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataOut[6]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataOut[5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataOut[4]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataOut[3]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataOut[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataOut[1]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataOut[0]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e_presente[7]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e_presente[6]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e_presente[5]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e_presente[4]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e_presente[3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e_presente[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e_presente[1]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e_presente[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flags[7]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flags[6]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flags[5]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flags[4]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flags[3]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flags[2]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flags[1]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flags[0]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem[7]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem[6]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem[5]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem[4]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem[3]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem[2]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem[1]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem[0]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[7]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[6]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[5]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[4]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[2]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[1]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_high[7]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_high[6]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_high[5]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_high[4]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_high[3]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_high[2]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_high[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_high[0]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_low[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_low[6]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_low[5]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_low[4]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_low[3]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_low[2]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_low[1]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_low[0]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_low[7]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_low[6]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_low[5]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_low[4]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_low[3]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_low[2]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_low[1]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_low[0]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addres[13]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addres[15]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addres[14]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addres[0]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addres[1]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addres[2]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addres[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addres[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addres[5]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addres[6]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addres[7]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addres[8]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addres[9]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addres[10]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addres[11]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addres[12]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \micro|Mult0|auto_generated|mac_out2~0 ;
wire \micro|Mult0|auto_generated|mac_out2~1 ;
wire \RW~output_o ;
wire \A[7]~output_o ;
wire \A[6]~output_o ;
wire \A[5]~output_o ;
wire \A[4]~output_o ;
wire \A[3]~output_o ;
wire \A[2]~output_o ;
wire \A[1]~output_o ;
wire \A[0]~output_o ;
wire \Addr_out[15]~output_o ;
wire \Addr_out[14]~output_o ;
wire \Addr_out[13]~output_o ;
wire \Addr_out[12]~output_o ;
wire \Addr_out[11]~output_o ;
wire \Addr_out[10]~output_o ;
wire \Addr_out[9]~output_o ;
wire \Addr_out[8]~output_o ;
wire \Addr_out[7]~output_o ;
wire \Addr_out[6]~output_o ;
wire \Addr_out[5]~output_o ;
wire \Addr_out[4]~output_o ;
wire \Addr_out[3]~output_o ;
wire \Addr_out[2]~output_o ;
wire \Addr_out[1]~output_o ;
wire \Addr_out[0]~output_o ;
wire \B[7]~output_o ;
wire \B[6]~output_o ;
wire \B[5]~output_o ;
wire \B[4]~output_o ;
wire \B[3]~output_o ;
wire \B[2]~output_o ;
wire \B[1]~output_o ;
wire \B[0]~output_o ;
wire \DataOut[7]~output_o ;
wire \DataOut[6]~output_o ;
wire \DataOut[5]~output_o ;
wire \DataOut[4]~output_o ;
wire \DataOut[3]~output_o ;
wire \DataOut[2]~output_o ;
wire \DataOut[1]~output_o ;
wire \DataOut[0]~output_o ;
wire \e_presente[7]~output_o ;
wire \e_presente[6]~output_o ;
wire \e_presente[5]~output_o ;
wire \e_presente[4]~output_o ;
wire \e_presente[3]~output_o ;
wire \e_presente[2]~output_o ;
wire \e_presente[1]~output_o ;
wire \e_presente[0]~output_o ;
wire \flags[7]~output_o ;
wire \flags[6]~output_o ;
wire \flags[5]~output_o ;
wire \flags[4]~output_o ;
wire \flags[3]~output_o ;
wire \flags[2]~output_o ;
wire \flags[1]~output_o ;
wire \flags[0]~output_o ;
wire \mem[7]~output_o ;
wire \mem[6]~output_o ;
wire \mem[5]~output_o ;
wire \mem[4]~output_o ;
wire \mem[3]~output_o ;
wire \mem[2]~output_o ;
wire \mem[1]~output_o ;
wire \mem[0]~output_o ;
wire \mem_out[7]~output_o ;
wire \mem_out[6]~output_o ;
wire \mem_out[5]~output_o ;
wire \mem_out[4]~output_o ;
wire \mem_out[3]~output_o ;
wire \mem_out[2]~output_o ;
wire \mem_out[1]~output_o ;
wire \mem_out[0]~output_o ;
wire \PC[7]~output_o ;
wire \PC[6]~output_o ;
wire \PC[5]~output_o ;
wire \PC[4]~output_o ;
wire \PC[3]~output_o ;
wire \PC[2]~output_o ;
wire \PC[1]~output_o ;
wire \PC[0]~output_o ;
wire \X_high[7]~output_o ;
wire \X_high[6]~output_o ;
wire \X_high[5]~output_o ;
wire \X_high[4]~output_o ;
wire \X_high[3]~output_o ;
wire \X_high[2]~output_o ;
wire \X_high[1]~output_o ;
wire \X_high[0]~output_o ;
wire \X_low[7]~output_o ;
wire \X_low[6]~output_o ;
wire \X_low[5]~output_o ;
wire \X_low[4]~output_o ;
wire \X_low[3]~output_o ;
wire \X_low[2]~output_o ;
wire \X_low[1]~output_o ;
wire \X_low[0]~output_o ;
wire \Y_low[7]~output_o ;
wire \Y_low[6]~output_o ;
wire \Y_low[5]~output_o ;
wire \Y_low[4]~output_o ;
wire \Y_low[3]~output_o ;
wire \Y_low[2]~output_o ;
wire \Y_low[1]~output_o ;
wire \Y_low[0]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \micro|Equal22~2_combout ;
wire \micro|Equal23~2_combout ;
wire \micro|Equal2~2_combout ;
wire \micro|Equal2~0_combout ;
wire \micro|Equal3~2_combout ;
wire \micro|Selector17~2_combout ;
wire \micro|Selector17~3_combout ;
wire \micro|Selector17~0_combout ;
wire \micro|Selector17~1_combout ;
wire \micro|Equal31~2_combout ;
wire \micro|XH[6]~feeder_combout ;
wire \micro|Equal13~2_combout ;
wire \RAM_2|auto_generated|decode2|w_anode468w[3]~0_combout ;
wire \RAM_2|auto_generated|rden_decode_a|w_anode559w[3]~0_combout ;
wire \addres[13]~input_o ;
wire \addres[15]~input_o ;
wire \addres[14]~input_o ;
wire \RAM_2|auto_generated|rden_decode_b|w_anode559w[3]~0_combout ;
wire \micro|B[4]~feeder_combout ;
wire \micro|Equal38~2_combout ;
wire \micro|Selector69~0_combout ;
wire \micro|estados[0]~3_combout ;
wire \micro|Equal5~1_combout ;
wire \micro|Equal5~2_combout ;
wire \micro|Equal25~0_combout ;
wire \micro|Equal25~2_combout ;
wire \micro|Selector22~0_combout ;
wire \micro|Selector22~1_combout ;
wire \micro|Selector16~0_combout ;
wire \micro|Selector16~1_combout ;
wire \micro|Equal17~0_combout ;
wire \micro|Equal33~0_combout ;
wire \micro|PC[1]~0_combout ;
wire \micro|Equal3~3_combout ;
wire \micro|Selector18~2_combout ;
wire \micro|WideNor0~0_combout ;
wire \micro|WideNor0~1_combout ;
wire \micro|Selector22~2_combout ;
wire \micro|WideNor0~3_combout ;
wire \micro|Equal40~2_combout ;
wire \micro|WideNor0~2_combout ;
wire \micro|WideNor0~4_combout ;
wire \micro|Equal4~2_combout ;
wire \micro|Equal7~0_combout ;
wire \micro|WideOr27~9_combout ;
wire \micro|WideNor0~5_combout ;
wire \micro|Equal10~2_combout ;
wire \micro|WideNor0~6_combout ;
wire \micro|WideOr26~0_combout ;
wire \micro|WideOr27~8_combout ;
wire \micro|WideOr29~combout ;
wire \micro|Equal16~0_combout ;
wire \micro|Dir[0]~22_combout ;
wire \micro|Dir[0]~feeder_combout ;
wire \micro|Add0~23_combout ;
wire \micro|WideNor0~combout ;
wire \micro|Add0~21_combout ;
wire \micro|Add3~0_combout ;
wire \micro|Add0~20_combout ;
wire \micro|Add1~0_combout ;
wire \micro|Add2~0_combout ;
wire \micro|Add0~46_combout ;
wire \micro|Add0~84_combout ;
wire \RAM_2|auto_generated|decode2|w_anode508w[3]~0_combout ;
wire \RAM_2|auto_generated|rden_decode_a|w_anode603w[3]~0_combout ;
wire \RAM_2|auto_generated|rden_decode_b|w_anode603w[3]~0_combout ;
wire \micro|A[2]~5_combout ;
wire \micro|B[1]~feeder_combout ;
wire \RAM_2|auto_generated|rden_decode_a|w_anode537w[3]~0_combout ;
wire \RAM_2|auto_generated|rden_decode_b|w_anode537w[3]~0_combout ;
wire \micro|B[3]~feeder_combout ;
wire \micro|Add4~1 ;
wire \micro|Add4~3 ;
wire \micro|Add4~5 ;
wire \micro|Add4~7 ;
wire \micro|Add4~8_combout ;
wire \micro|A[4]~3_combout ;
wire \micro|B[5]~feeder_combout ;
wire \micro|B[6]~feeder_combout ;
wire \micro|B[7]~feeder_combout ;
wire \micro|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \micro|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \micro|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \micro|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \micro|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \micro|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \micro|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \micro|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \micro|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \micro|Mult0|auto_generated|mac_mult1~0 ;
wire \micro|Mult0|auto_generated|mac_mult1~1 ;
wire \micro|Equal39~2_combout ;
wire \micro|WideOr28~combout ;
wire \micro|Add4~9 ;
wire \micro|Add4~11 ;
wire \micro|Add4~13 ;
wire \micro|Add4~14_combout ;
wire \micro|A[7]~0_combout ;
wire \micro|WideOr25~combout ;
wire \micro|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \micro|Add4~12_combout ;
wire \micro|A[6]~1_combout ;
wire \micro|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \micro|Add4~10_combout ;
wire \micro|A[5]~2_combout ;
wire \micro|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \micro|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \micro|Selector66~0_combout ;
wire \micro|Dir[0]~23 ;
wire \micro|Dir[1]~24_combout ;
wire \micro|Dir[1]~feeder_combout ;
wire \micro|Add0~24 ;
wire \micro|Add0~25_combout ;
wire \micro|Add3~1 ;
wire \micro|Add3~2_combout ;
wire \micro|Add1~1 ;
wire \micro|Add1~2_combout ;
wire \micro|Add2~1 ;
wire \micro|Add2~2_combout ;
wire \micro|Add0~45_combout ;
wire \micro|Add0~83_combout ;
wire \micro|WideOr1~0_combout ;
wire \micro|Selector18~4_combout ;
wire \micro|WideOr1~1_combout ;
wire \micro|WideOr1~combout ;
wire \micro|Dir[10]~55_combout ;
wire \micro|Dir[1]~25 ;
wire \micro|Dir[2]~26_combout ;
wire \micro|Dir[2]~feeder_combout ;
wire \micro|Add0~26 ;
wire \micro|Add0~27_combout ;
wire \micro|Add1~3 ;
wire \micro|Add1~4_combout ;
wire \micro|Add2~3 ;
wire \micro|Add2~4_combout ;
wire \micro|Add3~3 ;
wire \micro|Add3~4_combout ;
wire \micro|Add0~44_combout ;
wire \micro|Add0~82_combout ;
wire \micro|PC[2]~_wirecell_combout ;
wire \micro|Dir[2]~27 ;
wire \micro|Dir[3]~28_combout ;
wire \micro|Dir[3]~feeder_combout ;
wire \micro|Add0~28 ;
wire \micro|Add0~29_combout ;
wire \micro|Add3~5 ;
wire \micro|Add3~6_combout ;
wire \micro|Add1~5 ;
wire \micro|Add1~6_combout ;
wire \micro|Add2~5 ;
wire \micro|Add2~6_combout ;
wire \micro|Add0~43_combout ;
wire \micro|Add0~81_combout ;
wire \micro|Dir[3]~29 ;
wire \micro|Dir[4]~30_combout ;
wire \micro|Dir[4]~feeder_combout ;
wire \micro|Add0~30 ;
wire \micro|Add0~31_combout ;
wire \micro|Add1~7 ;
wire \micro|Add1~8_combout ;
wire \micro|Add2~7 ;
wire \micro|Add2~8_combout ;
wire \micro|Add3~7 ;
wire \micro|Add3~8_combout ;
wire \micro|Add0~42_combout ;
wire \micro|Add0~80_combout ;
wire \micro|PC[4]~_wirecell_combout ;
wire \micro|Dir[4]~31 ;
wire \micro|Dir[5]~32_combout ;
wire \micro|Dir[5]~feeder_combout ;
wire \micro|Add0~32 ;
wire \micro|Add0~33_combout ;
wire \micro|Add1~9 ;
wire \micro|Add1~10_combout ;
wire \micro|Add2~9 ;
wire \micro|Add2~10_combout ;
wire \micro|Add3~9 ;
wire \micro|Add3~10_combout ;
wire \micro|Add0~41_combout ;
wire \micro|Add0~79_combout ;
wire \micro|Dir[5]~33 ;
wire \micro|Dir[6]~34_combout ;
wire \micro|Add0~34 ;
wire \micro|Add0~35_combout ;
wire \micro|Add1~11 ;
wire \micro|Add1~12_combout ;
wire \micro|Add2~11 ;
wire \micro|Add2~12_combout ;
wire \micro|Add3~11 ;
wire \micro|Add3~12_combout ;
wire \micro|Add0~40_combout ;
wire \micro|Add0~78_combout ;
wire \micro|Dir[6]~35 ;
wire \micro|Dir[7]~36_combout ;
wire \micro|Dir[7]~feeder_combout ;
wire \micro|Add0~36 ;
wire \micro|Add0~37_combout ;
wire \micro|Add1~13 ;
wire \micro|Add1~14_combout ;
wire \micro|Add2~13 ;
wire \micro|Add2~14_combout ;
wire \micro|Add3~13 ;
wire \micro|Add3~14_combout ;
wire \micro|Add0~22_combout ;
wire \micro|Add0~77_combout ;
wire \micro|XH[0]~feeder_combout ;
wire \micro|Dir[7]~37 ;
wire \micro|Dir[8]~38_combout ;
wire \micro|Dir[8]~feeder_combout ;
wire \micro|Add0~38 ;
wire \micro|Add0~47_combout ;
wire \micro|Add3~15 ;
wire \micro|Add3~16_combout ;
wire \micro|Add2~15 ;
wire \micro|Add2~16_combout ;
wire \micro|Add0~76_combout ;
wire \micro|Add0~86_combout ;
wire \micro|XH[1]~feeder_combout ;
wire \micro|Dir[8]~39 ;
wire \micro|Dir[9]~40_combout ;
wire \micro|Add0~48 ;
wire \micro|Add0~49_combout ;
wire \micro|Add2~17 ;
wire \micro|Add2~18_combout ;
wire \micro|Add3~17 ;
wire \micro|Add3~18_combout ;
wire \micro|Add0~75_combout ;
wire \micro|Add0~85_combout ;
wire \micro|XH[2]~feeder_combout ;
wire \micro|Dir[9]~41 ;
wire \micro|Dir[10]~42_combout ;
wire \micro|Dir[10]~feeder_combout ;
wire \micro|Add0~39_combout ;
wire \micro|Add0~50 ;
wire \micro|Add0~51_combout ;
wire \micro|Add3~19 ;
wire \micro|Add3~20_combout ;
wire \micro|Add0~73_combout ;
wire \micro|Add2~19 ;
wire \micro|Add2~20_combout ;
wire \micro|Add0~74_combout ;
wire \micro|XH[3]~feeder_combout ;
wire \micro|Dir[10]~43 ;
wire \micro|Dir[11]~44_combout ;
wire \micro|Dir[11]~feeder_combout ;
wire \micro|Add2~21 ;
wire \micro|Add2~22_combout ;
wire \micro|Add0~52 ;
wire \micro|Add0~53_combout ;
wire \micro|Add3~21 ;
wire \micro|Add3~22_combout ;
wire \micro|Add0~71_combout ;
wire \micro|Add0~72_combout ;
wire \micro|Dir[11]~45 ;
wire \micro|Dir[12]~46_combout ;
wire \micro|Dir[12]~feeder_combout ;
wire \micro|Add2~23 ;
wire \micro|Add2~24_combout ;
wire \micro|Add0~54 ;
wire \micro|Add0~55_combout ;
wire \micro|Add3~23 ;
wire \micro|Add3~24_combout ;
wire \micro|Add0~69_combout ;
wire \micro|Add0~70_combout ;
wire \addres[0]~input_o ;
wire \addres[1]~input_o ;
wire \addres[2]~input_o ;
wire \addres[3]~input_o ;
wire \addres[4]~input_o ;
wire \addres[5]~input_o ;
wire \addres[6]~input_o ;
wire \addres[7]~input_o ;
wire \addres[8]~input_o ;
wire \addres[9]~input_o ;
wire \addres[10]~input_o ;
wire \addres[11]~input_o ;
wire \addres[12]~input_o ;
wire \RAM_2|auto_generated|ram_block1a11~portadataout ;
wire \RAM_2|auto_generated|ram_block1a27~portadataout ;
wire \RAM_2|auto_generated|decode2|w_anode458w[3]~0_combout ;
wire \RAM_2|auto_generated|rden_decode_a|w_anode548w[3]~0_combout ;
wire \RAM_2|auto_generated|rden_decode_b|w_anode548w[3]~0_combout ;
wire \RAM_2|auto_generated|ram_block1a19~portadataout ;
wire \RAM_2|auto_generated|ram_block1a3~portadataout ;
wire \RAM_2|auto_generated|mux4|_~16_combout ;
wire \RAM_2|auto_generated|mux4|_~17_combout ;
wire \RAM_2|auto_generated|decode2|w_anode488w[3]~0_combout ;
wire \RAM_2|auto_generated|rden_decode_a|w_anode581w[3]~0_combout ;
wire \RAM_2|auto_generated|rden_decode_b|w_anode581w[3]~0_combout ;
wire \RAM_2|auto_generated|ram_block1a43~portadataout ;
wire \RAM_2|auto_generated|decode2|w_anode478w[3]~0_combout ;
wire \RAM_2|auto_generated|rden_decode_a|w_anode570w[3]~0_combout ;
wire \RAM_2|auto_generated|rden_decode_b|w_anode570w[3]~0_combout ;
wire \RAM_2|auto_generated|ram_block1a35~portadataout ;
wire \RAM_2|auto_generated|mux4|_~18_combout ;
wire \RAM_2|auto_generated|decode2|w_anode498w[3]~0_combout ;
wire \RAM_2|auto_generated|rden_decode_a|w_anode592w[3]~0_combout ;
wire \RAM_2|auto_generated|rden_decode_b|w_anode592w[3]~0_combout ;
wire \RAM_2|auto_generated|ram_block1a51~portadataout ;
wire \RAM_2|auto_generated|ram_block1a59~portadataout ;
wire \RAM_2|auto_generated|mux4|_~19_combout ;
wire \micro|B[3]~4_combout ;
wire \micro|Add4~6_combout ;
wire \micro|A[3]~4_combout ;
wire \micro|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \micro|Selector68~0_combout ;
wire \RAM_2|auto_generated|ram_block1a57~portadataout ;
wire \RAM_2|auto_generated|ram_block1a49~portadataout ;
wire \RAM_2|auto_generated|ram_block1a33~portadataout ;
wire \RAM_2|auto_generated|ram_block1a41~portadataout ;
wire \RAM_2|auto_generated|mux4|_~26_combout ;
wire \RAM_2|auto_generated|mux4|_~27_combout ;
wire \RAM_2|auto_generated|ram_block1a9~portadataout ;
wire \RAM_2|auto_generated|ram_block1a25~portadataout ;
wire \RAM_2|auto_generated|ram_block1a1~portadataout ;
wire \RAM_2|auto_generated|ram_block1a17~portadataout ;
wire \RAM_2|auto_generated|mux4|_~24_combout ;
wire \RAM_2|auto_generated|mux4|_~25_combout ;
wire \micro|B[1]~6_combout ;
wire \micro|Add4~2_combout ;
wire \micro|A[1]~6_combout ;
wire \micro|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \micro|Selector67~0_combout ;
wire \RAM_2|auto_generated|ram_block1a58~portadataout ;
wire \RAM_2|auto_generated|ram_block1a50~portadataout ;
wire \RAM_2|auto_generated|ram_block1a34~portadataout ;
wire \RAM_2|auto_generated|ram_block1a42~portadataout ;
wire \RAM_2|auto_generated|mux4|_~22_combout ;
wire \RAM_2|auto_generated|mux4|_~23_combout ;
wire \RAM_2|auto_generated|ram_block1a18~portadataout ;
wire \RAM_2|auto_generated|ram_block1a2~portadataout ;
wire \RAM_2|auto_generated|mux4|_~20_combout ;
wire \RAM_2|auto_generated|ram_block1a10~portadataout ;
wire \RAM_2|auto_generated|ram_block1a26~portadataout ;
wire \RAM_2|auto_generated|mux4|_~21_combout ;
wire \micro|B[2]~5_combout ;
wire \micro|B[2]~feeder_combout ;
wire \micro|Add4~4_combout ;
wire \micro|Selector52~1_combout ;
wire \micro|Selector52~0_combout ;
wire \micro|Selector52~2_combout ;
wire \micro|Selector52~3_combout ;
wire \micro|Selector52~4_combout ;
wire \micro|Selector52~5_combout ;
wire \micro|Selector52~6_combout ;
wire \micro|PC[1]~1_combout ;
wire \micro|PC[1]~2_combout ;
wire \RAM_2|auto_generated|ram_block1a0~portadataout ;
wire \RAM_2|auto_generated|ram_block1a16~portadataout ;
wire \RAM_2|auto_generated|mux4|_~28_combout ;
wire \RAM_2|auto_generated|ram_block1a24~portadataout ;
wire \RAM_2|auto_generated|ram_block1a8~portadataout ;
wire \RAM_2|auto_generated|mux4|_~29_combout ;
wire \RAM_2|auto_generated|ram_block1a56~portadataout ;
wire \RAM_2|auto_generated|ram_block1a48~portadataout ;
wire \RAM_2|auto_generated|ram_block1a32~portadataout ;
wire \RAM_2|auto_generated|ram_block1a40~portadataout ;
wire \RAM_2|auto_generated|mux4|_~30_combout ;
wire \RAM_2|auto_generated|mux4|_~31_combout ;
wire \micro|B[0]~7_combout ;
wire \micro|B[0]~feeder_combout ;
wire \micro|Add4~0_combout ;
wire \micro|A[0]~7_combout ;
wire \micro|Mult0|auto_generated|mac_mult1~dataout ;
wire \micro|Selector65~0_combout ;
wire \RAM_2|auto_generated|ram_block1a28~portadataout ;
wire \RAM_2|auto_generated|ram_block1a12~portadataout ;
wire \RAM_2|auto_generated|ram_block1a4~portadataout ;
wire \RAM_2|auto_generated|ram_block1a20~portadataout ;
wire \RAM_2|auto_generated|mux4|_~12_combout ;
wire \RAM_2|auto_generated|mux4|_~13_combout ;
wire \RAM_2|auto_generated|ram_block1a52~portadataout ;
wire \RAM_2|auto_generated|ram_block1a60~portadataout ;
wire \RAM_2|auto_generated|ram_block1a44~portadataout ;
wire \RAM_2|auto_generated|ram_block1a36~portadataout ;
wire \RAM_2|auto_generated|mux4|_~14_combout ;
wire \RAM_2|auto_generated|mux4|_~15_combout ;
wire \micro|B[4]~3_combout ;
wire \micro|XH[4]~feeder_combout ;
wire \micro|Dir[12]~47 ;
wire \micro|Dir[13]~48_combout ;
wire \micro|Add0~56 ;
wire \micro|Add0~57_combout ;
wire \micro|Add3~25 ;
wire \micro|Add3~26_combout ;
wire \micro|Add0~67_combout ;
wire \micro|Add2~25 ;
wire \micro|Add2~26_combout ;
wire \micro|Add0~68_combout ;
wire \micro|Selector64~0_combout ;
wire \RAM_2|auto_generated|ram_block1a29~portadataout ;
wire \RAM_2|auto_generated|ram_block1a13~portadataout ;
wire \RAM_2|auto_generated|ram_block1a5~portadataout ;
wire \RAM_2|auto_generated|ram_block1a21~portadataout ;
wire \RAM_2|auto_generated|mux4|_~8_combout ;
wire \RAM_2|auto_generated|mux4|_~9_combout ;
wire \RAM_2|auto_generated|ram_block1a37~portadataout ;
wire \RAM_2|auto_generated|ram_block1a45~portadataout ;
wire \RAM_2|auto_generated|mux4|_~10_combout ;
wire \RAM_2|auto_generated|ram_block1a53~portadataout ;
wire \RAM_2|auto_generated|ram_block1a61~portadataout ;
wire \RAM_2|auto_generated|mux4|_~11_combout ;
wire \micro|B[5]~2_combout ;
wire \micro|XH[5]~feeder_combout ;
wire \micro|Dir[13]~49 ;
wire \micro|Dir[14]~50_combout ;
wire \micro|Dir[14]~feeder_combout ;
wire \micro|Add2~27 ;
wire \micro|Add2~28_combout ;
wire \micro|Add0~58 ;
wire \micro|Add0~59_combout ;
wire \micro|Add3~27 ;
wire \micro|Add3~28_combout ;
wire \micro|Add0~65_combout ;
wire \micro|Add0~66_combout ;
wire \RAM_2|auto_generated|decode2|w_anode448w[3]~0_combout ;
wire \micro|Selector62~0_combout ;
wire \RAM_2|auto_generated|ram_block1a15~portadataout ;
wire \RAM_2|auto_generated|ram_block1a7~portadataout ;
wire \RAM_2|auto_generated|ram_block1a23~portadataout ;
wire \RAM_2|auto_generated|mux4|_~0_combout ;
wire \RAM_2|auto_generated|ram_block1a31~portadataout ;
wire \RAM_2|auto_generated|mux4|_~1_combout ;
wire \RAM_2|auto_generated|ram_block1a63~portadataout ;
wire \RAM_2|auto_generated|ram_block1a55~portadataout ;
wire \RAM_2|auto_generated|ram_block1a47~portadataout ;
wire \RAM_2|auto_generated|ram_block1a39~portadataout ;
wire \RAM_2|auto_generated|mux4|_~2_combout ;
wire \RAM_2|auto_generated|mux4|_~3_combout ;
wire \micro|B[7]~0_combout ;
wire \micro|XH[7]~feeder_combout ;
wire \micro|Dir[14]~51 ;
wire \micro|Dir[15]~52_combout ;
wire \micro|Dir[15]~feeder_combout ;
wire \micro|Add0~60 ;
wire \micro|Add0~61_combout ;
wire \micro|Add3~29 ;
wire \micro|Add3~30_combout ;
wire \micro|Add0~63_combout ;
wire \micro|Add2~29 ;
wire \micro|Add2~30_combout ;
wire \micro|Add0~64_combout ;
wire \RAM_2|auto_generated|address_reg_a[2]~feeder_combout ;
wire \micro|Selector63~0_combout ;
wire \RAM_2|auto_generated|ram_block1a62~portadataout ;
wire \RAM_2|auto_generated|ram_block1a38~portadataout ;
wire \RAM_2|auto_generated|ram_block1a46~portadataout ;
wire \RAM_2|auto_generated|mux4|_~6_combout ;
wire \RAM_2|auto_generated|ram_block1a54~portadataout ;
wire \RAM_2|auto_generated|mux4|_~7_combout ;
wire \RAM_2|auto_generated|ram_block1a14~portadataout ;
wire \RAM_2|auto_generated|ram_block1a30~portadataout ;
wire \RAM_2|auto_generated|ram_block1a6~portadataout ;
wire \RAM_2|auto_generated|ram_block1a22~portadataout ;
wire \RAM_2|auto_generated|mux4|_~4_combout ;
wire \RAM_2|auto_generated|mux4|_~5_combout ;
wire \micro|B[6]~1_combout ;
wire \micro|Selector17~4_combout ;
wire \micro|Selector17~5_combout ;
wire \micro|Selector19~0_combout ;
wire \micro|Equal17~1_combout ;
wire \micro|Equal2~1_combout ;
wire \micro|Equal4~3_combout ;
wire \micro|Selector22~4_combout ;
wire \micro|Selector22~5_combout ;
wire \micro|Equal21~2_combout ;
wire \micro|Selector23~1_combout ;
wire \micro|Selector23~0_combout ;
wire \micro|Selector23~2_combout ;
wire \micro|Equal8~0_combout ;
wire \micro|Equal8~1_combout ;
wire \micro|Selector20~3_combout ;
wire \micro|Selector20~2_combout ;
wire \micro|Equal21~0_combout ;
wire \micro|Equal21~1_combout ;
wire \micro|Equal37~0_combout ;
wire \micro|Selector18~3_combout ;
wire \micro|Selector18~7_combout ;
wire \micro|Selector18~5_combout ;
wire \micro|Selector18~6_combout ;
wire \micro|Equal18~2_combout ;
wire \micro|Equal18~3_combout ;
wire \micro|Selector22~3_combout ;
wire \micro|Selector21~0_combout ;
wire \micro|Selector21~1_combout ;
wire \micro|Equal5~0_combout ;
wire \micro|Equal15~0_combout ;
wire \micro|Equal15~1_combout ;
wire \micro|Equal15~2_combout ;
wire \micro|e_siguiente~0_combout ;
wire \micro|Equal25~1_combout ;
wire \micro|WideOr21~combout ;
wire \micro|Equal14~0_combout ;
wire \micro|WideOr23~0_combout ;
wire \micro|WideOr23~combout ;
wire \micro|Dir[10]~54_combout ;
wire \micro|nRW~feeder_combout ;
wire \micro|nRW~q ;
wire \micro|Selector51~0_combout ;
wire \micro|Selector51~1_combout ;
wire \micro|Selector53~0_combout ;
wire \micro|Selector53~1_combout ;
wire \micro|Add4~15 ;
wire \micro|Add4~16_combout ;
wire \micro|estados[0]~2_combout ;
wire \RAM_2|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~0_combout ;
wire \RAM_2|auto_generated|mux5|_~1_combout ;
wire \RAM_2|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~2_combout ;
wire \RAM_2|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~3_combout ;
wire \RAM_2|auto_generated|mux5|_~4_combout ;
wire \RAM_2|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~5_combout ;
wire \RAM_2|auto_generated|mux5|_~6_combout ;
wire \RAM_2|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~7_combout ;
wire \RAM_2|auto_generated|mux5|_~8_combout ;
wire \RAM_2|auto_generated|mux5|_~9_combout ;
wire \RAM_2|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~10_combout ;
wire \RAM_2|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~11_combout ;
wire \RAM_2|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~12_combout ;
wire \RAM_2|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~13_combout ;
wire \RAM_2|auto_generated|mux5|_~14_combout ;
wire \RAM_2|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~17_combout ;
wire \RAM_2|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~18_combout ;
wire \RAM_2|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~15_combout ;
wire \RAM_2|auto_generated|mux5|_~16_combout ;
wire \RAM_2|auto_generated|mux5|_~19_combout ;
wire \RAM_2|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~22_combout ;
wire \RAM_2|auto_generated|mux5|_~23_combout ;
wire \RAM_2|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~20_combout ;
wire \RAM_2|auto_generated|mux5|_~21_combout ;
wire \RAM_2|auto_generated|mux5|_~24_combout ;
wire \RAM_2|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~25_combout ;
wire \RAM_2|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~26_combout ;
wire \RAM_2|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~27_combout ;
wire \RAM_2|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~28_combout ;
wire \RAM_2|auto_generated|mux5|_~29_combout ;
wire \RAM_2|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~32_combout ;
wire \RAM_2|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~33_combout ;
wire \RAM_2|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~30_combout ;
wire \RAM_2|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~31_combout ;
wire \RAM_2|auto_generated|mux5|_~34_combout ;
wire \RAM_2|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~37_combout ;
wire \RAM_2|auto_generated|mux5|_~38_combout ;
wire \RAM_2|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \RAM_2|auto_generated|mux5|_~35_combout ;
wire \RAM_2|auto_generated|mux5|_~36_combout ;
wire \RAM_2|auto_generated|mux5|_~39_combout ;
wire [3:0] \RAM_2|auto_generated|rden_decode_b|w_anode519w ;
wire [3:0] \RAM_2|auto_generated|rden_decode_a|w_anode519w ;
wire [3:0] \RAM_2|auto_generated|decode2|w_anode431w ;
wire [7:0] \micro|XL ;
wire [7:0] \micro|XH ;
wire [15:0] \micro|D ;
wire [15:0] \micro|Dir ;
wire [7:0] \micro|A ;
wire [7:0] \micro|Data_out ;
wire [11:0] \micro|e_siguiente ;
wire [7:0] \micro|estados ;
wire [15:0] \micro|Aux ;
wire [2:0] \RAM_2|auto_generated|address_reg_a ;
wire [15:0] \micro|PC ;
wire [7:0] \micro|B ;
wire [2:0] \RAM_2|auto_generated|address_reg_b ;

wire [0:0] \RAM_2|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \RAM_2|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [17:0] \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [17:0] \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \RAM_2|auto_generated|ram_block1a15~portadataout  = \RAM_2|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a15~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a23~portadataout  = \RAM_2|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a23~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a7~portadataout  = \RAM_2|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a7~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a31~portadataout  = \RAM_2|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a31~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a55~portadataout  = \RAM_2|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a55~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a47~portadataout  = \RAM_2|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a47~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a39~portadataout  = \RAM_2|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a39~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a63~portadataout  = \RAM_2|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a63~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a14~portadataout  = \RAM_2|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a14~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a22~portadataout  = \RAM_2|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a22~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a6~portadataout  = \RAM_2|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a6~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a30~portadataout  = \RAM_2|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a30~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a54~portadataout  = \RAM_2|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a54~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a46~portadataout  = \RAM_2|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a46~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a38~portadataout  = \RAM_2|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a38~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a62~portadataout  = \RAM_2|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a62~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a13~portadataout  = \RAM_2|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a13~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a21~portadataout  = \RAM_2|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a21~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a5~portadataout  = \RAM_2|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a5~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a29~portadataout  = \RAM_2|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a29~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a53~portadataout  = \RAM_2|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a53~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a45~portadataout  = \RAM_2|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a45~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a37~portadataout  = \RAM_2|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a37~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a61~portadataout  = \RAM_2|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a61~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a12~portadataout  = \RAM_2|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a12~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a20~portadataout  = \RAM_2|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a20~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a4~portadataout  = \RAM_2|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a4~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a28~portadataout  = \RAM_2|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a28~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a52~portadataout  = \RAM_2|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a52~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a44~portadataout  = \RAM_2|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a44~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a36~portadataout  = \RAM_2|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a36~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a60~portadataout  = \RAM_2|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a60~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a11~portadataout  = \RAM_2|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a11~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a19~portadataout  = \RAM_2|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a19~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a3~portadataout  = \RAM_2|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a3~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a27~portadataout  = \RAM_2|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a27~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a51~portadataout  = \RAM_2|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a51~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a43~portadataout  = \RAM_2|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a43~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a35~portadataout  = \RAM_2|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a35~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a59~portadataout  = \RAM_2|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a59~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a10~portadataout  = \RAM_2|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a10~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a18~portadataout  = \RAM_2|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a18~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a2~portadataout  = \RAM_2|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a2~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a26~portadataout  = \RAM_2|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a26~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a50~portadataout  = \RAM_2|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a50~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a42~portadataout  = \RAM_2|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a42~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a34~portadataout  = \RAM_2|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a34~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a58~portadataout  = \RAM_2|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a58~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a9~portadataout  = \RAM_2|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a9~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a17~portadataout  = \RAM_2|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a17~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a1~portadataout  = \RAM_2|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a1~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a25~portadataout  = \RAM_2|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a25~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a49~portadataout  = \RAM_2|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a49~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a41~portadataout  = \RAM_2|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a41~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a33~portadataout  = \RAM_2|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a33~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a57~portadataout  = \RAM_2|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a57~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a8~portadataout  = \RAM_2|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a8~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a16~portadataout  = \RAM_2|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a16~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a0~portadataout  = \RAM_2|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a0~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a24~portadataout  = \RAM_2|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a24~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a48~portadataout  = \RAM_2|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a48~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a40~portadataout  = \RAM_2|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a40~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a32~portadataout  = \RAM_2|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a32~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a56~portadataout  = \RAM_2|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \RAM_2|auto_generated|ram_block1a56~PORTBDATAOUT0  = \RAM_2|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \micro|Mult0|auto_generated|mac_out2~0  = \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \micro|Mult0|auto_generated|mac_out2~1  = \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \micro|D [0] = \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \micro|D [1] = \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \micro|D [2] = \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \micro|D [3] = \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \micro|D [4] = \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \micro|D [5] = \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \micro|D [6] = \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \micro|D [7] = \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \micro|D [8] = \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \micro|D [9] = \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \micro|D [10] = \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \micro|D [11] = \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \micro|D [12] = \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \micro|D [13] = \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \micro|D [14] = \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \micro|D [15] = \micro|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];

assign \micro|Mult0|auto_generated|mac_mult1~0  = \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \micro|Mult0|auto_generated|mac_mult1~1  = \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \micro|Mult0|auto_generated|mac_mult1~dataout  = \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \micro|Mult0|auto_generated|mac_mult1~DATAOUT1  = \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \micro|Mult0|auto_generated|mac_mult1~DATAOUT2  = \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \micro|Mult0|auto_generated|mac_mult1~DATAOUT3  = \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \micro|Mult0|auto_generated|mac_mult1~DATAOUT4  = \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \micro|Mult0|auto_generated|mac_mult1~DATAOUT5  = \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \micro|Mult0|auto_generated|mac_mult1~DATAOUT6  = \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \micro|Mult0|auto_generated|mac_mult1~DATAOUT7  = \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \micro|Mult0|auto_generated|mac_mult1~DATAOUT8  = \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \micro|Mult0|auto_generated|mac_mult1~DATAOUT9  = \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \micro|Mult0|auto_generated|mac_mult1~DATAOUT10  = \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \micro|Mult0|auto_generated|mac_mult1~DATAOUT11  = \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \micro|Mult0|auto_generated|mac_mult1~DATAOUT12  = \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \micro|Mult0|auto_generated|mac_mult1~DATAOUT13  = \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \micro|Mult0|auto_generated|mac_mult1~DATAOUT14  = \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \micro|Mult0|auto_generated|mac_mult1~DATAOUT15  = \micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \RW~output (
	.i(!\micro|nRW~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RW~output_o ),
	.obar());
// synopsys translate_off
defparam \RW~output .bus_hold = "false";
defparam \RW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \A[7]~output (
	.i(\micro|A [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[7]~output .bus_hold = "false";
defparam \A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \A[6]~output (
	.i(\micro|A [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[6]~output .bus_hold = "false";
defparam \A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \A[5]~output (
	.i(\micro|A [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[5]~output .bus_hold = "false";
defparam \A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \A[4]~output (
	.i(\micro|A [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[4]~output .bus_hold = "false";
defparam \A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \A[3]~output (
	.i(\micro|A [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[3]~output .bus_hold = "false";
defparam \A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \A[2]~output (
	.i(\micro|A [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[2]~output .bus_hold = "false";
defparam \A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \A[1]~output (
	.i(\micro|A [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[1]~output .bus_hold = "false";
defparam \A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \A[0]~output (
	.i(\micro|A [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[0]~output .bus_hold = "false";
defparam \A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N2
cycloneive_io_obuf \Addr_out[15]~output (
	.i(\micro|Dir [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Addr_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Addr_out[15]~output .bus_hold = "false";
defparam \Addr_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \Addr_out[14]~output (
	.i(\micro|Dir [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Addr_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Addr_out[14]~output .bus_hold = "false";
defparam \Addr_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneive_io_obuf \Addr_out[13]~output (
	.i(\micro|Dir [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Addr_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Addr_out[13]~output .bus_hold = "false";
defparam \Addr_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneive_io_obuf \Addr_out[12]~output (
	.i(\micro|Dir [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Addr_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Addr_out[12]~output .bus_hold = "false";
defparam \Addr_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \Addr_out[11]~output (
	.i(\micro|Dir [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Addr_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Addr_out[11]~output .bus_hold = "false";
defparam \Addr_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \Addr_out[10]~output (
	.i(\micro|Dir [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Addr_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Addr_out[10]~output .bus_hold = "false";
defparam \Addr_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \Addr_out[9]~output (
	.i(\micro|Dir [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Addr_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Addr_out[9]~output .bus_hold = "false";
defparam \Addr_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \Addr_out[8]~output (
	.i(\micro|Dir [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Addr_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Addr_out[8]~output .bus_hold = "false";
defparam \Addr_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \Addr_out[7]~output (
	.i(\micro|Dir [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Addr_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Addr_out[7]~output .bus_hold = "false";
defparam \Addr_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \Addr_out[6]~output (
	.i(\micro|Dir [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Addr_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Addr_out[6]~output .bus_hold = "false";
defparam \Addr_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \Addr_out[5]~output (
	.i(\micro|Dir [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Addr_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Addr_out[5]~output .bus_hold = "false";
defparam \Addr_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \Addr_out[4]~output (
	.i(\micro|Dir [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Addr_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Addr_out[4]~output .bus_hold = "false";
defparam \Addr_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \Addr_out[3]~output (
	.i(\micro|Dir [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Addr_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Addr_out[3]~output .bus_hold = "false";
defparam \Addr_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \Addr_out[2]~output (
	.i(\micro|Dir [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Addr_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Addr_out[2]~output .bus_hold = "false";
defparam \Addr_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \Addr_out[1]~output (
	.i(\micro|Dir [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Addr_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Addr_out[1]~output .bus_hold = "false";
defparam \Addr_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \Addr_out[0]~output (
	.i(\micro|Dir [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Addr_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Addr_out[0]~output .bus_hold = "false";
defparam \Addr_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \B[7]~output (
	.i(\micro|B [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \B[6]~output (
	.i(\micro|B [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \B[5]~output (
	.i(\micro|B [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \B[4]~output (
	.i(\micro|B [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \B[3]~output (
	.i(\micro|B [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \B[2]~output (
	.i(\micro|B [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \B[1]~output (
	.i(\micro|B [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \B[0]~output (
	.i(\micro|B [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \DataOut[7]~output (
	.i(\micro|Data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DataOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DataOut[7]~output .bus_hold = "false";
defparam \DataOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \DataOut[6]~output (
	.i(\micro|Data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DataOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DataOut[6]~output .bus_hold = "false";
defparam \DataOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \DataOut[5]~output (
	.i(\micro|Data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DataOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DataOut[5]~output .bus_hold = "false";
defparam \DataOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \DataOut[4]~output (
	.i(\micro|Data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DataOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DataOut[4]~output .bus_hold = "false";
defparam \DataOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cycloneive_io_obuf \DataOut[3]~output (
	.i(\micro|Data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DataOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DataOut[3]~output .bus_hold = "false";
defparam \DataOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \DataOut[2]~output (
	.i(\micro|Data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DataOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DataOut[2]~output .bus_hold = "false";
defparam \DataOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \DataOut[1]~output (
	.i(\micro|Data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DataOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DataOut[1]~output .bus_hold = "false";
defparam \DataOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \DataOut[0]~output (
	.i(\micro|Data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DataOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DataOut[0]~output .bus_hold = "false";
defparam \DataOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \e_presente[7]~output (
	.i(\micro|e_siguiente [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_presente[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_presente[7]~output .bus_hold = "false";
defparam \e_presente[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \e_presente[6]~output (
	.i(\micro|e_siguiente [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_presente[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_presente[6]~output .bus_hold = "false";
defparam \e_presente[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \e_presente[5]~output (
	.i(\micro|e_siguiente [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_presente[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_presente[5]~output .bus_hold = "false";
defparam \e_presente[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \e_presente[4]~output (
	.i(\micro|e_siguiente [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_presente[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_presente[4]~output .bus_hold = "false";
defparam \e_presente[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \e_presente[3]~output (
	.i(\micro|e_siguiente [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_presente[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_presente[3]~output .bus_hold = "false";
defparam \e_presente[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \e_presente[2]~output (
	.i(\micro|e_siguiente [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_presente[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_presente[2]~output .bus_hold = "false";
defparam \e_presente[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \e_presente[1]~output (
	.i(\micro|e_siguiente [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_presente[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_presente[1]~output .bus_hold = "false";
defparam \e_presente[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N2
cycloneive_io_obuf \e_presente[0]~output (
	.i(\micro|e_siguiente [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_presente[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_presente[0]~output .bus_hold = "false";
defparam \e_presente[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \flags[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\flags[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \flags[7]~output .bus_hold = "false";
defparam \flags[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N2
cycloneive_io_obuf \flags[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\flags[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \flags[6]~output .bus_hold = "false";
defparam \flags[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \flags[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\flags[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \flags[5]~output .bus_hold = "false";
defparam \flags[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \flags[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\flags[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \flags[4]~output .bus_hold = "false";
defparam \flags[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \flags[3]~output (
	.i(!\micro|estados [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\flags[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \flags[3]~output .bus_hold = "false";
defparam \flags[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \flags[2]~output (
	.i(!\micro|estados [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\flags[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \flags[2]~output .bus_hold = "false";
defparam \flags[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \flags[1]~output (
	.i(!\micro|estados [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\flags[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \flags[1]~output .bus_hold = "false";
defparam \flags[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \flags[0]~output (
	.i(!\micro|estados [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\flags[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \flags[0]~output .bus_hold = "false";
defparam \flags[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \mem[7]~output (
	.i(\micro|B[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem[7]~output .bus_hold = "false";
defparam \mem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \mem[6]~output (
	.i(\micro|B[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem[6]~output .bus_hold = "false";
defparam \mem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \mem[5]~output (
	.i(\micro|B[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem[5]~output .bus_hold = "false";
defparam \mem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \mem[4]~output (
	.i(\micro|B[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem[4]~output .bus_hold = "false";
defparam \mem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \mem[3]~output (
	.i(\micro|B[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem[3]~output .bus_hold = "false";
defparam \mem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \mem[2]~output (
	.i(\micro|B[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem[2]~output .bus_hold = "false";
defparam \mem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \mem[1]~output (
	.i(\micro|B[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem[1]~output .bus_hold = "false";
defparam \mem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \mem[0]~output (
	.i(\micro|B[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem[0]~output .bus_hold = "false";
defparam \mem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \mem_out[7]~output (
	.i(\RAM_2|auto_generated|mux5|_~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[7]~output .bus_hold = "false";
defparam \mem_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \mem_out[6]~output (
	.i(\RAM_2|auto_generated|mux5|_~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[6]~output .bus_hold = "false";
defparam \mem_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \mem_out[5]~output (
	.i(\RAM_2|auto_generated|mux5|_~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[5]~output .bus_hold = "false";
defparam \mem_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \mem_out[4]~output (
	.i(\RAM_2|auto_generated|mux5|_~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[4]~output .bus_hold = "false";
defparam \mem_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \mem_out[3]~output (
	.i(\RAM_2|auto_generated|mux5|_~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[3]~output .bus_hold = "false";
defparam \mem_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \mem_out[2]~output (
	.i(\RAM_2|auto_generated|mux5|_~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[2]~output .bus_hold = "false";
defparam \mem_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \mem_out[1]~output (
	.i(\RAM_2|auto_generated|mux5|_~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[1]~output .bus_hold = "false";
defparam \mem_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \mem_out[0]~output (
	.i(\RAM_2|auto_generated|mux5|_~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[0]~output .bus_hold = "false";
defparam \mem_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \PC[7]~output (
	.i(\micro|PC [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \PC[6]~output (
	.i(\micro|PC [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \PC[5]~output (
	.i(\micro|PC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \PC[4]~output (
	.i(!\micro|PC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cycloneive_io_obuf \PC[3]~output (
	.i(\micro|PC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \PC[2]~output (
	.i(!\micro|PC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \PC[1]~output (
	.i(\micro|PC [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \PC[0]~output (
	.i(\micro|PC [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \X_high[7]~output (
	.i(\micro|XH [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_high[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_high[7]~output .bus_hold = "false";
defparam \X_high[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \X_high[6]~output (
	.i(\micro|XH [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_high[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_high[6]~output .bus_hold = "false";
defparam \X_high[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \X_high[5]~output (
	.i(\micro|XH [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_high[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_high[5]~output .bus_hold = "false";
defparam \X_high[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \X_high[4]~output (
	.i(\micro|XH [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_high[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_high[4]~output .bus_hold = "false";
defparam \X_high[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \X_high[3]~output (
	.i(\micro|XH [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_high[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_high[3]~output .bus_hold = "false";
defparam \X_high[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \X_high[2]~output (
	.i(\micro|XH [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_high[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_high[2]~output .bus_hold = "false";
defparam \X_high[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \X_high[1]~output (
	.i(\micro|XH [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_high[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_high[1]~output .bus_hold = "false";
defparam \X_high[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \X_high[0]~output (
	.i(\micro|XH [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_high[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_high[0]~output .bus_hold = "false";
defparam \X_high[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \X_low[7]~output (
	.i(\micro|XL [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_low[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_low[7]~output .bus_hold = "false";
defparam \X_low[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \X_low[6]~output (
	.i(\micro|XL [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_low[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_low[6]~output .bus_hold = "false";
defparam \X_low[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \X_low[5]~output (
	.i(\micro|XL [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_low[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_low[5]~output .bus_hold = "false";
defparam \X_low[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \X_low[4]~output (
	.i(\micro|XL [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_low[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_low[4]~output .bus_hold = "false";
defparam \X_low[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \X_low[3]~output (
	.i(\micro|XL [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_low[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_low[3]~output .bus_hold = "false";
defparam \X_low[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N9
cycloneive_io_obuf \X_low[2]~output (
	.i(\micro|XL [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_low[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_low[2]~output .bus_hold = "false";
defparam \X_low[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \X_low[1]~output (
	.i(\micro|XL [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_low[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_low[1]~output .bus_hold = "false";
defparam \X_low[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \X_low[0]~output (
	.i(\micro|XL [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_low[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_low[0]~output .bus_hold = "false";
defparam \X_low[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \Y_low[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_low[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_low[7]~output .bus_hold = "false";
defparam \Y_low[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \Y_low[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_low[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_low[6]~output .bus_hold = "false";
defparam \Y_low[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \Y_low[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_low[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_low[5]~output .bus_hold = "false";
defparam \Y_low[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \Y_low[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_low[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_low[4]~output .bus_hold = "false";
defparam \Y_low[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \Y_low[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_low[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_low[3]~output .bus_hold = "false";
defparam \Y_low[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Y_low[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_low[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_low[2]~output .bus_hold = "false";
defparam \Y_low[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N9
cycloneive_io_obuf \Y_low[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_low[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_low[1]~output .bus_hold = "false";
defparam \Y_low[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \Y_low[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_low[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_low[0]~output .bus_hold = "false";
defparam \Y_low[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \micro|Equal22~2 (
// Equation(s):
// \micro|Equal22~2_combout  = (\micro|e_siguiente [0] & (!\micro|e_siguiente [1] & \micro|Equal21~2_combout ))

	.dataa(gnd),
	.datab(\micro|e_siguiente [0]),
	.datac(\micro|e_siguiente [1]),
	.datad(\micro|Equal21~2_combout ),
	.cin(gnd),
	.combout(\micro|Equal22~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal22~2 .lut_mask = 16'h0C00;
defparam \micro|Equal22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \micro|Equal23~2 (
// Equation(s):
// \micro|Equal23~2_combout  = (!\micro|e_siguiente [0] & (\micro|e_siguiente [1] & \micro|Equal21~2_combout ))

	.dataa(gnd),
	.datab(\micro|e_siguiente [0]),
	.datac(\micro|e_siguiente [1]),
	.datad(\micro|Equal21~2_combout ),
	.cin(gnd),
	.combout(\micro|Equal23~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal23~2 .lut_mask = 16'h3000;
defparam \micro|Equal23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \micro|Equal2~2 (
// Equation(s):
// \micro|Equal2~2_combout  = (!\micro|e_siguiente [0] & !\micro|e_siguiente [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro|e_siguiente [0]),
	.datad(\micro|e_siguiente [1]),
	.cin(gnd),
	.combout(\micro|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal2~2 .lut_mask = 16'h000F;
defparam \micro|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \micro|Equal2~0 (
// Equation(s):
// \micro|Equal2~0_combout  = (!\micro|e_siguiente [6] & !\micro|e_siguiente [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro|e_siguiente [6]),
	.datad(\micro|e_siguiente [5]),
	.cin(gnd),
	.combout(\micro|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal2~0 .lut_mask = 16'h000F;
defparam \micro|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \micro|Equal3~2 (
// Equation(s):
// \micro|Equal3~2_combout  = (\micro|e_siguiente [0] & !\micro|e_siguiente [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro|e_siguiente [0]),
	.datad(\micro|e_siguiente [1]),
	.cin(gnd),
	.combout(\micro|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal3~2 .lut_mask = 16'h00F0;
defparam \micro|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \micro|Selector17~2 (
// Equation(s):
// \micro|Selector17~2_combout  = (\micro|e_siguiente [1]) # ((!\micro|Equal8~1_combout ) # (!\micro|e_siguiente [0]))

	.dataa(gnd),
	.datab(\micro|e_siguiente [1]),
	.datac(\micro|e_siguiente [0]),
	.datad(\micro|Equal8~1_combout ),
	.cin(gnd),
	.combout(\micro|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector17~2 .lut_mask = 16'hCFFF;
defparam \micro|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \micro|Selector17~3 (
// Equation(s):
// \micro|Selector17~3_combout  = (\micro|Selector17~2_combout  & (((!\micro|Equal3~2_combout ) # (!\micro|e_siguiente [10])) # (!\micro|Equal25~1_combout )))

	.dataa(\micro|Equal25~1_combout ),
	.datab(\micro|e_siguiente [10]),
	.datac(\micro|Equal3~2_combout ),
	.datad(\micro|Selector17~2_combout ),
	.cin(gnd),
	.combout(\micro|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector17~3 .lut_mask = 16'h7F00;
defparam \micro|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \micro|Selector17~0 (
// Equation(s):
// \micro|Selector17~0_combout  = ((\micro|e_siguiente [1] & (!\micro|e_siguiente [7])) # (!\micro|e_siguiente [1] & ((\micro|e_siguiente [0])))) # (!\micro|Equal8~1_combout )

	.dataa(\micro|e_siguiente [7]),
	.datab(\micro|e_siguiente [1]),
	.datac(\micro|e_siguiente [0]),
	.datad(\micro|Equal8~1_combout ),
	.cin(gnd),
	.combout(\micro|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector17~0 .lut_mask = 16'h74FF;
defparam \micro|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \micro|Selector17~1 (
// Equation(s):
// \micro|Selector17~1_combout  = (\micro|Selector17~0_combout  & (((!\micro|Equal25~1_combout ) # (!\micro|e_siguiente [10])) # (!\micro|Equal2~2_combout )))

	.dataa(\micro|Equal2~2_combout ),
	.datab(\micro|e_siguiente [10]),
	.datac(\micro|Selector17~0_combout ),
	.datad(\micro|Equal25~1_combout ),
	.cin(gnd),
	.combout(\micro|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector17~1 .lut_mask = 16'h70F0;
defparam \micro|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N30
cycloneive_lcell_comb \micro|Equal31~2 (
// Equation(s):
// \micro|Equal31~2_combout  = (\micro|Equal25~1_combout  & (!\micro|e_siguiente [0] & (\micro|e_siguiente [10] & \micro|e_siguiente [1])))

	.dataa(\micro|Equal25~1_combout ),
	.datab(\micro|e_siguiente [0]),
	.datac(\micro|e_siguiente [10]),
	.datad(\micro|e_siguiente [1]),
	.cin(gnd),
	.combout(\micro|Equal31~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal31~2 .lut_mask = 16'h2000;
defparam \micro|Equal31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \micro|XH[6]~feeder (
// Equation(s):
// \micro|XH[6]~feeder_combout  = \micro|B[6]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro|B[6]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro|XH[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|XH[6]~feeder .lut_mask = 16'hF0F0;
defparam \micro|XH[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \micro|Equal13~2 (
// Equation(s):
// \micro|Equal13~2_combout  = (\micro|e_siguiente [7] & (\micro|e_siguiente [1] & (!\micro|e_siguiente [0] & \micro|Equal8~1_combout )))

	.dataa(\micro|e_siguiente [7]),
	.datab(\micro|e_siguiente [1]),
	.datac(\micro|e_siguiente [0]),
	.datad(\micro|Equal8~1_combout ),
	.cin(gnd),
	.combout(\micro|Equal13~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal13~2 .lut_mask = 16'h0800;
defparam \micro|Equal13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N3
dffeas \micro|XH[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|XH[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|XH [6]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|XH[6] .is_wysiwyg = "true";
defparam \micro|XH[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \RAM_2|auto_generated|decode2|w_anode468w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|decode2|w_anode468w[3]~0_combout  = (\micro|nRW~q  & (\micro|Dir [14] & (\micro|Dir [13] & !\micro|Dir [15])))

	.dataa(\micro|nRW~q ),
	.datab(\micro|Dir [14]),
	.datac(\micro|Dir [13]),
	.datad(\micro|Dir [15]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|decode2|w_anode468w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|decode2|w_anode468w[3]~0 .lut_mask = 16'h0080;
defparam \RAM_2|auto_generated|decode2|w_anode468w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \RAM_2|auto_generated|rden_decode_a|w_anode559w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|rden_decode_a|w_anode559w[3]~0_combout  = (\micro|Dir [14] & (\micro|Dir [13] & !\micro|Dir [15]))

	.dataa(gnd),
	.datab(\micro|Dir [14]),
	.datac(\micro|Dir [13]),
	.datad(\micro|Dir [15]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|rden_decode_a|w_anode559w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|rden_decode_a|w_anode559w[3]~0 .lut_mask = 16'h00C0;
defparam \RAM_2|auto_generated|rden_decode_a|w_anode559w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N15
cycloneive_io_ibuf \addres[13]~input (
	.i(addres[13]),
	.ibar(gnd),
	.o(\addres[13]~input_o ));
// synopsys translate_off
defparam \addres[13]~input .bus_hold = "false";
defparam \addres[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N22
cycloneive_io_ibuf \addres[15]~input (
	.i(addres[15]),
	.ibar(gnd),
	.o(\addres[15]~input_o ));
// synopsys translate_off
defparam \addres[15]~input .bus_hold = "false";
defparam \addres[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N8
cycloneive_io_ibuf \addres[14]~input (
	.i(addres[14]),
	.ibar(gnd),
	.o(\addres[14]~input_o ));
// synopsys translate_off
defparam \addres[14]~input .bus_hold = "false";
defparam \addres[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneive_lcell_comb \RAM_2|auto_generated|rden_decode_b|w_anode559w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|rden_decode_b|w_anode559w[3]~0_combout  = (\addres[13]~input_o  & (!\addres[15]~input_o  & \addres[14]~input_o ))

	.dataa(\addres[13]~input_o ),
	.datab(gnd),
	.datac(\addres[15]~input_o ),
	.datad(\addres[14]~input_o ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|rden_decode_b|w_anode559w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|rden_decode_b|w_anode559w[3]~0 .lut_mask = 16'h0A00;
defparam \RAM_2|auto_generated|rden_decode_b|w_anode559w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \micro|B[4]~feeder (
// Equation(s):
// \micro|B[4]~feeder_combout  = \micro|B[4]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|B[4]~3_combout ),
	.cin(gnd),
	.combout(\micro|B[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|B[4]~feeder .lut_mask = 16'hFF00;
defparam \micro|B[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \micro|Equal38~2 (
// Equation(s):
// \micro|Equal38~2_combout  = (\micro|e_siguiente [0] & (!\micro|e_siguiente [1] & \micro|Equal37~0_combout ))

	.dataa(gnd),
	.datab(\micro|e_siguiente [0]),
	.datac(\micro|e_siguiente [1]),
	.datad(\micro|Equal37~0_combout ),
	.cin(gnd),
	.combout(\micro|Equal38~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal38~2 .lut_mask = 16'h0C00;
defparam \micro|Equal38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \RAM_2|auto_generated|address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\micro|Dir [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_2|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_2|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \RAM_2|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \RAM_2|auto_generated|decode2|w_anode431w[3] (
// Equation(s):
// \RAM_2|auto_generated|decode2|w_anode431w [3] = (\micro|nRW~q  & (!\micro|Dir [14] & (!\micro|Dir [13] & !\micro|Dir [15])))

	.dataa(\micro|nRW~q ),
	.datab(\micro|Dir [14]),
	.datac(\micro|Dir [13]),
	.datad(\micro|Dir [15]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|decode2|w_anode431w [3]),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|decode2|w_anode431w[3] .lut_mask = 16'h0002;
defparam \RAM_2|auto_generated|decode2|w_anode431w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \RAM_2|auto_generated|rden_decode_a|w_anode519w[3] (
// Equation(s):
// \RAM_2|auto_generated|rden_decode_a|w_anode519w [3] = (!\micro|Dir [14] & (!\micro|Dir [13] & !\micro|Dir [15]))

	.dataa(gnd),
	.datab(\micro|Dir [14]),
	.datac(\micro|Dir [13]),
	.datad(\micro|Dir [15]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|rden_decode_a|w_anode519w [3]),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|rden_decode_a|w_anode519w[3] .lut_mask = 16'h0003;
defparam \RAM_2|auto_generated|rden_decode_a|w_anode519w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneive_lcell_comb \RAM_2|auto_generated|rden_decode_b|w_anode519w[3] (
// Equation(s):
// \RAM_2|auto_generated|rden_decode_b|w_anode519w [3] = (!\addres[13]~input_o  & (!\addres[15]~input_o  & !\addres[14]~input_o ))

	.dataa(\addres[13]~input_o ),
	.datab(gnd),
	.datac(\addres[15]~input_o ),
	.datad(\addres[14]~input_o ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|rden_decode_b|w_anode519w [3]),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|rden_decode_b|w_anode519w[3] .lut_mask = 16'h0005;
defparam \RAM_2|auto_generated|rden_decode_b|w_anode519w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \micro|Selector69~0 (
// Equation(s):
// \micro|Selector69~0_combout  = (\micro|Equal31~2_combout  & ((\micro|B [0]))) # (!\micro|Equal31~2_combout  & (\micro|A [0]))

	.dataa(gnd),
	.datab(\micro|A [0]),
	.datac(\micro|B [0]),
	.datad(\micro|Equal31~2_combout ),
	.cin(gnd),
	.combout(\micro|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector69~0 .lut_mask = 16'hF0CC;
defparam \micro|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
cycloneive_lcell_comb \micro|estados[0]~3 (
// Equation(s):
// \micro|estados[0]~3_combout  = ((\micro|e_siguiente [0]) # ((!\micro|Equal21~2_combout  & !\micro|Equal37~0_combout ))) # (!\micro|e_siguiente [1])

	.dataa(\micro|Equal21~2_combout ),
	.datab(\micro|e_siguiente [1]),
	.datac(\micro|e_siguiente [0]),
	.datad(\micro|Equal37~0_combout ),
	.cin(gnd),
	.combout(\micro|estados[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \micro|estados[0]~3 .lut_mask = 16'hF3F7;
defparam \micro|estados[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \micro|Equal5~1 (
// Equation(s):
// \micro|Equal5~1_combout  = (!\micro|e_siguiente [10] & (!\micro|e_siguiente [9] & (!\micro|e_siguiente [4] & !\micro|e_siguiente [7])))

	.dataa(\micro|e_siguiente [10]),
	.datab(\micro|e_siguiente [9]),
	.datac(\micro|e_siguiente [4]),
	.datad(\micro|e_siguiente [7]),
	.cin(gnd),
	.combout(\micro|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal5~1 .lut_mask = 16'h0001;
defparam \micro|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \micro|Equal5~2 (
// Equation(s):
// \micro|Equal5~2_combout  = (\micro|Equal5~1_combout  & (\micro|Equal5~0_combout  & !\micro|e_siguiente [2]))

	.dataa(gnd),
	.datab(\micro|Equal5~1_combout ),
	.datac(\micro|Equal5~0_combout ),
	.datad(\micro|e_siguiente [2]),
	.cin(gnd),
	.combout(\micro|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal5~2 .lut_mask = 16'h00C0;
defparam \micro|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \micro|Equal25~0 (
// Equation(s):
// \micro|Equal25~0_combout  = (!\micro|e_siguiente [7] & (\micro|e_siguiente [4] & \micro|e_siguiente [9]))

	.dataa(gnd),
	.datab(\micro|e_siguiente [7]),
	.datac(\micro|e_siguiente [4]),
	.datad(\micro|e_siguiente [9]),
	.cin(gnd),
	.combout(\micro|Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal25~0 .lut_mask = 16'h3000;
defparam \micro|Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \micro|Equal25~2 (
// Equation(s):
// \micro|Equal25~2_combout  = (!\micro|e_siguiente [10] & (\micro|Equal5~0_combout  & (!\micro|e_siguiente [2] & \micro|Equal25~0_combout )))

	.dataa(\micro|e_siguiente [10]),
	.datab(\micro|Equal5~0_combout ),
	.datac(\micro|e_siguiente [2]),
	.datad(\micro|Equal25~0_combout ),
	.cin(gnd),
	.combout(\micro|Equal25~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal25~2 .lut_mask = 16'h0400;
defparam \micro|Equal25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \micro|Selector22~0 (
// Equation(s):
// \micro|Selector22~0_combout  = (\micro|Selector17~1_combout  & (((!\micro|Equal5~2_combout  & !\micro|Equal25~2_combout )) # (!\micro|Equal2~2_combout )))

	.dataa(\micro|Equal5~2_combout ),
	.datab(\micro|Equal25~2_combout ),
	.datac(\micro|Selector17~1_combout ),
	.datad(\micro|Equal2~2_combout ),
	.cin(gnd),
	.combout(\micro|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector22~0 .lut_mask = 16'h10F0;
defparam \micro|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \micro|Selector22~1 (
// Equation(s):
// \micro|Selector22~1_combout  = (\micro|Selector17~3_combout  & (((!\micro|Equal5~2_combout  & !\micro|Equal25~2_combout )) # (!\micro|Equal3~2_combout )))

	.dataa(\micro|Equal5~2_combout ),
	.datab(\micro|Equal25~2_combout ),
	.datac(\micro|Equal3~2_combout ),
	.datad(\micro|Selector17~3_combout ),
	.cin(gnd),
	.combout(\micro|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector22~1 .lut_mask = 16'h1F00;
defparam \micro|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \micro|Selector16~0 (
// Equation(s):
// \micro|Selector16~0_combout  = (!\micro|Dir[10]~54_combout  & (\micro|Selector22~0_combout  & (\micro|Selector22~1_combout  & !\micro|Equal15~2_combout )))

	.dataa(\micro|Dir[10]~54_combout ),
	.datab(\micro|Selector22~0_combout ),
	.datac(\micro|Selector22~1_combout ),
	.datad(\micro|Equal15~2_combout ),
	.cin(gnd),
	.combout(\micro|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector16~0 .lut_mask = 16'h0040;
defparam \micro|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \micro|Selector16~1 (
// Equation(s):
// \micro|Selector16~1_combout  = ((\micro|Equal4~3_combout  & \micro|B[7]~0_combout )) # (!\micro|Selector16~0_combout )

	.dataa(\micro|Equal4~3_combout ),
	.datab(\micro|B[7]~0_combout ),
	.datac(gnd),
	.datad(\micro|Selector16~0_combout ),
	.cin(gnd),
	.combout(\micro|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector16~1 .lut_mask = 16'h88FF;
defparam \micro|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N13
dffeas \micro|e_siguiente[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|e_siguiente [11]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|e_siguiente[11] .is_wysiwyg = "true";
defparam \micro|e_siguiente[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \micro|Equal17~0 (
// Equation(s):
// \micro|Equal17~0_combout  = (!\micro|e_siguiente [2] & !\micro|e_siguiente [11])

	.dataa(gnd),
	.datab(\micro|e_siguiente [2]),
	.datac(gnd),
	.datad(\micro|e_siguiente [11]),
	.cin(gnd),
	.combout(\micro|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal17~0 .lut_mask = 16'h0033;
defparam \micro|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \micro|Equal33~0 (
// Equation(s):
// \micro|Equal33~0_combout  = (\micro|Equal2~0_combout  & (\micro|e_siguiente [9] & (\micro|Equal17~1_combout  & \micro|Equal17~0_combout )))

	.dataa(\micro|Equal2~0_combout ),
	.datab(\micro|e_siguiente [9]),
	.datac(\micro|Equal17~1_combout ),
	.datad(\micro|Equal17~0_combout ),
	.cin(gnd),
	.combout(\micro|Equal33~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal33~0 .lut_mask = 16'h8000;
defparam \micro|Equal33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \micro|PC[1]~0 (
// Equation(s):
// \micro|PC[1]~0_combout  = ((\micro|e_siguiente [0]) # ((!\micro|Equal18~3_combout  & !\micro|Equal33~0_combout ))) # (!\micro|e_siguiente [1])

	.dataa(\micro|Equal18~3_combout ),
	.datab(\micro|e_siguiente [1]),
	.datac(\micro|e_siguiente [0]),
	.datad(\micro|Equal33~0_combout ),
	.cin(gnd),
	.combout(\micro|PC[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|PC[1]~0 .lut_mask = 16'hF3F7;
defparam \micro|PC[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \micro|Equal3~3 (
// Equation(s):
// \micro|Equal3~3_combout  = (\micro|e_siguiente [0] & (\micro|Equal2~1_combout  & !\micro|e_siguiente [1]))

	.dataa(gnd),
	.datab(\micro|e_siguiente [0]),
	.datac(\micro|Equal2~1_combout ),
	.datad(\micro|e_siguiente [1]),
	.cin(gnd),
	.combout(\micro|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal3~3 .lut_mask = 16'h00C0;
defparam \micro|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \micro|Selector18~2 (
// Equation(s):
// \micro|Selector18~2_combout  = (\micro|e_siguiente [1]) # (((!\micro|Equal33~0_combout  & !\micro|Equal18~3_combout )) # (!\micro|e_siguiente [0]))

	.dataa(\micro|Equal33~0_combout ),
	.datab(\micro|e_siguiente [1]),
	.datac(\micro|e_siguiente [0]),
	.datad(\micro|Equal18~3_combout ),
	.cin(gnd),
	.combout(\micro|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector18~2 .lut_mask = 16'hCFDF;
defparam \micro|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \micro|WideNor0~0 (
// Equation(s):
// \micro|WideNor0~0_combout  = (!\micro|Equal3~3_combout  & (!\micro|Equal38~2_combout  & (!\micro|Equal22~2_combout  & \micro|Selector18~2_combout )))

	.dataa(\micro|Equal3~3_combout ),
	.datab(\micro|Equal38~2_combout ),
	.datac(\micro|Equal22~2_combout ),
	.datad(\micro|Selector18~2_combout ),
	.cin(gnd),
	.combout(\micro|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideNor0~0 .lut_mask = 16'h0100;
defparam \micro|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \micro|WideNor0~1 (
// Equation(s):
// \micro|WideNor0~1_combout  = (\micro|PC[1]~0_combout  & \micro|WideNor0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro|PC[1]~0_combout ),
	.datad(\micro|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\micro|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideNor0~1 .lut_mask = 16'hF000;
defparam \micro|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneive_lcell_comb \micro|Selector22~2 (
// Equation(s):
// \micro|Selector22~2_combout  = (\micro|Selector22~0_combout  & (\micro|Selector22~1_combout  & ((\micro|e_siguiente [0]) # (!\micro|Equal15~1_combout ))))

	.dataa(\micro|e_siguiente [0]),
	.datab(\micro|Selector22~0_combout ),
	.datac(\micro|Equal15~1_combout ),
	.datad(\micro|Selector22~1_combout ),
	.cin(gnd),
	.combout(\micro|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector22~2 .lut_mask = 16'h8C00;
defparam \micro|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \micro|WideNor0~3 (
// Equation(s):
// \micro|WideNor0~3_combout  = (\micro|Equal14~0_combout  & (!\micro|Equal33~0_combout  & ((!\micro|Equal21~2_combout )))) # (!\micro|Equal14~0_combout  & (((!\micro|Equal21~2_combout ) # (!\micro|Equal2~2_combout ))))

	.dataa(\micro|Equal14~0_combout ),
	.datab(\micro|Equal33~0_combout ),
	.datac(\micro|Equal2~2_combout ),
	.datad(\micro|Equal21~2_combout ),
	.cin(gnd),
	.combout(\micro|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideNor0~3 .lut_mask = 16'h0577;
defparam \micro|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \micro|Equal40~2 (
// Equation(s):
// \micro|Equal40~2_combout  = (\micro|e_siguiente [0] & (\micro|Equal37~0_combout  & \micro|e_siguiente [1]))

	.dataa(gnd),
	.datab(\micro|e_siguiente [0]),
	.datac(\micro|Equal37~0_combout ),
	.datad(\micro|e_siguiente [1]),
	.cin(gnd),
	.combout(\micro|Equal40~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal40~2 .lut_mask = 16'hC000;
defparam \micro|Equal40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \micro|WideNor0~2 (
// Equation(s):
// \micro|WideNor0~2_combout  = (\micro|e_siguiente [0] & (((!\micro|Equal18~3_combout ) # (!\micro|e_siguiente [1])))) # (!\micro|e_siguiente [0] & (!\micro|Equal2~1_combout ))

	.dataa(\micro|Equal2~1_combout ),
	.datab(\micro|e_siguiente [1]),
	.datac(\micro|e_siguiente [0]),
	.datad(\micro|Equal18~3_combout ),
	.cin(gnd),
	.combout(\micro|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideNor0~2 .lut_mask = 16'h35F5;
defparam \micro|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \micro|WideNor0~4 (
// Equation(s):
// \micro|WideNor0~4_combout  = (\micro|WideNor0~3_combout  & (!\micro|Equal40~2_combout  & (\micro|WideNor0~2_combout  & \micro|Selector18~7_combout )))

	.dataa(\micro|WideNor0~3_combout ),
	.datab(\micro|Equal40~2_combout ),
	.datac(\micro|WideNor0~2_combout ),
	.datad(\micro|Selector18~7_combout ),
	.cin(gnd),
	.combout(\micro|WideNor0~4_combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideNor0~4 .lut_mask = 16'h2000;
defparam \micro|WideNor0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \micro|Equal4~2 (
// Equation(s):
// \micro|Equal4~2_combout  = (!\micro|e_siguiente [0] & \micro|e_siguiente [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro|e_siguiente [0]),
	.datad(\micro|e_siguiente [1]),
	.cin(gnd),
	.combout(\micro|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal4~2 .lut_mask = 16'h0F00;
defparam \micro|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \micro|Equal7~0 (
// Equation(s):
// \micro|Equal7~0_combout  = (\micro|Equal4~2_combout  & (!\micro|e_siguiente [2] & (\micro|Equal5~0_combout  & \micro|Equal5~1_combout )))

	.dataa(\micro|Equal4~2_combout ),
	.datab(\micro|e_siguiente [2]),
	.datac(\micro|Equal5~0_combout ),
	.datad(\micro|Equal5~1_combout ),
	.cin(gnd),
	.combout(\micro|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal7~0 .lut_mask = 16'h2000;
defparam \micro|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
cycloneive_lcell_comb \micro|WideOr27~9 (
// Equation(s):
// \micro|WideOr27~9_combout  = ((!\micro|Equal15~1_combout  & ((!\micro|e_siguiente [1]) # (!\micro|Equal25~1_combout )))) # (!\micro|e_siguiente [0])

	.dataa(\micro|Equal25~1_combout ),
	.datab(\micro|e_siguiente [0]),
	.datac(\micro|e_siguiente [1]),
	.datad(\micro|Equal15~1_combout ),
	.cin(gnd),
	.combout(\micro|WideOr27~9_combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideOr27~9 .lut_mask = 16'h337F;
defparam \micro|WideOr27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \micro|WideNor0~5 (
// Equation(s):
// \micro|WideNor0~5_combout  = (!\micro|Equal7~0_combout  & (\micro|WideOr27~9_combout  & (!\micro|Equal23~2_combout  & !\micro|Dir[10]~54_combout )))

	.dataa(\micro|Equal7~0_combout ),
	.datab(\micro|WideOr27~9_combout ),
	.datac(\micro|Equal23~2_combout ),
	.datad(\micro|Dir[10]~54_combout ),
	.cin(gnd),
	.combout(\micro|WideNor0~5_combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideNor0~5 .lut_mask = 16'h0004;
defparam \micro|WideNor0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \micro|Equal10~2 (
// Equation(s):
// \micro|Equal10~2_combout  = (!\micro|e_siguiente [7] & (\micro|e_siguiente [1] & (!\micro|e_siguiente [0] & \micro|Equal8~1_combout )))

	.dataa(\micro|e_siguiente [7]),
	.datab(\micro|e_siguiente [1]),
	.datac(\micro|e_siguiente [0]),
	.datad(\micro|Equal8~1_combout ),
	.cin(gnd),
	.combout(\micro|Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal10~2 .lut_mask = 16'h0400;
defparam \micro|Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \micro|WideNor0~6 (
// Equation(s):
// \micro|WideNor0~6_combout  = (\micro|WideNor0~5_combout  & (!\micro|Equal10~2_combout  & ((!\micro|Equal4~2_combout ) # (!\micro|Equal37~0_combout ))))

	.dataa(\micro|Equal37~0_combout ),
	.datab(\micro|Equal4~2_combout ),
	.datac(\micro|WideNor0~5_combout ),
	.datad(\micro|Equal10~2_combout ),
	.cin(gnd),
	.combout(\micro|WideNor0~6_combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideNor0~6 .lut_mask = 16'h0070;
defparam \micro|WideNor0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneive_lcell_comb \micro|WideOr26~0 (
// Equation(s):
// \micro|WideOr26~0_combout  = (\micro|WideNor0~1_combout  & (\micro|Selector22~2_combout  & (\micro|WideNor0~4_combout  & !\micro|WideNor0~6_combout )))

	.dataa(\micro|WideNor0~1_combout ),
	.datab(\micro|Selector22~2_combout ),
	.datac(\micro|WideNor0~4_combout ),
	.datad(\micro|WideNor0~6_combout ),
	.cin(gnd),
	.combout(\micro|WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideOr26~0 .lut_mask = 16'h0080;
defparam \micro|WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \micro|WideOr27~8 (
// Equation(s):
// \micro|WideOr27~8_combout  = (!\micro|Equal7~0_combout  & (\micro|WideOr27~9_combout  & !\micro|Equal10~2_combout ))

	.dataa(\micro|Equal7~0_combout ),
	.datab(gnd),
	.datac(\micro|WideOr27~9_combout ),
	.datad(\micro|Equal10~2_combout ),
	.cin(gnd),
	.combout(\micro|WideOr27~8_combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideOr27~8 .lut_mask = 16'h0050;
defparam \micro|WideOr27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \micro|WideOr29 (
// Equation(s):
// \micro|WideOr29~combout  = (\micro|estados[0]~3_combout  & (\micro|WideOr26~0_combout  & \micro|WideOr27~8_combout ))

	.dataa(\micro|estados[0]~3_combout ),
	.datab(gnd),
	.datac(\micro|WideOr26~0_combout ),
	.datad(\micro|WideOr27~8_combout ),
	.cin(gnd),
	.combout(\micro|WideOr29~combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideOr29 .lut_mask = 16'hA000;
defparam \micro|WideOr29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \micro|Data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|WideOr29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Data_out[0] .is_wysiwyg = "true";
defparam \micro|Data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneive_lcell_comb \micro|Equal16~0 (
// Equation(s):
// \micro|Equal16~0_combout  = (\micro|Equal15~1_combout  & \micro|e_siguiente [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro|Equal15~1_combout ),
	.datad(\micro|e_siguiente [0]),
	.cin(gnd),
	.combout(\micro|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal16~0 .lut_mask = 16'hF000;
defparam \micro|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N5
dffeas \micro|XL[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|B[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|XL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|XL[0] .is_wysiwyg = "true";
defparam \micro|XL[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \micro|Dir[0]~22 (
// Equation(s):
// \micro|Dir[0]~22_combout  = (\micro|B[0]~7_combout  & (\micro|XL [0] $ (VCC))) # (!\micro|B[0]~7_combout  & (\micro|XL [0] & VCC))
// \micro|Dir[0]~23  = CARRY((\micro|B[0]~7_combout  & \micro|XL [0]))

	.dataa(\micro|B[0]~7_combout ),
	.datab(\micro|XL [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\micro|Dir[0]~22_combout ),
	.cout(\micro|Dir[0]~23 ));
// synopsys translate_off
defparam \micro|Dir[0]~22 .lut_mask = 16'h6688;
defparam \micro|Dir[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \micro|Dir[0]~feeder (
// Equation(s):
// \micro|Dir[0]~feeder_combout  = \micro|Dir[0]~22_combout 

	.dataa(gnd),
	.datab(\micro|Dir[0]~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro|Dir[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Dir[0]~feeder .lut_mask = 16'hCCCC;
defparam \micro|Dir[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \micro|Add0~23 (
// Equation(s):
// \micro|Add0~23_combout  = \micro|PC [0] $ (VCC)
// \micro|Add0~24  = CARRY(\micro|PC [0])

	.dataa(gnd),
	.datab(\micro|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\micro|Add0~23_combout ),
	.cout(\micro|Add0~24 ));
// synopsys translate_off
defparam \micro|Add0~23 .lut_mask = 16'h33CC;
defparam \micro|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneive_lcell_comb \micro|WideNor0 (
// Equation(s):
// \micro|WideNor0~combout  = (((!\micro|WideNor0~6_combout ) # (!\micro|WideNor0~4_combout )) # (!\micro|Selector22~2_combout )) # (!\micro|WideNor0~1_combout )

	.dataa(\micro|WideNor0~1_combout ),
	.datab(\micro|Selector22~2_combout ),
	.datac(\micro|WideNor0~4_combout ),
	.datad(\micro|WideNor0~6_combout ),
	.cin(gnd),
	.combout(\micro|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideNor0 .lut_mask = 16'h7FFF;
defparam \micro|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneive_lcell_comb \micro|Add0~21 (
// Equation(s):
// \micro|Add0~21_combout  = (\micro|WideNor0~combout  & (!\micro|PC[1]~0_combout  & \micro|B[7]~0_combout ))

	.dataa(gnd),
	.datab(\micro|WideNor0~combout ),
	.datac(\micro|PC[1]~0_combout ),
	.datad(\micro|B[7]~0_combout ),
	.cin(gnd),
	.combout(\micro|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~21 .lut_mask = 16'h0C00;
defparam \micro|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \micro|Add3~0 (
// Equation(s):
// \micro|Add3~0_combout  = (\micro|B[0]~7_combout  & (\micro|PC [0] $ (VCC))) # (!\micro|B[0]~7_combout  & (\micro|PC [0] & VCC))
// \micro|Add3~1  = CARRY((\micro|B[0]~7_combout  & \micro|PC [0]))

	.dataa(\micro|B[0]~7_combout ),
	.datab(\micro|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\micro|Add3~0_combout ),
	.cout(\micro|Add3~1 ));
// synopsys translate_off
defparam \micro|Add3~0 .lut_mask = 16'h6688;
defparam \micro|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneive_lcell_comb \micro|Add0~20 (
// Equation(s):
// \micro|Add0~20_combout  = (\micro|WideNor0~combout  & (!\micro|PC[1]~0_combout  & !\micro|B[7]~0_combout ))

	.dataa(gnd),
	.datab(\micro|WideNor0~combout ),
	.datac(\micro|PC[1]~0_combout ),
	.datad(\micro|B[7]~0_combout ),
	.cin(gnd),
	.combout(\micro|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~20 .lut_mask = 16'h000C;
defparam \micro|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \micro|Add1~0 (
// Equation(s):
// \micro|Add1~0_combout  = \micro|B[0]~7_combout  $ (VCC)
// \micro|Add1~1  = CARRY(\micro|B[0]~7_combout )

	.dataa(\micro|B[0]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\micro|Add1~0_combout ),
	.cout(\micro|Add1~1 ));
// synopsys translate_off
defparam \micro|Add1~0 .lut_mask = 16'h55AA;
defparam \micro|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \micro|Add2~0 (
// Equation(s):
// \micro|Add2~0_combout  = (\micro|Add1~0_combout  & ((\micro|PC [0]) # (GND))) # (!\micro|Add1~0_combout  & (\micro|PC [0] $ (VCC)))
// \micro|Add2~1  = CARRY((\micro|Add1~0_combout ) # (\micro|PC [0]))

	.dataa(\micro|Add1~0_combout ),
	.datab(\micro|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\micro|Add2~0_combout ),
	.cout(\micro|Add2~1 ));
// synopsys translate_off
defparam \micro|Add2~0 .lut_mask = 16'h99EE;
defparam \micro|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneive_lcell_comb \micro|Add0~46 (
// Equation(s):
// \micro|Add0~46_combout  = (\micro|Add0~21_combout  & ((\micro|Add2~0_combout ) # ((\micro|Add3~0_combout  & \micro|Add0~20_combout )))) # (!\micro|Add0~21_combout  & (\micro|Add3~0_combout  & (\micro|Add0~20_combout )))

	.dataa(\micro|Add0~21_combout ),
	.datab(\micro|Add3~0_combout ),
	.datac(\micro|Add0~20_combout ),
	.datad(\micro|Add2~0_combout ),
	.cin(gnd),
	.combout(\micro|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~46 .lut_mask = 16'hEAC0;
defparam \micro|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneive_lcell_comb \micro|Add0~84 (
// Equation(s):
// \micro|Add0~84_combout  = (\micro|Add0~46_combout ) # ((\micro|Add0~23_combout  & (\micro|WideNor0~combout  & \micro|PC[1]~0_combout )))

	.dataa(\micro|Add0~23_combout ),
	.datab(\micro|WideNor0~combout ),
	.datac(\micro|PC[1]~0_combout ),
	.datad(\micro|Add0~46_combout ),
	.cin(gnd),
	.combout(\micro|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~84 .lut_mask = 16'hFF80;
defparam \micro|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \RAM_2|auto_generated|decode2|w_anode508w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|decode2|w_anode508w[3]~0_combout  = (\micro|nRW~q  & (\micro|Dir [14] & (\micro|Dir [13] & \micro|Dir [15])))

	.dataa(\micro|nRW~q ),
	.datab(\micro|Dir [14]),
	.datac(\micro|Dir [13]),
	.datad(\micro|Dir [15]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|decode2|w_anode508w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|decode2|w_anode508w[3]~0 .lut_mask = 16'h8000;
defparam \RAM_2|auto_generated|decode2|w_anode508w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \RAM_2|auto_generated|rden_decode_a|w_anode603w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|rden_decode_a|w_anode603w[3]~0_combout  = (\micro|Dir [14] & (\micro|Dir [13] & \micro|Dir [15]))

	.dataa(gnd),
	.datab(\micro|Dir [14]),
	.datac(\micro|Dir [13]),
	.datad(\micro|Dir [15]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|rden_decode_a|w_anode603w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|rden_decode_a|w_anode603w[3]~0 .lut_mask = 16'hC000;
defparam \RAM_2|auto_generated|rden_decode_a|w_anode603w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneive_lcell_comb \RAM_2|auto_generated|rden_decode_b|w_anode603w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|rden_decode_b|w_anode603w[3]~0_combout  = (\addres[13]~input_o  & (\addres[15]~input_o  & \addres[14]~input_o ))

	.dataa(\addres[13]~input_o ),
	.datab(gnd),
	.datac(\addres[15]~input_o ),
	.datad(\addres[14]~input_o ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|rden_decode_b|w_anode603w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|rden_decode_b|w_anode603w[3]~0 .lut_mask = 16'hA000;
defparam \RAM_2|auto_generated|rden_decode_b|w_anode603w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \micro|A[2]~5 (
// Equation(s):
// \micro|A[2]~5_combout  = (\micro|Equal23~2_combout  & (\micro|Add4~4_combout )) # (!\micro|Equal23~2_combout  & ((\micro|B[2]~5_combout )))

	.dataa(\micro|Equal23~2_combout ),
	.datab(\micro|Add4~4_combout ),
	.datac(gnd),
	.datad(\micro|B[2]~5_combout ),
	.cin(gnd),
	.combout(\micro|A[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \micro|A[2]~5 .lut_mask = 16'hDD88;
defparam \micro|A[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \micro|B[1]~feeder (
// Equation(s):
// \micro|B[1]~feeder_combout  = \micro|B[1]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|B[1]~6_combout ),
	.cin(gnd),
	.combout(\micro|B[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|B[1]~feeder .lut_mask = 16'hFF00;
defparam \micro|B[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \RAM_2|auto_generated|rden_decode_a|w_anode537w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|rden_decode_a|w_anode537w[3]~0_combout  = (!\micro|Dir [14] & (\micro|Dir [13] & !\micro|Dir [15]))

	.dataa(gnd),
	.datab(\micro|Dir [14]),
	.datac(\micro|Dir [13]),
	.datad(\micro|Dir [15]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|rden_decode_a|w_anode537w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|rden_decode_a|w_anode537w[3]~0 .lut_mask = 16'h0030;
defparam \RAM_2|auto_generated|rden_decode_a|w_anode537w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneive_lcell_comb \RAM_2|auto_generated|rden_decode_b|w_anode537w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|rden_decode_b|w_anode537w[3]~0_combout  = (\addres[13]~input_o  & (!\addres[15]~input_o  & !\addres[14]~input_o ))

	.dataa(\addres[13]~input_o ),
	.datab(gnd),
	.datac(\addres[15]~input_o ),
	.datad(\addres[14]~input_o ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|rden_decode_b|w_anode537w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|rden_decode_b|w_anode537w[3]~0 .lut_mask = 16'h000A;
defparam \RAM_2|auto_generated|rden_decode_b|w_anode537w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N18
cycloneive_lcell_comb \micro|B[3]~feeder (
// Equation(s):
// \micro|B[3]~feeder_combout  = \micro|B[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|B[3]~4_combout ),
	.cin(gnd),
	.combout(\micro|B[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|B[3]~feeder .lut_mask = 16'hFF00;
defparam \micro|B[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \micro|Add4~0 (
// Equation(s):
// \micro|Add4~0_combout  = (\micro|A [0] & (\micro|B [0] $ (VCC))) # (!\micro|A [0] & (\micro|B [0] & VCC))
// \micro|Add4~1  = CARRY((\micro|A [0] & \micro|B [0]))

	.dataa(\micro|A [0]),
	.datab(\micro|B [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\micro|Add4~0_combout ),
	.cout(\micro|Add4~1 ));
// synopsys translate_off
defparam \micro|Add4~0 .lut_mask = 16'h6688;
defparam \micro|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \micro|Add4~2 (
// Equation(s):
// \micro|Add4~2_combout  = (\micro|B [1] & ((\micro|A [1] & (\micro|Add4~1  & VCC)) # (!\micro|A [1] & (!\micro|Add4~1 )))) # (!\micro|B [1] & ((\micro|A [1] & (!\micro|Add4~1 )) # (!\micro|A [1] & ((\micro|Add4~1 ) # (GND)))))
// \micro|Add4~3  = CARRY((\micro|B [1] & (!\micro|A [1] & !\micro|Add4~1 )) # (!\micro|B [1] & ((!\micro|Add4~1 ) # (!\micro|A [1]))))

	.dataa(\micro|B [1]),
	.datab(\micro|A [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add4~1 ),
	.combout(\micro|Add4~2_combout ),
	.cout(\micro|Add4~3 ));
// synopsys translate_off
defparam \micro|Add4~2 .lut_mask = 16'h9617;
defparam \micro|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \micro|Add4~4 (
// Equation(s):
// \micro|Add4~4_combout  = ((\micro|B [2] $ (\micro|A [2] $ (!\micro|Add4~3 )))) # (GND)
// \micro|Add4~5  = CARRY((\micro|B [2] & ((\micro|A [2]) # (!\micro|Add4~3 ))) # (!\micro|B [2] & (\micro|A [2] & !\micro|Add4~3 )))

	.dataa(\micro|B [2]),
	.datab(\micro|A [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add4~3 ),
	.combout(\micro|Add4~4_combout ),
	.cout(\micro|Add4~5 ));
// synopsys translate_off
defparam \micro|Add4~4 .lut_mask = 16'h698E;
defparam \micro|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \micro|Add4~6 (
// Equation(s):
// \micro|Add4~6_combout  = (\micro|B [3] & ((\micro|A [3] & (\micro|Add4~5  & VCC)) # (!\micro|A [3] & (!\micro|Add4~5 )))) # (!\micro|B [3] & ((\micro|A [3] & (!\micro|Add4~5 )) # (!\micro|A [3] & ((\micro|Add4~5 ) # (GND)))))
// \micro|Add4~7  = CARRY((\micro|B [3] & (!\micro|A [3] & !\micro|Add4~5 )) # (!\micro|B [3] & ((!\micro|Add4~5 ) # (!\micro|A [3]))))

	.dataa(\micro|B [3]),
	.datab(\micro|A [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add4~5 ),
	.combout(\micro|Add4~6_combout ),
	.cout(\micro|Add4~7 ));
// synopsys translate_off
defparam \micro|Add4~6 .lut_mask = 16'h9617;
defparam \micro|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \micro|Add4~8 (
// Equation(s):
// \micro|Add4~8_combout  = ((\micro|B [4] $ (\micro|A [4] $ (!\micro|Add4~7 )))) # (GND)
// \micro|Add4~9  = CARRY((\micro|B [4] & ((\micro|A [4]) # (!\micro|Add4~7 ))) # (!\micro|B [4] & (\micro|A [4] & !\micro|Add4~7 )))

	.dataa(\micro|B [4]),
	.datab(\micro|A [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add4~7 ),
	.combout(\micro|Add4~8_combout ),
	.cout(\micro|Add4~9 ));
// synopsys translate_off
defparam \micro|Add4~8 .lut_mask = 16'h698E;
defparam \micro|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \micro|A[4]~3 (
// Equation(s):
// \micro|A[4]~3_combout  = (\micro|Equal23~2_combout  & ((\micro|Add4~8_combout ))) # (!\micro|Equal23~2_combout  & (\micro|B[4]~3_combout ))

	.dataa(\micro|Equal23~2_combout ),
	.datab(\micro|B[4]~3_combout ),
	.datac(gnd),
	.datad(\micro|Add4~8_combout ),
	.cin(gnd),
	.combout(\micro|A[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \micro|A[4]~3 .lut_mask = 16'hEE44;
defparam \micro|A[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N8
cycloneive_lcell_comb \micro|B[5]~feeder (
// Equation(s):
// \micro|B[5]~feeder_combout  = \micro|B[5]~2_combout 

	.dataa(gnd),
	.datab(\micro|B[5]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro|B[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|B[5]~feeder .lut_mask = 16'hCCCC;
defparam \micro|B[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \micro|B[6]~feeder (
// Equation(s):
// \micro|B[6]~feeder_combout  = \micro|B[6]~1_combout 

	.dataa(gnd),
	.datab(\micro|B[6]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro|B[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|B[6]~feeder .lut_mask = 16'hCCCC;
defparam \micro|B[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \micro|B[7]~feeder (
// Equation(s):
// \micro|B[7]~feeder_combout  = \micro|B[7]~0_combout 

	.dataa(gnd),
	.datab(\micro|B[7]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro|B[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|B[7]~feeder .lut_mask = 16'hCCCC;
defparam \micro|B[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X13_Y14_N0
cycloneive_mac_mult \micro|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\micro|A [7],\micro|A [6],\micro|A [5],\micro|A [4],\micro|A [3],\micro|A [2],\micro|A [1],\micro|A [0],gnd}),
	.datab({\micro|B [7],\micro|B [6],\micro|B [5],\micro|B [4],\micro|B [3],\micro|B [2],\micro|B [1],\micro|B [0],gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\micro|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \micro|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \micro|Mult0|auto_generated|mac_mult1 .dataa_width = 9;
defparam \micro|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \micro|Mult0|auto_generated|mac_mult1 .datab_width = 9;
defparam \micro|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \micro|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X13_Y14_N2
cycloneive_mac_out \micro|Mult0|auto_generated|mac_out2 (
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(\micro|Equal38~2_combout ),
	.dataa({\micro|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\micro|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\micro|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\micro|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\micro|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\micro|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\micro|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\micro|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\micro|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\micro|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\micro|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\micro|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\micro|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\micro|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\micro|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\micro|Mult0|auto_generated|mac_mult1~dataout ,\micro|Mult0|auto_generated|mac_mult1~1 ,\micro|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\micro|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \micro|Mult0|auto_generated|mac_out2 .dataa_width = 18;
defparam \micro|Mult0|auto_generated|mac_out2 .output_clock = "0";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
cycloneive_lcell_comb \micro|Equal39~2 (
// Equation(s):
// \micro|Equal39~2_combout  = (!\micro|e_siguiente [0] & (\micro|e_siguiente [1] & \micro|Equal37~0_combout ))

	.dataa(gnd),
	.datab(\micro|e_siguiente [0]),
	.datac(\micro|e_siguiente [1]),
	.datad(\micro|Equal37~0_combout ),
	.cin(gnd),
	.combout(\micro|Equal39~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal39~2 .lut_mask = 16'h3000;
defparam \micro|Equal39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
cycloneive_lcell_comb \micro|WideOr28 (
// Equation(s):
// \micro|WideOr28~combout  = (\micro|WideNor0~5_combout  & \micro|WideOr26~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro|WideNor0~5_combout ),
	.datad(\micro|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\micro|WideOr28~combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideOr28 .lut_mask = 16'hF000;
defparam \micro|WideOr28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \micro|B[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|B[7]~feeder_combout ),
	.asdata(\micro|D [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Equal39~2_combout ),
	.ena(\micro|WideOr28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|B[7] .is_wysiwyg = "true";
defparam \micro|B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \micro|Add4~10 (
// Equation(s):
// \micro|Add4~10_combout  = (\micro|A [5] & ((\micro|B [5] & (\micro|Add4~9  & VCC)) # (!\micro|B [5] & (!\micro|Add4~9 )))) # (!\micro|A [5] & ((\micro|B [5] & (!\micro|Add4~9 )) # (!\micro|B [5] & ((\micro|Add4~9 ) # (GND)))))
// \micro|Add4~11  = CARRY((\micro|A [5] & (!\micro|B [5] & !\micro|Add4~9 )) # (!\micro|A [5] & ((!\micro|Add4~9 ) # (!\micro|B [5]))))

	.dataa(\micro|A [5]),
	.datab(\micro|B [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add4~9 ),
	.combout(\micro|Add4~10_combout ),
	.cout(\micro|Add4~11 ));
// synopsys translate_off
defparam \micro|Add4~10 .lut_mask = 16'h9617;
defparam \micro|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \micro|Add4~12 (
// Equation(s):
// \micro|Add4~12_combout  = ((\micro|B [6] $ (\micro|A [6] $ (!\micro|Add4~11 )))) # (GND)
// \micro|Add4~13  = CARRY((\micro|B [6] & ((\micro|A [6]) # (!\micro|Add4~11 ))) # (!\micro|B [6] & (\micro|A [6] & !\micro|Add4~11 )))

	.dataa(\micro|B [6]),
	.datab(\micro|A [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add4~11 ),
	.combout(\micro|Add4~12_combout ),
	.cout(\micro|Add4~13 ));
// synopsys translate_off
defparam \micro|Add4~12 .lut_mask = 16'h698E;
defparam \micro|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \micro|Add4~14 (
// Equation(s):
// \micro|Add4~14_combout  = (\micro|A [7] & ((\micro|B [7] & (\micro|Add4~13  & VCC)) # (!\micro|B [7] & (!\micro|Add4~13 )))) # (!\micro|A [7] & ((\micro|B [7] & (!\micro|Add4~13 )) # (!\micro|B [7] & ((\micro|Add4~13 ) # (GND)))))
// \micro|Add4~15  = CARRY((\micro|A [7] & (!\micro|B [7] & !\micro|Add4~13 )) # (!\micro|A [7] & ((!\micro|Add4~13 ) # (!\micro|B [7]))))

	.dataa(\micro|A [7]),
	.datab(\micro|B [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add4~13 ),
	.combout(\micro|Add4~14_combout ),
	.cout(\micro|Add4~15 ));
// synopsys translate_off
defparam \micro|Add4~14 .lut_mask = 16'h9617;
defparam \micro|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \micro|A[7]~0 (
// Equation(s):
// \micro|A[7]~0_combout  = (\micro|Equal23~2_combout  & (\micro|Add4~14_combout )) # (!\micro|Equal23~2_combout  & ((\micro|B[7]~0_combout )))

	.dataa(\micro|Equal23~2_combout ),
	.datab(\micro|Add4~14_combout ),
	.datac(gnd),
	.datad(\micro|B[7]~0_combout ),
	.cin(gnd),
	.combout(\micro|A[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|A[7]~0 .lut_mask = 16'hDD88;
defparam \micro|A[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \micro|WideOr25 (
// Equation(s):
// \micro|WideOr25~combout  = (!\micro|Equal10~2_combout  & (!\micro|Dir[10]~54_combout  & (\micro|WideOr27~9_combout  & \micro|WideOr26~0_combout )))

	.dataa(\micro|Equal10~2_combout ),
	.datab(\micro|Dir[10]~54_combout ),
	.datac(\micro|WideOr27~9_combout ),
	.datad(\micro|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\micro|WideOr25~combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideOr25 .lut_mask = 16'h1000;
defparam \micro|WideOr25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \micro|A[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|A[7]~0_combout ),
	.asdata(\micro|D [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Equal39~2_combout ),
	.ena(\micro|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|A[7] .is_wysiwyg = "true";
defparam \micro|A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \micro|B[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|B[6]~feeder_combout ),
	.asdata(\micro|D [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Equal39~2_combout ),
	.ena(\micro|WideOr28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|B[6] .is_wysiwyg = "true";
defparam \micro|B[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \micro|A[6]~1 (
// Equation(s):
// \micro|A[6]~1_combout  = (\micro|Equal23~2_combout  & ((\micro|Add4~12_combout ))) # (!\micro|Equal23~2_combout  & (\micro|B[6]~1_combout ))

	.dataa(\micro|Equal23~2_combout ),
	.datab(\micro|B[6]~1_combout ),
	.datac(gnd),
	.datad(\micro|Add4~12_combout ),
	.cin(gnd),
	.combout(\micro|A[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|A[6]~1 .lut_mask = 16'hEE44;
defparam \micro|A[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \micro|A[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|A[6]~1_combout ),
	.asdata(\micro|D [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Equal39~2_combout ),
	.ena(\micro|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|A[6] .is_wysiwyg = "true";
defparam \micro|A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N9
dffeas \micro|B[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|B[5]~feeder_combout ),
	.asdata(\micro|D [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Equal39~2_combout ),
	.ena(\micro|WideOr28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|B[5] .is_wysiwyg = "true";
defparam \micro|B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \micro|A[5]~2 (
// Equation(s):
// \micro|A[5]~2_combout  = (\micro|Equal23~2_combout  & (\micro|Add4~10_combout )) # (!\micro|Equal23~2_combout  & ((\micro|B[5]~2_combout )))

	.dataa(\micro|Equal23~2_combout ),
	.datab(\micro|Add4~10_combout ),
	.datac(gnd),
	.datad(\micro|B[5]~2_combout ),
	.cin(gnd),
	.combout(\micro|A[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|A[5]~2 .lut_mask = 16'hDD88;
defparam \micro|A[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \micro|A[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|A[5]~2_combout ),
	.asdata(\micro|D [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Equal39~2_combout ),
	.ena(\micro|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|A[5] .is_wysiwyg = "true";
defparam \micro|A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \micro|A[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|A[4]~3_combout ),
	.asdata(\micro|D [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Equal39~2_combout ),
	.ena(\micro|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|A[4] .is_wysiwyg = "true";
defparam \micro|A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N19
dffeas \micro|B[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|B[3]~feeder_combout ),
	.asdata(\micro|D [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Equal39~2_combout ),
	.ena(\micro|WideOr28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|B[3] .is_wysiwyg = "true";
defparam \micro|B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \micro|Selector66~0 (
// Equation(s):
// \micro|Selector66~0_combout  = (\micro|Equal31~2_combout  & (\micro|B [3])) # (!\micro|Equal31~2_combout  & ((\micro|A [3])))

	.dataa(\micro|B [3]),
	.datab(gnd),
	.datac(\micro|A [3]),
	.datad(\micro|Equal31~2_combout ),
	.cin(gnd),
	.combout(\micro|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector66~0 .lut_mask = 16'hAAF0;
defparam \micro|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N5
dffeas \micro|Data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|WideOr29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Data_out[3] .is_wysiwyg = "true";
defparam \micro|Data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \micro|XL[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|B[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|XL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|XL[1] .is_wysiwyg = "true";
defparam \micro|XL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \micro|Dir[1]~24 (
// Equation(s):
// \micro|Dir[1]~24_combout  = (\micro|B[1]~6_combout  & ((\micro|XL [1] & (\micro|Dir[0]~23  & VCC)) # (!\micro|XL [1] & (!\micro|Dir[0]~23 )))) # (!\micro|B[1]~6_combout  & ((\micro|XL [1] & (!\micro|Dir[0]~23 )) # (!\micro|XL [1] & ((\micro|Dir[0]~23 ) # 
// (GND)))))
// \micro|Dir[1]~25  = CARRY((\micro|B[1]~6_combout  & (!\micro|XL [1] & !\micro|Dir[0]~23 )) # (!\micro|B[1]~6_combout  & ((!\micro|Dir[0]~23 ) # (!\micro|XL [1]))))

	.dataa(\micro|B[1]~6_combout ),
	.datab(\micro|XL [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Dir[0]~23 ),
	.combout(\micro|Dir[1]~24_combout ),
	.cout(\micro|Dir[1]~25 ));
// synopsys translate_off
defparam \micro|Dir[1]~24 .lut_mask = 16'h9617;
defparam \micro|Dir[1]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneive_lcell_comb \micro|Dir[1]~feeder (
// Equation(s):
// \micro|Dir[1]~feeder_combout  = \micro|Dir[1]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|Dir[1]~24_combout ),
	.cin(gnd),
	.combout(\micro|Dir[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Dir[1]~feeder .lut_mask = 16'hFF00;
defparam \micro|Dir[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \micro|Add0~25 (
// Equation(s):
// \micro|Add0~25_combout  = (\micro|PC [1] & (!\micro|Add0~24 )) # (!\micro|PC [1] & ((\micro|Add0~24 ) # (GND)))
// \micro|Add0~26  = CARRY((!\micro|Add0~24 ) # (!\micro|PC [1]))

	.dataa(\micro|PC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add0~24 ),
	.combout(\micro|Add0~25_combout ),
	.cout(\micro|Add0~26 ));
// synopsys translate_off
defparam \micro|Add0~25 .lut_mask = 16'h5A5F;
defparam \micro|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \micro|Add3~2 (
// Equation(s):
// \micro|Add3~2_combout  = (\micro|PC [1] & ((\micro|B[1]~6_combout  & (\micro|Add3~1  & VCC)) # (!\micro|B[1]~6_combout  & (!\micro|Add3~1 )))) # (!\micro|PC [1] & ((\micro|B[1]~6_combout  & (!\micro|Add3~1 )) # (!\micro|B[1]~6_combout  & ((\micro|Add3~1 ) 
// # (GND)))))
// \micro|Add3~3  = CARRY((\micro|PC [1] & (!\micro|B[1]~6_combout  & !\micro|Add3~1 )) # (!\micro|PC [1] & ((!\micro|Add3~1 ) # (!\micro|B[1]~6_combout ))))

	.dataa(\micro|PC [1]),
	.datab(\micro|B[1]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add3~1 ),
	.combout(\micro|Add3~2_combout ),
	.cout(\micro|Add3~3 ));
// synopsys translate_off
defparam \micro|Add3~2 .lut_mask = 16'h9617;
defparam \micro|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \micro|Add1~2 (
// Equation(s):
// \micro|Add1~2_combout  = (\micro|B[1]~6_combout  & (\micro|Add1~1  & VCC)) # (!\micro|B[1]~6_combout  & (!\micro|Add1~1 ))
// \micro|Add1~3  = CARRY((!\micro|B[1]~6_combout  & !\micro|Add1~1 ))

	.dataa(\micro|B[1]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add1~1 ),
	.combout(\micro|Add1~2_combout ),
	.cout(\micro|Add1~3 ));
// synopsys translate_off
defparam \micro|Add1~2 .lut_mask = 16'hA505;
defparam \micro|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \micro|Add2~2 (
// Equation(s):
// \micro|Add2~2_combout  = (\micro|Add1~2_combout  & ((\micro|PC [1] & (\micro|Add2~1  & VCC)) # (!\micro|PC [1] & (!\micro|Add2~1 )))) # (!\micro|Add1~2_combout  & ((\micro|PC [1] & (!\micro|Add2~1 )) # (!\micro|PC [1] & ((\micro|Add2~1 ) # (GND)))))
// \micro|Add2~3  = CARRY((\micro|Add1~2_combout  & (!\micro|PC [1] & !\micro|Add2~1 )) # (!\micro|Add1~2_combout  & ((!\micro|Add2~1 ) # (!\micro|PC [1]))))

	.dataa(\micro|Add1~2_combout ),
	.datab(\micro|PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add2~1 ),
	.combout(\micro|Add2~2_combout ),
	.cout(\micro|Add2~3 ));
// synopsys translate_off
defparam \micro|Add2~2 .lut_mask = 16'h9617;
defparam \micro|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneive_lcell_comb \micro|Add0~45 (
// Equation(s):
// \micro|Add0~45_combout  = (\micro|Add0~21_combout  & ((\micro|Add2~2_combout ) # ((\micro|Add0~20_combout  & \micro|Add3~2_combout )))) # (!\micro|Add0~21_combout  & (\micro|Add0~20_combout  & (\micro|Add3~2_combout )))

	.dataa(\micro|Add0~21_combout ),
	.datab(\micro|Add0~20_combout ),
	.datac(\micro|Add3~2_combout ),
	.datad(\micro|Add2~2_combout ),
	.cin(gnd),
	.combout(\micro|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~45 .lut_mask = 16'hEAC0;
defparam \micro|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneive_lcell_comb \micro|Add0~83 (
// Equation(s):
// \micro|Add0~83_combout  = (\micro|Add0~45_combout ) # ((\micro|WideNor0~combout  & (\micro|PC[1]~0_combout  & \micro|Add0~25_combout )))

	.dataa(\micro|WideNor0~combout ),
	.datab(\micro|PC[1]~0_combout ),
	.datac(\micro|Add0~25_combout ),
	.datad(\micro|Add0~45_combout ),
	.cin(gnd),
	.combout(\micro|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~83 .lut_mask = 16'hFF80;
defparam \micro|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N1
dffeas \micro|PC[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add0~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|PC[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|PC[1] .is_wysiwyg = "true";
defparam \micro|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \micro|WideOr1~0 (
// Equation(s):
// \micro|WideOr1~0_combout  = (\micro|estados[0]~3_combout  & (\micro|Selector22~1_combout  & (!\micro|Equal38~2_combout  & !\micro|Equal22~2_combout )))

	.dataa(\micro|estados[0]~3_combout ),
	.datab(\micro|Selector22~1_combout ),
	.datac(\micro|Equal38~2_combout ),
	.datad(\micro|Equal22~2_combout ),
	.cin(gnd),
	.combout(\micro|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideOr1~0 .lut_mask = 16'h0008;
defparam \micro|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \micro|Selector18~4 (
// Equation(s):
// \micro|Selector18~4_combout  = (\micro|Equal33~0_combout  & (\micro|e_siguiente [1] $ ((!\micro|e_siguiente [0])))) # (!\micro|Equal33~0_combout  & ((\micro|e_siguiente [1] $ (!\micro|e_siguiente [0])) # (!\micro|Equal18~3_combout )))

	.dataa(\micro|Equal33~0_combout ),
	.datab(\micro|e_siguiente [1]),
	.datac(\micro|e_siguiente [0]),
	.datad(\micro|Equal18~3_combout ),
	.cin(gnd),
	.combout(\micro|Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector18~4 .lut_mask = 16'hC3D7;
defparam \micro|Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \micro|WideOr1~1 (
// Equation(s):
// \micro|WideOr1~1_combout  = (\micro|WideOr1~0_combout  & (!\micro|Equal13~2_combout  & (!\micro|Equal3~3_combout  & \micro|Selector18~4_combout )))

	.dataa(\micro|WideOr1~0_combout ),
	.datab(\micro|Equal13~2_combout ),
	.datac(\micro|Equal3~3_combout ),
	.datad(\micro|Selector18~4_combout ),
	.cin(gnd),
	.combout(\micro|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideOr1~1 .lut_mask = 16'h0200;
defparam \micro|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \micro|WideOr1 (
// Equation(s):
// \micro|WideOr1~combout  = (!\micro|Equal15~2_combout  & (!\micro|Equal4~3_combout  & (\micro|WideOr1~1_combout  & \micro|WideNor0~combout )))

	.dataa(\micro|Equal15~2_combout ),
	.datab(\micro|Equal4~3_combout ),
	.datac(\micro|WideOr1~1_combout ),
	.datad(\micro|WideNor0~combout ),
	.cin(gnd),
	.combout(\micro|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideOr1 .lut_mask = 16'h1000;
defparam \micro|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \micro|Dir[10]~55 (
// Equation(s):
// \micro|Dir[10]~55_combout  = (\micro|WideOr1~combout  & ((\micro|e_siguiente [0]) # ((!\micro|Equal25~1_combout ) # (!\micro|e_siguiente [1]))))

	.dataa(\micro|e_siguiente [0]),
	.datab(\micro|e_siguiente [1]),
	.datac(\micro|Equal25~1_combout ),
	.datad(\micro|WideOr1~combout ),
	.cin(gnd),
	.combout(\micro|Dir[10]~55_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Dir[10]~55 .lut_mask = 16'hBF00;
defparam \micro|Dir[10]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N11
dffeas \micro|Dir[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Dir[1]~feeder_combout ),
	.asdata(\micro|PC [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Dir[10]~55_combout ),
	.ena(\micro|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Dir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Dir[1] .is_wysiwyg = "true";
defparam \micro|Dir[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N7
dffeas \micro|XL[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|B[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|XL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|XL[2] .is_wysiwyg = "true";
defparam \micro|XL[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \micro|Dir[2]~26 (
// Equation(s):
// \micro|Dir[2]~26_combout  = ((\micro|B[2]~5_combout  $ (\micro|XL [2] $ (!\micro|Dir[1]~25 )))) # (GND)
// \micro|Dir[2]~27  = CARRY((\micro|B[2]~5_combout  & ((\micro|XL [2]) # (!\micro|Dir[1]~25 ))) # (!\micro|B[2]~5_combout  & (\micro|XL [2] & !\micro|Dir[1]~25 )))

	.dataa(\micro|B[2]~5_combout ),
	.datab(\micro|XL [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Dir[1]~25 ),
	.combout(\micro|Dir[2]~26_combout ),
	.cout(\micro|Dir[2]~27 ));
// synopsys translate_off
defparam \micro|Dir[2]~26 .lut_mask = 16'h698E;
defparam \micro|Dir[2]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \micro|Dir[2]~feeder (
// Equation(s):
// \micro|Dir[2]~feeder_combout  = \micro|Dir[2]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|Dir[2]~26_combout ),
	.cin(gnd),
	.combout(\micro|Dir[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Dir[2]~feeder .lut_mask = 16'hFF00;
defparam \micro|Dir[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \micro|Add0~27 (
// Equation(s):
// \micro|Add0~27_combout  = (\micro|PC [2] & (!\micro|Add0~26  & VCC)) # (!\micro|PC [2] & (\micro|Add0~26  $ (GND)))
// \micro|Add0~28  = CARRY((!\micro|PC [2] & !\micro|Add0~26 ))

	.dataa(\micro|PC [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add0~26 ),
	.combout(\micro|Add0~27_combout ),
	.cout(\micro|Add0~28 ));
// synopsys translate_off
defparam \micro|Add0~27 .lut_mask = 16'h5A05;
defparam \micro|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \micro|Add1~4 (
// Equation(s):
// \micro|Add1~4_combout  = (\micro|B[2]~5_combout  & ((GND) # (!\micro|Add1~3 ))) # (!\micro|B[2]~5_combout  & (\micro|Add1~3  $ (GND)))
// \micro|Add1~5  = CARRY((\micro|B[2]~5_combout ) # (!\micro|Add1~3 ))

	.dataa(gnd),
	.datab(\micro|B[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add1~3 ),
	.combout(\micro|Add1~4_combout ),
	.cout(\micro|Add1~5 ));
// synopsys translate_off
defparam \micro|Add1~4 .lut_mask = 16'h3CCF;
defparam \micro|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \micro|Add2~4 (
// Equation(s):
// \micro|Add2~4_combout  = ((\micro|Add1~4_combout  $ (\micro|PC [2] $ (\micro|Add2~3 )))) # (GND)
// \micro|Add2~5  = CARRY((\micro|Add1~4_combout  & ((!\micro|Add2~3 ) # (!\micro|PC [2]))) # (!\micro|Add1~4_combout  & (!\micro|PC [2] & !\micro|Add2~3 )))

	.dataa(\micro|Add1~4_combout ),
	.datab(\micro|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add2~3 ),
	.combout(\micro|Add2~4_combout ),
	.cout(\micro|Add2~5 ));
// synopsys translate_off
defparam \micro|Add2~4 .lut_mask = 16'h962B;
defparam \micro|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \micro|Add3~4 (
// Equation(s):
// \micro|Add3~4_combout  = ((\micro|B[2]~5_combout  $ (\micro|PC [2] $ (\micro|Add3~3 )))) # (GND)
// \micro|Add3~5  = CARRY((\micro|B[2]~5_combout  & ((!\micro|Add3~3 ) # (!\micro|PC [2]))) # (!\micro|B[2]~5_combout  & (!\micro|PC [2] & !\micro|Add3~3 )))

	.dataa(\micro|B[2]~5_combout ),
	.datab(\micro|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add3~3 ),
	.combout(\micro|Add3~4_combout ),
	.cout(\micro|Add3~5 ));
// synopsys translate_off
defparam \micro|Add3~4 .lut_mask = 16'h962B;
defparam \micro|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneive_lcell_comb \micro|Add0~44 (
// Equation(s):
// \micro|Add0~44_combout  = (\micro|Add0~21_combout  & ((\micro|Add2~4_combout ) # ((\micro|Add0~20_combout  & \micro|Add3~4_combout )))) # (!\micro|Add0~21_combout  & (\micro|Add0~20_combout  & ((\micro|Add3~4_combout ))))

	.dataa(\micro|Add0~21_combout ),
	.datab(\micro|Add0~20_combout ),
	.datac(\micro|Add2~4_combout ),
	.datad(\micro|Add3~4_combout ),
	.cin(gnd),
	.combout(\micro|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~44 .lut_mask = 16'hECA0;
defparam \micro|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cycloneive_lcell_comb \micro|Add0~82 (
// Equation(s):
// \micro|Add0~82_combout  = (!\micro|Add0~44_combout  & (((!\micro|PC[1]~0_combout ) # (!\micro|Add0~27_combout )) # (!\micro|WideNor0~combout )))

	.dataa(\micro|WideNor0~combout ),
	.datab(\micro|Add0~27_combout ),
	.datac(\micro|PC[1]~0_combout ),
	.datad(\micro|Add0~44_combout ),
	.cin(gnd),
	.combout(\micro|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~82 .lut_mask = 16'h007F;
defparam \micro|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N31
dffeas \micro|PC[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add0~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|PC[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|PC[2] .is_wysiwyg = "true";
defparam \micro|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \micro|PC[2]~_wirecell (
// Equation(s):
// \micro|PC[2]~_wirecell_combout  = !\micro|PC [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|PC [2]),
	.cin(gnd),
	.combout(\micro|PC[2]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \micro|PC[2]~_wirecell .lut_mask = 16'h00FF;
defparam \micro|PC[2]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N19
dffeas \micro|Dir[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Dir[2]~feeder_combout ),
	.asdata(\micro|PC[2]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Dir[10]~55_combout ),
	.ena(\micro|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Dir [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Dir[2] .is_wysiwyg = "true";
defparam \micro|Dir[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N25
dffeas \micro|XL[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|B[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|XL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|XL[3] .is_wysiwyg = "true";
defparam \micro|XL[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \micro|Dir[3]~28 (
// Equation(s):
// \micro|Dir[3]~28_combout  = (\micro|XL [3] & ((\micro|B[3]~4_combout  & (\micro|Dir[2]~27  & VCC)) # (!\micro|B[3]~4_combout  & (!\micro|Dir[2]~27 )))) # (!\micro|XL [3] & ((\micro|B[3]~4_combout  & (!\micro|Dir[2]~27 )) # (!\micro|B[3]~4_combout  & 
// ((\micro|Dir[2]~27 ) # (GND)))))
// \micro|Dir[3]~29  = CARRY((\micro|XL [3] & (!\micro|B[3]~4_combout  & !\micro|Dir[2]~27 )) # (!\micro|XL [3] & ((!\micro|Dir[2]~27 ) # (!\micro|B[3]~4_combout ))))

	.dataa(\micro|XL [3]),
	.datab(\micro|B[3]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Dir[2]~27 ),
	.combout(\micro|Dir[3]~28_combout ),
	.cout(\micro|Dir[3]~29 ));
// synopsys translate_off
defparam \micro|Dir[3]~28 .lut_mask = 16'h9617;
defparam \micro|Dir[3]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \micro|Dir[3]~feeder (
// Equation(s):
// \micro|Dir[3]~feeder_combout  = \micro|Dir[3]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|Dir[3]~28_combout ),
	.cin(gnd),
	.combout(\micro|Dir[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Dir[3]~feeder .lut_mask = 16'hFF00;
defparam \micro|Dir[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \micro|Add0~29 (
// Equation(s):
// \micro|Add0~29_combout  = (\micro|PC [3] & (!\micro|Add0~28 )) # (!\micro|PC [3] & ((\micro|Add0~28 ) # (GND)))
// \micro|Add0~30  = CARRY((!\micro|Add0~28 ) # (!\micro|PC [3]))

	.dataa(gnd),
	.datab(\micro|PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add0~28 ),
	.combout(\micro|Add0~29_combout ),
	.cout(\micro|Add0~30 ));
// synopsys translate_off
defparam \micro|Add0~29 .lut_mask = 16'h3C3F;
defparam \micro|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \micro|Add3~6 (
// Equation(s):
// \micro|Add3~6_combout  = (\micro|PC [3] & ((\micro|B[3]~4_combout  & (\micro|Add3~5  & VCC)) # (!\micro|B[3]~4_combout  & (!\micro|Add3~5 )))) # (!\micro|PC [3] & ((\micro|B[3]~4_combout  & (!\micro|Add3~5 )) # (!\micro|B[3]~4_combout  & ((\micro|Add3~5 ) 
// # (GND)))))
// \micro|Add3~7  = CARRY((\micro|PC [3] & (!\micro|B[3]~4_combout  & !\micro|Add3~5 )) # (!\micro|PC [3] & ((!\micro|Add3~5 ) # (!\micro|B[3]~4_combout ))))

	.dataa(\micro|PC [3]),
	.datab(\micro|B[3]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add3~5 ),
	.combout(\micro|Add3~6_combout ),
	.cout(\micro|Add3~7 ));
// synopsys translate_off
defparam \micro|Add3~6 .lut_mask = 16'h9617;
defparam \micro|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \micro|Add1~6 (
// Equation(s):
// \micro|Add1~6_combout  = (\micro|B[3]~4_combout  & (\micro|Add1~5  & VCC)) # (!\micro|B[3]~4_combout  & (!\micro|Add1~5 ))
// \micro|Add1~7  = CARRY((!\micro|B[3]~4_combout  & !\micro|Add1~5 ))

	.dataa(gnd),
	.datab(\micro|B[3]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add1~5 ),
	.combout(\micro|Add1~6_combout ),
	.cout(\micro|Add1~7 ));
// synopsys translate_off
defparam \micro|Add1~6 .lut_mask = 16'hC303;
defparam \micro|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \micro|Add2~6 (
// Equation(s):
// \micro|Add2~6_combout  = (\micro|PC [3] & ((\micro|Add1~6_combout  & (\micro|Add2~5  & VCC)) # (!\micro|Add1~6_combout  & (!\micro|Add2~5 )))) # (!\micro|PC [3] & ((\micro|Add1~6_combout  & (!\micro|Add2~5 )) # (!\micro|Add1~6_combout  & ((\micro|Add2~5 ) 
// # (GND)))))
// \micro|Add2~7  = CARRY((\micro|PC [3] & (!\micro|Add1~6_combout  & !\micro|Add2~5 )) # (!\micro|PC [3] & ((!\micro|Add2~5 ) # (!\micro|Add1~6_combout ))))

	.dataa(\micro|PC [3]),
	.datab(\micro|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add2~5 ),
	.combout(\micro|Add2~6_combout ),
	.cout(\micro|Add2~7 ));
// synopsys translate_off
defparam \micro|Add2~6 .lut_mask = 16'h9617;
defparam \micro|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneive_lcell_comb \micro|Add0~43 (
// Equation(s):
// \micro|Add0~43_combout  = (\micro|Add0~21_combout  & ((\micro|Add2~6_combout ) # ((\micro|Add0~20_combout  & \micro|Add3~6_combout )))) # (!\micro|Add0~21_combout  & (\micro|Add0~20_combout  & (\micro|Add3~6_combout )))

	.dataa(\micro|Add0~21_combout ),
	.datab(\micro|Add0~20_combout ),
	.datac(\micro|Add3~6_combout ),
	.datad(\micro|Add2~6_combout ),
	.cin(gnd),
	.combout(\micro|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~43 .lut_mask = 16'hEAC0;
defparam \micro|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneive_lcell_comb \micro|Add0~81 (
// Equation(s):
// \micro|Add0~81_combout  = (\micro|Add0~43_combout ) # ((\micro|WideNor0~combout  & (\micro|PC[1]~0_combout  & \micro|Add0~29_combout )))

	.dataa(\micro|WideNor0~combout ),
	.datab(\micro|PC[1]~0_combout ),
	.datac(\micro|Add0~29_combout ),
	.datad(\micro|Add0~43_combout ),
	.cin(gnd),
	.combout(\micro|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~81 .lut_mask = 16'hFF80;
defparam \micro|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N17
dffeas \micro|PC[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add0~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|PC[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|PC[3] .is_wysiwyg = "true";
defparam \micro|PC[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \micro|Dir[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Dir[3]~feeder_combout ),
	.asdata(\micro|PC [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Dir[10]~55_combout ),
	.ena(\micro|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Dir [3]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Dir[3] .is_wysiwyg = "true";
defparam \micro|Dir[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N11
dffeas \micro|XL[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|B[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|XL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|XL[4] .is_wysiwyg = "true";
defparam \micro|XL[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \micro|Dir[4]~30 (
// Equation(s):
// \micro|Dir[4]~30_combout  = ((\micro|B[4]~3_combout  $ (\micro|XL [4] $ (!\micro|Dir[3]~29 )))) # (GND)
// \micro|Dir[4]~31  = CARRY((\micro|B[4]~3_combout  & ((\micro|XL [4]) # (!\micro|Dir[3]~29 ))) # (!\micro|B[4]~3_combout  & (\micro|XL [4] & !\micro|Dir[3]~29 )))

	.dataa(\micro|B[4]~3_combout ),
	.datab(\micro|XL [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Dir[3]~29 ),
	.combout(\micro|Dir[4]~30_combout ),
	.cout(\micro|Dir[4]~31 ));
// synopsys translate_off
defparam \micro|Dir[4]~30 .lut_mask = 16'h698E;
defparam \micro|Dir[4]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \micro|Dir[4]~feeder (
// Equation(s):
// \micro|Dir[4]~feeder_combout  = \micro|Dir[4]~30_combout 

	.dataa(gnd),
	.datab(\micro|Dir[4]~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro|Dir[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Dir[4]~feeder .lut_mask = 16'hCCCC;
defparam \micro|Dir[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \micro|Add0~31 (
// Equation(s):
// \micro|Add0~31_combout  = (\micro|PC [4] & (!\micro|Add0~30  & VCC)) # (!\micro|PC [4] & (\micro|Add0~30  $ (GND)))
// \micro|Add0~32  = CARRY((!\micro|PC [4] & !\micro|Add0~30 ))

	.dataa(gnd),
	.datab(\micro|PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add0~30 ),
	.combout(\micro|Add0~31_combout ),
	.cout(\micro|Add0~32 ));
// synopsys translate_off
defparam \micro|Add0~31 .lut_mask = 16'h3C03;
defparam \micro|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \micro|Add1~8 (
// Equation(s):
// \micro|Add1~8_combout  = (\micro|B[4]~3_combout  & ((GND) # (!\micro|Add1~7 ))) # (!\micro|B[4]~3_combout  & (\micro|Add1~7  $ (GND)))
// \micro|Add1~9  = CARRY((\micro|B[4]~3_combout ) # (!\micro|Add1~7 ))

	.dataa(gnd),
	.datab(\micro|B[4]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add1~7 ),
	.combout(\micro|Add1~8_combout ),
	.cout(\micro|Add1~9 ));
// synopsys translate_off
defparam \micro|Add1~8 .lut_mask = 16'h3CCF;
defparam \micro|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \micro|Add2~8 (
// Equation(s):
// \micro|Add2~8_combout  = ((\micro|PC [4] $ (\micro|Add1~8_combout  $ (\micro|Add2~7 )))) # (GND)
// \micro|Add2~9  = CARRY((\micro|PC [4] & (\micro|Add1~8_combout  & !\micro|Add2~7 )) # (!\micro|PC [4] & ((\micro|Add1~8_combout ) # (!\micro|Add2~7 ))))

	.dataa(\micro|PC [4]),
	.datab(\micro|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add2~7 ),
	.combout(\micro|Add2~8_combout ),
	.cout(\micro|Add2~9 ));
// synopsys translate_off
defparam \micro|Add2~8 .lut_mask = 16'h964D;
defparam \micro|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \micro|Add3~8 (
// Equation(s):
// \micro|Add3~8_combout  = ((\micro|PC [4] $ (\micro|B[4]~3_combout  $ (\micro|Add3~7 )))) # (GND)
// \micro|Add3~9  = CARRY((\micro|PC [4] & (\micro|B[4]~3_combout  & !\micro|Add3~7 )) # (!\micro|PC [4] & ((\micro|B[4]~3_combout ) # (!\micro|Add3~7 ))))

	.dataa(\micro|PC [4]),
	.datab(\micro|B[4]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add3~7 ),
	.combout(\micro|Add3~8_combout ),
	.cout(\micro|Add3~9 ));
// synopsys translate_off
defparam \micro|Add3~8 .lut_mask = 16'h964D;
defparam \micro|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
cycloneive_lcell_comb \micro|Add0~42 (
// Equation(s):
// \micro|Add0~42_combout  = (\micro|Add0~21_combout  & ((\micro|Add2~8_combout ) # ((\micro|Add0~20_combout  & \micro|Add3~8_combout )))) # (!\micro|Add0~21_combout  & (\micro|Add0~20_combout  & ((\micro|Add3~8_combout ))))

	.dataa(\micro|Add0~21_combout ),
	.datab(\micro|Add0~20_combout ),
	.datac(\micro|Add2~8_combout ),
	.datad(\micro|Add3~8_combout ),
	.cin(gnd),
	.combout(\micro|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~42 .lut_mask = 16'hECA0;
defparam \micro|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneive_lcell_comb \micro|Add0~80 (
// Equation(s):
// \micro|Add0~80_combout  = (!\micro|Add0~42_combout  & (((!\micro|PC[1]~0_combout ) # (!\micro|Add0~31_combout )) # (!\micro|WideNor0~combout )))

	.dataa(\micro|WideNor0~combout ),
	.datab(\micro|Add0~31_combout ),
	.datac(\micro|PC[1]~0_combout ),
	.datad(\micro|Add0~42_combout ),
	.cin(gnd),
	.combout(\micro|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~80 .lut_mask = 16'h007F;
defparam \micro|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N27
dffeas \micro|PC[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add0~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|PC[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|PC[4] .is_wysiwyg = "true";
defparam \micro|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \micro|PC[4]~_wirecell (
// Equation(s):
// \micro|PC[4]~_wirecell_combout  = !\micro|PC [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro|PC [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro|PC[4]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \micro|PC[4]~_wirecell .lut_mask = 16'h0F0F;
defparam \micro|PC[4]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N11
dffeas \micro|Dir[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Dir[4]~feeder_combout ),
	.asdata(\micro|PC[4]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Dir[10]~55_combout ),
	.ena(\micro|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Dir [4]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Dir[4] .is_wysiwyg = "true";
defparam \micro|Dir[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \micro|XL[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|B[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|XL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|XL[5] .is_wysiwyg = "true";
defparam \micro|XL[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \micro|Dir[5]~32 (
// Equation(s):
// \micro|Dir[5]~32_combout  = (\micro|XL [5] & ((\micro|B[5]~2_combout  & (\micro|Dir[4]~31  & VCC)) # (!\micro|B[5]~2_combout  & (!\micro|Dir[4]~31 )))) # (!\micro|XL [5] & ((\micro|B[5]~2_combout  & (!\micro|Dir[4]~31 )) # (!\micro|B[5]~2_combout  & 
// ((\micro|Dir[4]~31 ) # (GND)))))
// \micro|Dir[5]~33  = CARRY((\micro|XL [5] & (!\micro|B[5]~2_combout  & !\micro|Dir[4]~31 )) # (!\micro|XL [5] & ((!\micro|Dir[4]~31 ) # (!\micro|B[5]~2_combout ))))

	.dataa(\micro|XL [5]),
	.datab(\micro|B[5]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Dir[4]~31 ),
	.combout(\micro|Dir[5]~32_combout ),
	.cout(\micro|Dir[5]~33 ));
// synopsys translate_off
defparam \micro|Dir[5]~32 .lut_mask = 16'h9617;
defparam \micro|Dir[5]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \micro|Dir[5]~feeder (
// Equation(s):
// \micro|Dir[5]~feeder_combout  = \micro|Dir[5]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|Dir[5]~32_combout ),
	.cin(gnd),
	.combout(\micro|Dir[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Dir[5]~feeder .lut_mask = 16'hFF00;
defparam \micro|Dir[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \micro|Add0~33 (
// Equation(s):
// \micro|Add0~33_combout  = (\micro|PC [5] & (!\micro|Add0~32 )) # (!\micro|PC [5] & ((\micro|Add0~32 ) # (GND)))
// \micro|Add0~34  = CARRY((!\micro|Add0~32 ) # (!\micro|PC [5]))

	.dataa(gnd),
	.datab(\micro|PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add0~32 ),
	.combout(\micro|Add0~33_combout ),
	.cout(\micro|Add0~34 ));
// synopsys translate_off
defparam \micro|Add0~33 .lut_mask = 16'h3C3F;
defparam \micro|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \micro|Add1~10 (
// Equation(s):
// \micro|Add1~10_combout  = (\micro|B[5]~2_combout  & (\micro|Add1~9  & VCC)) # (!\micro|B[5]~2_combout  & (!\micro|Add1~9 ))
// \micro|Add1~11  = CARRY((!\micro|B[5]~2_combout  & !\micro|Add1~9 ))

	.dataa(gnd),
	.datab(\micro|B[5]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add1~9 ),
	.combout(\micro|Add1~10_combout ),
	.cout(\micro|Add1~11 ));
// synopsys translate_off
defparam \micro|Add1~10 .lut_mask = 16'hC303;
defparam \micro|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \micro|Add2~10 (
// Equation(s):
// \micro|Add2~10_combout  = (\micro|PC [5] & ((\micro|Add1~10_combout  & (\micro|Add2~9  & VCC)) # (!\micro|Add1~10_combout  & (!\micro|Add2~9 )))) # (!\micro|PC [5] & ((\micro|Add1~10_combout  & (!\micro|Add2~9 )) # (!\micro|Add1~10_combout  & 
// ((\micro|Add2~9 ) # (GND)))))
// \micro|Add2~11  = CARRY((\micro|PC [5] & (!\micro|Add1~10_combout  & !\micro|Add2~9 )) # (!\micro|PC [5] & ((!\micro|Add2~9 ) # (!\micro|Add1~10_combout ))))

	.dataa(\micro|PC [5]),
	.datab(\micro|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add2~9 ),
	.combout(\micro|Add2~10_combout ),
	.cout(\micro|Add2~11 ));
// synopsys translate_off
defparam \micro|Add2~10 .lut_mask = 16'h9617;
defparam \micro|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \micro|Add3~10 (
// Equation(s):
// \micro|Add3~10_combout  = (\micro|PC [5] & ((\micro|B[5]~2_combout  & (\micro|Add3~9  & VCC)) # (!\micro|B[5]~2_combout  & (!\micro|Add3~9 )))) # (!\micro|PC [5] & ((\micro|B[5]~2_combout  & (!\micro|Add3~9 )) # (!\micro|B[5]~2_combout  & ((\micro|Add3~9 
// ) # (GND)))))
// \micro|Add3~11  = CARRY((\micro|PC [5] & (!\micro|B[5]~2_combout  & !\micro|Add3~9 )) # (!\micro|PC [5] & ((!\micro|Add3~9 ) # (!\micro|B[5]~2_combout ))))

	.dataa(\micro|PC [5]),
	.datab(\micro|B[5]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add3~9 ),
	.combout(\micro|Add3~10_combout ),
	.cout(\micro|Add3~11 ));
// synopsys translate_off
defparam \micro|Add3~10 .lut_mask = 16'h9617;
defparam \micro|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneive_lcell_comb \micro|Add0~41 (
// Equation(s):
// \micro|Add0~41_combout  = (\micro|Add0~21_combout  & ((\micro|Add2~10_combout ) # ((\micro|Add0~20_combout  & \micro|Add3~10_combout )))) # (!\micro|Add0~21_combout  & (\micro|Add0~20_combout  & ((\micro|Add3~10_combout ))))

	.dataa(\micro|Add0~21_combout ),
	.datab(\micro|Add0~20_combout ),
	.datac(\micro|Add2~10_combout ),
	.datad(\micro|Add3~10_combout ),
	.cin(gnd),
	.combout(\micro|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~41 .lut_mask = 16'hECA0;
defparam \micro|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneive_lcell_comb \micro|Add0~79 (
// Equation(s):
// \micro|Add0~79_combout  = (\micro|Add0~41_combout ) # ((\micro|WideNor0~combout  & (\micro|Add0~33_combout  & \micro|PC[1]~0_combout )))

	.dataa(\micro|WideNor0~combout ),
	.datab(\micro|Add0~33_combout ),
	.datac(\micro|PC[1]~0_combout ),
	.datad(\micro|Add0~41_combout ),
	.cin(gnd),
	.combout(\micro|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~79 .lut_mask = 16'hFF80;
defparam \micro|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N9
dffeas \micro|PC[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add0~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|PC[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|PC[5] .is_wysiwyg = "true";
defparam \micro|PC[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N1
dffeas \micro|Dir[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Dir[5]~feeder_combout ),
	.asdata(\micro|PC [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Dir[10]~55_combout ),
	.ena(\micro|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Dir [5]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Dir[5] .is_wysiwyg = "true";
defparam \micro|Dir[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N13
dffeas \micro|XL[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|B[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|XL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|XL[6] .is_wysiwyg = "true";
defparam \micro|XL[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \micro|Dir[6]~34 (
// Equation(s):
// \micro|Dir[6]~34_combout  = ((\micro|XL [6] $ (\micro|B[6]~1_combout  $ (!\micro|Dir[5]~33 )))) # (GND)
// \micro|Dir[6]~35  = CARRY((\micro|XL [6] & ((\micro|B[6]~1_combout ) # (!\micro|Dir[5]~33 ))) # (!\micro|XL [6] & (\micro|B[6]~1_combout  & !\micro|Dir[5]~33 )))

	.dataa(\micro|XL [6]),
	.datab(\micro|B[6]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Dir[5]~33 ),
	.combout(\micro|Dir[6]~34_combout ),
	.cout(\micro|Dir[6]~35 ));
// synopsys translate_off
defparam \micro|Dir[6]~34 .lut_mask = 16'h698E;
defparam \micro|Dir[6]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \micro|Add0~35 (
// Equation(s):
// \micro|Add0~35_combout  = (\micro|PC [6] & (\micro|Add0~34  $ (GND))) # (!\micro|PC [6] & (!\micro|Add0~34  & VCC))
// \micro|Add0~36  = CARRY((\micro|PC [6] & !\micro|Add0~34 ))

	.dataa(\micro|PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add0~34 ),
	.combout(\micro|Add0~35_combout ),
	.cout(\micro|Add0~36 ));
// synopsys translate_off
defparam \micro|Add0~35 .lut_mask = 16'hA50A;
defparam \micro|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \micro|Add1~12 (
// Equation(s):
// \micro|Add1~12_combout  = (\micro|B[6]~1_combout  & ((GND) # (!\micro|Add1~11 ))) # (!\micro|B[6]~1_combout  & (\micro|Add1~11  $ (GND)))
// \micro|Add1~13  = CARRY((\micro|B[6]~1_combout ) # (!\micro|Add1~11 ))

	.dataa(gnd),
	.datab(\micro|B[6]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add1~11 ),
	.combout(\micro|Add1~12_combout ),
	.cout(\micro|Add1~13 ));
// synopsys translate_off
defparam \micro|Add1~12 .lut_mask = 16'h3CCF;
defparam \micro|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \micro|Add2~12 (
// Equation(s):
// \micro|Add2~12_combout  = ((\micro|PC [6] $ (\micro|Add1~12_combout  $ (!\micro|Add2~11 )))) # (GND)
// \micro|Add2~13  = CARRY((\micro|PC [6] & ((\micro|Add1~12_combout ) # (!\micro|Add2~11 ))) # (!\micro|PC [6] & (\micro|Add1~12_combout  & !\micro|Add2~11 )))

	.dataa(\micro|PC [6]),
	.datab(\micro|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add2~11 ),
	.combout(\micro|Add2~12_combout ),
	.cout(\micro|Add2~13 ));
// synopsys translate_off
defparam \micro|Add2~12 .lut_mask = 16'h698E;
defparam \micro|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \micro|Add3~12 (
// Equation(s):
// \micro|Add3~12_combout  = ((\micro|PC [6] $ (\micro|B[6]~1_combout  $ (!\micro|Add3~11 )))) # (GND)
// \micro|Add3~13  = CARRY((\micro|PC [6] & ((\micro|B[6]~1_combout ) # (!\micro|Add3~11 ))) # (!\micro|PC [6] & (\micro|B[6]~1_combout  & !\micro|Add3~11 )))

	.dataa(\micro|PC [6]),
	.datab(\micro|B[6]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add3~11 ),
	.combout(\micro|Add3~12_combout ),
	.cout(\micro|Add3~13 ));
// synopsys translate_off
defparam \micro|Add3~12 .lut_mask = 16'h698E;
defparam \micro|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
cycloneive_lcell_comb \micro|Add0~40 (
// Equation(s):
// \micro|Add0~40_combout  = (\micro|Add0~21_combout  & ((\micro|Add2~12_combout ) # ((\micro|Add0~20_combout  & \micro|Add3~12_combout )))) # (!\micro|Add0~21_combout  & (\micro|Add0~20_combout  & ((\micro|Add3~12_combout ))))

	.dataa(\micro|Add0~21_combout ),
	.datab(\micro|Add0~20_combout ),
	.datac(\micro|Add2~12_combout ),
	.datad(\micro|Add3~12_combout ),
	.cin(gnd),
	.combout(\micro|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~40 .lut_mask = 16'hECA0;
defparam \micro|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneive_lcell_comb \micro|Add0~78 (
// Equation(s):
// \micro|Add0~78_combout  = (\micro|Add0~40_combout ) # ((\micro|WideNor0~combout  & (\micro|Add0~35_combout  & \micro|PC[1]~0_combout )))

	.dataa(\micro|WideNor0~combout ),
	.datab(\micro|Add0~35_combout ),
	.datac(\micro|PC[1]~0_combout ),
	.datad(\micro|Add0~40_combout ),
	.cin(gnd),
	.combout(\micro|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~78 .lut_mask = 16'hFF80;
defparam \micro|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N15
dffeas \micro|PC[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add0~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|PC[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|PC[6] .is_wysiwyg = "true";
defparam \micro|PC[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N13
dffeas \micro|Dir[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Dir[6]~34_combout ),
	.asdata(\micro|PC [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Dir[10]~55_combout ),
	.ena(\micro|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Dir [6]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Dir[6] .is_wysiwyg = "true";
defparam \micro|Dir[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N13
dffeas \micro|XL[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|B[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|XL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|XL[7] .is_wysiwyg = "true";
defparam \micro|XL[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \micro|Dir[7]~36 (
// Equation(s):
// \micro|Dir[7]~36_combout  = (\micro|B[7]~0_combout  & ((\micro|XL [7] & (\micro|Dir[6]~35  & VCC)) # (!\micro|XL [7] & (!\micro|Dir[6]~35 )))) # (!\micro|B[7]~0_combout  & ((\micro|XL [7] & (!\micro|Dir[6]~35 )) # (!\micro|XL [7] & ((\micro|Dir[6]~35 ) # 
// (GND)))))
// \micro|Dir[7]~37  = CARRY((\micro|B[7]~0_combout  & (!\micro|XL [7] & !\micro|Dir[6]~35 )) # (!\micro|B[7]~0_combout  & ((!\micro|Dir[6]~35 ) # (!\micro|XL [7]))))

	.dataa(\micro|B[7]~0_combout ),
	.datab(\micro|XL [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Dir[6]~35 ),
	.combout(\micro|Dir[7]~36_combout ),
	.cout(\micro|Dir[7]~37 ));
// synopsys translate_off
defparam \micro|Dir[7]~36 .lut_mask = 16'h9617;
defparam \micro|Dir[7]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \micro|Dir[7]~feeder (
// Equation(s):
// \micro|Dir[7]~feeder_combout  = \micro|Dir[7]~36_combout 

	.dataa(gnd),
	.datab(\micro|Dir[7]~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro|Dir[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Dir[7]~feeder .lut_mask = 16'hCCCC;
defparam \micro|Dir[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \micro|Add0~37 (
// Equation(s):
// \micro|Add0~37_combout  = (\micro|PC [7] & (!\micro|Add0~36 )) # (!\micro|PC [7] & ((\micro|Add0~36 ) # (GND)))
// \micro|Add0~38  = CARRY((!\micro|Add0~36 ) # (!\micro|PC [7]))

	.dataa(gnd),
	.datab(\micro|PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add0~36 ),
	.combout(\micro|Add0~37_combout ),
	.cout(\micro|Add0~38 ));
// synopsys translate_off
defparam \micro|Add0~37 .lut_mask = 16'h3C3F;
defparam \micro|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \micro|Add1~14 (
// Equation(s):
// \micro|Add1~14_combout  = \micro|Add1~13  $ (!\micro|B[7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|B[7]~0_combout ),
	.cin(\micro|Add1~13 ),
	.combout(\micro|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add1~14 .lut_mask = 16'hF00F;
defparam \micro|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \micro|Add2~14 (
// Equation(s):
// \micro|Add2~14_combout  = (\micro|PC [7] & ((\micro|Add1~14_combout  & (\micro|Add2~13  & VCC)) # (!\micro|Add1~14_combout  & (!\micro|Add2~13 )))) # (!\micro|PC [7] & ((\micro|Add1~14_combout  & (!\micro|Add2~13 )) # (!\micro|Add1~14_combout  & 
// ((\micro|Add2~13 ) # (GND)))))
// \micro|Add2~15  = CARRY((\micro|PC [7] & (!\micro|Add1~14_combout  & !\micro|Add2~13 )) # (!\micro|PC [7] & ((!\micro|Add2~13 ) # (!\micro|Add1~14_combout ))))

	.dataa(\micro|PC [7]),
	.datab(\micro|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add2~13 ),
	.combout(\micro|Add2~14_combout ),
	.cout(\micro|Add2~15 ));
// synopsys translate_off
defparam \micro|Add2~14 .lut_mask = 16'h9617;
defparam \micro|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \micro|Add3~14 (
// Equation(s):
// \micro|Add3~14_combout  = (\micro|B[7]~0_combout  & ((\micro|PC [7] & (\micro|Add3~13  & VCC)) # (!\micro|PC [7] & (!\micro|Add3~13 )))) # (!\micro|B[7]~0_combout  & ((\micro|PC [7] & (!\micro|Add3~13 )) # (!\micro|PC [7] & ((\micro|Add3~13 ) # (GND)))))
// \micro|Add3~15  = CARRY((\micro|B[7]~0_combout  & (!\micro|PC [7] & !\micro|Add3~13 )) # (!\micro|B[7]~0_combout  & ((!\micro|Add3~13 ) # (!\micro|PC [7]))))

	.dataa(\micro|B[7]~0_combout ),
	.datab(\micro|PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add3~13 ),
	.combout(\micro|Add3~14_combout ),
	.cout(\micro|Add3~15 ));
// synopsys translate_off
defparam \micro|Add3~14 .lut_mask = 16'h9617;
defparam \micro|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneive_lcell_comb \micro|Add0~22 (
// Equation(s):
// \micro|Add0~22_combout  = (\micro|Add0~21_combout  & ((\micro|Add2~14_combout ) # ((\micro|Add0~20_combout  & \micro|Add3~14_combout )))) # (!\micro|Add0~21_combout  & (\micro|Add0~20_combout  & ((\micro|Add3~14_combout ))))

	.dataa(\micro|Add0~21_combout ),
	.datab(\micro|Add0~20_combout ),
	.datac(\micro|Add2~14_combout ),
	.datad(\micro|Add3~14_combout ),
	.cin(gnd),
	.combout(\micro|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~22 .lut_mask = 16'hECA0;
defparam \micro|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
cycloneive_lcell_comb \micro|Add0~77 (
// Equation(s):
// \micro|Add0~77_combout  = (\micro|Add0~22_combout ) # ((\micro|WideNor0~combout  & (\micro|Add0~37_combout  & \micro|PC[1]~0_combout )))

	.dataa(\micro|WideNor0~combout ),
	.datab(\micro|Add0~37_combout ),
	.datac(\micro|PC[1]~0_combout ),
	.datad(\micro|Add0~22_combout ),
	.cin(gnd),
	.combout(\micro|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~77 .lut_mask = 16'hFF80;
defparam \micro|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N5
dffeas \micro|PC[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add0~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|PC[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|PC[7] .is_wysiwyg = "true";
defparam \micro|PC[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \micro|Dir[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Dir[7]~feeder_combout ),
	.asdata(\micro|PC [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Dir[10]~55_combout ),
	.ena(\micro|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Dir [7]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Dir[7] .is_wysiwyg = "true";
defparam \micro|Dir[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \micro|XH[0]~feeder (
// Equation(s):
// \micro|XH[0]~feeder_combout  = \micro|B[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro|B[0]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro|XH[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|XH[0]~feeder .lut_mask = 16'hF0F0;
defparam \micro|XH[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N27
dffeas \micro|XH[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|XH[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|XH [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|XH[0] .is_wysiwyg = "true";
defparam \micro|XH[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \micro|Dir[8]~38 (
// Equation(s):
// \micro|Dir[8]~38_combout  = (\micro|XH [0] & (\micro|Dir[7]~37  $ (GND))) # (!\micro|XH [0] & (!\micro|Dir[7]~37  & VCC))
// \micro|Dir[8]~39  = CARRY((\micro|XH [0] & !\micro|Dir[7]~37 ))

	.dataa(gnd),
	.datab(\micro|XH [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Dir[7]~37 ),
	.combout(\micro|Dir[8]~38_combout ),
	.cout(\micro|Dir[8]~39 ));
// synopsys translate_off
defparam \micro|Dir[8]~38 .lut_mask = 16'hC30C;
defparam \micro|Dir[8]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \micro|Dir[8]~feeder (
// Equation(s):
// \micro|Dir[8]~feeder_combout  = \micro|Dir[8]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|Dir[8]~38_combout ),
	.cin(gnd),
	.combout(\micro|Dir[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Dir[8]~feeder .lut_mask = 16'hFF00;
defparam \micro|Dir[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \micro|Add0~47 (
// Equation(s):
// \micro|Add0~47_combout  = (\micro|PC [8] & (\micro|Add0~38  $ (GND))) # (!\micro|PC [8] & (!\micro|Add0~38  & VCC))
// \micro|Add0~48  = CARRY((\micro|PC [8] & !\micro|Add0~38 ))

	.dataa(gnd),
	.datab(\micro|PC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add0~38 ),
	.combout(\micro|Add0~47_combout ),
	.cout(\micro|Add0~48 ));
// synopsys translate_off
defparam \micro|Add0~47 .lut_mask = 16'hC30C;
defparam \micro|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \micro|Add3~16 (
// Equation(s):
// \micro|Add3~16_combout  = (\micro|PC [8] & (\micro|Add3~15  $ (GND))) # (!\micro|PC [8] & (!\micro|Add3~15  & VCC))
// \micro|Add3~17  = CARRY((\micro|PC [8] & !\micro|Add3~15 ))

	.dataa(\micro|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add3~15 ),
	.combout(\micro|Add3~16_combout ),
	.cout(\micro|Add3~17 ));
// synopsys translate_off
defparam \micro|Add3~16 .lut_mask = 16'hA50A;
defparam \micro|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \micro|Add2~16 (
// Equation(s):
// \micro|Add2~16_combout  = (\micro|PC [8] & ((GND) # (!\micro|Add2~15 ))) # (!\micro|PC [8] & (\micro|Add2~15  $ (GND)))
// \micro|Add2~17  = CARRY((\micro|PC [8]) # (!\micro|Add2~15 ))

	.dataa(gnd),
	.datab(\micro|PC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add2~15 ),
	.combout(\micro|Add2~16_combout ),
	.cout(\micro|Add2~17 ));
// synopsys translate_off
defparam \micro|Add2~16 .lut_mask = 16'h3CCF;
defparam \micro|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneive_lcell_comb \micro|Add0~76 (
// Equation(s):
// \micro|Add0~76_combout  = (\micro|Add0~21_combout  & ((\micro|Add2~16_combout ) # ((\micro|Add0~20_combout  & \micro|Add3~16_combout )))) # (!\micro|Add0~21_combout  & (\micro|Add0~20_combout  & (\micro|Add3~16_combout )))

	.dataa(\micro|Add0~21_combout ),
	.datab(\micro|Add0~20_combout ),
	.datac(\micro|Add3~16_combout ),
	.datad(\micro|Add2~16_combout ),
	.cin(gnd),
	.combout(\micro|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~76 .lut_mask = 16'hEAC0;
defparam \micro|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneive_lcell_comb \micro|Add0~86 (
// Equation(s):
// \micro|Add0~86_combout  = (\micro|Add0~76_combout ) # ((\micro|WideNor0~combout  & (\micro|Add0~47_combout  & \micro|PC[1]~0_combout )))

	.dataa(\micro|WideNor0~combout ),
	.datab(\micro|Add0~47_combout ),
	.datac(\micro|PC[1]~0_combout ),
	.datad(\micro|Add0~76_combout ),
	.cin(gnd),
	.combout(\micro|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~86 .lut_mask = 16'hFF80;
defparam \micro|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N23
dffeas \micro|PC[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add0~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|PC[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|PC[8] .is_wysiwyg = "true";
defparam \micro|PC[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N5
dffeas \micro|Dir[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Dir[8]~feeder_combout ),
	.asdata(\micro|PC [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Dir[10]~55_combout ),
	.ena(\micro|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Dir [8]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Dir[8] .is_wysiwyg = "true";
defparam \micro|Dir[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \micro|XH[1]~feeder (
// Equation(s):
// \micro|XH[1]~feeder_combout  = \micro|B[1]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|B[1]~6_combout ),
	.cin(gnd),
	.combout(\micro|XH[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|XH[1]~feeder .lut_mask = 16'hFF00;
defparam \micro|XH[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N17
dffeas \micro|XH[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|XH[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|XH [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|XH[1] .is_wysiwyg = "true";
defparam \micro|XH[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \micro|Dir[9]~40 (
// Equation(s):
// \micro|Dir[9]~40_combout  = (\micro|XH [1] & (!\micro|Dir[8]~39 )) # (!\micro|XH [1] & ((\micro|Dir[8]~39 ) # (GND)))
// \micro|Dir[9]~41  = CARRY((!\micro|Dir[8]~39 ) # (!\micro|XH [1]))

	.dataa(gnd),
	.datab(\micro|XH [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Dir[8]~39 ),
	.combout(\micro|Dir[9]~40_combout ),
	.cout(\micro|Dir[9]~41 ));
// synopsys translate_off
defparam \micro|Dir[9]~40 .lut_mask = 16'h3C3F;
defparam \micro|Dir[9]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \micro|Add0~49 (
// Equation(s):
// \micro|Add0~49_combout  = (\micro|PC [9] & (!\micro|Add0~48 )) # (!\micro|PC [9] & ((\micro|Add0~48 ) # (GND)))
// \micro|Add0~50  = CARRY((!\micro|Add0~48 ) # (!\micro|PC [9]))

	.dataa(\micro|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add0~48 ),
	.combout(\micro|Add0~49_combout ),
	.cout(\micro|Add0~50 ));
// synopsys translate_off
defparam \micro|Add0~49 .lut_mask = 16'h5A5F;
defparam \micro|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \micro|Add2~18 (
// Equation(s):
// \micro|Add2~18_combout  = (\micro|PC [9] & (\micro|Add2~17  & VCC)) # (!\micro|PC [9] & (!\micro|Add2~17 ))
// \micro|Add2~19  = CARRY((!\micro|PC [9] & !\micro|Add2~17 ))

	.dataa(\micro|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add2~17 ),
	.combout(\micro|Add2~18_combout ),
	.cout(\micro|Add2~19 ));
// synopsys translate_off
defparam \micro|Add2~18 .lut_mask = 16'hA505;
defparam \micro|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \micro|Add3~18 (
// Equation(s):
// \micro|Add3~18_combout  = (\micro|PC [9] & (!\micro|Add3~17 )) # (!\micro|PC [9] & ((\micro|Add3~17 ) # (GND)))
// \micro|Add3~19  = CARRY((!\micro|Add3~17 ) # (!\micro|PC [9]))

	.dataa(gnd),
	.datab(\micro|PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add3~17 ),
	.combout(\micro|Add3~18_combout ),
	.cout(\micro|Add3~19 ));
// synopsys translate_off
defparam \micro|Add3~18 .lut_mask = 16'h3C3F;
defparam \micro|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneive_lcell_comb \micro|Add0~75 (
// Equation(s):
// \micro|Add0~75_combout  = (\micro|Add0~21_combout  & ((\micro|Add2~18_combout ) # ((\micro|Add0~20_combout  & \micro|Add3~18_combout )))) # (!\micro|Add0~21_combout  & (\micro|Add0~20_combout  & ((\micro|Add3~18_combout ))))

	.dataa(\micro|Add0~21_combout ),
	.datab(\micro|Add0~20_combout ),
	.datac(\micro|Add2~18_combout ),
	.datad(\micro|Add3~18_combout ),
	.cin(gnd),
	.combout(\micro|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~75 .lut_mask = 16'hECA0;
defparam \micro|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneive_lcell_comb \micro|Add0~85 (
// Equation(s):
// \micro|Add0~85_combout  = (\micro|Add0~75_combout ) # ((\micro|Add0~49_combout  & (\micro|WideNor0~combout  & \micro|PC[1]~0_combout )))

	.dataa(\micro|Add0~49_combout ),
	.datab(\micro|WideNor0~combout ),
	.datac(\micro|PC[1]~0_combout ),
	.datad(\micro|Add0~75_combout ),
	.cin(gnd),
	.combout(\micro|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~85 .lut_mask = 16'hFF80;
defparam \micro|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N3
dffeas \micro|PC[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add0~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|PC[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|PC[9] .is_wysiwyg = "true";
defparam \micro|PC[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N19
dffeas \micro|Dir[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Dir[9]~40_combout ),
	.asdata(\micro|PC [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Dir[10]~55_combout ),
	.ena(\micro|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Dir [9]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Dir[9] .is_wysiwyg = "true";
defparam \micro|Dir[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \micro|XH[2]~feeder (
// Equation(s):
// \micro|XH[2]~feeder_combout  = \micro|B[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro|B[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro|XH[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|XH[2]~feeder .lut_mask = 16'hF0F0;
defparam \micro|XH[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \micro|XH[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|XH[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|XH [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|XH[2] .is_wysiwyg = "true";
defparam \micro|XH[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \micro|Dir[10]~42 (
// Equation(s):
// \micro|Dir[10]~42_combout  = (\micro|XH [2] & (\micro|Dir[9]~41  $ (GND))) # (!\micro|XH [2] & (!\micro|Dir[9]~41  & VCC))
// \micro|Dir[10]~43  = CARRY((\micro|XH [2] & !\micro|Dir[9]~41 ))

	.dataa(gnd),
	.datab(\micro|XH [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Dir[9]~41 ),
	.combout(\micro|Dir[10]~42_combout ),
	.cout(\micro|Dir[10]~43 ));
// synopsys translate_off
defparam \micro|Dir[10]~42 .lut_mask = 16'hC30C;
defparam \micro|Dir[10]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \micro|Dir[10]~feeder (
// Equation(s):
// \micro|Dir[10]~feeder_combout  = \micro|Dir[10]~42_combout 

	.dataa(\micro|Dir[10]~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro|Dir[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Dir[10]~feeder .lut_mask = 16'hAAAA;
defparam \micro|Dir[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneive_lcell_comb \micro|Add0~39 (
// Equation(s):
// \micro|Add0~39_combout  = (\micro|PC[1]~0_combout  & \micro|WideNor0~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro|PC[1]~0_combout ),
	.datad(\micro|WideNor0~combout ),
	.cin(gnd),
	.combout(\micro|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~39 .lut_mask = 16'hF000;
defparam \micro|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \micro|Add0~51 (
// Equation(s):
// \micro|Add0~51_combout  = (\micro|PC [10] & (\micro|Add0~50  $ (GND))) # (!\micro|PC [10] & (!\micro|Add0~50  & VCC))
// \micro|Add0~52  = CARRY((\micro|PC [10] & !\micro|Add0~50 ))

	.dataa(\micro|PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add0~50 ),
	.combout(\micro|Add0~51_combout ),
	.cout(\micro|Add0~52 ));
// synopsys translate_off
defparam \micro|Add0~51 .lut_mask = 16'hA50A;
defparam \micro|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \micro|Add3~20 (
// Equation(s):
// \micro|Add3~20_combout  = (\micro|PC [10] & (\micro|Add3~19  $ (GND))) # (!\micro|PC [10] & (!\micro|Add3~19  & VCC))
// \micro|Add3~21  = CARRY((\micro|PC [10] & !\micro|Add3~19 ))

	.dataa(gnd),
	.datab(\micro|PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add3~19 ),
	.combout(\micro|Add3~20_combout ),
	.cout(\micro|Add3~21 ));
// synopsys translate_off
defparam \micro|Add3~20 .lut_mask = 16'hC30C;
defparam \micro|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneive_lcell_comb \micro|Add0~73 (
// Equation(s):
// \micro|Add0~73_combout  = (\micro|Add0~39_combout  & ((\micro|Add0~51_combout ) # ((\micro|Add0~20_combout  & \micro|Add3~20_combout )))) # (!\micro|Add0~39_combout  & (((\micro|Add0~20_combout  & \micro|Add3~20_combout ))))

	.dataa(\micro|Add0~39_combout ),
	.datab(\micro|Add0~51_combout ),
	.datac(\micro|Add0~20_combout ),
	.datad(\micro|Add3~20_combout ),
	.cin(gnd),
	.combout(\micro|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~73 .lut_mask = 16'hF888;
defparam \micro|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \micro|Add2~20 (
// Equation(s):
// \micro|Add2~20_combout  = (\micro|PC [10] & ((GND) # (!\micro|Add2~19 ))) # (!\micro|PC [10] & (\micro|Add2~19  $ (GND)))
// \micro|Add2~21  = CARRY((\micro|PC [10]) # (!\micro|Add2~19 ))

	.dataa(gnd),
	.datab(\micro|PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add2~19 ),
	.combout(\micro|Add2~20_combout ),
	.cout(\micro|Add2~21 ));
// synopsys translate_off
defparam \micro|Add2~20 .lut_mask = 16'h3CCF;
defparam \micro|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneive_lcell_comb \micro|Add0~74 (
// Equation(s):
// \micro|Add0~74_combout  = (\micro|Add0~73_combout ) # ((\micro|Add0~21_combout  & \micro|Add2~20_combout ))

	.dataa(\micro|Add0~21_combout ),
	.datab(gnd),
	.datac(\micro|Add0~73_combout ),
	.datad(\micro|Add2~20_combout ),
	.cin(gnd),
	.combout(\micro|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~74 .lut_mask = 16'hFAF0;
defparam \micro|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N21
dffeas \micro|PC[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add0~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|PC[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|PC[10] .is_wysiwyg = "true";
defparam \micro|PC[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N15
dffeas \micro|Dir[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Dir[10]~feeder_combout ),
	.asdata(\micro|PC [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Dir[10]~55_combout ),
	.ena(\micro|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Dir [10]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Dir[10] .is_wysiwyg = "true";
defparam \micro|Dir[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \micro|XH[3]~feeder (
// Equation(s):
// \micro|XH[3]~feeder_combout  = \micro|B[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro|B[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro|XH[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|XH[3]~feeder .lut_mask = 16'hF0F0;
defparam \micro|XH[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N21
dffeas \micro|XH[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|XH[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|XH [3]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|XH[3] .is_wysiwyg = "true";
defparam \micro|XH[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \micro|Dir[11]~44 (
// Equation(s):
// \micro|Dir[11]~44_combout  = (\micro|XH [3] & (!\micro|Dir[10]~43 )) # (!\micro|XH [3] & ((\micro|Dir[10]~43 ) # (GND)))
// \micro|Dir[11]~45  = CARRY((!\micro|Dir[10]~43 ) # (!\micro|XH [3]))

	.dataa(\micro|XH [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Dir[10]~43 ),
	.combout(\micro|Dir[11]~44_combout ),
	.cout(\micro|Dir[11]~45 ));
// synopsys translate_off
defparam \micro|Dir[11]~44 .lut_mask = 16'h5A5F;
defparam \micro|Dir[11]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \micro|Dir[11]~feeder (
// Equation(s):
// \micro|Dir[11]~feeder_combout  = \micro|Dir[11]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|Dir[11]~44_combout ),
	.cin(gnd),
	.combout(\micro|Dir[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Dir[11]~feeder .lut_mask = 16'hFF00;
defparam \micro|Dir[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \micro|Add2~22 (
// Equation(s):
// \micro|Add2~22_combout  = (\micro|PC [11] & (\micro|Add2~21  & VCC)) # (!\micro|PC [11] & (!\micro|Add2~21 ))
// \micro|Add2~23  = CARRY((!\micro|PC [11] & !\micro|Add2~21 ))

	.dataa(gnd),
	.datab(\micro|PC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add2~21 ),
	.combout(\micro|Add2~22_combout ),
	.cout(\micro|Add2~23 ));
// synopsys translate_off
defparam \micro|Add2~22 .lut_mask = 16'hC303;
defparam \micro|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \micro|Add0~53 (
// Equation(s):
// \micro|Add0~53_combout  = (\micro|PC [11] & (!\micro|Add0~52 )) # (!\micro|PC [11] & ((\micro|Add0~52 ) # (GND)))
// \micro|Add0~54  = CARRY((!\micro|Add0~52 ) # (!\micro|PC [11]))

	.dataa(\micro|PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add0~52 ),
	.combout(\micro|Add0~53_combout ),
	.cout(\micro|Add0~54 ));
// synopsys translate_off
defparam \micro|Add0~53 .lut_mask = 16'h5A5F;
defparam \micro|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \micro|Add3~22 (
// Equation(s):
// \micro|Add3~22_combout  = (\micro|PC [11] & (!\micro|Add3~21 )) # (!\micro|PC [11] & ((\micro|Add3~21 ) # (GND)))
// \micro|Add3~23  = CARRY((!\micro|Add3~21 ) # (!\micro|PC [11]))

	.dataa(\micro|PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add3~21 ),
	.combout(\micro|Add3~22_combout ),
	.cout(\micro|Add3~23 ));
// synopsys translate_off
defparam \micro|Add3~22 .lut_mask = 16'h5A5F;
defparam \micro|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneive_lcell_comb \micro|Add0~71 (
// Equation(s):
// \micro|Add0~71_combout  = (\micro|Add0~20_combout  & ((\micro|Add3~22_combout ) # ((\micro|Add0~53_combout  & \micro|Add0~39_combout )))) # (!\micro|Add0~20_combout  & (\micro|Add0~53_combout  & (\micro|Add0~39_combout )))

	.dataa(\micro|Add0~20_combout ),
	.datab(\micro|Add0~53_combout ),
	.datac(\micro|Add0~39_combout ),
	.datad(\micro|Add3~22_combout ),
	.cin(gnd),
	.combout(\micro|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~71 .lut_mask = 16'hEAC0;
defparam \micro|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneive_lcell_comb \micro|Add0~72 (
// Equation(s):
// \micro|Add0~72_combout  = (\micro|Add0~71_combout ) # ((\micro|Add0~21_combout  & \micro|Add2~22_combout ))

	.dataa(\micro|Add0~21_combout ),
	.datab(gnd),
	.datac(\micro|Add2~22_combout ),
	.datad(\micro|Add0~71_combout ),
	.cin(gnd),
	.combout(\micro|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~72 .lut_mask = 16'hFFA0;
defparam \micro|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N19
dffeas \micro|PC[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add0~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|PC[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|PC[11] .is_wysiwyg = "true";
defparam \micro|PC[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N29
dffeas \micro|Dir[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Dir[11]~feeder_combout ),
	.asdata(\micro|PC [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Dir[10]~55_combout ),
	.ena(\micro|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Dir [11]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Dir[11] .is_wysiwyg = "true";
defparam \micro|Dir[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \micro|Dir[12]~46 (
// Equation(s):
// \micro|Dir[12]~46_combout  = (\micro|XH [4] & (\micro|Dir[11]~45  $ (GND))) # (!\micro|XH [4] & (!\micro|Dir[11]~45  & VCC))
// \micro|Dir[12]~47  = CARRY((\micro|XH [4] & !\micro|Dir[11]~45 ))

	.dataa(\micro|XH [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Dir[11]~45 ),
	.combout(\micro|Dir[12]~46_combout ),
	.cout(\micro|Dir[12]~47 ));
// synopsys translate_off
defparam \micro|Dir[12]~46 .lut_mask = 16'hA50A;
defparam \micro|Dir[12]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \micro|Dir[12]~feeder (
// Equation(s):
// \micro|Dir[12]~feeder_combout  = \micro|Dir[12]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|Dir[12]~46_combout ),
	.cin(gnd),
	.combout(\micro|Dir[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Dir[12]~feeder .lut_mask = 16'hFF00;
defparam \micro|Dir[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \micro|Add2~24 (
// Equation(s):
// \micro|Add2~24_combout  = (\micro|PC [12] & ((GND) # (!\micro|Add2~23 ))) # (!\micro|PC [12] & (\micro|Add2~23  $ (GND)))
// \micro|Add2~25  = CARRY((\micro|PC [12]) # (!\micro|Add2~23 ))

	.dataa(gnd),
	.datab(\micro|PC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add2~23 ),
	.combout(\micro|Add2~24_combout ),
	.cout(\micro|Add2~25 ));
// synopsys translate_off
defparam \micro|Add2~24 .lut_mask = 16'h3CCF;
defparam \micro|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \micro|Add0~55 (
// Equation(s):
// \micro|Add0~55_combout  = (\micro|PC [12] & (\micro|Add0~54  $ (GND))) # (!\micro|PC [12] & (!\micro|Add0~54  & VCC))
// \micro|Add0~56  = CARRY((\micro|PC [12] & !\micro|Add0~54 ))

	.dataa(\micro|PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add0~54 ),
	.combout(\micro|Add0~55_combout ),
	.cout(\micro|Add0~56 ));
// synopsys translate_off
defparam \micro|Add0~55 .lut_mask = 16'hA50A;
defparam \micro|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \micro|Add3~24 (
// Equation(s):
// \micro|Add3~24_combout  = (\micro|PC [12] & (\micro|Add3~23  $ (GND))) # (!\micro|PC [12] & (!\micro|Add3~23  & VCC))
// \micro|Add3~25  = CARRY((\micro|PC [12] & !\micro|Add3~23 ))

	.dataa(\micro|PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add3~23 ),
	.combout(\micro|Add3~24_combout ),
	.cout(\micro|Add3~25 ));
// synopsys translate_off
defparam \micro|Add3~24 .lut_mask = 16'hA50A;
defparam \micro|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneive_lcell_comb \micro|Add0~69 (
// Equation(s):
// \micro|Add0~69_combout  = (\micro|Add0~20_combout  & ((\micro|Add3~24_combout ) # ((\micro|Add0~55_combout  & \micro|Add0~39_combout )))) # (!\micro|Add0~20_combout  & (\micro|Add0~55_combout  & (\micro|Add0~39_combout )))

	.dataa(\micro|Add0~20_combout ),
	.datab(\micro|Add0~55_combout ),
	.datac(\micro|Add0~39_combout ),
	.datad(\micro|Add3~24_combout ),
	.cin(gnd),
	.combout(\micro|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~69 .lut_mask = 16'hEAC0;
defparam \micro|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneive_lcell_comb \micro|Add0~70 (
// Equation(s):
// \micro|Add0~70_combout  = (\micro|Add0~69_combout ) # ((\micro|Add0~21_combout  & \micro|Add2~24_combout ))

	.dataa(\micro|Add0~21_combout ),
	.datab(gnd),
	.datac(\micro|Add2~24_combout ),
	.datad(\micro|Add0~69_combout ),
	.cin(gnd),
	.combout(\micro|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~70 .lut_mask = 16'hFFA0;
defparam \micro|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N9
dffeas \micro|PC[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add0~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|PC[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|PC[12] .is_wysiwyg = "true";
defparam \micro|PC[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N27
dffeas \micro|Dir[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Dir[12]~feeder_combout ),
	.asdata(\micro|PC [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Dir[10]~55_combout ),
	.ena(\micro|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Dir [12]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Dir[12] .is_wysiwyg = "true";
defparam \micro|Dir[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y34_N22
cycloneive_io_ibuf \addres[0]~input (
	.i(addres[0]),
	.ibar(gnd),
	.o(\addres[0]~input_o ));
// synopsys translate_off
defparam \addres[0]~input .bus_hold = "false";
defparam \addres[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \addres[1]~input (
	.i(addres[1]),
	.ibar(gnd),
	.o(\addres[1]~input_o ));
// synopsys translate_off
defparam \addres[1]~input .bus_hold = "false";
defparam \addres[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N22
cycloneive_io_ibuf \addres[2]~input (
	.i(addres[2]),
	.ibar(gnd),
	.o(\addres[2]~input_o ));
// synopsys translate_off
defparam \addres[2]~input .bus_hold = "false";
defparam \addres[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N8
cycloneive_io_ibuf \addres[3]~input (
	.i(addres[3]),
	.ibar(gnd),
	.o(\addres[3]~input_o ));
// synopsys translate_off
defparam \addres[3]~input .bus_hold = "false";
defparam \addres[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N1
cycloneive_io_ibuf \addres[4]~input (
	.i(addres[4]),
	.ibar(gnd),
	.o(\addres[4]~input_o ));
// synopsys translate_off
defparam \addres[4]~input .bus_hold = "false";
defparam \addres[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
cycloneive_io_ibuf \addres[5]~input (
	.i(addres[5]),
	.ibar(gnd),
	.o(\addres[5]~input_o ));
// synopsys translate_off
defparam \addres[5]~input .bus_hold = "false";
defparam \addres[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \addres[6]~input (
	.i(addres[6]),
	.ibar(gnd),
	.o(\addres[6]~input_o ));
// synopsys translate_off
defparam \addres[6]~input .bus_hold = "false";
defparam \addres[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N15
cycloneive_io_ibuf \addres[7]~input (
	.i(addres[7]),
	.ibar(gnd),
	.o(\addres[7]~input_o ));
// synopsys translate_off
defparam \addres[7]~input .bus_hold = "false";
defparam \addres[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N1
cycloneive_io_ibuf \addres[8]~input (
	.i(addres[8]),
	.ibar(gnd),
	.o(\addres[8]~input_o ));
// synopsys translate_off
defparam \addres[8]~input .bus_hold = "false";
defparam \addres[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneive_io_ibuf \addres[9]~input (
	.i(addres[9]),
	.ibar(gnd),
	.o(\addres[9]~input_o ));
// synopsys translate_off
defparam \addres[9]~input .bus_hold = "false";
defparam \addres[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \addres[10]~input (
	.i(addres[10]),
	.ibar(gnd),
	.o(\addres[10]~input_o ));
// synopsys translate_off
defparam \addres[10]~input .bus_hold = "false";
defparam \addres[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \addres[11]~input (
	.i(addres[11]),
	.ibar(gnd),
	.o(\addres[11]~input_o ));
// synopsys translate_off
defparam \addres[11]~input .bus_hold = "false";
defparam \addres[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N1
cycloneive_io_ibuf \addres[12]~input (
	.i(addres[12]),
	.ibar(gnd),
	.o(\addres[12]~input_o ));
// synopsys translate_off
defparam \addres[12]~input .bus_hold = "false";
defparam \addres[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a11 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode448w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode537w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [3]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a11 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \RAM_2|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \RAM_2|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y26_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a27 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode559w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode559w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [3]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a27 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \RAM_2|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \RAM_2|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \RAM_2|auto_generated|decode2|w_anode458w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|decode2|w_anode458w[3]~0_combout  = (\micro|nRW~q  & (\micro|Dir [14] & (!\micro|Dir [13] & !\micro|Dir [15])))

	.dataa(\micro|nRW~q ),
	.datab(\micro|Dir [14]),
	.datac(\micro|Dir [13]),
	.datad(\micro|Dir [15]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|decode2|w_anode458w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|decode2|w_anode458w[3]~0 .lut_mask = 16'h0008;
defparam \RAM_2|auto_generated|decode2|w_anode458w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \RAM_2|auto_generated|rden_decode_a|w_anode548w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|rden_decode_a|w_anode548w[3]~0_combout  = (\micro|Dir [14] & (!\micro|Dir [13] & !\micro|Dir [15]))

	.dataa(gnd),
	.datab(\micro|Dir [14]),
	.datac(\micro|Dir [13]),
	.datad(\micro|Dir [15]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|rden_decode_a|w_anode548w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|rden_decode_a|w_anode548w[3]~0 .lut_mask = 16'h000C;
defparam \RAM_2|auto_generated|rden_decode_a|w_anode548w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneive_lcell_comb \RAM_2|auto_generated|rden_decode_b|w_anode548w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|rden_decode_b|w_anode548w[3]~0_combout  = (!\addres[13]~input_o  & (!\addres[15]~input_o  & \addres[14]~input_o ))

	.dataa(\addres[13]~input_o ),
	.datab(gnd),
	.datac(\addres[15]~input_o ),
	.datad(\addres[14]~input_o ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|rden_decode_b|w_anode548w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|rden_decode_b|w_anode548w[3]~0 .lut_mask = 16'h0500;
defparam \RAM_2|auto_generated|rden_decode_b|w_anode548w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a19 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode548w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [3]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a19 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \RAM_2|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \RAM_2|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a3 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode519w [3]),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [3]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a3 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \RAM_2|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \RAM_2|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000920000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~16 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~16_combout  = (\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|address_reg_a [0]) # ((\RAM_2|auto_generated|ram_block1a19~portadataout )))) # (!\RAM_2|auto_generated|address_reg_a [1] & 
// (!\RAM_2|auto_generated|address_reg_a [0] & ((\RAM_2|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|ram_block1a19~portadataout ),
	.datad(\RAM_2|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~16 .lut_mask = 16'hB9A8;
defparam \RAM_2|auto_generated|mux4|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~17 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~17_combout  = (\RAM_2|auto_generated|address_reg_a [0] & ((\RAM_2|auto_generated|mux4|_~16_combout  & ((\RAM_2|auto_generated|ram_block1a27~portadataout ))) # (!\RAM_2|auto_generated|mux4|_~16_combout  & 
// (\RAM_2|auto_generated|ram_block1a11~portadataout )))) # (!\RAM_2|auto_generated|address_reg_a [0] & (((\RAM_2|auto_generated|mux4|_~16_combout ))))

	.dataa(\RAM_2|auto_generated|ram_block1a11~portadataout ),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|ram_block1a27~portadataout ),
	.datad(\RAM_2|auto_generated|mux4|_~16_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~17 .lut_mask = 16'hF388;
defparam \RAM_2|auto_generated|mux4|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \RAM_2|auto_generated|decode2|w_anode488w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|decode2|w_anode488w[3]~0_combout  = (\micro|nRW~q  & (!\micro|Dir [14] & (\micro|Dir [13] & \micro|Dir [15])))

	.dataa(\micro|nRW~q ),
	.datab(\micro|Dir [14]),
	.datac(\micro|Dir [13]),
	.datad(\micro|Dir [15]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|decode2|w_anode488w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|decode2|w_anode488w[3]~0 .lut_mask = 16'h2000;
defparam \RAM_2|auto_generated|decode2|w_anode488w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \RAM_2|auto_generated|rden_decode_a|w_anode581w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|rden_decode_a|w_anode581w[3]~0_combout  = (!\micro|Dir [14] & (\micro|Dir [13] & \micro|Dir [15]))

	.dataa(gnd),
	.datab(\micro|Dir [14]),
	.datac(\micro|Dir [13]),
	.datad(\micro|Dir [15]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|rden_decode_a|w_anode581w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|rden_decode_a|w_anode581w[3]~0 .lut_mask = 16'h3000;
defparam \RAM_2|auto_generated|rden_decode_a|w_anode581w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneive_lcell_comb \RAM_2|auto_generated|rden_decode_b|w_anode581w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|rden_decode_b|w_anode581w[3]~0_combout  = (\addres[13]~input_o  & (\addres[15]~input_o  & !\addres[14]~input_o ))

	.dataa(\addres[13]~input_o ),
	.datab(gnd),
	.datac(\addres[15]~input_o ),
	.datad(\addres[14]~input_o ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|rden_decode_b|w_anode581w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|rden_decode_b|w_anode581w[3]~0 .lut_mask = 16'h00A0;
defparam \RAM_2|auto_generated|rden_decode_b|w_anode581w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a43 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode581w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [3]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a43 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \RAM_2|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \RAM_2|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \RAM_2|auto_generated|decode2|w_anode478w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|decode2|w_anode478w[3]~0_combout  = (\micro|nRW~q  & (!\micro|Dir [14] & (!\micro|Dir [13] & \micro|Dir [15])))

	.dataa(\micro|nRW~q ),
	.datab(\micro|Dir [14]),
	.datac(\micro|Dir [13]),
	.datad(\micro|Dir [15]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|decode2|w_anode478w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|decode2|w_anode478w[3]~0 .lut_mask = 16'h0200;
defparam \RAM_2|auto_generated|decode2|w_anode478w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \RAM_2|auto_generated|rden_decode_a|w_anode570w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|rden_decode_a|w_anode570w[3]~0_combout  = (!\micro|Dir [14] & (!\micro|Dir [13] & \micro|Dir [15]))

	.dataa(gnd),
	.datab(\micro|Dir [14]),
	.datac(\micro|Dir [13]),
	.datad(\micro|Dir [15]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|rden_decode_a|w_anode570w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|rden_decode_a|w_anode570w[3]~0 .lut_mask = 16'h0300;
defparam \RAM_2|auto_generated|rden_decode_a|w_anode570w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneive_lcell_comb \RAM_2|auto_generated|rden_decode_b|w_anode570w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|rden_decode_b|w_anode570w[3]~0_combout  = (!\addres[13]~input_o  & (\addres[15]~input_o  & !\addres[14]~input_o ))

	.dataa(\addres[13]~input_o ),
	.datab(gnd),
	.datac(\addres[15]~input_o ),
	.datad(\addres[14]~input_o ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|rden_decode_b|w_anode570w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|rden_decode_b|w_anode570w[3]~0 .lut_mask = 16'h0050;
defparam \RAM_2|auto_generated|rden_decode_b|w_anode570w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a35 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode570w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [3]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a35 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \RAM_2|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \RAM_2|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~18 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~18_combout  = (\RAM_2|auto_generated|address_reg_a [1] & (\RAM_2|auto_generated|address_reg_a [0])) # (!\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|address_reg_a [0] & 
// (\RAM_2|auto_generated|ram_block1a43~portadataout )) # (!\RAM_2|auto_generated|address_reg_a [0] & ((\RAM_2|auto_generated|ram_block1a35~portadataout )))))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|ram_block1a43~portadataout ),
	.datad(\RAM_2|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~18 .lut_mask = 16'hD9C8;
defparam \RAM_2|auto_generated|mux4|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \RAM_2|auto_generated|decode2|w_anode498w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|decode2|w_anode498w[3]~0_combout  = (\micro|nRW~q  & (\micro|Dir [14] & (!\micro|Dir [13] & \micro|Dir [15])))

	.dataa(\micro|nRW~q ),
	.datab(\micro|Dir [14]),
	.datac(\micro|Dir [13]),
	.datad(\micro|Dir [15]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|decode2|w_anode498w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|decode2|w_anode498w[3]~0 .lut_mask = 16'h0800;
defparam \RAM_2|auto_generated|decode2|w_anode498w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \RAM_2|auto_generated|rden_decode_a|w_anode592w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|rden_decode_a|w_anode592w[3]~0_combout  = (\micro|Dir [14] & (!\micro|Dir [13] & \micro|Dir [15]))

	.dataa(gnd),
	.datab(\micro|Dir [14]),
	.datac(\micro|Dir [13]),
	.datad(\micro|Dir [15]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|rden_decode_a|w_anode592w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|rden_decode_a|w_anode592w[3]~0 .lut_mask = 16'h0C00;
defparam \RAM_2|auto_generated|rden_decode_a|w_anode592w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneive_lcell_comb \RAM_2|auto_generated|rden_decode_b|w_anode592w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|rden_decode_b|w_anode592w[3]~0_combout  = (!\addres[13]~input_o  & (\addres[15]~input_o  & \addres[14]~input_o ))

	.dataa(\addres[13]~input_o ),
	.datab(gnd),
	.datac(\addres[15]~input_o ),
	.datad(\addres[14]~input_o ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|rden_decode_b|w_anode592w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|rden_decode_b|w_anode592w[3]~0 .lut_mask = 16'h5000;
defparam \RAM_2|auto_generated|rden_decode_b|w_anode592w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y31_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a51 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode498w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode592w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [3]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a51 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \RAM_2|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \RAM_2|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y32_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a59 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode508w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode603w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [3]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a59 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \RAM_2|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \RAM_2|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~19 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~19_combout  = (\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|mux4|_~18_combout  & ((\RAM_2|auto_generated|ram_block1a59~portadataout ))) # (!\RAM_2|auto_generated|mux4|_~18_combout  & 
// (\RAM_2|auto_generated|ram_block1a51~portadataout )))) # (!\RAM_2|auto_generated|address_reg_a [1] & (\RAM_2|auto_generated|mux4|_~18_combout ))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|mux4|_~18_combout ),
	.datac(\RAM_2|auto_generated|ram_block1a51~portadataout ),
	.datad(\RAM_2|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~19 .lut_mask = 16'hEC64;
defparam \RAM_2|auto_generated|mux4|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \micro|B[3]~4 (
// Equation(s):
// \micro|B[3]~4_combout  = (\RAM_2|auto_generated|address_reg_a [2] & ((\RAM_2|auto_generated|mux4|_~19_combout ))) # (!\RAM_2|auto_generated|address_reg_a [2] & (\RAM_2|auto_generated|mux4|_~17_combout ))

	.dataa(\RAM_2|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\RAM_2|auto_generated|mux4|_~17_combout ),
	.datad(\RAM_2|auto_generated|mux4|_~19_combout ),
	.cin(gnd),
	.combout(\micro|B[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \micro|B[3]~4 .lut_mask = 16'hFA50;
defparam \micro|B[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \micro|A[3]~4 (
// Equation(s):
// \micro|A[3]~4_combout  = (\micro|Equal23~2_combout  & ((\micro|Add4~6_combout ))) # (!\micro|Equal23~2_combout  & (\micro|B[3]~4_combout ))

	.dataa(\micro|Equal23~2_combout ),
	.datab(\micro|B[3]~4_combout ),
	.datac(gnd),
	.datad(\micro|Add4~6_combout ),
	.cin(gnd),
	.combout(\micro|A[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \micro|A[3]~4 .lut_mask = 16'hEE44;
defparam \micro|A[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \micro|A[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|A[3]~4_combout ),
	.asdata(\micro|D [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Equal39~2_combout ),
	.ena(\micro|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|A[3] .is_wysiwyg = "true";
defparam \micro|A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \micro|B[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|B[1]~feeder_combout ),
	.asdata(\micro|D [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Equal39~2_combout ),
	.ena(\micro|WideOr28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|B[1] .is_wysiwyg = "true";
defparam \micro|B[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \micro|Selector68~0 (
// Equation(s):
// \micro|Selector68~0_combout  = (\micro|Equal31~2_combout  & (\micro|B [1])) # (!\micro|Equal31~2_combout  & ((\micro|A [1])))

	.dataa(\micro|B [1]),
	.datab(\micro|A [1]),
	.datac(gnd),
	.datad(\micro|Equal31~2_combout ),
	.cin(gnd),
	.combout(\micro|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector68~0 .lut_mask = 16'hAACC;
defparam \micro|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \micro|Data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|WideOr29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Data_out[1] .is_wysiwyg = "true";
defparam \micro|Data_out[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y8_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a57 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode508w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode603w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [1]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a57 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \RAM_2|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \RAM_2|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a49 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode498w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode592w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [1]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a49 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \RAM_2|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \RAM_2|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y12_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a33 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode570w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [1]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a33 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \RAM_2|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \RAM_2|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y3_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a41 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode581w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [1]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a41 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \RAM_2|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \RAM_2|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~26 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~26_combout  = (\RAM_2|auto_generated|address_reg_a [1] & (((\RAM_2|auto_generated|address_reg_a [0])))) # (!\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|address_reg_a [0] & 
// ((\RAM_2|auto_generated|ram_block1a41~portadataout ))) # (!\RAM_2|auto_generated|address_reg_a [0] & (\RAM_2|auto_generated|ram_block1a33~portadataout ))))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|ram_block1a33~portadataout ),
	.datac(\RAM_2|auto_generated|address_reg_a [0]),
	.datad(\RAM_2|auto_generated|ram_block1a41~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~26 .lut_mask = 16'hF4A4;
defparam \RAM_2|auto_generated|mux4|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~27 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~27_combout  = (\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|mux4|_~26_combout  & (\RAM_2|auto_generated|ram_block1a57~portadataout )) # (!\RAM_2|auto_generated|mux4|_~26_combout  & 
// ((\RAM_2|auto_generated|ram_block1a49~portadataout ))))) # (!\RAM_2|auto_generated|address_reg_a [1] & (((\RAM_2|auto_generated|mux4|_~26_combout ))))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|ram_block1a57~portadataout ),
	.datac(\RAM_2|auto_generated|ram_block1a49~portadataout ),
	.datad(\RAM_2|auto_generated|mux4|_~26_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~27 .lut_mask = 16'hDDA0;
defparam \RAM_2|auto_generated|mux4|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y9_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a9 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode448w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode537w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [1]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a9 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \RAM_2|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \RAM_2|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y25_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a25 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode559w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode559w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [1]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a25 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \RAM_2|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \RAM_2|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y13_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a1 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode519w [3]),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [1]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a1 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \RAM_2|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \RAM_2|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000069ECA950000000;
// synopsys translate_on

// Location: M9K_X33_Y1_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a17 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode548w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [1]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a17 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \RAM_2|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \RAM_2|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~24 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~24_combout  = (\RAM_2|auto_generated|address_reg_a [0] & (((\RAM_2|auto_generated|address_reg_a [1])))) # (!\RAM_2|auto_generated|address_reg_a [0] & ((\RAM_2|auto_generated|address_reg_a [1] & 
// ((\RAM_2|auto_generated|ram_block1a17~portadataout ))) # (!\RAM_2|auto_generated|address_reg_a [1] & (\RAM_2|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\RAM_2|auto_generated|ram_block1a1~portadataout ),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|address_reg_a [1]),
	.datad(\RAM_2|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~24 .lut_mask = 16'hF2C2;
defparam \RAM_2|auto_generated|mux4|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~25 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~25_combout  = (\RAM_2|auto_generated|address_reg_a [0] & ((\RAM_2|auto_generated|mux4|_~24_combout  & ((\RAM_2|auto_generated|ram_block1a25~portadataout ))) # (!\RAM_2|auto_generated|mux4|_~24_combout  & 
// (\RAM_2|auto_generated|ram_block1a9~portadataout )))) # (!\RAM_2|auto_generated|address_reg_a [0] & (((\RAM_2|auto_generated|mux4|_~24_combout ))))

	.dataa(\RAM_2|auto_generated|address_reg_a [0]),
	.datab(\RAM_2|auto_generated|ram_block1a9~portadataout ),
	.datac(\RAM_2|auto_generated|ram_block1a25~portadataout ),
	.datad(\RAM_2|auto_generated|mux4|_~24_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~25 .lut_mask = 16'hF588;
defparam \RAM_2|auto_generated|mux4|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \micro|B[1]~6 (
// Equation(s):
// \micro|B[1]~6_combout  = (\RAM_2|auto_generated|address_reg_a [2] & (\RAM_2|auto_generated|mux4|_~27_combout )) # (!\RAM_2|auto_generated|address_reg_a [2] & ((\RAM_2|auto_generated|mux4|_~25_combout )))

	.dataa(gnd),
	.datab(\RAM_2|auto_generated|address_reg_a [2]),
	.datac(\RAM_2|auto_generated|mux4|_~27_combout ),
	.datad(\RAM_2|auto_generated|mux4|_~25_combout ),
	.cin(gnd),
	.combout(\micro|B[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \micro|B[1]~6 .lut_mask = 16'hF3C0;
defparam \micro|B[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \micro|A[1]~6 (
// Equation(s):
// \micro|A[1]~6_combout  = (\micro|Equal23~2_combout  & ((\micro|Add4~2_combout ))) # (!\micro|Equal23~2_combout  & (\micro|B[1]~6_combout ))

	.dataa(\micro|Equal23~2_combout ),
	.datab(\micro|B[1]~6_combout ),
	.datac(gnd),
	.datad(\micro|Add4~2_combout ),
	.cin(gnd),
	.combout(\micro|A[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \micro|A[1]~6 .lut_mask = 16'hEE44;
defparam \micro|A[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \micro|A[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|A[1]~6_combout ),
	.asdata(\micro|D [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Equal39~2_combout ),
	.ena(\micro|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|A[1] .is_wysiwyg = "true";
defparam \micro|A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \micro|A[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|A[2]~5_combout ),
	.asdata(\micro|D [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Equal39~2_combout ),
	.ena(\micro|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|A[2] .is_wysiwyg = "true";
defparam \micro|A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \micro|Selector67~0 (
// Equation(s):
// \micro|Selector67~0_combout  = (\micro|Equal31~2_combout  & ((\micro|B [2]))) # (!\micro|Equal31~2_combout  & (\micro|A [2]))

	.dataa(\micro|A [2]),
	.datab(gnd),
	.datac(\micro|B [2]),
	.datad(\micro|Equal31~2_combout ),
	.cin(gnd),
	.combout(\micro|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector67~0 .lut_mask = 16'hF0AA;
defparam \micro|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \micro|Data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|WideOr29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Data_out[2] .is_wysiwyg = "true";
defparam \micro|Data_out[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y26_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a58 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode508w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode603w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [2]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a58 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \RAM_2|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \RAM_2|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y31_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a50 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode498w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode592w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [2]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a50 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \RAM_2|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \RAM_2|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a34 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode570w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [2]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a34 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \RAM_2|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \RAM_2|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a42 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode581w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [2]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a42 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \RAM_2|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \RAM_2|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~22 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~22_combout  = (\RAM_2|auto_generated|address_reg_a [0] & (((\RAM_2|auto_generated|address_reg_a [1]) # (\RAM_2|auto_generated|ram_block1a42~portadataout )))) # (!\RAM_2|auto_generated|address_reg_a [0] & 
// (\RAM_2|auto_generated|ram_block1a34~portadataout  & (!\RAM_2|auto_generated|address_reg_a [1])))

	.dataa(\RAM_2|auto_generated|ram_block1a34~portadataout ),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|address_reg_a [1]),
	.datad(\RAM_2|auto_generated|ram_block1a42~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~22 .lut_mask = 16'hCEC2;
defparam \RAM_2|auto_generated|mux4|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~23 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~23_combout  = (\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|mux4|_~22_combout  & (\RAM_2|auto_generated|ram_block1a58~portadataout )) # (!\RAM_2|auto_generated|mux4|_~22_combout  & 
// ((\RAM_2|auto_generated|ram_block1a50~portadataout ))))) # (!\RAM_2|auto_generated|address_reg_a [1] & (((\RAM_2|auto_generated|mux4|_~22_combout ))))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|ram_block1a58~portadataout ),
	.datac(\RAM_2|auto_generated|ram_block1a50~portadataout ),
	.datad(\RAM_2|auto_generated|mux4|_~22_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~23 .lut_mask = 16'hDDA0;
defparam \RAM_2|auto_generated|mux4|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a18 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode548w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [2]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a18 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \RAM_2|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \RAM_2|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a2 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode519w [3]),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [2]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a2 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \RAM_2|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \RAM_2|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AE8E170000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~20 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~20_combout  = (\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|address_reg_a [0]) # ((\RAM_2|auto_generated|ram_block1a18~portadataout )))) # (!\RAM_2|auto_generated|address_reg_a [1] & 
// (!\RAM_2|auto_generated|address_reg_a [0] & ((\RAM_2|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|ram_block1a18~portadataout ),
	.datad(\RAM_2|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~20 .lut_mask = 16'hB9A8;
defparam \RAM_2|auto_generated|mux4|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a10 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode448w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode537w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [2]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a10 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \RAM_2|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \RAM_2|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y29_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a26 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode559w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode559w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [2]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a26 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \RAM_2|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \RAM_2|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~21 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~21_combout  = (\RAM_2|auto_generated|mux4|_~20_combout  & (((\RAM_2|auto_generated|ram_block1a26~portadataout )) # (!\RAM_2|auto_generated|address_reg_a [0]))) # (!\RAM_2|auto_generated|mux4|_~20_combout  & 
// (\RAM_2|auto_generated|address_reg_a [0] & (\RAM_2|auto_generated|ram_block1a10~portadataout )))

	.dataa(\RAM_2|auto_generated|mux4|_~20_combout ),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|ram_block1a10~portadataout ),
	.datad(\RAM_2|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~21 .lut_mask = 16'hEA62;
defparam \RAM_2|auto_generated|mux4|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \micro|B[2]~5 (
// Equation(s):
// \micro|B[2]~5_combout  = (\RAM_2|auto_generated|address_reg_a [2] & (\RAM_2|auto_generated|mux4|_~23_combout )) # (!\RAM_2|auto_generated|address_reg_a [2] & ((\RAM_2|auto_generated|mux4|_~21_combout )))

	.dataa(\RAM_2|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\RAM_2|auto_generated|mux4|_~23_combout ),
	.datad(\RAM_2|auto_generated|mux4|_~21_combout ),
	.cin(gnd),
	.combout(\micro|B[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \micro|B[2]~5 .lut_mask = 16'hF5A0;
defparam \micro|B[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \micro|B[2]~feeder (
// Equation(s):
// \micro|B[2]~feeder_combout  = \micro|B[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|B[2]~5_combout ),
	.cin(gnd),
	.combout(\micro|B[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|B[2]~feeder .lut_mask = 16'hFF00;
defparam \micro|B[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \micro|B[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|B[2]~feeder_combout ),
	.asdata(\micro|D [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Equal39~2_combout ),
	.ena(\micro|WideOr28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|B[2] .is_wysiwyg = "true";
defparam \micro|B[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \micro|Aux[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Aux [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Aux[2] .is_wysiwyg = "true";
defparam \micro|Aux[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \micro|Aux[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Aux [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Aux[1] .is_wysiwyg = "true";
defparam \micro|Aux[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \micro|Aux[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Aux [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Aux[0] .is_wysiwyg = "true";
defparam \micro|Aux[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N11
dffeas \micro|Aux[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add4~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Aux [3]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Aux[3] .is_wysiwyg = "true";
defparam \micro|Aux[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \micro|Selector52~1 (
// Equation(s):
// \micro|Selector52~1_combout  = (!\micro|Aux [2] & (!\micro|Aux [1] & (!\micro|Aux [0] & !\micro|Aux [3])))

	.dataa(\micro|Aux [2]),
	.datab(\micro|Aux [1]),
	.datac(\micro|Aux [0]),
	.datad(\micro|Aux [3]),
	.cin(gnd),
	.combout(\micro|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector52~1 .lut_mask = 16'h0001;
defparam \micro|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \micro|Aux[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add4~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Aux [7]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Aux[7] .is_wysiwyg = "true";
defparam \micro|Aux[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \micro|Aux[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add4~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Aux [5]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Aux[5] .is_wysiwyg = "true";
defparam \micro|Aux[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \micro|Aux[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add4~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Aux [6]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Aux[6] .is_wysiwyg = "true";
defparam \micro|Aux[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \micro|Aux[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add4~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Aux [4]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Aux[4] .is_wysiwyg = "true";
defparam \micro|Aux[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \micro|Selector52~0 (
// Equation(s):
// \micro|Selector52~0_combout  = (!\micro|Aux [7] & (!\micro|Aux [5] & (!\micro|Aux [6] & !\micro|Aux [4])))

	.dataa(\micro|Aux [7]),
	.datab(\micro|Aux [5]),
	.datac(\micro|Aux [6]),
	.datad(\micro|Aux [4]),
	.cin(gnd),
	.combout(\micro|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector52~0 .lut_mask = 16'h0001;
defparam \micro|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \micro|Selector52~2 (
// Equation(s):
// \micro|Selector52~2_combout  = (\micro|Selector52~1_combout  & (\micro|Selector52~0_combout  & ((\micro|Equal23~2_combout ) # (\micro|Equal39~2_combout ))))

	.dataa(\micro|Equal23~2_combout ),
	.datab(\micro|Selector52~1_combout ),
	.datac(\micro|Equal39~2_combout ),
	.datad(\micro|Selector52~0_combout ),
	.cin(gnd),
	.combout(\micro|Selector52~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector52~2 .lut_mask = 16'hC800;
defparam \micro|Selector52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \micro|Selector52~3 (
// Equation(s):
// \micro|Selector52~3_combout  = (!\micro|B[7]~0_combout  & (!\micro|B[6]~1_combout  & (!\micro|B[5]~2_combout  & !\micro|B[4]~3_combout )))

	.dataa(\micro|B[7]~0_combout ),
	.datab(\micro|B[6]~1_combout ),
	.datac(\micro|B[5]~2_combout ),
	.datad(\micro|B[4]~3_combout ),
	.cin(gnd),
	.combout(\micro|Selector52~3_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector52~3 .lut_mask = 16'h0001;
defparam \micro|Selector52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \micro|Selector52~4 (
// Equation(s):
// \micro|Selector52~4_combout  = (!\micro|B[3]~4_combout  & (!\micro|B[0]~7_combout  & (!\micro|B[2]~5_combout  & !\micro|B[1]~6_combout )))

	.dataa(\micro|B[3]~4_combout ),
	.datab(\micro|B[0]~7_combout ),
	.datac(\micro|B[2]~5_combout ),
	.datad(\micro|B[1]~6_combout ),
	.cin(gnd),
	.combout(\micro|Selector52~4_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector52~4 .lut_mask = 16'h0001;
defparam \micro|Selector52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \micro|Selector52~5 (
// Equation(s):
// \micro|Selector52~5_combout  = (\micro|Selector52~2_combout ) # ((!\micro|WideOr27~8_combout  & (\micro|Selector52~3_combout  & \micro|Selector52~4_combout )))

	.dataa(\micro|WideOr27~8_combout ),
	.datab(\micro|Selector52~2_combout ),
	.datac(\micro|Selector52~3_combout ),
	.datad(\micro|Selector52~4_combout ),
	.cin(gnd),
	.combout(\micro|Selector52~5_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector52~5 .lut_mask = 16'hDCCC;
defparam \micro|Selector52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \micro|Selector52~6 (
// Equation(s):
// \micro|Selector52~6_combout  = (!\micro|Selector52~5_combout  & ((\micro|estados [2]) # ((!\micro|Dir[10]~54_combout  & \micro|WideOr26~0_combout ))))

	.dataa(\micro|Dir[10]~54_combout ),
	.datab(\micro|WideOr26~0_combout ),
	.datac(\micro|estados [2]),
	.datad(\micro|Selector52~5_combout ),
	.cin(gnd),
	.combout(\micro|Selector52~6_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector52~6 .lut_mask = 16'h00F4;
defparam \micro|Selector52~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N11
dffeas \micro|estados[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector52~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|estados [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|estados[2] .is_wysiwyg = "true";
defparam \micro|estados[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \micro|PC[1]~1 (
// Equation(s):
// \micro|PC[1]~1_combout  = (!\micro|e_siguiente [0] & (\micro|Equal18~3_combout  & (\micro|e_siguiente [1] & !\micro|estados [2])))

	.dataa(\micro|e_siguiente [0]),
	.datab(\micro|Equal18~3_combout ),
	.datac(\micro|e_siguiente [1]),
	.datad(\micro|estados [2]),
	.cin(gnd),
	.combout(\micro|PC[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|PC[1]~1 .lut_mask = 16'h0040;
defparam \micro|PC[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneive_lcell_comb \micro|PC[1]~2 (
// Equation(s):
// \micro|PC[1]~2_combout  = (\micro|WideNor0~4_combout  & (!\micro|PC[1]~1_combout  & (\micro|Selector22~0_combout  & \micro|WideNor0~6_combout )))

	.dataa(\micro|WideNor0~4_combout ),
	.datab(\micro|PC[1]~1_combout ),
	.datac(\micro|Selector22~0_combout ),
	.datad(\micro|WideNor0~6_combout ),
	.cin(gnd),
	.combout(\micro|PC[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|PC[1]~2 .lut_mask = 16'h2000;
defparam \micro|PC[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N13
dffeas \micro|PC[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add0~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|PC[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|PC[0] .is_wysiwyg = "true";
defparam \micro|PC[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N17
dffeas \micro|Dir[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Dir[0]~feeder_combout ),
	.asdata(\micro|PC [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Dir[10]~55_combout ),
	.ena(\micro|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Dir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Dir[0] .is_wysiwyg = "true";
defparam \micro|Dir[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a0 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode519w [3]),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [0]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a0 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM_2|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RAM_2|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003A4888A0000000;
// synopsys translate_on

// Location: M9K_X22_Y14_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a16 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode548w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [0]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a16 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \RAM_2|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \RAM_2|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~28 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~28_combout  = (\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|address_reg_a [0]) # ((\RAM_2|auto_generated|ram_block1a16~portadataout )))) # (!\RAM_2|auto_generated|address_reg_a [1] & 
// (!\RAM_2|auto_generated|address_reg_a [0] & (\RAM_2|auto_generated|ram_block1a0~portadataout )))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|ram_block1a0~portadataout ),
	.datad(\RAM_2|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~28 .lut_mask = 16'hBA98;
defparam \RAM_2|auto_generated|mux4|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a24 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode559w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode559w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [0]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a24 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \RAM_2|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \RAM_2|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y8_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a8 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode448w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode537w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [0]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a8 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \RAM_2|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \RAM_2|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~29 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~29_combout  = (\RAM_2|auto_generated|address_reg_a [0] & ((\RAM_2|auto_generated|mux4|_~28_combout  & (\RAM_2|auto_generated|ram_block1a24~portadataout )) # (!\RAM_2|auto_generated|mux4|_~28_combout  & 
// ((\RAM_2|auto_generated|ram_block1a8~portadataout ))))) # (!\RAM_2|auto_generated|address_reg_a [0] & (\RAM_2|auto_generated|mux4|_~28_combout ))

	.dataa(\RAM_2|auto_generated|address_reg_a [0]),
	.datab(\RAM_2|auto_generated|mux4|_~28_combout ),
	.datac(\RAM_2|auto_generated|ram_block1a24~portadataout ),
	.datad(\RAM_2|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~29 .lut_mask = 16'hE6C4;
defparam \RAM_2|auto_generated|mux4|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y10_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a56 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode508w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode603w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [0]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a56 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \RAM_2|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \RAM_2|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y28_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a48 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode498w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode592w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [0]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a48 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \RAM_2|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \RAM_2|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y11_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a32 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode570w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [0]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a32 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \RAM_2|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \RAM_2|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y6_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a40 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode581w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [0]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a40 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \RAM_2|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \RAM_2|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~30 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~30_combout  = (\RAM_2|auto_generated|address_reg_a [0] & (((\RAM_2|auto_generated|address_reg_a [1]) # (\RAM_2|auto_generated|ram_block1a40~portadataout )))) # (!\RAM_2|auto_generated|address_reg_a [0] & 
// (\RAM_2|auto_generated|ram_block1a32~portadataout  & (!\RAM_2|auto_generated|address_reg_a [1])))

	.dataa(\RAM_2|auto_generated|ram_block1a32~portadataout ),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|address_reg_a [1]),
	.datad(\RAM_2|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~30 .lut_mask = 16'hCEC2;
defparam \RAM_2|auto_generated|mux4|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~31 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~31_combout  = (\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|mux4|_~30_combout  & (\RAM_2|auto_generated|ram_block1a56~portadataout )) # (!\RAM_2|auto_generated|mux4|_~30_combout  & 
// ((\RAM_2|auto_generated|ram_block1a48~portadataout ))))) # (!\RAM_2|auto_generated|address_reg_a [1] & (((\RAM_2|auto_generated|mux4|_~30_combout ))))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|ram_block1a56~portadataout ),
	.datac(\RAM_2|auto_generated|ram_block1a48~portadataout ),
	.datad(\RAM_2|auto_generated|mux4|_~30_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~31 .lut_mask = 16'hDDA0;
defparam \RAM_2|auto_generated|mux4|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \micro|B[0]~7 (
// Equation(s):
// \micro|B[0]~7_combout  = (\RAM_2|auto_generated|address_reg_a [2] & ((\RAM_2|auto_generated|mux4|_~31_combout ))) # (!\RAM_2|auto_generated|address_reg_a [2] & (\RAM_2|auto_generated|mux4|_~29_combout ))

	.dataa(gnd),
	.datab(\RAM_2|auto_generated|address_reg_a [2]),
	.datac(\RAM_2|auto_generated|mux4|_~29_combout ),
	.datad(\RAM_2|auto_generated|mux4|_~31_combout ),
	.cin(gnd),
	.combout(\micro|B[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \micro|B[0]~7 .lut_mask = 16'hFC30;
defparam \micro|B[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \micro|B[0]~feeder (
// Equation(s):
// \micro|B[0]~feeder_combout  = \micro|B[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|B[0]~7_combout ),
	.cin(gnd),
	.combout(\micro|B[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|B[0]~feeder .lut_mask = 16'hFF00;
defparam \micro|B[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \micro|B[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|B[0]~feeder_combout ),
	.asdata(\micro|D [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Equal39~2_combout ),
	.ena(\micro|WideOr28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|B[0] .is_wysiwyg = "true";
defparam \micro|B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \micro|A[0]~7 (
// Equation(s):
// \micro|A[0]~7_combout  = (\micro|Equal23~2_combout  & (\micro|Add4~0_combout )) # (!\micro|Equal23~2_combout  & ((\micro|B[0]~7_combout )))

	.dataa(\micro|Equal23~2_combout ),
	.datab(\micro|Add4~0_combout ),
	.datac(gnd),
	.datad(\micro|B[0]~7_combout ),
	.cin(gnd),
	.combout(\micro|A[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \micro|A[0]~7 .lut_mask = 16'hDD88;
defparam \micro|A[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \micro|A[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|A[0]~7_combout ),
	.asdata(\micro|D [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Equal39~2_combout ),
	.ena(\micro|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|A[0] .is_wysiwyg = "true";
defparam \micro|A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \micro|B[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|B[4]~feeder_combout ),
	.asdata(\micro|D [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Equal39~2_combout ),
	.ena(\micro|WideOr28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|B[4] .is_wysiwyg = "true";
defparam \micro|B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \micro|Selector65~0 (
// Equation(s):
// \micro|Selector65~0_combout  = (\micro|Equal31~2_combout  & (\micro|B [4])) # (!\micro|Equal31~2_combout  & ((\micro|A [4])))

	.dataa(gnd),
	.datab(\micro|B [4]),
	.datac(\micro|A [4]),
	.datad(\micro|Equal31~2_combout ),
	.cin(gnd),
	.combout(\micro|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector65~0 .lut_mask = 16'hCCF0;
defparam \micro|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \micro|Data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|WideOr29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Data_out[4] .is_wysiwyg = "true";
defparam \micro|Data_out[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a28 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode559w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode559w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [4]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a28 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \RAM_2|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \RAM_2|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y7_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a12 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode448w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode537w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [4]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a12 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \RAM_2|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \RAM_2|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a4 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode519w [3]),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [4]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a4 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \RAM_2|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \RAM_2|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000C20000000;
// synopsys translate_on

// Location: M9K_X22_Y1_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a20 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode548w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [4]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a20 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \RAM_2|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \RAM_2|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~12 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~12_combout  = (\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|address_reg_a [0]) # ((\RAM_2|auto_generated|ram_block1a20~portadataout )))) # (!\RAM_2|auto_generated|address_reg_a [1] & 
// (!\RAM_2|auto_generated|address_reg_a [0] & (\RAM_2|auto_generated|ram_block1a4~portadataout )))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|ram_block1a4~portadataout ),
	.datad(\RAM_2|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~12 .lut_mask = 16'hBA98;
defparam \RAM_2|auto_generated|mux4|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~13 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~13_combout  = (\RAM_2|auto_generated|address_reg_a [0] & ((\RAM_2|auto_generated|mux4|_~12_combout  & (\RAM_2|auto_generated|ram_block1a28~portadataout )) # (!\RAM_2|auto_generated|mux4|_~12_combout  & 
// ((\RAM_2|auto_generated|ram_block1a12~portadataout ))))) # (!\RAM_2|auto_generated|address_reg_a [0] & (((\RAM_2|auto_generated|mux4|_~12_combout ))))

	.dataa(\RAM_2|auto_generated|ram_block1a28~portadataout ),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|ram_block1a12~portadataout ),
	.datad(\RAM_2|auto_generated|mux4|_~12_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~13 .lut_mask = 16'hBBC0;
defparam \RAM_2|auto_generated|mux4|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a52 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode498w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode592w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [4]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a52 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \RAM_2|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \RAM_2|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y4_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a60 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode508w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode603w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [4]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a60 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \RAM_2|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \RAM_2|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y3_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a44 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode581w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [4]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a44 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \RAM_2|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \RAM_2|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y11_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a36 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode570w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [4]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a36 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \RAM_2|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \RAM_2|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~14 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~14_combout  = (\RAM_2|auto_generated|address_reg_a [1] & (\RAM_2|auto_generated|address_reg_a [0])) # (!\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|address_reg_a [0] & 
// (\RAM_2|auto_generated|ram_block1a44~portadataout )) # (!\RAM_2|auto_generated|address_reg_a [0] & ((\RAM_2|auto_generated|ram_block1a36~portadataout )))))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|ram_block1a44~portadataout ),
	.datad(\RAM_2|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~14 .lut_mask = 16'hD9C8;
defparam \RAM_2|auto_generated|mux4|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~15 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~15_combout  = (\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|mux4|_~14_combout  & ((\RAM_2|auto_generated|ram_block1a60~portadataout ))) # (!\RAM_2|auto_generated|mux4|_~14_combout  & 
// (\RAM_2|auto_generated|ram_block1a52~portadataout )))) # (!\RAM_2|auto_generated|address_reg_a [1] & (((\RAM_2|auto_generated|mux4|_~14_combout ))))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|ram_block1a52~portadataout ),
	.datac(\RAM_2|auto_generated|ram_block1a60~portadataout ),
	.datad(\RAM_2|auto_generated|mux4|_~14_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~15 .lut_mask = 16'hF588;
defparam \RAM_2|auto_generated|mux4|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \micro|B[4]~3 (
// Equation(s):
// \micro|B[4]~3_combout  = (\RAM_2|auto_generated|address_reg_a [2] & ((\RAM_2|auto_generated|mux4|_~15_combout ))) # (!\RAM_2|auto_generated|address_reg_a [2] & (\RAM_2|auto_generated|mux4|_~13_combout ))

	.dataa(gnd),
	.datab(\RAM_2|auto_generated|address_reg_a [2]),
	.datac(\RAM_2|auto_generated|mux4|_~13_combout ),
	.datad(\RAM_2|auto_generated|mux4|_~15_combout ),
	.cin(gnd),
	.combout(\micro|B[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \micro|B[4]~3 .lut_mask = 16'hFC30;
defparam \micro|B[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \micro|XH[4]~feeder (
// Equation(s):
// \micro|XH[4]~feeder_combout  = \micro|B[4]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|B[4]~3_combout ),
	.cin(gnd),
	.combout(\micro|XH[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|XH[4]~feeder .lut_mask = 16'hFF00;
defparam \micro|XH[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N15
dffeas \micro|XH[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|XH[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|XH [4]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|XH[4] .is_wysiwyg = "true";
defparam \micro|XH[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \micro|Dir[13]~48 (
// Equation(s):
// \micro|Dir[13]~48_combout  = (\micro|XH [5] & (!\micro|Dir[12]~47 )) # (!\micro|XH [5] & ((\micro|Dir[12]~47 ) # (GND)))
// \micro|Dir[13]~49  = CARRY((!\micro|Dir[12]~47 ) # (!\micro|XH [5]))

	.dataa(\micro|XH [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Dir[12]~47 ),
	.combout(\micro|Dir[13]~48_combout ),
	.cout(\micro|Dir[13]~49 ));
// synopsys translate_off
defparam \micro|Dir[13]~48 .lut_mask = 16'h5A5F;
defparam \micro|Dir[13]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \micro|Add0~57 (
// Equation(s):
// \micro|Add0~57_combout  = (\micro|PC [13] & (!\micro|Add0~56 )) # (!\micro|PC [13] & ((\micro|Add0~56 ) # (GND)))
// \micro|Add0~58  = CARRY((!\micro|Add0~56 ) # (!\micro|PC [13]))

	.dataa(gnd),
	.datab(\micro|PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add0~56 ),
	.combout(\micro|Add0~57_combout ),
	.cout(\micro|Add0~58 ));
// synopsys translate_off
defparam \micro|Add0~57 .lut_mask = 16'h3C3F;
defparam \micro|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \micro|Add3~26 (
// Equation(s):
// \micro|Add3~26_combout  = (\micro|PC [13] & (!\micro|Add3~25 )) # (!\micro|PC [13] & ((\micro|Add3~25 ) # (GND)))
// \micro|Add3~27  = CARRY((!\micro|Add3~25 ) # (!\micro|PC [13]))

	.dataa(gnd),
	.datab(\micro|PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add3~25 ),
	.combout(\micro|Add3~26_combout ),
	.cout(\micro|Add3~27 ));
// synopsys translate_off
defparam \micro|Add3~26 .lut_mask = 16'h3C3F;
defparam \micro|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneive_lcell_comb \micro|Add0~67 (
// Equation(s):
// \micro|Add0~67_combout  = (\micro|Add0~20_combout  & ((\micro|Add3~26_combout ) # ((\micro|Add0~57_combout  & \micro|Add0~39_combout )))) # (!\micro|Add0~20_combout  & (\micro|Add0~57_combout  & (\micro|Add0~39_combout )))

	.dataa(\micro|Add0~20_combout ),
	.datab(\micro|Add0~57_combout ),
	.datac(\micro|Add0~39_combout ),
	.datad(\micro|Add3~26_combout ),
	.cin(gnd),
	.combout(\micro|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~67 .lut_mask = 16'hEAC0;
defparam \micro|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \micro|Add2~26 (
// Equation(s):
// \micro|Add2~26_combout  = (\micro|PC [13] & (\micro|Add2~25  & VCC)) # (!\micro|PC [13] & (!\micro|Add2~25 ))
// \micro|Add2~27  = CARRY((!\micro|PC [13] & !\micro|Add2~25 ))

	.dataa(\micro|PC [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add2~25 ),
	.combout(\micro|Add2~26_combout ),
	.cout(\micro|Add2~27 ));
// synopsys translate_off
defparam \micro|Add2~26 .lut_mask = 16'hA505;
defparam \micro|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneive_lcell_comb \micro|Add0~68 (
// Equation(s):
// \micro|Add0~68_combout  = (\micro|Add0~67_combout ) # ((\micro|Add0~21_combout  & \micro|Add2~26_combout ))

	.dataa(\micro|Add0~21_combout ),
	.datab(gnd),
	.datac(\micro|Add0~67_combout ),
	.datad(\micro|Add2~26_combout ),
	.cin(gnd),
	.combout(\micro|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~68 .lut_mask = 16'hFAF0;
defparam \micro|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N7
dffeas \micro|PC[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add0~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|PC[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|PC[13] .is_wysiwyg = "true";
defparam \micro|PC[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N27
dffeas \micro|Dir[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Dir[13]~48_combout ),
	.asdata(\micro|PC [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Dir[10]~55_combout ),
	.ena(\micro|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Dir [13]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Dir[13] .is_wysiwyg = "true";
defparam \micro|Dir[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \RAM_2|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\micro|Dir [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_2|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_2|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \RAM_2|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \micro|Selector64~0 (
// Equation(s):
// \micro|Selector64~0_combout  = (\micro|Equal31~2_combout  & ((\micro|B [5]))) # (!\micro|Equal31~2_combout  & (\micro|A [5]))

	.dataa(gnd),
	.datab(\micro|A [5]),
	.datac(\micro|B [5]),
	.datad(\micro|Equal31~2_combout ),
	.cin(gnd),
	.combout(\micro|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector64~0 .lut_mask = 16'hF0CC;
defparam \micro|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N1
dffeas \micro|Data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|WideOr29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Data_out[5] .is_wysiwyg = "true";
defparam \micro|Data_out[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a29 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode559w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode559w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [5]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a29 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \RAM_2|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \RAM_2|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y7_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a13 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode448w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode537w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [5]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a13 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \RAM_2|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \RAM_2|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y12_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a5 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode519w [3]),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [5]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a5 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \RAM_2|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \RAM_2|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a5 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA0AA020000000;
// synopsys translate_on

// Location: M9K_X33_Y6_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a21 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode548w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [5]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a21 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \RAM_2|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \RAM_2|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~8 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~8_combout  = (\RAM_2|auto_generated|address_reg_a [0] & (((\RAM_2|auto_generated|address_reg_a [1])))) # (!\RAM_2|auto_generated|address_reg_a [0] & ((\RAM_2|auto_generated|address_reg_a [1] & 
// ((\RAM_2|auto_generated|ram_block1a21~portadataout ))) # (!\RAM_2|auto_generated|address_reg_a [1] & (\RAM_2|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\RAM_2|auto_generated|address_reg_a [0]),
	.datab(\RAM_2|auto_generated|ram_block1a5~portadataout ),
	.datac(\RAM_2|auto_generated|address_reg_a [1]),
	.datad(\RAM_2|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~8 .lut_mask = 16'hF4A4;
defparam \RAM_2|auto_generated|mux4|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~9 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~9_combout  = (\RAM_2|auto_generated|address_reg_a [0] & ((\RAM_2|auto_generated|mux4|_~8_combout  & (\RAM_2|auto_generated|ram_block1a29~portadataout )) # (!\RAM_2|auto_generated|mux4|_~8_combout  & 
// ((\RAM_2|auto_generated|ram_block1a13~portadataout ))))) # (!\RAM_2|auto_generated|address_reg_a [0] & (((\RAM_2|auto_generated|mux4|_~8_combout ))))

	.dataa(\RAM_2|auto_generated|address_reg_a [0]),
	.datab(\RAM_2|auto_generated|ram_block1a29~portadataout ),
	.datac(\RAM_2|auto_generated|ram_block1a13~portadataout ),
	.datad(\RAM_2|auto_generated|mux4|_~8_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~9 .lut_mask = 16'hDDA0;
defparam \RAM_2|auto_generated|mux4|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a37 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode570w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [5]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a37 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \RAM_2|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \RAM_2|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a45 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode581w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [5]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a45 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \RAM_2|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \RAM_2|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~10 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~10_combout  = (\RAM_2|auto_generated|address_reg_a [1] & (\RAM_2|auto_generated|address_reg_a [0])) # (!\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|address_reg_a [0] & 
// ((\RAM_2|auto_generated|ram_block1a45~portadataout ))) # (!\RAM_2|auto_generated|address_reg_a [0] & (\RAM_2|auto_generated|ram_block1a37~portadataout ))))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|ram_block1a37~portadataout ),
	.datad(\RAM_2|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~10 .lut_mask = 16'hDC98;
defparam \RAM_2|auto_generated|mux4|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a53 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode498w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode592w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [5]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a53 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \RAM_2|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \RAM_2|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y33_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a61 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode508w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode603w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [5]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a61 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \RAM_2|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \RAM_2|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~11 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~11_combout  = (\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|mux4|_~10_combout  & ((\RAM_2|auto_generated|ram_block1a61~portadataout ))) # (!\RAM_2|auto_generated|mux4|_~10_combout  & 
// (\RAM_2|auto_generated|ram_block1a53~portadataout )))) # (!\RAM_2|auto_generated|address_reg_a [1] & (\RAM_2|auto_generated|mux4|_~10_combout ))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|mux4|_~10_combout ),
	.datac(\RAM_2|auto_generated|ram_block1a53~portadataout ),
	.datad(\RAM_2|auto_generated|ram_block1a61~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~11 .lut_mask = 16'hEC64;
defparam \RAM_2|auto_generated|mux4|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \micro|B[5]~2 (
// Equation(s):
// \micro|B[5]~2_combout  = (\RAM_2|auto_generated|address_reg_a [2] & ((\RAM_2|auto_generated|mux4|_~11_combout ))) # (!\RAM_2|auto_generated|address_reg_a [2] & (\RAM_2|auto_generated|mux4|_~9_combout ))

	.dataa(gnd),
	.datab(\RAM_2|auto_generated|address_reg_a [2]),
	.datac(\RAM_2|auto_generated|mux4|_~9_combout ),
	.datad(\RAM_2|auto_generated|mux4|_~11_combout ),
	.cin(gnd),
	.combout(\micro|B[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|B[5]~2 .lut_mask = 16'hFC30;
defparam \micro|B[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \micro|XH[5]~feeder (
// Equation(s):
// \micro|XH[5]~feeder_combout  = \micro|B[5]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro|B[5]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro|XH[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|XH[5]~feeder .lut_mask = 16'hF0F0;
defparam \micro|XH[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N25
dffeas \micro|XH[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|XH[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|XH [5]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|XH[5] .is_wysiwyg = "true";
defparam \micro|XH[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \micro|Dir[14]~50 (
// Equation(s):
// \micro|Dir[14]~50_combout  = (\micro|XH [6] & (\micro|Dir[13]~49  $ (GND))) # (!\micro|XH [6] & (!\micro|Dir[13]~49  & VCC))
// \micro|Dir[14]~51  = CARRY((\micro|XH [6] & !\micro|Dir[13]~49 ))

	.dataa(\micro|XH [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Dir[13]~49 ),
	.combout(\micro|Dir[14]~50_combout ),
	.cout(\micro|Dir[14]~51 ));
// synopsys translate_off
defparam \micro|Dir[14]~50 .lut_mask = 16'hA50A;
defparam \micro|Dir[14]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \micro|Dir[14]~feeder (
// Equation(s):
// \micro|Dir[14]~feeder_combout  = \micro|Dir[14]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|Dir[14]~50_combout ),
	.cin(gnd),
	.combout(\micro|Dir[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Dir[14]~feeder .lut_mask = 16'hFF00;
defparam \micro|Dir[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \micro|Add2~28 (
// Equation(s):
// \micro|Add2~28_combout  = (\micro|PC [14] & ((GND) # (!\micro|Add2~27 ))) # (!\micro|PC [14] & (\micro|Add2~27  $ (GND)))
// \micro|Add2~29  = CARRY((\micro|PC [14]) # (!\micro|Add2~27 ))

	.dataa(\micro|PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add2~27 ),
	.combout(\micro|Add2~28_combout ),
	.cout(\micro|Add2~29 ));
// synopsys translate_off
defparam \micro|Add2~28 .lut_mask = 16'h5AAF;
defparam \micro|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \micro|Add0~59 (
// Equation(s):
// \micro|Add0~59_combout  = (\micro|PC [14] & (\micro|Add0~58  $ (GND))) # (!\micro|PC [14] & (!\micro|Add0~58  & VCC))
// \micro|Add0~60  = CARRY((\micro|PC [14] & !\micro|Add0~58 ))

	.dataa(gnd),
	.datab(\micro|PC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add0~58 ),
	.combout(\micro|Add0~59_combout ),
	.cout(\micro|Add0~60 ));
// synopsys translate_off
defparam \micro|Add0~59 .lut_mask = 16'hC30C;
defparam \micro|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \micro|Add3~28 (
// Equation(s):
// \micro|Add3~28_combout  = (\micro|PC [14] & (\micro|Add3~27  $ (GND))) # (!\micro|PC [14] & (!\micro|Add3~27  & VCC))
// \micro|Add3~29  = CARRY((\micro|PC [14] & !\micro|Add3~27 ))

	.dataa(\micro|PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\micro|Add3~27 ),
	.combout(\micro|Add3~28_combout ),
	.cout(\micro|Add3~29 ));
// synopsys translate_off
defparam \micro|Add3~28 .lut_mask = 16'hA50A;
defparam \micro|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneive_lcell_comb \micro|Add0~65 (
// Equation(s):
// \micro|Add0~65_combout  = (\micro|Add0~39_combout  & ((\micro|Add0~59_combout ) # ((\micro|Add0~20_combout  & \micro|Add3~28_combout )))) # (!\micro|Add0~39_combout  & (((\micro|Add0~20_combout  & \micro|Add3~28_combout ))))

	.dataa(\micro|Add0~39_combout ),
	.datab(\micro|Add0~59_combout ),
	.datac(\micro|Add0~20_combout ),
	.datad(\micro|Add3~28_combout ),
	.cin(gnd),
	.combout(\micro|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~65 .lut_mask = 16'hF888;
defparam \micro|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneive_lcell_comb \micro|Add0~66 (
// Equation(s):
// \micro|Add0~66_combout  = (\micro|Add0~65_combout ) # ((\micro|Add0~21_combout  & \micro|Add2~28_combout ))

	.dataa(\micro|Add0~21_combout ),
	.datab(gnd),
	.datac(\micro|Add2~28_combout ),
	.datad(\micro|Add0~65_combout ),
	.cin(gnd),
	.combout(\micro|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~66 .lut_mask = 16'hFFA0;
defparam \micro|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N1
dffeas \micro|PC[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add0~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|PC[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|PC[14] .is_wysiwyg = "true";
defparam \micro|PC[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \micro|Dir[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Dir[14]~feeder_combout ),
	.asdata(\micro|PC [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Dir[10]~55_combout ),
	.ena(\micro|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Dir [14]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Dir[14] .is_wysiwyg = "true";
defparam \micro|Dir[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \RAM_2|auto_generated|decode2|w_anode448w[3]~0 (
// Equation(s):
// \RAM_2|auto_generated|decode2|w_anode448w[3]~0_combout  = (\micro|nRW~q  & (!\micro|Dir [14] & (\micro|Dir [13] & !\micro|Dir [15])))

	.dataa(\micro|nRW~q ),
	.datab(\micro|Dir [14]),
	.datac(\micro|Dir [13]),
	.datad(\micro|Dir [15]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|decode2|w_anode448w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|decode2|w_anode448w[3]~0 .lut_mask = 16'h0020;
defparam \RAM_2|auto_generated|decode2|w_anode448w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \micro|Selector62~0 (
// Equation(s):
// \micro|Selector62~0_combout  = (\micro|Equal31~2_combout  & (\micro|B [7])) # (!\micro|Equal31~2_combout  & ((\micro|A [7])))

	.dataa(gnd),
	.datab(\micro|B [7]),
	.datac(\micro|A [7]),
	.datad(\micro|Equal31~2_combout ),
	.cin(gnd),
	.combout(\micro|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector62~0 .lut_mask = 16'hCCF0;
defparam \micro|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \micro|Data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|WideOr29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Data_out[7] .is_wysiwyg = "true";
defparam \micro|Data_out[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y24_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a15 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode448w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode537w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [7]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a15 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \RAM_2|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \RAM_2|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a7 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode519w [3]),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [7]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a7 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \RAM_2|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \RAM_2|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028A88170000000;
// synopsys translate_on

// Location: M9K_X22_Y5_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a23 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode548w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [7]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a23 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \RAM_2|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \RAM_2|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~0 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~0_combout  = (\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|address_reg_a [0]) # ((\RAM_2|auto_generated|ram_block1a23~portadataout )))) # (!\RAM_2|auto_generated|address_reg_a [1] & 
// (!\RAM_2|auto_generated|address_reg_a [0] & (\RAM_2|auto_generated|ram_block1a7~portadataout )))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|ram_block1a7~portadataout ),
	.datad(\RAM_2|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~0 .lut_mask = 16'hBA98;
defparam \RAM_2|auto_generated|mux4|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y27_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a31 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode559w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode559w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [7]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a31 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \RAM_2|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \RAM_2|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~1 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~1_combout  = (\RAM_2|auto_generated|address_reg_a [0] & ((\RAM_2|auto_generated|mux4|_~0_combout  & ((\RAM_2|auto_generated|ram_block1a31~portadataout ))) # (!\RAM_2|auto_generated|mux4|_~0_combout  & 
// (\RAM_2|auto_generated|ram_block1a15~portadataout )))) # (!\RAM_2|auto_generated|address_reg_a [0] & (((\RAM_2|auto_generated|mux4|_~0_combout ))))

	.dataa(\RAM_2|auto_generated|ram_block1a15~portadataout ),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|mux4|_~0_combout ),
	.datad(\RAM_2|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~1 .lut_mask = 16'hF838;
defparam \RAM_2|auto_generated|mux4|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y32_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a63 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode508w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode603w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [7]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a63 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \RAM_2|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \RAM_2|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y30_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a55 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode498w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode592w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [7]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a55 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \RAM_2|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \RAM_2|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a47 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode581w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [7]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a47 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \RAM_2|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \RAM_2|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y23_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a39 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode570w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [7]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a39 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \RAM_2|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \RAM_2|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~2 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~2_combout  = (\RAM_2|auto_generated|address_reg_a [1] & (\RAM_2|auto_generated|address_reg_a [0])) # (!\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|address_reg_a [0] & 
// (\RAM_2|auto_generated|ram_block1a47~portadataout )) # (!\RAM_2|auto_generated|address_reg_a [0] & ((\RAM_2|auto_generated|ram_block1a39~portadataout )))))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|ram_block1a47~portadataout ),
	.datad(\RAM_2|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~2 .lut_mask = 16'hD9C8;
defparam \RAM_2|auto_generated|mux4|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~3 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~3_combout  = (\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|mux4|_~2_combout  & (\RAM_2|auto_generated|ram_block1a63~portadataout )) # (!\RAM_2|auto_generated|mux4|_~2_combout  & 
// ((\RAM_2|auto_generated|ram_block1a55~portadataout ))))) # (!\RAM_2|auto_generated|address_reg_a [1] & (((\RAM_2|auto_generated|mux4|_~2_combout ))))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|ram_block1a63~portadataout ),
	.datac(\RAM_2|auto_generated|ram_block1a55~portadataout ),
	.datad(\RAM_2|auto_generated|mux4|_~2_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~3 .lut_mask = 16'hDDA0;
defparam \RAM_2|auto_generated|mux4|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneive_lcell_comb \micro|B[7]~0 (
// Equation(s):
// \micro|B[7]~0_combout  = (\RAM_2|auto_generated|address_reg_a [2] & ((\RAM_2|auto_generated|mux4|_~3_combout ))) # (!\RAM_2|auto_generated|address_reg_a [2] & (\RAM_2|auto_generated|mux4|_~1_combout ))

	.dataa(\RAM_2|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\RAM_2|auto_generated|mux4|_~1_combout ),
	.datad(\RAM_2|auto_generated|mux4|_~3_combout ),
	.cin(gnd),
	.combout(\micro|B[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|B[7]~0 .lut_mask = 16'hFA50;
defparam \micro|B[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \micro|XH[7]~feeder (
// Equation(s):
// \micro|XH[7]~feeder_combout  = \micro|B[7]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|B[7]~0_combout ),
	.cin(gnd),
	.combout(\micro|XH[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|XH[7]~feeder .lut_mask = 16'hFF00;
defparam \micro|XH[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \micro|XH[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|XH[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|XH [7]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|XH[7] .is_wysiwyg = "true";
defparam \micro|XH[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \micro|Dir[15]~52 (
// Equation(s):
// \micro|Dir[15]~52_combout  = \micro|Dir[14]~51  $ (\micro|XH [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|XH [7]),
	.cin(\micro|Dir[14]~51 ),
	.combout(\micro|Dir[15]~52_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Dir[15]~52 .lut_mask = 16'h0FF0;
defparam \micro|Dir[15]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \micro|Dir[15]~feeder (
// Equation(s):
// \micro|Dir[15]~feeder_combout  = \micro|Dir[15]~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|Dir[15]~52_combout ),
	.cin(gnd),
	.combout(\micro|Dir[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Dir[15]~feeder .lut_mask = 16'hFF00;
defparam \micro|Dir[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \micro|Add0~61 (
// Equation(s):
// \micro|Add0~61_combout  = \micro|Add0~60  $ (\micro|PC [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|PC [15]),
	.cin(\micro|Add0~60 ),
	.combout(\micro|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~61 .lut_mask = 16'h0FF0;
defparam \micro|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \micro|Add3~30 (
// Equation(s):
// \micro|Add3~30_combout  = \micro|Add3~29  $ (\micro|PC [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|PC [15]),
	.cin(\micro|Add3~29 ),
	.combout(\micro|Add3~30_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add3~30 .lut_mask = 16'h0FF0;
defparam \micro|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneive_lcell_comb \micro|Add0~63 (
// Equation(s):
// \micro|Add0~63_combout  = (\micro|Add0~39_combout  & ((\micro|Add0~61_combout ) # ((\micro|Add3~30_combout  & \micro|Add0~20_combout )))) # (!\micro|Add0~39_combout  & (((\micro|Add3~30_combout  & \micro|Add0~20_combout ))))

	.dataa(\micro|Add0~39_combout ),
	.datab(\micro|Add0~61_combout ),
	.datac(\micro|Add3~30_combout ),
	.datad(\micro|Add0~20_combout ),
	.cin(gnd),
	.combout(\micro|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~63 .lut_mask = 16'hF888;
defparam \micro|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \micro|Add2~30 (
// Equation(s):
// \micro|Add2~30_combout  = \micro|Add2~29  $ (!\micro|PC [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|PC [15]),
	.cin(\micro|Add2~29 ),
	.combout(\micro|Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add2~30 .lut_mask = 16'hF00F;
defparam \micro|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneive_lcell_comb \micro|Add0~64 (
// Equation(s):
// \micro|Add0~64_combout  = (\micro|Add0~63_combout ) # ((\micro|Add0~21_combout  & \micro|Add2~30_combout ))

	.dataa(\micro|Add0~21_combout ),
	.datab(gnd),
	.datac(\micro|Add0~63_combout ),
	.datad(\micro|Add2~30_combout ),
	.cin(gnd),
	.combout(\micro|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add0~64 .lut_mask = 16'hFAF0;
defparam \micro|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N15
dffeas \micro|PC[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add0~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|PC[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|PC[15] .is_wysiwyg = "true";
defparam \micro|PC[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N17
dffeas \micro|Dir[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Dir[15]~feeder_combout ),
	.asdata(\micro|PC [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\micro|Dir[10]~55_combout ),
	.ena(\micro|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Dir [15]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Dir[15] .is_wysiwyg = "true";
defparam \micro|Dir[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_lcell_comb \RAM_2|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \RAM_2|auto_generated|address_reg_a[2]~feeder_combout  = \micro|Dir [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|Dir [15]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_2|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N15
dffeas \RAM_2|auto_generated|address_reg_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_2|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_2|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_2|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \RAM_2|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \micro|Selector63~0 (
// Equation(s):
// \micro|Selector63~0_combout  = (\micro|Equal31~2_combout  & (\micro|B [6])) # (!\micro|Equal31~2_combout  & ((\micro|A [6])))

	.dataa(\micro|B [6]),
	.datab(\micro|A [6]),
	.datac(gnd),
	.datad(\micro|Equal31~2_combout ),
	.cin(gnd),
	.combout(\micro|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector63~0 .lut_mask = 16'hAACC;
defparam \micro|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N31
dffeas \micro|Data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|WideOr29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Data_out[6] .is_wysiwyg = "true";
defparam \micro|Data_out[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y4_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a62 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode508w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode603w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [6]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a62 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \RAM_2|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \RAM_2|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y10_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a38 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode570w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [6]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a38 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \RAM_2|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \RAM_2|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y5_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a46 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode581w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [6]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a46 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \RAM_2|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \RAM_2|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~6 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~6_combout  = (\RAM_2|auto_generated|address_reg_a [1] & (\RAM_2|auto_generated|address_reg_a [0])) # (!\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|address_reg_a [0] & 
// ((\RAM_2|auto_generated|ram_block1a46~portadataout ))) # (!\RAM_2|auto_generated|address_reg_a [0] & (\RAM_2|auto_generated|ram_block1a38~portadataout ))))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|ram_block1a38~portadataout ),
	.datad(\RAM_2|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~6 .lut_mask = 16'hDC98;
defparam \RAM_2|auto_generated|mux4|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a54 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode498w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode592w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [6]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a54 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \RAM_2|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \RAM_2|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~7 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~7_combout  = (\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|mux4|_~6_combout  & (\RAM_2|auto_generated|ram_block1a62~portadataout )) # (!\RAM_2|auto_generated|mux4|_~6_combout  & 
// ((\RAM_2|auto_generated|ram_block1a54~portadataout ))))) # (!\RAM_2|auto_generated|address_reg_a [1] & (((\RAM_2|auto_generated|mux4|_~6_combout ))))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|ram_block1a62~portadataout ),
	.datac(\RAM_2|auto_generated|mux4|_~6_combout ),
	.datad(\RAM_2|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~7 .lut_mask = 16'hDAD0;
defparam \RAM_2|auto_generated|mux4|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a14 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode448w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode537w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [6]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a14 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \RAM_2|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \RAM_2|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y25_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a30 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode559w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode559w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [6]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a30 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \RAM_2|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \RAM_2|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a6 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode519w [3]),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [6]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a6 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \RAM_2|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \RAM_2|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020880160000000;
// synopsys translate_on

// Location: M9K_X33_Y2_N0
cycloneive_ram_block \RAM_2|auto_generated|ram_block1a22 (
	.portawe(\RAM_2|auto_generated|decode2|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\RAM_2|auto_generated|rden_decode_a|w_anode548w[3]~0_combout ),
	.ena1(\RAM_2|auto_generated|rden_decode_b|w_anode548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\micro|Data_out [6]}),
	.portaaddr({\micro|Dir [12],\micro|Dir [11],\micro|Dir [10],\micro|Dir [9],\micro|Dir [8],\micro|Dir [7],\micro|Dir [6],\micro|Dir [5],\micro|Dir [4],\micro|Dir [3],\micro|Dir [2],\micro|Dir [1],\micro|Dir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\addres[12]~input_o ,\addres[11]~input_o ,\addres[10]~input_o ,\addres[9]~input_o ,\addres[8]~input_o ,\addres[7]~input_o ,\addres[6]~input_o ,\addres[5]~input_o ,\addres[4]~input_o ,\addres[3]~input_o ,\addres[2]~input_o ,\addres[1]~input_o ,\addres[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_2|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\RAM_2|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_2|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \RAM_2|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \RAM_2|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \RAM_2|auto_generated|ram_block1a22 .init_file = "memoria.hex";
defparam \RAM_2|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \RAM_2|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:RAM_2|altsyncram_4tm3:auto_generated|ALTSYNCRAM";
defparam \RAM_2|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_2|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \RAM_2|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \RAM_2|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \RAM_2|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \RAM_2|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \RAM_2|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \RAM_2|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \RAM_2|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \RAM_2|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \RAM_2|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \RAM_2|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \RAM_2|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_2|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \RAM_2|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \RAM_2|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM_2|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~4 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~4_combout  = (\RAM_2|auto_generated|address_reg_a [1] & ((\RAM_2|auto_generated|address_reg_a [0]) # ((\RAM_2|auto_generated|ram_block1a22~portadataout )))) # (!\RAM_2|auto_generated|address_reg_a [1] & 
// (!\RAM_2|auto_generated|address_reg_a [0] & (\RAM_2|auto_generated|ram_block1a6~portadataout )))

	.dataa(\RAM_2|auto_generated|address_reg_a [1]),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|ram_block1a6~portadataout ),
	.datad(\RAM_2|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~4 .lut_mask = 16'hBA98;
defparam \RAM_2|auto_generated|mux4|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \RAM_2|auto_generated|mux4|_~5 (
// Equation(s):
// \RAM_2|auto_generated|mux4|_~5_combout  = (\RAM_2|auto_generated|address_reg_a [0] & ((\RAM_2|auto_generated|mux4|_~4_combout  & ((\RAM_2|auto_generated|ram_block1a30~portadataout ))) # (!\RAM_2|auto_generated|mux4|_~4_combout  & 
// (\RAM_2|auto_generated|ram_block1a14~portadataout )))) # (!\RAM_2|auto_generated|address_reg_a [0] & (((\RAM_2|auto_generated|mux4|_~4_combout ))))

	.dataa(\RAM_2|auto_generated|ram_block1a14~portadataout ),
	.datab(\RAM_2|auto_generated|address_reg_a [0]),
	.datac(\RAM_2|auto_generated|ram_block1a30~portadataout ),
	.datad(\RAM_2|auto_generated|mux4|_~4_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux4|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux4|_~5 .lut_mask = 16'hF388;
defparam \RAM_2|auto_generated|mux4|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \micro|B[6]~1 (
// Equation(s):
// \micro|B[6]~1_combout  = (\RAM_2|auto_generated|address_reg_a [2] & (\RAM_2|auto_generated|mux4|_~7_combout )) # (!\RAM_2|auto_generated|address_reg_a [2] & ((\RAM_2|auto_generated|mux4|_~5_combout )))

	.dataa(gnd),
	.datab(\RAM_2|auto_generated|address_reg_a [2]),
	.datac(\RAM_2|auto_generated|mux4|_~7_combout ),
	.datad(\RAM_2|auto_generated|mux4|_~5_combout ),
	.cin(gnd),
	.combout(\micro|B[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|B[6]~1 .lut_mask = 16'hF3C0;
defparam \micro|B[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \micro|Selector17~4 (
// Equation(s):
// \micro|Selector17~4_combout  = (\micro|Equal31~2_combout ) # ((\micro|Equal15~2_combout ) # ((\micro|Equal4~3_combout  & \micro|B[6]~1_combout )))

	.dataa(\micro|Equal31~2_combout ),
	.datab(\micro|Equal4~3_combout ),
	.datac(\micro|B[6]~1_combout ),
	.datad(\micro|Equal15~2_combout ),
	.cin(gnd),
	.combout(\micro|Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector17~4 .lut_mask = 16'hFFEA;
defparam \micro|Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \micro|Selector17~5 (
// Equation(s):
// \micro|Selector17~5_combout  = ((\micro|Selector17~4_combout ) # (!\micro|Selector17~1_combout )) # (!\micro|Selector17~3_combout )

	.dataa(gnd),
	.datab(\micro|Selector17~3_combout ),
	.datac(\micro|Selector17~1_combout ),
	.datad(\micro|Selector17~4_combout ),
	.cin(gnd),
	.combout(\micro|Selector17~5_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector17~5 .lut_mask = 16'hFF3F;
defparam \micro|Selector17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \micro|e_siguiente[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector17~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|e_siguiente [10]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|e_siguiente[10] .is_wysiwyg = "true";
defparam \micro|e_siguiente[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
cycloneive_lcell_comb \micro|Selector19~0 (
// Equation(s):
// \micro|Selector19~0_combout  = ((\micro|B[4]~3_combout  & \micro|Equal4~3_combout )) # (!\micro|Selector23~1_combout )

	.dataa(gnd),
	.datab(\micro|B[4]~3_combout ),
	.datac(\micro|Equal4~3_combout ),
	.datad(\micro|Selector23~1_combout ),
	.cin(gnd),
	.combout(\micro|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector19~0 .lut_mask = 16'hC0FF;
defparam \micro|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N7
dffeas \micro|e_siguiente[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|e_siguiente [8]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|e_siguiente[8] .is_wysiwyg = "true";
defparam \micro|e_siguiente[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \micro|Equal17~1 (
// Equation(s):
// \micro|Equal17~1_combout  = (!\micro|e_siguiente [10] & (!\micro|e_siguiente [8] & (!\micro|e_siguiente [4] & !\micro|e_siguiente [7])))

	.dataa(\micro|e_siguiente [10]),
	.datab(\micro|e_siguiente [8]),
	.datac(\micro|e_siguiente [4]),
	.datad(\micro|e_siguiente [7]),
	.cin(gnd),
	.combout(\micro|Equal17~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal17~1 .lut_mask = 16'h0001;
defparam \micro|Equal17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \micro|Equal2~1 (
// Equation(s):
// \micro|Equal2~1_combout  = (\micro|Equal2~0_combout  & (!\micro|e_siguiente [9] & (\micro|Equal17~1_combout  & \micro|Equal17~0_combout )))

	.dataa(\micro|Equal2~0_combout ),
	.datab(\micro|e_siguiente [9]),
	.datac(\micro|Equal17~1_combout ),
	.datad(\micro|Equal17~0_combout ),
	.cin(gnd),
	.combout(\micro|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal2~1 .lut_mask = 16'h2000;
defparam \micro|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \micro|Equal4~3 (
// Equation(s):
// \micro|Equal4~3_combout  = (\micro|Equal2~1_combout  & (\micro|e_siguiente [1] & !\micro|e_siguiente [0]))

	.dataa(gnd),
	.datab(\micro|Equal2~1_combout ),
	.datac(\micro|e_siguiente [1]),
	.datad(\micro|e_siguiente [0]),
	.cin(gnd),
	.combout(\micro|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal4~3 .lut_mask = 16'h00C0;
defparam \micro|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
cycloneive_lcell_comb \micro|Selector22~4 (
// Equation(s):
// \micro|Selector22~4_combout  = (\micro|Equal21~2_combout  & ((\micro|Equal2~2_combout ) # ((\micro|Equal4~3_combout  & \micro|B[1]~6_combout )))) # (!\micro|Equal21~2_combout  & (((\micro|Equal4~3_combout  & \micro|B[1]~6_combout ))))

	.dataa(\micro|Equal21~2_combout ),
	.datab(\micro|Equal2~2_combout ),
	.datac(\micro|Equal4~3_combout ),
	.datad(\micro|B[1]~6_combout ),
	.cin(gnd),
	.combout(\micro|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector22~4 .lut_mask = 16'hF888;
defparam \micro|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \micro|Selector22~5 (
// Equation(s):
// \micro|Selector22~5_combout  = (\micro|Equal22~2_combout ) # ((\micro|Equal23~2_combout ) # ((\micro|Selector22~4_combout ) # (!\micro|Selector22~3_combout )))

	.dataa(\micro|Equal22~2_combout ),
	.datab(\micro|Equal23~2_combout ),
	.datac(\micro|Selector22~4_combout ),
	.datad(\micro|Selector22~3_combout ),
	.cin(gnd),
	.combout(\micro|Selector22~5_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector22~5 .lut_mask = 16'hFEFF;
defparam \micro|Selector22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \micro|e_siguiente[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector22~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|e_siguiente [5]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|e_siguiente[5] .is_wysiwyg = "true";
defparam \micro|e_siguiente[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \micro|Equal21~2 (
// Equation(s):
// \micro|Equal21~2_combout  = (\micro|Equal21~1_combout  & (\micro|e_siguiente [5] & (!\micro|e_siguiente [6] & !\micro|e_siguiente [9])))

	.dataa(\micro|Equal21~1_combout ),
	.datab(\micro|e_siguiente [5]),
	.datac(\micro|e_siguiente [6]),
	.datad(\micro|e_siguiente [9]),
	.cin(gnd),
	.combout(\micro|Equal21~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal21~2 .lut_mask = 16'h0008;
defparam \micro|Equal21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
cycloneive_lcell_comb \micro|Selector23~1 (
// Equation(s):
// \micro|Selector23~1_combout  = (\micro|Equal21~2_combout  & (\micro|e_siguiente [0] & (\micro|e_siguiente [1]))) # (!\micro|Equal21~2_combout  & (((\micro|e_siguiente [0] & \micro|e_siguiente [1])) # (!\micro|Equal37~0_combout )))

	.dataa(\micro|Equal21~2_combout ),
	.datab(\micro|e_siguiente [0]),
	.datac(\micro|e_siguiente [1]),
	.datad(\micro|Equal37~0_combout ),
	.cin(gnd),
	.combout(\micro|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector23~1 .lut_mask = 16'hC0D5;
defparam \micro|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N22
cycloneive_lcell_comb \micro|Selector23~0 (
// Equation(s):
// \micro|Selector23~0_combout  = ((\micro|e_siguiente [1] & \micro|e_siguiente [0])) # (!\micro|Equal25~1_combout )

	.dataa(\micro|Equal25~1_combout ),
	.datab(\micro|e_siguiente [1]),
	.datac(\micro|e_siguiente [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector23~0 .lut_mask = 16'hD5D5;
defparam \micro|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \micro|Selector23~2 (
// Equation(s):
// \micro|Selector23~2_combout  = (((\micro|B[0]~7_combout  & \micro|Equal4~3_combout )) # (!\micro|Selector23~0_combout )) # (!\micro|Selector23~1_combout )

	.dataa(\micro|Selector23~1_combout ),
	.datab(\micro|Selector23~0_combout ),
	.datac(\micro|B[0]~7_combout ),
	.datad(\micro|Equal4~3_combout ),
	.cin(gnd),
	.combout(\micro|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector23~2 .lut_mask = 16'hF777;
defparam \micro|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \micro|e_siguiente[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector23~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|e_siguiente [4]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|e_siguiente[4] .is_wysiwyg = "true";
defparam \micro|e_siguiente[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \micro|Equal8~0 (
// Equation(s):
// \micro|Equal8~0_combout  = (!\micro|e_siguiente [9] & (!\micro|e_siguiente [4] & \micro|e_siguiente [10]))

	.dataa(gnd),
	.datab(\micro|e_siguiente [9]),
	.datac(\micro|e_siguiente [4]),
	.datad(\micro|e_siguiente [10]),
	.cin(gnd),
	.combout(\micro|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal8~0 .lut_mask = 16'h0300;
defparam \micro|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \micro|Equal8~1 (
// Equation(s):
// \micro|Equal8~1_combout  = (\micro|Equal5~0_combout  & (\micro|Equal8~0_combout  & !\micro|e_siguiente [2]))

	.dataa(gnd),
	.datab(\micro|Equal5~0_combout ),
	.datac(\micro|Equal8~0_combout ),
	.datad(\micro|e_siguiente [2]),
	.cin(gnd),
	.combout(\micro|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal8~1 .lut_mask = 16'h00C0;
defparam \micro|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N16
cycloneive_lcell_comb \micro|Selector20~3 (
// Equation(s):
// \micro|Selector20~3_combout  = (\micro|Equal15~1_combout  & (((\micro|Equal4~3_combout  & \micro|B[3]~4_combout )) # (!\micro|e_siguiente [0]))) # (!\micro|Equal15~1_combout  & (\micro|Equal4~3_combout  & ((\micro|B[3]~4_combout ))))

	.dataa(\micro|Equal15~1_combout ),
	.datab(\micro|Equal4~3_combout ),
	.datac(\micro|e_siguiente [0]),
	.datad(\micro|B[3]~4_combout ),
	.cin(gnd),
	.combout(\micro|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector20~3 .lut_mask = 16'hCE0A;
defparam \micro|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
cycloneive_lcell_comb \micro|Selector20~2 (
// Equation(s):
// \micro|Selector20~2_combout  = ((\micro|Selector20~3_combout ) # ((\micro|Equal8~1_combout  & \micro|e_siguiente [7]))) # (!\micro|Selector23~1_combout )

	.dataa(\micro|Equal8~1_combout ),
	.datab(\micro|Selector23~1_combout ),
	.datac(\micro|e_siguiente [7]),
	.datad(\micro|Selector20~3_combout ),
	.cin(gnd),
	.combout(\micro|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector20~2 .lut_mask = 16'hFFB3;
defparam \micro|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N29
dffeas \micro|e_siguiente[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector20~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|e_siguiente [7]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|e_siguiente[7] .is_wysiwyg = "true";
defparam \micro|e_siguiente[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \micro|Equal21~0 (
// Equation(s):
// \micro|Equal21~0_combout  = (!\micro|e_siguiente [10] & (!\micro|e_siguiente [2] & (\micro|e_siguiente [8] & !\micro|e_siguiente [11])))

	.dataa(\micro|e_siguiente [10]),
	.datab(\micro|e_siguiente [2]),
	.datac(\micro|e_siguiente [8]),
	.datad(\micro|e_siguiente [11]),
	.cin(gnd),
	.combout(\micro|Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal21~0 .lut_mask = 16'h0010;
defparam \micro|Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \micro|Equal21~1 (
// Equation(s):
// \micro|Equal21~1_combout  = (\micro|e_siguiente [7] & (\micro|e_siguiente [4] & \micro|Equal21~0_combout ))

	.dataa(gnd),
	.datab(\micro|e_siguiente [7]),
	.datac(\micro|e_siguiente [4]),
	.datad(\micro|Equal21~0_combout ),
	.cin(gnd),
	.combout(\micro|Equal21~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal21~1 .lut_mask = 16'hC000;
defparam \micro|Equal21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \micro|Equal37~0 (
// Equation(s):
// \micro|Equal37~0_combout  = (\micro|Equal21~1_combout  & (!\micro|e_siguiente [5] & (\micro|e_siguiente [6] & \micro|e_siguiente [9])))

	.dataa(\micro|Equal21~1_combout ),
	.datab(\micro|e_siguiente [5]),
	.datac(\micro|e_siguiente [6]),
	.datad(\micro|e_siguiente [9]),
	.cin(gnd),
	.combout(\micro|Equal37~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal37~0 .lut_mask = 16'h2000;
defparam \micro|Equal37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \micro|Selector18~3 (
// Equation(s):
// \micro|Selector18~3_combout  = (\micro|e_siguiente [1]) # ((\micro|e_siguiente [0]) # ((!\micro|Equal33~0_combout  & !\micro|Equal18~3_combout )))

	.dataa(\micro|Equal33~0_combout ),
	.datab(\micro|e_siguiente [1]),
	.datac(\micro|e_siguiente [0]),
	.datad(\micro|Equal18~3_combout ),
	.cin(gnd),
	.combout(\micro|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector18~3 .lut_mask = 16'hFCFD;
defparam \micro|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \micro|Selector18~7 (
// Equation(s):
// \micro|Selector18~7_combout  = (\micro|Selector18~3_combout  & ((\micro|e_siguiente [0]) # ((\micro|e_siguiente [1]) # (!\micro|Equal37~0_combout ))))

	.dataa(\micro|e_siguiente [0]),
	.datab(\micro|e_siguiente [1]),
	.datac(\micro|Equal37~0_combout ),
	.datad(\micro|Selector18~3_combout ),
	.cin(gnd),
	.combout(\micro|Selector18~7_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector18~7 .lut_mask = 16'hEF00;
defparam \micro|Selector18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N20
cycloneive_lcell_comb \micro|Selector18~5 (
// Equation(s):
// \micro|Selector18~5_combout  = (\micro|Equal39~2_combout ) # ((\micro|Equal38~2_combout ) # ((\micro|Equal4~3_combout  & \micro|B[5]~2_combout )))

	.dataa(\micro|Equal39~2_combout ),
	.datab(\micro|Equal4~3_combout ),
	.datac(\micro|B[5]~2_combout ),
	.datad(\micro|Equal38~2_combout ),
	.cin(gnd),
	.combout(\micro|Selector18~5_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector18~5 .lut_mask = 16'hFFEA;
defparam \micro|Selector18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \micro|Selector18~6 (
// Equation(s):
// \micro|Selector18~6_combout  = (((\micro|Selector18~5_combout ) # (!\micro|Selector18~4_combout )) # (!\micro|Selector23~0_combout )) # (!\micro|Selector18~7_combout )

	.dataa(\micro|Selector18~7_combout ),
	.datab(\micro|Selector23~0_combout ),
	.datac(\micro|Selector18~4_combout ),
	.datad(\micro|Selector18~5_combout ),
	.cin(gnd),
	.combout(\micro|Selector18~6_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector18~6 .lut_mask = 16'hFF7F;
defparam \micro|Selector18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \micro|e_siguiente[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector18~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|e_siguiente [9]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|e_siguiente[9] .is_wysiwyg = "true";
defparam \micro|e_siguiente[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \micro|Equal18~2 (
// Equation(s):
// \micro|Equal18~2_combout  = (\micro|e_siguiente [9] & (\micro|e_siguiente [6] & \micro|e_siguiente [5]))

	.dataa(gnd),
	.datab(\micro|e_siguiente [9]),
	.datac(\micro|e_siguiente [6]),
	.datad(\micro|e_siguiente [5]),
	.cin(gnd),
	.combout(\micro|Equal18~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal18~2 .lut_mask = 16'hC000;
defparam \micro|Equal18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \micro|Equal18~3 (
// Equation(s):
// \micro|Equal18~3_combout  = (\micro|Equal18~2_combout  & (!\micro|e_siguiente [2] & (\micro|Equal17~1_combout  & !\micro|e_siguiente [11])))

	.dataa(\micro|Equal18~2_combout ),
	.datab(\micro|e_siguiente [2]),
	.datac(\micro|Equal17~1_combout ),
	.datad(\micro|e_siguiente [11]),
	.cin(gnd),
	.combout(\micro|Equal18~3_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal18~3 .lut_mask = 16'h0020;
defparam \micro|Equal18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \micro|Selector22~3 (
// Equation(s):
// \micro|Selector22~3_combout  = (\micro|Selector16~0_combout  & (((\micro|e_siguiente [1] & \micro|e_siguiente [0])) # (!\micro|Equal18~3_combout )))

	.dataa(\micro|Equal18~3_combout ),
	.datab(\micro|e_siguiente [1]),
	.datac(\micro|e_siguiente [0]),
	.datad(\micro|Selector16~0_combout ),
	.cin(gnd),
	.combout(\micro|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector22~3 .lut_mask = 16'hD500;
defparam \micro|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \micro|Selector21~0 (
// Equation(s):
// \micro|Selector21~0_combout  = (\micro|Equal4~3_combout  & ((\micro|B[2]~5_combout ) # ((\micro|Equal37~0_combout  & \micro|Equal2~2_combout )))) # (!\micro|Equal4~3_combout  & (\micro|Equal37~0_combout  & (\micro|Equal2~2_combout )))

	.dataa(\micro|Equal4~3_combout ),
	.datab(\micro|Equal37~0_combout ),
	.datac(\micro|Equal2~2_combout ),
	.datad(\micro|B[2]~5_combout ),
	.cin(gnd),
	.combout(\micro|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector21~0 .lut_mask = 16'hEAC0;
defparam \micro|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \micro|Selector21~1 (
// Equation(s):
// \micro|Selector21~1_combout  = ((\micro|Equal39~2_combout ) # ((\micro|Equal38~2_combout ) # (\micro|Selector21~0_combout ))) # (!\micro|Selector22~3_combout )

	.dataa(\micro|Selector22~3_combout ),
	.datab(\micro|Equal39~2_combout ),
	.datac(\micro|Equal38~2_combout ),
	.datad(\micro|Selector21~0_combout ),
	.cin(gnd),
	.combout(\micro|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector21~1 .lut_mask = 16'hFFFD;
defparam \micro|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \micro|e_siguiente[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|e_siguiente [6]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|e_siguiente[6] .is_wysiwyg = "true";
defparam \micro|e_siguiente[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \micro|Equal5~0 (
// Equation(s):
// \micro|Equal5~0_combout  = (\micro|e_siguiente [6] & (\micro|e_siguiente [5] & (!\micro|e_siguiente [8] & \micro|e_siguiente [11])))

	.dataa(\micro|e_siguiente [6]),
	.datab(\micro|e_siguiente [5]),
	.datac(\micro|e_siguiente [8]),
	.datad(\micro|e_siguiente [11]),
	.cin(gnd),
	.combout(\micro|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal5~0 .lut_mask = 16'h0800;
defparam \micro|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \micro|Equal15~0 (
// Equation(s):
// \micro|Equal15~0_combout  = (\micro|e_siguiente [10] & (\micro|e_siguiente [7] & (!\micro|e_siguiente [4] & !\micro|e_siguiente [9])))

	.dataa(\micro|e_siguiente [10]),
	.datab(\micro|e_siguiente [7]),
	.datac(\micro|e_siguiente [4]),
	.datad(\micro|e_siguiente [9]),
	.cin(gnd),
	.combout(\micro|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal15~0 .lut_mask = 16'h0008;
defparam \micro|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \micro|Equal15~1 (
// Equation(s):
// \micro|Equal15~1_combout  = (!\micro|e_siguiente [1] & (\micro|e_siguiente [2] & (\micro|Equal5~0_combout  & \micro|Equal15~0_combout )))

	.dataa(\micro|e_siguiente [1]),
	.datab(\micro|e_siguiente [2]),
	.datac(\micro|Equal5~0_combout ),
	.datad(\micro|Equal15~0_combout ),
	.cin(gnd),
	.combout(\micro|Equal15~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal15~1 .lut_mask = 16'h4000;
defparam \micro|Equal15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \micro|Equal15~2 (
// Equation(s):
// \micro|Equal15~2_combout  = (\micro|Equal15~1_combout  & !\micro|e_siguiente [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro|Equal15~1_combout ),
	.datad(\micro|e_siguiente [0]),
	.cin(gnd),
	.combout(\micro|Equal15~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal15~2 .lut_mask = 16'h00F0;
defparam \micro|Equal15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \micro|e_siguiente~0 (
// Equation(s):
// \micro|e_siguiente~0_combout  = (\micro|Equal15~2_combout ) # ((\micro|Equal14~0_combout  & (\micro|e_siguiente [7] & \micro|Equal8~1_combout )))

	.dataa(\micro|Equal14~0_combout ),
	.datab(\micro|Equal15~2_combout ),
	.datac(\micro|e_siguiente [7]),
	.datad(\micro|Equal8~1_combout ),
	.cin(gnd),
	.combout(\micro|e_siguiente~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|e_siguiente~0 .lut_mask = 16'hECCC;
defparam \micro|e_siguiente~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \micro|e_siguiente[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\micro|e_siguiente~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|e_siguiente [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|e_siguiente[2] .is_wysiwyg = "true";
defparam \micro|e_siguiente[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \micro|Equal25~1 (
// Equation(s):
// \micro|Equal25~1_combout  = (!\micro|e_siguiente [2] & (\micro|Equal5~0_combout  & \micro|Equal25~0_combout ))

	.dataa(gnd),
	.datab(\micro|e_siguiente [2]),
	.datac(\micro|Equal5~0_combout ),
	.datad(\micro|Equal25~0_combout ),
	.cin(gnd),
	.combout(\micro|Equal25~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal25~1 .lut_mask = 16'h3000;
defparam \micro|Equal25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \micro|WideOr21 (
// Equation(s):
// \micro|WideOr21~combout  = ((\micro|Equal25~1_combout  & (!\micro|e_siguiente [0] & \micro|e_siguiente [1]))) # (!\micro|WideOr1~1_combout )

	.dataa(\micro|Equal25~1_combout ),
	.datab(\micro|e_siguiente [0]),
	.datac(\micro|e_siguiente [1]),
	.datad(\micro|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\micro|WideOr21~combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideOr21 .lut_mask = 16'h20FF;
defparam \micro|WideOr21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \micro|e_siguiente[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|WideOr21~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|e_siguiente [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|e_siguiente[1] .is_wysiwyg = "true";
defparam \micro|e_siguiente[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \micro|Equal14~0 (
// Equation(s):
// \micro|Equal14~0_combout  = (\micro|e_siguiente [0] & \micro|e_siguiente [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro|e_siguiente [0]),
	.datad(\micro|e_siguiente [1]),
	.cin(gnd),
	.combout(\micro|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Equal14~0 .lut_mask = 16'hF000;
defparam \micro|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \micro|WideOr23~0 (
// Equation(s):
// \micro|WideOr23~0_combout  = ((\micro|Equal14~0_combout  & (\micro|e_siguiente [7] & \micro|Equal8~1_combout ))) # (!\micro|Selector22~1_combout )

	.dataa(\micro|Equal14~0_combout ),
	.datab(\micro|e_siguiente [7]),
	.datac(\micro|Selector22~1_combout ),
	.datad(\micro|Equal8~1_combout ),
	.cin(gnd),
	.combout(\micro|WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideOr23~0 .lut_mask = 16'h8F0F;
defparam \micro|WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \micro|WideOr23 (
// Equation(s):
// \micro|WideOr23~combout  = (!\micro|WideOr23~0_combout  & (\micro|WideNor0~0_combout  & (!\micro|Equal4~3_combout  & \micro|WideNor0~combout )))

	.dataa(\micro|WideOr23~0_combout ),
	.datab(\micro|WideNor0~0_combout ),
	.datac(\micro|Equal4~3_combout ),
	.datad(\micro|WideNor0~combout ),
	.cin(gnd),
	.combout(\micro|WideOr23~combout ),
	.cout());
// synopsys translate_off
defparam \micro|WideOr23 .lut_mask = 16'h0400;
defparam \micro|WideOr23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N15
dffeas \micro|e_siguiente[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|WideOr23~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|e_siguiente [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|e_siguiente[0] .is_wysiwyg = "true";
defparam \micro|e_siguiente[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
cycloneive_lcell_comb \micro|Dir[10]~54 (
// Equation(s):
// \micro|Dir[10]~54_combout  = (!\micro|e_siguiente [0] & (\micro|e_siguiente [1] & \micro|Equal25~1_combout ))

	.dataa(gnd),
	.datab(\micro|e_siguiente [0]),
	.datac(\micro|e_siguiente [1]),
	.datad(\micro|Equal25~1_combout ),
	.cin(gnd),
	.combout(\micro|Dir[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Dir[10]~54 .lut_mask = 16'h3000;
defparam \micro|Dir[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
cycloneive_lcell_comb \micro|nRW~feeder (
// Equation(s):
// \micro|nRW~feeder_combout  = \micro|Dir[10]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro|Dir[10]~54_combout ),
	.cin(gnd),
	.combout(\micro|nRW~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \micro|nRW~feeder .lut_mask = 16'hFF00;
defparam \micro|nRW~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N5
dffeas \micro|nRW (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|nRW~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|nRW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro|nRW .is_wysiwyg = "true";
defparam \micro|nRW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \micro|Selector51~0 (
// Equation(s):
// \micro|Selector51~0_combout  = (\micro|estados[0]~3_combout  & ((\micro|WideOr27~8_combout  & (!\micro|estados [3])) # (!\micro|WideOr27~8_combout  & ((\micro|B[7]~0_combout )))))

	.dataa(\micro|estados[0]~3_combout ),
	.datab(\micro|estados [3]),
	.datac(\micro|WideOr27~8_combout ),
	.datad(\micro|B[7]~0_combout ),
	.cin(gnd),
	.combout(\micro|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector51~0 .lut_mask = 16'h2A20;
defparam \micro|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \micro|Selector51~1 (
// Equation(s):
// \micro|Selector51~1_combout  = (!\micro|Selector51~0_combout  & ((\micro|estados[0]~3_combout ) # (!\micro|Aux [7])))

	.dataa(\micro|estados[0]~3_combout ),
	.datab(gnd),
	.datac(\micro|Aux [7]),
	.datad(\micro|Selector51~0_combout ),
	.cin(gnd),
	.combout(\micro|Selector51~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector51~1 .lut_mask = 16'h00AF;
defparam \micro|Selector51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \micro|estados[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector51~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|estados [3]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|estados[3] .is_wysiwyg = "true";
defparam \micro|estados[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \micro|Selector53~0 (
// Equation(s):
// \micro|Selector53~0_combout  = (!\micro|estados[0]~3_combout  & ((\micro|A [7] & (!\micro|Aux [7] & \micro|B [7])) # (!\micro|A [7] & (\micro|Aux [7] & !\micro|B [7]))))

	.dataa(\micro|estados[0]~3_combout ),
	.datab(\micro|A [7]),
	.datac(\micro|Aux [7]),
	.datad(\micro|B [7]),
	.cin(gnd),
	.combout(\micro|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector53~0 .lut_mask = 16'h0410;
defparam \micro|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \micro|Selector53~1 (
// Equation(s):
// \micro|Selector53~1_combout  = (!\micro|Selector53~0_combout  & ((\micro|estados [1]) # ((!\micro|Dir[10]~54_combout  & \micro|WideOr26~0_combout ))))

	.dataa(\micro|Selector53~0_combout ),
	.datab(\micro|Dir[10]~54_combout ),
	.datac(\micro|estados [1]),
	.datad(\micro|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\micro|Selector53~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Selector53~1 .lut_mask = 16'h5150;
defparam \micro|Selector53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \micro|estados[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Selector53~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|estados [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|estados[1] .is_wysiwyg = "true";
defparam \micro|estados[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \micro|Add4~16 (
// Equation(s):
// \micro|Add4~16_combout  = !\micro|Add4~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\micro|Add4~15 ),
	.combout(\micro|Add4~16_combout ),
	.cout());
// synopsys translate_off
defparam \micro|Add4~16 .lut_mask = 16'h0F0F;
defparam \micro|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \micro|Aux[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|Add4~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\micro|Equal22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|Aux [8]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|Aux[8] .is_wysiwyg = "true";
defparam \micro|Aux[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \micro|estados[0]~2 (
// Equation(s):
// \micro|estados[0]~2_combout  = (\micro|Equal23~2_combout  & (((!\micro|Aux [8])))) # (!\micro|Equal23~2_combout  & ((\micro|Equal39~2_combout  & ((!\micro|Aux [8]))) # (!\micro|Equal39~2_combout  & (\micro|estados [0]))))

	.dataa(\micro|Equal23~2_combout ),
	.datab(\micro|Equal39~2_combout ),
	.datac(\micro|estados [0]),
	.datad(\micro|Aux [8]),
	.cin(gnd),
	.combout(\micro|estados[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro|estados[0]~2 .lut_mask = 16'h10FE;
defparam \micro|estados[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N3
dffeas \micro|estados[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro|estados[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro|estados [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro|estados[0] .is_wysiwyg = "true";
defparam \micro|estados[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N31
dffeas \RAM_2|auto_generated|address_reg_b[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addres[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_2|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_2|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \RAM_2|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N21
dffeas \RAM_2|auto_generated|address_reg_b[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addres[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_2|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_2|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \RAM_2|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~0 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~0_combout  = (\RAM_2|auto_generated|address_reg_b [0] & (((\RAM_2|auto_generated|ram_block1a47~PORTBDATAOUT0 ) # (\RAM_2|auto_generated|address_reg_b [1])))) # (!\RAM_2|auto_generated|address_reg_b [0] & 
// (\RAM_2|auto_generated|ram_block1a39~PORTBDATAOUT0  & ((!\RAM_2|auto_generated|address_reg_b [1]))))

	.dataa(\RAM_2|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|address_reg_b [0]),
	.datac(\RAM_2|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datad(\RAM_2|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~0 .lut_mask = 16'hCCE2;
defparam \RAM_2|auto_generated|mux5|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~1 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~1_combout  = (\RAM_2|auto_generated|mux5|_~0_combout  & ((\RAM_2|auto_generated|ram_block1a63~PORTBDATAOUT0 ) # ((!\RAM_2|auto_generated|address_reg_b [1])))) # (!\RAM_2|auto_generated|mux5|_~0_combout  & 
// (((\RAM_2|auto_generated|ram_block1a55~PORTBDATAOUT0  & \RAM_2|auto_generated|address_reg_b [1]))))

	.dataa(\RAM_2|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datac(\RAM_2|auto_generated|mux5|_~0_combout ),
	.datad(\RAM_2|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~1 .lut_mask = 16'hACF0;
defparam \RAM_2|auto_generated|mux5|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~2 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~2_combout  = (\RAM_2|auto_generated|address_reg_b [1] & ((\RAM_2|auto_generated|ram_block1a23~PORTBDATAOUT0 ) # ((\RAM_2|auto_generated|address_reg_b [0])))) # (!\RAM_2|auto_generated|address_reg_b [1] & 
// (((\RAM_2|auto_generated|ram_block1a7~PORTBDATAOUT0  & !\RAM_2|auto_generated|address_reg_b [0]))))

	.dataa(\RAM_2|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|address_reg_b [1]),
	.datac(\RAM_2|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datad(\RAM_2|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~2 .lut_mask = 16'hCCB8;
defparam \RAM_2|auto_generated|mux5|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~3 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~3_combout  = (\RAM_2|auto_generated|mux5|_~2_combout  & ((\RAM_2|auto_generated|ram_block1a31~PORTBDATAOUT0 ) # ((!\RAM_2|auto_generated|address_reg_b [0])))) # (!\RAM_2|auto_generated|mux5|_~2_combout  & 
// (((\RAM_2|auto_generated|ram_block1a15~PORTBDATAOUT0  & \RAM_2|auto_generated|address_reg_b [0]))))

	.dataa(\RAM_2|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|mux5|_~2_combout ),
	.datac(\RAM_2|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datad(\RAM_2|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~3 .lut_mask = 16'hB8CC;
defparam \RAM_2|auto_generated|mux5|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N17
dffeas \RAM_2|auto_generated|address_reg_b[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addres[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_2|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_2|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \RAM_2|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~4 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~4_combout  = (\RAM_2|auto_generated|address_reg_b [2] & (\RAM_2|auto_generated|mux5|_~1_combout )) # (!\RAM_2|auto_generated|address_reg_b [2] & ((\RAM_2|auto_generated|mux5|_~3_combout )))

	.dataa(\RAM_2|auto_generated|mux5|_~1_combout ),
	.datab(gnd),
	.datac(\RAM_2|auto_generated|mux5|_~3_combout ),
	.datad(\RAM_2|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~4 .lut_mask = 16'hAAF0;
defparam \RAM_2|auto_generated|mux5|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~5 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~5_combout  = (\RAM_2|auto_generated|address_reg_b [1] & (\RAM_2|auto_generated|address_reg_b [0])) # (!\RAM_2|auto_generated|address_reg_b [1] & ((\RAM_2|auto_generated|address_reg_b [0] & 
// (\RAM_2|auto_generated|ram_block1a46~PORTBDATAOUT0 )) # (!\RAM_2|auto_generated|address_reg_b [0] & ((\RAM_2|auto_generated|ram_block1a38~PORTBDATAOUT0 )))))

	.dataa(\RAM_2|auto_generated|address_reg_b [1]),
	.datab(\RAM_2|auto_generated|address_reg_b [0]),
	.datac(\RAM_2|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.datad(\RAM_2|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~5 .lut_mask = 16'hD9C8;
defparam \RAM_2|auto_generated|mux5|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~6 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~6_combout  = (\RAM_2|auto_generated|address_reg_b [1] & ((\RAM_2|auto_generated|mux5|_~5_combout  & ((\RAM_2|auto_generated|ram_block1a62~PORTBDATAOUT0 ))) # (!\RAM_2|auto_generated|mux5|_~5_combout  & 
// (\RAM_2|auto_generated|ram_block1a54~PORTBDATAOUT0 )))) # (!\RAM_2|auto_generated|address_reg_b [1] & (((\RAM_2|auto_generated|mux5|_~5_combout ))))

	.dataa(\RAM_2|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.datac(\RAM_2|auto_generated|address_reg_b [1]),
	.datad(\RAM_2|auto_generated|mux5|_~5_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~6 .lut_mask = 16'hCFA0;
defparam \RAM_2|auto_generated|mux5|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~7 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~7_combout  = (\RAM_2|auto_generated|address_reg_b [0] & (((\RAM_2|auto_generated|address_reg_b [1])))) # (!\RAM_2|auto_generated|address_reg_b [0] & ((\RAM_2|auto_generated|address_reg_b [1] & 
// (\RAM_2|auto_generated|ram_block1a22~PORTBDATAOUT0 )) # (!\RAM_2|auto_generated|address_reg_b [1] & ((\RAM_2|auto_generated|ram_block1a6~PORTBDATAOUT0 )))))

	.dataa(\RAM_2|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|address_reg_b [0]),
	.datac(\RAM_2|auto_generated|address_reg_b [1]),
	.datad(\RAM_2|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~7 .lut_mask = 16'hE3E0;
defparam \RAM_2|auto_generated|mux5|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~8 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~8_combout  = (\RAM_2|auto_generated|address_reg_b [0] & ((\RAM_2|auto_generated|mux5|_~7_combout  & ((\RAM_2|auto_generated|ram_block1a30~PORTBDATAOUT0 ))) # (!\RAM_2|auto_generated|mux5|_~7_combout  & 
// (\RAM_2|auto_generated|ram_block1a14~PORTBDATAOUT0 )))) # (!\RAM_2|auto_generated|address_reg_b [0] & (((\RAM_2|auto_generated|mux5|_~7_combout ))))

	.dataa(\RAM_2|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|address_reg_b [0]),
	.datac(\RAM_2|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datad(\RAM_2|auto_generated|mux5|_~7_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~8 .lut_mask = 16'hF388;
defparam \RAM_2|auto_generated|mux5|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~9 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~9_combout  = (\RAM_2|auto_generated|address_reg_b [2] & (\RAM_2|auto_generated|mux5|_~6_combout )) # (!\RAM_2|auto_generated|address_reg_b [2] & ((\RAM_2|auto_generated|mux5|_~8_combout )))

	.dataa(\RAM_2|auto_generated|mux5|_~6_combout ),
	.datab(\RAM_2|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(\RAM_2|auto_generated|mux5|_~8_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~9 .lut_mask = 16'hBB88;
defparam \RAM_2|auto_generated|mux5|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~10 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~10_combout  = (\RAM_2|auto_generated|address_reg_b [0] & ((\RAM_2|auto_generated|ram_block1a45~PORTBDATAOUT0 ) # ((\RAM_2|auto_generated|address_reg_b [1])))) # (!\RAM_2|auto_generated|address_reg_b [0] & 
// (((!\RAM_2|auto_generated|address_reg_b [1] & \RAM_2|auto_generated|ram_block1a37~PORTBDATAOUT0 ))))

	.dataa(\RAM_2|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|address_reg_b [0]),
	.datac(\RAM_2|auto_generated|address_reg_b [1]),
	.datad(\RAM_2|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~10 .lut_mask = 16'hCBC8;
defparam \RAM_2|auto_generated|mux5|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~11 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~11_combout  = (\RAM_2|auto_generated|mux5|_~10_combout  & (((\RAM_2|auto_generated|ram_block1a61~PORTBDATAOUT0 ) # (!\RAM_2|auto_generated|address_reg_b [1])))) # (!\RAM_2|auto_generated|mux5|_~10_combout  & 
// (\RAM_2|auto_generated|ram_block1a53~PORTBDATAOUT0  & (\RAM_2|auto_generated|address_reg_b [1])))

	.dataa(\RAM_2|auto_generated|mux5|_~10_combout ),
	.datab(\RAM_2|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.datac(\RAM_2|auto_generated|address_reg_b [1]),
	.datad(\RAM_2|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~11 .lut_mask = 16'hEA4A;
defparam \RAM_2|auto_generated|mux5|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~12 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~12_combout  = (\RAM_2|auto_generated|address_reg_b [0] & (((\RAM_2|auto_generated|address_reg_b [1])))) # (!\RAM_2|auto_generated|address_reg_b [0] & ((\RAM_2|auto_generated|address_reg_b [1] & 
// (\RAM_2|auto_generated|ram_block1a21~PORTBDATAOUT0 )) # (!\RAM_2|auto_generated|address_reg_b [1] & ((\RAM_2|auto_generated|ram_block1a5~PORTBDATAOUT0 )))))

	.dataa(\RAM_2|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|address_reg_b [0]),
	.datac(\RAM_2|auto_generated|address_reg_b [1]),
	.datad(\RAM_2|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~12 .lut_mask = 16'hE3E0;
defparam \RAM_2|auto_generated|mux5|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~13 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~13_combout  = (\RAM_2|auto_generated|address_reg_b [0] & ((\RAM_2|auto_generated|mux5|_~12_combout  & (\RAM_2|auto_generated|ram_block1a29~PORTBDATAOUT0 )) # (!\RAM_2|auto_generated|mux5|_~12_combout  & 
// ((\RAM_2|auto_generated|ram_block1a13~PORTBDATAOUT0 ))))) # (!\RAM_2|auto_generated|address_reg_b [0] & (((\RAM_2|auto_generated|mux5|_~12_combout ))))

	.dataa(\RAM_2|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|address_reg_b [0]),
	.datac(\RAM_2|auto_generated|mux5|_~12_combout ),
	.datad(\RAM_2|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~13 .lut_mask = 16'hBCB0;
defparam \RAM_2|auto_generated|mux5|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~14 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~14_combout  = (\RAM_2|auto_generated|address_reg_b [2] & (\RAM_2|auto_generated|mux5|_~11_combout )) # (!\RAM_2|auto_generated|address_reg_b [2] & ((\RAM_2|auto_generated|mux5|_~13_combout )))

	.dataa(\RAM_2|auto_generated|mux5|_~11_combout ),
	.datab(\RAM_2|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(\RAM_2|auto_generated|mux5|_~13_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~14 .lut_mask = 16'hBB88;
defparam \RAM_2|auto_generated|mux5|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~17 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~17_combout  = (\RAM_2|auto_generated|address_reg_b [1] & ((\RAM_2|auto_generated|ram_block1a20~PORTBDATAOUT0 ) # ((\RAM_2|auto_generated|address_reg_b [0])))) # (!\RAM_2|auto_generated|address_reg_b [1] & 
// (((\RAM_2|auto_generated|ram_block1a4~PORTBDATAOUT0  & !\RAM_2|auto_generated|address_reg_b [0]))))

	.dataa(\RAM_2|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datac(\RAM_2|auto_generated|address_reg_b [1]),
	.datad(\RAM_2|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~17 .lut_mask = 16'hF0AC;
defparam \RAM_2|auto_generated|mux5|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~18 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~18_combout  = (\RAM_2|auto_generated|mux5|_~17_combout  & (((\RAM_2|auto_generated|ram_block1a28~PORTBDATAOUT0 ) # (!\RAM_2|auto_generated|address_reg_b [0])))) # (!\RAM_2|auto_generated|mux5|_~17_combout  & 
// (\RAM_2|auto_generated|ram_block1a12~PORTBDATAOUT0  & ((\RAM_2|auto_generated|address_reg_b [0]))))

	.dataa(\RAM_2|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|mux5|_~17_combout ),
	.datac(\RAM_2|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datad(\RAM_2|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~18 .lut_mask = 16'hE2CC;
defparam \RAM_2|auto_generated|mux5|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~15 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~15_combout  = (\RAM_2|auto_generated|address_reg_b [0] & ((\RAM_2|auto_generated|ram_block1a44~PORTBDATAOUT0 ) # ((\RAM_2|auto_generated|address_reg_b [1])))) # (!\RAM_2|auto_generated|address_reg_b [0] & 
// (((!\RAM_2|auto_generated|address_reg_b [1] & \RAM_2|auto_generated|ram_block1a36~PORTBDATAOUT0 ))))

	.dataa(\RAM_2|auto_generated|address_reg_b [0]),
	.datab(\RAM_2|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.datac(\RAM_2|auto_generated|address_reg_b [1]),
	.datad(\RAM_2|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~15 .lut_mask = 16'hADA8;
defparam \RAM_2|auto_generated|mux5|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~16 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~16_combout  = (\RAM_2|auto_generated|address_reg_b [1] & ((\RAM_2|auto_generated|mux5|_~15_combout  & ((\RAM_2|auto_generated|ram_block1a60~PORTBDATAOUT0 ))) # (!\RAM_2|auto_generated|mux5|_~15_combout  & 
// (\RAM_2|auto_generated|ram_block1a52~PORTBDATAOUT0 )))) # (!\RAM_2|auto_generated|address_reg_b [1] & (((\RAM_2|auto_generated|mux5|_~15_combout ))))

	.dataa(\RAM_2|auto_generated|address_reg_b [1]),
	.datab(\RAM_2|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.datac(\RAM_2|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datad(\RAM_2|auto_generated|mux5|_~15_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~16 .lut_mask = 16'hF588;
defparam \RAM_2|auto_generated|mux5|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~19 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~19_combout  = (\RAM_2|auto_generated|address_reg_b [2] & ((\RAM_2|auto_generated|mux5|_~16_combout ))) # (!\RAM_2|auto_generated|address_reg_b [2] & (\RAM_2|auto_generated|mux5|_~18_combout ))

	.dataa(\RAM_2|auto_generated|mux5|_~18_combout ),
	.datab(\RAM_2|auto_generated|mux5|_~16_combout ),
	.datac(\RAM_2|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~19 .lut_mask = 16'hCACA;
defparam \RAM_2|auto_generated|mux5|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~22 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~22_combout  = (\RAM_2|auto_generated|address_reg_b [0] & (((\RAM_2|auto_generated|address_reg_b [1])))) # (!\RAM_2|auto_generated|address_reg_b [0] & ((\RAM_2|auto_generated|address_reg_b [1] & 
// (\RAM_2|auto_generated|ram_block1a19~PORTBDATAOUT0 )) # (!\RAM_2|auto_generated|address_reg_b [1] & ((\RAM_2|auto_generated|ram_block1a3~PORTBDATAOUT0 )))))

	.dataa(\RAM_2|auto_generated|address_reg_b [0]),
	.datab(\RAM_2|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datac(\RAM_2|auto_generated|address_reg_b [1]),
	.datad(\RAM_2|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~22 .lut_mask = 16'hE5E0;
defparam \RAM_2|auto_generated|mux5|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~23 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~23_combout  = (\RAM_2|auto_generated|address_reg_b [0] & ((\RAM_2|auto_generated|mux5|_~22_combout  & ((\RAM_2|auto_generated|ram_block1a27~PORTBDATAOUT0 ))) # (!\RAM_2|auto_generated|mux5|_~22_combout  & 
// (\RAM_2|auto_generated|ram_block1a11~PORTBDATAOUT0 )))) # (!\RAM_2|auto_generated|address_reg_b [0] & (((\RAM_2|auto_generated|mux5|_~22_combout ))))

	.dataa(\RAM_2|auto_generated|address_reg_b [0]),
	.datab(\RAM_2|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datac(\RAM_2|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.datad(\RAM_2|auto_generated|mux5|_~22_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~23 .lut_mask = 16'hF588;
defparam \RAM_2|auto_generated|mux5|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~20 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~20_combout  = (\RAM_2|auto_generated|address_reg_b [0] & ((\RAM_2|auto_generated|ram_block1a43~PORTBDATAOUT0 ) # ((\RAM_2|auto_generated|address_reg_b [1])))) # (!\RAM_2|auto_generated|address_reg_b [0] & 
// (((!\RAM_2|auto_generated|address_reg_b [1] & \RAM_2|auto_generated|ram_block1a35~PORTBDATAOUT0 ))))

	.dataa(\RAM_2|auto_generated|address_reg_b [0]),
	.datab(\RAM_2|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.datac(\RAM_2|auto_generated|address_reg_b [1]),
	.datad(\RAM_2|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~20 .lut_mask = 16'hADA8;
defparam \RAM_2|auto_generated|mux5|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~21 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~21_combout  = (\RAM_2|auto_generated|address_reg_b [1] & ((\RAM_2|auto_generated|mux5|_~20_combout  & ((\RAM_2|auto_generated|ram_block1a59~PORTBDATAOUT0 ))) # (!\RAM_2|auto_generated|mux5|_~20_combout  & 
// (\RAM_2|auto_generated|ram_block1a51~PORTBDATAOUT0 )))) # (!\RAM_2|auto_generated|address_reg_b [1] & (((\RAM_2|auto_generated|mux5|_~20_combout ))))

	.dataa(\RAM_2|auto_generated|address_reg_b [1]),
	.datab(\RAM_2|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.datac(\RAM_2|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datad(\RAM_2|auto_generated|mux5|_~20_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~21 .lut_mask = 16'hF588;
defparam \RAM_2|auto_generated|mux5|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~24 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~24_combout  = (\RAM_2|auto_generated|address_reg_b [2] & ((\RAM_2|auto_generated|mux5|_~21_combout ))) # (!\RAM_2|auto_generated|address_reg_b [2] & (\RAM_2|auto_generated|mux5|_~23_combout ))

	.dataa(\RAM_2|auto_generated|address_reg_b [2]),
	.datab(\RAM_2|auto_generated|mux5|_~23_combout ),
	.datac(\RAM_2|auto_generated|mux5|_~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~24 .lut_mask = 16'hE4E4;
defparam \RAM_2|auto_generated|mux5|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~25 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~25_combout  = (\RAM_2|auto_generated|address_reg_b [1] & (((\RAM_2|auto_generated|address_reg_b [0])))) # (!\RAM_2|auto_generated|address_reg_b [1] & ((\RAM_2|auto_generated|address_reg_b [0] & 
// ((\RAM_2|auto_generated|ram_block1a42~PORTBDATAOUT0 ))) # (!\RAM_2|auto_generated|address_reg_b [0] & (\RAM_2|auto_generated|ram_block1a34~PORTBDATAOUT0 ))))

	.dataa(\RAM_2|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|address_reg_b [1]),
	.datac(\RAM_2|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.datad(\RAM_2|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~25 .lut_mask = 16'hFC22;
defparam \RAM_2|auto_generated|mux5|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~26 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~26_combout  = (\RAM_2|auto_generated|mux5|_~25_combout  & (((\RAM_2|auto_generated|ram_block1a58~PORTBDATAOUT0 ) # (!\RAM_2|auto_generated|address_reg_b [1])))) # (!\RAM_2|auto_generated|mux5|_~25_combout  & 
// (\RAM_2|auto_generated|ram_block1a50~PORTBDATAOUT0  & ((\RAM_2|auto_generated|address_reg_b [1]))))

	.dataa(\RAM_2|auto_generated|mux5|_~25_combout ),
	.datab(\RAM_2|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datac(\RAM_2|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datad(\RAM_2|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~26 .lut_mask = 16'hE4AA;
defparam \RAM_2|auto_generated|mux5|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~27 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~27_combout  = (\RAM_2|auto_generated|address_reg_b [1] & ((\RAM_2|auto_generated|ram_block1a18~PORTBDATAOUT0 ) # ((\RAM_2|auto_generated|address_reg_b [0])))) # (!\RAM_2|auto_generated|address_reg_b [1] & 
// (((\RAM_2|auto_generated|ram_block1a2~PORTBDATAOUT0  & !\RAM_2|auto_generated|address_reg_b [0]))))

	.dataa(\RAM_2|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|address_reg_b [1]),
	.datac(\RAM_2|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datad(\RAM_2|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~27 .lut_mask = 16'hCCB8;
defparam \RAM_2|auto_generated|mux5|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~28 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~28_combout  = (\RAM_2|auto_generated|mux5|_~27_combout  & (((\RAM_2|auto_generated|ram_block1a26~PORTBDATAOUT0 ) # (!\RAM_2|auto_generated|address_reg_b [0])))) # (!\RAM_2|auto_generated|mux5|_~27_combout  & 
// (\RAM_2|auto_generated|ram_block1a10~PORTBDATAOUT0  & ((\RAM_2|auto_generated|address_reg_b [0]))))

	.dataa(\RAM_2|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|mux5|_~27_combout ),
	.datac(\RAM_2|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datad(\RAM_2|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~28 .lut_mask = 16'hE2CC;
defparam \RAM_2|auto_generated|mux5|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~29 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~29_combout  = (\RAM_2|auto_generated|address_reg_b [2] & (\RAM_2|auto_generated|mux5|_~26_combout )) # (!\RAM_2|auto_generated|address_reg_b [2] & ((\RAM_2|auto_generated|mux5|_~28_combout )))

	.dataa(\RAM_2|auto_generated|mux5|_~26_combout ),
	.datab(gnd),
	.datac(\RAM_2|auto_generated|mux5|_~28_combout ),
	.datad(\RAM_2|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~29 .lut_mask = 16'hAAF0;
defparam \RAM_2|auto_generated|mux5|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~32 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~32_combout  = (\RAM_2|auto_generated|address_reg_b [0] & (((\RAM_2|auto_generated|address_reg_b [1])))) # (!\RAM_2|auto_generated|address_reg_b [0] & ((\RAM_2|auto_generated|address_reg_b [1] & 
// (\RAM_2|auto_generated|ram_block1a17~PORTBDATAOUT0 )) # (!\RAM_2|auto_generated|address_reg_b [1] & ((\RAM_2|auto_generated|ram_block1a1~PORTBDATAOUT0 )))))

	.dataa(\RAM_2|auto_generated|address_reg_b [0]),
	.datab(\RAM_2|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.datac(\RAM_2|auto_generated|address_reg_b [1]),
	.datad(\RAM_2|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~32 .lut_mask = 16'hE5E0;
defparam \RAM_2|auto_generated|mux5|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~33 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~33_combout  = (\RAM_2|auto_generated|mux5|_~32_combout  & ((\RAM_2|auto_generated|ram_block1a25~PORTBDATAOUT0 ) # ((!\RAM_2|auto_generated|address_reg_b [0])))) # (!\RAM_2|auto_generated|mux5|_~32_combout  & 
// (((\RAM_2|auto_generated|ram_block1a9~PORTBDATAOUT0  & \RAM_2|auto_generated|address_reg_b [0]))))

	.dataa(\RAM_2|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|mux5|_~32_combout ),
	.datac(\RAM_2|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datad(\RAM_2|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~33 .lut_mask = 16'hB8CC;
defparam \RAM_2|auto_generated|mux5|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~30 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~30_combout  = (\RAM_2|auto_generated|address_reg_b [1] & (((\RAM_2|auto_generated|address_reg_b [0])))) # (!\RAM_2|auto_generated|address_reg_b [1] & ((\RAM_2|auto_generated|address_reg_b [0] & 
// (\RAM_2|auto_generated|ram_block1a41~PORTBDATAOUT0 )) # (!\RAM_2|auto_generated|address_reg_b [0] & ((\RAM_2|auto_generated|ram_block1a33~PORTBDATAOUT0 )))))

	.dataa(\RAM_2|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.datac(\RAM_2|auto_generated|address_reg_b [1]),
	.datad(\RAM_2|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~30 .lut_mask = 16'hFA0C;
defparam \RAM_2|auto_generated|mux5|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~31 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~31_combout  = (\RAM_2|auto_generated|address_reg_b [1] & ((\RAM_2|auto_generated|mux5|_~30_combout  & (\RAM_2|auto_generated|ram_block1a57~PORTBDATAOUT0 )) # (!\RAM_2|auto_generated|mux5|_~30_combout  & 
// ((\RAM_2|auto_generated|ram_block1a49~PORTBDATAOUT0 ))))) # (!\RAM_2|auto_generated|address_reg_b [1] & (\RAM_2|auto_generated|mux5|_~30_combout ))

	.dataa(\RAM_2|auto_generated|address_reg_b [1]),
	.datab(\RAM_2|auto_generated|mux5|_~30_combout ),
	.datac(\RAM_2|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datad(\RAM_2|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~31 .lut_mask = 16'hE6C4;
defparam \RAM_2|auto_generated|mux5|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~34 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~34_combout  = (\RAM_2|auto_generated|address_reg_b [2] & ((\RAM_2|auto_generated|mux5|_~31_combout ))) # (!\RAM_2|auto_generated|address_reg_b [2] & (\RAM_2|auto_generated|mux5|_~33_combout ))

	.dataa(\RAM_2|auto_generated|mux5|_~33_combout ),
	.datab(gnd),
	.datac(\RAM_2|auto_generated|address_reg_b [2]),
	.datad(\RAM_2|auto_generated|mux5|_~31_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~34 .lut_mask = 16'hFA0A;
defparam \RAM_2|auto_generated|mux5|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~37 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~37_combout  = (\RAM_2|auto_generated|address_reg_b [0] & (((\RAM_2|auto_generated|address_reg_b [1])))) # (!\RAM_2|auto_generated|address_reg_b [0] & ((\RAM_2|auto_generated|address_reg_b [1] & 
// (\RAM_2|auto_generated|ram_block1a16~PORTBDATAOUT0 )) # (!\RAM_2|auto_generated|address_reg_b [1] & ((\RAM_2|auto_generated|ram_block1a0~PORTBDATAOUT0 )))))

	.dataa(\RAM_2|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|address_reg_b [0]),
	.datac(\RAM_2|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datad(\RAM_2|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~37 .lut_mask = 16'hEE30;
defparam \RAM_2|auto_generated|mux5|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~38 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~38_combout  = (\RAM_2|auto_generated|address_reg_b [0] & ((\RAM_2|auto_generated|mux5|_~37_combout  & ((\RAM_2|auto_generated|ram_block1a24~PORTBDATAOUT0 ))) # (!\RAM_2|auto_generated|mux5|_~37_combout  & 
// (\RAM_2|auto_generated|ram_block1a8~PORTBDATAOUT0 )))) # (!\RAM_2|auto_generated|address_reg_b [0] & (((\RAM_2|auto_generated|mux5|_~37_combout ))))

	.dataa(\RAM_2|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datac(\RAM_2|auto_generated|address_reg_b [0]),
	.datad(\RAM_2|auto_generated|mux5|_~37_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~38 .lut_mask = 16'hCFA0;
defparam \RAM_2|auto_generated|mux5|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~35 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~35_combout  = (\RAM_2|auto_generated|address_reg_b [0] & (((\RAM_2|auto_generated|ram_block1a40~PORTBDATAOUT0 ) # (\RAM_2|auto_generated|address_reg_b [1])))) # (!\RAM_2|auto_generated|address_reg_b [0] & 
// (\RAM_2|auto_generated|ram_block1a32~PORTBDATAOUT0  & ((!\RAM_2|auto_generated|address_reg_b [1]))))

	.dataa(\RAM_2|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|address_reg_b [0]),
	.datac(\RAM_2|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.datad(\RAM_2|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~35 .lut_mask = 16'hCCE2;
defparam \RAM_2|auto_generated|mux5|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~36 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~36_combout  = (\RAM_2|auto_generated|address_reg_b [1] & ((\RAM_2|auto_generated|mux5|_~35_combout  & (\RAM_2|auto_generated|ram_block1a56~PORTBDATAOUT0 )) # (!\RAM_2|auto_generated|mux5|_~35_combout  & 
// ((\RAM_2|auto_generated|ram_block1a48~PORTBDATAOUT0 ))))) # (!\RAM_2|auto_generated|address_reg_b [1] & (((\RAM_2|auto_generated|mux5|_~35_combout ))))

	.dataa(\RAM_2|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datab(\RAM_2|auto_generated|address_reg_b [1]),
	.datac(\RAM_2|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datad(\RAM_2|auto_generated|mux5|_~35_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~36 .lut_mask = 16'hBBC0;
defparam \RAM_2|auto_generated|mux5|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneive_lcell_comb \RAM_2|auto_generated|mux5|_~39 (
// Equation(s):
// \RAM_2|auto_generated|mux5|_~39_combout  = (\RAM_2|auto_generated|address_reg_b [2] & ((\RAM_2|auto_generated|mux5|_~36_combout ))) # (!\RAM_2|auto_generated|address_reg_b [2] & (\RAM_2|auto_generated|mux5|_~38_combout ))

	.dataa(\RAM_2|auto_generated|mux5|_~38_combout ),
	.datab(gnd),
	.datac(\RAM_2|auto_generated|address_reg_b [2]),
	.datad(\RAM_2|auto_generated|mux5|_~36_combout ),
	.cin(gnd),
	.combout(\RAM_2|auto_generated|mux5|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_2|auto_generated|mux5|_~39 .lut_mask = 16'hFA0A;
defparam \RAM_2|auto_generated|mux5|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

assign RW = \RW~output_o ;

assign A[7] = \A[7]~output_o ;

assign A[6] = \A[6]~output_o ;

assign A[5] = \A[5]~output_o ;

assign A[4] = \A[4]~output_o ;

assign A[3] = \A[3]~output_o ;

assign A[2] = \A[2]~output_o ;

assign A[1] = \A[1]~output_o ;

assign A[0] = \A[0]~output_o ;

assign Addr_out[15] = \Addr_out[15]~output_o ;

assign Addr_out[14] = \Addr_out[14]~output_o ;

assign Addr_out[13] = \Addr_out[13]~output_o ;

assign Addr_out[12] = \Addr_out[12]~output_o ;

assign Addr_out[11] = \Addr_out[11]~output_o ;

assign Addr_out[10] = \Addr_out[10]~output_o ;

assign Addr_out[9] = \Addr_out[9]~output_o ;

assign Addr_out[8] = \Addr_out[8]~output_o ;

assign Addr_out[7] = \Addr_out[7]~output_o ;

assign Addr_out[6] = \Addr_out[6]~output_o ;

assign Addr_out[5] = \Addr_out[5]~output_o ;

assign Addr_out[4] = \Addr_out[4]~output_o ;

assign Addr_out[3] = \Addr_out[3]~output_o ;

assign Addr_out[2] = \Addr_out[2]~output_o ;

assign Addr_out[1] = \Addr_out[1]~output_o ;

assign Addr_out[0] = \Addr_out[0]~output_o ;

assign B[7] = \B[7]~output_o ;

assign B[6] = \B[6]~output_o ;

assign B[5] = \B[5]~output_o ;

assign B[4] = \B[4]~output_o ;

assign B[3] = \B[3]~output_o ;

assign B[2] = \B[2]~output_o ;

assign B[1] = \B[1]~output_o ;

assign B[0] = \B[0]~output_o ;

assign DataOut[7] = \DataOut[7]~output_o ;

assign DataOut[6] = \DataOut[6]~output_o ;

assign DataOut[5] = \DataOut[5]~output_o ;

assign DataOut[4] = \DataOut[4]~output_o ;

assign DataOut[3] = \DataOut[3]~output_o ;

assign DataOut[2] = \DataOut[2]~output_o ;

assign DataOut[1] = \DataOut[1]~output_o ;

assign DataOut[0] = \DataOut[0]~output_o ;

assign e_presente[7] = \e_presente[7]~output_o ;

assign e_presente[6] = \e_presente[6]~output_o ;

assign e_presente[5] = \e_presente[5]~output_o ;

assign e_presente[4] = \e_presente[4]~output_o ;

assign e_presente[3] = \e_presente[3]~output_o ;

assign e_presente[2] = \e_presente[2]~output_o ;

assign e_presente[1] = \e_presente[1]~output_o ;

assign e_presente[0] = \e_presente[0]~output_o ;

assign flags[7] = \flags[7]~output_o ;

assign flags[6] = \flags[6]~output_o ;

assign flags[5] = \flags[5]~output_o ;

assign flags[4] = \flags[4]~output_o ;

assign flags[3] = \flags[3]~output_o ;

assign flags[2] = \flags[2]~output_o ;

assign flags[1] = \flags[1]~output_o ;

assign flags[0] = \flags[0]~output_o ;

assign mem[7] = \mem[7]~output_o ;

assign mem[6] = \mem[6]~output_o ;

assign mem[5] = \mem[5]~output_o ;

assign mem[4] = \mem[4]~output_o ;

assign mem[3] = \mem[3]~output_o ;

assign mem[2] = \mem[2]~output_o ;

assign mem[1] = \mem[1]~output_o ;

assign mem[0] = \mem[0]~output_o ;

assign mem_out[7] = \mem_out[7]~output_o ;

assign mem_out[6] = \mem_out[6]~output_o ;

assign mem_out[5] = \mem_out[5]~output_o ;

assign mem_out[4] = \mem_out[4]~output_o ;

assign mem_out[3] = \mem_out[3]~output_o ;

assign mem_out[2] = \mem_out[2]~output_o ;

assign mem_out[1] = \mem_out[1]~output_o ;

assign mem_out[0] = \mem_out[0]~output_o ;

assign PC[7] = \PC[7]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[0] = \PC[0]~output_o ;

assign X_high[7] = \X_high[7]~output_o ;

assign X_high[6] = \X_high[6]~output_o ;

assign X_high[5] = \X_high[5]~output_o ;

assign X_high[4] = \X_high[4]~output_o ;

assign X_high[3] = \X_high[3]~output_o ;

assign X_high[2] = \X_high[2]~output_o ;

assign X_high[1] = \X_high[1]~output_o ;

assign X_high[0] = \X_high[0]~output_o ;

assign X_low[7] = \X_low[7]~output_o ;

assign X_low[6] = \X_low[6]~output_o ;

assign X_low[5] = \X_low[5]~output_o ;

assign X_low[4] = \X_low[4]~output_o ;

assign X_low[3] = \X_low[3]~output_o ;

assign X_low[2] = \X_low[2]~output_o ;

assign X_low[1] = \X_low[1]~output_o ;

assign X_low[0] = \X_low[0]~output_o ;

assign Y_low[7] = \Y_low[7]~output_o ;

assign Y_low[6] = \Y_low[6]~output_o ;

assign Y_low[5] = \Y_low[5]~output_o ;

assign Y_low[4] = \Y_low[4]~output_o ;

assign Y_low[3] = \Y_low[3]~output_o ;

assign Y_low[2] = \Y_low[2]~output_o ;

assign Y_low[1] = \Y_low[1]~output_o ;

assign Y_low[0] = \Y_low[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
