// Generated by CIRCT 42e53322a
module mul2x2(	// /tmp/tmp.4eFUlnzyZz/8501_INT_FP_MAC_rtl_multiplier_vedic_mul2x2.cleaned.mlir:2:3
  input  [1:0] a,	// /tmp/tmp.4eFUlnzyZz/8501_INT_FP_MAC_rtl_multiplier_vedic_mul2x2.cleaned.mlir:2:24
               b,	// /tmp/tmp.4eFUlnzyZz/8501_INT_FP_MAC_rtl_multiplier_vedic_mul2x2.cleaned.mlir:2:36
  output [3:0] c	// /tmp/tmp.4eFUlnzyZz/8501_INT_FP_MAC_rtl_multiplier_vedic_mul2x2.cleaned.mlir:2:49
);

  wire _GEN = a[1] & b[0];	// /tmp/tmp.4eFUlnzyZz/8501_INT_FP_MAC_rtl_multiplier_vedic_mul2x2.cleaned.mlir:4:10, :6:10, :7:10
  wire _GEN_0 = a[0] & b[1];	// /tmp/tmp.4eFUlnzyZz/8501_INT_FP_MAC_rtl_multiplier_vedic_mul2x2.cleaned.mlir:3:10, :8:10, :9:10
  wire _GEN_1 = _GEN_0 & _GEN;	// /tmp/tmp.4eFUlnzyZz/8501_INT_FP_MAC_rtl_multiplier_vedic_mul2x2.cleaned.mlir:7:10, :9:10, :11:10
  wire _GEN_2 = a[1] & b[1];	// /tmp/tmp.4eFUlnzyZz/8501_INT_FP_MAC_rtl_multiplier_vedic_mul2x2.cleaned.mlir:6:10, :8:10, :12:10
  assign c = {_GEN_1 & _GEN_2, _GEN_1 ^ _GEN_2, _GEN ^ _GEN_0, a[0] & b[0]};	// /tmp/tmp.4eFUlnzyZz/8501_INT_FP_MAC_rtl_multiplier_vedic_mul2x2.cleaned.mlir:3:10, :4:10, :5:10, :7:10, :9:10, :10:10, :11:10, :12:10, :13:11, :14:11, :15:11, :16:5
endmodule

