$date
	Fri Nov 21 16:05:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module arithmetic_ops_tb $end
$var wire 8 ! sub [7:0] $end
$var wire 16 " mul [15:0] $end
$var wire 8 # mod [7:0] $end
$var wire 8 $ div [7:0] $end
$var wire 8 % add [7:0] $end
$var reg 8 & a [7:0] $end
$var reg 8 ' b [7:0] $end
$scope module uut $end
$var wire 8 ( a [7:0] $end
$var wire 8 ) b [7:0] $end
$var wire 8 * sub [7:0] $end
$var wire 16 + mul [15:0] $end
$var wire 8 , mod [7:0] $end
$var wire 8 - div [7:0] $end
$var wire 8 . add [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11001 .
b100 -
b0 ,
b1100100 +
b1111 *
b101 )
b10100 (
b101 '
b10100 &
b11001 %
b100 $
b0 #
b1100100 "
b1111 !
$end
#10000
b11 '
b11 )
b10010 %
b10010 .
b1100 !
b1100 *
b101101 "
b101101 +
b101 $
b101 -
b1111 &
b1111 (
#20000
b10 '
b10 )
b1010 %
b1010 .
b110 !
b110 *
b10000 "
b10000 +
b100 $
b100 -
b0 #
b0 ,
b1000 &
b1000 (
#30000
b1 #
b1 ,
b111 '
b111 )
b111001 %
b111001 .
b101011 !
b101011 *
b101011110 "
b101011110 +
b111 $
b111 -
b110010 &
b110010 (
#40000
