# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CPU_Single_Cycle_31_Instruction.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" \
"../../../../CPU_Single_Cycle_31_Instruction.srcs/sources_1/new/ALU.v" \
"../../../../CPU_Single_Cycle_31_Instruction.srcs/sources_1/new/CU.v" \
"../../../../CPU_Single_Cycle_31_Instruction.srcs/sources_1/new/DMEM.v" \
"../../../../CPU_Single_Cycle_31_Instruction.srcs/sources_1/new/IMEM.v" \
"../../../../CPU_Single_Cycle_31_Instruction.srcs/sources_1/new/MUX2to1.v" \
"../../../../CPU_Single_Cycle_31_Instruction.srcs/sources_1/new/PC.v" \
"../../../../CPU_Single_Cycle_31_Instruction.srcs/sources_1/new/RegFile.v" \
"../../../../CPU_Single_Cycle_31_Instruction.srcs/sources_1/new/ext16_signed.v" \
"../../../../CPU_Single_Cycle_31_Instruction.srcs/sources_1/new/sccomp_dataflow.v" \
"../../../../CPU_Single_Cycle_31_Instruction.srcs/sim_1/new/sccomp_dataflow_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
