
ADS131M04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009cfc  080001e0  080001e0  000011e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08009edc  08009edc  0000aedc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f34  08009f34  0000b170  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009f34  08009f34  0000af34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f3c  08009f3c  0000b170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f3c  08009f3c  0000af3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f40  08009f40  0000af40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000170  20000000  08009f44  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cd0  20000170  0800a0b4  0000b170  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001e40  0800a0b4  0000be40  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b170  2**0
                  CONTENTS, READONLY
 12 .debug_info   000189bb  00000000  00000000  0000b1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004092  00000000  00000000  00023b5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001650  00000000  00000000  00027bf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010f1  00000000  00000000  00029240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026eb8  00000000  00000000  0002a331  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c4ab  00000000  00000000  000511e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df059  00000000  00000000  0006d694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014c6ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ee8  00000000  00000000  0014c730  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  00152618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000170 	.word	0x20000170
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009ec4 	.word	0x08009ec4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000174 	.word	0x20000174
 800021c:	08009ec4 	.word	0x08009ec4

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000230:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <delay_us>:
  return ((int32_t) (((int32_t) dataBytes[0] << 24) | ((int32_t) dataBytes[1] << 16) | ((int32_t) dataBytes[2] << 8))) >> 8;
  #endif
}
*/

static void delay_us(uint32_t us) {
 800054c:	b580      	push	{r7, lr}
 800054e:	b086      	sub	sp, #24
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  uint32_t startTicks = SysTick->VAL;
 8000554:	4b1e      	ldr	r3, [pc, #120]	@ (80005d0 <delay_us+0x84>)
 8000556:	689b      	ldr	r3, [r3, #8]
 8000558:	617b      	str	r3, [r7, #20]
  uint32_t tick = HAL_GetTick();
 800055a:	f000 ffa7 	bl	80014ac <HAL_GetTick>
 800055e:	6138      	str	r0, [r7, #16]
  uint32_t delayTicks = us * (SystemCoreClock / 1000000);
 8000560:	4b1c      	ldr	r3, [pc, #112]	@ (80005d4 <delay_us+0x88>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	4a1c      	ldr	r2, [pc, #112]	@ (80005d8 <delay_us+0x8c>)
 8000566:	fba2 2303 	umull	r2, r3, r2, r3
 800056a:	0c9a      	lsrs	r2, r3, #18
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	fb02 f303 	mul.w	r3, r2, r3
 8000572:	60fb      	str	r3, [r7, #12]
  if(startTicks < delayTicks) {
 8000574:	697a      	ldr	r2, [r7, #20]
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	429a      	cmp	r2, r3
 800057a:	d216      	bcs.n	80005aa <delay_us+0x5e>
    while(HAL_GetTick() == tick);
 800057c:	bf00      	nop
 800057e:	f000 ff95 	bl	80014ac <HAL_GetTick>
 8000582:	4602      	mov	r2, r0
 8000584:	693b      	ldr	r3, [r7, #16]
 8000586:	4293      	cmp	r3, r2
 8000588:	d0f9      	beq.n	800057e <delay_us+0x32>
    while((SystemCoreClock / 1000) + startTicks - delayTicks < SysTick->VAL);
 800058a:	bf00      	nop
 800058c:	4b11      	ldr	r3, [pc, #68]	@ (80005d4 <delay_us+0x88>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a12      	ldr	r2, [pc, #72]	@ (80005dc <delay_us+0x90>)
 8000592:	fba2 2303 	umull	r2, r3, r2, r3
 8000596:	099a      	lsrs	r2, r3, #6
 8000598:	697b      	ldr	r3, [r7, #20]
 800059a:	441a      	add	r2, r3
 800059c:	68fb      	ldr	r3, [r7, #12]
 800059e:	1ad2      	subs	r2, r2, r3
 80005a0:	4b0b      	ldr	r3, [pc, #44]	@ (80005d0 <delay_us+0x84>)
 80005a2:	689b      	ldr	r3, [r3, #8]
 80005a4:	429a      	cmp	r2, r3
 80005a6:	d3f1      	bcc.n	800058c <delay_us+0x40>
  } else {
    while (HAL_GetTick() == tick && startTicks - delayTicks < SysTick->VAL);
  }
}
 80005a8:	e00d      	b.n	80005c6 <delay_us+0x7a>
    while (HAL_GetTick() == tick && startTicks - delayTicks < SysTick->VAL);
 80005aa:	bf00      	nop
 80005ac:	f000 ff7e 	bl	80014ac <HAL_GetTick>
 80005b0:	4602      	mov	r2, r0
 80005b2:	693b      	ldr	r3, [r7, #16]
 80005b4:	4293      	cmp	r3, r2
 80005b6:	d106      	bne.n	80005c6 <delay_us+0x7a>
 80005b8:	697a      	ldr	r2, [r7, #20]
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	1ad2      	subs	r2, r2, r3
 80005be:	4b04      	ldr	r3, [pc, #16]	@ (80005d0 <delay_us+0x84>)
 80005c0:	689b      	ldr	r3, [r3, #8]
 80005c2:	429a      	cmp	r2, r3
 80005c4:	d3f2      	bcc.n	80005ac <delay_us+0x60>
}
 80005c6:	bf00      	nop
 80005c8:	3718      	adds	r7, #24
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	e000e010 	.word	0xe000e010
 80005d4:	20000000 	.word	0x20000000
 80005d8:	431bde83 	.word	0x431bde83
 80005dc:	10624dd3 	.word	0x10624dd3

080005e0 <ADS_RST_LOW>:

void ADS_RST_LOW(void) {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOB, ADS_SYNC_RST_Pin, GPIO_PIN_RESET);
 80005e4:	2200      	movs	r2, #0
 80005e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005ea:	4802      	ldr	r0, [pc, #8]	@ (80005f4 <ADS_RST_LOW+0x14>)
 80005ec:	f001 fa54 	bl	8001a98 <HAL_GPIO_WritePin>
}
 80005f0:	bf00      	nop
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	40020400 	.word	0x40020400

080005f8 <ADS_RST_HIGH>:

void ADS_RST_HIGH(void) {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOB, ADS_SYNC_RST_Pin, GPIO_PIN_SET);
 80005fc:	2201      	movs	r2, #1
 80005fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000602:	4802      	ldr	r0, [pc, #8]	@ (800060c <ADS_RST_HIGH+0x14>)
 8000604:	f001 fa48 	bl	8001a98 <HAL_GPIO_WritePin>
}
 8000608:	bf00      	nop
 800060a:	bd80      	pop	{r7, pc}
 800060c:	40020400 	.word	0x40020400

08000610 <ADS_CS_LOW>:

void ADS_CS_LOW(void) {
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOC, ADS_CS_Pin, GPIO_PIN_RESET);
 8000614:	2200      	movs	r2, #0
 8000616:	2101      	movs	r1, #1
 8000618:	4802      	ldr	r0, [pc, #8]	@ (8000624 <ADS_CS_LOW+0x14>)
 800061a:	f001 fa3d 	bl	8001a98 <HAL_GPIO_WritePin>
}
 800061e:	bf00      	nop
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	40020800 	.word	0x40020800

08000628 <ADS_CS_HIGH>:

void ADS_CS_HIGH(void) {
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOC, ADS_CS_Pin, GPIO_PIN_SET);
 800062c:	2201      	movs	r2, #1
 800062e:	2101      	movs	r1, #1
 8000630:	4802      	ldr	r0, [pc, #8]	@ (800063c <ADS_CS_HIGH+0x14>)
 8000632:	f001 fa31 	bl	8001a98 <HAL_GPIO_WritePin>
}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	40020800 	.word	0x40020800

08000640 <ADS_READ_DRDY>:

GPIO_PinState ADS_READ_DRDY(void) {
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  return HAL_GPIO_ReadPin(ADS_DRDY_GPIO_Port, ADS_DRDY_Pin);
 8000644:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000648:	4802      	ldr	r0, [pc, #8]	@ (8000654 <ADS_READ_DRDY+0x14>)
 800064a:	f001 fa0d 	bl	8001a68 <HAL_GPIO_ReadPin>
 800064e:	4603      	mov	r3, r0
}
 8000650:	4618      	mov	r0, r3
 8000652:	bd80      	pop	{r7, pc}
 8000654:	40020400 	.word	0x40020400

08000658 <spiTransmitReceiveBytes>:

  return rx;
}
*/

static void spiTransmitReceiveBytes(const uint8_t txBytes[], uint8_t rxBytes[], uint8_t byteCount) {
 8000658:	b580      	push	{r7, lr}
 800065a:	b086      	sub	sp, #24
 800065c:	af02      	add	r7, sp, #8
 800065e:	60f8      	str	r0, [r7, #12]
 8000660:	60b9      	str	r1, [r7, #8]
 8000662:	4613      	mov	r3, r2
 8000664:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_TransmitReceive(&ADS131M04_SPI_HANDLE, txBytes, rxBytes, byteCount, 0xFFFF);
 8000666:	79fb      	ldrb	r3, [r7, #7]
 8000668:	b29b      	uxth	r3, r3
 800066a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800066e:	9200      	str	r2, [sp, #0]
 8000670:	68ba      	ldr	r2, [r7, #8]
 8000672:	68f9      	ldr	r1, [r7, #12]
 8000674:	4803      	ldr	r0, [pc, #12]	@ (8000684 <spiTransmitReceiveBytes+0x2c>)
 8000676:	f003 fdc2 	bl	80041fe <HAL_SPI_TransmitReceive>
}
 800067a:	bf00      	nop
 800067c:	3710      	adds	r7, #16
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	20000258 	.word	0x20000258

08000688 <ADS131M04_Transmitdummyword>:

void ADS131M04_Transmitdummyword(uint8_t *rxBytes) {
 8000688:	b580      	push	{r7, lr}
 800068a:	b084      	sub	sp, #16
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  uint8_t txBytes[ADS131M04_WORD_LENGTH] = {0};
 8000690:	f107 030c 	add.w	r3, r7, #12
 8000694:	2100      	movs	r1, #0
 8000696:	460a      	mov	r2, r1
 8000698:	801a      	strh	r2, [r3, #0]
 800069a:	460a      	mov	r2, r1
 800069c:	709a      	strb	r2, [r3, #2]

  memset(rxBytes, 0, ADS131M04_WORD_LENGTH*sizeof(uint8_t));
 800069e:	2203      	movs	r2, #3
 80006a0:	2100      	movs	r1, #0
 80006a2:	6878      	ldr	r0, [r7, #4]
 80006a4:	f009 fb80 	bl	8009da8 <memset>

  spiTransmitReceiveBytes(txBytes, rxBytes, ADS131M04_WORD_LENGTH);
 80006a8:	f107 030c 	add.w	r3, r7, #12
 80006ac:	2203      	movs	r2, #3
 80006ae:	6879      	ldr	r1, [r7, #4]
 80006b0:	4618      	mov	r0, r3
 80006b2:	f7ff ffd1 	bl	8000658 <spiTransmitReceiveBytes>
}
 80006b6:	bf00      	nop
 80006b8:	3710      	adds	r7, #16
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}

080006be <ADS131M04_Transmitword>:

void ADS131M04_Transmitword(uint16_t word, uint8_t *rxBytes) {
 80006be:	b580      	push	{r7, lr}
 80006c0:	b084      	sub	sp, #16
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	4603      	mov	r3, r0
 80006c6:	6039      	str	r1, [r7, #0]
 80006c8:	80fb      	strh	r3, [r7, #6]
  uint8_t txBytes[ADS131M04_WORD_LENGTH];

  memset(txBytes, 0, ADS131M04_WORD_LENGTH*sizeof(uint8_t));
 80006ca:	f107 030c 	add.w	r3, r7, #12
 80006ce:	2203      	movs	r2, #3
 80006d0:	2100      	movs	r1, #0
 80006d2:	4618      	mov	r0, r3
 80006d4:	f009 fb68 	bl	8009da8 <memset>
  memset(rxBytes, 0, ADS131M04_WORD_LENGTH*sizeof(uint8_t));
 80006d8:	2203      	movs	r2, #3
 80006da:	2100      	movs	r1, #0
 80006dc:	6838      	ldr	r0, [r7, #0]
 80006de:	f009 fb63 	bl	8009da8 <memset>

  txBytes[0] = (uint8_t)(word >> 8);
 80006e2:	88fb      	ldrh	r3, [r7, #6]
 80006e4:	0a1b      	lsrs	r3, r3, #8
 80006e6:	b29b      	uxth	r3, r3
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	733b      	strb	r3, [r7, #12]
  txBytes[1] = (uint8_t)(word & 0xFF);
 80006ec:	88fb      	ldrh	r3, [r7, #6]
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	737b      	strb	r3, [r7, #13]

  spiTransmitReceiveBytes(txBytes, rxBytes, ADS131M04_WORD_LENGTH);
 80006f2:	f107 030c 	add.w	r3, r7, #12
 80006f6:	2203      	movs	r2, #3
 80006f8:	6839      	ldr	r1, [r7, #0]
 80006fa:	4618      	mov	r0, r3
 80006fc:	f7ff ffac 	bl	8000658 <spiTransmitReceiveBytes>
}
 8000700:	bf00      	nop
 8000702:	3710      	adds	r7, #16
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}

08000708 <ADS131M04_TransmitCommand>:

uint16_t ADS131M04_TransmitCommand(const uint16_t opcode) {
 8000708:	b580      	push	{r7, lr}
 800070a:	b086      	sub	sp, #24
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	80fb      	strh	r3, [r7, #6]
  uint8_t reply[ADS131M04_WORD_LENGTH]       = {0};
 8000712:	f107 0310 	add.w	r3, r7, #16
 8000716:	2100      	movs	r1, #0
 8000718:	460a      	mov	r2, r1
 800071a:	801a      	strh	r2, [r3, #0]
 800071c:	460a      	mov	r2, r1
 800071e:	709a      	strb	r2, [r3, #2]
  uint8_t dummy_reply[ADS131M04_WORD_LENGTH] = {0};
 8000720:	f107 030c 	add.w	r3, r7, #12
 8000724:	2100      	movs	r1, #0
 8000726:	460a      	mov	r2, r1
 8000728:	801a      	strh	r2, [r3, #0]
 800072a:	460a      	mov	r2, r1
 800072c:	709a      	strb	r2, [r3, #2]

  ADS131M04_Transmitword(opcode, reply);
 800072e:	f107 0210 	add.w	r2, r7, #16
 8000732:	88fb      	ldrh	r3, [r7, #6]
 8000734:	4611      	mov	r1, r2
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff ffc1 	bl	80006be <ADS131M04_Transmitword>
  for (uint8_t i = 0; i < FRAME_LEN - 1; i++) {
 800073c:	2300      	movs	r3, #0
 800073e:	75fb      	strb	r3, [r7, #23]
 8000740:	e007      	b.n	8000752 <ADS131M04_TransmitCommand+0x4a>
    ADS131M04_Transmitdummyword(dummy_reply); // dummy read
 8000742:	f107 030c 	add.w	r3, r7, #12
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff ff9e 	bl	8000688 <ADS131M04_Transmitdummyword>
  for (uint8_t i = 0; i < FRAME_LEN - 1; i++) {
 800074c:	7dfb      	ldrb	r3, [r7, #23]
 800074e:	3301      	adds	r3, #1
 8000750:	75fb      	strb	r3, [r7, #23]
 8000752:	7dfb      	ldrb	r3, [r7, #23]
 8000754:	2b04      	cmp	r3, #4
 8000756:	d9f4      	bls.n	8000742 <ADS131M04_TransmitCommand+0x3a>
  }

  uint16_t response = (reply[0] << 8) | reply[1];
 8000758:	7c3b      	ldrb	r3, [r7, #16]
 800075a:	b21b      	sxth	r3, r3
 800075c:	021b      	lsls	r3, r3, #8
 800075e:	b21a      	sxth	r2, r3
 8000760:	7c7b      	ldrb	r3, [r7, #17]
 8000762:	b21b      	sxth	r3, r3
 8000764:	4313      	orrs	r3, r2
 8000766:	b21b      	sxth	r3, r3
 8000768:	82bb      	strh	r3, [r7, #20]

  return response;
 800076a:	8abb      	ldrh	r3, [r7, #20]
}
 800076c:	4618      	mov	r0, r3
 800076e:	3718      	adds	r7, #24
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}

08000774 <ADS131M04_ReadRegister>:

uint16_t ADS131M04_ReadRegister(uint8_t addr) {
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	4603      	mov	r3, r0
 800077c:	71fb      	strb	r3, [r7, #7]
  uint16_t data;
  uint16_t opcode = ADS131M04_OPCODE_RREG | (addr << 7);
 800077e:	79fb      	ldrb	r3, [r7, #7]
 8000780:	b21b      	sxth	r3, r3
 8000782:	01db      	lsls	r3, r3, #7
 8000784:	b21a      	sxth	r2, r3
 8000786:	4b0b      	ldr	r3, [pc, #44]	@ (80007b4 <ADS131M04_ReadRegister+0x40>)
 8000788:	4313      	orrs	r3, r2
 800078a:	b21b      	sxth	r3, r3
 800078c:	81fb      	strh	r3, [r7, #14]

  ADS_CS_LOW();
 800078e:	f7ff ff3f 	bl	8000610 <ADS_CS_LOW>
  ADS131M04_TransmitCommand(opcode);
 8000792:	89fb      	ldrh	r3, [r7, #14]
 8000794:	4618      	mov	r0, r3
 8000796:	f7ff ffb7 	bl	8000708 <ADS131M04_TransmitCommand>
  // ADS_CS_HIGH();

  // delay_us(5);

  // ADS_CS_LOW();
  data = ADS131M04_TransmitCommand(ADS131M04_OPCODE_NULL);
 800079a:	2000      	movs	r0, #0
 800079c:	f7ff ffb4 	bl	8000708 <ADS131M04_TransmitCommand>
 80007a0:	4603      	mov	r3, r0
 80007a2:	81bb      	strh	r3, [r7, #12]
  ADS_CS_HIGH();
 80007a4:	f7ff ff40 	bl	8000628 <ADS_CS_HIGH>

  return data;
 80007a8:	89bb      	ldrh	r3, [r7, #12]
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	3710      	adds	r7, #16
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	ffffa000 	.word	0xffffa000

080007b8 <ADS131M04_WriteRegister>:

uint16_t ADS131M04_WriteRegister(uint8_t addr, uint16_t value, bool with_reply) {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	71fb      	strb	r3, [r7, #7]
 80007c2:	460b      	mov	r3, r1
 80007c4:	80bb      	strh	r3, [r7, #4]
 80007c6:	4613      	mov	r3, r2
 80007c8:	71bb      	strb	r3, [r7, #6]
  uint16_t res;
  uint16_t cmd = 0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	81fb      	strh	r3, [r7, #14]

  ADS_CS_LOW();
 80007ce:	f7ff ff1f 	bl	8000610 <ADS_CS_LOW>
  delay_us(1);
 80007d2:	2001      	movs	r0, #1
 80007d4:	f7ff feba 	bl	800054c <delay_us>

  cmd = (CMD_WRITE_REG) | (addr << 7) | 0;
 80007d8:	79fb      	ldrb	r3, [r7, #7]
 80007da:	b21b      	sxth	r3, r3
 80007dc:	01db      	lsls	r3, r3, #7
 80007de:	b21b      	sxth	r3, r3
 80007e0:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 80007e4:	b21b      	sxth	r3, r3
 80007e6:	81fb      	strh	r3, [r7, #14]
  uint8_t temp_byte[ADS131M04_WORD_LENGTH] = {0};
 80007e8:	f107 0308 	add.w	r3, r7, #8
 80007ec:	2100      	movs	r1, #0
 80007ee:	460a      	mov	r2, r1
 80007f0:	801a      	strh	r2, [r3, #0]
 80007f2:	460a      	mov	r2, r1
 80007f4:	709a      	strb	r2, [r3, #2]

  ADS131M04_Transmitword(cmd, temp_byte);
 80007f6:	f107 0208 	add.w	r2, r7, #8
 80007fa:	89fb      	ldrh	r3, [r7, #14]
 80007fc:	4611      	mov	r1, r2
 80007fe:	4618      	mov	r0, r3
 8000800:	f7ff ff5d 	bl	80006be <ADS131M04_Transmitword>
  ADS131M04_Transmitword(value, temp_byte);
 8000804:	f107 0208 	add.w	r2, r7, #8
 8000808:	88bb      	ldrh	r3, [r7, #4]
 800080a:	4611      	mov	r1, r2
 800080c:	4618      	mov	r0, r3
 800080e:	f7ff ff56 	bl	80006be <ADS131M04_Transmitword>
  ADS131M04_Transmitdummyword(temp_byte);
 8000812:	f107 0308 	add.w	r3, r7, #8
 8000816:	4618      	mov	r0, r3
 8000818:	f7ff ff36 	bl	8000688 <ADS131M04_Transmitdummyword>
  ADS131M04_Transmitdummyword(temp_byte);
 800081c:	f107 0308 	add.w	r3, r7, #8
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff ff31 	bl	8000688 <ADS131M04_Transmitdummyword>
  ADS131M04_Transmitdummyword(temp_byte);
 8000826:	f107 0308 	add.w	r3, r7, #8
 800082a:	4618      	mov	r0, r3
 800082c:	f7ff ff2c 	bl	8000688 <ADS131M04_Transmitdummyword>
  ADS131M04_Transmitdummyword(temp_byte);
 8000830:	f107 0308 	add.w	r3, r7, #8
 8000834:	4618      	mov	r0, r3
 8000836:	f7ff ff27 	bl	8000688 <ADS131M04_Transmitdummyword>

  ADS_CS_HIGH();
 800083a:	f7ff fef5 	bl	8000628 <ADS_CS_HIGH>
  if (with_reply) {
 800083e:	79bb      	ldrb	r3, [r7, #6]
 8000840:	2b00      	cmp	r3, #0
 8000842:	d013      	beq.n	800086c <ADS131M04_WriteRegister+0xb4>
    delay_us(100);
 8000844:	2064      	movs	r0, #100	@ 0x64
 8000846:	f7ff fe81 	bl	800054c <delay_us>
    ADS_CS_LOW();
 800084a:	f7ff fee1 	bl	8000610 <ADS_CS_LOW>
    delay_us(1);
 800084e:	2001      	movs	r0, #1
 8000850:	f7ff fe7c 	bl	800054c <delay_us>

    res = ADS131M04_TransmitCommand(CMD_NULL);
 8000854:	2000      	movs	r0, #0
 8000856:	f7ff ff57 	bl	8000708 <ADS131M04_TransmitCommand>
 800085a:	4603      	mov	r3, r0
 800085c:	81bb      	strh	r3, [r7, #12]

    delay_us(1);
 800085e:	2001      	movs	r0, #1
 8000860:	f7ff fe74 	bl	800054c <delay_us>
    ADS_CS_HIGH();
 8000864:	f7ff fee0 	bl	8000628 <ADS_CS_HIGH>

    return res;
 8000868:	89bb      	ldrh	r3, [r7, #12]
 800086a:	e000      	b.n	800086e <ADS131M04_WriteRegister+0xb6>
  } else {
    return 0;
 800086c:	2300      	movs	r3, #0
  }
}
 800086e:	4618      	mov	r0, r3
 8000870:	3710      	adds	r7, #16
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}

08000876 <ADS131M04_writeRegisterMasked>:

void ADS131M04_writeRegisterMasked(uint8_t address, uint16_t value, uint16_t mask) {
 8000876:	b580      	push	{r7, lr}
 8000878:	b084      	sub	sp, #16
 800087a:	af00      	add	r7, sp, #0
 800087c:	4603      	mov	r3, r0
 800087e:	71fb      	strb	r3, [r7, #7]
 8000880:	460b      	mov	r3, r1
 8000882:	80bb      	strh	r3, [r7, #4]
 8000884:	4613      	mov	r3, r2
 8000886:	807b      	strh	r3, [r7, #2]
  uint16_t register_contents = ADS131M04_ReadRegister(address);
 8000888:	79fb      	ldrb	r3, [r7, #7]
 800088a:	4618      	mov	r0, r3
 800088c:	f7ff ff72 	bl	8000774 <ADS131M04_ReadRegister>
 8000890:	4603      	mov	r3, r0
 8000892:	81fb      	strh	r3, [r7, #14]
  register_contents = register_contents & ~mask;
 8000894:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000898:	43db      	mvns	r3, r3
 800089a:	b21a      	sxth	r2, r3
 800089c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80008a0:	4013      	ands	r3, r2
 80008a2:	b21b      	sxth	r3, r3
 80008a4:	81fb      	strh	r3, [r7, #14]
  register_contents = register_contents | value;
 80008a6:	89fa      	ldrh	r2, [r7, #14]
 80008a8:	88bb      	ldrh	r3, [r7, #4]
 80008aa:	4313      	orrs	r3, r2
 80008ac:	81fb      	strh	r3, [r7, #14]
  delay_us(10);
 80008ae:	200a      	movs	r0, #10
 80008b0:	f7ff fe4c 	bl	800054c <delay_us>
  ADS131M04_WriteRegister(address, register_contents, false);
 80008b4:	89f9      	ldrh	r1, [r7, #14]
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	2200      	movs	r2, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f7ff ff7c 	bl	80007b8 <ADS131M04_WriteRegister>
}
 80008c0:	bf00      	nop
 80008c2:	3710      	adds	r7, #16
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}

080008c8 <ADS131M04_Init>:

void ADS131M04_Init(void) {
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  ADS_CS_HIGH();
 80008cc:	f7ff feac 	bl	8000628 <ADS_CS_HIGH>
   * However, both slots of the FIFO are full if a sample is missed or if data are
   * not read for a period of time. Either strobe the SYNC/RESET pin to re-synchronize conversions and clear the
   * FIFOs, or quickly read two data packets when data are read for the first time or after a gap in reading data.
   * This process ensures predictable DRDY pin behavior.
   */
  ADS_RST_LOW();
 80008d0:	f7ff fe86 	bl	80005e0 <ADS_RST_LOW>
  HAL_Delay(10); // Reset
 80008d4:	200a      	movs	r0, #10
 80008d6:	f000 fdf5 	bl	80014c4 <HAL_Delay>
  ADS_RST_HIGH();
 80008da:	f7ff fe8d 	bl	80005f8 <ADS_RST_HIGH>
  HAL_Delay(10); // Wait for reset to complete
 80008de:	200a      	movs	r0, #10
 80008e0:	f000 fdf0 	bl	80014c4 <HAL_Delay>

  ADS131M04_ReadRegister(REG_ID); // Reset the ID register
 80008e4:	2000      	movs	r0, #0
 80008e6:	f7ff ff45 	bl	8000774 <ADS131M04_ReadRegister>
  ADS131M04_ReadRegister(REG_STATUS); // Reset the ID register
 80008ea:	2001      	movs	r0, #1
 80008ec:	f7ff ff42 	bl	8000774 <ADS131M04_ReadRegister>

  ADS131M04_setOsr(OSR_512); // 8 kSPS
 80008f0:	2002      	movs	r0, #2
 80008f2:	f000 f817 	bl	8000924 <ADS131M04_setOsr>

  // Wait for SPI ready to make sure the ADS131M04 is ready
  while (!ADS_READ_DRDY()) {
 80008f6:	e002      	b.n	80008fe <ADS131M04_Init+0x36>
    HAL_Delay(1);
 80008f8:	2001      	movs	r0, #1
 80008fa:	f000 fde3 	bl	80014c4 <HAL_Delay>
  while (!ADS_READ_DRDY()) {
 80008fe:	f7ff fe9f 	bl	8000640 <ADS_READ_DRDY>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d0f7      	beq.n	80008f8 <ADS131M04_Init+0x30>
  }

  TIM3->CCR1 = 15; // Set the PWM duty cycle to 50%
 8000908:	4b04      	ldr	r3, [pc, #16]	@ (800091c <ADS131M04_Init+0x54>)
 800090a:	220f      	movs	r2, #15
 800090c:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_TIM_PWM_Start(&ADS131M04_CLKIN_TIM, TIM_CHANNEL_1);
 800090e:	2100      	movs	r1, #0
 8000910:	4803      	ldr	r0, [pc, #12]	@ (8000920 <ADS131M04_Init+0x58>)
 8000912:	f004 f8d3 	bl	8004abc <HAL_TIM_PWM_Start>
}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	40000400 	.word	0x40000400
 8000920:	200002bc 	.word	0x200002bc

08000924 <ADS131M04_setOsr>:
    ADS131M04_writeRegisterMasked(REG_CLOCK, powerMode, REGMASK_CLOCK_PWR);
    return true;
  }
}

bool ADS131M04_setOsr(uint16_t osr) {
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	80fb      	strh	r3, [r7, #6]
  if (osr > 7) {
 800092e:	88fb      	ldrh	r3, [r7, #6]
 8000930:	2b07      	cmp	r3, #7
 8000932:	d901      	bls.n	8000938 <ADS131M04_setOsr+0x14>
    return false;
 8000934:	2300      	movs	r3, #0
 8000936:	e008      	b.n	800094a <ADS131M04_setOsr+0x26>
  } else {
    ADS131M04_writeRegisterMasked(REG_CLOCK, osr << 2 , REGMASK_CLOCK_OSR);
 8000938:	88fb      	ldrh	r3, [r7, #6]
 800093a:	009b      	lsls	r3, r3, #2
 800093c:	b29b      	uxth	r3, r3
 800093e:	221c      	movs	r2, #28
 8000940:	4619      	mov	r1, r3
 8000942:	2003      	movs	r0, #3
 8000944:	f7ff ff97 	bl	8000876 <ADS131M04_writeRegisterMasked>
    return true;
 8000948:	2301      	movs	r3, #1
  }
}
 800094a:	4618      	mov	r0, r3
 800094c:	3708      	adds	r7, #8
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}

08000952 <ADS131M04_readADC>:
  } else {
    return false;
  }
}

void ADS131M04_readADC(ADS131M04_ADCValue *adcValue) {
 8000952:	b580      	push	{r7, lr}
 8000954:	b084      	sub	sp, #16
 8000956:	af00      	add	r7, sp, #0
 8000958:	6078      	str	r0, [r7, #4]
  uint8_t dummy_reply[ADS131M04_WORD_LENGTH] = {0};
 800095a:	f107 030c 	add.w	r3, r7, #12
 800095e:	2100      	movs	r1, #0
 8000960:	460a      	mov	r2, r1
 8000962:	801a      	strh	r2, [r3, #0]
 8000964:	460a      	mov	r2, r1
 8000966:	709a      	strb	r2, [r3, #2]

  ADS_CS_LOW();
 8000968:	f7ff fe52 	bl	8000610 <ADS_CS_LOW>
  delay_us(1);
 800096c:	2001      	movs	r0, #1
 800096e:	f7ff fded 	bl	800054c <delay_us>

  ADS131M04_Transmitword(ADS_ZEROS_16, dummy_reply);
 8000972:	2200      	movs	r2, #0
 8000974:	f107 030c 	add.w	r3, r7, #12
 8000978:	4619      	mov	r1, r3
 800097a:	4610      	mov	r0, r2
 800097c:	f7ff fe9f 	bl	80006be <ADS131M04_Transmitword>
  adcValue->status = (dummy_reply[0] << 8) | dummy_reply[1]; // STATUS Word
 8000980:	7b3b      	ldrb	r3, [r7, #12]
 8000982:	b21b      	sxth	r3, r3
 8000984:	021b      	lsls	r3, r3, #8
 8000986:	b21a      	sxth	r2, r3
 8000988:	7b7b      	ldrb	r3, [r7, #13]
 800098a:	b21b      	sxth	r3, r3
 800098c:	4313      	orrs	r3, r2
 800098e:	b21b      	sxth	r3, r3
 8000990:	b29a      	uxth	r2, r3
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	801a      	strh	r2, [r3, #0]
  ADS131M04_Transmitword(ADS_ZEROS_16, dummy_reply);
 8000996:	2200      	movs	r2, #0
 8000998:	f107 030c 	add.w	r3, r7, #12
 800099c:	4619      	mov	r1, r3
 800099e:	4610      	mov	r0, r2
 80009a0:	f7ff fe8d 	bl	80006be <ADS131M04_Transmitword>
  adcValue->channel[0] = (dummy_reply[2] << 16) | (dummy_reply[3] << 8) | dummy_reply[4]; // Channel 0 Data
 80009a4:	7bbb      	ldrb	r3, [r7, #14]
 80009a6:	041a      	lsls	r2, r3, #16
 80009a8:	7bfb      	ldrb	r3, [r7, #15]
 80009aa:	021b      	lsls	r3, r3, #8
 80009ac:	4313      	orrs	r3, r2
 80009ae:	7c3a      	ldrb	r2, [r7, #16]
 80009b0:	431a      	orrs	r2, r3
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	605a      	str	r2, [r3, #4]
  ADS131M04_Transmitword(ADS_ZEROS_16, dummy_reply);
 80009b6:	2200      	movs	r2, #0
 80009b8:	f107 030c 	add.w	r3, r7, #12
 80009bc:	4619      	mov	r1, r3
 80009be:	4610      	mov	r0, r2
 80009c0:	f7ff fe7d 	bl	80006be <ADS131M04_Transmitword>
  adcValue->channel[1] = (dummy_reply[2] << 16) | (dummy_reply[3] << 8) | dummy_reply[4]; // Channel 1 Data
 80009c4:	7bbb      	ldrb	r3, [r7, #14]
 80009c6:	041a      	lsls	r2, r3, #16
 80009c8:	7bfb      	ldrb	r3, [r7, #15]
 80009ca:	021b      	lsls	r3, r3, #8
 80009cc:	4313      	orrs	r3, r2
 80009ce:	7c3a      	ldrb	r2, [r7, #16]
 80009d0:	431a      	orrs	r2, r3
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	609a      	str	r2, [r3, #8]
  ADS131M04_Transmitword(ADS_ZEROS_16, dummy_reply);
 80009d6:	2200      	movs	r2, #0
 80009d8:	f107 030c 	add.w	r3, r7, #12
 80009dc:	4619      	mov	r1, r3
 80009de:	4610      	mov	r0, r2
 80009e0:	f7ff fe6d 	bl	80006be <ADS131M04_Transmitword>
  adcValue->channel[2] = (dummy_reply[2] << 16) | (dummy_reply[3] << 8) | dummy_reply[4]; // Channel 2 Data
 80009e4:	7bbb      	ldrb	r3, [r7, #14]
 80009e6:	041a      	lsls	r2, r3, #16
 80009e8:	7bfb      	ldrb	r3, [r7, #15]
 80009ea:	021b      	lsls	r3, r3, #8
 80009ec:	4313      	orrs	r3, r2
 80009ee:	7c3a      	ldrb	r2, [r7, #16]
 80009f0:	431a      	orrs	r2, r3
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	60da      	str	r2, [r3, #12]
  ADS131M04_Transmitword(ADS_ZEROS_16, dummy_reply);
 80009f6:	2200      	movs	r2, #0
 80009f8:	f107 030c 	add.w	r3, r7, #12
 80009fc:	4619      	mov	r1, r3
 80009fe:	4610      	mov	r0, r2
 8000a00:	f7ff fe5d 	bl	80006be <ADS131M04_Transmitword>
  adcValue->channel[3] = (dummy_reply[2] << 16) | (dummy_reply[3] << 8) | dummy_reply[4]; // Channel 3 Data
 8000a04:	7bbb      	ldrb	r3, [r7, #14]
 8000a06:	041a      	lsls	r2, r3, #16
 8000a08:	7bfb      	ldrb	r3, [r7, #15]
 8000a0a:	021b      	lsls	r3, r3, #8
 8000a0c:	4313      	orrs	r3, r2
 8000a0e:	7c3a      	ldrb	r2, [r7, #16]
 8000a10:	431a      	orrs	r2, r3
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	611a      	str	r2, [r3, #16]
  ADS131M04_Transmitword(ADS_ZEROS_16, dummy_reply);
 8000a16:	2200      	movs	r2, #0
 8000a18:	f107 030c 	add.w	r3, r7, #12
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4610      	mov	r0, r2
 8000a20:	f7ff fe4d 	bl	80006be <ADS131M04_Transmitword>

  delay_us(1);
 8000a24:	2001      	movs	r0, #1
 8000a26:	f7ff fd91 	bl	800054c <delay_us>
  ADS_CS_HIGH();
 8000a2a:	f7ff fdfd 	bl	8000628 <ADS_CS_HIGH>
}
 8000a2e:	bf00      	nop
 8000a30:	3710      	adds	r7, #16
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
	...

08000a38 <HAL_GPIO_EXTI_Callback>:

  return crcWord == crcWordReceived; // Verify CRC
}
*/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	4603      	mov	r3, r0
 8000a40:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin); // Prevent unused variable warning

  if (GPIO_Pin == ADS_DRDY_Pin) {
 8000a42:	88fb      	ldrh	r3, [r7, #6]
 8000a44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000a48:	d102      	bne.n	8000a50 <HAL_GPIO_EXTI_Callback+0x18>
    ADS_data_ready = true;
 8000a4a:	4b04      	ldr	r3, [pc, #16]	@ (8000a5c <HAL_GPIO_EXTI_Callback+0x24>)
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	701a      	strb	r2, [r3, #0]
  }
}
 8000a50:	bf00      	nop
 8000a52:	370c      	adds	r7, #12
 8000a54:	46bd      	mov	sp, r7
 8000a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5a:	4770      	bx	lr
 8000a5c:	2000018c 	.word	0x2000018c

08000a60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a64:	f000 fcd1 	bl	800140a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a68:	f000 f826 	bl	8000ab8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a6c:	f000 f9c2 	bl	8000df4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000a70:	f000 f890 	bl	8000b94 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000a74:	f000 f8cc 	bl	8000c10 <MX_SPI2_Init>
  MX_FATFS_Init();
 8000a78:	f006 fad4 	bl	8007024 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8000a7c:	f008 fb72 	bl	8009164 <MX_USB_DEVICE_Init>
  MX_SPI3_Init();
 8000a80:	f000 f904 	bl	8000c8c <MX_SPI3_Init>
  MX_TIM3_Init();
 8000a84:	f000 f940 	bl	8000d08 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  ADS131M04_Init();
 8000a88:	f7ff ff1e 	bl	80008c8 <ADS131M04_Init>
  HAL_GPIO_WritePin(GPIOB, PIN_LED1_Pin, GPIO_PIN_SET); // Set the reset pin high to exit reset state
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	2101      	movs	r1, #1
 8000a90:	4806      	ldr	r0, [pc, #24]	@ (8000aac <main+0x4c>)
 8000a92:	f001 f801 	bl	8001a98 <HAL_GPIO_WritePin>
    /* USER CODE BEGIN 3 */
    // status = ADS131M04_ReadRegister(REG_STATUS);
    // printf("Status Register: 0x%04X\n", status);

    // HAL_Delay(500); // Delay for 1 second
    if (ADS_data_ready) {
 8000a96:	4b06      	ldr	r3, [pc, #24]	@ (8000ab0 <main+0x50>)
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d0fb      	beq.n	8000a96 <main+0x36>
      ADS_data_ready = false; // Reset the flag
 8000a9e:	4b04      	ldr	r3, [pc, #16]	@ (8000ab0 <main+0x50>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	701a      	strb	r2, [r3, #0]
      ADS131M04_readADC(&adcValue);
 8000aa4:	4803      	ldr	r0, [pc, #12]	@ (8000ab4 <main+0x54>)
 8000aa6:	f7ff ff54 	bl	8000952 <ADS131M04_readADC>
    if (ADS_data_ready) {
 8000aaa:	e7f4      	b.n	8000a96 <main+0x36>
 8000aac:	40020400 	.word	0x40020400
 8000ab0:	2000018c 	.word	0x2000018c
 8000ab4:	20000308 	.word	0x20000308

08000ab8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b094      	sub	sp, #80	@ 0x50
 8000abc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000abe:	f107 0320 	add.w	r3, r7, #32
 8000ac2:	2230      	movs	r2, #48	@ 0x30
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f009 f96e 	bl	8009da8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000acc:	f107 030c 	add.w	r3, r7, #12
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]
 8000ad4:	605a      	str	r2, [r3, #4]
 8000ad6:	609a      	str	r2, [r3, #8]
 8000ad8:	60da      	str	r2, [r3, #12]
 8000ada:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000adc:	f002 fa9a 	bl	8003014 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ae0:	4b2a      	ldr	r3, [pc, #168]	@ (8000b8c <SystemClock_Config+0xd4>)
 8000ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae4:	4a29      	ldr	r2, [pc, #164]	@ (8000b8c <SystemClock_Config+0xd4>)
 8000ae6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000aea:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aec:	4b27      	ldr	r3, [pc, #156]	@ (8000b8c <SystemClock_Config+0xd4>)
 8000aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000af0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000af4:	60bb      	str	r3, [r7, #8]
 8000af6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000af8:	4b25      	ldr	r3, [pc, #148]	@ (8000b90 <SystemClock_Config+0xd8>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a24      	ldr	r2, [pc, #144]	@ (8000b90 <SystemClock_Config+0xd8>)
 8000afe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000b02:	6013      	str	r3, [r2, #0]
 8000b04:	4b22      	ldr	r3, [pc, #136]	@ (8000b90 <SystemClock_Config+0xd8>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b0c:	607b      	str	r3, [r7, #4]
 8000b0e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b10:	2301      	movs	r3, #1
 8000b12:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b14:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b18:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b1a:	2302      	movs	r3, #2
 8000b1c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b1e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b24:	2308      	movs	r3, #8
 8000b26:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000b28:	2360      	movs	r3, #96	@ 0x60
 8000b2a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b30:	2304      	movs	r3, #4
 8000b32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b34:	f107 0320 	add.w	r3, r7, #32
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f002 facb 	bl	80030d4 <HAL_RCC_OscConfig>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000b44:	f000 fa3c 	bl	8000fc0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000b48:	f002 fa74 	bl	8003034 <HAL_PWREx_EnableOverDrive>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000b52:	f000 fa35 	bl	8000fc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b56:	230f      	movs	r3, #15
 8000b58:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b5a:	2302      	movs	r3, #2
 8000b5c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b66:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b6c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b6e:	f107 030c 	add.w	r3, r7, #12
 8000b72:	2103      	movs	r1, #3
 8000b74:	4618      	mov	r0, r3
 8000b76:	f002 fd51 	bl	800361c <HAL_RCC_ClockConfig>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000b80:	f000 fa1e 	bl	8000fc0 <Error_Handler>
  }
}
 8000b84:	bf00      	nop
 8000b86:	3750      	adds	r7, #80	@ 0x50
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	40023800 	.word	0x40023800
 8000b90:	40007000 	.word	0x40007000

08000b94 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000b98:	4b1b      	ldr	r3, [pc, #108]	@ (8000c08 <MX_SPI1_Init+0x74>)
 8000b9a:	4a1c      	ldr	r2, [pc, #112]	@ (8000c0c <MX_SPI1_Init+0x78>)
 8000b9c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8000c08 <MX_SPI1_Init+0x74>)
 8000ba0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ba4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ba6:	4b18      	ldr	r3, [pc, #96]	@ (8000c08 <MX_SPI1_Init+0x74>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bac:	4b16      	ldr	r3, [pc, #88]	@ (8000c08 <MX_SPI1_Init+0x74>)
 8000bae:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000bb2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bb4:	4b14      	ldr	r3, [pc, #80]	@ (8000c08 <MX_SPI1_Init+0x74>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bba:	4b13      	ldr	r3, [pc, #76]	@ (8000c08 <MX_SPI1_Init+0x74>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bc0:	4b11      	ldr	r3, [pc, #68]	@ (8000c08 <MX_SPI1_Init+0x74>)
 8000bc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bc6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000bc8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c08 <MX_SPI1_Init+0x74>)
 8000bca:	2220      	movs	r2, #32
 8000bcc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bce:	4b0e      	ldr	r3, [pc, #56]	@ (8000c08 <MX_SPI1_Init+0x74>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bd4:	4b0c      	ldr	r3, [pc, #48]	@ (8000c08 <MX_SPI1_Init+0x74>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bda:	4b0b      	ldr	r3, [pc, #44]	@ (8000c08 <MX_SPI1_Init+0x74>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000be0:	4b09      	ldr	r3, [pc, #36]	@ (8000c08 <MX_SPI1_Init+0x74>)
 8000be2:	2207      	movs	r2, #7
 8000be4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000be6:	4b08      	ldr	r3, [pc, #32]	@ (8000c08 <MX_SPI1_Init+0x74>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bec:	4b06      	ldr	r3, [pc, #24]	@ (8000c08 <MX_SPI1_Init+0x74>)
 8000bee:	2208      	movs	r2, #8
 8000bf0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000bf2:	4805      	ldr	r0, [pc, #20]	@ (8000c08 <MX_SPI1_Init+0x74>)
 8000bf4:	f003 fa58 	bl	80040a8 <HAL_SPI_Init>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000bfe:	f000 f9df 	bl	8000fc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	20000190 	.word	0x20000190
 8000c0c:	40013000 	.word	0x40013000

08000c10 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000c14:	4b1b      	ldr	r3, [pc, #108]	@ (8000c84 <MX_SPI2_Init+0x74>)
 8000c16:	4a1c      	ldr	r2, [pc, #112]	@ (8000c88 <MX_SPI2_Init+0x78>)
 8000c18:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000c1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000c84 <MX_SPI2_Init+0x74>)
 8000c1c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c20:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000c22:	4b18      	ldr	r3, [pc, #96]	@ (8000c84 <MX_SPI2_Init+0x74>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c28:	4b16      	ldr	r3, [pc, #88]	@ (8000c84 <MX_SPI2_Init+0x74>)
 8000c2a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000c2e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c30:	4b14      	ldr	r3, [pc, #80]	@ (8000c84 <MX_SPI2_Init+0x74>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c36:	4b13      	ldr	r3, [pc, #76]	@ (8000c84 <MX_SPI2_Init+0x74>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000c3c:	4b11      	ldr	r3, [pc, #68]	@ (8000c84 <MX_SPI2_Init+0x74>)
 8000c3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c42:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000c44:	4b0f      	ldr	r3, [pc, #60]	@ (8000c84 <MX_SPI2_Init+0x74>)
 8000c46:	2238      	movs	r2, #56	@ 0x38
 8000c48:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c84 <MX_SPI2_Init+0x74>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c50:	4b0c      	ldr	r3, [pc, #48]	@ (8000c84 <MX_SPI2_Init+0x74>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c56:	4b0b      	ldr	r3, [pc, #44]	@ (8000c84 <MX_SPI2_Init+0x74>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000c5c:	4b09      	ldr	r3, [pc, #36]	@ (8000c84 <MX_SPI2_Init+0x74>)
 8000c5e:	2207      	movs	r2, #7
 8000c60:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c62:	4b08      	ldr	r3, [pc, #32]	@ (8000c84 <MX_SPI2_Init+0x74>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c68:	4b06      	ldr	r3, [pc, #24]	@ (8000c84 <MX_SPI2_Init+0x74>)
 8000c6a:	2208      	movs	r2, #8
 8000c6c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000c6e:	4805      	ldr	r0, [pc, #20]	@ (8000c84 <MX_SPI2_Init+0x74>)
 8000c70:	f003 fa1a 	bl	80040a8 <HAL_SPI_Init>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000c7a:	f000 f9a1 	bl	8000fc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000c7e:	bf00      	nop
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	200001f4 	.word	0x200001f4
 8000c88:	40003800 	.word	0x40003800

08000c8c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000c90:	4b1b      	ldr	r3, [pc, #108]	@ (8000d00 <MX_SPI3_Init+0x74>)
 8000c92:	4a1c      	ldr	r2, [pc, #112]	@ (8000d04 <MX_SPI3_Init+0x78>)
 8000c94:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000c96:	4b1a      	ldr	r3, [pc, #104]	@ (8000d00 <MX_SPI3_Init+0x74>)
 8000c98:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c9c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000c9e:	4b18      	ldr	r3, [pc, #96]	@ (8000d00 <MX_SPI3_Init+0x74>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ca4:	4b16      	ldr	r3, [pc, #88]	@ (8000d00 <MX_SPI3_Init+0x74>)
 8000ca6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000caa:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cac:	4b14      	ldr	r3, [pc, #80]	@ (8000d00 <MX_SPI3_Init+0x74>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000cb2:	4b13      	ldr	r3, [pc, #76]	@ (8000d00 <MX_SPI3_Init+0x74>)
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000cb8:	4b11      	ldr	r3, [pc, #68]	@ (8000d00 <MX_SPI3_Init+0x74>)
 8000cba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cbe:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000cc0:	4b0f      	ldr	r3, [pc, #60]	@ (8000d00 <MX_SPI3_Init+0x74>)
 8000cc2:	2208      	movs	r2, #8
 8000cc4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8000d00 <MX_SPI3_Init+0x74>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8000d00 <MX_SPI3_Init+0x74>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8000d00 <MX_SPI3_Init+0x74>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000cd8:	4b09      	ldr	r3, [pc, #36]	@ (8000d00 <MX_SPI3_Init+0x74>)
 8000cda:	2207      	movs	r2, #7
 8000cdc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000cde:	4b08      	ldr	r3, [pc, #32]	@ (8000d00 <MX_SPI3_Init+0x74>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000ce4:	4b06      	ldr	r3, [pc, #24]	@ (8000d00 <MX_SPI3_Init+0x74>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000cea:	4805      	ldr	r0, [pc, #20]	@ (8000d00 <MX_SPI3_Init+0x74>)
 8000cec:	f003 f9dc 	bl	80040a8 <HAL_SPI_Init>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000cf6:	f000 f963 	bl	8000fc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20000258 	.word	0x20000258
 8000d04:	40003c00 	.word	0x40003c00

08000d08 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b08e      	sub	sp, #56	@ 0x38
 8000d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d0e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d12:	2200      	movs	r2, #0
 8000d14:	601a      	str	r2, [r3, #0]
 8000d16:	605a      	str	r2, [r3, #4]
 8000d18:	609a      	str	r2, [r3, #8]
 8000d1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d1c:	f107 031c 	add.w	r3, r7, #28
 8000d20:	2200      	movs	r2, #0
 8000d22:	601a      	str	r2, [r3, #0]
 8000d24:	605a      	str	r2, [r3, #4]
 8000d26:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d28:	463b      	mov	r3, r7
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	601a      	str	r2, [r3, #0]
 8000d2e:	605a      	str	r2, [r3, #4]
 8000d30:	609a      	str	r2, [r3, #8]
 8000d32:	60da      	str	r2, [r3, #12]
 8000d34:	611a      	str	r2, [r3, #16]
 8000d36:	615a      	str	r2, [r3, #20]
 8000d38:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d3a:	4b2c      	ldr	r3, [pc, #176]	@ (8000dec <MX_TIM3_Init+0xe4>)
 8000d3c:	4a2c      	ldr	r2, [pc, #176]	@ (8000df0 <MX_TIM3_Init+0xe8>)
 8000d3e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000d40:	4b2a      	ldr	r3, [pc, #168]	@ (8000dec <MX_TIM3_Init+0xe4>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d46:	4b29      	ldr	r3, [pc, #164]	@ (8000dec <MX_TIM3_Init+0xe4>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 32;
 8000d4c:	4b27      	ldr	r3, [pc, #156]	@ (8000dec <MX_TIM3_Init+0xe4>)
 8000d4e:	2220      	movs	r2, #32
 8000d50:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d52:	4b26      	ldr	r3, [pc, #152]	@ (8000dec <MX_TIM3_Init+0xe4>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d58:	4b24      	ldr	r3, [pc, #144]	@ (8000dec <MX_TIM3_Init+0xe4>)
 8000d5a:	2280      	movs	r2, #128	@ 0x80
 8000d5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d5e:	4823      	ldr	r0, [pc, #140]	@ (8000dec <MX_TIM3_Init+0xe4>)
 8000d60:	f003 fdf4 	bl	800494c <HAL_TIM_Base_Init>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000d6a:	f000 f929 	bl	8000fc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d72:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d74:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d78:	4619      	mov	r1, r3
 8000d7a:	481c      	ldr	r0, [pc, #112]	@ (8000dec <MX_TIM3_Init+0xe4>)
 8000d7c:	f004 f8ac 	bl	8004ed8 <HAL_TIM_ConfigClockSource>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000d86:	f000 f91b 	bl	8000fc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000d8a:	4818      	ldr	r0, [pc, #96]	@ (8000dec <MX_TIM3_Init+0xe4>)
 8000d8c:	f003 fe35 	bl	80049fa <HAL_TIM_PWM_Init>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000d96:	f000 f913 	bl	8000fc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000da2:	f107 031c 	add.w	r3, r7, #28
 8000da6:	4619      	mov	r1, r3
 8000da8:	4810      	ldr	r0, [pc, #64]	@ (8000dec <MX_TIM3_Init+0xe4>)
 8000daa:	f004 fd23 	bl	80057f4 <HAL_TIMEx_MasterConfigSynchronization>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000db4:	f000 f904 	bl	8000fc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000db8:	2360      	movs	r3, #96	@ 0x60
 8000dba:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000dc8:	463b      	mov	r3, r7
 8000dca:	2200      	movs	r2, #0
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4807      	ldr	r0, [pc, #28]	@ (8000dec <MX_TIM3_Init+0xe4>)
 8000dd0:	f003 ff6e 	bl	8004cb0 <HAL_TIM_PWM_ConfigChannel>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000dda:	f000 f8f1 	bl	8000fc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000dde:	4803      	ldr	r0, [pc, #12]	@ (8000dec <MX_TIM3_Init+0xe4>)
 8000de0:	f000 fa1a 	bl	8001218 <HAL_TIM_MspPostInit>

}
 8000de4:	bf00      	nop
 8000de6:	3738      	adds	r7, #56	@ 0x38
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	200002bc 	.word	0x200002bc
 8000df0:	40000400 	.word	0x40000400

08000df4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b08a      	sub	sp, #40	@ 0x28
 8000df8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfa:	f107 0314 	add.w	r3, r7, #20
 8000dfe:	2200      	movs	r2, #0
 8000e00:	601a      	str	r2, [r3, #0]
 8000e02:	605a      	str	r2, [r3, #4]
 8000e04:	609a      	str	r2, [r3, #8]
 8000e06:	60da      	str	r2, [r3, #12]
 8000e08:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e0a:	4b69      	ldr	r3, [pc, #420]	@ (8000fb0 <MX_GPIO_Init+0x1bc>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0e:	4a68      	ldr	r2, [pc, #416]	@ (8000fb0 <MX_GPIO_Init+0x1bc>)
 8000e10:	f043 0304 	orr.w	r3, r3, #4
 8000e14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e16:	4b66      	ldr	r3, [pc, #408]	@ (8000fb0 <MX_GPIO_Init+0x1bc>)
 8000e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1a:	f003 0304 	and.w	r3, r3, #4
 8000e1e:	613b      	str	r3, [r7, #16]
 8000e20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e22:	4b63      	ldr	r3, [pc, #396]	@ (8000fb0 <MX_GPIO_Init+0x1bc>)
 8000e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e26:	4a62      	ldr	r2, [pc, #392]	@ (8000fb0 <MX_GPIO_Init+0x1bc>)
 8000e28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e2e:	4b60      	ldr	r3, [pc, #384]	@ (8000fb0 <MX_GPIO_Init+0x1bc>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3a:	4b5d      	ldr	r3, [pc, #372]	@ (8000fb0 <MX_GPIO_Init+0x1bc>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3e:	4a5c      	ldr	r2, [pc, #368]	@ (8000fb0 <MX_GPIO_Init+0x1bc>)
 8000e40:	f043 0301 	orr.w	r3, r3, #1
 8000e44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e46:	4b5a      	ldr	r3, [pc, #360]	@ (8000fb0 <MX_GPIO_Init+0x1bc>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4a:	f003 0301 	and.w	r3, r3, #1
 8000e4e:	60bb      	str	r3, [r7, #8]
 8000e50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e52:	4b57      	ldr	r3, [pc, #348]	@ (8000fb0 <MX_GPIO_Init+0x1bc>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e56:	4a56      	ldr	r2, [pc, #344]	@ (8000fb0 <MX_GPIO_Init+0x1bc>)
 8000e58:	f043 0302 	orr.w	r3, r3, #2
 8000e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e5e:	4b54      	ldr	r3, [pc, #336]	@ (8000fb0 <MX_GPIO_Init+0x1bc>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e62:	f003 0302 	and.w	r3, r3, #2
 8000e66:	607b      	str	r3, [r7, #4]
 8000e68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ADS_CS_Pin|LORA_RESET_Pin|PIN_LED2_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	2159      	movs	r1, #89	@ 0x59
 8000e6e:	4851      	ldr	r0, [pc, #324]	@ (8000fb4 <MX_GPIO_Init+0x1c0>)
 8000e70:	f000 fe12 	bl	8001a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LORA_CS_Pin|UWB_CS_Pin, GPIO_PIN_SET);
 8000e74:	2201      	movs	r2, #1
 8000e76:	f240 2101 	movw	r1, #513	@ 0x201
 8000e7a:	484f      	ldr	r0, [pc, #316]	@ (8000fb8 <MX_GPIO_Init+0x1c4>)
 8000e7c:	f000 fe0c 	bl	8001a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_RESET);
 8000e80:	2200      	movs	r2, #0
 8000e82:	2108      	movs	r1, #8
 8000e84:	484c      	ldr	r0, [pc, #304]	@ (8000fb8 <MX_GPIO_Init+0x1c4>)
 8000e86:	f000 fe07 	bl	8001a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PIN_LED1_Pin|ADS_CLK_Pin|ADS_SYNC_RST_Pin, GPIO_PIN_RESET);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	f240 1121 	movw	r1, #289	@ 0x121
 8000e90:	484a      	ldr	r0, [pc, #296]	@ (8000fbc <MX_GPIO_Init+0x1c8>)
 8000e92:	f000 fe01 	bl	8001a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADS_CS_Pin LORA_RESET_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = ADS_CS_Pin|LORA_RESET_Pin|SD_CS_Pin;
 8000e96:	2349      	movs	r3, #73	@ 0x49
 8000e98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea6:	f107 0314 	add.w	r3, r7, #20
 8000eaa:	4619      	mov	r1, r3
 8000eac:	4841      	ldr	r0, [pc, #260]	@ (8000fb4 <MX_GPIO_Init+0x1c0>)
 8000eae:	f000 fc3f 	bl	8001730 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_CS_Pin UWB_CS_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin|UWB_CS_Pin;
 8000eb2:	f240 2301 	movw	r3, #513	@ 0x201
 8000eb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ec4:	f107 0314 	add.w	r3, r7, #20
 8000ec8:	4619      	mov	r1, r3
 8000eca:	483b      	ldr	r0, [pc, #236]	@ (8000fb8 <MX_GPIO_Init+0x1c4>)
 8000ecc:	f000 fc30 	bl	8001730 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_IRQ_Pin */
  GPIO_InitStruct.Pin = UWB_IRQ_Pin;
 8000ed0:	2304      	movs	r3, #4
 8000ed2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ed4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ed8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eda:	2300      	movs	r3, #0
 8000edc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UWB_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000ede:	f107 0314 	add.w	r3, r7, #20
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	4834      	ldr	r0, [pc, #208]	@ (8000fb8 <MX_GPIO_Init+0x1c4>)
 8000ee6:	f000 fc23 	bl	8001730 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_RST_Pin */
  GPIO_InitStruct.Pin = UWB_RST_Pin;
 8000eea:	2308      	movs	r3, #8
 8000eec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UWB_RST_GPIO_Port, &GPIO_InitStruct);
 8000efa:	f107 0314 	add.w	r3, r7, #20
 8000efe:	4619      	mov	r1, r3
 8000f00:	482d      	ldr	r0, [pc, #180]	@ (8000fb8 <MX_GPIO_Init+0x1c4>)
 8000f02:	f000 fc15 	bl	8001730 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 8000f06:	2310      	movs	r3, #16
 8000f08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f0a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000f10:	2302      	movs	r3, #2
 8000f12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000f14:	f107 0314 	add.w	r3, r7, #20
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4827      	ldr	r0, [pc, #156]	@ (8000fb8 <MX_GPIO_Init+0x1c4>)
 8000f1c:	f000 fc08 	bl	8001730 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED2_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin;
 8000f20:	2310      	movs	r3, #16
 8000f22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f24:	2301      	movs	r3, #1
 8000f26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED2_GPIO_Port, &GPIO_InitStruct);
 8000f30:	f107 0314 	add.w	r3, r7, #20
 8000f34:	4619      	mov	r1, r3
 8000f36:	481f      	ldr	r0, [pc, #124]	@ (8000fb4 <MX_GPIO_Init+0x1c0>)
 8000f38:	f000 fbfa 	bl	8001730 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_LED1_Pin ADS_CLK_Pin ADS_SYNC_RST_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin|ADS_CLK_Pin|ADS_SYNC_RST_Pin;
 8000f3c:	f240 1321 	movw	r3, #289	@ 0x121
 8000f40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f42:	2301      	movs	r3, #1
 8000f44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f4e:	f107 0314 	add.w	r3, r7, #20
 8000f52:	4619      	mov	r1, r3
 8000f54:	4819      	ldr	r0, [pc, #100]	@ (8000fbc <MX_GPIO_Init+0x1c8>)
 8000f56:	f000 fbeb 	bl	8001730 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADS_DRDY_Pin */
  GPIO_InitStruct.Pin = ADS_DRDY_Pin;
 8000f5a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f60:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f66:	2300      	movs	r3, #0
 8000f68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADS_DRDY_GPIO_Port, &GPIO_InitStruct);
 8000f6a:	f107 0314 	add.w	r3, r7, #20
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4812      	ldr	r0, [pc, #72]	@ (8000fbc <MX_GPIO_Init+0x1c8>)
 8000f72:	f000 fbdd 	bl	8001730 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2100      	movs	r1, #0
 8000f7a:	2008      	movs	r0, #8
 8000f7c:	f000 fba1 	bl	80016c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000f80:	2008      	movs	r0, #8
 8000f82:	f000 fbba 	bl	80016fa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2100      	movs	r1, #0
 8000f8a:	200a      	movs	r0, #10
 8000f8c:	f000 fb99 	bl	80016c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000f90:	200a      	movs	r0, #10
 8000f92:	f000 fbb2 	bl	80016fa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000f96:	2200      	movs	r2, #0
 8000f98:	2100      	movs	r1, #0
 8000f9a:	2017      	movs	r0, #23
 8000f9c:	f000 fb91 	bl	80016c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000fa0:	2017      	movs	r0, #23
 8000fa2:	f000 fbaa 	bl	80016fa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fa6:	bf00      	nop
 8000fa8:	3728      	adds	r7, #40	@ 0x28
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	40023800 	.word	0x40023800
 8000fb4:	40020800 	.word	0x40020800
 8000fb8:	40020000 	.word	0x40020000
 8000fbc:	40020400 	.word	0x40020400

08000fc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fc4:	b672      	cpsid	i
}
 8000fc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fc8:	bf00      	nop
 8000fca:	e7fd      	b.n	8000fc8 <Error_Handler+0x8>

08000fcc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd2:	4b0f      	ldr	r3, [pc, #60]	@ (8001010 <HAL_MspInit+0x44>)
 8000fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd6:	4a0e      	ldr	r2, [pc, #56]	@ (8001010 <HAL_MspInit+0x44>)
 8000fd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fde:	4b0c      	ldr	r3, [pc, #48]	@ (8001010 <HAL_MspInit+0x44>)
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fe6:	607b      	str	r3, [r7, #4]
 8000fe8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fea:	4b09      	ldr	r3, [pc, #36]	@ (8001010 <HAL_MspInit+0x44>)
 8000fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fee:	4a08      	ldr	r2, [pc, #32]	@ (8001010 <HAL_MspInit+0x44>)
 8000ff0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ff4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ff6:	4b06      	ldr	r3, [pc, #24]	@ (8001010 <HAL_MspInit+0x44>)
 8000ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ffa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ffe:	603b      	str	r3, [r7, #0]
 8001000:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001002:	bf00      	nop
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop
 8001010:	40023800 	.word	0x40023800

08001014 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b090      	sub	sp, #64	@ 0x40
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	605a      	str	r2, [r3, #4]
 8001026:	609a      	str	r2, [r3, #8]
 8001028:	60da      	str	r2, [r3, #12]
 800102a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a62      	ldr	r2, [pc, #392]	@ (80011bc <HAL_SPI_MspInit+0x1a8>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d128      	bne.n	8001088 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001036:	4b62      	ldr	r3, [pc, #392]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 8001038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800103a:	4a61      	ldr	r2, [pc, #388]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 800103c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001040:	6453      	str	r3, [r2, #68]	@ 0x44
 8001042:	4b5f      	ldr	r3, [pc, #380]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 8001044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001046:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800104a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800104c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800104e:	4b5c      	ldr	r3, [pc, #368]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001052:	4a5b      	ldr	r2, [pc, #364]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 8001054:	f043 0301 	orr.w	r3, r3, #1
 8001058:	6313      	str	r3, [r2, #48]	@ 0x30
 800105a:	4b59      	ldr	r3, [pc, #356]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105e:	f003 0301 	and.w	r3, r3, #1
 8001062:	627b      	str	r3, [r7, #36]	@ 0x24
 8001064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001066:	23e0      	movs	r3, #224	@ 0xe0
 8001068:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106a:	2302      	movs	r3, #2
 800106c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106e:	2300      	movs	r3, #0
 8001070:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001072:	2303      	movs	r3, #3
 8001074:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001076:	2305      	movs	r3, #5
 8001078:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800107e:	4619      	mov	r1, r3
 8001080:	4850      	ldr	r0, [pc, #320]	@ (80011c4 <HAL_SPI_MspInit+0x1b0>)
 8001082:	f000 fb55 	bl	8001730 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001086:	e094      	b.n	80011b2 <HAL_SPI_MspInit+0x19e>
  else if(hspi->Instance==SPI2)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a4e      	ldr	r2, [pc, #312]	@ (80011c8 <HAL_SPI_MspInit+0x1b4>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d145      	bne.n	800111e <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001092:	4b4b      	ldr	r3, [pc, #300]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 8001094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001096:	4a4a      	ldr	r2, [pc, #296]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 8001098:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800109c:	6413      	str	r3, [r2, #64]	@ 0x40
 800109e:	4b48      	ldr	r3, [pc, #288]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 80010a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010a6:	623b      	str	r3, [r7, #32]
 80010a8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010aa:	4b45      	ldr	r3, [pc, #276]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ae:	4a44      	ldr	r2, [pc, #272]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 80010b0:	f043 0304 	orr.w	r3, r3, #4
 80010b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010b6:	4b42      	ldr	r3, [pc, #264]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ba:	f003 0304 	and.w	r3, r3, #4
 80010be:	61fb      	str	r3, [r7, #28]
 80010c0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010c2:	4b3f      	ldr	r3, [pc, #252]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	4a3e      	ldr	r2, [pc, #248]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 80010c8:	f043 0302 	orr.w	r3, r3, #2
 80010cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ce:	4b3c      	ldr	r3, [pc, #240]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d2:	f003 0302 	and.w	r3, r3, #2
 80010d6:	61bb      	str	r3, [r7, #24]
 80010d8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80010da:	2306      	movs	r3, #6
 80010dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010de:	2302      	movs	r3, #2
 80010e0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e6:	2303      	movs	r3, #3
 80010e8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010ea:	2305      	movs	r3, #5
 80010ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010ee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010f2:	4619      	mov	r1, r3
 80010f4:	4835      	ldr	r0, [pc, #212]	@ (80011cc <HAL_SPI_MspInit+0x1b8>)
 80010f6:	f000 fb1b 	bl	8001730 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80010fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001100:	2302      	movs	r3, #2
 8001102:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001104:	2300      	movs	r3, #0
 8001106:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001108:	2303      	movs	r3, #3
 800110a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800110c:	2305      	movs	r3, #5
 800110e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001110:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001114:	4619      	mov	r1, r3
 8001116:	482e      	ldr	r0, [pc, #184]	@ (80011d0 <HAL_SPI_MspInit+0x1bc>)
 8001118:	f000 fb0a 	bl	8001730 <HAL_GPIO_Init>
}
 800111c:	e049      	b.n	80011b2 <HAL_SPI_MspInit+0x19e>
  else if(hspi->Instance==SPI3)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a2c      	ldr	r2, [pc, #176]	@ (80011d4 <HAL_SPI_MspInit+0x1c0>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d144      	bne.n	80011b2 <HAL_SPI_MspInit+0x19e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001128:	4b25      	ldr	r3, [pc, #148]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 800112a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800112c:	4a24      	ldr	r2, [pc, #144]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 800112e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001132:	6413      	str	r3, [r2, #64]	@ 0x40
 8001134:	4b22      	ldr	r3, [pc, #136]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 8001136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001138:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800113c:	617b      	str	r3, [r7, #20]
 800113e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001140:	4b1f      	ldr	r3, [pc, #124]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 8001142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001144:	4a1e      	ldr	r2, [pc, #120]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 8001146:	f043 0304 	orr.w	r3, r3, #4
 800114a:	6313      	str	r3, [r2, #48]	@ 0x30
 800114c:	4b1c      	ldr	r3, [pc, #112]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 800114e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001150:	f003 0304 	and.w	r3, r3, #4
 8001154:	613b      	str	r3, [r7, #16]
 8001156:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001158:	4b19      	ldr	r3, [pc, #100]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 800115a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115c:	4a18      	ldr	r2, [pc, #96]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 800115e:	f043 0302 	orr.w	r3, r3, #2
 8001162:	6313      	str	r3, [r2, #48]	@ 0x30
 8001164:	4b16      	ldr	r3, [pc, #88]	@ (80011c0 <HAL_SPI_MspInit+0x1ac>)
 8001166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001168:	f003 0302 	and.w	r3, r3, #2
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001170:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001174:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001176:	2302      	movs	r3, #2
 8001178:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800117e:	2303      	movs	r3, #3
 8001180:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001182:	2306      	movs	r3, #6
 8001184:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001186:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800118a:	4619      	mov	r1, r3
 800118c:	480f      	ldr	r0, [pc, #60]	@ (80011cc <HAL_SPI_MspInit+0x1b8>)
 800118e:	f000 facf 	bl	8001730 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001192:	2308      	movs	r3, #8
 8001194:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001196:	2302      	movs	r3, #2
 8001198:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800119e:	2303      	movs	r3, #3
 80011a0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80011a2:	2306      	movs	r3, #6
 80011a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011aa:	4619      	mov	r1, r3
 80011ac:	4808      	ldr	r0, [pc, #32]	@ (80011d0 <HAL_SPI_MspInit+0x1bc>)
 80011ae:	f000 fabf 	bl	8001730 <HAL_GPIO_Init>
}
 80011b2:	bf00      	nop
 80011b4:	3740      	adds	r7, #64	@ 0x40
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40013000 	.word	0x40013000
 80011c0:	40023800 	.word	0x40023800
 80011c4:	40020000 	.word	0x40020000
 80011c8:	40003800 	.word	0x40003800
 80011cc:	40020800 	.word	0x40020800
 80011d0:	40020400 	.word	0x40020400
 80011d4:	40003c00 	.word	0x40003c00

080011d8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011d8:	b480      	push	{r7}
 80011da:	b085      	sub	sp, #20
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001210 <HAL_TIM_Base_MspInit+0x38>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d10b      	bne.n	8001202 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80011ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001214 <HAL_TIM_Base_MspInit+0x3c>)
 80011ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ee:	4a09      	ldr	r2, [pc, #36]	@ (8001214 <HAL_TIM_Base_MspInit+0x3c>)
 80011f0:	f043 0302 	orr.w	r3, r3, #2
 80011f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80011f6:	4b07      	ldr	r3, [pc, #28]	@ (8001214 <HAL_TIM_Base_MspInit+0x3c>)
 80011f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fa:	f003 0302 	and.w	r3, r3, #2
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001202:	bf00      	nop
 8001204:	3714      	adds	r7, #20
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	40000400 	.word	0x40000400
 8001214:	40023800 	.word	0x40023800

08001218 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b088      	sub	sp, #32
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001220:	f107 030c 	add.w	r3, r7, #12
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	605a      	str	r2, [r3, #4]
 800122a:	609a      	str	r2, [r3, #8]
 800122c:	60da      	str	r2, [r3, #12]
 800122e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a11      	ldr	r2, [pc, #68]	@ (800127c <HAL_TIM_MspPostInit+0x64>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d11b      	bne.n	8001272 <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800123a:	4b11      	ldr	r3, [pc, #68]	@ (8001280 <HAL_TIM_MspPostInit+0x68>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123e:	4a10      	ldr	r2, [pc, #64]	@ (8001280 <HAL_TIM_MspPostInit+0x68>)
 8001240:	f043 0302 	orr.w	r3, r3, #2
 8001244:	6313      	str	r3, [r2, #48]	@ 0x30
 8001246:	4b0e      	ldr	r3, [pc, #56]	@ (8001280 <HAL_TIM_MspPostInit+0x68>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124a:	f003 0302 	and.w	r3, r3, #2
 800124e:	60bb      	str	r3, [r7, #8]
 8001250:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001252:	2310      	movs	r3, #16
 8001254:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001256:	2302      	movs	r3, #2
 8001258:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125a:	2300      	movs	r3, #0
 800125c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125e:	2300      	movs	r3, #0
 8001260:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001262:	2302      	movs	r3, #2
 8001264:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001266:	f107 030c 	add.w	r3, r7, #12
 800126a:	4619      	mov	r1, r3
 800126c:	4805      	ldr	r0, [pc, #20]	@ (8001284 <HAL_TIM_MspPostInit+0x6c>)
 800126e:	f000 fa5f 	bl	8001730 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001272:	bf00      	nop
 8001274:	3720      	adds	r7, #32
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	40000400 	.word	0x40000400
 8001280:	40023800 	.word	0x40023800
 8001284:	40020400 	.word	0x40020400

08001288 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800128c:	bf00      	nop
 800128e:	e7fd      	b.n	800128c <NMI_Handler+0x4>

08001290 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001294:	bf00      	nop
 8001296:	e7fd      	b.n	8001294 <HardFault_Handler+0x4>

08001298 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800129c:	bf00      	nop
 800129e:	e7fd      	b.n	800129c <MemManage_Handler+0x4>

080012a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012a4:	bf00      	nop
 80012a6:	e7fd      	b.n	80012a4 <BusFault_Handler+0x4>

080012a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012ac:	bf00      	nop
 80012ae:	e7fd      	b.n	80012ac <UsageFault_Handler+0x4>

080012b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr

080012be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012be:	b480      	push	{r7}
 80012c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012c2:	bf00      	nop
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr

080012cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012d0:	bf00      	nop
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr

080012da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012de:	f000 f8d1 	bl	8001484 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012e2:	bf00      	nop
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80012e6:	b580      	push	{r7, lr}
 80012e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UWB_IRQ_Pin);
 80012ea:	2004      	movs	r0, #4
 80012ec:	f000 fbee 	bl	8001acc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80012f0:	bf00      	nop
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 80012f8:	2010      	movs	r0, #16
 80012fa:	f000 fbe7 	bl	8001acc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}

08001302 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001302:	b580      	push	{r7, lr}
 8001304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ADS_DRDY_Pin);
 8001306:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800130a:	f000 fbdf 	bl	8001acc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
	...

08001314 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001318:	4802      	ldr	r0, [pc, #8]	@ (8001324 <OTG_FS_IRQHandler+0x10>)
 800131a:	f000 fd27 	bl	8001d6c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	20001818 	.word	0x20001818

08001328 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b086      	sub	sp, #24
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001330:	4a14      	ldr	r2, [pc, #80]	@ (8001384 <_sbrk+0x5c>)
 8001332:	4b15      	ldr	r3, [pc, #84]	@ (8001388 <_sbrk+0x60>)
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800133c:	4b13      	ldr	r3, [pc, #76]	@ (800138c <_sbrk+0x64>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d102      	bne.n	800134a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001344:	4b11      	ldr	r3, [pc, #68]	@ (800138c <_sbrk+0x64>)
 8001346:	4a12      	ldr	r2, [pc, #72]	@ (8001390 <_sbrk+0x68>)
 8001348:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800134a:	4b10      	ldr	r3, [pc, #64]	@ (800138c <_sbrk+0x64>)
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4413      	add	r3, r2
 8001352:	693a      	ldr	r2, [r7, #16]
 8001354:	429a      	cmp	r2, r3
 8001356:	d207      	bcs.n	8001368 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001358:	f008 fd3e 	bl	8009dd8 <__errno>
 800135c:	4603      	mov	r3, r0
 800135e:	220c      	movs	r2, #12
 8001360:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001362:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001366:	e009      	b.n	800137c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001368:	4b08      	ldr	r3, [pc, #32]	@ (800138c <_sbrk+0x64>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800136e:	4b07      	ldr	r3, [pc, #28]	@ (800138c <_sbrk+0x64>)
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4413      	add	r3, r2
 8001376:	4a05      	ldr	r2, [pc, #20]	@ (800138c <_sbrk+0x64>)
 8001378:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800137a:	68fb      	ldr	r3, [r7, #12]
}
 800137c:	4618      	mov	r0, r3
 800137e:	3718      	adds	r7, #24
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	20040000 	.word	0x20040000
 8001388:	00000400 	.word	0x00000400
 800138c:	2000031c 	.word	0x2000031c
 8001390:	20001e40 	.word	0x20001e40

08001394 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001398:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <SystemInit+0x20>)
 800139a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800139e:	4a05      	ldr	r2, [pc, #20]	@ (80013b4 <SystemInit+0x20>)
 80013a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013a8:	bf00      	nop
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	e000ed00 	.word	0xe000ed00

080013b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80013b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013f0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 80013bc:	f7ff ffea 	bl	8001394 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013c0:	480c      	ldr	r0, [pc, #48]	@ (80013f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013c2:	490d      	ldr	r1, [pc, #52]	@ (80013f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013c4:	4a0d      	ldr	r2, [pc, #52]	@ (80013fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013c8:	e002      	b.n	80013d0 <LoopCopyDataInit>

080013ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ce:	3304      	adds	r3, #4

080013d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013d4:	d3f9      	bcc.n	80013ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001400 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001404 <LoopFillZerobss+0x22>)
  movs r3, #0
 80013da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013dc:	e001      	b.n	80013e2 <LoopFillZerobss>

080013de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013e0:	3204      	adds	r2, #4

080013e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013e4:	d3fb      	bcc.n	80013de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013e6:	f008 fcfd 	bl	8009de4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013ea:	f7ff fb39 	bl	8000a60 <main>
  bx  lr    
 80013ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013f0:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80013f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013f8:	20000170 	.word	0x20000170
  ldr r2, =_sidata
 80013fc:	08009f44 	.word	0x08009f44
  ldr r2, =_sbss
 8001400:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 8001404:	20001e40 	.word	0x20001e40

08001408 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001408:	e7fe      	b.n	8001408 <ADC_IRQHandler>

0800140a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800140e:	2003      	movs	r0, #3
 8001410:	f000 f94c 	bl	80016ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001414:	200f      	movs	r0, #15
 8001416:	f000 f805 	bl	8001424 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800141a:	f7ff fdd7 	bl	8000fcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800141e:	2300      	movs	r3, #0
}
 8001420:	4618      	mov	r0, r3
 8001422:	bd80      	pop	{r7, pc}

08001424 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800142c:	4b12      	ldr	r3, [pc, #72]	@ (8001478 <HAL_InitTick+0x54>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	4b12      	ldr	r3, [pc, #72]	@ (800147c <HAL_InitTick+0x58>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	4619      	mov	r1, r3
 8001436:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800143a:	fbb3 f3f1 	udiv	r3, r3, r1
 800143e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001442:	4618      	mov	r0, r3
 8001444:	f000 f967 	bl	8001716 <HAL_SYSTICK_Config>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e00e      	b.n	8001470 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2b0f      	cmp	r3, #15
 8001456:	d80a      	bhi.n	800146e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001458:	2200      	movs	r2, #0
 800145a:	6879      	ldr	r1, [r7, #4]
 800145c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001460:	f000 f92f 	bl	80016c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001464:	4a06      	ldr	r2, [pc, #24]	@ (8001480 <HAL_InitTick+0x5c>)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800146a:	2300      	movs	r3, #0
 800146c:	e000      	b.n	8001470 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800146e:	2301      	movs	r3, #1
}
 8001470:	4618      	mov	r0, r3
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20000000 	.word	0x20000000
 800147c:	20000008 	.word	0x20000008
 8001480:	20000004 	.word	0x20000004

08001484 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001488:	4b06      	ldr	r3, [pc, #24]	@ (80014a4 <HAL_IncTick+0x20>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	461a      	mov	r2, r3
 800148e:	4b06      	ldr	r3, [pc, #24]	@ (80014a8 <HAL_IncTick+0x24>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4413      	add	r3, r2
 8001494:	4a04      	ldr	r2, [pc, #16]	@ (80014a8 <HAL_IncTick+0x24>)
 8001496:	6013      	str	r3, [r2, #0]
}
 8001498:	bf00      	nop
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	20000008 	.word	0x20000008
 80014a8:	20000320 	.word	0x20000320

080014ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  return uwTick;
 80014b0:	4b03      	ldr	r3, [pc, #12]	@ (80014c0 <HAL_GetTick+0x14>)
 80014b2:	681b      	ldr	r3, [r3, #0]
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	20000320 	.word	0x20000320

080014c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014cc:	f7ff ffee 	bl	80014ac <HAL_GetTick>
 80014d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80014dc:	d005      	beq.n	80014ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014de:	4b0a      	ldr	r3, [pc, #40]	@ (8001508 <HAL_Delay+0x44>)
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	461a      	mov	r2, r3
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	4413      	add	r3, r2
 80014e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014ea:	bf00      	nop
 80014ec:	f7ff ffde 	bl	80014ac <HAL_GetTick>
 80014f0:	4602      	mov	r2, r0
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	68fa      	ldr	r2, [r7, #12]
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d8f7      	bhi.n	80014ec <HAL_Delay+0x28>
  {
  }
}
 80014fc:	bf00      	nop
 80014fe:	bf00      	nop
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000008 	.word	0x20000008

0800150c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800150c:	b480      	push	{r7}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f003 0307 	and.w	r3, r3, #7
 800151a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800151c:	4b0b      	ldr	r3, [pc, #44]	@ (800154c <__NVIC_SetPriorityGrouping+0x40>)
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001522:	68ba      	ldr	r2, [r7, #8]
 8001524:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001528:	4013      	ands	r3, r2
 800152a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001534:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <__NVIC_SetPriorityGrouping+0x44>)
 8001536:	4313      	orrs	r3, r2
 8001538:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800153a:	4a04      	ldr	r2, [pc, #16]	@ (800154c <__NVIC_SetPriorityGrouping+0x40>)
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	60d3      	str	r3, [r2, #12]
}
 8001540:	bf00      	nop
 8001542:	3714      	adds	r7, #20
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr
 800154c:	e000ed00 	.word	0xe000ed00
 8001550:	05fa0000 	.word	0x05fa0000

08001554 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001558:	4b04      	ldr	r3, [pc, #16]	@ (800156c <__NVIC_GetPriorityGrouping+0x18>)
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	0a1b      	lsrs	r3, r3, #8
 800155e:	f003 0307 	and.w	r3, r3, #7
}
 8001562:	4618      	mov	r0, r3
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr
 800156c:	e000ed00 	.word	0xe000ed00

08001570 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800157a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800157e:	2b00      	cmp	r3, #0
 8001580:	db0b      	blt.n	800159a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	f003 021f 	and.w	r2, r3, #31
 8001588:	4907      	ldr	r1, [pc, #28]	@ (80015a8 <__NVIC_EnableIRQ+0x38>)
 800158a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158e:	095b      	lsrs	r3, r3, #5
 8001590:	2001      	movs	r0, #1
 8001592:	fa00 f202 	lsl.w	r2, r0, r2
 8001596:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800159a:	bf00      	nop
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr
 80015a6:	bf00      	nop
 80015a8:	e000e100 	.word	0xe000e100

080015ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	6039      	str	r1, [r7, #0]
 80015b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	db0a      	blt.n	80015d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	b2da      	uxtb	r2, r3
 80015c4:	490c      	ldr	r1, [pc, #48]	@ (80015f8 <__NVIC_SetPriority+0x4c>)
 80015c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ca:	0112      	lsls	r2, r2, #4
 80015cc:	b2d2      	uxtb	r2, r2
 80015ce:	440b      	add	r3, r1
 80015d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015d4:	e00a      	b.n	80015ec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	b2da      	uxtb	r2, r3
 80015da:	4908      	ldr	r1, [pc, #32]	@ (80015fc <__NVIC_SetPriority+0x50>)
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	f003 030f 	and.w	r3, r3, #15
 80015e2:	3b04      	subs	r3, #4
 80015e4:	0112      	lsls	r2, r2, #4
 80015e6:	b2d2      	uxtb	r2, r2
 80015e8:	440b      	add	r3, r1
 80015ea:	761a      	strb	r2, [r3, #24]
}
 80015ec:	bf00      	nop
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr
 80015f8:	e000e100 	.word	0xe000e100
 80015fc:	e000ed00 	.word	0xe000ed00

08001600 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001600:	b480      	push	{r7}
 8001602:	b089      	sub	sp, #36	@ 0x24
 8001604:	af00      	add	r7, sp, #0
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	60b9      	str	r1, [r7, #8]
 800160a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f003 0307 	and.w	r3, r3, #7
 8001612:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	f1c3 0307 	rsb	r3, r3, #7
 800161a:	2b04      	cmp	r3, #4
 800161c:	bf28      	it	cs
 800161e:	2304      	movcs	r3, #4
 8001620:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001622:	69fb      	ldr	r3, [r7, #28]
 8001624:	3304      	adds	r3, #4
 8001626:	2b06      	cmp	r3, #6
 8001628:	d902      	bls.n	8001630 <NVIC_EncodePriority+0x30>
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	3b03      	subs	r3, #3
 800162e:	e000      	b.n	8001632 <NVIC_EncodePriority+0x32>
 8001630:	2300      	movs	r3, #0
 8001632:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001634:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001638:	69bb      	ldr	r3, [r7, #24]
 800163a:	fa02 f303 	lsl.w	r3, r2, r3
 800163e:	43da      	mvns	r2, r3
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	401a      	ands	r2, r3
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001648:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	fa01 f303 	lsl.w	r3, r1, r3
 8001652:	43d9      	mvns	r1, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001658:	4313      	orrs	r3, r2
         );
}
 800165a:	4618      	mov	r0, r3
 800165c:	3724      	adds	r7, #36	@ 0x24
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr
	...

08001668 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3b01      	subs	r3, #1
 8001674:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001678:	d301      	bcc.n	800167e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800167a:	2301      	movs	r3, #1
 800167c:	e00f      	b.n	800169e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800167e:	4a0a      	ldr	r2, [pc, #40]	@ (80016a8 <SysTick_Config+0x40>)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	3b01      	subs	r3, #1
 8001684:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001686:	210f      	movs	r1, #15
 8001688:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800168c:	f7ff ff8e 	bl	80015ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001690:	4b05      	ldr	r3, [pc, #20]	@ (80016a8 <SysTick_Config+0x40>)
 8001692:	2200      	movs	r2, #0
 8001694:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001696:	4b04      	ldr	r3, [pc, #16]	@ (80016a8 <SysTick_Config+0x40>)
 8001698:	2207      	movs	r2, #7
 800169a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800169c:	2300      	movs	r3, #0
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3708      	adds	r7, #8
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	e000e010 	.word	0xe000e010

080016ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f7ff ff29 	bl	800150c <__NVIC_SetPriorityGrouping>
}
 80016ba:	bf00      	nop
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b086      	sub	sp, #24
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	4603      	mov	r3, r0
 80016ca:	60b9      	str	r1, [r7, #8]
 80016cc:	607a      	str	r2, [r7, #4]
 80016ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80016d0:	2300      	movs	r3, #0
 80016d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016d4:	f7ff ff3e 	bl	8001554 <__NVIC_GetPriorityGrouping>
 80016d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	68b9      	ldr	r1, [r7, #8]
 80016de:	6978      	ldr	r0, [r7, #20]
 80016e0:	f7ff ff8e 	bl	8001600 <NVIC_EncodePriority>
 80016e4:	4602      	mov	r2, r0
 80016e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016ea:	4611      	mov	r1, r2
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff ff5d 	bl	80015ac <__NVIC_SetPriority>
}
 80016f2:	bf00      	nop
 80016f4:	3718      	adds	r7, #24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b082      	sub	sp, #8
 80016fe:	af00      	add	r7, sp, #0
 8001700:	4603      	mov	r3, r0
 8001702:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001708:	4618      	mov	r0, r3
 800170a:	f7ff ff31 	bl	8001570 <__NVIC_EnableIRQ>
}
 800170e:	bf00      	nop
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}

08001716 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001716:	b580      	push	{r7, lr}
 8001718:	b082      	sub	sp, #8
 800171a:	af00      	add	r7, sp, #0
 800171c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f7ff ffa2 	bl	8001668 <SysTick_Config>
 8001724:	4603      	mov	r3, r0
}
 8001726:	4618      	mov	r0, r3
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
	...

08001730 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001730:	b480      	push	{r7}
 8001732:	b089      	sub	sp, #36	@ 0x24
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800173a:	2300      	movs	r3, #0
 800173c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800173e:	2300      	movs	r3, #0
 8001740:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001742:	2300      	movs	r3, #0
 8001744:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001746:	2300      	movs	r3, #0
 8001748:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800174a:	2300      	movs	r3, #0
 800174c:	61fb      	str	r3, [r7, #28]
 800174e:	e169      	b.n	8001a24 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001750:	2201      	movs	r2, #1
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	fa02 f303 	lsl.w	r3, r2, r3
 8001758:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	697a      	ldr	r2, [r7, #20]
 8001760:	4013      	ands	r3, r2
 8001762:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	429a      	cmp	r2, r3
 800176a:	f040 8158 	bne.w	8001a1e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	f003 0303 	and.w	r3, r3, #3
 8001776:	2b01      	cmp	r3, #1
 8001778:	d005      	beq.n	8001786 <HAL_GPIO_Init+0x56>
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f003 0303 	and.w	r3, r3, #3
 8001782:	2b02      	cmp	r3, #2
 8001784:	d130      	bne.n	80017e8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800178c:	69fb      	ldr	r3, [r7, #28]
 800178e:	005b      	lsls	r3, r3, #1
 8001790:	2203      	movs	r2, #3
 8001792:	fa02 f303 	lsl.w	r3, r2, r3
 8001796:	43db      	mvns	r3, r3
 8001798:	69ba      	ldr	r2, [r7, #24]
 800179a:	4013      	ands	r3, r2
 800179c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	68da      	ldr	r2, [r3, #12]
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	69ba      	ldr	r2, [r7, #24]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017bc:	2201      	movs	r2, #1
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	fa02 f303 	lsl.w	r3, r2, r3
 80017c4:	43db      	mvns	r3, r3
 80017c6:	69ba      	ldr	r2, [r7, #24]
 80017c8:	4013      	ands	r3, r2
 80017ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	091b      	lsrs	r3, r3, #4
 80017d2:	f003 0201 	and.w	r2, r3, #1
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	fa02 f303 	lsl.w	r3, r2, r3
 80017dc:	69ba      	ldr	r2, [r7, #24]
 80017de:	4313      	orrs	r3, r2
 80017e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	69ba      	ldr	r2, [r7, #24]
 80017e6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f003 0303 	and.w	r3, r3, #3
 80017f0:	2b03      	cmp	r3, #3
 80017f2:	d017      	beq.n	8001824 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	005b      	lsls	r3, r3, #1
 80017fe:	2203      	movs	r2, #3
 8001800:	fa02 f303 	lsl.w	r3, r2, r3
 8001804:	43db      	mvns	r3, r3
 8001806:	69ba      	ldr	r2, [r7, #24]
 8001808:	4013      	ands	r3, r2
 800180a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	689a      	ldr	r2, [r3, #8]
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	69ba      	ldr	r2, [r7, #24]
 800181a:	4313      	orrs	r3, r2
 800181c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f003 0303 	and.w	r3, r3, #3
 800182c:	2b02      	cmp	r3, #2
 800182e:	d123      	bne.n	8001878 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	08da      	lsrs	r2, r3, #3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	3208      	adds	r2, #8
 8001838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800183c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	f003 0307 	and.w	r3, r3, #7
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	220f      	movs	r2, #15
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	43db      	mvns	r3, r3
 800184e:	69ba      	ldr	r2, [r7, #24]
 8001850:	4013      	ands	r3, r2
 8001852:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	691a      	ldr	r2, [r3, #16]
 8001858:	69fb      	ldr	r3, [r7, #28]
 800185a:	f003 0307 	and.w	r3, r3, #7
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	fa02 f303 	lsl.w	r3, r2, r3
 8001864:	69ba      	ldr	r2, [r7, #24]
 8001866:	4313      	orrs	r3, r2
 8001868:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	08da      	lsrs	r2, r3, #3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	3208      	adds	r2, #8
 8001872:	69b9      	ldr	r1, [r7, #24]
 8001874:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	005b      	lsls	r3, r3, #1
 8001882:	2203      	movs	r2, #3
 8001884:	fa02 f303 	lsl.w	r3, r2, r3
 8001888:	43db      	mvns	r3, r3
 800188a:	69ba      	ldr	r2, [r7, #24]
 800188c:	4013      	ands	r3, r2
 800188e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f003 0203 	and.w	r2, r3, #3
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	69ba      	ldr	r2, [r7, #24]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	f000 80b2 	beq.w	8001a1e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ba:	4b60      	ldr	r3, [pc, #384]	@ (8001a3c <HAL_GPIO_Init+0x30c>)
 80018bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018be:	4a5f      	ldr	r2, [pc, #380]	@ (8001a3c <HAL_GPIO_Init+0x30c>)
 80018c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80018c6:	4b5d      	ldr	r3, [pc, #372]	@ (8001a3c <HAL_GPIO_Init+0x30c>)
 80018c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80018d2:	4a5b      	ldr	r2, [pc, #364]	@ (8001a40 <HAL_GPIO_Init+0x310>)
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	089b      	lsrs	r3, r3, #2
 80018d8:	3302      	adds	r3, #2
 80018da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018de:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80018e0:	69fb      	ldr	r3, [r7, #28]
 80018e2:	f003 0303 	and.w	r3, r3, #3
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	220f      	movs	r2, #15
 80018ea:	fa02 f303 	lsl.w	r3, r2, r3
 80018ee:	43db      	mvns	r3, r3
 80018f0:	69ba      	ldr	r2, [r7, #24]
 80018f2:	4013      	ands	r3, r2
 80018f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4a52      	ldr	r2, [pc, #328]	@ (8001a44 <HAL_GPIO_Init+0x314>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d02b      	beq.n	8001956 <HAL_GPIO_Init+0x226>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4a51      	ldr	r2, [pc, #324]	@ (8001a48 <HAL_GPIO_Init+0x318>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d025      	beq.n	8001952 <HAL_GPIO_Init+0x222>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4a50      	ldr	r2, [pc, #320]	@ (8001a4c <HAL_GPIO_Init+0x31c>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d01f      	beq.n	800194e <HAL_GPIO_Init+0x21e>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4a4f      	ldr	r2, [pc, #316]	@ (8001a50 <HAL_GPIO_Init+0x320>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d019      	beq.n	800194a <HAL_GPIO_Init+0x21a>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4a4e      	ldr	r2, [pc, #312]	@ (8001a54 <HAL_GPIO_Init+0x324>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d013      	beq.n	8001946 <HAL_GPIO_Init+0x216>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4a4d      	ldr	r2, [pc, #308]	@ (8001a58 <HAL_GPIO_Init+0x328>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d00d      	beq.n	8001942 <HAL_GPIO_Init+0x212>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4a4c      	ldr	r2, [pc, #304]	@ (8001a5c <HAL_GPIO_Init+0x32c>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d007      	beq.n	800193e <HAL_GPIO_Init+0x20e>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4a4b      	ldr	r2, [pc, #300]	@ (8001a60 <HAL_GPIO_Init+0x330>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d101      	bne.n	800193a <HAL_GPIO_Init+0x20a>
 8001936:	2307      	movs	r3, #7
 8001938:	e00e      	b.n	8001958 <HAL_GPIO_Init+0x228>
 800193a:	2308      	movs	r3, #8
 800193c:	e00c      	b.n	8001958 <HAL_GPIO_Init+0x228>
 800193e:	2306      	movs	r3, #6
 8001940:	e00a      	b.n	8001958 <HAL_GPIO_Init+0x228>
 8001942:	2305      	movs	r3, #5
 8001944:	e008      	b.n	8001958 <HAL_GPIO_Init+0x228>
 8001946:	2304      	movs	r3, #4
 8001948:	e006      	b.n	8001958 <HAL_GPIO_Init+0x228>
 800194a:	2303      	movs	r3, #3
 800194c:	e004      	b.n	8001958 <HAL_GPIO_Init+0x228>
 800194e:	2302      	movs	r3, #2
 8001950:	e002      	b.n	8001958 <HAL_GPIO_Init+0x228>
 8001952:	2301      	movs	r3, #1
 8001954:	e000      	b.n	8001958 <HAL_GPIO_Init+0x228>
 8001956:	2300      	movs	r3, #0
 8001958:	69fa      	ldr	r2, [r7, #28]
 800195a:	f002 0203 	and.w	r2, r2, #3
 800195e:	0092      	lsls	r2, r2, #2
 8001960:	4093      	lsls	r3, r2
 8001962:	69ba      	ldr	r2, [r7, #24]
 8001964:	4313      	orrs	r3, r2
 8001966:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001968:	4935      	ldr	r1, [pc, #212]	@ (8001a40 <HAL_GPIO_Init+0x310>)
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	089b      	lsrs	r3, r3, #2
 800196e:	3302      	adds	r3, #2
 8001970:	69ba      	ldr	r2, [r7, #24]
 8001972:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001976:	4b3b      	ldr	r3, [pc, #236]	@ (8001a64 <HAL_GPIO_Init+0x334>)
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	43db      	mvns	r3, r3
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	4013      	ands	r3, r2
 8001984:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800198e:	2b00      	cmp	r3, #0
 8001990:	d003      	beq.n	800199a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001992:	69ba      	ldr	r2, [r7, #24]
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	4313      	orrs	r3, r2
 8001998:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800199a:	4a32      	ldr	r2, [pc, #200]	@ (8001a64 <HAL_GPIO_Init+0x334>)
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019a0:	4b30      	ldr	r3, [pc, #192]	@ (8001a64 <HAL_GPIO_Init+0x334>)
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	43db      	mvns	r3, r3
 80019aa:	69ba      	ldr	r2, [r7, #24]
 80019ac:	4013      	ands	r3, r2
 80019ae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d003      	beq.n	80019c4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	4313      	orrs	r3, r2
 80019c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019c4:	4a27      	ldr	r2, [pc, #156]	@ (8001a64 <HAL_GPIO_Init+0x334>)
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019ca:	4b26      	ldr	r3, [pc, #152]	@ (8001a64 <HAL_GPIO_Init+0x334>)
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	43db      	mvns	r3, r3
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	4013      	ands	r3, r2
 80019d8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d003      	beq.n	80019ee <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80019e6:	69ba      	ldr	r2, [r7, #24]
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019ee:	4a1d      	ldr	r2, [pc, #116]	@ (8001a64 <HAL_GPIO_Init+0x334>)
 80019f0:	69bb      	ldr	r3, [r7, #24]
 80019f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a64 <HAL_GPIO_Init+0x334>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	43db      	mvns	r3, r3
 80019fe:	69ba      	ldr	r2, [r7, #24]
 8001a00:	4013      	ands	r3, r2
 8001a02:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d003      	beq.n	8001a18 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a18:	4a12      	ldr	r2, [pc, #72]	@ (8001a64 <HAL_GPIO_Init+0x334>)
 8001a1a:	69bb      	ldr	r3, [r7, #24]
 8001a1c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	3301      	adds	r3, #1
 8001a22:	61fb      	str	r3, [r7, #28]
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	2b0f      	cmp	r3, #15
 8001a28:	f67f ae92 	bls.w	8001750 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001a2c:	bf00      	nop
 8001a2e:	bf00      	nop
 8001a30:	3724      	adds	r7, #36	@ 0x24
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	40023800 	.word	0x40023800
 8001a40:	40013800 	.word	0x40013800
 8001a44:	40020000 	.word	0x40020000
 8001a48:	40020400 	.word	0x40020400
 8001a4c:	40020800 	.word	0x40020800
 8001a50:	40020c00 	.word	0x40020c00
 8001a54:	40021000 	.word	0x40021000
 8001a58:	40021400 	.word	0x40021400
 8001a5c:	40021800 	.word	0x40021800
 8001a60:	40021c00 	.word	0x40021c00
 8001a64:	40013c00 	.word	0x40013c00

08001a68 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	460b      	mov	r3, r1
 8001a72:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	691a      	ldr	r2, [r3, #16]
 8001a78:	887b      	ldrh	r3, [r7, #2]
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d002      	beq.n	8001a86 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a80:	2301      	movs	r3, #1
 8001a82:	73fb      	strb	r3, [r7, #15]
 8001a84:	e001      	b.n	8001a8a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a86:	2300      	movs	r3, #0
 8001a88:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3714      	adds	r7, #20
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	807b      	strh	r3, [r7, #2]
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001aa8:	787b      	ldrb	r3, [r7, #1]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d003      	beq.n	8001ab6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001aae:	887a      	ldrh	r2, [r7, #2]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001ab4:	e003      	b.n	8001abe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001ab6:	887b      	ldrh	r3, [r7, #2]
 8001ab8:	041a      	lsls	r2, r3, #16
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	619a      	str	r2, [r3, #24]
}
 8001abe:	bf00      	nop
 8001ac0:	370c      	adds	r7, #12
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
	...

08001acc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001ad6:	4b08      	ldr	r3, [pc, #32]	@ (8001af8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ad8:	695a      	ldr	r2, [r3, #20]
 8001ada:	88fb      	ldrh	r3, [r7, #6]
 8001adc:	4013      	ands	r3, r2
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d006      	beq.n	8001af0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ae2:	4a05      	ldr	r2, [pc, #20]	@ (8001af8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ae4:	88fb      	ldrh	r3, [r7, #6]
 8001ae6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ae8:	88fb      	ldrh	r3, [r7, #6]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7fe ffa4 	bl	8000a38 <HAL_GPIO_EXTI_Callback>
  }
}
 8001af0:	bf00      	nop
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40013c00 	.word	0x40013c00

08001afc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af02      	add	r7, sp, #8
 8001b02:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d101      	bne.n	8001b0e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e108      	b.n	8001d20 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d106      	bne.n	8001b2e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2200      	movs	r2, #0
 8001b24:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f007 fd0d 	bl	8009548 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2203      	movs	r2, #3
 8001b32:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b3c:	d102      	bne.n	8001b44 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2200      	movs	r2, #0
 8001b42:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f004 f820 	bl	8005b8e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6818      	ldr	r0, [r3, #0]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	7c1a      	ldrb	r2, [r3, #16]
 8001b56:	f88d 2000 	strb.w	r2, [sp]
 8001b5a:	3304      	adds	r3, #4
 8001b5c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b5e:	f003 fed7 	bl	8005910 <USB_CoreInit>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d005      	beq.n	8001b74 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2202      	movs	r2, #2
 8001b6c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e0d5      	b.n	8001d20 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2100      	movs	r1, #0
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f004 f818 	bl	8005bb0 <USB_SetCurrentMode>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d005      	beq.n	8001b92 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2202      	movs	r2, #2
 8001b8a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e0c6      	b.n	8001d20 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b92:	2300      	movs	r3, #0
 8001b94:	73fb      	strb	r3, [r7, #15]
 8001b96:	e04a      	b.n	8001c2e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001b98:	7bfa      	ldrb	r2, [r7, #15]
 8001b9a:	6879      	ldr	r1, [r7, #4]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	00db      	lsls	r3, r3, #3
 8001ba0:	4413      	add	r3, r2
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	440b      	add	r3, r1
 8001ba6:	3315      	adds	r3, #21
 8001ba8:	2201      	movs	r2, #1
 8001baa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001bac:	7bfa      	ldrb	r2, [r7, #15]
 8001bae:	6879      	ldr	r1, [r7, #4]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	00db      	lsls	r3, r3, #3
 8001bb4:	4413      	add	r3, r2
 8001bb6:	009b      	lsls	r3, r3, #2
 8001bb8:	440b      	add	r3, r1
 8001bba:	3314      	adds	r3, #20
 8001bbc:	7bfa      	ldrb	r2, [r7, #15]
 8001bbe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001bc0:	7bfa      	ldrb	r2, [r7, #15]
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
 8001bc4:	b298      	uxth	r0, r3
 8001bc6:	6879      	ldr	r1, [r7, #4]
 8001bc8:	4613      	mov	r3, r2
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	4413      	add	r3, r2
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	440b      	add	r3, r1
 8001bd2:	332e      	adds	r3, #46	@ 0x2e
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001bd8:	7bfa      	ldrb	r2, [r7, #15]
 8001bda:	6879      	ldr	r1, [r7, #4]
 8001bdc:	4613      	mov	r3, r2
 8001bde:	00db      	lsls	r3, r3, #3
 8001be0:	4413      	add	r3, r2
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	440b      	add	r3, r1
 8001be6:	3318      	adds	r3, #24
 8001be8:	2200      	movs	r2, #0
 8001bea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001bec:	7bfa      	ldrb	r2, [r7, #15]
 8001bee:	6879      	ldr	r1, [r7, #4]
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	00db      	lsls	r3, r3, #3
 8001bf4:	4413      	add	r3, r2
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	440b      	add	r3, r1
 8001bfa:	331c      	adds	r3, #28
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001c00:	7bfa      	ldrb	r2, [r7, #15]
 8001c02:	6879      	ldr	r1, [r7, #4]
 8001c04:	4613      	mov	r3, r2
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	4413      	add	r3, r2
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	440b      	add	r3, r1
 8001c0e:	3320      	adds	r3, #32
 8001c10:	2200      	movs	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001c14:	7bfa      	ldrb	r2, [r7, #15]
 8001c16:	6879      	ldr	r1, [r7, #4]
 8001c18:	4613      	mov	r3, r2
 8001c1a:	00db      	lsls	r3, r3, #3
 8001c1c:	4413      	add	r3, r2
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	440b      	add	r3, r1
 8001c22:	3324      	adds	r3, #36	@ 0x24
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c28:	7bfb      	ldrb	r3, [r7, #15]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	73fb      	strb	r3, [r7, #15]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	791b      	ldrb	r3, [r3, #4]
 8001c32:	7bfa      	ldrb	r2, [r7, #15]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d3af      	bcc.n	8001b98 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c38:	2300      	movs	r3, #0
 8001c3a:	73fb      	strb	r3, [r7, #15]
 8001c3c:	e044      	b.n	8001cc8 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001c3e:	7bfa      	ldrb	r2, [r7, #15]
 8001c40:	6879      	ldr	r1, [r7, #4]
 8001c42:	4613      	mov	r3, r2
 8001c44:	00db      	lsls	r3, r3, #3
 8001c46:	4413      	add	r3, r2
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	440b      	add	r3, r1
 8001c4c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001c50:	2200      	movs	r2, #0
 8001c52:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001c54:	7bfa      	ldrb	r2, [r7, #15]
 8001c56:	6879      	ldr	r1, [r7, #4]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	00db      	lsls	r3, r3, #3
 8001c5c:	4413      	add	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	440b      	add	r3, r1
 8001c62:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001c66:	7bfa      	ldrb	r2, [r7, #15]
 8001c68:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001c6a:	7bfa      	ldrb	r2, [r7, #15]
 8001c6c:	6879      	ldr	r1, [r7, #4]
 8001c6e:	4613      	mov	r3, r2
 8001c70:	00db      	lsls	r3, r3, #3
 8001c72:	4413      	add	r3, r2
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	440b      	add	r3, r1
 8001c78:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001c80:	7bfa      	ldrb	r2, [r7, #15]
 8001c82:	6879      	ldr	r1, [r7, #4]
 8001c84:	4613      	mov	r3, r2
 8001c86:	00db      	lsls	r3, r3, #3
 8001c88:	4413      	add	r3, r2
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	440b      	add	r3, r1
 8001c8e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001c92:	2200      	movs	r2, #0
 8001c94:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001c96:	7bfa      	ldrb	r2, [r7, #15]
 8001c98:	6879      	ldr	r1, [r7, #4]
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	00db      	lsls	r3, r3, #3
 8001c9e:	4413      	add	r3, r2
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	440b      	add	r3, r1
 8001ca4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001cac:	7bfa      	ldrb	r2, [r7, #15]
 8001cae:	6879      	ldr	r1, [r7, #4]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	4413      	add	r3, r2
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	440b      	add	r3, r1
 8001cba:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cc2:	7bfb      	ldrb	r3, [r7, #15]
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	73fb      	strb	r3, [r7, #15]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	791b      	ldrb	r3, [r3, #4]
 8001ccc:	7bfa      	ldrb	r2, [r7, #15]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d3b5      	bcc.n	8001c3e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6818      	ldr	r0, [r3, #0]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	7c1a      	ldrb	r2, [r3, #16]
 8001cda:	f88d 2000 	strb.w	r2, [sp]
 8001cde:	3304      	adds	r3, #4
 8001ce0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ce2:	f003 ffb1 	bl	8005c48 <USB_DevInit>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d005      	beq.n	8001cf8 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2202      	movs	r2, #2
 8001cf0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e013      	b.n	8001d20 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2201      	movs	r2, #1
 8001d02:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	7b1b      	ldrb	r3, [r3, #12]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d102      	bne.n	8001d14 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f001 f95c 	bl	8002fcc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f005 f806 	bl	8006d2a <USB_DevDisconnect>

  return HAL_OK;
 8001d1e:	2300      	movs	r3, #0
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3710      	adds	r7, #16
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d101      	bne.n	8001d3e <HAL_PCD_Start+0x16>
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	e012      	b.n	8001d64 <HAL_PCD_Start+0x3c>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2201      	movs	r2, #1
 8001d42:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f003 ff0e 	bl	8005b6c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4618      	mov	r0, r3
 8001d56:	f004 ffc7 	bl	8006ce8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001d62:	2300      	movs	r3, #0
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3708      	adds	r7, #8
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001d6c:	b590      	push	{r4, r7, lr}
 8001d6e:	b08d      	sub	sp, #52	@ 0x34
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001d7a:	6a3b      	ldr	r3, [r7, #32]
 8001d7c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f005 f885 	bl	8006e92 <USB_GetMode>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	f040 84b9 	bne.w	8002702 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f004 ffe9 	bl	8006d6c <USB_ReadInterrupts>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	f000 84af 	beq.w	8002700 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	0a1b      	lsrs	r3, r3, #8
 8001dac:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f004 ffd6 	bl	8006d6c <USB_ReadInterrupts>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	f003 0302 	and.w	r3, r3, #2
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d107      	bne.n	8001dda <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	695a      	ldr	r2, [r3, #20]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f002 0202 	and.w	r2, r2, #2
 8001dd8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4618      	mov	r0, r3
 8001de0:	f004 ffc4 	bl	8006d6c <USB_ReadInterrupts>
 8001de4:	4603      	mov	r3, r0
 8001de6:	f003 0310 	and.w	r3, r3, #16
 8001dea:	2b10      	cmp	r3, #16
 8001dec:	d161      	bne.n	8001eb2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	699a      	ldr	r2, [r3, #24]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f022 0210 	bic.w	r2, r2, #16
 8001dfc:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001dfe:	6a3b      	ldr	r3, [r7, #32]
 8001e00:	6a1b      	ldr	r3, [r3, #32]
 8001e02:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	f003 020f 	and.w	r2, r3, #15
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	00db      	lsls	r3, r3, #3
 8001e0e:	4413      	add	r3, r2
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	4413      	add	r3, r2
 8001e1a:	3304      	adds	r3, #4
 8001e1c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001e24:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001e28:	d124      	bne.n	8001e74 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001e2a:	69ba      	ldr	r2, [r7, #24]
 8001e2c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001e30:	4013      	ands	r3, r2
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d035      	beq.n	8001ea2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	091b      	lsrs	r3, r3, #4
 8001e3e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001e40:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	461a      	mov	r2, r3
 8001e48:	6a38      	ldr	r0, [r7, #32]
 8001e4a:	f004 fdfb 	bl	8006a44 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	68da      	ldr	r2, [r3, #12]
 8001e52:	69bb      	ldr	r3, [r7, #24]
 8001e54:	091b      	lsrs	r3, r3, #4
 8001e56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001e5a:	441a      	add	r2, r3
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	695a      	ldr	r2, [r3, #20]
 8001e64:	69bb      	ldr	r3, [r7, #24]
 8001e66:	091b      	lsrs	r3, r3, #4
 8001e68:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001e6c:	441a      	add	r2, r3
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	615a      	str	r2, [r3, #20]
 8001e72:	e016      	b.n	8001ea2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001e74:	69bb      	ldr	r3, [r7, #24]
 8001e76:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001e7a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001e7e:	d110      	bne.n	8001ea2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001e86:	2208      	movs	r2, #8
 8001e88:	4619      	mov	r1, r3
 8001e8a:	6a38      	ldr	r0, [r7, #32]
 8001e8c:	f004 fdda 	bl	8006a44 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	695a      	ldr	r2, [r3, #20]
 8001e94:	69bb      	ldr	r3, [r7, #24]
 8001e96:	091b      	lsrs	r3, r3, #4
 8001e98:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001e9c:	441a      	add	r2, r3
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	699a      	ldr	r2, [r3, #24]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f042 0210 	orr.w	r2, r2, #16
 8001eb0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f004 ff58 	bl	8006d6c <USB_ReadInterrupts>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ec2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001ec6:	f040 80a7 	bne.w	8002018 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f004 ff5d 	bl	8006d92 <USB_ReadDevAllOutEpInterrupt>
 8001ed8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001eda:	e099      	b.n	8002010 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ede:	f003 0301 	and.w	r3, r3, #1
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	f000 808e 	beq.w	8002004 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001eee:	b2d2      	uxtb	r2, r2
 8001ef0:	4611      	mov	r1, r2
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f004 ff81 	bl	8006dfa <USB_ReadDevOutEPInterrupt>
 8001ef8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	f003 0301 	and.w	r3, r3, #1
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d00c      	beq.n	8001f1e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f06:	015a      	lsls	r2, r3, #5
 8001f08:	69fb      	ldr	r3, [r7, #28]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f10:	461a      	mov	r2, r3
 8001f12:	2301      	movs	r3, #1
 8001f14:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001f16:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f000 fed1 	bl	8002cc0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	f003 0308 	and.w	r3, r3, #8
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d00c      	beq.n	8001f42 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2a:	015a      	lsls	r2, r3, #5
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	4413      	add	r3, r2
 8001f30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f34:	461a      	mov	r2, r3
 8001f36:	2308      	movs	r3, #8
 8001f38:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001f3a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	f000 ffa7 	bl	8002e90 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	f003 0310 	and.w	r3, r3, #16
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d008      	beq.n	8001f5e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f4e:	015a      	lsls	r2, r3, #5
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	4413      	add	r3, r2
 8001f54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f58:	461a      	mov	r2, r3
 8001f5a:	2310      	movs	r3, #16
 8001f5c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	f003 0302 	and.w	r3, r3, #2
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d030      	beq.n	8001fca <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001f68:	6a3b      	ldr	r3, [r7, #32]
 8001f6a:	695b      	ldr	r3, [r3, #20]
 8001f6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f70:	2b80      	cmp	r3, #128	@ 0x80
 8001f72:	d109      	bne.n	8001f88 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001f74:	69fb      	ldr	r3, [r7, #28]
 8001f76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	69fa      	ldr	r2, [r7, #28]
 8001f7e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001f82:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f86:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001f88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	00db      	lsls	r3, r3, #3
 8001f8e:	4413      	add	r3, r2
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	4413      	add	r3, r2
 8001f9a:	3304      	adds	r3, #4
 8001f9c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	78db      	ldrb	r3, [r3, #3]
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d108      	bne.n	8001fb8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f007 fbec 	bl	8009790 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fba:	015a      	lsls	r2, r3, #5
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	4413      	add	r3, r2
 8001fc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	f003 0320 	and.w	r3, r3, #32
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d008      	beq.n	8001fe6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd6:	015a      	lsls	r2, r3, #5
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	4413      	add	r3, r2
 8001fdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	2320      	movs	r3, #32
 8001fe4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d009      	beq.n	8002004 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff2:	015a      	lsls	r2, r3, #5
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002002:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002006:	3301      	adds	r3, #1
 8002008:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800200a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800200c:	085b      	lsrs	r3, r3, #1
 800200e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002012:	2b00      	cmp	r3, #0
 8002014:	f47f af62 	bne.w	8001edc <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4618      	mov	r0, r3
 800201e:	f004 fea5 	bl	8006d6c <USB_ReadInterrupts>
 8002022:	4603      	mov	r3, r0
 8002024:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002028:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800202c:	f040 80db 	bne.w	80021e6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4618      	mov	r0, r3
 8002036:	f004 fec6 	bl	8006dc6 <USB_ReadDevAllInEpInterrupt>
 800203a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800203c:	2300      	movs	r3, #0
 800203e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002040:	e0cd      	b.n	80021de <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002044:	f003 0301 	and.w	r3, r3, #1
 8002048:	2b00      	cmp	r3, #0
 800204a:	f000 80c2 	beq.w	80021d2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002054:	b2d2      	uxtb	r2, r2
 8002056:	4611      	mov	r1, r2
 8002058:	4618      	mov	r0, r3
 800205a:	f004 feec 	bl	8006e36 <USB_ReadDevInEPInterrupt>
 800205e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	f003 0301 	and.w	r3, r3, #1
 8002066:	2b00      	cmp	r3, #0
 8002068:	d057      	beq.n	800211a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800206a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206c:	f003 030f 	and.w	r3, r3, #15
 8002070:	2201      	movs	r2, #1
 8002072:	fa02 f303 	lsl.w	r3, r2, r3
 8002076:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800207e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	43db      	mvns	r3, r3
 8002084:	69f9      	ldr	r1, [r7, #28]
 8002086:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800208a:	4013      	ands	r3, r2
 800208c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800208e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002090:	015a      	lsls	r2, r3, #5
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	4413      	add	r3, r2
 8002096:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800209a:	461a      	mov	r2, r3
 800209c:	2301      	movs	r3, #1
 800209e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	799b      	ldrb	r3, [r3, #6]
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d132      	bne.n	800210e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80020a8:	6879      	ldr	r1, [r7, #4]
 80020aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020ac:	4613      	mov	r3, r2
 80020ae:	00db      	lsls	r3, r3, #3
 80020b0:	4413      	add	r3, r2
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	440b      	add	r3, r1
 80020b6:	3320      	adds	r3, #32
 80020b8:	6819      	ldr	r1, [r3, #0]
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020be:	4613      	mov	r3, r2
 80020c0:	00db      	lsls	r3, r3, #3
 80020c2:	4413      	add	r3, r2
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	4403      	add	r3, r0
 80020c8:	331c      	adds	r3, #28
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4419      	add	r1, r3
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020d2:	4613      	mov	r3, r2
 80020d4:	00db      	lsls	r3, r3, #3
 80020d6:	4413      	add	r3, r2
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	4403      	add	r3, r0
 80020dc:	3320      	adds	r3, #32
 80020de:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80020e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d113      	bne.n	800210e <HAL_PCD_IRQHandler+0x3a2>
 80020e6:	6879      	ldr	r1, [r7, #4]
 80020e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020ea:	4613      	mov	r3, r2
 80020ec:	00db      	lsls	r3, r3, #3
 80020ee:	4413      	add	r3, r2
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	440b      	add	r3, r1
 80020f4:	3324      	adds	r3, #36	@ 0x24
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d108      	bne.n	800210e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6818      	ldr	r0, [r3, #0]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002106:	461a      	mov	r2, r3
 8002108:	2101      	movs	r1, #1
 800210a:	f004 fef5 	bl	8006ef8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800210e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002110:	b2db      	uxtb	r3, r3
 8002112:	4619      	mov	r1, r3
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f007 fab6 	bl	8009686 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	f003 0308 	and.w	r3, r3, #8
 8002120:	2b00      	cmp	r3, #0
 8002122:	d008      	beq.n	8002136 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002126:	015a      	lsls	r2, r3, #5
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	4413      	add	r3, r2
 800212c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002130:	461a      	mov	r2, r3
 8002132:	2308      	movs	r3, #8
 8002134:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	f003 0310 	and.w	r3, r3, #16
 800213c:	2b00      	cmp	r3, #0
 800213e:	d008      	beq.n	8002152 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002142:	015a      	lsls	r2, r3, #5
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	4413      	add	r3, r2
 8002148:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800214c:	461a      	mov	r2, r3
 800214e:	2310      	movs	r3, #16
 8002150:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002158:	2b00      	cmp	r3, #0
 800215a:	d008      	beq.n	800216e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800215c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215e:	015a      	lsls	r2, r3, #5
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	4413      	add	r3, r2
 8002164:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002168:	461a      	mov	r2, r3
 800216a:	2340      	movs	r3, #64	@ 0x40
 800216c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	f003 0302 	and.w	r3, r3, #2
 8002174:	2b00      	cmp	r3, #0
 8002176:	d023      	beq.n	80021c0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002178:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800217a:	6a38      	ldr	r0, [r7, #32]
 800217c:	f003 fed4 	bl	8005f28 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002180:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002182:	4613      	mov	r3, r2
 8002184:	00db      	lsls	r3, r3, #3
 8002186:	4413      	add	r3, r2
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	3310      	adds	r3, #16
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	4413      	add	r3, r2
 8002190:	3304      	adds	r3, #4
 8002192:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	78db      	ldrb	r3, [r3, #3]
 8002198:	2b01      	cmp	r3, #1
 800219a:	d108      	bne.n	80021ae <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	2200      	movs	r2, #0
 80021a0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80021a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	4619      	mov	r1, r3
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f007 fb03 	bl	80097b4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80021ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b0:	015a      	lsls	r2, r3, #5
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	4413      	add	r3, r2
 80021b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80021ba:	461a      	mov	r2, r3
 80021bc:	2302      	movs	r3, #2
 80021be:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d003      	beq.n	80021d2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80021ca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f000 fcea 	bl	8002ba6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80021d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d4:	3301      	adds	r3, #1
 80021d6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80021d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021da:	085b      	lsrs	r3, r3, #1
 80021dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80021de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	f47f af2e 	bne.w	8002042 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f004 fdbe 	bl	8006d6c <USB_ReadInterrupts>
 80021f0:	4603      	mov	r3, r0
 80021f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80021f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80021fa:	d122      	bne.n	8002242 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80021fc:	69fb      	ldr	r3, [r7, #28]
 80021fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	69fa      	ldr	r2, [r7, #28]
 8002206:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800220a:	f023 0301 	bic.w	r3, r3, #1
 800220e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002216:	2b01      	cmp	r3, #1
 8002218:	d108      	bne.n	800222c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2200      	movs	r2, #0
 800221e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002222:	2100      	movs	r1, #0
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f007 fc81 	bl	8009b2c <HAL_PCDEx_LPM_Callback>
 800222a:	e002      	b.n	8002232 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800222c:	6878      	ldr	r0, [r7, #4]
 800222e:	f007 faa1 	bl	8009774 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	695a      	ldr	r2, [r3, #20]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002240:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4618      	mov	r0, r3
 8002248:	f004 fd90 	bl	8006d6c <USB_ReadInterrupts>
 800224c:	4603      	mov	r3, r0
 800224e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002252:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002256:	d112      	bne.n	800227e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f003 0301 	and.w	r3, r3, #1
 8002264:	2b01      	cmp	r3, #1
 8002266:	d102      	bne.n	800226e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	f007 fa5d 	bl	8009728 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	695a      	ldr	r2, [r3, #20]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800227c:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4618      	mov	r0, r3
 8002284:	f004 fd72 	bl	8006d6c <USB_ReadInterrupts>
 8002288:	4603      	mov	r3, r0
 800228a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800228e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002292:	d121      	bne.n	80022d8 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	695a      	ldr	r2, [r3, #20]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80022a2:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d111      	bne.n	80022d2 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2201      	movs	r2, #1
 80022b2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022bc:	089b      	lsrs	r3, r3, #2
 80022be:	f003 020f 	and.w	r2, r3, #15
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80022c8:	2101      	movs	r1, #1
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f007 fc2e 	bl	8009b2c <HAL_PCDEx_LPM_Callback>
 80022d0:	e002      	b.n	80022d8 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f007 fa28 	bl	8009728 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4618      	mov	r0, r3
 80022de:	f004 fd45 	bl	8006d6c <USB_ReadInterrupts>
 80022e2:	4603      	mov	r3, r0
 80022e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022ec:	f040 80b7 	bne.w	800245e <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	69fa      	ldr	r2, [r7, #28]
 80022fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022fe:	f023 0301 	bic.w	r3, r3, #1
 8002302:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2110      	movs	r1, #16
 800230a:	4618      	mov	r0, r3
 800230c:	f003 fe0c 	bl	8005f28 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002310:	2300      	movs	r3, #0
 8002312:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002314:	e046      	b.n	80023a4 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002318:	015a      	lsls	r2, r3, #5
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	4413      	add	r3, r2
 800231e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002322:	461a      	mov	r2, r3
 8002324:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002328:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800232a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800232c:	015a      	lsls	r2, r3, #5
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	4413      	add	r3, r2
 8002332:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800233a:	0151      	lsls	r1, r2, #5
 800233c:	69fa      	ldr	r2, [r7, #28]
 800233e:	440a      	add	r2, r1
 8002340:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002344:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002348:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800234a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800234c:	015a      	lsls	r2, r3, #5
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	4413      	add	r3, r2
 8002352:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002356:	461a      	mov	r2, r3
 8002358:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800235c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800235e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002360:	015a      	lsls	r2, r3, #5
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	4413      	add	r3, r2
 8002366:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800236e:	0151      	lsls	r1, r2, #5
 8002370:	69fa      	ldr	r2, [r7, #28]
 8002372:	440a      	add	r2, r1
 8002374:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002378:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800237c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800237e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002380:	015a      	lsls	r2, r3, #5
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	4413      	add	r3, r2
 8002386:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800238e:	0151      	lsls	r1, r2, #5
 8002390:	69fa      	ldr	r2, [r7, #28]
 8002392:	440a      	add	r2, r1
 8002394:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002398:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800239c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800239e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023a0:	3301      	adds	r3, #1
 80023a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	791b      	ldrb	r3, [r3, #4]
 80023a8:	461a      	mov	r2, r3
 80023aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d3b2      	bcc.n	8002316 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80023b6:	69db      	ldr	r3, [r3, #28]
 80023b8:	69fa      	ldr	r2, [r7, #28]
 80023ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80023be:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80023c2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	7bdb      	ldrb	r3, [r3, #15]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d016      	beq.n	80023fa <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80023d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023d6:	69fa      	ldr	r2, [r7, #28]
 80023d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80023dc:	f043 030b 	orr.w	r3, r3, #11
 80023e0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80023ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ec:	69fa      	ldr	r2, [r7, #28]
 80023ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80023f2:	f043 030b 	orr.w	r3, r3, #11
 80023f6:	6453      	str	r3, [r2, #68]	@ 0x44
 80023f8:	e015      	b.n	8002426 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002400:	695a      	ldr	r2, [r3, #20]
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002408:	4619      	mov	r1, r3
 800240a:	f242 032b 	movw	r3, #8235	@ 0x202b
 800240e:	4313      	orrs	r3, r2
 8002410:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002418:	691b      	ldr	r3, [r3, #16]
 800241a:	69fa      	ldr	r2, [r7, #28]
 800241c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002420:	f043 030b 	orr.w	r3, r3, #11
 8002424:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	69fa      	ldr	r2, [r7, #28]
 8002430:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002434:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002438:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6818      	ldr	r0, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002448:	461a      	mov	r2, r3
 800244a:	f004 fd55 	bl	8006ef8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	695a      	ldr	r2, [r3, #20]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800245c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	f004 fc82 	bl	8006d6c <USB_ReadInterrupts>
 8002468:	4603      	mov	r3, r0
 800246a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800246e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002472:	d123      	bne.n	80024bc <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4618      	mov	r0, r3
 800247a:	f004 fd19 	bl	8006eb0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4618      	mov	r0, r3
 8002484:	f003 fdc9 	bl	800601a <USB_GetDevSpeed>
 8002488:	4603      	mov	r3, r0
 800248a:	461a      	mov	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681c      	ldr	r4, [r3, #0]
 8002494:	f001 fab2 	bl	80039fc <HAL_RCC_GetHCLKFreq>
 8002498:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800249e:	461a      	mov	r2, r3
 80024a0:	4620      	mov	r0, r4
 80024a2:	f003 fac1 	bl	8005a28 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f007 f915 	bl	80096d6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	695a      	ldr	r2, [r3, #20]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80024ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f004 fc53 	bl	8006d6c <USB_ReadInterrupts>
 80024c6:	4603      	mov	r3, r0
 80024c8:	f003 0308 	and.w	r3, r3, #8
 80024cc:	2b08      	cmp	r3, #8
 80024ce:	d10a      	bne.n	80024e6 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f007 f8f2 	bl	80096ba <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	695a      	ldr	r2, [r3, #20]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f002 0208 	and.w	r2, r2, #8
 80024e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f004 fc3e 	bl	8006d6c <USB_ReadInterrupts>
 80024f0:	4603      	mov	r3, r0
 80024f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024f6:	2b80      	cmp	r3, #128	@ 0x80
 80024f8:	d123      	bne.n	8002542 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80024fa:	6a3b      	ldr	r3, [r7, #32]
 80024fc:	699b      	ldr	r3, [r3, #24]
 80024fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002502:	6a3b      	ldr	r3, [r7, #32]
 8002504:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002506:	2301      	movs	r3, #1
 8002508:	627b      	str	r3, [r7, #36]	@ 0x24
 800250a:	e014      	b.n	8002536 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800250c:	6879      	ldr	r1, [r7, #4]
 800250e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002510:	4613      	mov	r3, r2
 8002512:	00db      	lsls	r3, r3, #3
 8002514:	4413      	add	r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	440b      	add	r3, r1
 800251a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	2b01      	cmp	r3, #1
 8002522:	d105      	bne.n	8002530 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002526:	b2db      	uxtb	r3, r3
 8002528:	4619      	mov	r1, r3
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f000 fb0a 	bl	8002b44 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002532:	3301      	adds	r3, #1
 8002534:	627b      	str	r3, [r7, #36]	@ 0x24
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	791b      	ldrb	r3, [r3, #4]
 800253a:	461a      	mov	r2, r3
 800253c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800253e:	4293      	cmp	r3, r2
 8002540:	d3e4      	bcc.n	800250c <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4618      	mov	r0, r3
 8002548:	f004 fc10 	bl	8006d6c <USB_ReadInterrupts>
 800254c:	4603      	mov	r3, r0
 800254e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002552:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002556:	d13c      	bne.n	80025d2 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002558:	2301      	movs	r3, #1
 800255a:	627b      	str	r3, [r7, #36]	@ 0x24
 800255c:	e02b      	b.n	80025b6 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800255e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002560:	015a      	lsls	r2, r3, #5
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	4413      	add	r3, r2
 8002566:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800256e:	6879      	ldr	r1, [r7, #4]
 8002570:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002572:	4613      	mov	r3, r2
 8002574:	00db      	lsls	r3, r3, #3
 8002576:	4413      	add	r3, r2
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	440b      	add	r3, r1
 800257c:	3318      	adds	r3, #24
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	2b01      	cmp	r3, #1
 8002582:	d115      	bne.n	80025b0 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002584:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002586:	2b00      	cmp	r3, #0
 8002588:	da12      	bge.n	80025b0 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800258a:	6879      	ldr	r1, [r7, #4]
 800258c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800258e:	4613      	mov	r3, r2
 8002590:	00db      	lsls	r3, r3, #3
 8002592:	4413      	add	r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	440b      	add	r3, r1
 8002598:	3317      	adds	r3, #23
 800259a:	2201      	movs	r2, #1
 800259c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800259e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	4619      	mov	r1, r3
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f000 faca 	bl	8002b44 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80025b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b2:	3301      	adds	r3, #1
 80025b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	791b      	ldrb	r3, [r3, #4]
 80025ba:	461a      	mov	r2, r3
 80025bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025be:	4293      	cmp	r3, r2
 80025c0:	d3cd      	bcc.n	800255e <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	695a      	ldr	r2, [r3, #20]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80025d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4618      	mov	r0, r3
 80025d8:	f004 fbc8 	bl	8006d6c <USB_ReadInterrupts>
 80025dc:	4603      	mov	r3, r0
 80025de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80025e6:	d156      	bne.n	8002696 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80025e8:	2301      	movs	r3, #1
 80025ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80025ec:	e045      	b.n	800267a <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80025ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f0:	015a      	lsls	r2, r3, #5
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	4413      	add	r3, r2
 80025f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80025fe:	6879      	ldr	r1, [r7, #4]
 8002600:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002602:	4613      	mov	r3, r2
 8002604:	00db      	lsls	r3, r3, #3
 8002606:	4413      	add	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	440b      	add	r3, r1
 800260c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	2b01      	cmp	r3, #1
 8002614:	d12e      	bne.n	8002674 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002616:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002618:	2b00      	cmp	r3, #0
 800261a:	da2b      	bge.n	8002674 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	0c1a      	lsrs	r2, r3, #16
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002626:	4053      	eors	r3, r2
 8002628:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800262c:	2b00      	cmp	r3, #0
 800262e:	d121      	bne.n	8002674 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002630:	6879      	ldr	r1, [r7, #4]
 8002632:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002634:	4613      	mov	r3, r2
 8002636:	00db      	lsls	r3, r3, #3
 8002638:	4413      	add	r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	440b      	add	r3, r1
 800263e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002642:	2201      	movs	r2, #1
 8002644:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002646:	6a3b      	ldr	r3, [r7, #32]
 8002648:	699b      	ldr	r3, [r3, #24]
 800264a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800264e:	6a3b      	ldr	r3, [r7, #32]
 8002650:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002652:	6a3b      	ldr	r3, [r7, #32]
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800265a:	2b00      	cmp	r3, #0
 800265c:	d10a      	bne.n	8002674 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	69fa      	ldr	r2, [r7, #28]
 8002668:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800266c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002670:	6053      	str	r3, [r2, #4]
            break;
 8002672:	e008      	b.n	8002686 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002676:	3301      	adds	r3, #1
 8002678:	627b      	str	r3, [r7, #36]	@ 0x24
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	791b      	ldrb	r3, [r3, #4]
 800267e:	461a      	mov	r2, r3
 8002680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002682:	4293      	cmp	r3, r2
 8002684:	d3b3      	bcc.n	80025ee <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	695a      	ldr	r2, [r3, #20]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002694:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4618      	mov	r0, r3
 800269c:	f004 fb66 	bl	8006d6c <USB_ReadInterrupts>
 80026a0:	4603      	mov	r3, r0
 80026a2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80026a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026aa:	d10a      	bne.n	80026c2 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f007 f893 	bl	80097d8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	695a      	ldr	r2, [r3, #20]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80026c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4618      	mov	r0, r3
 80026c8:	f004 fb50 	bl	8006d6c <USB_ReadInterrupts>
 80026cc:	4603      	mov	r3, r0
 80026ce:	f003 0304 	and.w	r3, r3, #4
 80026d2:	2b04      	cmp	r3, #4
 80026d4:	d115      	bne.n	8002702 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	f003 0304 	and.w	r3, r3, #4
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d002      	beq.n	80026ee <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	f007 f883 	bl	80097f4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	6859      	ldr	r1, [r3, #4]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	605a      	str	r2, [r3, #4]
 80026fe:	e000      	b.n	8002702 <HAL_PCD_IRQHandler+0x996>
      return;
 8002700:	bf00      	nop
    }
  }
}
 8002702:	3734      	adds	r7, #52	@ 0x34
 8002704:	46bd      	mov	sp, r7
 8002706:	bd90      	pop	{r4, r7, pc}

08002708 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	460b      	mov	r3, r1
 8002712:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800271a:	2b01      	cmp	r3, #1
 800271c:	d101      	bne.n	8002722 <HAL_PCD_SetAddress+0x1a>
 800271e:	2302      	movs	r3, #2
 8002720:	e012      	b.n	8002748 <HAL_PCD_SetAddress+0x40>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2201      	movs	r2, #1
 8002726:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	78fa      	ldrb	r2, [r7, #3]
 800272e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	78fa      	ldrb	r2, [r7, #3]
 8002736:	4611      	mov	r1, r2
 8002738:	4618      	mov	r0, r3
 800273a:	f004 faaf 	bl	8006c9c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002746:	2300      	movs	r3, #0
}
 8002748:	4618      	mov	r0, r3
 800274a:	3708      	adds	r7, #8
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}

08002750 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	4608      	mov	r0, r1
 800275a:	4611      	mov	r1, r2
 800275c:	461a      	mov	r2, r3
 800275e:	4603      	mov	r3, r0
 8002760:	70fb      	strb	r3, [r7, #3]
 8002762:	460b      	mov	r3, r1
 8002764:	803b      	strh	r3, [r7, #0]
 8002766:	4613      	mov	r3, r2
 8002768:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800276a:	2300      	movs	r3, #0
 800276c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800276e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002772:	2b00      	cmp	r3, #0
 8002774:	da0f      	bge.n	8002796 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002776:	78fb      	ldrb	r3, [r7, #3]
 8002778:	f003 020f 	and.w	r2, r3, #15
 800277c:	4613      	mov	r3, r2
 800277e:	00db      	lsls	r3, r3, #3
 8002780:	4413      	add	r3, r2
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	3310      	adds	r3, #16
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	4413      	add	r3, r2
 800278a:	3304      	adds	r3, #4
 800278c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2201      	movs	r2, #1
 8002792:	705a      	strb	r2, [r3, #1]
 8002794:	e00f      	b.n	80027b6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002796:	78fb      	ldrb	r3, [r7, #3]
 8002798:	f003 020f 	and.w	r2, r3, #15
 800279c:	4613      	mov	r3, r2
 800279e:	00db      	lsls	r3, r3, #3
 80027a0:	4413      	add	r3, r2
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	4413      	add	r3, r2
 80027ac:	3304      	adds	r3, #4
 80027ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2200      	movs	r2, #0
 80027b4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80027b6:	78fb      	ldrb	r3, [r7, #3]
 80027b8:	f003 030f 	and.w	r3, r3, #15
 80027bc:	b2da      	uxtb	r2, r3
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80027c2:	883b      	ldrh	r3, [r7, #0]
 80027c4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	78ba      	ldrb	r2, [r7, #2]
 80027d0:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	785b      	ldrb	r3, [r3, #1]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d004      	beq.n	80027e4 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	461a      	mov	r2, r3
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80027e4:	78bb      	ldrb	r3, [r7, #2]
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d102      	bne.n	80027f0 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2200      	movs	r2, #0
 80027ee:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d101      	bne.n	80027fe <HAL_PCD_EP_Open+0xae>
 80027fa:	2302      	movs	r3, #2
 80027fc:	e00e      	b.n	800281c <HAL_PCD_EP_Open+0xcc>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2201      	movs	r2, #1
 8002802:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	68f9      	ldr	r1, [r7, #12]
 800280c:	4618      	mov	r0, r3
 800280e:	f003 fc29 	bl	8006064 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800281a:	7afb      	ldrb	r3, [r7, #11]
}
 800281c:	4618      	mov	r0, r3
 800281e:	3710      	adds	r7, #16
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}

08002824 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	460b      	mov	r3, r1
 800282e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002830:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002834:	2b00      	cmp	r3, #0
 8002836:	da0f      	bge.n	8002858 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002838:	78fb      	ldrb	r3, [r7, #3]
 800283a:	f003 020f 	and.w	r2, r3, #15
 800283e:	4613      	mov	r3, r2
 8002840:	00db      	lsls	r3, r3, #3
 8002842:	4413      	add	r3, r2
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	3310      	adds	r3, #16
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	4413      	add	r3, r2
 800284c:	3304      	adds	r3, #4
 800284e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2201      	movs	r2, #1
 8002854:	705a      	strb	r2, [r3, #1]
 8002856:	e00f      	b.n	8002878 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002858:	78fb      	ldrb	r3, [r7, #3]
 800285a:	f003 020f 	and.w	r2, r3, #15
 800285e:	4613      	mov	r3, r2
 8002860:	00db      	lsls	r3, r3, #3
 8002862:	4413      	add	r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	4413      	add	r3, r2
 800286e:	3304      	adds	r3, #4
 8002870:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2200      	movs	r2, #0
 8002876:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002878:	78fb      	ldrb	r3, [r7, #3]
 800287a:	f003 030f 	and.w	r3, r3, #15
 800287e:	b2da      	uxtb	r2, r3
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800288a:	2b01      	cmp	r3, #1
 800288c:	d101      	bne.n	8002892 <HAL_PCD_EP_Close+0x6e>
 800288e:	2302      	movs	r3, #2
 8002890:	e00e      	b.n	80028b0 <HAL_PCD_EP_Close+0x8c>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2201      	movs	r2, #1
 8002896:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	68f9      	ldr	r1, [r7, #12]
 80028a0:	4618      	mov	r0, r3
 80028a2:	f003 fc67 	bl	8006174 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3710      	adds	r7, #16
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	607a      	str	r2, [r7, #4]
 80028c2:	603b      	str	r3, [r7, #0]
 80028c4:	460b      	mov	r3, r1
 80028c6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80028c8:	7afb      	ldrb	r3, [r7, #11]
 80028ca:	f003 020f 	and.w	r2, r3, #15
 80028ce:	4613      	mov	r3, r2
 80028d0:	00db      	lsls	r3, r3, #3
 80028d2:	4413      	add	r3, r2
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80028da:	68fa      	ldr	r2, [r7, #12]
 80028dc:	4413      	add	r3, r2
 80028de:	3304      	adds	r3, #4
 80028e0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	683a      	ldr	r2, [r7, #0]
 80028ec:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	2200      	movs	r2, #0
 80028f2:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	2200      	movs	r2, #0
 80028f8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80028fa:	7afb      	ldrb	r3, [r7, #11]
 80028fc:	f003 030f 	and.w	r3, r3, #15
 8002900:	b2da      	uxtb	r2, r3
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	799b      	ldrb	r3, [r3, #6]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d102      	bne.n	8002914 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6818      	ldr	r0, [r3, #0]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	799b      	ldrb	r3, [r3, #6]
 800291c:	461a      	mov	r2, r3
 800291e:	6979      	ldr	r1, [r7, #20]
 8002920:	f003 fd04 	bl	800632c <USB_EPStartXfer>

  return HAL_OK;
 8002924:	2300      	movs	r3, #0
}
 8002926:	4618      	mov	r0, r3
 8002928:	3718      	adds	r7, #24
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}

0800292e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800292e:	b480      	push	{r7}
 8002930:	b083      	sub	sp, #12
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
 8002936:	460b      	mov	r3, r1
 8002938:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800293a:	78fb      	ldrb	r3, [r7, #3]
 800293c:	f003 020f 	and.w	r2, r3, #15
 8002940:	6879      	ldr	r1, [r7, #4]
 8002942:	4613      	mov	r3, r2
 8002944:	00db      	lsls	r3, r3, #3
 8002946:	4413      	add	r3, r2
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	440b      	add	r3, r1
 800294c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002950:	681b      	ldr	r3, [r3, #0]
}
 8002952:	4618      	mov	r0, r3
 8002954:	370c      	adds	r7, #12
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr

0800295e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800295e:	b580      	push	{r7, lr}
 8002960:	b086      	sub	sp, #24
 8002962:	af00      	add	r7, sp, #0
 8002964:	60f8      	str	r0, [r7, #12]
 8002966:	607a      	str	r2, [r7, #4]
 8002968:	603b      	str	r3, [r7, #0]
 800296a:	460b      	mov	r3, r1
 800296c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800296e:	7afb      	ldrb	r3, [r7, #11]
 8002970:	f003 020f 	and.w	r2, r3, #15
 8002974:	4613      	mov	r3, r2
 8002976:	00db      	lsls	r3, r3, #3
 8002978:	4413      	add	r3, r2
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	3310      	adds	r3, #16
 800297e:	68fa      	ldr	r2, [r7, #12]
 8002980:	4413      	add	r3, r2
 8002982:	3304      	adds	r3, #4
 8002984:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	683a      	ldr	r2, [r7, #0]
 8002990:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	2200      	movs	r2, #0
 8002996:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	2201      	movs	r2, #1
 800299c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800299e:	7afb      	ldrb	r3, [r7, #11]
 80029a0:	f003 030f 	and.w	r3, r3, #15
 80029a4:	b2da      	uxtb	r2, r3
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	799b      	ldrb	r3, [r3, #6]
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d102      	bne.n	80029b8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6818      	ldr	r0, [r3, #0]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	799b      	ldrb	r3, [r3, #6]
 80029c0:	461a      	mov	r2, r3
 80029c2:	6979      	ldr	r1, [r7, #20]
 80029c4:	f003 fcb2 	bl	800632c <USB_EPStartXfer>

  return HAL_OK;
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3718      	adds	r7, #24
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b084      	sub	sp, #16
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]
 80029da:	460b      	mov	r3, r1
 80029dc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80029de:	78fb      	ldrb	r3, [r7, #3]
 80029e0:	f003 030f 	and.w	r3, r3, #15
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	7912      	ldrb	r2, [r2, #4]
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d901      	bls.n	80029f0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e04f      	b.n	8002a90 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80029f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	da0f      	bge.n	8002a18 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029f8:	78fb      	ldrb	r3, [r7, #3]
 80029fa:	f003 020f 	and.w	r2, r3, #15
 80029fe:	4613      	mov	r3, r2
 8002a00:	00db      	lsls	r3, r3, #3
 8002a02:	4413      	add	r3, r2
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	3310      	adds	r3, #16
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	4413      	add	r3, r2
 8002a0c:	3304      	adds	r3, #4
 8002a0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2201      	movs	r2, #1
 8002a14:	705a      	strb	r2, [r3, #1]
 8002a16:	e00d      	b.n	8002a34 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002a18:	78fa      	ldrb	r2, [r7, #3]
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	00db      	lsls	r3, r3, #3
 8002a1e:	4413      	add	r3, r2
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	4413      	add	r3, r2
 8002a2a:	3304      	adds	r3, #4
 8002a2c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2200      	movs	r2, #0
 8002a32:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2201      	movs	r2, #1
 8002a38:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a3a:	78fb      	ldrb	r3, [r7, #3]
 8002a3c:	f003 030f 	and.w	r3, r3, #15
 8002a40:	b2da      	uxtb	r2, r3
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d101      	bne.n	8002a54 <HAL_PCD_EP_SetStall+0x82>
 8002a50:	2302      	movs	r3, #2
 8002a52:	e01d      	b.n	8002a90 <HAL_PCD_EP_SetStall+0xbe>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2201      	movs	r2, #1
 8002a58:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	68f9      	ldr	r1, [r7, #12]
 8002a62:	4618      	mov	r0, r3
 8002a64:	f004 f846 	bl	8006af4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002a68:	78fb      	ldrb	r3, [r7, #3]
 8002a6a:	f003 030f 	and.w	r3, r3, #15
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d109      	bne.n	8002a86 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6818      	ldr	r0, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	7999      	ldrb	r1, [r3, #6]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002a80:	461a      	mov	r2, r3
 8002a82:	f004 fa39 	bl	8006ef8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002a8e:	2300      	movs	r3, #0
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3710      	adds	r7, #16
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002aa4:	78fb      	ldrb	r3, [r7, #3]
 8002aa6:	f003 030f 	and.w	r3, r3, #15
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	7912      	ldrb	r2, [r2, #4]
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d901      	bls.n	8002ab6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e042      	b.n	8002b3c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002ab6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	da0f      	bge.n	8002ade <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002abe:	78fb      	ldrb	r3, [r7, #3]
 8002ac0:	f003 020f 	and.w	r2, r3, #15
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	00db      	lsls	r3, r3, #3
 8002ac8:	4413      	add	r3, r2
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	3310      	adds	r3, #16
 8002ace:	687a      	ldr	r2, [r7, #4]
 8002ad0:	4413      	add	r3, r2
 8002ad2:	3304      	adds	r3, #4
 8002ad4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	705a      	strb	r2, [r3, #1]
 8002adc:	e00f      	b.n	8002afe <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ade:	78fb      	ldrb	r3, [r7, #3]
 8002ae0:	f003 020f 	and.w	r2, r3, #15
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	00db      	lsls	r3, r3, #3
 8002ae8:	4413      	add	r3, r2
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002af0:	687a      	ldr	r2, [r7, #4]
 8002af2:	4413      	add	r3, r2
 8002af4:	3304      	adds	r3, #4
 8002af6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2200      	movs	r2, #0
 8002afc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2200      	movs	r2, #0
 8002b02:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002b04:	78fb      	ldrb	r3, [r7, #3]
 8002b06:	f003 030f 	and.w	r3, r3, #15
 8002b0a:	b2da      	uxtb	r2, r3
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d101      	bne.n	8002b1e <HAL_PCD_EP_ClrStall+0x86>
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	e00e      	b.n	8002b3c <HAL_PCD_EP_ClrStall+0xa4>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2201      	movs	r2, #1
 8002b22:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	68f9      	ldr	r1, [r7, #12]
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f004 f84f 	bl	8006bd0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3710      	adds	r7, #16
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	460b      	mov	r3, r1
 8002b4e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002b50:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	da0c      	bge.n	8002b72 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b58:	78fb      	ldrb	r3, [r7, #3]
 8002b5a:	f003 020f 	and.w	r2, r3, #15
 8002b5e:	4613      	mov	r3, r2
 8002b60:	00db      	lsls	r3, r3, #3
 8002b62:	4413      	add	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	3310      	adds	r3, #16
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	3304      	adds	r3, #4
 8002b6e:	60fb      	str	r3, [r7, #12]
 8002b70:	e00c      	b.n	8002b8c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b72:	78fb      	ldrb	r3, [r7, #3]
 8002b74:	f003 020f 	and.w	r2, r3, #15
 8002b78:	4613      	mov	r3, r2
 8002b7a:	00db      	lsls	r3, r3, #3
 8002b7c:	4413      	add	r3, r2
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	4413      	add	r3, r2
 8002b88:	3304      	adds	r3, #4
 8002b8a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	68f9      	ldr	r1, [r7, #12]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f003 fe6e 	bl	8006874 <USB_EPStopXfer>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002b9c:	7afb      	ldrb	r3, [r7, #11]
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3710      	adds	r7, #16
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}

08002ba6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002ba6:	b580      	push	{r7, lr}
 8002ba8:	b08a      	sub	sp, #40	@ 0x28
 8002baa:	af02      	add	r7, sp, #8
 8002bac:	6078      	str	r0, [r7, #4]
 8002bae:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002bba:	683a      	ldr	r2, [r7, #0]
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	00db      	lsls	r3, r3, #3
 8002bc0:	4413      	add	r3, r2
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	3310      	adds	r3, #16
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	4413      	add	r3, r2
 8002bca:	3304      	adds	r3, #4
 8002bcc:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	695a      	ldr	r2, [r3, #20]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	691b      	ldr	r3, [r3, #16]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d901      	bls.n	8002bde <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e06b      	b.n	8002cb6 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	691a      	ldr	r2, [r3, #16]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	69fa      	ldr	r2, [r7, #28]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d902      	bls.n	8002bfa <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	3303      	adds	r3, #3
 8002bfe:	089b      	lsrs	r3, r3, #2
 8002c00:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002c02:	e02a      	b.n	8002c5a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	691a      	ldr	r2, [r3, #16]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	695b      	ldr	r3, [r3, #20]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	69fa      	ldr	r2, [r7, #28]
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d902      	bls.n	8002c20 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	3303      	adds	r3, #3
 8002c24:	089b      	lsrs	r3, r3, #2
 8002c26:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	68d9      	ldr	r1, [r3, #12]
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	b2da      	uxtb	r2, r3
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002c38:	9300      	str	r3, [sp, #0]
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	6978      	ldr	r0, [r7, #20]
 8002c3e:	f003 fec3 	bl	80069c8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	68da      	ldr	r2, [r3, #12]
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	441a      	add	r2, r3
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	695a      	ldr	r2, [r3, #20]
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	441a      	add	r2, r3
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	015a      	lsls	r2, r3, #5
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	4413      	add	r3, r2
 8002c62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c66:	699b      	ldr	r3, [r3, #24]
 8002c68:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002c6a:	69ba      	ldr	r2, [r7, #24]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d809      	bhi.n	8002c84 <PCD_WriteEmptyTxFifo+0xde>
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	695a      	ldr	r2, [r3, #20]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d203      	bcs.n	8002c84 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	691b      	ldr	r3, [r3, #16]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d1bf      	bne.n	8002c04 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	691a      	ldr	r2, [r3, #16]
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	695b      	ldr	r3, [r3, #20]
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d811      	bhi.n	8002cb4 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	f003 030f 	and.w	r3, r3, #15
 8002c96:	2201      	movs	r2, #1
 8002c98:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ca4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	43db      	mvns	r3, r3
 8002caa:	6939      	ldr	r1, [r7, #16]
 8002cac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3720      	adds	r7, #32
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
	...

08002cc0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b088      	sub	sp, #32
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	333c      	adds	r3, #60	@ 0x3c
 8002cd8:	3304      	adds	r3, #4
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	015a      	lsls	r2, r3, #5
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	4413      	add	r3, r2
 8002ce6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	799b      	ldrb	r3, [r3, #6]
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d17b      	bne.n	8002dee <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	f003 0308 	and.w	r3, r3, #8
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d015      	beq.n	8002d2c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	4a61      	ldr	r2, [pc, #388]	@ (8002e88 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	f240 80b9 	bls.w	8002e7c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	f000 80b3 	beq.w	8002e7c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	015a      	lsls	r2, r3, #5
 8002d1a:	69bb      	ldr	r3, [r7, #24]
 8002d1c:	4413      	add	r3, r2
 8002d1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d22:	461a      	mov	r2, r3
 8002d24:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d28:	6093      	str	r3, [r2, #8]
 8002d2a:	e0a7      	b.n	8002e7c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	f003 0320 	and.w	r3, r3, #32
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d009      	beq.n	8002d4a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	015a      	lsls	r2, r3, #5
 8002d3a:	69bb      	ldr	r3, [r7, #24]
 8002d3c:	4413      	add	r3, r2
 8002d3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d42:	461a      	mov	r2, r3
 8002d44:	2320      	movs	r3, #32
 8002d46:	6093      	str	r3, [r2, #8]
 8002d48:	e098      	b.n	8002e7c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	f040 8093 	bne.w	8002e7c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	4a4b      	ldr	r2, [pc, #300]	@ (8002e88 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d90f      	bls.n	8002d7e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d00a      	beq.n	8002d7e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	015a      	lsls	r2, r3, #5
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	4413      	add	r3, r2
 8002d70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d74:	461a      	mov	r2, r3
 8002d76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d7a:	6093      	str	r3, [r2, #8]
 8002d7c:	e07e      	b.n	8002e7c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002d7e:	683a      	ldr	r2, [r7, #0]
 8002d80:	4613      	mov	r3, r2
 8002d82:	00db      	lsls	r3, r3, #3
 8002d84:	4413      	add	r3, r2
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	4413      	add	r3, r2
 8002d90:	3304      	adds	r3, #4
 8002d92:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6a1a      	ldr	r2, [r3, #32]
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	0159      	lsls	r1, r3, #5
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	440b      	add	r3, r1
 8002da0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002da4:	691b      	ldr	r3, [r3, #16]
 8002da6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002daa:	1ad2      	subs	r2, r2, r3
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d114      	bne.n	8002de0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d109      	bne.n	8002dd2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6818      	ldr	r0, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002dc8:	461a      	mov	r2, r3
 8002dca:	2101      	movs	r1, #1
 8002dcc:	f004 f894 	bl	8006ef8 <USB_EP0_OutStart>
 8002dd0:	e006      	b.n	8002de0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	68da      	ldr	r2, [r3, #12]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	695b      	ldr	r3, [r3, #20]
 8002dda:	441a      	add	r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	4619      	mov	r1, r3
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f006 fc32 	bl	8009650 <HAL_PCD_DataOutStageCallback>
 8002dec:	e046      	b.n	8002e7c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	4a26      	ldr	r2, [pc, #152]	@ (8002e8c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d124      	bne.n	8002e40 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d00a      	beq.n	8002e16 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	015a      	lsls	r2, r3, #5
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	4413      	add	r3, r2
 8002e08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e12:	6093      	str	r3, [r2, #8]
 8002e14:	e032      	b.n	8002e7c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	f003 0320 	and.w	r3, r3, #32
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d008      	beq.n	8002e32 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	015a      	lsls	r2, r3, #5
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	4413      	add	r3, r2
 8002e28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	2320      	movs	r3, #32
 8002e30:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	4619      	mov	r1, r3
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f006 fc09 	bl	8009650 <HAL_PCD_DataOutStageCallback>
 8002e3e:	e01d      	b.n	8002e7c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d114      	bne.n	8002e70 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002e46:	6879      	ldr	r1, [r7, #4]
 8002e48:	683a      	ldr	r2, [r7, #0]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	00db      	lsls	r3, r3, #3
 8002e4e:	4413      	add	r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	440b      	add	r3, r1
 8002e54:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d108      	bne.n	8002e70 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6818      	ldr	r0, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002e68:	461a      	mov	r2, r3
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	f004 f844 	bl	8006ef8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	4619      	mov	r1, r3
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f006 fbea 	bl	8009650 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3720      	adds	r7, #32
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	4f54300a 	.word	0x4f54300a
 8002e8c:	4f54310a 	.word	0x4f54310a

08002e90 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b086      	sub	sp, #24
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	333c      	adds	r3, #60	@ 0x3c
 8002ea8:	3304      	adds	r3, #4
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	015a      	lsls	r2, r3, #5
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	4413      	add	r3, r2
 8002eb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	4a15      	ldr	r2, [pc, #84]	@ (8002f18 <PCD_EP_OutSetupPacket_int+0x88>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d90e      	bls.n	8002ee4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d009      	beq.n	8002ee4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	015a      	lsls	r2, r3, #5
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	4413      	add	r3, r2
 8002ed8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002edc:	461a      	mov	r2, r3
 8002ede:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ee2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f006 fba1 	bl	800962c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	4a0a      	ldr	r2, [pc, #40]	@ (8002f18 <PCD_EP_OutSetupPacket_int+0x88>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d90c      	bls.n	8002f0c <PCD_EP_OutSetupPacket_int+0x7c>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	799b      	ldrb	r3, [r3, #6]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d108      	bne.n	8002f0c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6818      	ldr	r0, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002f04:	461a      	mov	r2, r3
 8002f06:	2101      	movs	r1, #1
 8002f08:	f003 fff6 	bl	8006ef8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3718      	adds	r7, #24
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	4f54300a 	.word	0x4f54300a

08002f1c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b085      	sub	sp, #20
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	460b      	mov	r3, r1
 8002f26:	70fb      	strb	r3, [r7, #3]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f32:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002f34:	78fb      	ldrb	r3, [r7, #3]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d107      	bne.n	8002f4a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002f3a:	883b      	ldrh	r3, [r7, #0]
 8002f3c:	0419      	lsls	r1, r3, #16
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	68ba      	ldr	r2, [r7, #8]
 8002f44:	430a      	orrs	r2, r1
 8002f46:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f48:	e028      	b.n	8002f9c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f50:	0c1b      	lsrs	r3, r3, #16
 8002f52:	68ba      	ldr	r2, [r7, #8]
 8002f54:	4413      	add	r3, r2
 8002f56:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002f58:	2300      	movs	r3, #0
 8002f5a:	73fb      	strb	r3, [r7, #15]
 8002f5c:	e00d      	b.n	8002f7a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	7bfb      	ldrb	r3, [r7, #15]
 8002f64:	3340      	adds	r3, #64	@ 0x40
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	4413      	add	r3, r2
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	0c1b      	lsrs	r3, r3, #16
 8002f6e:	68ba      	ldr	r2, [r7, #8]
 8002f70:	4413      	add	r3, r2
 8002f72:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002f74:	7bfb      	ldrb	r3, [r7, #15]
 8002f76:	3301      	adds	r3, #1
 8002f78:	73fb      	strb	r3, [r7, #15]
 8002f7a:	7bfa      	ldrb	r2, [r7, #15]
 8002f7c:	78fb      	ldrb	r3, [r7, #3]
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d3ec      	bcc.n	8002f5e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002f84:	883b      	ldrh	r3, [r7, #0]
 8002f86:	0418      	lsls	r0, r3, #16
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6819      	ldr	r1, [r3, #0]
 8002f8c:	78fb      	ldrb	r3, [r7, #3]
 8002f8e:	3b01      	subs	r3, #1
 8002f90:	68ba      	ldr	r2, [r7, #8]
 8002f92:	4302      	orrs	r2, r0
 8002f94:	3340      	adds	r3, #64	@ 0x40
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	440b      	add	r3, r1
 8002f9a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002f9c:	2300      	movs	r3, #0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3714      	adds	r7, #20
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr

08002faa <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002faa:	b480      	push	{r7}
 8002fac:	b083      	sub	sp, #12
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
 8002fb2:	460b      	mov	r3, r1
 8002fb4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	887a      	ldrh	r2, [r7, #2]
 8002fbc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002fbe:	2300      	movs	r3, #0
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr

08002fcc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b085      	sub	sp, #20
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	699b      	ldr	r3, [r3, #24]
 8002fee:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002ffa:	4b05      	ldr	r3, [pc, #20]	@ (8003010 <HAL_PCDEx_ActivateLPM+0x44>)
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	68fa      	ldr	r2, [r7, #12]
 8003000:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003002:	2300      	movs	r3, #0
}
 8003004:	4618      	mov	r0, r3
 8003006:	3714      	adds	r7, #20
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr
 8003010:	10000003 	.word	0x10000003

08003014 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003018:	4b05      	ldr	r3, [pc, #20]	@ (8003030 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a04      	ldr	r2, [pc, #16]	@ (8003030 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800301e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003022:	6013      	str	r3, [r2, #0]
}
 8003024:	bf00      	nop
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	40007000 	.word	0x40007000

08003034 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800303a:	2300      	movs	r3, #0
 800303c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800303e:	4b23      	ldr	r3, [pc, #140]	@ (80030cc <HAL_PWREx_EnableOverDrive+0x98>)
 8003040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003042:	4a22      	ldr	r2, [pc, #136]	@ (80030cc <HAL_PWREx_EnableOverDrive+0x98>)
 8003044:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003048:	6413      	str	r3, [r2, #64]	@ 0x40
 800304a:	4b20      	ldr	r3, [pc, #128]	@ (80030cc <HAL_PWREx_EnableOverDrive+0x98>)
 800304c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800304e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003052:	603b      	str	r3, [r7, #0]
 8003054:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003056:	4b1e      	ldr	r3, [pc, #120]	@ (80030d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a1d      	ldr	r2, [pc, #116]	@ (80030d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800305c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003060:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003062:	f7fe fa23 	bl	80014ac <HAL_GetTick>
 8003066:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003068:	e009      	b.n	800307e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800306a:	f7fe fa1f 	bl	80014ac <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003078:	d901      	bls.n	800307e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800307a:	2303      	movs	r3, #3
 800307c:	e022      	b.n	80030c4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800307e:	4b14      	ldr	r3, [pc, #80]	@ (80030d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003086:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800308a:	d1ee      	bne.n	800306a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800308c:	4b10      	ldr	r3, [pc, #64]	@ (80030d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a0f      	ldr	r2, [pc, #60]	@ (80030d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003092:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003096:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003098:	f7fe fa08 	bl	80014ac <HAL_GetTick>
 800309c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800309e:	e009      	b.n	80030b4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80030a0:	f7fe fa04 	bl	80014ac <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80030ae:	d901      	bls.n	80030b4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e007      	b.n	80030c4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80030b4:	4b06      	ldr	r3, [pc, #24]	@ (80030d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80030c0:	d1ee      	bne.n	80030a0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3708      	adds	r7, #8
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	40023800 	.word	0x40023800
 80030d0:	40007000 	.word	0x40007000

080030d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b086      	sub	sp, #24
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80030dc:	2300      	movs	r3, #0
 80030de:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d101      	bne.n	80030ea <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e291      	b.n	800360e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0301 	and.w	r3, r3, #1
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	f000 8087 	beq.w	8003206 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030f8:	4b96      	ldr	r3, [pc, #600]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	f003 030c 	and.w	r3, r3, #12
 8003100:	2b04      	cmp	r3, #4
 8003102:	d00c      	beq.n	800311e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003104:	4b93      	ldr	r3, [pc, #588]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f003 030c 	and.w	r3, r3, #12
 800310c:	2b08      	cmp	r3, #8
 800310e:	d112      	bne.n	8003136 <HAL_RCC_OscConfig+0x62>
 8003110:	4b90      	ldr	r3, [pc, #576]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003118:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800311c:	d10b      	bne.n	8003136 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800311e:	4b8d      	ldr	r3, [pc, #564]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d06c      	beq.n	8003204 <HAL_RCC_OscConfig+0x130>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d168      	bne.n	8003204 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e26b      	b.n	800360e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800313e:	d106      	bne.n	800314e <HAL_RCC_OscConfig+0x7a>
 8003140:	4b84      	ldr	r3, [pc, #528]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a83      	ldr	r2, [pc, #524]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003146:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800314a:	6013      	str	r3, [r2, #0]
 800314c:	e02e      	b.n	80031ac <HAL_RCC_OscConfig+0xd8>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d10c      	bne.n	8003170 <HAL_RCC_OscConfig+0x9c>
 8003156:	4b7f      	ldr	r3, [pc, #508]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a7e      	ldr	r2, [pc, #504]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 800315c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003160:	6013      	str	r3, [r2, #0]
 8003162:	4b7c      	ldr	r3, [pc, #496]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a7b      	ldr	r2, [pc, #492]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003168:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800316c:	6013      	str	r3, [r2, #0]
 800316e:	e01d      	b.n	80031ac <HAL_RCC_OscConfig+0xd8>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003178:	d10c      	bne.n	8003194 <HAL_RCC_OscConfig+0xc0>
 800317a:	4b76      	ldr	r3, [pc, #472]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a75      	ldr	r2, [pc, #468]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003180:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003184:	6013      	str	r3, [r2, #0]
 8003186:	4b73      	ldr	r3, [pc, #460]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a72      	ldr	r2, [pc, #456]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 800318c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003190:	6013      	str	r3, [r2, #0]
 8003192:	e00b      	b.n	80031ac <HAL_RCC_OscConfig+0xd8>
 8003194:	4b6f      	ldr	r3, [pc, #444]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a6e      	ldr	r2, [pc, #440]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 800319a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800319e:	6013      	str	r3, [r2, #0]
 80031a0:	4b6c      	ldr	r3, [pc, #432]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a6b      	ldr	r2, [pc, #428]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 80031a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d013      	beq.n	80031dc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031b4:	f7fe f97a 	bl	80014ac <HAL_GetTick>
 80031b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ba:	e008      	b.n	80031ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031bc:	f7fe f976 	bl	80014ac <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	2b64      	cmp	r3, #100	@ 0x64
 80031c8:	d901      	bls.n	80031ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e21f      	b.n	800360e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ce:	4b61      	ldr	r3, [pc, #388]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d0f0      	beq.n	80031bc <HAL_RCC_OscConfig+0xe8>
 80031da:	e014      	b.n	8003206 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031dc:	f7fe f966 	bl	80014ac <HAL_GetTick>
 80031e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031e2:	e008      	b.n	80031f6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031e4:	f7fe f962 	bl	80014ac <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b64      	cmp	r3, #100	@ 0x64
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e20b      	b.n	800360e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031f6:	4b57      	ldr	r3, [pc, #348]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d1f0      	bne.n	80031e4 <HAL_RCC_OscConfig+0x110>
 8003202:	e000      	b.n	8003206 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003204:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	2b00      	cmp	r3, #0
 8003210:	d069      	beq.n	80032e6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003212:	4b50      	ldr	r3, [pc, #320]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	f003 030c 	and.w	r3, r3, #12
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00b      	beq.n	8003236 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800321e:	4b4d      	ldr	r3, [pc, #308]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f003 030c 	and.w	r3, r3, #12
 8003226:	2b08      	cmp	r3, #8
 8003228:	d11c      	bne.n	8003264 <HAL_RCC_OscConfig+0x190>
 800322a:	4b4a      	ldr	r3, [pc, #296]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d116      	bne.n	8003264 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003236:	4b47      	ldr	r3, [pc, #284]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d005      	beq.n	800324e <HAL_RCC_OscConfig+0x17a>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	2b01      	cmp	r3, #1
 8003248:	d001      	beq.n	800324e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e1df      	b.n	800360e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800324e:	4b41      	ldr	r3, [pc, #260]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	691b      	ldr	r3, [r3, #16]
 800325a:	00db      	lsls	r3, r3, #3
 800325c:	493d      	ldr	r1, [pc, #244]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 800325e:	4313      	orrs	r3, r2
 8003260:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003262:	e040      	b.n	80032e6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d023      	beq.n	80032b4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800326c:	4b39      	ldr	r3, [pc, #228]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a38      	ldr	r2, [pc, #224]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003272:	f043 0301 	orr.w	r3, r3, #1
 8003276:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003278:	f7fe f918 	bl	80014ac <HAL_GetTick>
 800327c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800327e:	e008      	b.n	8003292 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003280:	f7fe f914 	bl	80014ac <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	2b02      	cmp	r3, #2
 800328c:	d901      	bls.n	8003292 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e1bd      	b.n	800360e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003292:	4b30      	ldr	r3, [pc, #192]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 0302 	and.w	r3, r3, #2
 800329a:	2b00      	cmp	r3, #0
 800329c:	d0f0      	beq.n	8003280 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800329e:	4b2d      	ldr	r3, [pc, #180]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	691b      	ldr	r3, [r3, #16]
 80032aa:	00db      	lsls	r3, r3, #3
 80032ac:	4929      	ldr	r1, [pc, #164]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 80032ae:	4313      	orrs	r3, r2
 80032b0:	600b      	str	r3, [r1, #0]
 80032b2:	e018      	b.n	80032e6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032b4:	4b27      	ldr	r3, [pc, #156]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a26      	ldr	r2, [pc, #152]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 80032ba:	f023 0301 	bic.w	r3, r3, #1
 80032be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c0:	f7fe f8f4 	bl	80014ac <HAL_GetTick>
 80032c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032c6:	e008      	b.n	80032da <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032c8:	f7fe f8f0 	bl	80014ac <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	d901      	bls.n	80032da <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e199      	b.n	800360e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032da:	4b1e      	ldr	r3, [pc, #120]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0302 	and.w	r3, r3, #2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d1f0      	bne.n	80032c8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0308 	and.w	r3, r3, #8
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d038      	beq.n	8003364 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	695b      	ldr	r3, [r3, #20]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d019      	beq.n	800332e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032fa:	4b16      	ldr	r3, [pc, #88]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 80032fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032fe:	4a15      	ldr	r2, [pc, #84]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003300:	f043 0301 	orr.w	r3, r3, #1
 8003304:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003306:	f7fe f8d1 	bl	80014ac <HAL_GetTick>
 800330a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800330c:	e008      	b.n	8003320 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800330e:	f7fe f8cd 	bl	80014ac <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e176      	b.n	800360e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003320:	4b0c      	ldr	r3, [pc, #48]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003322:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003324:	f003 0302 	and.w	r3, r3, #2
 8003328:	2b00      	cmp	r3, #0
 800332a:	d0f0      	beq.n	800330e <HAL_RCC_OscConfig+0x23a>
 800332c:	e01a      	b.n	8003364 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800332e:	4b09      	ldr	r3, [pc, #36]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003330:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003332:	4a08      	ldr	r2, [pc, #32]	@ (8003354 <HAL_RCC_OscConfig+0x280>)
 8003334:	f023 0301 	bic.w	r3, r3, #1
 8003338:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800333a:	f7fe f8b7 	bl	80014ac <HAL_GetTick>
 800333e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003340:	e00a      	b.n	8003358 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003342:	f7fe f8b3 	bl	80014ac <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	2b02      	cmp	r3, #2
 800334e:	d903      	bls.n	8003358 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e15c      	b.n	800360e <HAL_RCC_OscConfig+0x53a>
 8003354:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003358:	4b91      	ldr	r3, [pc, #580]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 800335a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800335c:	f003 0302 	and.w	r3, r3, #2
 8003360:	2b00      	cmp	r3, #0
 8003362:	d1ee      	bne.n	8003342 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 0304 	and.w	r3, r3, #4
 800336c:	2b00      	cmp	r3, #0
 800336e:	f000 80a4 	beq.w	80034ba <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003372:	4b8b      	ldr	r3, [pc, #556]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 8003374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d10d      	bne.n	800339a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800337e:	4b88      	ldr	r3, [pc, #544]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 8003380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003382:	4a87      	ldr	r2, [pc, #540]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 8003384:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003388:	6413      	str	r3, [r2, #64]	@ 0x40
 800338a:	4b85      	ldr	r3, [pc, #532]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 800338c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003392:	60bb      	str	r3, [r7, #8]
 8003394:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003396:	2301      	movs	r3, #1
 8003398:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800339a:	4b82      	ldr	r3, [pc, #520]	@ (80035a4 <HAL_RCC_OscConfig+0x4d0>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d118      	bne.n	80033d8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80033a6:	4b7f      	ldr	r3, [pc, #508]	@ (80035a4 <HAL_RCC_OscConfig+0x4d0>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a7e      	ldr	r2, [pc, #504]	@ (80035a4 <HAL_RCC_OscConfig+0x4d0>)
 80033ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033b2:	f7fe f87b 	bl	80014ac <HAL_GetTick>
 80033b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033b8:	e008      	b.n	80033cc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033ba:	f7fe f877 	bl	80014ac <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	2b64      	cmp	r3, #100	@ 0x64
 80033c6:	d901      	bls.n	80033cc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e120      	b.n	800360e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033cc:	4b75      	ldr	r3, [pc, #468]	@ (80035a4 <HAL_RCC_OscConfig+0x4d0>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d0f0      	beq.n	80033ba <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d106      	bne.n	80033ee <HAL_RCC_OscConfig+0x31a>
 80033e0:	4b6f      	ldr	r3, [pc, #444]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 80033e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033e4:	4a6e      	ldr	r2, [pc, #440]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 80033e6:	f043 0301 	orr.w	r3, r3, #1
 80033ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80033ec:	e02d      	b.n	800344a <HAL_RCC_OscConfig+0x376>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d10c      	bne.n	8003410 <HAL_RCC_OscConfig+0x33c>
 80033f6:	4b6a      	ldr	r3, [pc, #424]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 80033f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033fa:	4a69      	ldr	r2, [pc, #420]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 80033fc:	f023 0301 	bic.w	r3, r3, #1
 8003400:	6713      	str	r3, [r2, #112]	@ 0x70
 8003402:	4b67      	ldr	r3, [pc, #412]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 8003404:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003406:	4a66      	ldr	r2, [pc, #408]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 8003408:	f023 0304 	bic.w	r3, r3, #4
 800340c:	6713      	str	r3, [r2, #112]	@ 0x70
 800340e:	e01c      	b.n	800344a <HAL_RCC_OscConfig+0x376>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	2b05      	cmp	r3, #5
 8003416:	d10c      	bne.n	8003432 <HAL_RCC_OscConfig+0x35e>
 8003418:	4b61      	ldr	r3, [pc, #388]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 800341a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800341c:	4a60      	ldr	r2, [pc, #384]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 800341e:	f043 0304 	orr.w	r3, r3, #4
 8003422:	6713      	str	r3, [r2, #112]	@ 0x70
 8003424:	4b5e      	ldr	r3, [pc, #376]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 8003426:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003428:	4a5d      	ldr	r2, [pc, #372]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 800342a:	f043 0301 	orr.w	r3, r3, #1
 800342e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003430:	e00b      	b.n	800344a <HAL_RCC_OscConfig+0x376>
 8003432:	4b5b      	ldr	r3, [pc, #364]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 8003434:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003436:	4a5a      	ldr	r2, [pc, #360]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 8003438:	f023 0301 	bic.w	r3, r3, #1
 800343c:	6713      	str	r3, [r2, #112]	@ 0x70
 800343e:	4b58      	ldr	r3, [pc, #352]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 8003440:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003442:	4a57      	ldr	r2, [pc, #348]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 8003444:	f023 0304 	bic.w	r3, r3, #4
 8003448:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d015      	beq.n	800347e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003452:	f7fe f82b 	bl	80014ac <HAL_GetTick>
 8003456:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003458:	e00a      	b.n	8003470 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800345a:	f7fe f827 	bl	80014ac <HAL_GetTick>
 800345e:	4602      	mov	r2, r0
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003468:	4293      	cmp	r3, r2
 800346a:	d901      	bls.n	8003470 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800346c:	2303      	movs	r3, #3
 800346e:	e0ce      	b.n	800360e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003470:	4b4b      	ldr	r3, [pc, #300]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 8003472:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003474:	f003 0302 	and.w	r3, r3, #2
 8003478:	2b00      	cmp	r3, #0
 800347a:	d0ee      	beq.n	800345a <HAL_RCC_OscConfig+0x386>
 800347c:	e014      	b.n	80034a8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800347e:	f7fe f815 	bl	80014ac <HAL_GetTick>
 8003482:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003484:	e00a      	b.n	800349c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003486:	f7fe f811 	bl	80014ac <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003494:	4293      	cmp	r3, r2
 8003496:	d901      	bls.n	800349c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e0b8      	b.n	800360e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800349c:	4b40      	ldr	r3, [pc, #256]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 800349e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034a0:	f003 0302 	and.w	r3, r3, #2
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d1ee      	bne.n	8003486 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80034a8:	7dfb      	ldrb	r3, [r7, #23]
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d105      	bne.n	80034ba <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034ae:	4b3c      	ldr	r3, [pc, #240]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 80034b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b2:	4a3b      	ldr	r2, [pc, #236]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 80034b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034b8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	f000 80a4 	beq.w	800360c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034c4:	4b36      	ldr	r3, [pc, #216]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	f003 030c 	and.w	r3, r3, #12
 80034cc:	2b08      	cmp	r3, #8
 80034ce:	d06b      	beq.n	80035a8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	699b      	ldr	r3, [r3, #24]
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d149      	bne.n	800356c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034d8:	4b31      	ldr	r3, [pc, #196]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a30      	ldr	r2, [pc, #192]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 80034de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034e4:	f7fd ffe2 	bl	80014ac <HAL_GetTick>
 80034e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034ea:	e008      	b.n	80034fe <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034ec:	f7fd ffde 	bl	80014ac <HAL_GetTick>
 80034f0:	4602      	mov	r2, r0
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	2b02      	cmp	r3, #2
 80034f8:	d901      	bls.n	80034fe <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	e087      	b.n	800360e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034fe:	4b28      	ldr	r3, [pc, #160]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d1f0      	bne.n	80034ec <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	69da      	ldr	r2, [r3, #28]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a1b      	ldr	r3, [r3, #32]
 8003512:	431a      	orrs	r2, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003518:	019b      	lsls	r3, r3, #6
 800351a:	431a      	orrs	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003520:	085b      	lsrs	r3, r3, #1
 8003522:	3b01      	subs	r3, #1
 8003524:	041b      	lsls	r3, r3, #16
 8003526:	431a      	orrs	r2, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800352c:	061b      	lsls	r3, r3, #24
 800352e:	4313      	orrs	r3, r2
 8003530:	4a1b      	ldr	r2, [pc, #108]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 8003532:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003536:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003538:	4b19      	ldr	r3, [pc, #100]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a18      	ldr	r2, [pc, #96]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 800353e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003542:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003544:	f7fd ffb2 	bl	80014ac <HAL_GetTick>
 8003548:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800354a:	e008      	b.n	800355e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800354c:	f7fd ffae 	bl	80014ac <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	2b02      	cmp	r3, #2
 8003558:	d901      	bls.n	800355e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e057      	b.n	800360e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800355e:	4b10      	ldr	r3, [pc, #64]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d0f0      	beq.n	800354c <HAL_RCC_OscConfig+0x478>
 800356a:	e04f      	b.n	800360c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800356c:	4b0c      	ldr	r3, [pc, #48]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a0b      	ldr	r2, [pc, #44]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 8003572:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003576:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003578:	f7fd ff98 	bl	80014ac <HAL_GetTick>
 800357c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800357e:	e008      	b.n	8003592 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003580:	f7fd ff94 	bl	80014ac <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	2b02      	cmp	r3, #2
 800358c:	d901      	bls.n	8003592 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e03d      	b.n	800360e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003592:	4b03      	ldr	r3, [pc, #12]	@ (80035a0 <HAL_RCC_OscConfig+0x4cc>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1f0      	bne.n	8003580 <HAL_RCC_OscConfig+0x4ac>
 800359e:	e035      	b.n	800360c <HAL_RCC_OscConfig+0x538>
 80035a0:	40023800 	.word	0x40023800
 80035a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80035a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003618 <HAL_RCC_OscConfig+0x544>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	699b      	ldr	r3, [r3, #24]
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d028      	beq.n	8003608 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d121      	bne.n	8003608 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d11a      	bne.n	8003608 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035d2:	68fa      	ldr	r2, [r7, #12]
 80035d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80035d8:	4013      	ands	r3, r2
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80035de:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d111      	bne.n	8003608 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ee:	085b      	lsrs	r3, r3, #1
 80035f0:	3b01      	subs	r3, #1
 80035f2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d107      	bne.n	8003608 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003602:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003604:	429a      	cmp	r2, r3
 8003606:	d001      	beq.n	800360c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e000      	b.n	800360e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3718      	adds	r7, #24
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	40023800 	.word	0x40023800

0800361c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003626:	2300      	movs	r3, #0
 8003628:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d101      	bne.n	8003634 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e0d0      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003634:	4b6a      	ldr	r3, [pc, #424]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 030f 	and.w	r3, r3, #15
 800363c:	683a      	ldr	r2, [r7, #0]
 800363e:	429a      	cmp	r2, r3
 8003640:	d910      	bls.n	8003664 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003642:	4b67      	ldr	r3, [pc, #412]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f023 020f 	bic.w	r2, r3, #15
 800364a:	4965      	ldr	r1, [pc, #404]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	4313      	orrs	r3, r2
 8003650:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003652:	4b63      	ldr	r3, [pc, #396]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 030f 	and.w	r3, r3, #15
 800365a:	683a      	ldr	r2, [r7, #0]
 800365c:	429a      	cmp	r2, r3
 800365e:	d001      	beq.n	8003664 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e0b8      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0302 	and.w	r3, r3, #2
 800366c:	2b00      	cmp	r3, #0
 800366e:	d020      	beq.n	80036b2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0304 	and.w	r3, r3, #4
 8003678:	2b00      	cmp	r3, #0
 800367a:	d005      	beq.n	8003688 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800367c:	4b59      	ldr	r3, [pc, #356]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	4a58      	ldr	r2, [pc, #352]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 8003682:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003686:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 0308 	and.w	r3, r3, #8
 8003690:	2b00      	cmp	r3, #0
 8003692:	d005      	beq.n	80036a0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003694:	4b53      	ldr	r3, [pc, #332]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	4a52      	ldr	r2, [pc, #328]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 800369a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800369e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036a0:	4b50      	ldr	r3, [pc, #320]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	494d      	ldr	r1, [pc, #308]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 80036ae:	4313      	orrs	r3, r2
 80036b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0301 	and.w	r3, r3, #1
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d040      	beq.n	8003740 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d107      	bne.n	80036d6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036c6:	4b47      	ldr	r3, [pc, #284]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d115      	bne.n	80036fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e07f      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d107      	bne.n	80036ee <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036de:	4b41      	ldr	r3, [pc, #260]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d109      	bne.n	80036fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e073      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036ee:	4b3d      	ldr	r3, [pc, #244]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0302 	and.w	r3, r3, #2
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d101      	bne.n	80036fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e06b      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036fe:	4b39      	ldr	r3, [pc, #228]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f023 0203 	bic.w	r2, r3, #3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	4936      	ldr	r1, [pc, #216]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 800370c:	4313      	orrs	r3, r2
 800370e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003710:	f7fd fecc 	bl	80014ac <HAL_GetTick>
 8003714:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003716:	e00a      	b.n	800372e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003718:	f7fd fec8 	bl	80014ac <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003726:	4293      	cmp	r3, r2
 8003728:	d901      	bls.n	800372e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800372a:	2303      	movs	r3, #3
 800372c:	e053      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800372e:	4b2d      	ldr	r3, [pc, #180]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	f003 020c 	and.w	r2, r3, #12
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	429a      	cmp	r2, r3
 800373e:	d1eb      	bne.n	8003718 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003740:	4b27      	ldr	r3, [pc, #156]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 030f 	and.w	r3, r3, #15
 8003748:	683a      	ldr	r2, [r7, #0]
 800374a:	429a      	cmp	r2, r3
 800374c:	d210      	bcs.n	8003770 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800374e:	4b24      	ldr	r3, [pc, #144]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f023 020f 	bic.w	r2, r3, #15
 8003756:	4922      	ldr	r1, [pc, #136]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	4313      	orrs	r3, r2
 800375c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800375e:	4b20      	ldr	r3, [pc, #128]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 030f 	and.w	r3, r3, #15
 8003766:	683a      	ldr	r2, [r7, #0]
 8003768:	429a      	cmp	r2, r3
 800376a:	d001      	beq.n	8003770 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e032      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0304 	and.w	r3, r3, #4
 8003778:	2b00      	cmp	r3, #0
 800377a:	d008      	beq.n	800378e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800377c:	4b19      	ldr	r3, [pc, #100]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	4916      	ldr	r1, [pc, #88]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 800378a:	4313      	orrs	r3, r2
 800378c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0308 	and.w	r3, r3, #8
 8003796:	2b00      	cmp	r3, #0
 8003798:	d009      	beq.n	80037ae <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800379a:	4b12      	ldr	r3, [pc, #72]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	691b      	ldr	r3, [r3, #16]
 80037a6:	00db      	lsls	r3, r3, #3
 80037a8:	490e      	ldr	r1, [pc, #56]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037ae:	f000 f821 	bl	80037f4 <HAL_RCC_GetSysClockFreq>
 80037b2:	4602      	mov	r2, r0
 80037b4:	4b0b      	ldr	r3, [pc, #44]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	091b      	lsrs	r3, r3, #4
 80037ba:	f003 030f 	and.w	r3, r3, #15
 80037be:	490a      	ldr	r1, [pc, #40]	@ (80037e8 <HAL_RCC_ClockConfig+0x1cc>)
 80037c0:	5ccb      	ldrb	r3, [r1, r3]
 80037c2:	fa22 f303 	lsr.w	r3, r2, r3
 80037c6:	4a09      	ldr	r2, [pc, #36]	@ (80037ec <HAL_RCC_ClockConfig+0x1d0>)
 80037c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80037ca:	4b09      	ldr	r3, [pc, #36]	@ (80037f0 <HAL_RCC_ClockConfig+0x1d4>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7fd fe28 	bl	8001424 <HAL_InitTick>

  return HAL_OK;
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3710      	adds	r7, #16
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	40023c00 	.word	0x40023c00
 80037e4:	40023800 	.word	0x40023800
 80037e8:	08009f24 	.word	0x08009f24
 80037ec:	20000000 	.word	0x20000000
 80037f0:	20000004 	.word	0x20000004

080037f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037f8:	b094      	sub	sp, #80	@ 0x50
 80037fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80037fc:	2300      	movs	r3, #0
 80037fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8003800:	2300      	movs	r3, #0
 8003802:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003804:	2300      	movs	r3, #0
 8003806:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003808:	2300      	movs	r3, #0
 800380a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800380c:	4b79      	ldr	r3, [pc, #484]	@ (80039f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f003 030c 	and.w	r3, r3, #12
 8003814:	2b08      	cmp	r3, #8
 8003816:	d00d      	beq.n	8003834 <HAL_RCC_GetSysClockFreq+0x40>
 8003818:	2b08      	cmp	r3, #8
 800381a:	f200 80e1 	bhi.w	80039e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800381e:	2b00      	cmp	r3, #0
 8003820:	d002      	beq.n	8003828 <HAL_RCC_GetSysClockFreq+0x34>
 8003822:	2b04      	cmp	r3, #4
 8003824:	d003      	beq.n	800382e <HAL_RCC_GetSysClockFreq+0x3a>
 8003826:	e0db      	b.n	80039e0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003828:	4b73      	ldr	r3, [pc, #460]	@ (80039f8 <HAL_RCC_GetSysClockFreq+0x204>)
 800382a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800382c:	e0db      	b.n	80039e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800382e:	4b72      	ldr	r3, [pc, #456]	@ (80039f8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003830:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003832:	e0d8      	b.n	80039e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003834:	4b6f      	ldr	r3, [pc, #444]	@ (80039f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800383c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800383e:	4b6d      	ldr	r3, [pc, #436]	@ (80039f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d063      	beq.n	8003912 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800384a:	4b6a      	ldr	r3, [pc, #424]	@ (80039f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	099b      	lsrs	r3, r3, #6
 8003850:	2200      	movs	r2, #0
 8003852:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003854:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003858:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800385c:	633b      	str	r3, [r7, #48]	@ 0x30
 800385e:	2300      	movs	r3, #0
 8003860:	637b      	str	r3, [r7, #52]	@ 0x34
 8003862:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003866:	4622      	mov	r2, r4
 8003868:	462b      	mov	r3, r5
 800386a:	f04f 0000 	mov.w	r0, #0
 800386e:	f04f 0100 	mov.w	r1, #0
 8003872:	0159      	lsls	r1, r3, #5
 8003874:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003878:	0150      	lsls	r0, r2, #5
 800387a:	4602      	mov	r2, r0
 800387c:	460b      	mov	r3, r1
 800387e:	4621      	mov	r1, r4
 8003880:	1a51      	subs	r1, r2, r1
 8003882:	6139      	str	r1, [r7, #16]
 8003884:	4629      	mov	r1, r5
 8003886:	eb63 0301 	sbc.w	r3, r3, r1
 800388a:	617b      	str	r3, [r7, #20]
 800388c:	f04f 0200 	mov.w	r2, #0
 8003890:	f04f 0300 	mov.w	r3, #0
 8003894:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003898:	4659      	mov	r1, fp
 800389a:	018b      	lsls	r3, r1, #6
 800389c:	4651      	mov	r1, sl
 800389e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038a2:	4651      	mov	r1, sl
 80038a4:	018a      	lsls	r2, r1, #6
 80038a6:	4651      	mov	r1, sl
 80038a8:	ebb2 0801 	subs.w	r8, r2, r1
 80038ac:	4659      	mov	r1, fp
 80038ae:	eb63 0901 	sbc.w	r9, r3, r1
 80038b2:	f04f 0200 	mov.w	r2, #0
 80038b6:	f04f 0300 	mov.w	r3, #0
 80038ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038c6:	4690      	mov	r8, r2
 80038c8:	4699      	mov	r9, r3
 80038ca:	4623      	mov	r3, r4
 80038cc:	eb18 0303 	adds.w	r3, r8, r3
 80038d0:	60bb      	str	r3, [r7, #8]
 80038d2:	462b      	mov	r3, r5
 80038d4:	eb49 0303 	adc.w	r3, r9, r3
 80038d8:	60fb      	str	r3, [r7, #12]
 80038da:	f04f 0200 	mov.w	r2, #0
 80038de:	f04f 0300 	mov.w	r3, #0
 80038e2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80038e6:	4629      	mov	r1, r5
 80038e8:	028b      	lsls	r3, r1, #10
 80038ea:	4621      	mov	r1, r4
 80038ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80038f0:	4621      	mov	r1, r4
 80038f2:	028a      	lsls	r2, r1, #10
 80038f4:	4610      	mov	r0, r2
 80038f6:	4619      	mov	r1, r3
 80038f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038fa:	2200      	movs	r2, #0
 80038fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003900:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003904:	f7fc fc8c 	bl	8000220 <__aeabi_uldivmod>
 8003908:	4602      	mov	r2, r0
 800390a:	460b      	mov	r3, r1
 800390c:	4613      	mov	r3, r2
 800390e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003910:	e058      	b.n	80039c4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003912:	4b38      	ldr	r3, [pc, #224]	@ (80039f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	099b      	lsrs	r3, r3, #6
 8003918:	2200      	movs	r2, #0
 800391a:	4618      	mov	r0, r3
 800391c:	4611      	mov	r1, r2
 800391e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003922:	623b      	str	r3, [r7, #32]
 8003924:	2300      	movs	r3, #0
 8003926:	627b      	str	r3, [r7, #36]	@ 0x24
 8003928:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800392c:	4642      	mov	r2, r8
 800392e:	464b      	mov	r3, r9
 8003930:	f04f 0000 	mov.w	r0, #0
 8003934:	f04f 0100 	mov.w	r1, #0
 8003938:	0159      	lsls	r1, r3, #5
 800393a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800393e:	0150      	lsls	r0, r2, #5
 8003940:	4602      	mov	r2, r0
 8003942:	460b      	mov	r3, r1
 8003944:	4641      	mov	r1, r8
 8003946:	ebb2 0a01 	subs.w	sl, r2, r1
 800394a:	4649      	mov	r1, r9
 800394c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003950:	f04f 0200 	mov.w	r2, #0
 8003954:	f04f 0300 	mov.w	r3, #0
 8003958:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800395c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003960:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003964:	ebb2 040a 	subs.w	r4, r2, sl
 8003968:	eb63 050b 	sbc.w	r5, r3, fp
 800396c:	f04f 0200 	mov.w	r2, #0
 8003970:	f04f 0300 	mov.w	r3, #0
 8003974:	00eb      	lsls	r3, r5, #3
 8003976:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800397a:	00e2      	lsls	r2, r4, #3
 800397c:	4614      	mov	r4, r2
 800397e:	461d      	mov	r5, r3
 8003980:	4643      	mov	r3, r8
 8003982:	18e3      	adds	r3, r4, r3
 8003984:	603b      	str	r3, [r7, #0]
 8003986:	464b      	mov	r3, r9
 8003988:	eb45 0303 	adc.w	r3, r5, r3
 800398c:	607b      	str	r3, [r7, #4]
 800398e:	f04f 0200 	mov.w	r2, #0
 8003992:	f04f 0300 	mov.w	r3, #0
 8003996:	e9d7 4500 	ldrd	r4, r5, [r7]
 800399a:	4629      	mov	r1, r5
 800399c:	028b      	lsls	r3, r1, #10
 800399e:	4621      	mov	r1, r4
 80039a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039a4:	4621      	mov	r1, r4
 80039a6:	028a      	lsls	r2, r1, #10
 80039a8:	4610      	mov	r0, r2
 80039aa:	4619      	mov	r1, r3
 80039ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039ae:	2200      	movs	r2, #0
 80039b0:	61bb      	str	r3, [r7, #24]
 80039b2:	61fa      	str	r2, [r7, #28]
 80039b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039b8:	f7fc fc32 	bl	8000220 <__aeabi_uldivmod>
 80039bc:	4602      	mov	r2, r0
 80039be:	460b      	mov	r3, r1
 80039c0:	4613      	mov	r3, r2
 80039c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80039c4:	4b0b      	ldr	r3, [pc, #44]	@ (80039f4 <HAL_RCC_GetSysClockFreq+0x200>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	0c1b      	lsrs	r3, r3, #16
 80039ca:	f003 0303 	and.w	r3, r3, #3
 80039ce:	3301      	adds	r3, #1
 80039d0:	005b      	lsls	r3, r3, #1
 80039d2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80039d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80039d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039de:	e002      	b.n	80039e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039e0:	4b05      	ldr	r3, [pc, #20]	@ (80039f8 <HAL_RCC_GetSysClockFreq+0x204>)
 80039e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3750      	adds	r7, #80	@ 0x50
 80039ec:	46bd      	mov	sp, r7
 80039ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039f2:	bf00      	nop
 80039f4:	40023800 	.word	0x40023800
 80039f8:	00f42400 	.word	0x00f42400

080039fc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039fc:	b480      	push	{r7}
 80039fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a00:	4b03      	ldr	r3, [pc, #12]	@ (8003a10 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a02:	681b      	ldr	r3, [r3, #0]
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	20000000 	.word	0x20000000

08003a14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b088      	sub	sp, #32
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003a20:	2300      	movs	r3, #0
 8003a22:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8003a24:	2300      	movs	r3, #0
 8003a26:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0301 	and.w	r3, r3, #1
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d012      	beq.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003a38:	4b65      	ldr	r3, [pc, #404]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	4a64      	ldr	r2, [pc, #400]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a3e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003a42:	6093      	str	r3, [r2, #8]
 8003a44:	4b62      	ldr	r3, [pc, #392]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a46:	689a      	ldr	r2, [r3, #8]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a4c:	4960      	ldr	r1, [pc, #384]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d101      	bne.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d017      	beq.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a6a:	4b59      	ldr	r3, [pc, #356]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a70:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a78:	4955      	ldr	r1, [pc, #340]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a84:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a88:	d101      	bne.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d101      	bne.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8003a96:	2301      	movs	r3, #1
 8003a98:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d017      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003aa6:	4b4a      	ldr	r3, [pc, #296]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003aa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003aac:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ab4:	4946      	ldr	r1, [pc, #280]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ac0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ac4:	d101      	bne.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0320 	and.w	r3, r3, #32
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	f000 808b 	beq.w	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ae4:	4b3a      	ldr	r3, [pc, #232]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae8:	4a39      	ldr	r2, [pc, #228]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003aea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003aee:	6413      	str	r3, [r2, #64]	@ 0x40
 8003af0:	4b37      	ldr	r3, [pc, #220]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003af8:	60fb      	str	r3, [r7, #12]
 8003afa:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003afc:	4b35      	ldr	r3, [pc, #212]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a34      	ldr	r2, [pc, #208]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003b02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b08:	f7fd fcd0 	bl	80014ac <HAL_GetTick>
 8003b0c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003b0e:	e008      	b.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b10:	f7fd fccc 	bl	80014ac <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	2b64      	cmp	r3, #100	@ 0x64
 8003b1c:	d901      	bls.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	e2bc      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003b22:	4b2c      	ldr	r3, [pc, #176]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d0f0      	beq.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b2e:	4b28      	ldr	r3, [pc, #160]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b36:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d035      	beq.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b46:	693a      	ldr	r2, [r7, #16]
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d02e      	beq.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b4c:	4b20      	ldr	r3, [pc, #128]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b54:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b56:	4b1e      	ldr	r3, [pc, #120]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b5a:	4a1d      	ldr	r2, [pc, #116]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b60:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b62:	4b1b      	ldr	r3, [pc, #108]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b66:	4a1a      	ldr	r2, [pc, #104]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b6c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003b6e:	4a18      	ldr	r2, [pc, #96]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003b74:	4b16      	ldr	r3, [pc, #88]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b78:	f003 0301 	and.w	r3, r3, #1
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d114      	bne.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b80:	f7fd fc94 	bl	80014ac <HAL_GetTick>
 8003b84:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b86:	e00a      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b88:	f7fd fc90 	bl	80014ac <HAL_GetTick>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d901      	bls.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e27e      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003ba0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ba2:	f003 0302 	and.w	r3, r3, #2
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d0ee      	beq.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003bb6:	d111      	bne.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8003bb8:	4b05      	ldr	r3, [pc, #20]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003bc4:	4b04      	ldr	r3, [pc, #16]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003bc6:	400b      	ands	r3, r1
 8003bc8:	4901      	ldr	r1, [pc, #4]	@ (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	608b      	str	r3, [r1, #8]
 8003bce:	e00b      	b.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8003bd0:	40023800 	.word	0x40023800
 8003bd4:	40007000 	.word	0x40007000
 8003bd8:	0ffffcff 	.word	0x0ffffcff
 8003bdc:	4ba4      	ldr	r3, [pc, #656]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	4aa3      	ldr	r2, [pc, #652]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003be2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003be6:	6093      	str	r3, [r2, #8]
 8003be8:	4ba1      	ldr	r3, [pc, #644]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bea:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bf4:	499e      	ldr	r1, [pc, #632]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0310 	and.w	r3, r3, #16
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d010      	beq.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c06:	4b9a      	ldr	r3, [pc, #616]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c0c:	4a98      	ldr	r2, [pc, #608]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c12:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003c16:	4b96      	ldr	r3, [pc, #600]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c18:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c20:	4993      	ldr	r1, [pc, #588]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d00a      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c34:	4b8e      	ldr	r3, [pc, #568]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c3a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c42:	498b      	ldr	r1, [pc, #556]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c44:	4313      	orrs	r3, r2
 8003c46:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d00a      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c56:	4b86      	ldr	r3, [pc, #536]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c5c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c64:	4982      	ldr	r1, [pc, #520]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d00a      	beq.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c78:	4b7d      	ldr	r3, [pc, #500]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c7e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c86:	497a      	ldr	r1, [pc, #488]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d00a      	beq.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c9a:	4b75      	ldr	r3, [pc, #468]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca0:	f023 0203 	bic.w	r2, r3, #3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ca8:	4971      	ldr	r1, [pc, #452]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003caa:	4313      	orrs	r3, r2
 8003cac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d00a      	beq.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003cbc:	4b6c      	ldr	r3, [pc, #432]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cc2:	f023 020c 	bic.w	r2, r3, #12
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cca:	4969      	ldr	r1, [pc, #420]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d00a      	beq.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003cde:	4b64      	ldr	r3, [pc, #400]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ce0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cec:	4960      	ldr	r1, [pc, #384]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d00a      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d00:	4b5b      	ldr	r3, [pc, #364]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d06:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d0e:	4958      	ldr	r1, [pc, #352]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d10:	4313      	orrs	r3, r2
 8003d12:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00a      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d22:	4b53      	ldr	r3, [pc, #332]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d28:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d30:	494f      	ldr	r1, [pc, #316]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00a      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003d44:	4b4a      	ldr	r3, [pc, #296]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d4a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d52:	4947      	ldr	r1, [pc, #284]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00a      	beq.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003d66:	4b42      	ldr	r3, [pc, #264]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d6c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d74:	493e      	ldr	r1, [pc, #248]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d76:	4313      	orrs	r3, r2
 8003d78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d00a      	beq.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003d88:	4b39      	ldr	r3, [pc, #228]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d8e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d96:	4936      	ldr	r1, [pc, #216]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d011      	beq.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003daa:	4b31      	ldr	r3, [pc, #196]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003db8:	492d      	ldr	r1, [pc, #180]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003dc8:	d101      	bne.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d00a      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003dda:	4b25      	ldr	r3, [pc, #148]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ddc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003de0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003de8:	4921      	ldr	r1, [pc, #132]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d00a      	beq.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003dfc:	4b1c      	ldr	r3, [pc, #112]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e02:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e0a:	4919      	ldr	r1, [pc, #100]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00a      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003e1e:	4b14      	ldr	r3, [pc, #80]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e24:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e2c:	4910      	ldr	r1, [pc, #64]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d006      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	f000 809d 	beq.w	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003e48:	4b09      	ldr	r3, [pc, #36]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a08      	ldr	r2, [pc, #32]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e54:	f7fd fb2a 	bl	80014ac <HAL_GetTick>
 8003e58:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e5a:	e00b      	b.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e5c:	f7fd fb26 	bl	80014ac <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b64      	cmp	r3, #100	@ 0x64
 8003e68:	d904      	bls.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e116      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x688>
 8003e6e:	bf00      	nop
 8003e70:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e74:	4b8b      	ldr	r3, [pc, #556]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d1ed      	bne.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0301 	and.w	r3, r3, #1
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d017      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d113      	bne.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003e94:	4b83      	ldr	r3, [pc, #524]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e96:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e9a:	0e1b      	lsrs	r3, r3, #24
 8003e9c:	f003 030f 	and.w	r3, r3, #15
 8003ea0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	019a      	lsls	r2, r3, #6
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	061b      	lsls	r3, r3, #24
 8003eac:	431a      	orrs	r2, r3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	071b      	lsls	r3, r3, #28
 8003eb4:	497b      	ldr	r1, [pc, #492]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d004      	beq.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ecc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ed0:	d00a      	beq.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d024      	beq.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ee2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ee6:	d11f      	bne.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003ee8:	4b6e      	ldr	r3, [pc, #440]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003eea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003eee:	0f1b      	lsrs	r3, r3, #28
 8003ef0:	f003 0307 	and.w	r3, r3, #7
 8003ef4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	019a      	lsls	r2, r3, #6
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	061b      	lsls	r3, r3, #24
 8003f02:	431a      	orrs	r2, r3
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	071b      	lsls	r3, r3, #28
 8003f08:	4966      	ldr	r1, [pc, #408]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003f10:	4b64      	ldr	r3, [pc, #400]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f12:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f16:	f023 021f 	bic.w	r2, r3, #31
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	69db      	ldr	r3, [r3, #28]
 8003f1e:	3b01      	subs	r3, #1
 8003f20:	4960      	ldr	r1, [pc, #384]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f22:	4313      	orrs	r3, r2
 8003f24:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d00d      	beq.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	019a      	lsls	r2, r3, #6
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	061b      	lsls	r3, r3, #24
 8003f40:	431a      	orrs	r2, r3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	071b      	lsls	r3, r3, #28
 8003f48:	4956      	ldr	r1, [pc, #344]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003f50:	4b54      	ldr	r3, [pc, #336]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a53      	ldr	r2, [pc, #332]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f56:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003f5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f5c:	f7fd faa6 	bl	80014ac <HAL_GetTick>
 8003f60:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f62:	e008      	b.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003f64:	f7fd faa2 	bl	80014ac <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	2b64      	cmp	r3, #100	@ 0x64
 8003f70:	d901      	bls.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e092      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f76:	4b4b      	ldr	r3, [pc, #300]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d0f0      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	f040 8088 	bne.w	800409a <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003f8a:	4b46      	ldr	r3, [pc, #280]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a45      	ldr	r2, [pc, #276]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f96:	f7fd fa89 	bl	80014ac <HAL_GetTick>
 8003f9a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003f9c:	e008      	b.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003f9e:	f7fd fa85 	bl	80014ac <HAL_GetTick>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	1ad3      	subs	r3, r2, r3
 8003fa8:	2b64      	cmp	r3, #100	@ 0x64
 8003faa:	d901      	bls.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003fac:	2303      	movs	r3, #3
 8003fae:	e075      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003fb0:	4b3c      	ldr	r3, [pc, #240]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003fb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003fbc:	d0ef      	beq.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d003      	beq.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d009      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d024      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d120      	bne.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003fe6:	4b2f      	ldr	r3, [pc, #188]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fec:	0c1b      	lsrs	r3, r3, #16
 8003fee:	f003 0303 	and.w	r3, r3, #3
 8003ff2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	019a      	lsls	r2, r3, #6
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	041b      	lsls	r3, r3, #16
 8003ffe:	431a      	orrs	r2, r3
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	695b      	ldr	r3, [r3, #20]
 8004004:	061b      	lsls	r3, r3, #24
 8004006:	4927      	ldr	r1, [pc, #156]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004008:	4313      	orrs	r3, r2
 800400a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800400e:	4b25      	ldr	r3, [pc, #148]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004010:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004014:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a1b      	ldr	r3, [r3, #32]
 800401c:	3b01      	subs	r3, #1
 800401e:	021b      	lsls	r3, r3, #8
 8004020:	4920      	ldr	r1, [pc, #128]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004022:	4313      	orrs	r3, r2
 8004024:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004030:	2b00      	cmp	r3, #0
 8004032:	d018      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004038:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800403c:	d113      	bne.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800403e:	4b19      	ldr	r3, [pc, #100]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004040:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004044:	0e1b      	lsrs	r3, r3, #24
 8004046:	f003 030f 	and.w	r3, r3, #15
 800404a:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	691b      	ldr	r3, [r3, #16]
 8004050:	019a      	lsls	r2, r3, #6
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	699b      	ldr	r3, [r3, #24]
 8004056:	041b      	lsls	r3, r3, #16
 8004058:	431a      	orrs	r2, r3
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	061b      	lsls	r3, r3, #24
 800405e:	4911      	ldr	r1, [pc, #68]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004060:	4313      	orrs	r3, r2
 8004062:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004066:	4b0f      	ldr	r3, [pc, #60]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a0e      	ldr	r2, [pc, #56]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800406c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004070:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004072:	f7fd fa1b 	bl	80014ac <HAL_GetTick>
 8004076:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004078:	e008      	b.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800407a:	f7fd fa17 	bl	80014ac <HAL_GetTick>
 800407e:	4602      	mov	r2, r0
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	2b64      	cmp	r3, #100	@ 0x64
 8004086:	d901      	bls.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004088:	2303      	movs	r3, #3
 800408a:	e007      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800408c:	4b05      	ldr	r3, [pc, #20]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004094:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004098:	d1ef      	bne.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 800409a:	2300      	movs	r3, #0
}
 800409c:	4618      	mov	r0, r3
 800409e:	3720      	adds	r7, #32
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	40023800 	.word	0x40023800

080040a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b084      	sub	sp, #16
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d101      	bne.n	80040ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e09d      	b.n	80041f6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d108      	bne.n	80040d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040ca:	d009      	beq.n	80040e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	61da      	str	r2, [r3, #28]
 80040d2:	e005      	b.n	80040e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d106      	bne.n	8004100 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f7fc ff8a 	bl	8001014 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2202      	movs	r2, #2
 8004104:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004116:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004120:	d902      	bls.n	8004128 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004122:	2300      	movs	r3, #0
 8004124:	60fb      	str	r3, [r7, #12]
 8004126:	e002      	b.n	800412e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004128:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800412c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004136:	d007      	beq.n	8004148 <HAL_SPI_Init+0xa0>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004140:	d002      	beq.n	8004148 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004158:	431a      	orrs	r2, r3
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	431a      	orrs	r2, r3
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	695b      	ldr	r3, [r3, #20]
 8004168:	f003 0301 	and.w	r3, r3, #1
 800416c:	431a      	orrs	r2, r3
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	699b      	ldr	r3, [r3, #24]
 8004172:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004176:	431a      	orrs	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	69db      	ldr	r3, [r3, #28]
 800417c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004180:	431a      	orrs	r2, r3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a1b      	ldr	r3, [r3, #32]
 8004186:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800418a:	ea42 0103 	orr.w	r1, r2, r3
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004192:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	430a      	orrs	r2, r1
 800419c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	699b      	ldr	r3, [r3, #24]
 80041a2:	0c1b      	lsrs	r3, r3, #16
 80041a4:	f003 0204 	and.w	r2, r3, #4
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ac:	f003 0310 	and.w	r3, r3, #16
 80041b0:	431a      	orrs	r2, r3
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041b6:	f003 0308 	and.w	r3, r3, #8
 80041ba:	431a      	orrs	r2, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80041c4:	ea42 0103 	orr.w	r1, r2, r3
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	430a      	orrs	r2, r1
 80041d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	69da      	ldr	r2, [r3, #28]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3710      	adds	r7, #16
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}

080041fe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80041fe:	b580      	push	{r7, lr}
 8004200:	b08a      	sub	sp, #40	@ 0x28
 8004202:	af00      	add	r7, sp, #0
 8004204:	60f8      	str	r0, [r7, #12]
 8004206:	60b9      	str	r1, [r7, #8]
 8004208:	607a      	str	r2, [r7, #4]
 800420a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800420c:	2301      	movs	r3, #1
 800420e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004210:	f7fd f94c 	bl	80014ac <HAL_GetTick>
 8004214:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800421c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004224:	887b      	ldrh	r3, [r7, #2]
 8004226:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004228:	887b      	ldrh	r3, [r7, #2]
 800422a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800422c:	7ffb      	ldrb	r3, [r7, #31]
 800422e:	2b01      	cmp	r3, #1
 8004230:	d00c      	beq.n	800424c <HAL_SPI_TransmitReceive+0x4e>
 8004232:	69bb      	ldr	r3, [r7, #24]
 8004234:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004238:	d106      	bne.n	8004248 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d102      	bne.n	8004248 <HAL_SPI_TransmitReceive+0x4a>
 8004242:	7ffb      	ldrb	r3, [r7, #31]
 8004244:	2b04      	cmp	r3, #4
 8004246:	d001      	beq.n	800424c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004248:	2302      	movs	r3, #2
 800424a:	e1f3      	b.n	8004634 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d005      	beq.n	800425e <HAL_SPI_TransmitReceive+0x60>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d002      	beq.n	800425e <HAL_SPI_TransmitReceive+0x60>
 8004258:	887b      	ldrh	r3, [r7, #2]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d101      	bne.n	8004262 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e1e8      	b.n	8004634 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004268:	2b01      	cmp	r3, #1
 800426a:	d101      	bne.n	8004270 <HAL_SPI_TransmitReceive+0x72>
 800426c:	2302      	movs	r3, #2
 800426e:	e1e1      	b.n	8004634 <HAL_SPI_TransmitReceive+0x436>
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800427e:	b2db      	uxtb	r3, r3
 8004280:	2b04      	cmp	r3, #4
 8004282:	d003      	beq.n	800428c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2205      	movs	r2, #5
 8004288:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2200      	movs	r2, #0
 8004290:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	687a      	ldr	r2, [r7, #4]
 8004296:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	887a      	ldrh	r2, [r7, #2]
 800429c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	887a      	ldrh	r2, [r7, #2]
 80042a4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	68ba      	ldr	r2, [r7, #8]
 80042ac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	887a      	ldrh	r2, [r7, #2]
 80042b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	887a      	ldrh	r2, [r7, #2]
 80042b8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2200      	movs	r2, #0
 80042be:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2200      	movs	r2, #0
 80042c4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80042ce:	d802      	bhi.n	80042d6 <HAL_SPI_TransmitReceive+0xd8>
 80042d0:	8abb      	ldrh	r3, [r7, #20]
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d908      	bls.n	80042e8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	685a      	ldr	r2, [r3, #4]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80042e4:	605a      	str	r2, [r3, #4]
 80042e6:	e007      	b.n	80042f8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	685a      	ldr	r2, [r3, #4]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80042f6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004302:	2b40      	cmp	r3, #64	@ 0x40
 8004304:	d007      	beq.n	8004316 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004314:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	68db      	ldr	r3, [r3, #12]
 800431a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800431e:	f240 8083 	bls.w	8004428 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d002      	beq.n	8004330 <HAL_SPI_TransmitReceive+0x132>
 800432a:	8afb      	ldrh	r3, [r7, #22]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d16f      	bne.n	8004410 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004334:	881a      	ldrh	r2, [r3, #0]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004340:	1c9a      	adds	r2, r3, #2
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800434a:	b29b      	uxth	r3, r3
 800434c:	3b01      	subs	r3, #1
 800434e:	b29a      	uxth	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004354:	e05c      	b.n	8004410 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f003 0302 	and.w	r3, r3, #2
 8004360:	2b02      	cmp	r3, #2
 8004362:	d11b      	bne.n	800439c <HAL_SPI_TransmitReceive+0x19e>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004368:	b29b      	uxth	r3, r3
 800436a:	2b00      	cmp	r3, #0
 800436c:	d016      	beq.n	800439c <HAL_SPI_TransmitReceive+0x19e>
 800436e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004370:	2b01      	cmp	r3, #1
 8004372:	d113      	bne.n	800439c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004378:	881a      	ldrh	r2, [r3, #0]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004384:	1c9a      	adds	r2, r3, #2
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800438e:	b29b      	uxth	r3, r3
 8004390:	3b01      	subs	r3, #1
 8004392:	b29a      	uxth	r2, r3
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004398:	2300      	movs	r3, #0
 800439a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	f003 0301 	and.w	r3, r3, #1
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d11c      	bne.n	80043e4 <HAL_SPI_TransmitReceive+0x1e6>
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80043b0:	b29b      	uxth	r3, r3
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d016      	beq.n	80043e4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68da      	ldr	r2, [r3, #12]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c0:	b292      	uxth	r2, r2
 80043c2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c8:	1c9a      	adds	r2, r3, #2
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	3b01      	subs	r3, #1
 80043d8:	b29a      	uxth	r2, r3
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80043e0:	2301      	movs	r3, #1
 80043e2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80043e4:	f7fd f862 	bl	80014ac <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	6a3b      	ldr	r3, [r7, #32]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d80d      	bhi.n	8004410 <HAL_SPI_TransmitReceive+0x212>
 80043f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043fa:	d009      	beq.n	8004410 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2200      	movs	r2, #0
 8004408:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800440c:	2303      	movs	r3, #3
 800440e:	e111      	b.n	8004634 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004414:	b29b      	uxth	r3, r3
 8004416:	2b00      	cmp	r3, #0
 8004418:	d19d      	bne.n	8004356 <HAL_SPI_TransmitReceive+0x158>
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004420:	b29b      	uxth	r3, r3
 8004422:	2b00      	cmp	r3, #0
 8004424:	d197      	bne.n	8004356 <HAL_SPI_TransmitReceive+0x158>
 8004426:	e0e5      	b.n	80045f4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d003      	beq.n	8004438 <HAL_SPI_TransmitReceive+0x23a>
 8004430:	8afb      	ldrh	r3, [r7, #22]
 8004432:	2b01      	cmp	r3, #1
 8004434:	f040 80d1 	bne.w	80045da <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800443c:	b29b      	uxth	r3, r3
 800443e:	2b01      	cmp	r3, #1
 8004440:	d912      	bls.n	8004468 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004446:	881a      	ldrh	r2, [r3, #0]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004452:	1c9a      	adds	r2, r3, #2
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800445c:	b29b      	uxth	r3, r3
 800445e:	3b02      	subs	r3, #2
 8004460:	b29a      	uxth	r2, r3
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004466:	e0b8      	b.n	80045da <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	330c      	adds	r3, #12
 8004472:	7812      	ldrb	r2, [r2, #0]
 8004474:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800447a:	1c5a      	adds	r2, r3, #1
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004484:	b29b      	uxth	r3, r3
 8004486:	3b01      	subs	r3, #1
 8004488:	b29a      	uxth	r2, r3
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800448e:	e0a4      	b.n	80045da <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f003 0302 	and.w	r3, r3, #2
 800449a:	2b02      	cmp	r3, #2
 800449c:	d134      	bne.n	8004508 <HAL_SPI_TransmitReceive+0x30a>
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d02f      	beq.n	8004508 <HAL_SPI_TransmitReceive+0x30a>
 80044a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d12c      	bne.n	8004508 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044b2:	b29b      	uxth	r3, r3
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d912      	bls.n	80044de <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044bc:	881a      	ldrh	r2, [r3, #0]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044c8:	1c9a      	adds	r2, r3, #2
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	3b02      	subs	r3, #2
 80044d6:	b29a      	uxth	r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80044dc:	e012      	b.n	8004504 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	330c      	adds	r3, #12
 80044e8:	7812      	ldrb	r2, [r2, #0]
 80044ea:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044f0:	1c5a      	adds	r2, r3, #1
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	3b01      	subs	r3, #1
 80044fe:	b29a      	uxth	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004504:	2300      	movs	r3, #0
 8004506:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	f003 0301 	and.w	r3, r3, #1
 8004512:	2b01      	cmp	r3, #1
 8004514:	d148      	bne.n	80045a8 <HAL_SPI_TransmitReceive+0x3aa>
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800451c:	b29b      	uxth	r3, r3
 800451e:	2b00      	cmp	r3, #0
 8004520:	d042      	beq.n	80045a8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004528:	b29b      	uxth	r3, r3
 800452a:	2b01      	cmp	r3, #1
 800452c:	d923      	bls.n	8004576 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	68da      	ldr	r2, [r3, #12]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004538:	b292      	uxth	r2, r2
 800453a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004540:	1c9a      	adds	r2, r3, #2
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800454c:	b29b      	uxth	r3, r3
 800454e:	3b02      	subs	r3, #2
 8004550:	b29a      	uxth	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800455e:	b29b      	uxth	r3, r3
 8004560:	2b01      	cmp	r3, #1
 8004562:	d81f      	bhi.n	80045a4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	685a      	ldr	r2, [r3, #4]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004572:	605a      	str	r2, [r3, #4]
 8004574:	e016      	b.n	80045a4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f103 020c 	add.w	r2, r3, #12
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004582:	7812      	ldrb	r2, [r2, #0]
 8004584:	b2d2      	uxtb	r2, r2
 8004586:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458c:	1c5a      	adds	r2, r3, #1
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004598:	b29b      	uxth	r3, r3
 800459a:	3b01      	subs	r3, #1
 800459c:	b29a      	uxth	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80045a4:	2301      	movs	r3, #1
 80045a6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80045a8:	f7fc ff80 	bl	80014ac <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	6a3b      	ldr	r3, [r7, #32]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d803      	bhi.n	80045c0 <HAL_SPI_TransmitReceive+0x3c2>
 80045b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045be:	d102      	bne.n	80045c6 <HAL_SPI_TransmitReceive+0x3c8>
 80045c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d109      	bne.n	80045da <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e02c      	b.n	8004634 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045de:	b29b      	uxth	r3, r3
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	f47f af55 	bne.w	8004490 <HAL_SPI_TransmitReceive+0x292>
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	f47f af4e 	bne.w	8004490 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045f4:	6a3a      	ldr	r2, [r7, #32]
 80045f6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80045f8:	68f8      	ldr	r0, [r7, #12]
 80045fa:	f000 f93d 	bl	8004878 <SPI_EndRxTxTransaction>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d008      	beq.n	8004616 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2220      	movs	r2, #32
 8004608:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2200      	movs	r2, #0
 800460e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e00e      	b.n	8004634 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2201      	movs	r2, #1
 800461a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2200      	movs	r2, #0
 8004622:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800462a:	2b00      	cmp	r3, #0
 800462c:	d001      	beq.n	8004632 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e000      	b.n	8004634 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004632:	2300      	movs	r3, #0
  }
}
 8004634:	4618      	mov	r0, r3
 8004636:	3728      	adds	r7, #40	@ 0x28
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}

0800463c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b088      	sub	sp, #32
 8004640:	af00      	add	r7, sp, #0
 8004642:	60f8      	str	r0, [r7, #12]
 8004644:	60b9      	str	r1, [r7, #8]
 8004646:	603b      	str	r3, [r7, #0]
 8004648:	4613      	mov	r3, r2
 800464a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800464c:	f7fc ff2e 	bl	80014ac <HAL_GetTick>
 8004650:	4602      	mov	r2, r0
 8004652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004654:	1a9b      	subs	r3, r3, r2
 8004656:	683a      	ldr	r2, [r7, #0]
 8004658:	4413      	add	r3, r2
 800465a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800465c:	f7fc ff26 	bl	80014ac <HAL_GetTick>
 8004660:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004662:	4b39      	ldr	r3, [pc, #228]	@ (8004748 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	015b      	lsls	r3, r3, #5
 8004668:	0d1b      	lsrs	r3, r3, #20
 800466a:	69fa      	ldr	r2, [r7, #28]
 800466c:	fb02 f303 	mul.w	r3, r2, r3
 8004670:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004672:	e055      	b.n	8004720 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800467a:	d051      	beq.n	8004720 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800467c:	f7fc ff16 	bl	80014ac <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	69bb      	ldr	r3, [r7, #24]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	69fa      	ldr	r2, [r7, #28]
 8004688:	429a      	cmp	r2, r3
 800468a:	d902      	bls.n	8004692 <SPI_WaitFlagStateUntilTimeout+0x56>
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d13d      	bne.n	800470e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	685a      	ldr	r2, [r3, #4]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80046a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046aa:	d111      	bne.n	80046d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046b4:	d004      	beq.n	80046c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046be:	d107      	bne.n	80046d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046d8:	d10f      	bne.n	80046fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80046e8:	601a      	str	r2, [r3, #0]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80046f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2201      	movs	r2, #1
 80046fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e018      	b.n	8004740 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d102      	bne.n	800471a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004714:	2300      	movs	r3, #0
 8004716:	61fb      	str	r3, [r7, #28]
 8004718:	e002      	b.n	8004720 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	3b01      	subs	r3, #1
 800471e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	689a      	ldr	r2, [r3, #8]
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	4013      	ands	r3, r2
 800472a:	68ba      	ldr	r2, [r7, #8]
 800472c:	429a      	cmp	r2, r3
 800472e:	bf0c      	ite	eq
 8004730:	2301      	moveq	r3, #1
 8004732:	2300      	movne	r3, #0
 8004734:	b2db      	uxtb	r3, r3
 8004736:	461a      	mov	r2, r3
 8004738:	79fb      	ldrb	r3, [r7, #7]
 800473a:	429a      	cmp	r2, r3
 800473c:	d19a      	bne.n	8004674 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800473e:	2300      	movs	r3, #0
}
 8004740:	4618      	mov	r0, r3
 8004742:	3720      	adds	r7, #32
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}
 8004748:	20000000 	.word	0x20000000

0800474c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b08a      	sub	sp, #40	@ 0x28
 8004750:	af00      	add	r7, sp, #0
 8004752:	60f8      	str	r0, [r7, #12]
 8004754:	60b9      	str	r1, [r7, #8]
 8004756:	607a      	str	r2, [r7, #4]
 8004758:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800475a:	2300      	movs	r3, #0
 800475c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800475e:	f7fc fea5 	bl	80014ac <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004766:	1a9b      	subs	r3, r3, r2
 8004768:	683a      	ldr	r2, [r7, #0]
 800476a:	4413      	add	r3, r2
 800476c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800476e:	f7fc fe9d 	bl	80014ac <HAL_GetTick>
 8004772:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	330c      	adds	r3, #12
 800477a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800477c:	4b3d      	ldr	r3, [pc, #244]	@ (8004874 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	4613      	mov	r3, r2
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	4413      	add	r3, r2
 8004786:	00da      	lsls	r2, r3, #3
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	0d1b      	lsrs	r3, r3, #20
 800478c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800478e:	fb02 f303 	mul.w	r3, r2, r3
 8004792:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004794:	e061      	b.n	800485a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800479c:	d107      	bne.n	80047ae <SPI_WaitFifoStateUntilTimeout+0x62>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d104      	bne.n	80047ae <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80047a4:	69fb      	ldr	r3, [r7, #28]
 80047a6:	781b      	ldrb	r3, [r3, #0]
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80047ac:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80047b4:	d051      	beq.n	800485a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047b6:	f7fc fe79 	bl	80014ac <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	6a3b      	ldr	r3, [r7, #32]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d902      	bls.n	80047cc <SPI_WaitFifoStateUntilTimeout+0x80>
 80047c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d13d      	bne.n	8004848 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	685a      	ldr	r2, [r3, #4]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80047da:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047e4:	d111      	bne.n	800480a <SPI_WaitFifoStateUntilTimeout+0xbe>
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047ee:	d004      	beq.n	80047fa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047f8:	d107      	bne.n	800480a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004808:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800480e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004812:	d10f      	bne.n	8004834 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004822:	601a      	str	r2, [r3, #0]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004832:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004844:	2303      	movs	r3, #3
 8004846:	e011      	b.n	800486c <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004848:	69bb      	ldr	r3, [r7, #24]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d102      	bne.n	8004854 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800484e:	2300      	movs	r3, #0
 8004850:	627b      	str	r3, [r7, #36]	@ 0x24
 8004852:	e002      	b.n	800485a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004854:	69bb      	ldr	r3, [r7, #24]
 8004856:	3b01      	subs	r3, #1
 8004858:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	689a      	ldr	r2, [r3, #8]
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	4013      	ands	r3, r2
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	429a      	cmp	r2, r3
 8004868:	d195      	bne.n	8004796 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800486a:	2300      	movs	r3, #0
}
 800486c:	4618      	mov	r0, r3
 800486e:	3728      	adds	r7, #40	@ 0x28
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}
 8004874:	20000000 	.word	0x20000000

08004878 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b088      	sub	sp, #32
 800487c:	af02      	add	r7, sp, #8
 800487e:	60f8      	str	r0, [r7, #12]
 8004880:	60b9      	str	r1, [r7, #8]
 8004882:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	9300      	str	r3, [sp, #0]
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	2200      	movs	r2, #0
 800488c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004890:	68f8      	ldr	r0, [r7, #12]
 8004892:	f7ff ff5b 	bl	800474c <SPI_WaitFifoStateUntilTimeout>
 8004896:	4603      	mov	r3, r0
 8004898:	2b00      	cmp	r3, #0
 800489a:	d007      	beq.n	80048ac <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048a0:	f043 0220 	orr.w	r2, r3, #32
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80048a8:	2303      	movs	r3, #3
 80048aa:	e046      	b.n	800493a <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80048ac:	4b25      	ldr	r3, [pc, #148]	@ (8004944 <SPI_EndRxTxTransaction+0xcc>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a25      	ldr	r2, [pc, #148]	@ (8004948 <SPI_EndRxTxTransaction+0xd0>)
 80048b2:	fba2 2303 	umull	r2, r3, r2, r3
 80048b6:	0d5b      	lsrs	r3, r3, #21
 80048b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80048bc:	fb02 f303 	mul.w	r3, r2, r3
 80048c0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048ca:	d112      	bne.n	80048f2 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	9300      	str	r3, [sp, #0]
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	2200      	movs	r2, #0
 80048d4:	2180      	movs	r1, #128	@ 0x80
 80048d6:	68f8      	ldr	r0, [r7, #12]
 80048d8:	f7ff feb0 	bl	800463c <SPI_WaitFlagStateUntilTimeout>
 80048dc:	4603      	mov	r3, r0
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d016      	beq.n	8004910 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048e6:	f043 0220 	orr.w	r2, r3, #32
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80048ee:	2303      	movs	r3, #3
 80048f0:	e023      	b.n	800493a <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00a      	beq.n	800490e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	3b01      	subs	r3, #1
 80048fc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004908:	2b80      	cmp	r3, #128	@ 0x80
 800490a:	d0f2      	beq.n	80048f2 <SPI_EndRxTxTransaction+0x7a>
 800490c:	e000      	b.n	8004910 <SPI_EndRxTxTransaction+0x98>
        break;
 800490e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	9300      	str	r3, [sp, #0]
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	2200      	movs	r2, #0
 8004918:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800491c:	68f8      	ldr	r0, [r7, #12]
 800491e:	f7ff ff15 	bl	800474c <SPI_WaitFifoStateUntilTimeout>
 8004922:	4603      	mov	r3, r0
 8004924:	2b00      	cmp	r3, #0
 8004926:	d007      	beq.n	8004938 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800492c:	f043 0220 	orr.w	r2, r3, #32
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e000      	b.n	800493a <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	3718      	adds	r7, #24
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	20000000 	.word	0x20000000
 8004948:	165e9f81 	.word	0x165e9f81

0800494c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b082      	sub	sp, #8
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d101      	bne.n	800495e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e049      	b.n	80049f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004964:	b2db      	uxtb	r3, r3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d106      	bne.n	8004978 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f7fc fc30 	bl	80011d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2202      	movs	r2, #2
 800497c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	3304      	adds	r3, #4
 8004988:	4619      	mov	r1, r3
 800498a:	4610      	mov	r0, r2
 800498c:	f000 fb6e 	bl	800506c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2201      	movs	r2, #1
 800499c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3708      	adds	r7, #8
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}

080049fa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80049fa:	b580      	push	{r7, lr}
 80049fc:	b082      	sub	sp, #8
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d101      	bne.n	8004a0c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e049      	b.n	8004aa0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d106      	bne.n	8004a26 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f000 f841 	bl	8004aa8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2202      	movs	r2, #2
 8004a2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	3304      	adds	r3, #4
 8004a36:	4619      	mov	r1, r3
 8004a38:	4610      	mov	r0, r2
 8004a3a:	f000 fb17 	bl	800506c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2201      	movs	r2, #1
 8004a42:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2201      	movs	r2, #1
 8004a4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2201      	movs	r2, #1
 8004a52:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2201      	movs	r2, #1
 8004a62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2201      	movs	r2, #1
 8004a72:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2201      	movs	r2, #1
 8004a7a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2201      	movs	r2, #1
 8004a82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2201      	movs	r2, #1
 8004a92:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a9e:	2300      	movs	r3, #0
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3708      	adds	r7, #8
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b083      	sub	sp, #12
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004ab0:	bf00      	nop
 8004ab2:	370c      	adds	r7, #12
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr

08004abc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d109      	bne.n	8004ae0 <HAL_TIM_PWM_Start+0x24>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	bf14      	ite	ne
 8004ad8:	2301      	movne	r3, #1
 8004ada:	2300      	moveq	r3, #0
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	e03c      	b.n	8004b5a <HAL_TIM_PWM_Start+0x9e>
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	2b04      	cmp	r3, #4
 8004ae4:	d109      	bne.n	8004afa <HAL_TIM_PWM_Start+0x3e>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	bf14      	ite	ne
 8004af2:	2301      	movne	r3, #1
 8004af4:	2300      	moveq	r3, #0
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	e02f      	b.n	8004b5a <HAL_TIM_PWM_Start+0x9e>
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	2b08      	cmp	r3, #8
 8004afe:	d109      	bne.n	8004b14 <HAL_TIM_PWM_Start+0x58>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	bf14      	ite	ne
 8004b0c:	2301      	movne	r3, #1
 8004b0e:	2300      	moveq	r3, #0
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	e022      	b.n	8004b5a <HAL_TIM_PWM_Start+0x9e>
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	2b0c      	cmp	r3, #12
 8004b18:	d109      	bne.n	8004b2e <HAL_TIM_PWM_Start+0x72>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	bf14      	ite	ne
 8004b26:	2301      	movne	r3, #1
 8004b28:	2300      	moveq	r3, #0
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	e015      	b.n	8004b5a <HAL_TIM_PWM_Start+0x9e>
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	2b10      	cmp	r3, #16
 8004b32:	d109      	bne.n	8004b48 <HAL_TIM_PWM_Start+0x8c>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	bf14      	ite	ne
 8004b40:	2301      	movne	r3, #1
 8004b42:	2300      	moveq	r3, #0
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	e008      	b.n	8004b5a <HAL_TIM_PWM_Start+0x9e>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	bf14      	ite	ne
 8004b54:	2301      	movne	r3, #1
 8004b56:	2300      	moveq	r3, #0
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d001      	beq.n	8004b62 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e092      	b.n	8004c88 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d104      	bne.n	8004b72 <HAL_TIM_PWM_Start+0xb6>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2202      	movs	r2, #2
 8004b6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b70:	e023      	b.n	8004bba <HAL_TIM_PWM_Start+0xfe>
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	2b04      	cmp	r3, #4
 8004b76:	d104      	bne.n	8004b82 <HAL_TIM_PWM_Start+0xc6>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2202      	movs	r2, #2
 8004b7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b80:	e01b      	b.n	8004bba <HAL_TIM_PWM_Start+0xfe>
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	2b08      	cmp	r3, #8
 8004b86:	d104      	bne.n	8004b92 <HAL_TIM_PWM_Start+0xd6>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2202      	movs	r2, #2
 8004b8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b90:	e013      	b.n	8004bba <HAL_TIM_PWM_Start+0xfe>
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	2b0c      	cmp	r3, #12
 8004b96:	d104      	bne.n	8004ba2 <HAL_TIM_PWM_Start+0xe6>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2202      	movs	r2, #2
 8004b9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ba0:	e00b      	b.n	8004bba <HAL_TIM_PWM_Start+0xfe>
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	2b10      	cmp	r3, #16
 8004ba6:	d104      	bne.n	8004bb2 <HAL_TIM_PWM_Start+0xf6>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2202      	movs	r2, #2
 8004bac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004bb0:	e003      	b.n	8004bba <HAL_TIM_PWM_Start+0xfe>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2202      	movs	r2, #2
 8004bb6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	6839      	ldr	r1, [r7, #0]
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f000 fdf0 	bl	80057a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a30      	ldr	r2, [pc, #192]	@ (8004c90 <HAL_TIM_PWM_Start+0x1d4>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d004      	beq.n	8004bdc <HAL_TIM_PWM_Start+0x120>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a2f      	ldr	r2, [pc, #188]	@ (8004c94 <HAL_TIM_PWM_Start+0x1d8>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d101      	bne.n	8004be0 <HAL_TIM_PWM_Start+0x124>
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e000      	b.n	8004be2 <HAL_TIM_PWM_Start+0x126>
 8004be0:	2300      	movs	r3, #0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d007      	beq.n	8004bf6 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004bf4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a25      	ldr	r2, [pc, #148]	@ (8004c90 <HAL_TIM_PWM_Start+0x1d4>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d022      	beq.n	8004c46 <HAL_TIM_PWM_Start+0x18a>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c08:	d01d      	beq.n	8004c46 <HAL_TIM_PWM_Start+0x18a>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a22      	ldr	r2, [pc, #136]	@ (8004c98 <HAL_TIM_PWM_Start+0x1dc>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d018      	beq.n	8004c46 <HAL_TIM_PWM_Start+0x18a>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a20      	ldr	r2, [pc, #128]	@ (8004c9c <HAL_TIM_PWM_Start+0x1e0>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d013      	beq.n	8004c46 <HAL_TIM_PWM_Start+0x18a>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a1f      	ldr	r2, [pc, #124]	@ (8004ca0 <HAL_TIM_PWM_Start+0x1e4>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d00e      	beq.n	8004c46 <HAL_TIM_PWM_Start+0x18a>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a19      	ldr	r2, [pc, #100]	@ (8004c94 <HAL_TIM_PWM_Start+0x1d8>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d009      	beq.n	8004c46 <HAL_TIM_PWM_Start+0x18a>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a1b      	ldr	r2, [pc, #108]	@ (8004ca4 <HAL_TIM_PWM_Start+0x1e8>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d004      	beq.n	8004c46 <HAL_TIM_PWM_Start+0x18a>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a19      	ldr	r2, [pc, #100]	@ (8004ca8 <HAL_TIM_PWM_Start+0x1ec>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d115      	bne.n	8004c72 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	689a      	ldr	r2, [r3, #8]
 8004c4c:	4b17      	ldr	r3, [pc, #92]	@ (8004cac <HAL_TIM_PWM_Start+0x1f0>)
 8004c4e:	4013      	ands	r3, r2
 8004c50:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2b06      	cmp	r3, #6
 8004c56:	d015      	beq.n	8004c84 <HAL_TIM_PWM_Start+0x1c8>
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c5e:	d011      	beq.n	8004c84 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f042 0201 	orr.w	r2, r2, #1
 8004c6e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c70:	e008      	b.n	8004c84 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f042 0201 	orr.w	r2, r2, #1
 8004c80:	601a      	str	r2, [r3, #0]
 8004c82:	e000      	b.n	8004c86 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c84:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c86:	2300      	movs	r3, #0
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3710      	adds	r7, #16
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	40010000 	.word	0x40010000
 8004c94:	40010400 	.word	0x40010400
 8004c98:	40000400 	.word	0x40000400
 8004c9c:	40000800 	.word	0x40000800
 8004ca0:	40000c00 	.word	0x40000c00
 8004ca4:	40014000 	.word	0x40014000
 8004ca8:	40001800 	.word	0x40001800
 8004cac:	00010007 	.word	0x00010007

08004cb0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b086      	sub	sp, #24
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	60f8      	str	r0, [r7, #12]
 8004cb8:	60b9      	str	r1, [r7, #8]
 8004cba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cc6:	2b01      	cmp	r3, #1
 8004cc8:	d101      	bne.n	8004cce <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004cca:	2302      	movs	r3, #2
 8004ccc:	e0ff      	b.n	8004ece <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2b14      	cmp	r3, #20
 8004cda:	f200 80f0 	bhi.w	8004ebe <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004cde:	a201      	add	r2, pc, #4	@ (adr r2, 8004ce4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce4:	08004d39 	.word	0x08004d39
 8004ce8:	08004ebf 	.word	0x08004ebf
 8004cec:	08004ebf 	.word	0x08004ebf
 8004cf0:	08004ebf 	.word	0x08004ebf
 8004cf4:	08004d79 	.word	0x08004d79
 8004cf8:	08004ebf 	.word	0x08004ebf
 8004cfc:	08004ebf 	.word	0x08004ebf
 8004d00:	08004ebf 	.word	0x08004ebf
 8004d04:	08004dbb 	.word	0x08004dbb
 8004d08:	08004ebf 	.word	0x08004ebf
 8004d0c:	08004ebf 	.word	0x08004ebf
 8004d10:	08004ebf 	.word	0x08004ebf
 8004d14:	08004dfb 	.word	0x08004dfb
 8004d18:	08004ebf 	.word	0x08004ebf
 8004d1c:	08004ebf 	.word	0x08004ebf
 8004d20:	08004ebf 	.word	0x08004ebf
 8004d24:	08004e3d 	.word	0x08004e3d
 8004d28:	08004ebf 	.word	0x08004ebf
 8004d2c:	08004ebf 	.word	0x08004ebf
 8004d30:	08004ebf 	.word	0x08004ebf
 8004d34:	08004e7d 	.word	0x08004e7d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68b9      	ldr	r1, [r7, #8]
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f000 fa3a 	bl	80051b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	699a      	ldr	r2, [r3, #24]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f042 0208 	orr.w	r2, r2, #8
 8004d52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	699a      	ldr	r2, [r3, #24]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f022 0204 	bic.w	r2, r2, #4
 8004d62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	6999      	ldr	r1, [r3, #24]
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	691a      	ldr	r2, [r3, #16]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	430a      	orrs	r2, r1
 8004d74:	619a      	str	r2, [r3, #24]
      break;
 8004d76:	e0a5      	b.n	8004ec4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	68b9      	ldr	r1, [r7, #8]
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f000 fa8c 	bl	800529c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	699a      	ldr	r2, [r3, #24]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	699a      	ldr	r2, [r3, #24]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004da2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	6999      	ldr	r1, [r3, #24]
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	021a      	lsls	r2, r3, #8
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	430a      	orrs	r2, r1
 8004db6:	619a      	str	r2, [r3, #24]
      break;
 8004db8:	e084      	b.n	8004ec4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	68b9      	ldr	r1, [r7, #8]
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f000 fae3 	bl	800538c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	69da      	ldr	r2, [r3, #28]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f042 0208 	orr.w	r2, r2, #8
 8004dd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	69da      	ldr	r2, [r3, #28]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f022 0204 	bic.w	r2, r2, #4
 8004de4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	69d9      	ldr	r1, [r3, #28]
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	691a      	ldr	r2, [r3, #16]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	430a      	orrs	r2, r1
 8004df6:	61da      	str	r2, [r3, #28]
      break;
 8004df8:	e064      	b.n	8004ec4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	68b9      	ldr	r1, [r7, #8]
 8004e00:	4618      	mov	r0, r3
 8004e02:	f000 fb39 	bl	8005478 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	69da      	ldr	r2, [r3, #28]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	69da      	ldr	r2, [r3, #28]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	69d9      	ldr	r1, [r3, #28]
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	691b      	ldr	r3, [r3, #16]
 8004e30:	021a      	lsls	r2, r3, #8
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	430a      	orrs	r2, r1
 8004e38:	61da      	str	r2, [r3, #28]
      break;
 8004e3a:	e043      	b.n	8004ec4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68b9      	ldr	r1, [r7, #8]
 8004e42:	4618      	mov	r0, r3
 8004e44:	f000 fb70 	bl	8005528 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f042 0208 	orr.w	r2, r2, #8
 8004e56:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f022 0204 	bic.w	r2, r2, #4
 8004e66:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	691a      	ldr	r2, [r3, #16]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	430a      	orrs	r2, r1
 8004e78:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004e7a:	e023      	b.n	8004ec4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	68b9      	ldr	r1, [r7, #8]
 8004e82:	4618      	mov	r0, r3
 8004e84:	f000 fba2 	bl	80055cc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e96:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ea6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	021a      	lsls	r2, r3, #8
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	430a      	orrs	r2, r1
 8004eba:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004ebc:	e002      	b.n	8004ec4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	75fb      	strb	r3, [r7, #23]
      break;
 8004ec2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ecc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3718      	adds	r7, #24
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop

08004ed8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d101      	bne.n	8004ef4 <HAL_TIM_ConfigClockSource+0x1c>
 8004ef0:	2302      	movs	r3, #2
 8004ef2:	e0b4      	b.n	800505e <HAL_TIM_ConfigClockSource+0x186>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2202      	movs	r2, #2
 8004f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f0c:	68ba      	ldr	r2, [r7, #8]
 8004f0e:	4b56      	ldr	r3, [pc, #344]	@ (8005068 <HAL_TIM_ConfigClockSource+0x190>)
 8004f10:	4013      	ands	r3, r2
 8004f12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	68ba      	ldr	r2, [r7, #8]
 8004f22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f2c:	d03e      	beq.n	8004fac <HAL_TIM_ConfigClockSource+0xd4>
 8004f2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f32:	f200 8087 	bhi.w	8005044 <HAL_TIM_ConfigClockSource+0x16c>
 8004f36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f3a:	f000 8086 	beq.w	800504a <HAL_TIM_ConfigClockSource+0x172>
 8004f3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f42:	d87f      	bhi.n	8005044 <HAL_TIM_ConfigClockSource+0x16c>
 8004f44:	2b70      	cmp	r3, #112	@ 0x70
 8004f46:	d01a      	beq.n	8004f7e <HAL_TIM_ConfigClockSource+0xa6>
 8004f48:	2b70      	cmp	r3, #112	@ 0x70
 8004f4a:	d87b      	bhi.n	8005044 <HAL_TIM_ConfigClockSource+0x16c>
 8004f4c:	2b60      	cmp	r3, #96	@ 0x60
 8004f4e:	d050      	beq.n	8004ff2 <HAL_TIM_ConfigClockSource+0x11a>
 8004f50:	2b60      	cmp	r3, #96	@ 0x60
 8004f52:	d877      	bhi.n	8005044 <HAL_TIM_ConfigClockSource+0x16c>
 8004f54:	2b50      	cmp	r3, #80	@ 0x50
 8004f56:	d03c      	beq.n	8004fd2 <HAL_TIM_ConfigClockSource+0xfa>
 8004f58:	2b50      	cmp	r3, #80	@ 0x50
 8004f5a:	d873      	bhi.n	8005044 <HAL_TIM_ConfigClockSource+0x16c>
 8004f5c:	2b40      	cmp	r3, #64	@ 0x40
 8004f5e:	d058      	beq.n	8005012 <HAL_TIM_ConfigClockSource+0x13a>
 8004f60:	2b40      	cmp	r3, #64	@ 0x40
 8004f62:	d86f      	bhi.n	8005044 <HAL_TIM_ConfigClockSource+0x16c>
 8004f64:	2b30      	cmp	r3, #48	@ 0x30
 8004f66:	d064      	beq.n	8005032 <HAL_TIM_ConfigClockSource+0x15a>
 8004f68:	2b30      	cmp	r3, #48	@ 0x30
 8004f6a:	d86b      	bhi.n	8005044 <HAL_TIM_ConfigClockSource+0x16c>
 8004f6c:	2b20      	cmp	r3, #32
 8004f6e:	d060      	beq.n	8005032 <HAL_TIM_ConfigClockSource+0x15a>
 8004f70:	2b20      	cmp	r3, #32
 8004f72:	d867      	bhi.n	8005044 <HAL_TIM_ConfigClockSource+0x16c>
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d05c      	beq.n	8005032 <HAL_TIM_ConfigClockSource+0x15a>
 8004f78:	2b10      	cmp	r3, #16
 8004f7a:	d05a      	beq.n	8005032 <HAL_TIM_ConfigClockSource+0x15a>
 8004f7c:	e062      	b.n	8005044 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f8e:	f000 fbeb 	bl	8005768 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004fa0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	68ba      	ldr	r2, [r7, #8]
 8004fa8:	609a      	str	r2, [r3, #8]
      break;
 8004faa:	e04f      	b.n	800504c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004fbc:	f000 fbd4 	bl	8005768 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	689a      	ldr	r2, [r3, #8]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004fce:	609a      	str	r2, [r3, #8]
      break;
 8004fd0:	e03c      	b.n	800504c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fde:	461a      	mov	r2, r3
 8004fe0:	f000 fb48 	bl	8005674 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2150      	movs	r1, #80	@ 0x50
 8004fea:	4618      	mov	r0, r3
 8004fec:	f000 fba1 	bl	8005732 <TIM_ITRx_SetConfig>
      break;
 8004ff0:	e02c      	b.n	800504c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ffe:	461a      	mov	r2, r3
 8005000:	f000 fb67 	bl	80056d2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2160      	movs	r1, #96	@ 0x60
 800500a:	4618      	mov	r0, r3
 800500c:	f000 fb91 	bl	8005732 <TIM_ITRx_SetConfig>
      break;
 8005010:	e01c      	b.n	800504c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800501e:	461a      	mov	r2, r3
 8005020:	f000 fb28 	bl	8005674 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	2140      	movs	r1, #64	@ 0x40
 800502a:	4618      	mov	r0, r3
 800502c:	f000 fb81 	bl	8005732 <TIM_ITRx_SetConfig>
      break;
 8005030:	e00c      	b.n	800504c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4619      	mov	r1, r3
 800503c:	4610      	mov	r0, r2
 800503e:	f000 fb78 	bl	8005732 <TIM_ITRx_SetConfig>
      break;
 8005042:	e003      	b.n	800504c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005044:	2301      	movs	r3, #1
 8005046:	73fb      	strb	r3, [r7, #15]
      break;
 8005048:	e000      	b.n	800504c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800504a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800505c:	7bfb      	ldrb	r3, [r7, #15]
}
 800505e:	4618      	mov	r0, r3
 8005060:	3710      	adds	r7, #16
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	fffeff88 	.word	0xfffeff88

0800506c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800506c:	b480      	push	{r7}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	4a43      	ldr	r2, [pc, #268]	@ (800518c <TIM_Base_SetConfig+0x120>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d013      	beq.n	80050ac <TIM_Base_SetConfig+0x40>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800508a:	d00f      	beq.n	80050ac <TIM_Base_SetConfig+0x40>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	4a40      	ldr	r2, [pc, #256]	@ (8005190 <TIM_Base_SetConfig+0x124>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d00b      	beq.n	80050ac <TIM_Base_SetConfig+0x40>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	4a3f      	ldr	r2, [pc, #252]	@ (8005194 <TIM_Base_SetConfig+0x128>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d007      	beq.n	80050ac <TIM_Base_SetConfig+0x40>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	4a3e      	ldr	r2, [pc, #248]	@ (8005198 <TIM_Base_SetConfig+0x12c>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d003      	beq.n	80050ac <TIM_Base_SetConfig+0x40>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	4a3d      	ldr	r2, [pc, #244]	@ (800519c <TIM_Base_SetConfig+0x130>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d108      	bne.n	80050be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	68fa      	ldr	r2, [r7, #12]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a32      	ldr	r2, [pc, #200]	@ (800518c <TIM_Base_SetConfig+0x120>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d02b      	beq.n	800511e <TIM_Base_SetConfig+0xb2>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050cc:	d027      	beq.n	800511e <TIM_Base_SetConfig+0xb2>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a2f      	ldr	r2, [pc, #188]	@ (8005190 <TIM_Base_SetConfig+0x124>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d023      	beq.n	800511e <TIM_Base_SetConfig+0xb2>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a2e      	ldr	r2, [pc, #184]	@ (8005194 <TIM_Base_SetConfig+0x128>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d01f      	beq.n	800511e <TIM_Base_SetConfig+0xb2>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a2d      	ldr	r2, [pc, #180]	@ (8005198 <TIM_Base_SetConfig+0x12c>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d01b      	beq.n	800511e <TIM_Base_SetConfig+0xb2>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a2c      	ldr	r2, [pc, #176]	@ (800519c <TIM_Base_SetConfig+0x130>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d017      	beq.n	800511e <TIM_Base_SetConfig+0xb2>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	4a2b      	ldr	r2, [pc, #172]	@ (80051a0 <TIM_Base_SetConfig+0x134>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d013      	beq.n	800511e <TIM_Base_SetConfig+0xb2>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	4a2a      	ldr	r2, [pc, #168]	@ (80051a4 <TIM_Base_SetConfig+0x138>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d00f      	beq.n	800511e <TIM_Base_SetConfig+0xb2>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	4a29      	ldr	r2, [pc, #164]	@ (80051a8 <TIM_Base_SetConfig+0x13c>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d00b      	beq.n	800511e <TIM_Base_SetConfig+0xb2>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	4a28      	ldr	r2, [pc, #160]	@ (80051ac <TIM_Base_SetConfig+0x140>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d007      	beq.n	800511e <TIM_Base_SetConfig+0xb2>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a27      	ldr	r2, [pc, #156]	@ (80051b0 <TIM_Base_SetConfig+0x144>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d003      	beq.n	800511e <TIM_Base_SetConfig+0xb2>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4a26      	ldr	r2, [pc, #152]	@ (80051b4 <TIM_Base_SetConfig+0x148>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d108      	bne.n	8005130 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005124:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	68db      	ldr	r3, [r3, #12]
 800512a:	68fa      	ldr	r2, [r7, #12]
 800512c:	4313      	orrs	r3, r2
 800512e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	4313      	orrs	r3, r2
 800513c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	689a      	ldr	r2, [r3, #8]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a0e      	ldr	r2, [pc, #56]	@ (800518c <TIM_Base_SetConfig+0x120>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d003      	beq.n	800515e <TIM_Base_SetConfig+0xf2>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	4a10      	ldr	r2, [pc, #64]	@ (800519c <TIM_Base_SetConfig+0x130>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d103      	bne.n	8005166 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	691a      	ldr	r2, [r3, #16]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f043 0204 	orr.w	r2, r3, #4
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2201      	movs	r2, #1
 8005176:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	68fa      	ldr	r2, [r7, #12]
 800517c:	601a      	str	r2, [r3, #0]
}
 800517e:	bf00      	nop
 8005180:	3714      	adds	r7, #20
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr
 800518a:	bf00      	nop
 800518c:	40010000 	.word	0x40010000
 8005190:	40000400 	.word	0x40000400
 8005194:	40000800 	.word	0x40000800
 8005198:	40000c00 	.word	0x40000c00
 800519c:	40010400 	.word	0x40010400
 80051a0:	40014000 	.word	0x40014000
 80051a4:	40014400 	.word	0x40014400
 80051a8:	40014800 	.word	0x40014800
 80051ac:	40001800 	.word	0x40001800
 80051b0:	40001c00 	.word	0x40001c00
 80051b4:	40002000 	.word	0x40002000

080051b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b087      	sub	sp, #28
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
 80051c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6a1b      	ldr	r3, [r3, #32]
 80051c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6a1b      	ldr	r3, [r3, #32]
 80051cc:	f023 0201 	bic.w	r2, r3, #1
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	699b      	ldr	r3, [r3, #24]
 80051de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80051e0:	68fa      	ldr	r2, [r7, #12]
 80051e2:	4b2b      	ldr	r3, [pc, #172]	@ (8005290 <TIM_OC1_SetConfig+0xd8>)
 80051e4:	4013      	ands	r3, r2
 80051e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f023 0303 	bic.w	r3, r3, #3
 80051ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	68fa      	ldr	r2, [r7, #12]
 80051f6:	4313      	orrs	r3, r2
 80051f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	f023 0302 	bic.w	r3, r3, #2
 8005200:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	697a      	ldr	r2, [r7, #20]
 8005208:	4313      	orrs	r3, r2
 800520a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	4a21      	ldr	r2, [pc, #132]	@ (8005294 <TIM_OC1_SetConfig+0xdc>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d003      	beq.n	800521c <TIM_OC1_SetConfig+0x64>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	4a20      	ldr	r2, [pc, #128]	@ (8005298 <TIM_OC1_SetConfig+0xe0>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d10c      	bne.n	8005236 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	f023 0308 	bic.w	r3, r3, #8
 8005222:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	697a      	ldr	r2, [r7, #20]
 800522a:	4313      	orrs	r3, r2
 800522c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	f023 0304 	bic.w	r3, r3, #4
 8005234:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	4a16      	ldr	r2, [pc, #88]	@ (8005294 <TIM_OC1_SetConfig+0xdc>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d003      	beq.n	8005246 <TIM_OC1_SetConfig+0x8e>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a15      	ldr	r2, [pc, #84]	@ (8005298 <TIM_OC1_SetConfig+0xe0>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d111      	bne.n	800526a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800524c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005254:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	695b      	ldr	r3, [r3, #20]
 800525a:	693a      	ldr	r2, [r7, #16]
 800525c:	4313      	orrs	r3, r2
 800525e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	699b      	ldr	r3, [r3, #24]
 8005264:	693a      	ldr	r2, [r7, #16]
 8005266:	4313      	orrs	r3, r2
 8005268:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	693a      	ldr	r2, [r7, #16]
 800526e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	68fa      	ldr	r2, [r7, #12]
 8005274:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	685a      	ldr	r2, [r3, #4]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	697a      	ldr	r2, [r7, #20]
 8005282:	621a      	str	r2, [r3, #32]
}
 8005284:	bf00      	nop
 8005286:	371c      	adds	r7, #28
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr
 8005290:	fffeff8f 	.word	0xfffeff8f
 8005294:	40010000 	.word	0x40010000
 8005298:	40010400 	.word	0x40010400

0800529c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800529c:	b480      	push	{r7}
 800529e:	b087      	sub	sp, #28
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a1b      	ldr	r3, [r3, #32]
 80052aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6a1b      	ldr	r3, [r3, #32]
 80052b0:	f023 0210 	bic.w	r2, r3, #16
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	699b      	ldr	r3, [r3, #24]
 80052c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80052c4:	68fa      	ldr	r2, [r7, #12]
 80052c6:	4b2e      	ldr	r3, [pc, #184]	@ (8005380 <TIM_OC2_SetConfig+0xe4>)
 80052c8:	4013      	ands	r3, r2
 80052ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	021b      	lsls	r3, r3, #8
 80052da:	68fa      	ldr	r2, [r7, #12]
 80052dc:	4313      	orrs	r3, r2
 80052de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	f023 0320 	bic.w	r3, r3, #32
 80052e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	011b      	lsls	r3, r3, #4
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	4a23      	ldr	r2, [pc, #140]	@ (8005384 <TIM_OC2_SetConfig+0xe8>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d003      	beq.n	8005304 <TIM_OC2_SetConfig+0x68>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	4a22      	ldr	r2, [pc, #136]	@ (8005388 <TIM_OC2_SetConfig+0xec>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d10d      	bne.n	8005320 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800530a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	011b      	lsls	r3, r3, #4
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	4313      	orrs	r3, r2
 8005316:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800531e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	4a18      	ldr	r2, [pc, #96]	@ (8005384 <TIM_OC2_SetConfig+0xe8>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d003      	beq.n	8005330 <TIM_OC2_SetConfig+0x94>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	4a17      	ldr	r2, [pc, #92]	@ (8005388 <TIM_OC2_SetConfig+0xec>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d113      	bne.n	8005358 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005336:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800533e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	695b      	ldr	r3, [r3, #20]
 8005344:	009b      	lsls	r3, r3, #2
 8005346:	693a      	ldr	r2, [r7, #16]
 8005348:	4313      	orrs	r3, r2
 800534a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	699b      	ldr	r3, [r3, #24]
 8005350:	009b      	lsls	r3, r3, #2
 8005352:	693a      	ldr	r2, [r7, #16]
 8005354:	4313      	orrs	r3, r2
 8005356:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	693a      	ldr	r2, [r7, #16]
 800535c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	68fa      	ldr	r2, [r7, #12]
 8005362:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	685a      	ldr	r2, [r3, #4]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	697a      	ldr	r2, [r7, #20]
 8005370:	621a      	str	r2, [r3, #32]
}
 8005372:	bf00      	nop
 8005374:	371c      	adds	r7, #28
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop
 8005380:	feff8fff 	.word	0xfeff8fff
 8005384:	40010000 	.word	0x40010000
 8005388:	40010400 	.word	0x40010400

0800538c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800538c:	b480      	push	{r7}
 800538e:	b087      	sub	sp, #28
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6a1b      	ldr	r3, [r3, #32]
 800539a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6a1b      	ldr	r3, [r3, #32]
 80053a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	69db      	ldr	r3, [r3, #28]
 80053b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	4b2d      	ldr	r3, [pc, #180]	@ (800546c <TIM_OC3_SetConfig+0xe0>)
 80053b8:	4013      	ands	r3, r2
 80053ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f023 0303 	bic.w	r3, r3, #3
 80053c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	68fa      	ldr	r2, [r7, #12]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80053d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	021b      	lsls	r3, r3, #8
 80053dc:	697a      	ldr	r2, [r7, #20]
 80053de:	4313      	orrs	r3, r2
 80053e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a22      	ldr	r2, [pc, #136]	@ (8005470 <TIM_OC3_SetConfig+0xe4>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d003      	beq.n	80053f2 <TIM_OC3_SetConfig+0x66>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a21      	ldr	r2, [pc, #132]	@ (8005474 <TIM_OC3_SetConfig+0xe8>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d10d      	bne.n	800540e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80053f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	021b      	lsls	r3, r3, #8
 8005400:	697a      	ldr	r2, [r7, #20]
 8005402:	4313      	orrs	r3, r2
 8005404:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800540c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4a17      	ldr	r2, [pc, #92]	@ (8005470 <TIM_OC3_SetConfig+0xe4>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d003      	beq.n	800541e <TIM_OC3_SetConfig+0x92>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4a16      	ldr	r2, [pc, #88]	@ (8005474 <TIM_OC3_SetConfig+0xe8>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d113      	bne.n	8005446 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005424:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800542c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	695b      	ldr	r3, [r3, #20]
 8005432:	011b      	lsls	r3, r3, #4
 8005434:	693a      	ldr	r2, [r7, #16]
 8005436:	4313      	orrs	r3, r2
 8005438:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	699b      	ldr	r3, [r3, #24]
 800543e:	011b      	lsls	r3, r3, #4
 8005440:	693a      	ldr	r2, [r7, #16]
 8005442:	4313      	orrs	r3, r2
 8005444:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	693a      	ldr	r2, [r7, #16]
 800544a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	685a      	ldr	r2, [r3, #4]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	697a      	ldr	r2, [r7, #20]
 800545e:	621a      	str	r2, [r3, #32]
}
 8005460:	bf00      	nop
 8005462:	371c      	adds	r7, #28
 8005464:	46bd      	mov	sp, r7
 8005466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546a:	4770      	bx	lr
 800546c:	fffeff8f 	.word	0xfffeff8f
 8005470:	40010000 	.word	0x40010000
 8005474:	40010400 	.word	0x40010400

08005478 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005478:	b480      	push	{r7}
 800547a:	b087      	sub	sp, #28
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a1b      	ldr	r3, [r3, #32]
 8005486:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6a1b      	ldr	r3, [r3, #32]
 800548c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	69db      	ldr	r3, [r3, #28]
 800549e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80054a0:	68fa      	ldr	r2, [r7, #12]
 80054a2:	4b1e      	ldr	r3, [pc, #120]	@ (800551c <TIM_OC4_SetConfig+0xa4>)
 80054a4:	4013      	ands	r3, r2
 80054a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	021b      	lsls	r3, r3, #8
 80054b6:	68fa      	ldr	r2, [r7, #12]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80054c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	031b      	lsls	r3, r3, #12
 80054ca:	693a      	ldr	r2, [r7, #16]
 80054cc:	4313      	orrs	r3, r2
 80054ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	4a13      	ldr	r2, [pc, #76]	@ (8005520 <TIM_OC4_SetConfig+0xa8>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d003      	beq.n	80054e0 <TIM_OC4_SetConfig+0x68>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	4a12      	ldr	r2, [pc, #72]	@ (8005524 <TIM_OC4_SetConfig+0xac>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d109      	bne.n	80054f4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80054e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	695b      	ldr	r3, [r3, #20]
 80054ec:	019b      	lsls	r3, r3, #6
 80054ee:	697a      	ldr	r2, [r7, #20]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	697a      	ldr	r2, [r7, #20]
 80054f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	685a      	ldr	r2, [r3, #4]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	693a      	ldr	r2, [r7, #16]
 800550c:	621a      	str	r2, [r3, #32]
}
 800550e:	bf00      	nop
 8005510:	371c      	adds	r7, #28
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr
 800551a:	bf00      	nop
 800551c:	feff8fff 	.word	0xfeff8fff
 8005520:	40010000 	.word	0x40010000
 8005524:	40010400 	.word	0x40010400

08005528 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005528:	b480      	push	{r7}
 800552a:	b087      	sub	sp, #28
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
 8005530:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6a1b      	ldr	r3, [r3, #32]
 8005536:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a1b      	ldr	r3, [r3, #32]
 800553c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800554e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005550:	68fa      	ldr	r2, [r7, #12]
 8005552:	4b1b      	ldr	r3, [pc, #108]	@ (80055c0 <TIM_OC5_SetConfig+0x98>)
 8005554:	4013      	ands	r3, r2
 8005556:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	68fa      	ldr	r2, [r7, #12]
 800555e:	4313      	orrs	r3, r2
 8005560:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005568:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	041b      	lsls	r3, r3, #16
 8005570:	693a      	ldr	r2, [r7, #16]
 8005572:	4313      	orrs	r3, r2
 8005574:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a12      	ldr	r2, [pc, #72]	@ (80055c4 <TIM_OC5_SetConfig+0x9c>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d003      	beq.n	8005586 <TIM_OC5_SetConfig+0x5e>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a11      	ldr	r2, [pc, #68]	@ (80055c8 <TIM_OC5_SetConfig+0xa0>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d109      	bne.n	800559a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800558c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	695b      	ldr	r3, [r3, #20]
 8005592:	021b      	lsls	r3, r3, #8
 8005594:	697a      	ldr	r2, [r7, #20]
 8005596:	4313      	orrs	r3, r2
 8005598:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	697a      	ldr	r2, [r7, #20]
 800559e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	68fa      	ldr	r2, [r7, #12]
 80055a4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	685a      	ldr	r2, [r3, #4]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	693a      	ldr	r2, [r7, #16]
 80055b2:	621a      	str	r2, [r3, #32]
}
 80055b4:	bf00      	nop
 80055b6:	371c      	adds	r7, #28
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr
 80055c0:	fffeff8f 	.word	0xfffeff8f
 80055c4:	40010000 	.word	0x40010000
 80055c8:	40010400 	.word	0x40010400

080055cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b087      	sub	sp, #28
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a1b      	ldr	r3, [r3, #32]
 80055da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6a1b      	ldr	r3, [r3, #32]
 80055e0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80055f4:	68fa      	ldr	r2, [r7, #12]
 80055f6:	4b1c      	ldr	r3, [pc, #112]	@ (8005668 <TIM_OC6_SetConfig+0x9c>)
 80055f8:	4013      	ands	r3, r2
 80055fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	021b      	lsls	r3, r3, #8
 8005602:	68fa      	ldr	r2, [r7, #12]
 8005604:	4313      	orrs	r3, r2
 8005606:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800560e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	051b      	lsls	r3, r3, #20
 8005616:	693a      	ldr	r2, [r7, #16]
 8005618:	4313      	orrs	r3, r2
 800561a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	4a13      	ldr	r2, [pc, #76]	@ (800566c <TIM_OC6_SetConfig+0xa0>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d003      	beq.n	800562c <TIM_OC6_SetConfig+0x60>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	4a12      	ldr	r2, [pc, #72]	@ (8005670 <TIM_OC6_SetConfig+0xa4>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d109      	bne.n	8005640 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005632:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	695b      	ldr	r3, [r3, #20]
 8005638:	029b      	lsls	r3, r3, #10
 800563a:	697a      	ldr	r2, [r7, #20]
 800563c:	4313      	orrs	r3, r2
 800563e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	697a      	ldr	r2, [r7, #20]
 8005644:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	68fa      	ldr	r2, [r7, #12]
 800564a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	685a      	ldr	r2, [r3, #4]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	693a      	ldr	r2, [r7, #16]
 8005658:	621a      	str	r2, [r3, #32]
}
 800565a:	bf00      	nop
 800565c:	371c      	adds	r7, #28
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr
 8005666:	bf00      	nop
 8005668:	feff8fff 	.word	0xfeff8fff
 800566c:	40010000 	.word	0x40010000
 8005670:	40010400 	.word	0x40010400

08005674 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005674:	b480      	push	{r7}
 8005676:	b087      	sub	sp, #28
 8005678:	af00      	add	r7, sp, #0
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	60b9      	str	r1, [r7, #8]
 800567e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	6a1b      	ldr	r3, [r3, #32]
 8005684:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6a1b      	ldr	r3, [r3, #32]
 800568a:	f023 0201 	bic.w	r2, r3, #1
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	699b      	ldr	r3, [r3, #24]
 8005696:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800569e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	011b      	lsls	r3, r3, #4
 80056a4:	693a      	ldr	r2, [r7, #16]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	f023 030a 	bic.w	r3, r3, #10
 80056b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80056b2:	697a      	ldr	r2, [r7, #20]
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	693a      	ldr	r2, [r7, #16]
 80056be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	697a      	ldr	r2, [r7, #20]
 80056c4:	621a      	str	r2, [r3, #32]
}
 80056c6:	bf00      	nop
 80056c8:	371c      	adds	r7, #28
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr

080056d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056d2:	b480      	push	{r7}
 80056d4:	b087      	sub	sp, #28
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	60f8      	str	r0, [r7, #12]
 80056da:	60b9      	str	r1, [r7, #8]
 80056dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6a1b      	ldr	r3, [r3, #32]
 80056e2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	6a1b      	ldr	r3, [r3, #32]
 80056e8:	f023 0210 	bic.w	r2, r3, #16
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	699b      	ldr	r3, [r3, #24]
 80056f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80056fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	031b      	lsls	r3, r3, #12
 8005702:	693a      	ldr	r2, [r7, #16]
 8005704:	4313      	orrs	r3, r2
 8005706:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800570e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	011b      	lsls	r3, r3, #4
 8005714:	697a      	ldr	r2, [r7, #20]
 8005716:	4313      	orrs	r3, r2
 8005718:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	693a      	ldr	r2, [r7, #16]
 800571e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	697a      	ldr	r2, [r7, #20]
 8005724:	621a      	str	r2, [r3, #32]
}
 8005726:	bf00      	nop
 8005728:	371c      	adds	r7, #28
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr

08005732 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005732:	b480      	push	{r7}
 8005734:	b085      	sub	sp, #20
 8005736:	af00      	add	r7, sp, #0
 8005738:	6078      	str	r0, [r7, #4]
 800573a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005748:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800574a:	683a      	ldr	r2, [r7, #0]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	4313      	orrs	r3, r2
 8005750:	f043 0307 	orr.w	r3, r3, #7
 8005754:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	68fa      	ldr	r2, [r7, #12]
 800575a:	609a      	str	r2, [r3, #8]
}
 800575c:	bf00      	nop
 800575e:	3714      	adds	r7, #20
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr

08005768 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005768:	b480      	push	{r7}
 800576a:	b087      	sub	sp, #28
 800576c:	af00      	add	r7, sp, #0
 800576e:	60f8      	str	r0, [r7, #12]
 8005770:	60b9      	str	r1, [r7, #8]
 8005772:	607a      	str	r2, [r7, #4]
 8005774:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005782:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	021a      	lsls	r2, r3, #8
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	431a      	orrs	r2, r3
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	4313      	orrs	r3, r2
 8005790:	697a      	ldr	r2, [r7, #20]
 8005792:	4313      	orrs	r3, r2
 8005794:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	697a      	ldr	r2, [r7, #20]
 800579a:	609a      	str	r2, [r3, #8]
}
 800579c:	bf00      	nop
 800579e:	371c      	adds	r7, #28
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr

080057a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b087      	sub	sp, #28
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	f003 031f 	and.w	r3, r3, #31
 80057ba:	2201      	movs	r2, #1
 80057bc:	fa02 f303 	lsl.w	r3, r2, r3
 80057c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6a1a      	ldr	r2, [r3, #32]
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	43db      	mvns	r3, r3
 80057ca:	401a      	ands	r2, r3
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6a1a      	ldr	r2, [r3, #32]
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	f003 031f 	and.w	r3, r3, #31
 80057da:	6879      	ldr	r1, [r7, #4]
 80057dc:	fa01 f303 	lsl.w	r3, r1, r3
 80057e0:	431a      	orrs	r2, r3
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	621a      	str	r2, [r3, #32]
}
 80057e6:	bf00      	nop
 80057e8:	371c      	adds	r7, #28
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr
	...

080057f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b085      	sub	sp, #20
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005804:	2b01      	cmp	r3, #1
 8005806:	d101      	bne.n	800580c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005808:	2302      	movs	r3, #2
 800580a:	e06d      	b.n	80058e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2202      	movs	r2, #2
 8005818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a30      	ldr	r2, [pc, #192]	@ (80058f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d004      	beq.n	8005840 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a2f      	ldr	r2, [pc, #188]	@ (80058f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d108      	bne.n	8005852 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005846:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	68fa      	ldr	r2, [r7, #12]
 800584e:	4313      	orrs	r3, r2
 8005850:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005858:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68fa      	ldr	r2, [r7, #12]
 8005860:	4313      	orrs	r3, r2
 8005862:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	68fa      	ldr	r2, [r7, #12]
 800586a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a20      	ldr	r2, [pc, #128]	@ (80058f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d022      	beq.n	80058bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800587e:	d01d      	beq.n	80058bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a1d      	ldr	r2, [pc, #116]	@ (80058fc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d018      	beq.n	80058bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a1c      	ldr	r2, [pc, #112]	@ (8005900 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d013      	beq.n	80058bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a1a      	ldr	r2, [pc, #104]	@ (8005904 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d00e      	beq.n	80058bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a15      	ldr	r2, [pc, #84]	@ (80058f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d009      	beq.n	80058bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a16      	ldr	r2, [pc, #88]	@ (8005908 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d004      	beq.n	80058bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a15      	ldr	r2, [pc, #84]	@ (800590c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d10c      	bne.n	80058d6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058c2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	68ba      	ldr	r2, [r7, #8]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	68ba      	ldr	r2, [r7, #8]
 80058d4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2201      	movs	r2, #1
 80058da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80058e6:	2300      	movs	r3, #0
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3714      	adds	r7, #20
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr
 80058f4:	40010000 	.word	0x40010000
 80058f8:	40010400 	.word	0x40010400
 80058fc:	40000400 	.word	0x40000400
 8005900:	40000800 	.word	0x40000800
 8005904:	40000c00 	.word	0x40000c00
 8005908:	40014000 	.word	0x40014000
 800590c:	40001800 	.word	0x40001800

08005910 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005910:	b084      	sub	sp, #16
 8005912:	b580      	push	{r7, lr}
 8005914:	b084      	sub	sp, #16
 8005916:	af00      	add	r7, sp, #0
 8005918:	6078      	str	r0, [r7, #4]
 800591a:	f107 001c 	add.w	r0, r7, #28
 800591e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005922:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005926:	2b01      	cmp	r3, #1
 8005928:	d127      	bne.n	800597a <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800592e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	68da      	ldr	r2, [r3, #12]
 800593a:	4b3a      	ldr	r3, [pc, #232]	@ (8005a24 <USB_CoreInit+0x114>)
 800593c:	4013      	ands	r3, r2
 800593e:	687a      	ldr	r2, [r7, #4]
 8005940:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	68db      	ldr	r3, [r3, #12]
 8005946:	f043 0210 	orr.w	r2, r3, #16
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	68db      	ldr	r3, [r3, #12]
 8005952:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800595a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800595e:	2b01      	cmp	r3, #1
 8005960:	d105      	bne.n	800596e <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f001 fb20 	bl	8006fb4 <USB_CoreReset>
 8005974:	4603      	mov	r3, r0
 8005976:	73fb      	strb	r3, [r7, #15]
 8005978:	e03c      	b.n	80059f4 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800597a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800597e:	2b03      	cmp	r3, #3
 8005980:	d127      	bne.n	80059d2 <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005986:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	68da      	ldr	r2, [r3, #12]
 8005992:	4b24      	ldr	r3, [pc, #144]	@ (8005a24 <USB_CoreInit+0x114>)
 8005994:	4013      	ands	r3, r2
 8005996:	687a      	ldr	r2, [r7, #4]
 8005998:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	68db      	ldr	r3, [r3, #12]
 800599e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	f023 0210 	bic.w	r2, r3, #16
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 80059b2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d105      	bne.n	80059c6 <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	68db      	ldr	r3, [r3, #12]
 80059be:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f001 faf4 	bl	8006fb4 <USB_CoreReset>
 80059cc:	4603      	mov	r3, r0
 80059ce:	73fb      	strb	r3, [r7, #15]
 80059d0:	e010      	b.n	80059f4 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	68db      	ldr	r3, [r3, #12]
 80059d6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f001 fae8 	bl	8006fb4 <USB_CoreReset>
 80059e4:	4603      	mov	r3, r0
 80059e6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ec:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80059f4:	7fbb      	ldrb	r3, [r7, #30]
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d10b      	bne.n	8005a12 <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	689b      	ldr	r3, [r3, #8]
 80059fe:	f043 0206 	orr.w	r2, r3, #6
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	f043 0220 	orr.w	r2, r3, #32
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3710      	adds	r7, #16
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005a1e:	b004      	add	sp, #16
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	ffbdffbf 	.word	0xffbdffbf

08005a28 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b087      	sub	sp, #28
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	60f8      	str	r0, [r7, #12]
 8005a30:	60b9      	str	r1, [r7, #8]
 8005a32:	4613      	mov	r3, r2
 8005a34:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005a36:	79fb      	ldrb	r3, [r7, #7]
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d165      	bne.n	8005b08 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	4a41      	ldr	r2, [pc, #260]	@ (8005b44 <USB_SetTurnaroundTime+0x11c>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d906      	bls.n	8005a52 <USB_SetTurnaroundTime+0x2a>
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	4a40      	ldr	r2, [pc, #256]	@ (8005b48 <USB_SetTurnaroundTime+0x120>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d202      	bcs.n	8005a52 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005a4c:	230f      	movs	r3, #15
 8005a4e:	617b      	str	r3, [r7, #20]
 8005a50:	e062      	b.n	8005b18 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	4a3c      	ldr	r2, [pc, #240]	@ (8005b48 <USB_SetTurnaroundTime+0x120>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d306      	bcc.n	8005a68 <USB_SetTurnaroundTime+0x40>
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	4a3b      	ldr	r2, [pc, #236]	@ (8005b4c <USB_SetTurnaroundTime+0x124>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d202      	bcs.n	8005a68 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005a62:	230e      	movs	r3, #14
 8005a64:	617b      	str	r3, [r7, #20]
 8005a66:	e057      	b.n	8005b18 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	4a38      	ldr	r2, [pc, #224]	@ (8005b4c <USB_SetTurnaroundTime+0x124>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d306      	bcc.n	8005a7e <USB_SetTurnaroundTime+0x56>
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	4a37      	ldr	r2, [pc, #220]	@ (8005b50 <USB_SetTurnaroundTime+0x128>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d202      	bcs.n	8005a7e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005a78:	230d      	movs	r3, #13
 8005a7a:	617b      	str	r3, [r7, #20]
 8005a7c:	e04c      	b.n	8005b18 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	4a33      	ldr	r2, [pc, #204]	@ (8005b50 <USB_SetTurnaroundTime+0x128>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d306      	bcc.n	8005a94 <USB_SetTurnaroundTime+0x6c>
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	4a32      	ldr	r2, [pc, #200]	@ (8005b54 <USB_SetTurnaroundTime+0x12c>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d802      	bhi.n	8005a94 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005a8e:	230c      	movs	r3, #12
 8005a90:	617b      	str	r3, [r7, #20]
 8005a92:	e041      	b.n	8005b18 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	4a2f      	ldr	r2, [pc, #188]	@ (8005b54 <USB_SetTurnaroundTime+0x12c>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d906      	bls.n	8005aaa <USB_SetTurnaroundTime+0x82>
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	4a2e      	ldr	r2, [pc, #184]	@ (8005b58 <USB_SetTurnaroundTime+0x130>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d802      	bhi.n	8005aaa <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005aa4:	230b      	movs	r3, #11
 8005aa6:	617b      	str	r3, [r7, #20]
 8005aa8:	e036      	b.n	8005b18 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	4a2a      	ldr	r2, [pc, #168]	@ (8005b58 <USB_SetTurnaroundTime+0x130>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d906      	bls.n	8005ac0 <USB_SetTurnaroundTime+0x98>
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	4a29      	ldr	r2, [pc, #164]	@ (8005b5c <USB_SetTurnaroundTime+0x134>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d802      	bhi.n	8005ac0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005aba:	230a      	movs	r3, #10
 8005abc:	617b      	str	r3, [r7, #20]
 8005abe:	e02b      	b.n	8005b18 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	4a26      	ldr	r2, [pc, #152]	@ (8005b5c <USB_SetTurnaroundTime+0x134>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d906      	bls.n	8005ad6 <USB_SetTurnaroundTime+0xae>
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	4a25      	ldr	r2, [pc, #148]	@ (8005b60 <USB_SetTurnaroundTime+0x138>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d202      	bcs.n	8005ad6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005ad0:	2309      	movs	r3, #9
 8005ad2:	617b      	str	r3, [r7, #20]
 8005ad4:	e020      	b.n	8005b18 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	4a21      	ldr	r2, [pc, #132]	@ (8005b60 <USB_SetTurnaroundTime+0x138>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d306      	bcc.n	8005aec <USB_SetTurnaroundTime+0xc4>
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	4a20      	ldr	r2, [pc, #128]	@ (8005b64 <USB_SetTurnaroundTime+0x13c>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d802      	bhi.n	8005aec <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005ae6:	2308      	movs	r3, #8
 8005ae8:	617b      	str	r3, [r7, #20]
 8005aea:	e015      	b.n	8005b18 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	4a1d      	ldr	r2, [pc, #116]	@ (8005b64 <USB_SetTurnaroundTime+0x13c>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d906      	bls.n	8005b02 <USB_SetTurnaroundTime+0xda>
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	4a1c      	ldr	r2, [pc, #112]	@ (8005b68 <USB_SetTurnaroundTime+0x140>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d202      	bcs.n	8005b02 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005afc:	2307      	movs	r3, #7
 8005afe:	617b      	str	r3, [r7, #20]
 8005b00:	e00a      	b.n	8005b18 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005b02:	2306      	movs	r3, #6
 8005b04:	617b      	str	r3, [r7, #20]
 8005b06:	e007      	b.n	8005b18 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005b08:	79fb      	ldrb	r3, [r7, #7]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d102      	bne.n	8005b14 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005b0e:	2309      	movs	r3, #9
 8005b10:	617b      	str	r3, [r7, #20]
 8005b12:	e001      	b.n	8005b18 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005b14:	2309      	movs	r3, #9
 8005b16:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	68da      	ldr	r2, [r3, #12]
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	029b      	lsls	r3, r3, #10
 8005b2c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005b30:	431a      	orrs	r2, r3
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005b36:	2300      	movs	r3, #0
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	371c      	adds	r7, #28
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b42:	4770      	bx	lr
 8005b44:	00d8acbf 	.word	0x00d8acbf
 8005b48:	00e4e1c0 	.word	0x00e4e1c0
 8005b4c:	00f42400 	.word	0x00f42400
 8005b50:	01067380 	.word	0x01067380
 8005b54:	011a499f 	.word	0x011a499f
 8005b58:	01312cff 	.word	0x01312cff
 8005b5c:	014ca43f 	.word	0x014ca43f
 8005b60:	016e3600 	.word	0x016e3600
 8005b64:	01a6ab1f 	.word	0x01a6ab1f
 8005b68:	01e84800 	.word	0x01e84800

08005b6c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b083      	sub	sp, #12
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	f043 0201 	orr.w	r2, r3, #1
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	370c      	adds	r7, #12
 8005b86:	46bd      	mov	sp, r7
 8005b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8c:	4770      	bx	lr

08005b8e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005b8e:	b480      	push	{r7}
 8005b90:	b083      	sub	sp, #12
 8005b92:	af00      	add	r7, sp, #0
 8005b94:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	f023 0201 	bic.w	r2, r3, #1
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005ba2:	2300      	movs	r3, #0
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	370c      	adds	r7, #12
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bae:	4770      	bx	lr

08005bb0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	460b      	mov	r3, r1
 8005bba:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005bcc:	78fb      	ldrb	r3, [r7, #3]
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	d115      	bne.n	8005bfe <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005bde:	200a      	movs	r0, #10
 8005be0:	f7fb fc70 	bl	80014c4 <HAL_Delay>
      ms += 10U;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	330a      	adds	r3, #10
 8005be8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f001 f951 	bl	8006e92 <USB_GetMode>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d01e      	beq.n	8005c34 <USB_SetCurrentMode+0x84>
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2bc7      	cmp	r3, #199	@ 0xc7
 8005bfa:	d9f0      	bls.n	8005bde <USB_SetCurrentMode+0x2e>
 8005bfc:	e01a      	b.n	8005c34 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005bfe:	78fb      	ldrb	r3, [r7, #3]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d115      	bne.n	8005c30 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005c10:	200a      	movs	r0, #10
 8005c12:	f7fb fc57 	bl	80014c4 <HAL_Delay>
      ms += 10U;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	330a      	adds	r3, #10
 8005c1a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f001 f938 	bl	8006e92 <USB_GetMode>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d005      	beq.n	8005c34 <USB_SetCurrentMode+0x84>
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2bc7      	cmp	r3, #199	@ 0xc7
 8005c2c:	d9f0      	bls.n	8005c10 <USB_SetCurrentMode+0x60>
 8005c2e:	e001      	b.n	8005c34 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005c30:	2301      	movs	r3, #1
 8005c32:	e005      	b.n	8005c40 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2bc8      	cmp	r3, #200	@ 0xc8
 8005c38:	d101      	bne.n	8005c3e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e000      	b.n	8005c40 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005c3e:	2300      	movs	r3, #0
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	3710      	adds	r7, #16
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}

08005c48 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005c48:	b084      	sub	sp, #16
 8005c4a:	b580      	push	{r7, lr}
 8005c4c:	b086      	sub	sp, #24
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
 8005c52:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005c56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005c62:	2300      	movs	r3, #0
 8005c64:	613b      	str	r3, [r7, #16]
 8005c66:	e009      	b.n	8005c7c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005c68:	687a      	ldr	r2, [r7, #4]
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	3340      	adds	r3, #64	@ 0x40
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	4413      	add	r3, r2
 8005c72:	2200      	movs	r2, #0
 8005c74:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	3301      	adds	r3, #1
 8005c7a:	613b      	str	r3, [r7, #16]
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	2b0e      	cmp	r3, #14
 8005c80:	d9f2      	bls.n	8005c68 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005c82:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d11c      	bne.n	8005cc4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	68fa      	ldr	r2, [r7, #12]
 8005c94:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c98:	f043 0302 	orr.w	r3, r3, #2
 8005c9c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ca2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	601a      	str	r2, [r3, #0]
 8005cc2:	e005      	b.n	8005cd0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cc8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005cd6:	461a      	mov	r2, r3
 8005cd8:	2300      	movs	r3, #0
 8005cda:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005cdc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d10d      	bne.n	8005d00 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005ce4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d104      	bne.n	8005cf6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005cec:	2100      	movs	r1, #0
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f000 f97a 	bl	8005fe8 <USB_SetDevSpeed>
 8005cf4:	e01a      	b.n	8005d2c <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005cf6:	2101      	movs	r1, #1
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f000 f975 	bl	8005fe8 <USB_SetDevSpeed>
 8005cfe:	e015      	b.n	8005d2c <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8005d00:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005d04:	2b03      	cmp	r3, #3
 8005d06:	d10d      	bne.n	8005d24 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005d08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d104      	bne.n	8005d1a <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005d10:	2100      	movs	r1, #0
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f000 f968 	bl	8005fe8 <USB_SetDevSpeed>
 8005d18:	e008      	b.n	8005d2c <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005d1a:	2101      	movs	r1, #1
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f000 f963 	bl	8005fe8 <USB_SetDevSpeed>
 8005d22:	e003      	b.n	8005d2c <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005d24:	2103      	movs	r1, #3
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f000 f95e 	bl	8005fe8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005d2c:	2110      	movs	r1, #16
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 f8fa 	bl	8005f28 <USB_FlushTxFifo>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d001      	beq.n	8005d3e <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f000 f924 	bl	8005f8c <USB_FlushRxFifo>
 8005d44:	4603      	mov	r3, r0
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d001      	beq.n	8005d4e <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d54:	461a      	mov	r2, r3
 8005d56:	2300      	movs	r3, #0
 8005d58:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d60:	461a      	mov	r2, r3
 8005d62:	2300      	movs	r3, #0
 8005d64:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	2300      	movs	r3, #0
 8005d70:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d72:	2300      	movs	r3, #0
 8005d74:	613b      	str	r3, [r7, #16]
 8005d76:	e043      	b.n	8005e00 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	015a      	lsls	r2, r3, #5
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	4413      	add	r3, r2
 8005d80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d8a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d8e:	d118      	bne.n	8005dc2 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d10a      	bne.n	8005dac <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	015a      	lsls	r2, r3, #5
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	4413      	add	r3, r2
 8005d9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005da2:	461a      	mov	r2, r3
 8005da4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005da8:	6013      	str	r3, [r2, #0]
 8005daa:	e013      	b.n	8005dd4 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	015a      	lsls	r2, r3, #5
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	4413      	add	r3, r2
 8005db4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005db8:	461a      	mov	r2, r3
 8005dba:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005dbe:	6013      	str	r3, [r2, #0]
 8005dc0:	e008      	b.n	8005dd4 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	015a      	lsls	r2, r3, #5
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	4413      	add	r3, r2
 8005dca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005dce:	461a      	mov	r2, r3
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	015a      	lsls	r2, r3, #5
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	4413      	add	r3, r2
 8005ddc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005de0:	461a      	mov	r2, r3
 8005de2:	2300      	movs	r3, #0
 8005de4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	015a      	lsls	r2, r3, #5
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	4413      	add	r3, r2
 8005dee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005df2:	461a      	mov	r2, r3
 8005df4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005df8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	3301      	adds	r3, #1
 8005dfe:	613b      	str	r3, [r7, #16]
 8005e00:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005e04:	461a      	mov	r2, r3
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d3b5      	bcc.n	8005d78 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	613b      	str	r3, [r7, #16]
 8005e10:	e043      	b.n	8005e9a <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	015a      	lsls	r2, r3, #5
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	4413      	add	r3, r2
 8005e1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e28:	d118      	bne.n	8005e5c <USB_DevInit+0x214>
    {
      if (i == 0U)
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d10a      	bne.n	8005e46 <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	015a      	lsls	r2, r3, #5
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	4413      	add	r3, r2
 8005e38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e3c:	461a      	mov	r2, r3
 8005e3e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005e42:	6013      	str	r3, [r2, #0]
 8005e44:	e013      	b.n	8005e6e <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	015a      	lsls	r2, r3, #5
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	4413      	add	r3, r2
 8005e4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e52:	461a      	mov	r2, r3
 8005e54:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005e58:	6013      	str	r3, [r2, #0]
 8005e5a:	e008      	b.n	8005e6e <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	015a      	lsls	r2, r3, #5
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	4413      	add	r3, r2
 8005e64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e68:	461a      	mov	r2, r3
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	015a      	lsls	r2, r3, #5
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	4413      	add	r3, r2
 8005e76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	015a      	lsls	r2, r3, #5
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	4413      	add	r3, r2
 8005e88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005e92:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	3301      	adds	r3, #1
 8005e98:	613b      	str	r3, [r7, #16]
 8005e9a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d3b5      	bcc.n	8005e12 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	68fa      	ldr	r2, [r7, #12]
 8005eb0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005eb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005eb8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005ec6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005ec8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d105      	bne.n	8005edc <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	699b      	ldr	r3, [r3, #24]
 8005ed4:	f043 0210 	orr.w	r2, r3, #16
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	699a      	ldr	r2, [r3, #24]
 8005ee0:	4b0f      	ldr	r3, [pc, #60]	@ (8005f20 <USB_DevInit+0x2d8>)
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	687a      	ldr	r2, [r7, #4]
 8005ee6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005ee8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d005      	beq.n	8005efc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	699b      	ldr	r3, [r3, #24]
 8005ef4:	f043 0208 	orr.w	r2, r3, #8
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005efc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	d105      	bne.n	8005f10 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	699a      	ldr	r2, [r3, #24]
 8005f08:	4b06      	ldr	r3, [pc, #24]	@ (8005f24 <USB_DevInit+0x2dc>)
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	687a      	ldr	r2, [r7, #4]
 8005f0e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005f10:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3718      	adds	r7, #24
 8005f16:	46bd      	mov	sp, r7
 8005f18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005f1c:	b004      	add	sp, #16
 8005f1e:	4770      	bx	lr
 8005f20:	803c3800 	.word	0x803c3800
 8005f24:	40000004 	.word	0x40000004

08005f28 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b085      	sub	sp, #20
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005f32:	2300      	movs	r3, #0
 8005f34:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	3301      	adds	r3, #1
 8005f3a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005f42:	d901      	bls.n	8005f48 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005f44:	2303      	movs	r3, #3
 8005f46:	e01b      	b.n	8005f80 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	691b      	ldr	r3, [r3, #16]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	daf2      	bge.n	8005f36 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005f50:	2300      	movs	r3, #0
 8005f52:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	019b      	lsls	r3, r3, #6
 8005f58:	f043 0220 	orr.w	r2, r3, #32
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	3301      	adds	r3, #1
 8005f64:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005f6c:	d901      	bls.n	8005f72 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e006      	b.n	8005f80 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	f003 0320 	and.w	r3, r3, #32
 8005f7a:	2b20      	cmp	r3, #32
 8005f7c:	d0f0      	beq.n	8005f60 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005f7e:	2300      	movs	r3, #0
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	3714      	adds	r7, #20
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr

08005f8c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b085      	sub	sp, #20
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005f94:	2300      	movs	r3, #0
 8005f96:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	3301      	adds	r3, #1
 8005f9c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005fa4:	d901      	bls.n	8005faa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	e018      	b.n	8005fdc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	691b      	ldr	r3, [r3, #16]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	daf2      	bge.n	8005f98 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2210      	movs	r2, #16
 8005fba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	3301      	adds	r3, #1
 8005fc0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005fc8:	d901      	bls.n	8005fce <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005fca:	2303      	movs	r3, #3
 8005fcc:	e006      	b.n	8005fdc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	691b      	ldr	r3, [r3, #16]
 8005fd2:	f003 0310 	and.w	r3, r3, #16
 8005fd6:	2b10      	cmp	r3, #16
 8005fd8:	d0f0      	beq.n	8005fbc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005fda:	2300      	movs	r3, #0
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	3714      	adds	r7, #20
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr

08005fe8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b085      	sub	sp, #20
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
 8005ff0:	460b      	mov	r3, r1
 8005ff2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	78fb      	ldrb	r3, [r7, #3]
 8006002:	68f9      	ldr	r1, [r7, #12]
 8006004:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006008:	4313      	orrs	r3, r2
 800600a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800600c:	2300      	movs	r3, #0
}
 800600e:	4618      	mov	r0, r3
 8006010:	3714      	adds	r7, #20
 8006012:	46bd      	mov	sp, r7
 8006014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006018:	4770      	bx	lr

0800601a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800601a:	b480      	push	{r7}
 800601c:	b087      	sub	sp, #28
 800601e:	af00      	add	r7, sp, #0
 8006020:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	f003 0306 	and.w	r3, r3, #6
 8006032:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d102      	bne.n	8006040 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800603a:	2300      	movs	r3, #0
 800603c:	75fb      	strb	r3, [r7, #23]
 800603e:	e00a      	b.n	8006056 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2b02      	cmp	r3, #2
 8006044:	d002      	beq.n	800604c <USB_GetDevSpeed+0x32>
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	2b06      	cmp	r3, #6
 800604a:	d102      	bne.n	8006052 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800604c:	2302      	movs	r3, #2
 800604e:	75fb      	strb	r3, [r7, #23]
 8006050:	e001      	b.n	8006056 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006052:	230f      	movs	r3, #15
 8006054:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006056:	7dfb      	ldrb	r3, [r7, #23]
}
 8006058:	4618      	mov	r0, r3
 800605a:	371c      	adds	r7, #28
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006064:	b480      	push	{r7}
 8006066:	b085      	sub	sp, #20
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	781b      	ldrb	r3, [r3, #0]
 8006076:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	785b      	ldrb	r3, [r3, #1]
 800607c:	2b01      	cmp	r3, #1
 800607e:	d139      	bne.n	80060f4 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006086:	69da      	ldr	r2, [r3, #28]
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	781b      	ldrb	r3, [r3, #0]
 800608c:	f003 030f 	and.w	r3, r3, #15
 8006090:	2101      	movs	r1, #1
 8006092:	fa01 f303 	lsl.w	r3, r1, r3
 8006096:	b29b      	uxth	r3, r3
 8006098:	68f9      	ldr	r1, [r7, #12]
 800609a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800609e:	4313      	orrs	r3, r2
 80060a0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	015a      	lsls	r2, r3, #5
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	4413      	add	r3, r2
 80060aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d153      	bne.n	8006160 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	015a      	lsls	r2, r3, #5
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	4413      	add	r3, r2
 80060c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	791b      	ldrb	r3, [r3, #4]
 80060d2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80060d4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	059b      	lsls	r3, r3, #22
 80060da:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80060dc:	431a      	orrs	r2, r3
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	0159      	lsls	r1, r3, #5
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	440b      	add	r3, r1
 80060e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060ea:	4619      	mov	r1, r3
 80060ec:	4b20      	ldr	r3, [pc, #128]	@ (8006170 <USB_ActivateEndpoint+0x10c>)
 80060ee:	4313      	orrs	r3, r2
 80060f0:	600b      	str	r3, [r1, #0]
 80060f2:	e035      	b.n	8006160 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060fa:	69da      	ldr	r2, [r3, #28]
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	781b      	ldrb	r3, [r3, #0]
 8006100:	f003 030f 	and.w	r3, r3, #15
 8006104:	2101      	movs	r1, #1
 8006106:	fa01 f303 	lsl.w	r3, r1, r3
 800610a:	041b      	lsls	r3, r3, #16
 800610c:	68f9      	ldr	r1, [r7, #12]
 800610e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006112:	4313      	orrs	r3, r2
 8006114:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	015a      	lsls	r2, r3, #5
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	4413      	add	r3, r2
 800611e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006128:	2b00      	cmp	r3, #0
 800612a:	d119      	bne.n	8006160 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	015a      	lsls	r2, r3, #5
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	4413      	add	r3, r2
 8006134:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	791b      	ldrb	r3, [r3, #4]
 8006146:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006148:	430b      	orrs	r3, r1
 800614a:	431a      	orrs	r2, r3
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	0159      	lsls	r1, r3, #5
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	440b      	add	r3, r1
 8006154:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006158:	4619      	mov	r1, r3
 800615a:	4b05      	ldr	r3, [pc, #20]	@ (8006170 <USB_ActivateEndpoint+0x10c>)
 800615c:	4313      	orrs	r3, r2
 800615e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006160:	2300      	movs	r3, #0
}
 8006162:	4618      	mov	r0, r3
 8006164:	3714      	adds	r7, #20
 8006166:	46bd      	mov	sp, r7
 8006168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616c:	4770      	bx	lr
 800616e:	bf00      	nop
 8006170:	10008000 	.word	0x10008000

08006174 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006174:	b480      	push	{r7}
 8006176:	b085      	sub	sp, #20
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	781b      	ldrb	r3, [r3, #0]
 8006186:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	785b      	ldrb	r3, [r3, #1]
 800618c:	2b01      	cmp	r3, #1
 800618e:	d161      	bne.n	8006254 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	015a      	lsls	r2, r3, #5
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	4413      	add	r3, r2
 8006198:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80061a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80061a6:	d11f      	bne.n	80061e8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	015a      	lsls	r2, r3, #5
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	4413      	add	r3, r2
 80061b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	68ba      	ldr	r2, [r7, #8]
 80061b8:	0151      	lsls	r1, r2, #5
 80061ba:	68fa      	ldr	r2, [r7, #12]
 80061bc:	440a      	add	r2, r1
 80061be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061c2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80061c6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	015a      	lsls	r2, r3, #5
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	4413      	add	r3, r2
 80061d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	68ba      	ldr	r2, [r7, #8]
 80061d8:	0151      	lsls	r1, r2, #5
 80061da:	68fa      	ldr	r2, [r7, #12]
 80061dc:	440a      	add	r2, r1
 80061de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061e2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80061e6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	781b      	ldrb	r3, [r3, #0]
 80061f4:	f003 030f 	and.w	r3, r3, #15
 80061f8:	2101      	movs	r1, #1
 80061fa:	fa01 f303 	lsl.w	r3, r1, r3
 80061fe:	b29b      	uxth	r3, r3
 8006200:	43db      	mvns	r3, r3
 8006202:	68f9      	ldr	r1, [r7, #12]
 8006204:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006208:	4013      	ands	r3, r2
 800620a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006212:	69da      	ldr	r2, [r3, #28]
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	781b      	ldrb	r3, [r3, #0]
 8006218:	f003 030f 	and.w	r3, r3, #15
 800621c:	2101      	movs	r1, #1
 800621e:	fa01 f303 	lsl.w	r3, r1, r3
 8006222:	b29b      	uxth	r3, r3
 8006224:	43db      	mvns	r3, r3
 8006226:	68f9      	ldr	r1, [r7, #12]
 8006228:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800622c:	4013      	ands	r3, r2
 800622e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	015a      	lsls	r2, r3, #5
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	4413      	add	r3, r2
 8006238:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	0159      	lsls	r1, r3, #5
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	440b      	add	r3, r1
 8006246:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800624a:	4619      	mov	r1, r3
 800624c:	4b35      	ldr	r3, [pc, #212]	@ (8006324 <USB_DeactivateEndpoint+0x1b0>)
 800624e:	4013      	ands	r3, r2
 8006250:	600b      	str	r3, [r1, #0]
 8006252:	e060      	b.n	8006316 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	015a      	lsls	r2, r3, #5
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	4413      	add	r3, r2
 800625c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006266:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800626a:	d11f      	bne.n	80062ac <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	015a      	lsls	r2, r3, #5
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	4413      	add	r3, r2
 8006274:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68ba      	ldr	r2, [r7, #8]
 800627c:	0151      	lsls	r1, r2, #5
 800627e:	68fa      	ldr	r2, [r7, #12]
 8006280:	440a      	add	r2, r1
 8006282:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006286:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800628a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	015a      	lsls	r2, r3, #5
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	4413      	add	r3, r2
 8006294:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	68ba      	ldr	r2, [r7, #8]
 800629c:	0151      	lsls	r1, r2, #5
 800629e:	68fa      	ldr	r2, [r7, #12]
 80062a0:	440a      	add	r2, r1
 80062a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062a6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80062aa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	781b      	ldrb	r3, [r3, #0]
 80062b8:	f003 030f 	and.w	r3, r3, #15
 80062bc:	2101      	movs	r1, #1
 80062be:	fa01 f303 	lsl.w	r3, r1, r3
 80062c2:	041b      	lsls	r3, r3, #16
 80062c4:	43db      	mvns	r3, r3
 80062c6:	68f9      	ldr	r1, [r7, #12]
 80062c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80062cc:	4013      	ands	r3, r2
 80062ce:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062d6:	69da      	ldr	r2, [r3, #28]
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	781b      	ldrb	r3, [r3, #0]
 80062dc:	f003 030f 	and.w	r3, r3, #15
 80062e0:	2101      	movs	r1, #1
 80062e2:	fa01 f303 	lsl.w	r3, r1, r3
 80062e6:	041b      	lsls	r3, r3, #16
 80062e8:	43db      	mvns	r3, r3
 80062ea:	68f9      	ldr	r1, [r7, #12]
 80062ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80062f0:	4013      	ands	r3, r2
 80062f2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	015a      	lsls	r2, r3, #5
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	4413      	add	r3, r2
 80062fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006300:	681a      	ldr	r2, [r3, #0]
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	0159      	lsls	r1, r3, #5
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	440b      	add	r3, r1
 800630a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800630e:	4619      	mov	r1, r3
 8006310:	4b05      	ldr	r3, [pc, #20]	@ (8006328 <USB_DeactivateEndpoint+0x1b4>)
 8006312:	4013      	ands	r3, r2
 8006314:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006316:	2300      	movs	r3, #0
}
 8006318:	4618      	mov	r0, r3
 800631a:	3714      	adds	r7, #20
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr
 8006324:	ec337800 	.word	0xec337800
 8006328:	eff37800 	.word	0xeff37800

0800632c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b08a      	sub	sp, #40	@ 0x28
 8006330:	af02      	add	r7, sp, #8
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	60b9      	str	r1, [r7, #8]
 8006336:	4613      	mov	r3, r2
 8006338:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	781b      	ldrb	r3, [r3, #0]
 8006342:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	785b      	ldrb	r3, [r3, #1]
 8006348:	2b01      	cmp	r3, #1
 800634a:	f040 8185 	bne.w	8006658 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	691b      	ldr	r3, [r3, #16]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d132      	bne.n	80063bc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006356:	69bb      	ldr	r3, [r7, #24]
 8006358:	015a      	lsls	r2, r3, #5
 800635a:	69fb      	ldr	r3, [r7, #28]
 800635c:	4413      	add	r3, r2
 800635e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006362:	691a      	ldr	r2, [r3, #16]
 8006364:	69bb      	ldr	r3, [r7, #24]
 8006366:	0159      	lsls	r1, r3, #5
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	440b      	add	r3, r1
 800636c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006370:	4619      	mov	r1, r3
 8006372:	4ba7      	ldr	r3, [pc, #668]	@ (8006610 <USB_EPStartXfer+0x2e4>)
 8006374:	4013      	ands	r3, r2
 8006376:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006378:	69bb      	ldr	r3, [r7, #24]
 800637a:	015a      	lsls	r2, r3, #5
 800637c:	69fb      	ldr	r3, [r7, #28]
 800637e:	4413      	add	r3, r2
 8006380:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006384:	691b      	ldr	r3, [r3, #16]
 8006386:	69ba      	ldr	r2, [r7, #24]
 8006388:	0151      	lsls	r1, r2, #5
 800638a:	69fa      	ldr	r2, [r7, #28]
 800638c:	440a      	add	r2, r1
 800638e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006392:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006396:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006398:	69bb      	ldr	r3, [r7, #24]
 800639a:	015a      	lsls	r2, r3, #5
 800639c:	69fb      	ldr	r3, [r7, #28]
 800639e:	4413      	add	r3, r2
 80063a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063a4:	691a      	ldr	r2, [r3, #16]
 80063a6:	69bb      	ldr	r3, [r7, #24]
 80063a8:	0159      	lsls	r1, r3, #5
 80063aa:	69fb      	ldr	r3, [r7, #28]
 80063ac:	440b      	add	r3, r1
 80063ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063b2:	4619      	mov	r1, r3
 80063b4:	4b97      	ldr	r3, [pc, #604]	@ (8006614 <USB_EPStartXfer+0x2e8>)
 80063b6:	4013      	ands	r3, r2
 80063b8:	610b      	str	r3, [r1, #16]
 80063ba:	e097      	b.n	80064ec <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80063bc:	69bb      	ldr	r3, [r7, #24]
 80063be:	015a      	lsls	r2, r3, #5
 80063c0:	69fb      	ldr	r3, [r7, #28]
 80063c2:	4413      	add	r3, r2
 80063c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063c8:	691a      	ldr	r2, [r3, #16]
 80063ca:	69bb      	ldr	r3, [r7, #24]
 80063cc:	0159      	lsls	r1, r3, #5
 80063ce:	69fb      	ldr	r3, [r7, #28]
 80063d0:	440b      	add	r3, r1
 80063d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063d6:	4619      	mov	r1, r3
 80063d8:	4b8e      	ldr	r3, [pc, #568]	@ (8006614 <USB_EPStartXfer+0x2e8>)
 80063da:	4013      	ands	r3, r2
 80063dc:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80063de:	69bb      	ldr	r3, [r7, #24]
 80063e0:	015a      	lsls	r2, r3, #5
 80063e2:	69fb      	ldr	r3, [r7, #28]
 80063e4:	4413      	add	r3, r2
 80063e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063ea:	691a      	ldr	r2, [r3, #16]
 80063ec:	69bb      	ldr	r3, [r7, #24]
 80063ee:	0159      	lsls	r1, r3, #5
 80063f0:	69fb      	ldr	r3, [r7, #28]
 80063f2:	440b      	add	r3, r1
 80063f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063f8:	4619      	mov	r1, r3
 80063fa:	4b85      	ldr	r3, [pc, #532]	@ (8006610 <USB_EPStartXfer+0x2e4>)
 80063fc:	4013      	ands	r3, r2
 80063fe:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8006400:	69bb      	ldr	r3, [r7, #24]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d11a      	bne.n	800643c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	691a      	ldr	r2, [r3, #16]
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	689b      	ldr	r3, [r3, #8]
 800640e:	429a      	cmp	r2, r3
 8006410:	d903      	bls.n	800641a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	689a      	ldr	r2, [r3, #8]
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800641a:	69bb      	ldr	r3, [r7, #24]
 800641c:	015a      	lsls	r2, r3, #5
 800641e:	69fb      	ldr	r3, [r7, #28]
 8006420:	4413      	add	r3, r2
 8006422:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006426:	691b      	ldr	r3, [r3, #16]
 8006428:	69ba      	ldr	r2, [r7, #24]
 800642a:	0151      	lsls	r1, r2, #5
 800642c:	69fa      	ldr	r2, [r7, #28]
 800642e:	440a      	add	r2, r1
 8006430:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006434:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006438:	6113      	str	r3, [r2, #16]
 800643a:	e044      	b.n	80064c6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	691a      	ldr	r2, [r3, #16]
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	4413      	add	r3, r2
 8006446:	1e5a      	subs	r2, r3, #1
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	689b      	ldr	r3, [r3, #8]
 800644c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006450:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	015a      	lsls	r2, r3, #5
 8006456:	69fb      	ldr	r3, [r7, #28]
 8006458:	4413      	add	r3, r2
 800645a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800645e:	691a      	ldr	r2, [r3, #16]
 8006460:	8afb      	ldrh	r3, [r7, #22]
 8006462:	04d9      	lsls	r1, r3, #19
 8006464:	4b6c      	ldr	r3, [pc, #432]	@ (8006618 <USB_EPStartXfer+0x2ec>)
 8006466:	400b      	ands	r3, r1
 8006468:	69b9      	ldr	r1, [r7, #24]
 800646a:	0148      	lsls	r0, r1, #5
 800646c:	69f9      	ldr	r1, [r7, #28]
 800646e:	4401      	add	r1, r0
 8006470:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006474:	4313      	orrs	r3, r2
 8006476:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	791b      	ldrb	r3, [r3, #4]
 800647c:	2b01      	cmp	r3, #1
 800647e:	d122      	bne.n	80064c6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006480:	69bb      	ldr	r3, [r7, #24]
 8006482:	015a      	lsls	r2, r3, #5
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	4413      	add	r3, r2
 8006488:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800648c:	691b      	ldr	r3, [r3, #16]
 800648e:	69ba      	ldr	r2, [r7, #24]
 8006490:	0151      	lsls	r1, r2, #5
 8006492:	69fa      	ldr	r2, [r7, #28]
 8006494:	440a      	add	r2, r1
 8006496:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800649a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800649e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80064a0:	69bb      	ldr	r3, [r7, #24]
 80064a2:	015a      	lsls	r2, r3, #5
 80064a4:	69fb      	ldr	r3, [r7, #28]
 80064a6:	4413      	add	r3, r2
 80064a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064ac:	691a      	ldr	r2, [r3, #16]
 80064ae:	8afb      	ldrh	r3, [r7, #22]
 80064b0:	075b      	lsls	r3, r3, #29
 80064b2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80064b6:	69b9      	ldr	r1, [r7, #24]
 80064b8:	0148      	lsls	r0, r1, #5
 80064ba:	69f9      	ldr	r1, [r7, #28]
 80064bc:	4401      	add	r1, r0
 80064be:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80064c2:	4313      	orrs	r3, r2
 80064c4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80064c6:	69bb      	ldr	r3, [r7, #24]
 80064c8:	015a      	lsls	r2, r3, #5
 80064ca:	69fb      	ldr	r3, [r7, #28]
 80064cc:	4413      	add	r3, r2
 80064ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064d2:	691a      	ldr	r2, [r3, #16]
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	691b      	ldr	r3, [r3, #16]
 80064d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064dc:	69b9      	ldr	r1, [r7, #24]
 80064de:	0148      	lsls	r0, r1, #5
 80064e0:	69f9      	ldr	r1, [r7, #28]
 80064e2:	4401      	add	r1, r0
 80064e4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80064e8:	4313      	orrs	r3, r2
 80064ea:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80064ec:	79fb      	ldrb	r3, [r7, #7]
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	d14b      	bne.n	800658a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	69db      	ldr	r3, [r3, #28]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d009      	beq.n	800650e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80064fa:	69bb      	ldr	r3, [r7, #24]
 80064fc:	015a      	lsls	r2, r3, #5
 80064fe:	69fb      	ldr	r3, [r7, #28]
 8006500:	4413      	add	r3, r2
 8006502:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006506:	461a      	mov	r2, r3
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	69db      	ldr	r3, [r3, #28]
 800650c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	791b      	ldrb	r3, [r3, #4]
 8006512:	2b01      	cmp	r3, #1
 8006514:	d128      	bne.n	8006568 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006516:	69fb      	ldr	r3, [r7, #28]
 8006518:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800651c:	689b      	ldr	r3, [r3, #8]
 800651e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006522:	2b00      	cmp	r3, #0
 8006524:	d110      	bne.n	8006548 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006526:	69bb      	ldr	r3, [r7, #24]
 8006528:	015a      	lsls	r2, r3, #5
 800652a:	69fb      	ldr	r3, [r7, #28]
 800652c:	4413      	add	r3, r2
 800652e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	69ba      	ldr	r2, [r7, #24]
 8006536:	0151      	lsls	r1, r2, #5
 8006538:	69fa      	ldr	r2, [r7, #28]
 800653a:	440a      	add	r2, r1
 800653c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006540:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006544:	6013      	str	r3, [r2, #0]
 8006546:	e00f      	b.n	8006568 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006548:	69bb      	ldr	r3, [r7, #24]
 800654a:	015a      	lsls	r2, r3, #5
 800654c:	69fb      	ldr	r3, [r7, #28]
 800654e:	4413      	add	r3, r2
 8006550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	69ba      	ldr	r2, [r7, #24]
 8006558:	0151      	lsls	r1, r2, #5
 800655a:	69fa      	ldr	r2, [r7, #28]
 800655c:	440a      	add	r2, r1
 800655e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006562:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006566:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	015a      	lsls	r2, r3, #5
 800656c:	69fb      	ldr	r3, [r7, #28]
 800656e:	4413      	add	r3, r2
 8006570:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	69ba      	ldr	r2, [r7, #24]
 8006578:	0151      	lsls	r1, r2, #5
 800657a:	69fa      	ldr	r2, [r7, #28]
 800657c:	440a      	add	r2, r1
 800657e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006582:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006586:	6013      	str	r3, [r2, #0]
 8006588:	e169      	b.n	800685e <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800658a:	69bb      	ldr	r3, [r7, #24]
 800658c:	015a      	lsls	r2, r3, #5
 800658e:	69fb      	ldr	r3, [r7, #28]
 8006590:	4413      	add	r3, r2
 8006592:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	69ba      	ldr	r2, [r7, #24]
 800659a:	0151      	lsls	r1, r2, #5
 800659c:	69fa      	ldr	r2, [r7, #28]
 800659e:	440a      	add	r2, r1
 80065a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065a4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80065a8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	791b      	ldrb	r3, [r3, #4]
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	d015      	beq.n	80065de <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	691b      	ldr	r3, [r3, #16]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	f000 8151 	beq.w	800685e <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80065bc:	69fb      	ldr	r3, [r7, #28]
 80065be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	781b      	ldrb	r3, [r3, #0]
 80065c8:	f003 030f 	and.w	r3, r3, #15
 80065cc:	2101      	movs	r1, #1
 80065ce:	fa01 f303 	lsl.w	r3, r1, r3
 80065d2:	69f9      	ldr	r1, [r7, #28]
 80065d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80065d8:	4313      	orrs	r3, r2
 80065da:	634b      	str	r3, [r1, #52]	@ 0x34
 80065dc:	e13f      	b.n	800685e <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80065de:	69fb      	ldr	r3, [r7, #28]
 80065e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d116      	bne.n	800661c <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80065ee:	69bb      	ldr	r3, [r7, #24]
 80065f0:	015a      	lsls	r2, r3, #5
 80065f2:	69fb      	ldr	r3, [r7, #28]
 80065f4:	4413      	add	r3, r2
 80065f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	69ba      	ldr	r2, [r7, #24]
 80065fe:	0151      	lsls	r1, r2, #5
 8006600:	69fa      	ldr	r2, [r7, #28]
 8006602:	440a      	add	r2, r1
 8006604:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006608:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800660c:	6013      	str	r3, [r2, #0]
 800660e:	e015      	b.n	800663c <USB_EPStartXfer+0x310>
 8006610:	e007ffff 	.word	0xe007ffff
 8006614:	fff80000 	.word	0xfff80000
 8006618:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800661c:	69bb      	ldr	r3, [r7, #24]
 800661e:	015a      	lsls	r2, r3, #5
 8006620:	69fb      	ldr	r3, [r7, #28]
 8006622:	4413      	add	r3, r2
 8006624:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	69ba      	ldr	r2, [r7, #24]
 800662c:	0151      	lsls	r1, r2, #5
 800662e:	69fa      	ldr	r2, [r7, #28]
 8006630:	440a      	add	r2, r1
 8006632:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006636:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800663a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	68d9      	ldr	r1, [r3, #12]
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	781a      	ldrb	r2, [r3, #0]
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	691b      	ldr	r3, [r3, #16]
 8006648:	b298      	uxth	r0, r3
 800664a:	79fb      	ldrb	r3, [r7, #7]
 800664c:	9300      	str	r3, [sp, #0]
 800664e:	4603      	mov	r3, r0
 8006650:	68f8      	ldr	r0, [r7, #12]
 8006652:	f000 f9b9 	bl	80069c8 <USB_WritePacket>
 8006656:	e102      	b.n	800685e <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	015a      	lsls	r2, r3, #5
 800665c:	69fb      	ldr	r3, [r7, #28]
 800665e:	4413      	add	r3, r2
 8006660:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006664:	691a      	ldr	r2, [r3, #16]
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	0159      	lsls	r1, r3, #5
 800666a:	69fb      	ldr	r3, [r7, #28]
 800666c:	440b      	add	r3, r1
 800666e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006672:	4619      	mov	r1, r3
 8006674:	4b7c      	ldr	r3, [pc, #496]	@ (8006868 <USB_EPStartXfer+0x53c>)
 8006676:	4013      	ands	r3, r2
 8006678:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800667a:	69bb      	ldr	r3, [r7, #24]
 800667c:	015a      	lsls	r2, r3, #5
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	4413      	add	r3, r2
 8006682:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006686:	691a      	ldr	r2, [r3, #16]
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	0159      	lsls	r1, r3, #5
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	440b      	add	r3, r1
 8006690:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006694:	4619      	mov	r1, r3
 8006696:	4b75      	ldr	r3, [pc, #468]	@ (800686c <USB_EPStartXfer+0x540>)
 8006698:	4013      	ands	r3, r2
 800669a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800669c:	69bb      	ldr	r3, [r7, #24]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d12f      	bne.n	8006702 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d003      	beq.n	80066b2 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	689a      	ldr	r2, [r3, #8]
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	689a      	ldr	r2, [r3, #8]
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80066ba:	69bb      	ldr	r3, [r7, #24]
 80066bc:	015a      	lsls	r2, r3, #5
 80066be:	69fb      	ldr	r3, [r7, #28]
 80066c0:	4413      	add	r3, r2
 80066c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066c6:	691a      	ldr	r2, [r3, #16]
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	6a1b      	ldr	r3, [r3, #32]
 80066cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066d0:	69b9      	ldr	r1, [r7, #24]
 80066d2:	0148      	lsls	r0, r1, #5
 80066d4:	69f9      	ldr	r1, [r7, #28]
 80066d6:	4401      	add	r1, r0
 80066d8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80066dc:	4313      	orrs	r3, r2
 80066de:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80066e0:	69bb      	ldr	r3, [r7, #24]
 80066e2:	015a      	lsls	r2, r3, #5
 80066e4:	69fb      	ldr	r3, [r7, #28]
 80066e6:	4413      	add	r3, r2
 80066e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066ec:	691b      	ldr	r3, [r3, #16]
 80066ee:	69ba      	ldr	r2, [r7, #24]
 80066f0:	0151      	lsls	r1, r2, #5
 80066f2:	69fa      	ldr	r2, [r7, #28]
 80066f4:	440a      	add	r2, r1
 80066f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80066fa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80066fe:	6113      	str	r3, [r2, #16]
 8006700:	e05f      	b.n	80067c2 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006702:	68bb      	ldr	r3, [r7, #8]
 8006704:	691b      	ldr	r3, [r3, #16]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d123      	bne.n	8006752 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800670a:	69bb      	ldr	r3, [r7, #24]
 800670c:	015a      	lsls	r2, r3, #5
 800670e:	69fb      	ldr	r3, [r7, #28]
 8006710:	4413      	add	r3, r2
 8006712:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006716:	691a      	ldr	r2, [r3, #16]
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	689b      	ldr	r3, [r3, #8]
 800671c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006720:	69b9      	ldr	r1, [r7, #24]
 8006722:	0148      	lsls	r0, r1, #5
 8006724:	69f9      	ldr	r1, [r7, #28]
 8006726:	4401      	add	r1, r0
 8006728:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800672c:	4313      	orrs	r3, r2
 800672e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006730:	69bb      	ldr	r3, [r7, #24]
 8006732:	015a      	lsls	r2, r3, #5
 8006734:	69fb      	ldr	r3, [r7, #28]
 8006736:	4413      	add	r3, r2
 8006738:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800673c:	691b      	ldr	r3, [r3, #16]
 800673e:	69ba      	ldr	r2, [r7, #24]
 8006740:	0151      	lsls	r1, r2, #5
 8006742:	69fa      	ldr	r2, [r7, #28]
 8006744:	440a      	add	r2, r1
 8006746:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800674a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800674e:	6113      	str	r3, [r2, #16]
 8006750:	e037      	b.n	80067c2 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	691a      	ldr	r2, [r3, #16]
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	4413      	add	r3, r2
 800675c:	1e5a      	subs	r2, r3, #1
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	fbb2 f3f3 	udiv	r3, r2, r3
 8006766:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	8afa      	ldrh	r2, [r7, #22]
 800676e:	fb03 f202 	mul.w	r2, r3, r2
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006776:	69bb      	ldr	r3, [r7, #24]
 8006778:	015a      	lsls	r2, r3, #5
 800677a:	69fb      	ldr	r3, [r7, #28]
 800677c:	4413      	add	r3, r2
 800677e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006782:	691a      	ldr	r2, [r3, #16]
 8006784:	8afb      	ldrh	r3, [r7, #22]
 8006786:	04d9      	lsls	r1, r3, #19
 8006788:	4b39      	ldr	r3, [pc, #228]	@ (8006870 <USB_EPStartXfer+0x544>)
 800678a:	400b      	ands	r3, r1
 800678c:	69b9      	ldr	r1, [r7, #24]
 800678e:	0148      	lsls	r0, r1, #5
 8006790:	69f9      	ldr	r1, [r7, #28]
 8006792:	4401      	add	r1, r0
 8006794:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006798:	4313      	orrs	r3, r2
 800679a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800679c:	69bb      	ldr	r3, [r7, #24]
 800679e:	015a      	lsls	r2, r3, #5
 80067a0:	69fb      	ldr	r3, [r7, #28]
 80067a2:	4413      	add	r3, r2
 80067a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067a8:	691a      	ldr	r2, [r3, #16]
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	6a1b      	ldr	r3, [r3, #32]
 80067ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067b2:	69b9      	ldr	r1, [r7, #24]
 80067b4:	0148      	lsls	r0, r1, #5
 80067b6:	69f9      	ldr	r1, [r7, #28]
 80067b8:	4401      	add	r1, r0
 80067ba:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80067be:	4313      	orrs	r3, r2
 80067c0:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80067c2:	79fb      	ldrb	r3, [r7, #7]
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d10d      	bne.n	80067e4 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	68db      	ldr	r3, [r3, #12]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d009      	beq.n	80067e4 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	68d9      	ldr	r1, [r3, #12]
 80067d4:	69bb      	ldr	r3, [r7, #24]
 80067d6:	015a      	lsls	r2, r3, #5
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	4413      	add	r3, r2
 80067dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067e0:	460a      	mov	r2, r1
 80067e2:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	791b      	ldrb	r3, [r3, #4]
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d128      	bne.n	800683e <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80067ec:	69fb      	ldr	r3, [r7, #28]
 80067ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d110      	bne.n	800681e <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80067fc:	69bb      	ldr	r3, [r7, #24]
 80067fe:	015a      	lsls	r2, r3, #5
 8006800:	69fb      	ldr	r3, [r7, #28]
 8006802:	4413      	add	r3, r2
 8006804:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	69ba      	ldr	r2, [r7, #24]
 800680c:	0151      	lsls	r1, r2, #5
 800680e:	69fa      	ldr	r2, [r7, #28]
 8006810:	440a      	add	r2, r1
 8006812:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006816:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800681a:	6013      	str	r3, [r2, #0]
 800681c:	e00f      	b.n	800683e <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800681e:	69bb      	ldr	r3, [r7, #24]
 8006820:	015a      	lsls	r2, r3, #5
 8006822:	69fb      	ldr	r3, [r7, #28]
 8006824:	4413      	add	r3, r2
 8006826:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	69ba      	ldr	r2, [r7, #24]
 800682e:	0151      	lsls	r1, r2, #5
 8006830:	69fa      	ldr	r2, [r7, #28]
 8006832:	440a      	add	r2, r1
 8006834:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006838:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800683c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800683e:	69bb      	ldr	r3, [r7, #24]
 8006840:	015a      	lsls	r2, r3, #5
 8006842:	69fb      	ldr	r3, [r7, #28]
 8006844:	4413      	add	r3, r2
 8006846:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	69ba      	ldr	r2, [r7, #24]
 800684e:	0151      	lsls	r1, r2, #5
 8006850:	69fa      	ldr	r2, [r7, #28]
 8006852:	440a      	add	r2, r1
 8006854:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006858:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800685c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800685e:	2300      	movs	r3, #0
}
 8006860:	4618      	mov	r0, r3
 8006862:	3720      	adds	r7, #32
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}
 8006868:	fff80000 	.word	0xfff80000
 800686c:	e007ffff 	.word	0xe007ffff
 8006870:	1ff80000 	.word	0x1ff80000

08006874 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006874:	b480      	push	{r7}
 8006876:	b087      	sub	sp, #28
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800687e:	2300      	movs	r3, #0
 8006880:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006882:	2300      	movs	r3, #0
 8006884:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	785b      	ldrb	r3, [r3, #1]
 800688e:	2b01      	cmp	r3, #1
 8006890:	d14a      	bne.n	8006928 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	781b      	ldrb	r3, [r3, #0]
 8006896:	015a      	lsls	r2, r3, #5
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	4413      	add	r3, r2
 800689c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80068a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80068aa:	f040 8086 	bne.w	80069ba <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	015a      	lsls	r2, r3, #5
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	4413      	add	r3, r2
 80068b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	683a      	ldr	r2, [r7, #0]
 80068c0:	7812      	ldrb	r2, [r2, #0]
 80068c2:	0151      	lsls	r1, r2, #5
 80068c4:	693a      	ldr	r2, [r7, #16]
 80068c6:	440a      	add	r2, r1
 80068c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068cc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80068d0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	015a      	lsls	r2, r3, #5
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	4413      	add	r3, r2
 80068dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	683a      	ldr	r2, [r7, #0]
 80068e4:	7812      	ldrb	r2, [r2, #0]
 80068e6:	0151      	lsls	r1, r2, #5
 80068e8:	693a      	ldr	r2, [r7, #16]
 80068ea:	440a      	add	r2, r1
 80068ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80068f4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	3301      	adds	r3, #1
 80068fa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006902:	4293      	cmp	r3, r2
 8006904:	d902      	bls.n	800690c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	75fb      	strb	r3, [r7, #23]
          break;
 800690a:	e056      	b.n	80069ba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	781b      	ldrb	r3, [r3, #0]
 8006910:	015a      	lsls	r2, r3, #5
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	4413      	add	r3, r2
 8006916:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006920:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006924:	d0e7      	beq.n	80068f6 <USB_EPStopXfer+0x82>
 8006926:	e048      	b.n	80069ba <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	781b      	ldrb	r3, [r3, #0]
 800692c:	015a      	lsls	r2, r3, #5
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	4413      	add	r3, r2
 8006932:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800693c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006940:	d13b      	bne.n	80069ba <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	781b      	ldrb	r3, [r3, #0]
 8006946:	015a      	lsls	r2, r3, #5
 8006948:	693b      	ldr	r3, [r7, #16]
 800694a:	4413      	add	r3, r2
 800694c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	683a      	ldr	r2, [r7, #0]
 8006954:	7812      	ldrb	r2, [r2, #0]
 8006956:	0151      	lsls	r1, r2, #5
 8006958:	693a      	ldr	r2, [r7, #16]
 800695a:	440a      	add	r2, r1
 800695c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006960:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006964:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	781b      	ldrb	r3, [r3, #0]
 800696a:	015a      	lsls	r2, r3, #5
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	4413      	add	r3, r2
 8006970:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	683a      	ldr	r2, [r7, #0]
 8006978:	7812      	ldrb	r2, [r2, #0]
 800697a:	0151      	lsls	r1, r2, #5
 800697c:	693a      	ldr	r2, [r7, #16]
 800697e:	440a      	add	r2, r1
 8006980:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006984:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006988:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	3301      	adds	r3, #1
 800698e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006996:	4293      	cmp	r3, r2
 8006998:	d902      	bls.n	80069a0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800699a:	2301      	movs	r3, #1
 800699c:	75fb      	strb	r3, [r7, #23]
          break;
 800699e:	e00c      	b.n	80069ba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	015a      	lsls	r2, r3, #5
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	4413      	add	r3, r2
 80069aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80069b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80069b8:	d0e7      	beq.n	800698a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80069ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80069bc:	4618      	mov	r0, r3
 80069be:	371c      	adds	r7, #28
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr

080069c8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b089      	sub	sp, #36	@ 0x24
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	60f8      	str	r0, [r7, #12]
 80069d0:	60b9      	str	r1, [r7, #8]
 80069d2:	4611      	mov	r1, r2
 80069d4:	461a      	mov	r2, r3
 80069d6:	460b      	mov	r3, r1
 80069d8:	71fb      	strb	r3, [r7, #7]
 80069da:	4613      	mov	r3, r2
 80069dc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80069e6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d123      	bne.n	8006a36 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80069ee:	88bb      	ldrh	r3, [r7, #4]
 80069f0:	3303      	adds	r3, #3
 80069f2:	089b      	lsrs	r3, r3, #2
 80069f4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80069f6:	2300      	movs	r3, #0
 80069f8:	61bb      	str	r3, [r7, #24]
 80069fa:	e018      	b.n	8006a2e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80069fc:	79fb      	ldrb	r3, [r7, #7]
 80069fe:	031a      	lsls	r2, r3, #12
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	4413      	add	r3, r2
 8006a04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a08:	461a      	mov	r2, r3
 8006a0a:	69fb      	ldr	r3, [r7, #28]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006a10:	69fb      	ldr	r3, [r7, #28]
 8006a12:	3301      	adds	r3, #1
 8006a14:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006a16:	69fb      	ldr	r3, [r7, #28]
 8006a18:	3301      	adds	r3, #1
 8006a1a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006a1c:	69fb      	ldr	r3, [r7, #28]
 8006a1e:	3301      	adds	r3, #1
 8006a20:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006a22:	69fb      	ldr	r3, [r7, #28]
 8006a24:	3301      	adds	r3, #1
 8006a26:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006a28:	69bb      	ldr	r3, [r7, #24]
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	61bb      	str	r3, [r7, #24]
 8006a2e:	69ba      	ldr	r2, [r7, #24]
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d3e2      	bcc.n	80069fc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006a36:	2300      	movs	r3, #0
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3724      	adds	r7, #36	@ 0x24
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a42:	4770      	bx	lr

08006a44 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b08b      	sub	sp, #44	@ 0x2c
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	60f8      	str	r0, [r7, #12]
 8006a4c:	60b9      	str	r1, [r7, #8]
 8006a4e:	4613      	mov	r3, r2
 8006a50:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006a5a:	88fb      	ldrh	r3, [r7, #6]
 8006a5c:	089b      	lsrs	r3, r3, #2
 8006a5e:	b29b      	uxth	r3, r3
 8006a60:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006a62:	88fb      	ldrh	r3, [r7, #6]
 8006a64:	f003 0303 	and.w	r3, r3, #3
 8006a68:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	623b      	str	r3, [r7, #32]
 8006a6e:	e014      	b.n	8006a9a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006a70:	69bb      	ldr	r3, [r7, #24]
 8006a72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7a:	601a      	str	r2, [r3, #0]
    pDest++;
 8006a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7e:	3301      	adds	r3, #1
 8006a80:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a84:	3301      	adds	r3, #1
 8006a86:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a8a:	3301      	adds	r3, #1
 8006a8c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a90:	3301      	adds	r3, #1
 8006a92:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006a94:	6a3b      	ldr	r3, [r7, #32]
 8006a96:	3301      	adds	r3, #1
 8006a98:	623b      	str	r3, [r7, #32]
 8006a9a:	6a3a      	ldr	r2, [r7, #32]
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d3e6      	bcc.n	8006a70 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006aa2:	8bfb      	ldrh	r3, [r7, #30]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d01e      	beq.n	8006ae6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006aac:	69bb      	ldr	r3, [r7, #24]
 8006aae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ab2:	461a      	mov	r2, r3
 8006ab4:	f107 0310 	add.w	r3, r7, #16
 8006ab8:	6812      	ldr	r2, [r2, #0]
 8006aba:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006abc:	693a      	ldr	r2, [r7, #16]
 8006abe:	6a3b      	ldr	r3, [r7, #32]
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	00db      	lsls	r3, r3, #3
 8006ac4:	fa22 f303 	lsr.w	r3, r2, r3
 8006ac8:	b2da      	uxtb	r2, r3
 8006aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006acc:	701a      	strb	r2, [r3, #0]
      i++;
 8006ace:	6a3b      	ldr	r3, [r7, #32]
 8006ad0:	3301      	adds	r3, #1
 8006ad2:	623b      	str	r3, [r7, #32]
      pDest++;
 8006ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006ada:	8bfb      	ldrh	r3, [r7, #30]
 8006adc:	3b01      	subs	r3, #1
 8006ade:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006ae0:	8bfb      	ldrh	r3, [r7, #30]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d1ea      	bne.n	8006abc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	372c      	adds	r7, #44	@ 0x2c
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr

08006af4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b085      	sub	sp, #20
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
 8006afc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	781b      	ldrb	r3, [r3, #0]
 8006b06:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	785b      	ldrb	r3, [r3, #1]
 8006b0c:	2b01      	cmp	r3, #1
 8006b0e:	d12c      	bne.n	8006b6a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	015a      	lsls	r2, r3, #5
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	4413      	add	r3, r2
 8006b18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	db12      	blt.n	8006b48 <USB_EPSetStall+0x54>
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d00f      	beq.n	8006b48 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	015a      	lsls	r2, r3, #5
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	4413      	add	r3, r2
 8006b30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68ba      	ldr	r2, [r7, #8]
 8006b38:	0151      	lsls	r1, r2, #5
 8006b3a:	68fa      	ldr	r2, [r7, #12]
 8006b3c:	440a      	add	r2, r1
 8006b3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b42:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006b46:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	015a      	lsls	r2, r3, #5
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	4413      	add	r3, r2
 8006b50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	68ba      	ldr	r2, [r7, #8]
 8006b58:	0151      	lsls	r1, r2, #5
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	440a      	add	r2, r1
 8006b5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b62:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006b66:	6013      	str	r3, [r2, #0]
 8006b68:	e02b      	b.n	8006bc2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	015a      	lsls	r2, r3, #5
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	4413      	add	r3, r2
 8006b72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	db12      	blt.n	8006ba2 <USB_EPSetStall+0xae>
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d00f      	beq.n	8006ba2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	015a      	lsls	r2, r3, #5
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	4413      	add	r3, r2
 8006b8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	68ba      	ldr	r2, [r7, #8]
 8006b92:	0151      	lsls	r1, r2, #5
 8006b94:	68fa      	ldr	r2, [r7, #12]
 8006b96:	440a      	add	r2, r1
 8006b98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b9c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006ba0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	015a      	lsls	r2, r3, #5
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	4413      	add	r3, r2
 8006baa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	68ba      	ldr	r2, [r7, #8]
 8006bb2:	0151      	lsls	r1, r2, #5
 8006bb4:	68fa      	ldr	r2, [r7, #12]
 8006bb6:	440a      	add	r2, r1
 8006bb8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006bbc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006bc0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006bc2:	2300      	movs	r3, #0
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	3714      	adds	r7, #20
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr

08006bd0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b085      	sub	sp, #20
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
 8006bd8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	781b      	ldrb	r3, [r3, #0]
 8006be2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	785b      	ldrb	r3, [r3, #1]
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d128      	bne.n	8006c3e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	015a      	lsls	r2, r3, #5
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	4413      	add	r3, r2
 8006bf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	68ba      	ldr	r2, [r7, #8]
 8006bfc:	0151      	lsls	r1, r2, #5
 8006bfe:	68fa      	ldr	r2, [r7, #12]
 8006c00:	440a      	add	r2, r1
 8006c02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c06:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006c0a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	791b      	ldrb	r3, [r3, #4]
 8006c10:	2b03      	cmp	r3, #3
 8006c12:	d003      	beq.n	8006c1c <USB_EPClearStall+0x4c>
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	791b      	ldrb	r3, [r3, #4]
 8006c18:	2b02      	cmp	r3, #2
 8006c1a:	d138      	bne.n	8006c8e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	015a      	lsls	r2, r3, #5
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	4413      	add	r3, r2
 8006c24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	68ba      	ldr	r2, [r7, #8]
 8006c2c:	0151      	lsls	r1, r2, #5
 8006c2e:	68fa      	ldr	r2, [r7, #12]
 8006c30:	440a      	add	r2, r1
 8006c32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c3a:	6013      	str	r3, [r2, #0]
 8006c3c:	e027      	b.n	8006c8e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	015a      	lsls	r2, r3, #5
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	4413      	add	r3, r2
 8006c46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68ba      	ldr	r2, [r7, #8]
 8006c4e:	0151      	lsls	r1, r2, #5
 8006c50:	68fa      	ldr	r2, [r7, #12]
 8006c52:	440a      	add	r2, r1
 8006c54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c58:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006c5c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	791b      	ldrb	r3, [r3, #4]
 8006c62:	2b03      	cmp	r3, #3
 8006c64:	d003      	beq.n	8006c6e <USB_EPClearStall+0x9e>
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	791b      	ldrb	r3, [r3, #4]
 8006c6a:	2b02      	cmp	r3, #2
 8006c6c:	d10f      	bne.n	8006c8e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	015a      	lsls	r2, r3, #5
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	4413      	add	r3, r2
 8006c76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	68ba      	ldr	r2, [r7, #8]
 8006c7e:	0151      	lsls	r1, r2, #5
 8006c80:	68fa      	ldr	r2, [r7, #12]
 8006c82:	440a      	add	r2, r1
 8006c84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c8c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006c8e:	2300      	movs	r3, #0
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3714      	adds	r7, #20
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr

08006c9c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b085      	sub	sp, #20
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
 8006ca4:	460b      	mov	r3, r1
 8006ca6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	68fa      	ldr	r2, [r7, #12]
 8006cb6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006cba:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006cbe:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	78fb      	ldrb	r3, [r7, #3]
 8006cca:	011b      	lsls	r3, r3, #4
 8006ccc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006cd0:	68f9      	ldr	r1, [r7, #12]
 8006cd2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006cda:	2300      	movs	r3, #0
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	3714      	adds	r7, #20
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce6:	4770      	bx	lr

08006ce8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b085      	sub	sp, #20
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	68fa      	ldr	r2, [r7, #12]
 8006cfe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006d02:	f023 0303 	bic.w	r3, r3, #3
 8006d06:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	68fa      	ldr	r2, [r7, #12]
 8006d12:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d16:	f023 0302 	bic.w	r3, r3, #2
 8006d1a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006d1c:	2300      	movs	r3, #0
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3714      	adds	r7, #20
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr

08006d2a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006d2a:	b480      	push	{r7}
 8006d2c:	b085      	sub	sp, #20
 8006d2e:	af00      	add	r7, sp, #0
 8006d30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	68fa      	ldr	r2, [r7, #12]
 8006d40:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006d44:	f023 0303 	bic.w	r3, r3, #3
 8006d48:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	68fa      	ldr	r2, [r7, #12]
 8006d54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d58:	f043 0302 	orr.w	r3, r3, #2
 8006d5c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006d5e:	2300      	movs	r3, #0
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	3714      	adds	r7, #20
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr

08006d6c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b085      	sub	sp, #20
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	695b      	ldr	r3, [r3, #20]
 8006d78:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	699b      	ldr	r3, [r3, #24]
 8006d7e:	68fa      	ldr	r2, [r7, #12]
 8006d80:	4013      	ands	r3, r2
 8006d82:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006d84:	68fb      	ldr	r3, [r7, #12]
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3714      	adds	r7, #20
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d90:	4770      	bx	lr

08006d92 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006d92:	b480      	push	{r7}
 8006d94:	b085      	sub	sp, #20
 8006d96:	af00      	add	r7, sp, #0
 8006d98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006da4:	699b      	ldr	r3, [r3, #24]
 8006da6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dae:	69db      	ldr	r3, [r3, #28]
 8006db0:	68ba      	ldr	r2, [r7, #8]
 8006db2:	4013      	ands	r3, r2
 8006db4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	0c1b      	lsrs	r3, r3, #16
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3714      	adds	r7, #20
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc4:	4770      	bx	lr

08006dc6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006dc6:	b480      	push	{r7}
 8006dc8:	b085      	sub	sp, #20
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dd8:	699b      	ldr	r3, [r3, #24]
 8006dda:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006de2:	69db      	ldr	r3, [r3, #28]
 8006de4:	68ba      	ldr	r2, [r7, #8]
 8006de6:	4013      	ands	r3, r2
 8006de8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	b29b      	uxth	r3, r3
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3714      	adds	r7, #20
 8006df2:	46bd      	mov	sp, r7
 8006df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df8:	4770      	bx	lr

08006dfa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006dfa:	b480      	push	{r7}
 8006dfc:	b085      	sub	sp, #20
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	6078      	str	r0, [r7, #4]
 8006e02:	460b      	mov	r3, r1
 8006e04:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006e0a:	78fb      	ldrb	r3, [r7, #3]
 8006e0c:	015a      	lsls	r2, r3, #5
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	4413      	add	r3, r2
 8006e12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e20:	695b      	ldr	r3, [r3, #20]
 8006e22:	68ba      	ldr	r2, [r7, #8]
 8006e24:	4013      	ands	r3, r2
 8006e26:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006e28:	68bb      	ldr	r3, [r7, #8]
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3714      	adds	r7, #20
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e34:	4770      	bx	lr

08006e36 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006e36:	b480      	push	{r7}
 8006e38:	b087      	sub	sp, #28
 8006e3a:	af00      	add	r7, sp, #0
 8006e3c:	6078      	str	r0, [r7, #4]
 8006e3e:	460b      	mov	r3, r1
 8006e40:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e4c:	691b      	ldr	r3, [r3, #16]
 8006e4e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e58:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006e5a:	78fb      	ldrb	r3, [r7, #3]
 8006e5c:	f003 030f 	and.w	r3, r3, #15
 8006e60:	68fa      	ldr	r2, [r7, #12]
 8006e62:	fa22 f303 	lsr.w	r3, r2, r3
 8006e66:	01db      	lsls	r3, r3, #7
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	693a      	ldr	r2, [r7, #16]
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006e70:	78fb      	ldrb	r3, [r7, #3]
 8006e72:	015a      	lsls	r2, r3, #5
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	4413      	add	r3, r2
 8006e78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	693a      	ldr	r2, [r7, #16]
 8006e80:	4013      	ands	r3, r2
 8006e82:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006e84:	68bb      	ldr	r3, [r7, #8]
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	371c      	adds	r7, #28
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr

08006e92 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e92:	b480      	push	{r7}
 8006e94:	b083      	sub	sp, #12
 8006e96:	af00      	add	r7, sp, #0
 8006e98:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	695b      	ldr	r3, [r3, #20]
 8006e9e:	f003 0301 	and.w	r3, r3, #1
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	370c      	adds	r7, #12
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eac:	4770      	bx	lr
	...

08006eb0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b085      	sub	sp, #20
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006eca:	4619      	mov	r1, r3
 8006ecc:	4b09      	ldr	r3, [pc, #36]	@ (8006ef4 <USB_ActivateSetup+0x44>)
 8006ece:	4013      	ands	r3, r2
 8006ed0:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ed8:	685b      	ldr	r3, [r3, #4]
 8006eda:	68fa      	ldr	r2, [r7, #12]
 8006edc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ee0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ee4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006ee6:	2300      	movs	r3, #0
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3714      	adds	r7, #20
 8006eec:	46bd      	mov	sp, r7
 8006eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef2:	4770      	bx	lr
 8006ef4:	fffff800 	.word	0xfffff800

08006ef8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b087      	sub	sp, #28
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	60f8      	str	r0, [r7, #12]
 8006f00:	460b      	mov	r3, r1
 8006f02:	607a      	str	r2, [r7, #4]
 8006f04:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	333c      	adds	r3, #60	@ 0x3c
 8006f0e:	3304      	adds	r3, #4
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006f14:	693b      	ldr	r3, [r7, #16]
 8006f16:	4a26      	ldr	r2, [pc, #152]	@ (8006fb0 <USB_EP0_OutStart+0xb8>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d90a      	bls.n	8006f32 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f2c:	d101      	bne.n	8006f32 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	e037      	b.n	8006fa2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f38:	461a      	mov	r2, r3
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f44:	691b      	ldr	r3, [r3, #16]
 8006f46:	697a      	ldr	r2, [r7, #20]
 8006f48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f4c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006f50:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006f52:	697b      	ldr	r3, [r7, #20]
 8006f54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f58:	691b      	ldr	r3, [r3, #16]
 8006f5a:	697a      	ldr	r2, [r7, #20]
 8006f5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f60:	f043 0318 	orr.w	r3, r3, #24
 8006f64:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f6c:	691b      	ldr	r3, [r3, #16]
 8006f6e:	697a      	ldr	r2, [r7, #20]
 8006f70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f74:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006f78:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006f7a:	7afb      	ldrb	r3, [r7, #11]
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d10f      	bne.n	8006fa0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f86:	461a      	mov	r2, r3
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	697a      	ldr	r2, [r7, #20]
 8006f96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f9a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006f9e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006fa0:	2300      	movs	r3, #0
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	371c      	adds	r7, #28
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fac:	4770      	bx	lr
 8006fae:	bf00      	nop
 8006fb0:	4f54300a 	.word	0x4f54300a

08006fb4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b085      	sub	sp, #20
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	3301      	adds	r3, #1
 8006fc4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006fcc:	d901      	bls.n	8006fd2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006fce:	2303      	movs	r3, #3
 8006fd0:	e022      	b.n	8007018 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	691b      	ldr	r3, [r3, #16]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	daf2      	bge.n	8006fc0 <USB_CoreReset+0xc>

  count = 10U;
 8006fda:	230a      	movs	r3, #10
 8006fdc:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006fde:	e002      	b.n	8006fe6 <USB_CoreReset+0x32>
  {
    count--;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	3b01      	subs	r3, #1
 8006fe4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d1f9      	bne.n	8006fe0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	691b      	ldr	r3, [r3, #16]
 8006ff0:	f043 0201 	orr.w	r2, r3, #1
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	3301      	adds	r3, #1
 8006ffc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007004:	d901      	bls.n	800700a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007006:	2303      	movs	r3, #3
 8007008:	e006      	b.n	8007018 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	691b      	ldr	r3, [r3, #16]
 800700e:	f003 0301 	and.w	r3, r3, #1
 8007012:	2b01      	cmp	r3, #1
 8007014:	d0f0      	beq.n	8006ff8 <USB_CoreReset+0x44>

  return HAL_OK;
 8007016:	2300      	movs	r3, #0
}
 8007018:	4618      	mov	r0, r3
 800701a:	3714      	adds	r7, #20
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr

08007024 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007028:	4904      	ldr	r1, [pc, #16]	@ (800703c <MX_FATFS_Init+0x18>)
 800702a:	4805      	ldr	r0, [pc, #20]	@ (8007040 <MX_FATFS_Init+0x1c>)
 800702c:	f002 f88a 	bl	8009144 <FATFS_LinkDriver>
 8007030:	4603      	mov	r3, r0
 8007032:	461a      	mov	r2, r3
 8007034:	4b03      	ldr	r3, [pc, #12]	@ (8007044 <MX_FATFS_Init+0x20>)
 8007036:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007038:	bf00      	nop
 800703a:	bd80      	pop	{r7, pc}
 800703c:	20000328 	.word	0x20000328
 8007040:	2000000c 	.word	0x2000000c
 8007044:	20000324 	.word	0x20000324

08007048 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007048:	b480      	push	{r7}
 800704a:	b083      	sub	sp, #12
 800704c:	af00      	add	r7, sp, #0
 800704e:	4603      	mov	r3, r0
 8007050:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8007052:	4b06      	ldr	r3, [pc, #24]	@ (800706c <USER_initialize+0x24>)
 8007054:	2201      	movs	r2, #1
 8007056:	701a      	strb	r2, [r3, #0]
    return Stat;
 8007058:	4b04      	ldr	r3, [pc, #16]	@ (800706c <USER_initialize+0x24>)
 800705a:	781b      	ldrb	r3, [r3, #0]
 800705c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800705e:	4618      	mov	r0, r3
 8007060:	370c      	adds	r7, #12
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr
 800706a:	bf00      	nop
 800706c:	20000009 	.word	0x20000009

08007070 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007070:	b480      	push	{r7}
 8007072:	b083      	sub	sp, #12
 8007074:	af00      	add	r7, sp, #0
 8007076:	4603      	mov	r3, r0
 8007078:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800707a:	4b06      	ldr	r3, [pc, #24]	@ (8007094 <USER_status+0x24>)
 800707c:	2201      	movs	r2, #1
 800707e:	701a      	strb	r2, [r3, #0]
    return Stat;
 8007080:	4b04      	ldr	r3, [pc, #16]	@ (8007094 <USER_status+0x24>)
 8007082:	781b      	ldrb	r3, [r3, #0]
 8007084:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8007086:	4618      	mov	r0, r3
 8007088:	370c      	adds	r7, #12
 800708a:	46bd      	mov	sp, r7
 800708c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007090:	4770      	bx	lr
 8007092:	bf00      	nop
 8007094:	20000009 	.word	0x20000009

08007098 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007098:	b480      	push	{r7}
 800709a:	b085      	sub	sp, #20
 800709c:	af00      	add	r7, sp, #0
 800709e:	60b9      	str	r1, [r7, #8]
 80070a0:	607a      	str	r2, [r7, #4]
 80070a2:	603b      	str	r3, [r7, #0]
 80070a4:	4603      	mov	r3, r0
 80070a6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 80070a8:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	3714      	adds	r7, #20
 80070ae:	46bd      	mov	sp, r7
 80070b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b4:	4770      	bx	lr

080070b6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80070b6:	b480      	push	{r7}
 80070b8:	b085      	sub	sp, #20
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	60b9      	str	r1, [r7, #8]
 80070be:	607a      	str	r2, [r7, #4]
 80070c0:	603b      	str	r3, [r7, #0]
 80070c2:	4603      	mov	r3, r0
 80070c4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 80070c6:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	3714      	adds	r7, #20
 80070cc:	46bd      	mov	sp, r7
 80070ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d2:	4770      	bx	lr

080070d4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b085      	sub	sp, #20
 80070d8:	af00      	add	r7, sp, #0
 80070da:	4603      	mov	r3, r0
 80070dc:	603a      	str	r2, [r7, #0]
 80070de:	71fb      	strb	r3, [r7, #7]
 80070e0:	460b      	mov	r3, r1
 80070e2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 80070e4:	2301      	movs	r3, #1
 80070e6:	73fb      	strb	r3, [r7, #15]
    return res;
 80070e8:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3714      	adds	r7, #20
 80070ee:	46bd      	mov	sp, r7
 80070f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f4:	4770      	bx	lr
	...

080070f8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b084      	sub	sp, #16
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	460b      	mov	r3, r1
 8007102:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007104:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007108:	f002 fd90 	bl	8009c2c <malloc>
 800710c:	4603      	mov	r3, r0
 800710e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d109      	bne.n	800712a <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	32b0      	adds	r2, #176	@ 0xb0
 8007120:	2100      	movs	r1, #0
 8007122:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007126:	2302      	movs	r3, #2
 8007128:	e0d4      	b.n	80072d4 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800712a:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800712e:	2100      	movs	r1, #0
 8007130:	68f8      	ldr	r0, [r7, #12]
 8007132:	f002 fe39 	bl	8009da8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	32b0      	adds	r2, #176	@ 0xb0
 8007140:	68f9      	ldr	r1, [r7, #12]
 8007142:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	32b0      	adds	r2, #176	@ 0xb0
 8007150:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	7c1b      	ldrb	r3, [r3, #16]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d138      	bne.n	80071d4 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007162:	4b5e      	ldr	r3, [pc, #376]	@ (80072dc <USBD_CDC_Init+0x1e4>)
 8007164:	7819      	ldrb	r1, [r3, #0]
 8007166:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800716a:	2202      	movs	r2, #2
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f002 fbba 	bl	80098e6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007172:	4b5a      	ldr	r3, [pc, #360]	@ (80072dc <USBD_CDC_Init+0x1e4>)
 8007174:	781b      	ldrb	r3, [r3, #0]
 8007176:	f003 020f 	and.w	r2, r3, #15
 800717a:	6879      	ldr	r1, [r7, #4]
 800717c:	4613      	mov	r3, r2
 800717e:	009b      	lsls	r3, r3, #2
 8007180:	4413      	add	r3, r2
 8007182:	009b      	lsls	r3, r3, #2
 8007184:	440b      	add	r3, r1
 8007186:	3323      	adds	r3, #35	@ 0x23
 8007188:	2201      	movs	r2, #1
 800718a:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800718c:	4b54      	ldr	r3, [pc, #336]	@ (80072e0 <USBD_CDC_Init+0x1e8>)
 800718e:	7819      	ldrb	r1, [r3, #0]
 8007190:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007194:	2202      	movs	r2, #2
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f002 fba5 	bl	80098e6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800719c:	4b50      	ldr	r3, [pc, #320]	@ (80072e0 <USBD_CDC_Init+0x1e8>)
 800719e:	781b      	ldrb	r3, [r3, #0]
 80071a0:	f003 020f 	and.w	r2, r3, #15
 80071a4:	6879      	ldr	r1, [r7, #4]
 80071a6:	4613      	mov	r3, r2
 80071a8:	009b      	lsls	r3, r3, #2
 80071aa:	4413      	add	r3, r2
 80071ac:	009b      	lsls	r3, r3, #2
 80071ae:	440b      	add	r3, r1
 80071b0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80071b4:	2201      	movs	r2, #1
 80071b6:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80071b8:	4b4a      	ldr	r3, [pc, #296]	@ (80072e4 <USBD_CDC_Init+0x1ec>)
 80071ba:	781b      	ldrb	r3, [r3, #0]
 80071bc:	f003 020f 	and.w	r2, r3, #15
 80071c0:	6879      	ldr	r1, [r7, #4]
 80071c2:	4613      	mov	r3, r2
 80071c4:	009b      	lsls	r3, r3, #2
 80071c6:	4413      	add	r3, r2
 80071c8:	009b      	lsls	r3, r3, #2
 80071ca:	440b      	add	r3, r1
 80071cc:	331c      	adds	r3, #28
 80071ce:	2210      	movs	r2, #16
 80071d0:	601a      	str	r2, [r3, #0]
 80071d2:	e035      	b.n	8007240 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80071d4:	4b41      	ldr	r3, [pc, #260]	@ (80072dc <USBD_CDC_Init+0x1e4>)
 80071d6:	7819      	ldrb	r1, [r3, #0]
 80071d8:	2340      	movs	r3, #64	@ 0x40
 80071da:	2202      	movs	r2, #2
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f002 fb82 	bl	80098e6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80071e2:	4b3e      	ldr	r3, [pc, #248]	@ (80072dc <USBD_CDC_Init+0x1e4>)
 80071e4:	781b      	ldrb	r3, [r3, #0]
 80071e6:	f003 020f 	and.w	r2, r3, #15
 80071ea:	6879      	ldr	r1, [r7, #4]
 80071ec:	4613      	mov	r3, r2
 80071ee:	009b      	lsls	r3, r3, #2
 80071f0:	4413      	add	r3, r2
 80071f2:	009b      	lsls	r3, r3, #2
 80071f4:	440b      	add	r3, r1
 80071f6:	3323      	adds	r3, #35	@ 0x23
 80071f8:	2201      	movs	r2, #1
 80071fa:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80071fc:	4b38      	ldr	r3, [pc, #224]	@ (80072e0 <USBD_CDC_Init+0x1e8>)
 80071fe:	7819      	ldrb	r1, [r3, #0]
 8007200:	2340      	movs	r3, #64	@ 0x40
 8007202:	2202      	movs	r2, #2
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f002 fb6e 	bl	80098e6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800720a:	4b35      	ldr	r3, [pc, #212]	@ (80072e0 <USBD_CDC_Init+0x1e8>)
 800720c:	781b      	ldrb	r3, [r3, #0]
 800720e:	f003 020f 	and.w	r2, r3, #15
 8007212:	6879      	ldr	r1, [r7, #4]
 8007214:	4613      	mov	r3, r2
 8007216:	009b      	lsls	r3, r3, #2
 8007218:	4413      	add	r3, r2
 800721a:	009b      	lsls	r3, r3, #2
 800721c:	440b      	add	r3, r1
 800721e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007222:	2201      	movs	r2, #1
 8007224:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007226:	4b2f      	ldr	r3, [pc, #188]	@ (80072e4 <USBD_CDC_Init+0x1ec>)
 8007228:	781b      	ldrb	r3, [r3, #0]
 800722a:	f003 020f 	and.w	r2, r3, #15
 800722e:	6879      	ldr	r1, [r7, #4]
 8007230:	4613      	mov	r3, r2
 8007232:	009b      	lsls	r3, r3, #2
 8007234:	4413      	add	r3, r2
 8007236:	009b      	lsls	r3, r3, #2
 8007238:	440b      	add	r3, r1
 800723a:	331c      	adds	r3, #28
 800723c:	2210      	movs	r2, #16
 800723e:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007240:	4b28      	ldr	r3, [pc, #160]	@ (80072e4 <USBD_CDC_Init+0x1ec>)
 8007242:	7819      	ldrb	r1, [r3, #0]
 8007244:	2308      	movs	r3, #8
 8007246:	2203      	movs	r2, #3
 8007248:	6878      	ldr	r0, [r7, #4]
 800724a:	f002 fb4c 	bl	80098e6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800724e:	4b25      	ldr	r3, [pc, #148]	@ (80072e4 <USBD_CDC_Init+0x1ec>)
 8007250:	781b      	ldrb	r3, [r3, #0]
 8007252:	f003 020f 	and.w	r2, r3, #15
 8007256:	6879      	ldr	r1, [r7, #4]
 8007258:	4613      	mov	r3, r2
 800725a:	009b      	lsls	r3, r3, #2
 800725c:	4413      	add	r3, r2
 800725e:	009b      	lsls	r3, r3, #2
 8007260:	440b      	add	r3, r1
 8007262:	3323      	adds	r3, #35	@ 0x23
 8007264:	2201      	movs	r2, #1
 8007266:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2200      	movs	r2, #0
 800726c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007276:	687a      	ldr	r2, [r7, #4]
 8007278:	33b0      	adds	r3, #176	@ 0xb0
 800727a:	009b      	lsls	r3, r3, #2
 800727c:	4413      	add	r3, r2
 800727e:	685b      	ldr	r3, [r3, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2200      	movs	r2, #0
 8007288:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	2200      	movs	r2, #0
 8007290:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800729a:	2b00      	cmp	r3, #0
 800729c:	d101      	bne.n	80072a2 <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800729e:	2302      	movs	r3, #2
 80072a0:	e018      	b.n	80072d4 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	7c1b      	ldrb	r3, [r3, #16]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d10a      	bne.n	80072c0 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80072aa:	4b0d      	ldr	r3, [pc, #52]	@ (80072e0 <USBD_CDC_Init+0x1e8>)
 80072ac:	7819      	ldrb	r1, [r3, #0]
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80072b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80072b8:	6878      	ldr	r0, [r7, #4]
 80072ba:	f002 fc03 	bl	8009ac4 <USBD_LL_PrepareReceive>
 80072be:	e008      	b.n	80072d2 <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80072c0:	4b07      	ldr	r3, [pc, #28]	@ (80072e0 <USBD_CDC_Init+0x1e8>)
 80072c2:	7819      	ldrb	r1, [r3, #0]
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80072ca:	2340      	movs	r3, #64	@ 0x40
 80072cc:	6878      	ldr	r0, [r7, #4]
 80072ce:	f002 fbf9 	bl	8009ac4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80072d2:	2300      	movs	r3, #0
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	3710      	adds	r7, #16
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}
 80072dc:	200000a7 	.word	0x200000a7
 80072e0:	200000a8 	.word	0x200000a8
 80072e4:	200000a9 	.word	0x200000a9

080072e8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b082      	sub	sp, #8
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
 80072f0:	460b      	mov	r3, r1
 80072f2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80072f4:	4b3a      	ldr	r3, [pc, #232]	@ (80073e0 <USBD_CDC_DeInit+0xf8>)
 80072f6:	781b      	ldrb	r3, [r3, #0]
 80072f8:	4619      	mov	r1, r3
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f002 fb19 	bl	8009932 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007300:	4b37      	ldr	r3, [pc, #220]	@ (80073e0 <USBD_CDC_DeInit+0xf8>)
 8007302:	781b      	ldrb	r3, [r3, #0]
 8007304:	f003 020f 	and.w	r2, r3, #15
 8007308:	6879      	ldr	r1, [r7, #4]
 800730a:	4613      	mov	r3, r2
 800730c:	009b      	lsls	r3, r3, #2
 800730e:	4413      	add	r3, r2
 8007310:	009b      	lsls	r3, r3, #2
 8007312:	440b      	add	r3, r1
 8007314:	3323      	adds	r3, #35	@ 0x23
 8007316:	2200      	movs	r2, #0
 8007318:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800731a:	4b32      	ldr	r3, [pc, #200]	@ (80073e4 <USBD_CDC_DeInit+0xfc>)
 800731c:	781b      	ldrb	r3, [r3, #0]
 800731e:	4619      	mov	r1, r3
 8007320:	6878      	ldr	r0, [r7, #4]
 8007322:	f002 fb06 	bl	8009932 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007326:	4b2f      	ldr	r3, [pc, #188]	@ (80073e4 <USBD_CDC_DeInit+0xfc>)
 8007328:	781b      	ldrb	r3, [r3, #0]
 800732a:	f003 020f 	and.w	r2, r3, #15
 800732e:	6879      	ldr	r1, [r7, #4]
 8007330:	4613      	mov	r3, r2
 8007332:	009b      	lsls	r3, r3, #2
 8007334:	4413      	add	r3, r2
 8007336:	009b      	lsls	r3, r3, #2
 8007338:	440b      	add	r3, r1
 800733a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800733e:	2200      	movs	r2, #0
 8007340:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007342:	4b29      	ldr	r3, [pc, #164]	@ (80073e8 <USBD_CDC_DeInit+0x100>)
 8007344:	781b      	ldrb	r3, [r3, #0]
 8007346:	4619      	mov	r1, r3
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f002 faf2 	bl	8009932 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800734e:	4b26      	ldr	r3, [pc, #152]	@ (80073e8 <USBD_CDC_DeInit+0x100>)
 8007350:	781b      	ldrb	r3, [r3, #0]
 8007352:	f003 020f 	and.w	r2, r3, #15
 8007356:	6879      	ldr	r1, [r7, #4]
 8007358:	4613      	mov	r3, r2
 800735a:	009b      	lsls	r3, r3, #2
 800735c:	4413      	add	r3, r2
 800735e:	009b      	lsls	r3, r3, #2
 8007360:	440b      	add	r3, r1
 8007362:	3323      	adds	r3, #35	@ 0x23
 8007364:	2200      	movs	r2, #0
 8007366:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007368:	4b1f      	ldr	r3, [pc, #124]	@ (80073e8 <USBD_CDC_DeInit+0x100>)
 800736a:	781b      	ldrb	r3, [r3, #0]
 800736c:	f003 020f 	and.w	r2, r3, #15
 8007370:	6879      	ldr	r1, [r7, #4]
 8007372:	4613      	mov	r3, r2
 8007374:	009b      	lsls	r3, r3, #2
 8007376:	4413      	add	r3, r2
 8007378:	009b      	lsls	r3, r3, #2
 800737a:	440b      	add	r3, r1
 800737c:	331c      	adds	r3, #28
 800737e:	2200      	movs	r2, #0
 8007380:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	32b0      	adds	r2, #176	@ 0xb0
 800738c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d01f      	beq.n	80073d4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800739a:	687a      	ldr	r2, [r7, #4]
 800739c:	33b0      	adds	r3, #176	@ 0xb0
 800739e:	009b      	lsls	r3, r3, #2
 80073a0:	4413      	add	r3, r2
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	32b0      	adds	r2, #176	@ 0xb0
 80073b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073b6:	4618      	mov	r0, r3
 80073b8:	f002 fc40 	bl	8009c3c <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	32b0      	adds	r2, #176	@ 0xb0
 80073c6:	2100      	movs	r1, #0
 80073c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2200      	movs	r2, #0
 80073d0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80073d4:	2300      	movs	r3, #0
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	3708      	adds	r7, #8
 80073da:	46bd      	mov	sp, r7
 80073dc:	bd80      	pop	{r7, pc}
 80073de:	bf00      	nop
 80073e0:	200000a7 	.word	0x200000a7
 80073e4:	200000a8 	.word	0x200000a8
 80073e8:	200000a9 	.word	0x200000a9

080073ec <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b086      	sub	sp, #24
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
 80073f4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	32b0      	adds	r2, #176	@ 0xb0
 8007400:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007404:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007406:	2300      	movs	r3, #0
 8007408:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800740a:	2300      	movs	r3, #0
 800740c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800740e:	2300      	movs	r3, #0
 8007410:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007412:	693b      	ldr	r3, [r7, #16]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d101      	bne.n	800741c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007418:	2303      	movs	r3, #3
 800741a:	e0bf      	b.n	800759c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	781b      	ldrb	r3, [r3, #0]
 8007420:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007424:	2b00      	cmp	r3, #0
 8007426:	d050      	beq.n	80074ca <USBD_CDC_Setup+0xde>
 8007428:	2b20      	cmp	r3, #32
 800742a:	f040 80af 	bne.w	800758c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	88db      	ldrh	r3, [r3, #6]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d03a      	beq.n	80074ac <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	781b      	ldrb	r3, [r3, #0]
 800743a:	b25b      	sxtb	r3, r3
 800743c:	2b00      	cmp	r3, #0
 800743e:	da1b      	bge.n	8007478 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007446:	687a      	ldr	r2, [r7, #4]
 8007448:	33b0      	adds	r3, #176	@ 0xb0
 800744a:	009b      	lsls	r3, r3, #2
 800744c:	4413      	add	r3, r2
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	683a      	ldr	r2, [r7, #0]
 8007454:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007456:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007458:	683a      	ldr	r2, [r7, #0]
 800745a:	88d2      	ldrh	r2, [r2, #6]
 800745c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	88db      	ldrh	r3, [r3, #6]
 8007462:	2b07      	cmp	r3, #7
 8007464:	bf28      	it	cs
 8007466:	2307      	movcs	r3, #7
 8007468:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	89fa      	ldrh	r2, [r7, #14]
 800746e:	4619      	mov	r1, r3
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	f001 fd93 	bl	8008f9c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007476:	e090      	b.n	800759a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	785a      	ldrb	r2, [r3, #1]
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	88db      	ldrh	r3, [r3, #6]
 8007486:	2b3f      	cmp	r3, #63	@ 0x3f
 8007488:	d803      	bhi.n	8007492 <USBD_CDC_Setup+0xa6>
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	88db      	ldrh	r3, [r3, #6]
 800748e:	b2da      	uxtb	r2, r3
 8007490:	e000      	b.n	8007494 <USBD_CDC_Setup+0xa8>
 8007492:	2240      	movs	r2, #64	@ 0x40
 8007494:	693b      	ldr	r3, [r7, #16]
 8007496:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800749a:	6939      	ldr	r1, [r7, #16]
 800749c:	693b      	ldr	r3, [r7, #16]
 800749e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80074a2:	461a      	mov	r2, r3
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f001 fda8 	bl	8008ffa <USBD_CtlPrepareRx>
      break;
 80074aa:	e076      	b.n	800759a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	33b0      	adds	r3, #176	@ 0xb0
 80074b6:	009b      	lsls	r3, r3, #2
 80074b8:	4413      	add	r3, r2
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	689b      	ldr	r3, [r3, #8]
 80074be:	683a      	ldr	r2, [r7, #0]
 80074c0:	7850      	ldrb	r0, [r2, #1]
 80074c2:	2200      	movs	r2, #0
 80074c4:	6839      	ldr	r1, [r7, #0]
 80074c6:	4798      	blx	r3
      break;
 80074c8:	e067      	b.n	800759a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	785b      	ldrb	r3, [r3, #1]
 80074ce:	2b0b      	cmp	r3, #11
 80074d0:	d851      	bhi.n	8007576 <USBD_CDC_Setup+0x18a>
 80074d2:	a201      	add	r2, pc, #4	@ (adr r2, 80074d8 <USBD_CDC_Setup+0xec>)
 80074d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074d8:	08007509 	.word	0x08007509
 80074dc:	08007585 	.word	0x08007585
 80074e0:	08007577 	.word	0x08007577
 80074e4:	08007577 	.word	0x08007577
 80074e8:	08007577 	.word	0x08007577
 80074ec:	08007577 	.word	0x08007577
 80074f0:	08007577 	.word	0x08007577
 80074f4:	08007577 	.word	0x08007577
 80074f8:	08007577 	.word	0x08007577
 80074fc:	08007577 	.word	0x08007577
 8007500:	08007533 	.word	0x08007533
 8007504:	0800755d 	.word	0x0800755d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800750e:	b2db      	uxtb	r3, r3
 8007510:	2b03      	cmp	r3, #3
 8007512:	d107      	bne.n	8007524 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007514:	f107 030a 	add.w	r3, r7, #10
 8007518:	2202      	movs	r2, #2
 800751a:	4619      	mov	r1, r3
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	f001 fd3d 	bl	8008f9c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007522:	e032      	b.n	800758a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007524:	6839      	ldr	r1, [r7, #0]
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f001 fcbb 	bl	8008ea2 <USBD_CtlError>
            ret = USBD_FAIL;
 800752c:	2303      	movs	r3, #3
 800752e:	75fb      	strb	r3, [r7, #23]
          break;
 8007530:	e02b      	b.n	800758a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007538:	b2db      	uxtb	r3, r3
 800753a:	2b03      	cmp	r3, #3
 800753c:	d107      	bne.n	800754e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800753e:	f107 030d 	add.w	r3, r7, #13
 8007542:	2201      	movs	r2, #1
 8007544:	4619      	mov	r1, r3
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f001 fd28 	bl	8008f9c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800754c:	e01d      	b.n	800758a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800754e:	6839      	ldr	r1, [r7, #0]
 8007550:	6878      	ldr	r0, [r7, #4]
 8007552:	f001 fca6 	bl	8008ea2 <USBD_CtlError>
            ret = USBD_FAIL;
 8007556:	2303      	movs	r3, #3
 8007558:	75fb      	strb	r3, [r7, #23]
          break;
 800755a:	e016      	b.n	800758a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007562:	b2db      	uxtb	r3, r3
 8007564:	2b03      	cmp	r3, #3
 8007566:	d00f      	beq.n	8007588 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007568:	6839      	ldr	r1, [r7, #0]
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f001 fc99 	bl	8008ea2 <USBD_CtlError>
            ret = USBD_FAIL;
 8007570:	2303      	movs	r3, #3
 8007572:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007574:	e008      	b.n	8007588 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007576:	6839      	ldr	r1, [r7, #0]
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f001 fc92 	bl	8008ea2 <USBD_CtlError>
          ret = USBD_FAIL;
 800757e:	2303      	movs	r3, #3
 8007580:	75fb      	strb	r3, [r7, #23]
          break;
 8007582:	e002      	b.n	800758a <USBD_CDC_Setup+0x19e>
          break;
 8007584:	bf00      	nop
 8007586:	e008      	b.n	800759a <USBD_CDC_Setup+0x1ae>
          break;
 8007588:	bf00      	nop
      }
      break;
 800758a:	e006      	b.n	800759a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800758c:	6839      	ldr	r1, [r7, #0]
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f001 fc87 	bl	8008ea2 <USBD_CtlError>
      ret = USBD_FAIL;
 8007594:	2303      	movs	r3, #3
 8007596:	75fb      	strb	r3, [r7, #23]
      break;
 8007598:	bf00      	nop
  }

  return (uint8_t)ret;
 800759a:	7dfb      	ldrb	r3, [r7, #23]
}
 800759c:	4618      	mov	r0, r3
 800759e:	3718      	adds	r7, #24
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}

080075a4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b084      	sub	sp, #16
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
 80075ac:	460b      	mov	r3, r1
 80075ae:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80075b6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	32b0      	adds	r2, #176	@ 0xb0
 80075c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d101      	bne.n	80075ce <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80075ca:	2303      	movs	r3, #3
 80075cc:	e065      	b.n	800769a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	32b0      	adds	r2, #176	@ 0xb0
 80075d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075dc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80075de:	78fb      	ldrb	r3, [r7, #3]
 80075e0:	f003 020f 	and.w	r2, r3, #15
 80075e4:	6879      	ldr	r1, [r7, #4]
 80075e6:	4613      	mov	r3, r2
 80075e8:	009b      	lsls	r3, r3, #2
 80075ea:	4413      	add	r3, r2
 80075ec:	009b      	lsls	r3, r3, #2
 80075ee:	440b      	add	r3, r1
 80075f0:	3314      	adds	r3, #20
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d02f      	beq.n	8007658 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80075f8:	78fb      	ldrb	r3, [r7, #3]
 80075fa:	f003 020f 	and.w	r2, r3, #15
 80075fe:	6879      	ldr	r1, [r7, #4]
 8007600:	4613      	mov	r3, r2
 8007602:	009b      	lsls	r3, r3, #2
 8007604:	4413      	add	r3, r2
 8007606:	009b      	lsls	r3, r3, #2
 8007608:	440b      	add	r3, r1
 800760a:	3314      	adds	r3, #20
 800760c:	681a      	ldr	r2, [r3, #0]
 800760e:	78fb      	ldrb	r3, [r7, #3]
 8007610:	f003 010f 	and.w	r1, r3, #15
 8007614:	68f8      	ldr	r0, [r7, #12]
 8007616:	460b      	mov	r3, r1
 8007618:	00db      	lsls	r3, r3, #3
 800761a:	440b      	add	r3, r1
 800761c:	009b      	lsls	r3, r3, #2
 800761e:	4403      	add	r3, r0
 8007620:	331c      	adds	r3, #28
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	fbb2 f1f3 	udiv	r1, r2, r3
 8007628:	fb01 f303 	mul.w	r3, r1, r3
 800762c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800762e:	2b00      	cmp	r3, #0
 8007630:	d112      	bne.n	8007658 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007632:	78fb      	ldrb	r3, [r7, #3]
 8007634:	f003 020f 	and.w	r2, r3, #15
 8007638:	6879      	ldr	r1, [r7, #4]
 800763a:	4613      	mov	r3, r2
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	4413      	add	r3, r2
 8007640:	009b      	lsls	r3, r3, #2
 8007642:	440b      	add	r3, r1
 8007644:	3314      	adds	r3, #20
 8007646:	2200      	movs	r2, #0
 8007648:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800764a:	78f9      	ldrb	r1, [r7, #3]
 800764c:	2300      	movs	r3, #0
 800764e:	2200      	movs	r2, #0
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f002 fa16 	bl	8009a82 <USBD_LL_Transmit>
 8007656:	e01f      	b.n	8007698 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	2200      	movs	r2, #0
 800765c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007666:	687a      	ldr	r2, [r7, #4]
 8007668:	33b0      	adds	r3, #176	@ 0xb0
 800766a:	009b      	lsls	r3, r3, #2
 800766c:	4413      	add	r3, r2
 800766e:	685b      	ldr	r3, [r3, #4]
 8007670:	691b      	ldr	r3, [r3, #16]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d010      	beq.n	8007698 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800767c:	687a      	ldr	r2, [r7, #4]
 800767e:	33b0      	adds	r3, #176	@ 0xb0
 8007680:	009b      	lsls	r3, r3, #2
 8007682:	4413      	add	r3, r2
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	691b      	ldr	r3, [r3, #16]
 8007688:	68ba      	ldr	r2, [r7, #8]
 800768a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800768e:	68ba      	ldr	r2, [r7, #8]
 8007690:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007694:	78fa      	ldrb	r2, [r7, #3]
 8007696:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007698:	2300      	movs	r3, #0
}
 800769a:	4618      	mov	r0, r3
 800769c:	3710      	adds	r7, #16
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}

080076a2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80076a2:	b580      	push	{r7, lr}
 80076a4:	b084      	sub	sp, #16
 80076a6:	af00      	add	r7, sp, #0
 80076a8:	6078      	str	r0, [r7, #4]
 80076aa:	460b      	mov	r3, r1
 80076ac:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	32b0      	adds	r2, #176	@ 0xb0
 80076b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076bc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	32b0      	adds	r2, #176	@ 0xb0
 80076c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d101      	bne.n	80076d4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80076d0:	2303      	movs	r3, #3
 80076d2:	e01a      	b.n	800770a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80076d4:	78fb      	ldrb	r3, [r7, #3]
 80076d6:	4619      	mov	r1, r3
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	f002 fa14 	bl	8009b06 <USBD_LL_GetRxDataSize>
 80076de:	4602      	mov	r2, r0
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	33b0      	adds	r3, #176	@ 0xb0
 80076f0:	009b      	lsls	r3, r3, #2
 80076f2:	4413      	add	r3, r2
 80076f4:	685b      	ldr	r3, [r3, #4]
 80076f6:	68db      	ldr	r3, [r3, #12]
 80076f8:	68fa      	ldr	r2, [r7, #12]
 80076fa:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80076fe:	68fa      	ldr	r2, [r7, #12]
 8007700:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007704:	4611      	mov	r1, r2
 8007706:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007708:	2300      	movs	r3, #0
}
 800770a:	4618      	mov	r0, r3
 800770c:	3710      	adds	r7, #16
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}

08007712 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007712:	b580      	push	{r7, lr}
 8007714:	b084      	sub	sp, #16
 8007716:	af00      	add	r7, sp, #0
 8007718:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	32b0      	adds	r2, #176	@ 0xb0
 8007724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007728:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d101      	bne.n	8007734 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007730:	2303      	movs	r3, #3
 8007732:	e024      	b.n	800777e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	33b0      	adds	r3, #176	@ 0xb0
 800773e:	009b      	lsls	r3, r3, #2
 8007740:	4413      	add	r3, r2
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d019      	beq.n	800777c <USBD_CDC_EP0_RxReady+0x6a>
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800774e:	2bff      	cmp	r3, #255	@ 0xff
 8007750:	d014      	beq.n	800777c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007758:	687a      	ldr	r2, [r7, #4]
 800775a:	33b0      	adds	r3, #176	@ 0xb0
 800775c:	009b      	lsls	r3, r3, #2
 800775e:	4413      	add	r3, r2
 8007760:	685b      	ldr	r3, [r3, #4]
 8007762:	689b      	ldr	r3, [r3, #8]
 8007764:	68fa      	ldr	r2, [r7, #12]
 8007766:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800776a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800776c:	68fa      	ldr	r2, [r7, #12]
 800776e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007772:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	22ff      	movs	r2, #255	@ 0xff
 8007778:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800777c:	2300      	movs	r3, #0
}
 800777e:	4618      	mov	r0, r3
 8007780:	3710      	adds	r7, #16
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}
	...

08007788 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b086      	sub	sp, #24
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007790:	2182      	movs	r1, #130	@ 0x82
 8007792:	4818      	ldr	r0, [pc, #96]	@ (80077f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007794:	f000 fd22 	bl	80081dc <USBD_GetEpDesc>
 8007798:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800779a:	2101      	movs	r1, #1
 800779c:	4815      	ldr	r0, [pc, #84]	@ (80077f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800779e:	f000 fd1d 	bl	80081dc <USBD_GetEpDesc>
 80077a2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80077a4:	2181      	movs	r1, #129	@ 0x81
 80077a6:	4813      	ldr	r0, [pc, #76]	@ (80077f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80077a8:	f000 fd18 	bl	80081dc <USBD_GetEpDesc>
 80077ac:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80077ae:	697b      	ldr	r3, [r7, #20]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d002      	beq.n	80077ba <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	2210      	movs	r2, #16
 80077b8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d006      	beq.n	80077ce <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80077c0:	693b      	ldr	r3, [r7, #16]
 80077c2:	2200      	movs	r2, #0
 80077c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80077c8:	711a      	strb	r2, [r3, #4]
 80077ca:	2200      	movs	r2, #0
 80077cc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d006      	beq.n	80077e2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2200      	movs	r2, #0
 80077d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80077dc:	711a      	strb	r2, [r3, #4]
 80077de:	2200      	movs	r2, #0
 80077e0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2243      	movs	r2, #67	@ 0x43
 80077e6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80077e8:	4b02      	ldr	r3, [pc, #8]	@ (80077f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3718      	adds	r7, #24
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}
 80077f2:	bf00      	nop
 80077f4:	20000064 	.word	0x20000064

080077f8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b086      	sub	sp, #24
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007800:	2182      	movs	r1, #130	@ 0x82
 8007802:	4818      	ldr	r0, [pc, #96]	@ (8007864 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007804:	f000 fcea 	bl	80081dc <USBD_GetEpDesc>
 8007808:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800780a:	2101      	movs	r1, #1
 800780c:	4815      	ldr	r0, [pc, #84]	@ (8007864 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800780e:	f000 fce5 	bl	80081dc <USBD_GetEpDesc>
 8007812:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007814:	2181      	movs	r1, #129	@ 0x81
 8007816:	4813      	ldr	r0, [pc, #76]	@ (8007864 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007818:	f000 fce0 	bl	80081dc <USBD_GetEpDesc>
 800781c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d002      	beq.n	800782a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	2210      	movs	r2, #16
 8007828:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d006      	beq.n	800783e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	2200      	movs	r2, #0
 8007834:	711a      	strb	r2, [r3, #4]
 8007836:	2200      	movs	r2, #0
 8007838:	f042 0202 	orr.w	r2, r2, #2
 800783c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d006      	beq.n	8007852 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2200      	movs	r2, #0
 8007848:	711a      	strb	r2, [r3, #4]
 800784a:	2200      	movs	r2, #0
 800784c:	f042 0202 	orr.w	r2, r2, #2
 8007850:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2243      	movs	r2, #67	@ 0x43
 8007856:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007858:	4b02      	ldr	r3, [pc, #8]	@ (8007864 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800785a:	4618      	mov	r0, r3
 800785c:	3718      	adds	r7, #24
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
 8007862:	bf00      	nop
 8007864:	20000064 	.word	0x20000064

08007868 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b086      	sub	sp, #24
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007870:	2182      	movs	r1, #130	@ 0x82
 8007872:	4818      	ldr	r0, [pc, #96]	@ (80078d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007874:	f000 fcb2 	bl	80081dc <USBD_GetEpDesc>
 8007878:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800787a:	2101      	movs	r1, #1
 800787c:	4815      	ldr	r0, [pc, #84]	@ (80078d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800787e:	f000 fcad 	bl	80081dc <USBD_GetEpDesc>
 8007882:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007884:	2181      	movs	r1, #129	@ 0x81
 8007886:	4813      	ldr	r0, [pc, #76]	@ (80078d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007888:	f000 fca8 	bl	80081dc <USBD_GetEpDesc>
 800788c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d002      	beq.n	800789a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	2210      	movs	r2, #16
 8007898:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d006      	beq.n	80078ae <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80078a0:	693b      	ldr	r3, [r7, #16]
 80078a2:	2200      	movs	r2, #0
 80078a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80078a8:	711a      	strb	r2, [r3, #4]
 80078aa:	2200      	movs	r2, #0
 80078ac:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d006      	beq.n	80078c2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2200      	movs	r2, #0
 80078b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80078bc:	711a      	strb	r2, [r3, #4]
 80078be:	2200      	movs	r2, #0
 80078c0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2243      	movs	r2, #67	@ 0x43
 80078c6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80078c8:	4b02      	ldr	r3, [pc, #8]	@ (80078d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3718      	adds	r7, #24
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}
 80078d2:	bf00      	nop
 80078d4:	20000064 	.word	0x20000064

080078d8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80078d8:	b480      	push	{r7}
 80078da:	b083      	sub	sp, #12
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	220a      	movs	r2, #10
 80078e4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80078e6:	4b03      	ldr	r3, [pc, #12]	@ (80078f4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	370c      	adds	r7, #12
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr
 80078f4:	20000020 	.word	0x20000020

080078f8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b083      	sub	sp, #12
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
 8007900:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d101      	bne.n	800790c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007908:	2303      	movs	r3, #3
 800790a:	e009      	b.n	8007920 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007912:	687a      	ldr	r2, [r7, #4]
 8007914:	33b0      	adds	r3, #176	@ 0xb0
 8007916:	009b      	lsls	r3, r3, #2
 8007918:	4413      	add	r3, r2
 800791a:	683a      	ldr	r2, [r7, #0]
 800791c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800791e:	2300      	movs	r3, #0
}
 8007920:	4618      	mov	r0, r3
 8007922:	370c      	adds	r7, #12
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr

0800792c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800792c:	b480      	push	{r7}
 800792e:	b087      	sub	sp, #28
 8007930:	af00      	add	r7, sp, #0
 8007932:	60f8      	str	r0, [r7, #12]
 8007934:	60b9      	str	r1, [r7, #8]
 8007936:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	32b0      	adds	r2, #176	@ 0xb0
 8007942:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007946:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d101      	bne.n	8007952 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800794e:	2303      	movs	r3, #3
 8007950:	e008      	b.n	8007964 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	68ba      	ldr	r2, [r7, #8]
 8007956:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	687a      	ldr	r2, [r7, #4]
 800795e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007962:	2300      	movs	r3, #0
}
 8007964:	4618      	mov	r0, r3
 8007966:	371c      	adds	r7, #28
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr

08007970 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007970:	b480      	push	{r7}
 8007972:	b085      	sub	sp, #20
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
 8007978:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	32b0      	adds	r2, #176	@ 0xb0
 8007984:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007988:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d101      	bne.n	8007994 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007990:	2303      	movs	r3, #3
 8007992:	e004      	b.n	800799e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	683a      	ldr	r2, [r7, #0]
 8007998:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800799c:	2300      	movs	r3, #0
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3714      	adds	r7, #20
 80079a2:	46bd      	mov	sp, r7
 80079a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a8:	4770      	bx	lr
	...

080079ac <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b084      	sub	sp, #16
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	32b0      	adds	r2, #176	@ 0xb0
 80079be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079c2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	32b0      	adds	r2, #176	@ 0xb0
 80079ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d101      	bne.n	80079da <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80079d6:	2303      	movs	r3, #3
 80079d8:	e018      	b.n	8007a0c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	7c1b      	ldrb	r3, [r3, #16]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d10a      	bne.n	80079f8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80079e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007a14 <USBD_CDC_ReceivePacket+0x68>)
 80079e4:	7819      	ldrb	r1, [r3, #0]
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80079ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80079f0:	6878      	ldr	r0, [r7, #4]
 80079f2:	f002 f867 	bl	8009ac4 <USBD_LL_PrepareReceive>
 80079f6:	e008      	b.n	8007a0a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80079f8:	4b06      	ldr	r3, [pc, #24]	@ (8007a14 <USBD_CDC_ReceivePacket+0x68>)
 80079fa:	7819      	ldrb	r1, [r3, #0]
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007a02:	2340      	movs	r3, #64	@ 0x40
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f002 f85d 	bl	8009ac4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007a0a:	2300      	movs	r3, #0
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	3710      	adds	r7, #16
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bd80      	pop	{r7, pc}
 8007a14:	200000a8 	.word	0x200000a8

08007a18 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b086      	sub	sp, #24
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	60f8      	str	r0, [r7, #12]
 8007a20:	60b9      	str	r1, [r7, #8]
 8007a22:	4613      	mov	r3, r2
 8007a24:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d101      	bne.n	8007a30 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007a2c:	2303      	movs	r3, #3
 8007a2e:	e01f      	b.n	8007a70 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2200      	movs	r2, #0
 8007a34:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2200      	movs	r2, #0
 8007a44:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d003      	beq.n	8007a56 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	68ba      	ldr	r2, [r7, #8]
 8007a52:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	2201      	movs	r2, #1
 8007a5a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	79fa      	ldrb	r2, [r7, #7]
 8007a62:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007a64:	68f8      	ldr	r0, [r7, #12]
 8007a66:	f001 fed3 	bl	8009810 <USBD_LL_Init>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007a6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a70:	4618      	mov	r0, r3
 8007a72:	3718      	adds	r7, #24
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}

08007a78 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b084      	sub	sp, #16
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007a82:	2300      	movs	r3, #0
 8007a84:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d101      	bne.n	8007a90 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007a8c:	2303      	movs	r3, #3
 8007a8e:	e025      	b.n	8007adc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	683a      	ldr	r2, [r7, #0]
 8007a94:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	32ae      	adds	r2, #174	@ 0xae
 8007aa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d00f      	beq.n	8007acc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	32ae      	adds	r2, #174	@ 0xae
 8007ab6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007abc:	f107 020e 	add.w	r2, r7, #14
 8007ac0:	4610      	mov	r0, r2
 8007ac2:	4798      	blx	r3
 8007ac4:	4602      	mov	r2, r0
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007ad2:	1c5a      	adds	r2, r3, #1
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007ada:	2300      	movs	r3, #0
}
 8007adc:	4618      	mov	r0, r3
 8007ade:	3710      	adds	r7, #16
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}

08007ae4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b082      	sub	sp, #8
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f001 fedf 	bl	80098b0 <USBD_LL_Start>
 8007af2:	4603      	mov	r3, r0
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	3708      	adds	r7, #8
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd80      	pop	{r7, pc}

08007afc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b083      	sub	sp, #12
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007b04:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	370c      	adds	r7, #12
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b10:	4770      	bx	lr

08007b12 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007b12:	b580      	push	{r7, lr}
 8007b14:	b084      	sub	sp, #16
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
 8007b1a:	460b      	mov	r3, r1
 8007b1c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d009      	beq.n	8007b40 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	78fa      	ldrb	r2, [r7, #3]
 8007b36:	4611      	mov	r1, r2
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	4798      	blx	r3
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007b40:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3710      	adds	r7, #16
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}

08007b4a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007b4a:	b580      	push	{r7, lr}
 8007b4c:	b084      	sub	sp, #16
 8007b4e:	af00      	add	r7, sp, #0
 8007b50:	6078      	str	r0, [r7, #4]
 8007b52:	460b      	mov	r3, r1
 8007b54:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007b56:	2300      	movs	r3, #0
 8007b58:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b60:	685b      	ldr	r3, [r3, #4]
 8007b62:	78fa      	ldrb	r2, [r7, #3]
 8007b64:	4611      	mov	r1, r2
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	4798      	blx	r3
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d001      	beq.n	8007b74 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007b70:	2303      	movs	r3, #3
 8007b72:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b76:	4618      	mov	r0, r3
 8007b78:	3710      	adds	r7, #16
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}

08007b7e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007b7e:	b580      	push	{r7, lr}
 8007b80:	b084      	sub	sp, #16
 8007b82:	af00      	add	r7, sp, #0
 8007b84:	6078      	str	r0, [r7, #4]
 8007b86:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007b8e:	6839      	ldr	r1, [r7, #0]
 8007b90:	4618      	mov	r0, r3
 8007b92:	f001 f94c 	bl	8008e2e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2201      	movs	r2, #1
 8007b9a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007ba4:	461a      	mov	r2, r3
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007bb2:	f003 031f 	and.w	r3, r3, #31
 8007bb6:	2b02      	cmp	r3, #2
 8007bb8:	d01a      	beq.n	8007bf0 <USBD_LL_SetupStage+0x72>
 8007bba:	2b02      	cmp	r3, #2
 8007bbc:	d822      	bhi.n	8007c04 <USBD_LL_SetupStage+0x86>
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d002      	beq.n	8007bc8 <USBD_LL_SetupStage+0x4a>
 8007bc2:	2b01      	cmp	r3, #1
 8007bc4:	d00a      	beq.n	8007bdc <USBD_LL_SetupStage+0x5e>
 8007bc6:	e01d      	b.n	8007c04 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007bce:	4619      	mov	r1, r3
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f000 fb77 	bl	80082c4 <USBD_StdDevReq>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	73fb      	strb	r3, [r7, #15]
      break;
 8007bda:	e020      	b.n	8007c1e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007be2:	4619      	mov	r1, r3
 8007be4:	6878      	ldr	r0, [r7, #4]
 8007be6:	f000 fbdf 	bl	80083a8 <USBD_StdItfReq>
 8007bea:	4603      	mov	r3, r0
 8007bec:	73fb      	strb	r3, [r7, #15]
      break;
 8007bee:	e016      	b.n	8007c1e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007bf6:	4619      	mov	r1, r3
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f000 fc41 	bl	8008480 <USBD_StdEPReq>
 8007bfe:	4603      	mov	r3, r0
 8007c00:	73fb      	strb	r3, [r7, #15]
      break;
 8007c02:	e00c      	b.n	8007c1e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007c0a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007c0e:	b2db      	uxtb	r3, r3
 8007c10:	4619      	mov	r1, r3
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f001 feac 	bl	8009970 <USBD_LL_StallEP>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	73fb      	strb	r3, [r7, #15]
      break;
 8007c1c:	bf00      	nop
  }

  return ret;
 8007c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	3710      	adds	r7, #16
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}

08007c28 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b086      	sub	sp, #24
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	60f8      	str	r0, [r7, #12]
 8007c30:	460b      	mov	r3, r1
 8007c32:	607a      	str	r2, [r7, #4]
 8007c34:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007c36:	2300      	movs	r3, #0
 8007c38:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007c3a:	7afb      	ldrb	r3, [r7, #11]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d177      	bne.n	8007d30 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007c46:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007c4e:	2b03      	cmp	r3, #3
 8007c50:	f040 80a1 	bne.w	8007d96 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8007c54:	693b      	ldr	r3, [r7, #16]
 8007c56:	685b      	ldr	r3, [r3, #4]
 8007c58:	693a      	ldr	r2, [r7, #16]
 8007c5a:	8992      	ldrh	r2, [r2, #12]
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d91c      	bls.n	8007c9a <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8007c60:	693b      	ldr	r3, [r7, #16]
 8007c62:	685b      	ldr	r3, [r3, #4]
 8007c64:	693a      	ldr	r2, [r7, #16]
 8007c66:	8992      	ldrh	r2, [r2, #12]
 8007c68:	1a9a      	subs	r2, r3, r2
 8007c6a:	693b      	ldr	r3, [r7, #16]
 8007c6c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	691b      	ldr	r3, [r3, #16]
 8007c72:	693a      	ldr	r2, [r7, #16]
 8007c74:	8992      	ldrh	r2, [r2, #12]
 8007c76:	441a      	add	r2, r3
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007c7c:	693b      	ldr	r3, [r7, #16]
 8007c7e:	6919      	ldr	r1, [r3, #16]
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	899b      	ldrh	r3, [r3, #12]
 8007c84:	461a      	mov	r2, r3
 8007c86:	693b      	ldr	r3, [r7, #16]
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	bf38      	it	cc
 8007c8e:	4613      	movcc	r3, r2
 8007c90:	461a      	mov	r2, r3
 8007c92:	68f8      	ldr	r0, [r7, #12]
 8007c94:	f001 f9d2 	bl	800903c <USBD_CtlContinueRx>
 8007c98:	e07d      	b.n	8007d96 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007ca0:	f003 031f 	and.w	r3, r3, #31
 8007ca4:	2b02      	cmp	r3, #2
 8007ca6:	d014      	beq.n	8007cd2 <USBD_LL_DataOutStage+0xaa>
 8007ca8:	2b02      	cmp	r3, #2
 8007caa:	d81d      	bhi.n	8007ce8 <USBD_LL_DataOutStage+0xc0>
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d002      	beq.n	8007cb6 <USBD_LL_DataOutStage+0x8e>
 8007cb0:	2b01      	cmp	r3, #1
 8007cb2:	d003      	beq.n	8007cbc <USBD_LL_DataOutStage+0x94>
 8007cb4:	e018      	b.n	8007ce8 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	75bb      	strb	r3, [r7, #22]
            break;
 8007cba:	e018      	b.n	8007cee <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007cc2:	b2db      	uxtb	r3, r3
 8007cc4:	4619      	mov	r1, r3
 8007cc6:	68f8      	ldr	r0, [r7, #12]
 8007cc8:	f000 fa6e 	bl	80081a8 <USBD_CoreFindIF>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	75bb      	strb	r3, [r7, #22]
            break;
 8007cd0:	e00d      	b.n	8007cee <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007cd8:	b2db      	uxtb	r3, r3
 8007cda:	4619      	mov	r1, r3
 8007cdc:	68f8      	ldr	r0, [r7, #12]
 8007cde:	f000 fa70 	bl	80081c2 <USBD_CoreFindEP>
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	75bb      	strb	r3, [r7, #22]
            break;
 8007ce6:	e002      	b.n	8007cee <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	75bb      	strb	r3, [r7, #22]
            break;
 8007cec:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007cee:	7dbb      	ldrb	r3, [r7, #22]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d119      	bne.n	8007d28 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007cfa:	b2db      	uxtb	r3, r3
 8007cfc:	2b03      	cmp	r3, #3
 8007cfe:	d113      	bne.n	8007d28 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007d00:	7dba      	ldrb	r2, [r7, #22]
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	32ae      	adds	r2, #174	@ 0xae
 8007d06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d0a:	691b      	ldr	r3, [r3, #16]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d00b      	beq.n	8007d28 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007d10:	7dba      	ldrb	r2, [r7, #22]
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007d18:	7dba      	ldrb	r2, [r7, #22]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	32ae      	adds	r2, #174	@ 0xae
 8007d1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d22:	691b      	ldr	r3, [r3, #16]
 8007d24:	68f8      	ldr	r0, [r7, #12]
 8007d26:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007d28:	68f8      	ldr	r0, [r7, #12]
 8007d2a:	f001 f998 	bl	800905e <USBD_CtlSendStatus>
 8007d2e:	e032      	b.n	8007d96 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007d30:	7afb      	ldrb	r3, [r7, #11]
 8007d32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d36:	b2db      	uxtb	r3, r3
 8007d38:	4619      	mov	r1, r3
 8007d3a:	68f8      	ldr	r0, [r7, #12]
 8007d3c:	f000 fa41 	bl	80081c2 <USBD_CoreFindEP>
 8007d40:	4603      	mov	r3, r0
 8007d42:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007d44:	7dbb      	ldrb	r3, [r7, #22]
 8007d46:	2bff      	cmp	r3, #255	@ 0xff
 8007d48:	d025      	beq.n	8007d96 <USBD_LL_DataOutStage+0x16e>
 8007d4a:	7dbb      	ldrb	r3, [r7, #22]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d122      	bne.n	8007d96 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d56:	b2db      	uxtb	r3, r3
 8007d58:	2b03      	cmp	r3, #3
 8007d5a:	d117      	bne.n	8007d8c <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007d5c:	7dba      	ldrb	r2, [r7, #22]
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	32ae      	adds	r2, #174	@ 0xae
 8007d62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d66:	699b      	ldr	r3, [r3, #24]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d00f      	beq.n	8007d8c <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007d6c:	7dba      	ldrb	r2, [r7, #22]
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007d74:	7dba      	ldrb	r2, [r7, #22]
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	32ae      	adds	r2, #174	@ 0xae
 8007d7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d7e:	699b      	ldr	r3, [r3, #24]
 8007d80:	7afa      	ldrb	r2, [r7, #11]
 8007d82:	4611      	mov	r1, r2
 8007d84:	68f8      	ldr	r0, [r7, #12]
 8007d86:	4798      	blx	r3
 8007d88:	4603      	mov	r3, r0
 8007d8a:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007d8c:	7dfb      	ldrb	r3, [r7, #23]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d001      	beq.n	8007d96 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007d92:	7dfb      	ldrb	r3, [r7, #23]
 8007d94:	e000      	b.n	8007d98 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007d96:	2300      	movs	r3, #0
}
 8007d98:	4618      	mov	r0, r3
 8007d9a:	3718      	adds	r7, #24
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	bd80      	pop	{r7, pc}

08007da0 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b086      	sub	sp, #24
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	60f8      	str	r0, [r7, #12]
 8007da8:	460b      	mov	r3, r1
 8007daa:	607a      	str	r2, [r7, #4]
 8007dac:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007dae:	7afb      	ldrb	r3, [r7, #11]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d178      	bne.n	8007ea6 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	3314      	adds	r3, #20
 8007db8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007dc0:	2b02      	cmp	r3, #2
 8007dc2:	d163      	bne.n	8007e8c <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007dc4:	693b      	ldr	r3, [r7, #16]
 8007dc6:	685b      	ldr	r3, [r3, #4]
 8007dc8:	693a      	ldr	r2, [r7, #16]
 8007dca:	8992      	ldrh	r2, [r2, #12]
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d91c      	bls.n	8007e0a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	693a      	ldr	r2, [r7, #16]
 8007dd6:	8992      	ldrh	r2, [r2, #12]
 8007dd8:	1a9a      	subs	r2, r3, r2
 8007dda:	693b      	ldr	r3, [r7, #16]
 8007ddc:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	691b      	ldr	r3, [r3, #16]
 8007de2:	693a      	ldr	r2, [r7, #16]
 8007de4:	8992      	ldrh	r2, [r2, #12]
 8007de6:	441a      	add	r2, r3
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007dec:	693b      	ldr	r3, [r7, #16]
 8007dee:	6919      	ldr	r1, [r3, #16]
 8007df0:	693b      	ldr	r3, [r7, #16]
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	461a      	mov	r2, r3
 8007df6:	68f8      	ldr	r0, [r7, #12]
 8007df8:	f001 f8ee 	bl	8008fd8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	2200      	movs	r2, #0
 8007e00:	2100      	movs	r1, #0
 8007e02:	68f8      	ldr	r0, [r7, #12]
 8007e04:	f001 fe5e 	bl	8009ac4 <USBD_LL_PrepareReceive>
 8007e08:	e040      	b.n	8007e8c <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	899b      	ldrh	r3, [r3, #12]
 8007e0e:	461a      	mov	r2, r3
 8007e10:	693b      	ldr	r3, [r7, #16]
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	429a      	cmp	r2, r3
 8007e16:	d11c      	bne.n	8007e52 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	693a      	ldr	r2, [r7, #16]
 8007e1e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d316      	bcc.n	8007e52 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007e24:	693b      	ldr	r3, [r7, #16]
 8007e26:	681a      	ldr	r2, [r3, #0]
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	d20f      	bcs.n	8007e52 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007e32:	2200      	movs	r2, #0
 8007e34:	2100      	movs	r1, #0
 8007e36:	68f8      	ldr	r0, [r7, #12]
 8007e38:	f001 f8ce 	bl	8008fd8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007e44:	2300      	movs	r3, #0
 8007e46:	2200      	movs	r2, #0
 8007e48:	2100      	movs	r1, #0
 8007e4a:	68f8      	ldr	r0, [r7, #12]
 8007e4c:	f001 fe3a 	bl	8009ac4 <USBD_LL_PrepareReceive>
 8007e50:	e01c      	b.n	8007e8c <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e58:	b2db      	uxtb	r3, r3
 8007e5a:	2b03      	cmp	r3, #3
 8007e5c:	d10f      	bne.n	8007e7e <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e64:	68db      	ldr	r3, [r3, #12]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d009      	beq.n	8007e7e <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e78:	68db      	ldr	r3, [r3, #12]
 8007e7a:	68f8      	ldr	r0, [r7, #12]
 8007e7c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007e7e:	2180      	movs	r1, #128	@ 0x80
 8007e80:	68f8      	ldr	r0, [r7, #12]
 8007e82:	f001 fd75 	bl	8009970 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007e86:	68f8      	ldr	r0, [r7, #12]
 8007e88:	f001 f8fc 	bl	8009084 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d03a      	beq.n	8007f0c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007e96:	68f8      	ldr	r0, [r7, #12]
 8007e98:	f7ff fe30 	bl	8007afc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007ea4:	e032      	b.n	8007f0c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007ea6:	7afb      	ldrb	r3, [r7, #11]
 8007ea8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007eac:	b2db      	uxtb	r3, r3
 8007eae:	4619      	mov	r1, r3
 8007eb0:	68f8      	ldr	r0, [r7, #12]
 8007eb2:	f000 f986 	bl	80081c2 <USBD_CoreFindEP>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007eba:	7dfb      	ldrb	r3, [r7, #23]
 8007ebc:	2bff      	cmp	r3, #255	@ 0xff
 8007ebe:	d025      	beq.n	8007f0c <USBD_LL_DataInStage+0x16c>
 8007ec0:	7dfb      	ldrb	r3, [r7, #23]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d122      	bne.n	8007f0c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ecc:	b2db      	uxtb	r3, r3
 8007ece:	2b03      	cmp	r3, #3
 8007ed0:	d11c      	bne.n	8007f0c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007ed2:	7dfa      	ldrb	r2, [r7, #23]
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	32ae      	adds	r2, #174	@ 0xae
 8007ed8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007edc:	695b      	ldr	r3, [r3, #20]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d014      	beq.n	8007f0c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8007ee2:	7dfa      	ldrb	r2, [r7, #23]
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007eea:	7dfa      	ldrb	r2, [r7, #23]
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	32ae      	adds	r2, #174	@ 0xae
 8007ef0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ef4:	695b      	ldr	r3, [r3, #20]
 8007ef6:	7afa      	ldrb	r2, [r7, #11]
 8007ef8:	4611      	mov	r1, r2
 8007efa:	68f8      	ldr	r0, [r7, #12]
 8007efc:	4798      	blx	r3
 8007efe:	4603      	mov	r3, r0
 8007f00:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007f02:	7dbb      	ldrb	r3, [r7, #22]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d001      	beq.n	8007f0c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007f08:	7dbb      	ldrb	r3, [r7, #22]
 8007f0a:	e000      	b.n	8007f0e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007f0c:	2300      	movs	r3, #0
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3718      	adds	r7, #24
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}

08007f16 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007f16:	b580      	push	{r7, lr}
 8007f18:	b084      	sub	sp, #16
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2201      	movs	r2, #1
 8007f26:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2200      	movs	r2, #0
 8007f36:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2200      	movs	r2, #0
 8007f44:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d014      	beq.n	8007f7c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f58:	685b      	ldr	r3, [r3, #4]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d00e      	beq.n	8007f7c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f64:	685b      	ldr	r3, [r3, #4]
 8007f66:	687a      	ldr	r2, [r7, #4]
 8007f68:	6852      	ldr	r2, [r2, #4]
 8007f6a:	b2d2      	uxtb	r2, r2
 8007f6c:	4611      	mov	r1, r2
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	4798      	blx	r3
 8007f72:	4603      	mov	r3, r0
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d001      	beq.n	8007f7c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007f78:	2303      	movs	r3, #3
 8007f7a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007f7c:	2340      	movs	r3, #64	@ 0x40
 8007f7e:	2200      	movs	r2, #0
 8007f80:	2100      	movs	r1, #0
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f001 fcaf 	bl	80098e6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2201      	movs	r2, #1
 8007f8c:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2240      	movs	r2, #64	@ 0x40
 8007f94:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007f98:	2340      	movs	r3, #64	@ 0x40
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	2180      	movs	r1, #128	@ 0x80
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f001 fca1 	bl	80098e6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2240      	movs	r2, #64	@ 0x40
 8007fb0:	841a      	strh	r2, [r3, #32]

  return ret;
 8007fb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3710      	adds	r7, #16
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b083      	sub	sp, #12
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
 8007fc4:	460b      	mov	r3, r1
 8007fc6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	78fa      	ldrb	r2, [r7, #3]
 8007fcc:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007fce:	2300      	movs	r3, #0
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	370c      	adds	r7, #12
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fda:	4770      	bx	lr

08007fdc <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b083      	sub	sp, #12
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fea:	b2db      	uxtb	r3, r3
 8007fec:	2b04      	cmp	r3, #4
 8007fee:	d006      	beq.n	8007ffe <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ff6:	b2da      	uxtb	r2, r3
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2204      	movs	r2, #4
 8008002:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008006:	2300      	movs	r3, #0
}
 8008008:	4618      	mov	r0, r3
 800800a:	370c      	adds	r7, #12
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr

08008014 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008014:	b480      	push	{r7}
 8008016:	b083      	sub	sp, #12
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008022:	b2db      	uxtb	r3, r3
 8008024:	2b04      	cmp	r3, #4
 8008026:	d106      	bne.n	8008036 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800802e:	b2da      	uxtb	r2, r3
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008036:	2300      	movs	r3, #0
}
 8008038:	4618      	mov	r0, r3
 800803a:	370c      	adds	r7, #12
 800803c:	46bd      	mov	sp, r7
 800803e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008042:	4770      	bx	lr

08008044 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b082      	sub	sp, #8
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008052:	b2db      	uxtb	r3, r3
 8008054:	2b03      	cmp	r3, #3
 8008056:	d110      	bne.n	800807a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800805e:	2b00      	cmp	r3, #0
 8008060:	d00b      	beq.n	800807a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008068:	69db      	ldr	r3, [r3, #28]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d005      	beq.n	800807a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008074:	69db      	ldr	r3, [r3, #28]
 8008076:	6878      	ldr	r0, [r7, #4]
 8008078:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800807a:	2300      	movs	r3, #0
}
 800807c:	4618      	mov	r0, r3
 800807e:	3708      	adds	r7, #8
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}

08008084 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b082      	sub	sp, #8
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
 800808c:	460b      	mov	r3, r1
 800808e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	32ae      	adds	r2, #174	@ 0xae
 800809a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d101      	bne.n	80080a6 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80080a2:	2303      	movs	r3, #3
 80080a4:	e01c      	b.n	80080e0 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080ac:	b2db      	uxtb	r3, r3
 80080ae:	2b03      	cmp	r3, #3
 80080b0:	d115      	bne.n	80080de <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	32ae      	adds	r2, #174	@ 0xae
 80080bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080c0:	6a1b      	ldr	r3, [r3, #32]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d00b      	beq.n	80080de <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	32ae      	adds	r2, #174	@ 0xae
 80080d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080d4:	6a1b      	ldr	r3, [r3, #32]
 80080d6:	78fa      	ldrb	r2, [r7, #3]
 80080d8:	4611      	mov	r1, r2
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80080de:	2300      	movs	r3, #0
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	3708      	adds	r7, #8
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bd80      	pop	{r7, pc}

080080e8 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b082      	sub	sp, #8
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
 80080f0:	460b      	mov	r3, r1
 80080f2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	32ae      	adds	r2, #174	@ 0xae
 80080fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d101      	bne.n	800810a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008106:	2303      	movs	r3, #3
 8008108:	e01c      	b.n	8008144 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008110:	b2db      	uxtb	r3, r3
 8008112:	2b03      	cmp	r3, #3
 8008114:	d115      	bne.n	8008142 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	32ae      	adds	r2, #174	@ 0xae
 8008120:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008126:	2b00      	cmp	r3, #0
 8008128:	d00b      	beq.n	8008142 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	32ae      	adds	r2, #174	@ 0xae
 8008134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800813a:	78fa      	ldrb	r2, [r7, #3]
 800813c:	4611      	mov	r1, r2
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008142:	2300      	movs	r3, #0
}
 8008144:	4618      	mov	r0, r3
 8008146:	3708      	adds	r7, #8
 8008148:	46bd      	mov	sp, r7
 800814a:	bd80      	pop	{r7, pc}

0800814c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800814c:	b480      	push	{r7}
 800814e:	b083      	sub	sp, #12
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008154:	2300      	movs	r3, #0
}
 8008156:	4618      	mov	r0, r3
 8008158:	370c      	adds	r7, #12
 800815a:	46bd      	mov	sp, r7
 800815c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008160:	4770      	bx	lr

08008162 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008162:	b580      	push	{r7, lr}
 8008164:	b084      	sub	sp, #16
 8008166:	af00      	add	r7, sp, #0
 8008168:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800816a:	2300      	movs	r3, #0
 800816c:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2201      	movs	r2, #1
 8008172:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800817c:	2b00      	cmp	r3, #0
 800817e:	d00e      	beq.n	800819e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	687a      	ldr	r2, [r7, #4]
 800818a:	6852      	ldr	r2, [r2, #4]
 800818c:	b2d2      	uxtb	r2, r2
 800818e:	4611      	mov	r1, r2
 8008190:	6878      	ldr	r0, [r7, #4]
 8008192:	4798      	blx	r3
 8008194:	4603      	mov	r3, r0
 8008196:	2b00      	cmp	r3, #0
 8008198:	d001      	beq.n	800819e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800819a:	2303      	movs	r3, #3
 800819c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800819e:	7bfb      	ldrb	r3, [r7, #15]
}
 80081a0:	4618      	mov	r0, r3
 80081a2:	3710      	adds	r7, #16
 80081a4:	46bd      	mov	sp, r7
 80081a6:	bd80      	pop	{r7, pc}

080081a8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80081a8:	b480      	push	{r7}
 80081aa:	b083      	sub	sp, #12
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
 80081b0:	460b      	mov	r3, r1
 80081b2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80081b4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	370c      	adds	r7, #12
 80081ba:	46bd      	mov	sp, r7
 80081bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c0:	4770      	bx	lr

080081c2 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80081c2:	b480      	push	{r7}
 80081c4:	b083      	sub	sp, #12
 80081c6:	af00      	add	r7, sp, #0
 80081c8:	6078      	str	r0, [r7, #4]
 80081ca:	460b      	mov	r3, r1
 80081cc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80081ce:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	370c      	adds	r7, #12
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr

080081dc <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b086      	sub	sp, #24
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	460b      	mov	r3, r1
 80081e6:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80081f0:	2300      	movs	r3, #0
 80081f2:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	885b      	ldrh	r3, [r3, #2]
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	68fa      	ldr	r2, [r7, #12]
 80081fc:	7812      	ldrb	r2, [r2, #0]
 80081fe:	4293      	cmp	r3, r2
 8008200:	d91f      	bls.n	8008242 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	781b      	ldrb	r3, [r3, #0]
 8008206:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008208:	e013      	b.n	8008232 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800820a:	f107 030a 	add.w	r3, r7, #10
 800820e:	4619      	mov	r1, r3
 8008210:	6978      	ldr	r0, [r7, #20]
 8008212:	f000 f81b 	bl	800824c <USBD_GetNextDesc>
 8008216:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	785b      	ldrb	r3, [r3, #1]
 800821c:	2b05      	cmp	r3, #5
 800821e:	d108      	bne.n	8008232 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008224:	693b      	ldr	r3, [r7, #16]
 8008226:	789b      	ldrb	r3, [r3, #2]
 8008228:	78fa      	ldrb	r2, [r7, #3]
 800822a:	429a      	cmp	r2, r3
 800822c:	d008      	beq.n	8008240 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800822e:	2300      	movs	r3, #0
 8008230:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	885b      	ldrh	r3, [r3, #2]
 8008236:	b29a      	uxth	r2, r3
 8008238:	897b      	ldrh	r3, [r7, #10]
 800823a:	429a      	cmp	r2, r3
 800823c:	d8e5      	bhi.n	800820a <USBD_GetEpDesc+0x2e>
 800823e:	e000      	b.n	8008242 <USBD_GetEpDesc+0x66>
          break;
 8008240:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008242:	693b      	ldr	r3, [r7, #16]
}
 8008244:	4618      	mov	r0, r3
 8008246:	3718      	adds	r7, #24
 8008248:	46bd      	mov	sp, r7
 800824a:	bd80      	pop	{r7, pc}

0800824c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800824c:	b480      	push	{r7}
 800824e:	b085      	sub	sp, #20
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
 8008254:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	881b      	ldrh	r3, [r3, #0]
 800825e:	68fa      	ldr	r2, [r7, #12]
 8008260:	7812      	ldrb	r2, [r2, #0]
 8008262:	4413      	add	r3, r2
 8008264:	b29a      	uxth	r2, r3
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	781b      	ldrb	r3, [r3, #0]
 800826e:	461a      	mov	r2, r3
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	4413      	add	r3, r2
 8008274:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008276:	68fb      	ldr	r3, [r7, #12]
}
 8008278:	4618      	mov	r0, r3
 800827a:	3714      	adds	r7, #20
 800827c:	46bd      	mov	sp, r7
 800827e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008282:	4770      	bx	lr

08008284 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008284:	b480      	push	{r7}
 8008286:	b087      	sub	sp, #28
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	781b      	ldrb	r3, [r3, #0]
 8008294:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	3301      	adds	r3, #1
 800829a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	781b      	ldrb	r3, [r3, #0]
 80082a0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80082a2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80082a6:	021b      	lsls	r3, r3, #8
 80082a8:	b21a      	sxth	r2, r3
 80082aa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80082ae:	4313      	orrs	r3, r2
 80082b0:	b21b      	sxth	r3, r3
 80082b2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80082b4:	89fb      	ldrh	r3, [r7, #14]
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	371c      	adds	r7, #28
 80082ba:	46bd      	mov	sp, r7
 80082bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c0:	4770      	bx	lr
	...

080082c4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b084      	sub	sp, #16
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
 80082cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80082ce:	2300      	movs	r3, #0
 80082d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	781b      	ldrb	r3, [r3, #0]
 80082d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80082da:	2b40      	cmp	r3, #64	@ 0x40
 80082dc:	d005      	beq.n	80082ea <USBD_StdDevReq+0x26>
 80082de:	2b40      	cmp	r3, #64	@ 0x40
 80082e0:	d857      	bhi.n	8008392 <USBD_StdDevReq+0xce>
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d00f      	beq.n	8008306 <USBD_StdDevReq+0x42>
 80082e6:	2b20      	cmp	r3, #32
 80082e8:	d153      	bne.n	8008392 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	32ae      	adds	r2, #174	@ 0xae
 80082f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082f8:	689b      	ldr	r3, [r3, #8]
 80082fa:	6839      	ldr	r1, [r7, #0]
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	4798      	blx	r3
 8008300:	4603      	mov	r3, r0
 8008302:	73fb      	strb	r3, [r7, #15]
      break;
 8008304:	e04a      	b.n	800839c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	785b      	ldrb	r3, [r3, #1]
 800830a:	2b09      	cmp	r3, #9
 800830c:	d83b      	bhi.n	8008386 <USBD_StdDevReq+0xc2>
 800830e:	a201      	add	r2, pc, #4	@ (adr r2, 8008314 <USBD_StdDevReq+0x50>)
 8008310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008314:	08008369 	.word	0x08008369
 8008318:	0800837d 	.word	0x0800837d
 800831c:	08008387 	.word	0x08008387
 8008320:	08008373 	.word	0x08008373
 8008324:	08008387 	.word	0x08008387
 8008328:	08008347 	.word	0x08008347
 800832c:	0800833d 	.word	0x0800833d
 8008330:	08008387 	.word	0x08008387
 8008334:	0800835f 	.word	0x0800835f
 8008338:	08008351 	.word	0x08008351
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800833c:	6839      	ldr	r1, [r7, #0]
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f000 fa3e 	bl	80087c0 <USBD_GetDescriptor>
          break;
 8008344:	e024      	b.n	8008390 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008346:	6839      	ldr	r1, [r7, #0]
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f000 fbcd 	bl	8008ae8 <USBD_SetAddress>
          break;
 800834e:	e01f      	b.n	8008390 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008350:	6839      	ldr	r1, [r7, #0]
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f000 fc0c 	bl	8008b70 <USBD_SetConfig>
 8008358:	4603      	mov	r3, r0
 800835a:	73fb      	strb	r3, [r7, #15]
          break;
 800835c:	e018      	b.n	8008390 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800835e:	6839      	ldr	r1, [r7, #0]
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	f000 fcaf 	bl	8008cc4 <USBD_GetConfig>
          break;
 8008366:	e013      	b.n	8008390 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008368:	6839      	ldr	r1, [r7, #0]
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 fce0 	bl	8008d30 <USBD_GetStatus>
          break;
 8008370:	e00e      	b.n	8008390 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008372:	6839      	ldr	r1, [r7, #0]
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f000 fd0f 	bl	8008d98 <USBD_SetFeature>
          break;
 800837a:	e009      	b.n	8008390 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800837c:	6839      	ldr	r1, [r7, #0]
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f000 fd33 	bl	8008dea <USBD_ClrFeature>
          break;
 8008384:	e004      	b.n	8008390 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008386:	6839      	ldr	r1, [r7, #0]
 8008388:	6878      	ldr	r0, [r7, #4]
 800838a:	f000 fd8a 	bl	8008ea2 <USBD_CtlError>
          break;
 800838e:	bf00      	nop
      }
      break;
 8008390:	e004      	b.n	800839c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008392:	6839      	ldr	r1, [r7, #0]
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f000 fd84 	bl	8008ea2 <USBD_CtlError>
      break;
 800839a:	bf00      	nop
  }

  return ret;
 800839c:	7bfb      	ldrb	r3, [r7, #15]
}
 800839e:	4618      	mov	r0, r3
 80083a0:	3710      	adds	r7, #16
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
 80083a6:	bf00      	nop

080083a8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b084      	sub	sp, #16
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
 80083b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80083b2:	2300      	movs	r3, #0
 80083b4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	781b      	ldrb	r3, [r3, #0]
 80083ba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80083be:	2b40      	cmp	r3, #64	@ 0x40
 80083c0:	d005      	beq.n	80083ce <USBD_StdItfReq+0x26>
 80083c2:	2b40      	cmp	r3, #64	@ 0x40
 80083c4:	d852      	bhi.n	800846c <USBD_StdItfReq+0xc4>
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d001      	beq.n	80083ce <USBD_StdItfReq+0x26>
 80083ca:	2b20      	cmp	r3, #32
 80083cc:	d14e      	bne.n	800846c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083d4:	b2db      	uxtb	r3, r3
 80083d6:	3b01      	subs	r3, #1
 80083d8:	2b02      	cmp	r3, #2
 80083da:	d840      	bhi.n	800845e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	889b      	ldrh	r3, [r3, #4]
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	2b01      	cmp	r3, #1
 80083e4:	d836      	bhi.n	8008454 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	889b      	ldrh	r3, [r3, #4]
 80083ea:	b2db      	uxtb	r3, r3
 80083ec:	4619      	mov	r1, r3
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f7ff feda 	bl	80081a8 <USBD_CoreFindIF>
 80083f4:	4603      	mov	r3, r0
 80083f6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80083f8:	7bbb      	ldrb	r3, [r7, #14]
 80083fa:	2bff      	cmp	r3, #255	@ 0xff
 80083fc:	d01d      	beq.n	800843a <USBD_StdItfReq+0x92>
 80083fe:	7bbb      	ldrb	r3, [r7, #14]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d11a      	bne.n	800843a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008404:	7bba      	ldrb	r2, [r7, #14]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	32ae      	adds	r2, #174	@ 0xae
 800840a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800840e:	689b      	ldr	r3, [r3, #8]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d00f      	beq.n	8008434 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008414:	7bba      	ldrb	r2, [r7, #14]
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800841c:	7bba      	ldrb	r2, [r7, #14]
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	32ae      	adds	r2, #174	@ 0xae
 8008422:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008426:	689b      	ldr	r3, [r3, #8]
 8008428:	6839      	ldr	r1, [r7, #0]
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	4798      	blx	r3
 800842e:	4603      	mov	r3, r0
 8008430:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008432:	e004      	b.n	800843e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008434:	2303      	movs	r3, #3
 8008436:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008438:	e001      	b.n	800843e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800843a:	2303      	movs	r3, #3
 800843c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	88db      	ldrh	r3, [r3, #6]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d110      	bne.n	8008468 <USBD_StdItfReq+0xc0>
 8008446:	7bfb      	ldrb	r3, [r7, #15]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d10d      	bne.n	8008468 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f000 fe06 	bl	800905e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008452:	e009      	b.n	8008468 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008454:	6839      	ldr	r1, [r7, #0]
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f000 fd23 	bl	8008ea2 <USBD_CtlError>
          break;
 800845c:	e004      	b.n	8008468 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800845e:	6839      	ldr	r1, [r7, #0]
 8008460:	6878      	ldr	r0, [r7, #4]
 8008462:	f000 fd1e 	bl	8008ea2 <USBD_CtlError>
          break;
 8008466:	e000      	b.n	800846a <USBD_StdItfReq+0xc2>
          break;
 8008468:	bf00      	nop
      }
      break;
 800846a:	e004      	b.n	8008476 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800846c:	6839      	ldr	r1, [r7, #0]
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 fd17 	bl	8008ea2 <USBD_CtlError>
      break;
 8008474:	bf00      	nop
  }

  return ret;
 8008476:	7bfb      	ldrb	r3, [r7, #15]
}
 8008478:	4618      	mov	r0, r3
 800847a:	3710      	adds	r7, #16
 800847c:	46bd      	mov	sp, r7
 800847e:	bd80      	pop	{r7, pc}

08008480 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b084      	sub	sp, #16
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
 8008488:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800848a:	2300      	movs	r3, #0
 800848c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	889b      	ldrh	r3, [r3, #4]
 8008492:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	781b      	ldrb	r3, [r3, #0]
 8008498:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800849c:	2b40      	cmp	r3, #64	@ 0x40
 800849e:	d007      	beq.n	80084b0 <USBD_StdEPReq+0x30>
 80084a0:	2b40      	cmp	r3, #64	@ 0x40
 80084a2:	f200 8181 	bhi.w	80087a8 <USBD_StdEPReq+0x328>
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d02a      	beq.n	8008500 <USBD_StdEPReq+0x80>
 80084aa:	2b20      	cmp	r3, #32
 80084ac:	f040 817c 	bne.w	80087a8 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80084b0:	7bbb      	ldrb	r3, [r7, #14]
 80084b2:	4619      	mov	r1, r3
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f7ff fe84 	bl	80081c2 <USBD_CoreFindEP>
 80084ba:	4603      	mov	r3, r0
 80084bc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80084be:	7b7b      	ldrb	r3, [r7, #13]
 80084c0:	2bff      	cmp	r3, #255	@ 0xff
 80084c2:	f000 8176 	beq.w	80087b2 <USBD_StdEPReq+0x332>
 80084c6:	7b7b      	ldrb	r3, [r7, #13]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	f040 8172 	bne.w	80087b2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 80084ce:	7b7a      	ldrb	r2, [r7, #13]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80084d6:	7b7a      	ldrb	r2, [r7, #13]
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	32ae      	adds	r2, #174	@ 0xae
 80084dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084e0:	689b      	ldr	r3, [r3, #8]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	f000 8165 	beq.w	80087b2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80084e8:	7b7a      	ldrb	r2, [r7, #13]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	32ae      	adds	r2, #174	@ 0xae
 80084ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084f2:	689b      	ldr	r3, [r3, #8]
 80084f4:	6839      	ldr	r1, [r7, #0]
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	4798      	blx	r3
 80084fa:	4603      	mov	r3, r0
 80084fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80084fe:	e158      	b.n	80087b2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	785b      	ldrb	r3, [r3, #1]
 8008504:	2b03      	cmp	r3, #3
 8008506:	d008      	beq.n	800851a <USBD_StdEPReq+0x9a>
 8008508:	2b03      	cmp	r3, #3
 800850a:	f300 8147 	bgt.w	800879c <USBD_StdEPReq+0x31c>
 800850e:	2b00      	cmp	r3, #0
 8008510:	f000 809b 	beq.w	800864a <USBD_StdEPReq+0x1ca>
 8008514:	2b01      	cmp	r3, #1
 8008516:	d03c      	beq.n	8008592 <USBD_StdEPReq+0x112>
 8008518:	e140      	b.n	800879c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008520:	b2db      	uxtb	r3, r3
 8008522:	2b02      	cmp	r3, #2
 8008524:	d002      	beq.n	800852c <USBD_StdEPReq+0xac>
 8008526:	2b03      	cmp	r3, #3
 8008528:	d016      	beq.n	8008558 <USBD_StdEPReq+0xd8>
 800852a:	e02c      	b.n	8008586 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800852c:	7bbb      	ldrb	r3, [r7, #14]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d00d      	beq.n	800854e <USBD_StdEPReq+0xce>
 8008532:	7bbb      	ldrb	r3, [r7, #14]
 8008534:	2b80      	cmp	r3, #128	@ 0x80
 8008536:	d00a      	beq.n	800854e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008538:	7bbb      	ldrb	r3, [r7, #14]
 800853a:	4619      	mov	r1, r3
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f001 fa17 	bl	8009970 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008542:	2180      	movs	r1, #128	@ 0x80
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f001 fa13 	bl	8009970 <USBD_LL_StallEP>
 800854a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800854c:	e020      	b.n	8008590 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800854e:	6839      	ldr	r1, [r7, #0]
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f000 fca6 	bl	8008ea2 <USBD_CtlError>
              break;
 8008556:	e01b      	b.n	8008590 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	885b      	ldrh	r3, [r3, #2]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d10e      	bne.n	800857e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008560:	7bbb      	ldrb	r3, [r7, #14]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d00b      	beq.n	800857e <USBD_StdEPReq+0xfe>
 8008566:	7bbb      	ldrb	r3, [r7, #14]
 8008568:	2b80      	cmp	r3, #128	@ 0x80
 800856a:	d008      	beq.n	800857e <USBD_StdEPReq+0xfe>
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	88db      	ldrh	r3, [r3, #6]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d104      	bne.n	800857e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008574:	7bbb      	ldrb	r3, [r7, #14]
 8008576:	4619      	mov	r1, r3
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f001 f9f9 	bl	8009970 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 fd6d 	bl	800905e <USBD_CtlSendStatus>

              break;
 8008584:	e004      	b.n	8008590 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008586:	6839      	ldr	r1, [r7, #0]
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f000 fc8a 	bl	8008ea2 <USBD_CtlError>
              break;
 800858e:	bf00      	nop
          }
          break;
 8008590:	e109      	b.n	80087a6 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008598:	b2db      	uxtb	r3, r3
 800859a:	2b02      	cmp	r3, #2
 800859c:	d002      	beq.n	80085a4 <USBD_StdEPReq+0x124>
 800859e:	2b03      	cmp	r3, #3
 80085a0:	d016      	beq.n	80085d0 <USBD_StdEPReq+0x150>
 80085a2:	e04b      	b.n	800863c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80085a4:	7bbb      	ldrb	r3, [r7, #14]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d00d      	beq.n	80085c6 <USBD_StdEPReq+0x146>
 80085aa:	7bbb      	ldrb	r3, [r7, #14]
 80085ac:	2b80      	cmp	r3, #128	@ 0x80
 80085ae:	d00a      	beq.n	80085c6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80085b0:	7bbb      	ldrb	r3, [r7, #14]
 80085b2:	4619      	mov	r1, r3
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f001 f9db 	bl	8009970 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80085ba:	2180      	movs	r1, #128	@ 0x80
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f001 f9d7 	bl	8009970 <USBD_LL_StallEP>
 80085c2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80085c4:	e040      	b.n	8008648 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80085c6:	6839      	ldr	r1, [r7, #0]
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f000 fc6a 	bl	8008ea2 <USBD_CtlError>
              break;
 80085ce:	e03b      	b.n	8008648 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	885b      	ldrh	r3, [r3, #2]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d136      	bne.n	8008646 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80085d8:	7bbb      	ldrb	r3, [r7, #14]
 80085da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d004      	beq.n	80085ec <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80085e2:	7bbb      	ldrb	r3, [r7, #14]
 80085e4:	4619      	mov	r1, r3
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f001 f9e1 	bl	80099ae <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	f000 fd36 	bl	800905e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80085f2:	7bbb      	ldrb	r3, [r7, #14]
 80085f4:	4619      	mov	r1, r3
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	f7ff fde3 	bl	80081c2 <USBD_CoreFindEP>
 80085fc:	4603      	mov	r3, r0
 80085fe:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008600:	7b7b      	ldrb	r3, [r7, #13]
 8008602:	2bff      	cmp	r3, #255	@ 0xff
 8008604:	d01f      	beq.n	8008646 <USBD_StdEPReq+0x1c6>
 8008606:	7b7b      	ldrb	r3, [r7, #13]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d11c      	bne.n	8008646 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800860c:	7b7a      	ldrb	r2, [r7, #13]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008614:	7b7a      	ldrb	r2, [r7, #13]
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	32ae      	adds	r2, #174	@ 0xae
 800861a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800861e:	689b      	ldr	r3, [r3, #8]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d010      	beq.n	8008646 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008624:	7b7a      	ldrb	r2, [r7, #13]
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	32ae      	adds	r2, #174	@ 0xae
 800862a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	6839      	ldr	r1, [r7, #0]
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	4798      	blx	r3
 8008636:	4603      	mov	r3, r0
 8008638:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800863a:	e004      	b.n	8008646 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800863c:	6839      	ldr	r1, [r7, #0]
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f000 fc2f 	bl	8008ea2 <USBD_CtlError>
              break;
 8008644:	e000      	b.n	8008648 <USBD_StdEPReq+0x1c8>
              break;
 8008646:	bf00      	nop
          }
          break;
 8008648:	e0ad      	b.n	80087a6 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008650:	b2db      	uxtb	r3, r3
 8008652:	2b02      	cmp	r3, #2
 8008654:	d002      	beq.n	800865c <USBD_StdEPReq+0x1dc>
 8008656:	2b03      	cmp	r3, #3
 8008658:	d033      	beq.n	80086c2 <USBD_StdEPReq+0x242>
 800865a:	e099      	b.n	8008790 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800865c:	7bbb      	ldrb	r3, [r7, #14]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d007      	beq.n	8008672 <USBD_StdEPReq+0x1f2>
 8008662:	7bbb      	ldrb	r3, [r7, #14]
 8008664:	2b80      	cmp	r3, #128	@ 0x80
 8008666:	d004      	beq.n	8008672 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008668:	6839      	ldr	r1, [r7, #0]
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f000 fc19 	bl	8008ea2 <USBD_CtlError>
                break;
 8008670:	e093      	b.n	800879a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008672:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008676:	2b00      	cmp	r3, #0
 8008678:	da0b      	bge.n	8008692 <USBD_StdEPReq+0x212>
 800867a:	7bbb      	ldrb	r3, [r7, #14]
 800867c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008680:	4613      	mov	r3, r2
 8008682:	009b      	lsls	r3, r3, #2
 8008684:	4413      	add	r3, r2
 8008686:	009b      	lsls	r3, r3, #2
 8008688:	3310      	adds	r3, #16
 800868a:	687a      	ldr	r2, [r7, #4]
 800868c:	4413      	add	r3, r2
 800868e:	3304      	adds	r3, #4
 8008690:	e00b      	b.n	80086aa <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008692:	7bbb      	ldrb	r3, [r7, #14]
 8008694:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008698:	4613      	mov	r3, r2
 800869a:	009b      	lsls	r3, r3, #2
 800869c:	4413      	add	r3, r2
 800869e:	009b      	lsls	r3, r3, #2
 80086a0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80086a4:	687a      	ldr	r2, [r7, #4]
 80086a6:	4413      	add	r3, r2
 80086a8:	3304      	adds	r3, #4
 80086aa:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	2200      	movs	r2, #0
 80086b0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	330e      	adds	r3, #14
 80086b6:	2202      	movs	r2, #2
 80086b8:	4619      	mov	r1, r3
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f000 fc6e 	bl	8008f9c <USBD_CtlSendData>
              break;
 80086c0:	e06b      	b.n	800879a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80086c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	da11      	bge.n	80086ee <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80086ca:	7bbb      	ldrb	r3, [r7, #14]
 80086cc:	f003 020f 	and.w	r2, r3, #15
 80086d0:	6879      	ldr	r1, [r7, #4]
 80086d2:	4613      	mov	r3, r2
 80086d4:	009b      	lsls	r3, r3, #2
 80086d6:	4413      	add	r3, r2
 80086d8:	009b      	lsls	r3, r3, #2
 80086da:	440b      	add	r3, r1
 80086dc:	3323      	adds	r3, #35	@ 0x23
 80086de:	781b      	ldrb	r3, [r3, #0]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d117      	bne.n	8008714 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80086e4:	6839      	ldr	r1, [r7, #0]
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	f000 fbdb 	bl	8008ea2 <USBD_CtlError>
                  break;
 80086ec:	e055      	b.n	800879a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80086ee:	7bbb      	ldrb	r3, [r7, #14]
 80086f0:	f003 020f 	and.w	r2, r3, #15
 80086f4:	6879      	ldr	r1, [r7, #4]
 80086f6:	4613      	mov	r3, r2
 80086f8:	009b      	lsls	r3, r3, #2
 80086fa:	4413      	add	r3, r2
 80086fc:	009b      	lsls	r3, r3, #2
 80086fe:	440b      	add	r3, r1
 8008700:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008704:	781b      	ldrb	r3, [r3, #0]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d104      	bne.n	8008714 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800870a:	6839      	ldr	r1, [r7, #0]
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	f000 fbc8 	bl	8008ea2 <USBD_CtlError>
                  break;
 8008712:	e042      	b.n	800879a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008714:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008718:	2b00      	cmp	r3, #0
 800871a:	da0b      	bge.n	8008734 <USBD_StdEPReq+0x2b4>
 800871c:	7bbb      	ldrb	r3, [r7, #14]
 800871e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008722:	4613      	mov	r3, r2
 8008724:	009b      	lsls	r3, r3, #2
 8008726:	4413      	add	r3, r2
 8008728:	009b      	lsls	r3, r3, #2
 800872a:	3310      	adds	r3, #16
 800872c:	687a      	ldr	r2, [r7, #4]
 800872e:	4413      	add	r3, r2
 8008730:	3304      	adds	r3, #4
 8008732:	e00b      	b.n	800874c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008734:	7bbb      	ldrb	r3, [r7, #14]
 8008736:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800873a:	4613      	mov	r3, r2
 800873c:	009b      	lsls	r3, r3, #2
 800873e:	4413      	add	r3, r2
 8008740:	009b      	lsls	r3, r3, #2
 8008742:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008746:	687a      	ldr	r2, [r7, #4]
 8008748:	4413      	add	r3, r2
 800874a:	3304      	adds	r3, #4
 800874c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800874e:	7bbb      	ldrb	r3, [r7, #14]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d002      	beq.n	800875a <USBD_StdEPReq+0x2da>
 8008754:	7bbb      	ldrb	r3, [r7, #14]
 8008756:	2b80      	cmp	r3, #128	@ 0x80
 8008758:	d103      	bne.n	8008762 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	2200      	movs	r2, #0
 800875e:	739a      	strb	r2, [r3, #14]
 8008760:	e00e      	b.n	8008780 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008762:	7bbb      	ldrb	r3, [r7, #14]
 8008764:	4619      	mov	r1, r3
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f001 f940 	bl	80099ec <USBD_LL_IsStallEP>
 800876c:	4603      	mov	r3, r0
 800876e:	2b00      	cmp	r3, #0
 8008770:	d003      	beq.n	800877a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	2201      	movs	r2, #1
 8008776:	739a      	strb	r2, [r3, #14]
 8008778:	e002      	b.n	8008780 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	2200      	movs	r2, #0
 800877e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	330e      	adds	r3, #14
 8008784:	2202      	movs	r2, #2
 8008786:	4619      	mov	r1, r3
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	f000 fc07 	bl	8008f9c <USBD_CtlSendData>
              break;
 800878e:	e004      	b.n	800879a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008790:	6839      	ldr	r1, [r7, #0]
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f000 fb85 	bl	8008ea2 <USBD_CtlError>
              break;
 8008798:	bf00      	nop
          }
          break;
 800879a:	e004      	b.n	80087a6 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800879c:	6839      	ldr	r1, [r7, #0]
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f000 fb7f 	bl	8008ea2 <USBD_CtlError>
          break;
 80087a4:	bf00      	nop
      }
      break;
 80087a6:	e005      	b.n	80087b4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80087a8:	6839      	ldr	r1, [r7, #0]
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f000 fb79 	bl	8008ea2 <USBD_CtlError>
      break;
 80087b0:	e000      	b.n	80087b4 <USBD_StdEPReq+0x334>
      break;
 80087b2:	bf00      	nop
  }

  return ret;
 80087b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3710      	adds	r7, #16
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}
	...

080087c0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b084      	sub	sp, #16
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
 80087c8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80087ca:	2300      	movs	r3, #0
 80087cc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80087ce:	2300      	movs	r3, #0
 80087d0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80087d2:	2300      	movs	r3, #0
 80087d4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	885b      	ldrh	r3, [r3, #2]
 80087da:	0a1b      	lsrs	r3, r3, #8
 80087dc:	b29b      	uxth	r3, r3
 80087de:	3b01      	subs	r3, #1
 80087e0:	2b0e      	cmp	r3, #14
 80087e2:	f200 8152 	bhi.w	8008a8a <USBD_GetDescriptor+0x2ca>
 80087e6:	a201      	add	r2, pc, #4	@ (adr r2, 80087ec <USBD_GetDescriptor+0x2c>)
 80087e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087ec:	0800885d 	.word	0x0800885d
 80087f0:	08008875 	.word	0x08008875
 80087f4:	080088b5 	.word	0x080088b5
 80087f8:	08008a8b 	.word	0x08008a8b
 80087fc:	08008a8b 	.word	0x08008a8b
 8008800:	08008a2b 	.word	0x08008a2b
 8008804:	08008a57 	.word	0x08008a57
 8008808:	08008a8b 	.word	0x08008a8b
 800880c:	08008a8b 	.word	0x08008a8b
 8008810:	08008a8b 	.word	0x08008a8b
 8008814:	08008a8b 	.word	0x08008a8b
 8008818:	08008a8b 	.word	0x08008a8b
 800881c:	08008a8b 	.word	0x08008a8b
 8008820:	08008a8b 	.word	0x08008a8b
 8008824:	08008829 	.word	0x08008829
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800882e:	69db      	ldr	r3, [r3, #28]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d00b      	beq.n	800884c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800883a:	69db      	ldr	r3, [r3, #28]
 800883c:	687a      	ldr	r2, [r7, #4]
 800883e:	7c12      	ldrb	r2, [r2, #16]
 8008840:	f107 0108 	add.w	r1, r7, #8
 8008844:	4610      	mov	r0, r2
 8008846:	4798      	blx	r3
 8008848:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800884a:	e126      	b.n	8008a9a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800884c:	6839      	ldr	r1, [r7, #0]
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f000 fb27 	bl	8008ea2 <USBD_CtlError>
        err++;
 8008854:	7afb      	ldrb	r3, [r7, #11]
 8008856:	3301      	adds	r3, #1
 8008858:	72fb      	strb	r3, [r7, #11]
      break;
 800885a:	e11e      	b.n	8008a9a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	687a      	ldr	r2, [r7, #4]
 8008866:	7c12      	ldrb	r2, [r2, #16]
 8008868:	f107 0108 	add.w	r1, r7, #8
 800886c:	4610      	mov	r0, r2
 800886e:	4798      	blx	r3
 8008870:	60f8      	str	r0, [r7, #12]
      break;
 8008872:	e112      	b.n	8008a9a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	7c1b      	ldrb	r3, [r3, #16]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d10d      	bne.n	8008898 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008884:	f107 0208 	add.w	r2, r7, #8
 8008888:	4610      	mov	r0, r2
 800888a:	4798      	blx	r3
 800888c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	3301      	adds	r3, #1
 8008892:	2202      	movs	r2, #2
 8008894:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008896:	e100      	b.n	8008a9a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800889e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088a0:	f107 0208 	add.w	r2, r7, #8
 80088a4:	4610      	mov	r0, r2
 80088a6:	4798      	blx	r3
 80088a8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	3301      	adds	r3, #1
 80088ae:	2202      	movs	r2, #2
 80088b0:	701a      	strb	r2, [r3, #0]
      break;
 80088b2:	e0f2      	b.n	8008a9a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	885b      	ldrh	r3, [r3, #2]
 80088b8:	b2db      	uxtb	r3, r3
 80088ba:	2b05      	cmp	r3, #5
 80088bc:	f200 80ac 	bhi.w	8008a18 <USBD_GetDescriptor+0x258>
 80088c0:	a201      	add	r2, pc, #4	@ (adr r2, 80088c8 <USBD_GetDescriptor+0x108>)
 80088c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088c6:	bf00      	nop
 80088c8:	080088e1 	.word	0x080088e1
 80088cc:	08008915 	.word	0x08008915
 80088d0:	08008949 	.word	0x08008949
 80088d4:	0800897d 	.word	0x0800897d
 80088d8:	080089b1 	.word	0x080089b1
 80088dc:	080089e5 	.word	0x080089e5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80088e6:	685b      	ldr	r3, [r3, #4]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d00b      	beq.n	8008904 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80088f2:	685b      	ldr	r3, [r3, #4]
 80088f4:	687a      	ldr	r2, [r7, #4]
 80088f6:	7c12      	ldrb	r2, [r2, #16]
 80088f8:	f107 0108 	add.w	r1, r7, #8
 80088fc:	4610      	mov	r0, r2
 80088fe:	4798      	blx	r3
 8008900:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008902:	e091      	b.n	8008a28 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008904:	6839      	ldr	r1, [r7, #0]
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f000 facb 	bl	8008ea2 <USBD_CtlError>
            err++;
 800890c:	7afb      	ldrb	r3, [r7, #11]
 800890e:	3301      	adds	r3, #1
 8008910:	72fb      	strb	r3, [r7, #11]
          break;
 8008912:	e089      	b.n	8008a28 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800891a:	689b      	ldr	r3, [r3, #8]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d00b      	beq.n	8008938 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008926:	689b      	ldr	r3, [r3, #8]
 8008928:	687a      	ldr	r2, [r7, #4]
 800892a:	7c12      	ldrb	r2, [r2, #16]
 800892c:	f107 0108 	add.w	r1, r7, #8
 8008930:	4610      	mov	r0, r2
 8008932:	4798      	blx	r3
 8008934:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008936:	e077      	b.n	8008a28 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008938:	6839      	ldr	r1, [r7, #0]
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f000 fab1 	bl	8008ea2 <USBD_CtlError>
            err++;
 8008940:	7afb      	ldrb	r3, [r7, #11]
 8008942:	3301      	adds	r3, #1
 8008944:	72fb      	strb	r3, [r7, #11]
          break;
 8008946:	e06f      	b.n	8008a28 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800894e:	68db      	ldr	r3, [r3, #12]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d00b      	beq.n	800896c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800895a:	68db      	ldr	r3, [r3, #12]
 800895c:	687a      	ldr	r2, [r7, #4]
 800895e:	7c12      	ldrb	r2, [r2, #16]
 8008960:	f107 0108 	add.w	r1, r7, #8
 8008964:	4610      	mov	r0, r2
 8008966:	4798      	blx	r3
 8008968:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800896a:	e05d      	b.n	8008a28 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800896c:	6839      	ldr	r1, [r7, #0]
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f000 fa97 	bl	8008ea2 <USBD_CtlError>
            err++;
 8008974:	7afb      	ldrb	r3, [r7, #11]
 8008976:	3301      	adds	r3, #1
 8008978:	72fb      	strb	r3, [r7, #11]
          break;
 800897a:	e055      	b.n	8008a28 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008982:	691b      	ldr	r3, [r3, #16]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d00b      	beq.n	80089a0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800898e:	691b      	ldr	r3, [r3, #16]
 8008990:	687a      	ldr	r2, [r7, #4]
 8008992:	7c12      	ldrb	r2, [r2, #16]
 8008994:	f107 0108 	add.w	r1, r7, #8
 8008998:	4610      	mov	r0, r2
 800899a:	4798      	blx	r3
 800899c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800899e:	e043      	b.n	8008a28 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80089a0:	6839      	ldr	r1, [r7, #0]
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f000 fa7d 	bl	8008ea2 <USBD_CtlError>
            err++;
 80089a8:	7afb      	ldrb	r3, [r7, #11]
 80089aa:	3301      	adds	r3, #1
 80089ac:	72fb      	strb	r3, [r7, #11]
          break;
 80089ae:	e03b      	b.n	8008a28 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089b6:	695b      	ldr	r3, [r3, #20]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d00b      	beq.n	80089d4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089c2:	695b      	ldr	r3, [r3, #20]
 80089c4:	687a      	ldr	r2, [r7, #4]
 80089c6:	7c12      	ldrb	r2, [r2, #16]
 80089c8:	f107 0108 	add.w	r1, r7, #8
 80089cc:	4610      	mov	r0, r2
 80089ce:	4798      	blx	r3
 80089d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089d2:	e029      	b.n	8008a28 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80089d4:	6839      	ldr	r1, [r7, #0]
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f000 fa63 	bl	8008ea2 <USBD_CtlError>
            err++;
 80089dc:	7afb      	ldrb	r3, [r7, #11]
 80089de:	3301      	adds	r3, #1
 80089e0:	72fb      	strb	r3, [r7, #11]
          break;
 80089e2:	e021      	b.n	8008a28 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089ea:	699b      	ldr	r3, [r3, #24]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d00b      	beq.n	8008a08 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089f6:	699b      	ldr	r3, [r3, #24]
 80089f8:	687a      	ldr	r2, [r7, #4]
 80089fa:	7c12      	ldrb	r2, [r2, #16]
 80089fc:	f107 0108 	add.w	r1, r7, #8
 8008a00:	4610      	mov	r0, r2
 8008a02:	4798      	blx	r3
 8008a04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a06:	e00f      	b.n	8008a28 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008a08:	6839      	ldr	r1, [r7, #0]
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	f000 fa49 	bl	8008ea2 <USBD_CtlError>
            err++;
 8008a10:	7afb      	ldrb	r3, [r7, #11]
 8008a12:	3301      	adds	r3, #1
 8008a14:	72fb      	strb	r3, [r7, #11]
          break;
 8008a16:	e007      	b.n	8008a28 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008a18:	6839      	ldr	r1, [r7, #0]
 8008a1a:	6878      	ldr	r0, [r7, #4]
 8008a1c:	f000 fa41 	bl	8008ea2 <USBD_CtlError>
          err++;
 8008a20:	7afb      	ldrb	r3, [r7, #11]
 8008a22:	3301      	adds	r3, #1
 8008a24:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008a26:	bf00      	nop
      }
      break;
 8008a28:	e037      	b.n	8008a9a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	7c1b      	ldrb	r3, [r3, #16]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d109      	bne.n	8008a46 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a3a:	f107 0208 	add.w	r2, r7, #8
 8008a3e:	4610      	mov	r0, r2
 8008a40:	4798      	blx	r3
 8008a42:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008a44:	e029      	b.n	8008a9a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008a46:	6839      	ldr	r1, [r7, #0]
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	f000 fa2a 	bl	8008ea2 <USBD_CtlError>
        err++;
 8008a4e:	7afb      	ldrb	r3, [r7, #11]
 8008a50:	3301      	adds	r3, #1
 8008a52:	72fb      	strb	r3, [r7, #11]
      break;
 8008a54:	e021      	b.n	8008a9a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	7c1b      	ldrb	r3, [r3, #16]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d10d      	bne.n	8008a7a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a66:	f107 0208 	add.w	r2, r7, #8
 8008a6a:	4610      	mov	r0, r2
 8008a6c:	4798      	blx	r3
 8008a6e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	3301      	adds	r3, #1
 8008a74:	2207      	movs	r2, #7
 8008a76:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008a78:	e00f      	b.n	8008a9a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008a7a:	6839      	ldr	r1, [r7, #0]
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f000 fa10 	bl	8008ea2 <USBD_CtlError>
        err++;
 8008a82:	7afb      	ldrb	r3, [r7, #11]
 8008a84:	3301      	adds	r3, #1
 8008a86:	72fb      	strb	r3, [r7, #11]
      break;
 8008a88:	e007      	b.n	8008a9a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8008a8a:	6839      	ldr	r1, [r7, #0]
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f000 fa08 	bl	8008ea2 <USBD_CtlError>
      err++;
 8008a92:	7afb      	ldrb	r3, [r7, #11]
 8008a94:	3301      	adds	r3, #1
 8008a96:	72fb      	strb	r3, [r7, #11]
      break;
 8008a98:	bf00      	nop
  }

  if (err != 0U)
 8008a9a:	7afb      	ldrb	r3, [r7, #11]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d11e      	bne.n	8008ade <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	88db      	ldrh	r3, [r3, #6]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d016      	beq.n	8008ad6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8008aa8:	893b      	ldrh	r3, [r7, #8]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d00e      	beq.n	8008acc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	88da      	ldrh	r2, [r3, #6]
 8008ab2:	893b      	ldrh	r3, [r7, #8]
 8008ab4:	4293      	cmp	r3, r2
 8008ab6:	bf28      	it	cs
 8008ab8:	4613      	movcs	r3, r2
 8008aba:	b29b      	uxth	r3, r3
 8008abc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008abe:	893b      	ldrh	r3, [r7, #8]
 8008ac0:	461a      	mov	r2, r3
 8008ac2:	68f9      	ldr	r1, [r7, #12]
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	f000 fa69 	bl	8008f9c <USBD_CtlSendData>
 8008aca:	e009      	b.n	8008ae0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008acc:	6839      	ldr	r1, [r7, #0]
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f000 f9e7 	bl	8008ea2 <USBD_CtlError>
 8008ad4:	e004      	b.n	8008ae0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f000 fac1 	bl	800905e <USBD_CtlSendStatus>
 8008adc:	e000      	b.n	8008ae0 <USBD_GetDescriptor+0x320>
    return;
 8008ade:	bf00      	nop
  }
}
 8008ae0:	3710      	adds	r7, #16
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}
 8008ae6:	bf00      	nop

08008ae8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b084      	sub	sp, #16
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
 8008af0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	889b      	ldrh	r3, [r3, #4]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d131      	bne.n	8008b5e <USBD_SetAddress+0x76>
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	88db      	ldrh	r3, [r3, #6]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d12d      	bne.n	8008b5e <USBD_SetAddress+0x76>
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	885b      	ldrh	r3, [r3, #2]
 8008b06:	2b7f      	cmp	r3, #127	@ 0x7f
 8008b08:	d829      	bhi.n	8008b5e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	885b      	ldrh	r3, [r3, #2]
 8008b0e:	b2db      	uxtb	r3, r3
 8008b10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b14:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b1c:	b2db      	uxtb	r3, r3
 8008b1e:	2b03      	cmp	r3, #3
 8008b20:	d104      	bne.n	8008b2c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008b22:	6839      	ldr	r1, [r7, #0]
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f000 f9bc 	bl	8008ea2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b2a:	e01d      	b.n	8008b68 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	7bfa      	ldrb	r2, [r7, #15]
 8008b30:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008b34:	7bfb      	ldrb	r3, [r7, #15]
 8008b36:	4619      	mov	r1, r3
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f000 ff83 	bl	8009a44 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	f000 fa8d 	bl	800905e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008b44:	7bfb      	ldrb	r3, [r7, #15]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d004      	beq.n	8008b54 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2202      	movs	r2, #2
 8008b4e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b52:	e009      	b.n	8008b68 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2201      	movs	r2, #1
 8008b58:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b5c:	e004      	b.n	8008b68 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008b5e:	6839      	ldr	r1, [r7, #0]
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f000 f99e 	bl	8008ea2 <USBD_CtlError>
  }
}
 8008b66:	bf00      	nop
 8008b68:	bf00      	nop
 8008b6a:	3710      	adds	r7, #16
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bd80      	pop	{r7, pc}

08008b70 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b084      	sub	sp, #16
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
 8008b78:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	885b      	ldrh	r3, [r3, #2]
 8008b82:	b2da      	uxtb	r2, r3
 8008b84:	4b4e      	ldr	r3, [pc, #312]	@ (8008cc0 <USBD_SetConfig+0x150>)
 8008b86:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008b88:	4b4d      	ldr	r3, [pc, #308]	@ (8008cc0 <USBD_SetConfig+0x150>)
 8008b8a:	781b      	ldrb	r3, [r3, #0]
 8008b8c:	2b01      	cmp	r3, #1
 8008b8e:	d905      	bls.n	8008b9c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008b90:	6839      	ldr	r1, [r7, #0]
 8008b92:	6878      	ldr	r0, [r7, #4]
 8008b94:	f000 f985 	bl	8008ea2 <USBD_CtlError>
    return USBD_FAIL;
 8008b98:	2303      	movs	r3, #3
 8008b9a:	e08c      	b.n	8008cb6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ba2:	b2db      	uxtb	r3, r3
 8008ba4:	2b02      	cmp	r3, #2
 8008ba6:	d002      	beq.n	8008bae <USBD_SetConfig+0x3e>
 8008ba8:	2b03      	cmp	r3, #3
 8008baa:	d029      	beq.n	8008c00 <USBD_SetConfig+0x90>
 8008bac:	e075      	b.n	8008c9a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008bae:	4b44      	ldr	r3, [pc, #272]	@ (8008cc0 <USBD_SetConfig+0x150>)
 8008bb0:	781b      	ldrb	r3, [r3, #0]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d020      	beq.n	8008bf8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008bb6:	4b42      	ldr	r3, [pc, #264]	@ (8008cc0 <USBD_SetConfig+0x150>)
 8008bb8:	781b      	ldrb	r3, [r3, #0]
 8008bba:	461a      	mov	r2, r3
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008bc0:	4b3f      	ldr	r3, [pc, #252]	@ (8008cc0 <USBD_SetConfig+0x150>)
 8008bc2:	781b      	ldrb	r3, [r3, #0]
 8008bc4:	4619      	mov	r1, r3
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f7fe ffa3 	bl	8007b12 <USBD_SetClassConfig>
 8008bcc:	4603      	mov	r3, r0
 8008bce:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008bd0:	7bfb      	ldrb	r3, [r7, #15]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d008      	beq.n	8008be8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008bd6:	6839      	ldr	r1, [r7, #0]
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f000 f962 	bl	8008ea2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2202      	movs	r2, #2
 8008be2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008be6:	e065      	b.n	8008cb4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 fa38 	bl	800905e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2203      	movs	r2, #3
 8008bf2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008bf6:	e05d      	b.n	8008cb4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008bf8:	6878      	ldr	r0, [r7, #4]
 8008bfa:	f000 fa30 	bl	800905e <USBD_CtlSendStatus>
      break;
 8008bfe:	e059      	b.n	8008cb4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008c00:	4b2f      	ldr	r3, [pc, #188]	@ (8008cc0 <USBD_SetConfig+0x150>)
 8008c02:	781b      	ldrb	r3, [r3, #0]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d112      	bne.n	8008c2e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2202      	movs	r2, #2
 8008c0c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008c10:	4b2b      	ldr	r3, [pc, #172]	@ (8008cc0 <USBD_SetConfig+0x150>)
 8008c12:	781b      	ldrb	r3, [r3, #0]
 8008c14:	461a      	mov	r2, r3
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008c1a:	4b29      	ldr	r3, [pc, #164]	@ (8008cc0 <USBD_SetConfig+0x150>)
 8008c1c:	781b      	ldrb	r3, [r3, #0]
 8008c1e:	4619      	mov	r1, r3
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f7fe ff92 	bl	8007b4a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f000 fa19 	bl	800905e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008c2c:	e042      	b.n	8008cb4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008c2e:	4b24      	ldr	r3, [pc, #144]	@ (8008cc0 <USBD_SetConfig+0x150>)
 8008c30:	781b      	ldrb	r3, [r3, #0]
 8008c32:	461a      	mov	r2, r3
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	685b      	ldr	r3, [r3, #4]
 8008c38:	429a      	cmp	r2, r3
 8008c3a:	d02a      	beq.n	8008c92 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	685b      	ldr	r3, [r3, #4]
 8008c40:	b2db      	uxtb	r3, r3
 8008c42:	4619      	mov	r1, r3
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f7fe ff80 	bl	8007b4a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008c4a:	4b1d      	ldr	r3, [pc, #116]	@ (8008cc0 <USBD_SetConfig+0x150>)
 8008c4c:	781b      	ldrb	r3, [r3, #0]
 8008c4e:	461a      	mov	r2, r3
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008c54:	4b1a      	ldr	r3, [pc, #104]	@ (8008cc0 <USBD_SetConfig+0x150>)
 8008c56:	781b      	ldrb	r3, [r3, #0]
 8008c58:	4619      	mov	r1, r3
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f7fe ff59 	bl	8007b12 <USBD_SetClassConfig>
 8008c60:	4603      	mov	r3, r0
 8008c62:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008c64:	7bfb      	ldrb	r3, [r7, #15]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d00f      	beq.n	8008c8a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008c6a:	6839      	ldr	r1, [r7, #0]
 8008c6c:	6878      	ldr	r0, [r7, #4]
 8008c6e:	f000 f918 	bl	8008ea2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	685b      	ldr	r3, [r3, #4]
 8008c76:	b2db      	uxtb	r3, r3
 8008c78:	4619      	mov	r1, r3
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f7fe ff65 	bl	8007b4a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2202      	movs	r2, #2
 8008c84:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008c88:	e014      	b.n	8008cb4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f000 f9e7 	bl	800905e <USBD_CtlSendStatus>
      break;
 8008c90:	e010      	b.n	8008cb4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f000 f9e3 	bl	800905e <USBD_CtlSendStatus>
      break;
 8008c98:	e00c      	b.n	8008cb4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008c9a:	6839      	ldr	r1, [r7, #0]
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f000 f900 	bl	8008ea2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008ca2:	4b07      	ldr	r3, [pc, #28]	@ (8008cc0 <USBD_SetConfig+0x150>)
 8008ca4:	781b      	ldrb	r3, [r3, #0]
 8008ca6:	4619      	mov	r1, r3
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f7fe ff4e 	bl	8007b4a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008cae:	2303      	movs	r3, #3
 8008cb0:	73fb      	strb	r3, [r7, #15]
      break;
 8008cb2:	bf00      	nop
  }

  return ret;
 8008cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	3710      	adds	r7, #16
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}
 8008cbe:	bf00      	nop
 8008cc0:	2000032c 	.word	0x2000032c

08008cc4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b082      	sub	sp, #8
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
 8008ccc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	88db      	ldrh	r3, [r3, #6]
 8008cd2:	2b01      	cmp	r3, #1
 8008cd4:	d004      	beq.n	8008ce0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008cd6:	6839      	ldr	r1, [r7, #0]
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	f000 f8e2 	bl	8008ea2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008cde:	e023      	b.n	8008d28 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ce6:	b2db      	uxtb	r3, r3
 8008ce8:	2b02      	cmp	r3, #2
 8008cea:	dc02      	bgt.n	8008cf2 <USBD_GetConfig+0x2e>
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	dc03      	bgt.n	8008cf8 <USBD_GetConfig+0x34>
 8008cf0:	e015      	b.n	8008d1e <USBD_GetConfig+0x5a>
 8008cf2:	2b03      	cmp	r3, #3
 8008cf4:	d00b      	beq.n	8008d0e <USBD_GetConfig+0x4a>
 8008cf6:	e012      	b.n	8008d1e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	3308      	adds	r3, #8
 8008d02:	2201      	movs	r2, #1
 8008d04:	4619      	mov	r1, r3
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f000 f948 	bl	8008f9c <USBD_CtlSendData>
        break;
 8008d0c:	e00c      	b.n	8008d28 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	3304      	adds	r3, #4
 8008d12:	2201      	movs	r2, #1
 8008d14:	4619      	mov	r1, r3
 8008d16:	6878      	ldr	r0, [r7, #4]
 8008d18:	f000 f940 	bl	8008f9c <USBD_CtlSendData>
        break;
 8008d1c:	e004      	b.n	8008d28 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008d1e:	6839      	ldr	r1, [r7, #0]
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f000 f8be 	bl	8008ea2 <USBD_CtlError>
        break;
 8008d26:	bf00      	nop
}
 8008d28:	bf00      	nop
 8008d2a:	3708      	adds	r7, #8
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	bd80      	pop	{r7, pc}

08008d30 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b082      	sub	sp, #8
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
 8008d38:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d40:	b2db      	uxtb	r3, r3
 8008d42:	3b01      	subs	r3, #1
 8008d44:	2b02      	cmp	r3, #2
 8008d46:	d81e      	bhi.n	8008d86 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	88db      	ldrh	r3, [r3, #6]
 8008d4c:	2b02      	cmp	r3, #2
 8008d4e:	d004      	beq.n	8008d5a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008d50:	6839      	ldr	r1, [r7, #0]
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f000 f8a5 	bl	8008ea2 <USBD_CtlError>
        break;
 8008d58:	e01a      	b.n	8008d90 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2201      	movs	r2, #1
 8008d5e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d005      	beq.n	8008d76 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	68db      	ldr	r3, [r3, #12]
 8008d6e:	f043 0202 	orr.w	r2, r3, #2
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	330c      	adds	r3, #12
 8008d7a:	2202      	movs	r2, #2
 8008d7c:	4619      	mov	r1, r3
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f000 f90c 	bl	8008f9c <USBD_CtlSendData>
      break;
 8008d84:	e004      	b.n	8008d90 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008d86:	6839      	ldr	r1, [r7, #0]
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	f000 f88a 	bl	8008ea2 <USBD_CtlError>
      break;
 8008d8e:	bf00      	nop
  }
}
 8008d90:	bf00      	nop
 8008d92:	3708      	adds	r7, #8
 8008d94:	46bd      	mov	sp, r7
 8008d96:	bd80      	pop	{r7, pc}

08008d98 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b082      	sub	sp, #8
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
 8008da0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	885b      	ldrh	r3, [r3, #2]
 8008da6:	2b01      	cmp	r3, #1
 8008da8:	d107      	bne.n	8008dba <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2201      	movs	r2, #1
 8008dae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	f000 f953 	bl	800905e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008db8:	e013      	b.n	8008de2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	885b      	ldrh	r3, [r3, #2]
 8008dbe:	2b02      	cmp	r3, #2
 8008dc0:	d10b      	bne.n	8008dda <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	889b      	ldrh	r3, [r3, #4]
 8008dc6:	0a1b      	lsrs	r3, r3, #8
 8008dc8:	b29b      	uxth	r3, r3
 8008dca:	b2da      	uxtb	r2, r3
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	f000 f943 	bl	800905e <USBD_CtlSendStatus>
}
 8008dd8:	e003      	b.n	8008de2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008dda:	6839      	ldr	r1, [r7, #0]
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f000 f860 	bl	8008ea2 <USBD_CtlError>
}
 8008de2:	bf00      	nop
 8008de4:	3708      	adds	r7, #8
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}

08008dea <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008dea:	b580      	push	{r7, lr}
 8008dec:	b082      	sub	sp, #8
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	6078      	str	r0, [r7, #4]
 8008df2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008dfa:	b2db      	uxtb	r3, r3
 8008dfc:	3b01      	subs	r3, #1
 8008dfe:	2b02      	cmp	r3, #2
 8008e00:	d80b      	bhi.n	8008e1a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	885b      	ldrh	r3, [r3, #2]
 8008e06:	2b01      	cmp	r3, #1
 8008e08:	d10c      	bne.n	8008e24 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f000 f923 	bl	800905e <USBD_CtlSendStatus>
      }
      break;
 8008e18:	e004      	b.n	8008e24 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008e1a:	6839      	ldr	r1, [r7, #0]
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f000 f840 	bl	8008ea2 <USBD_CtlError>
      break;
 8008e22:	e000      	b.n	8008e26 <USBD_ClrFeature+0x3c>
      break;
 8008e24:	bf00      	nop
  }
}
 8008e26:	bf00      	nop
 8008e28:	3708      	adds	r7, #8
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	bd80      	pop	{r7, pc}

08008e2e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008e2e:	b580      	push	{r7, lr}
 8008e30:	b084      	sub	sp, #16
 8008e32:	af00      	add	r7, sp, #0
 8008e34:	6078      	str	r0, [r7, #4]
 8008e36:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	781a      	ldrb	r2, [r3, #0]
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	3301      	adds	r3, #1
 8008e48:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	781a      	ldrb	r2, [r3, #0]
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	3301      	adds	r3, #1
 8008e56:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008e58:	68f8      	ldr	r0, [r7, #12]
 8008e5a:	f7ff fa13 	bl	8008284 <SWAPBYTE>
 8008e5e:	4603      	mov	r3, r0
 8008e60:	461a      	mov	r2, r3
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	3301      	adds	r3, #1
 8008e6a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	3301      	adds	r3, #1
 8008e70:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008e72:	68f8      	ldr	r0, [r7, #12]
 8008e74:	f7ff fa06 	bl	8008284 <SWAPBYTE>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	461a      	mov	r2, r3
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	3301      	adds	r3, #1
 8008e84:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	3301      	adds	r3, #1
 8008e8a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008e8c:	68f8      	ldr	r0, [r7, #12]
 8008e8e:	f7ff f9f9 	bl	8008284 <SWAPBYTE>
 8008e92:	4603      	mov	r3, r0
 8008e94:	461a      	mov	r2, r3
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	80da      	strh	r2, [r3, #6]
}
 8008e9a:	bf00      	nop
 8008e9c:	3710      	adds	r7, #16
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}

08008ea2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ea2:	b580      	push	{r7, lr}
 8008ea4:	b082      	sub	sp, #8
 8008ea6:	af00      	add	r7, sp, #0
 8008ea8:	6078      	str	r0, [r7, #4]
 8008eaa:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008eac:	2180      	movs	r1, #128	@ 0x80
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f000 fd5e 	bl	8009970 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008eb4:	2100      	movs	r1, #0
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f000 fd5a 	bl	8009970 <USBD_LL_StallEP>
}
 8008ebc:	bf00      	nop
 8008ebe:	3708      	adds	r7, #8
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}

08008ec4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b086      	sub	sp, #24
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	60f8      	str	r0, [r7, #12]
 8008ecc:	60b9      	str	r1, [r7, #8]
 8008ece:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d042      	beq.n	8008f60 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008ede:	6938      	ldr	r0, [r7, #16]
 8008ee0:	f000 f842 	bl	8008f68 <USBD_GetLen>
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	3301      	adds	r3, #1
 8008ee8:	005b      	lsls	r3, r3, #1
 8008eea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008eee:	d808      	bhi.n	8008f02 <USBD_GetString+0x3e>
 8008ef0:	6938      	ldr	r0, [r7, #16]
 8008ef2:	f000 f839 	bl	8008f68 <USBD_GetLen>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	3301      	adds	r3, #1
 8008efa:	b29b      	uxth	r3, r3
 8008efc:	005b      	lsls	r3, r3, #1
 8008efe:	b29a      	uxth	r2, r3
 8008f00:	e001      	b.n	8008f06 <USBD_GetString+0x42>
 8008f02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008f0a:	7dfb      	ldrb	r3, [r7, #23]
 8008f0c:	68ba      	ldr	r2, [r7, #8]
 8008f0e:	4413      	add	r3, r2
 8008f10:	687a      	ldr	r2, [r7, #4]
 8008f12:	7812      	ldrb	r2, [r2, #0]
 8008f14:	701a      	strb	r2, [r3, #0]
  idx++;
 8008f16:	7dfb      	ldrb	r3, [r7, #23]
 8008f18:	3301      	adds	r3, #1
 8008f1a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008f1c:	7dfb      	ldrb	r3, [r7, #23]
 8008f1e:	68ba      	ldr	r2, [r7, #8]
 8008f20:	4413      	add	r3, r2
 8008f22:	2203      	movs	r2, #3
 8008f24:	701a      	strb	r2, [r3, #0]
  idx++;
 8008f26:	7dfb      	ldrb	r3, [r7, #23]
 8008f28:	3301      	adds	r3, #1
 8008f2a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008f2c:	e013      	b.n	8008f56 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008f2e:	7dfb      	ldrb	r3, [r7, #23]
 8008f30:	68ba      	ldr	r2, [r7, #8]
 8008f32:	4413      	add	r3, r2
 8008f34:	693a      	ldr	r2, [r7, #16]
 8008f36:	7812      	ldrb	r2, [r2, #0]
 8008f38:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	3301      	adds	r3, #1
 8008f3e:	613b      	str	r3, [r7, #16]
    idx++;
 8008f40:	7dfb      	ldrb	r3, [r7, #23]
 8008f42:	3301      	adds	r3, #1
 8008f44:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008f46:	7dfb      	ldrb	r3, [r7, #23]
 8008f48:	68ba      	ldr	r2, [r7, #8]
 8008f4a:	4413      	add	r3, r2
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	701a      	strb	r2, [r3, #0]
    idx++;
 8008f50:	7dfb      	ldrb	r3, [r7, #23]
 8008f52:	3301      	adds	r3, #1
 8008f54:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008f56:	693b      	ldr	r3, [r7, #16]
 8008f58:	781b      	ldrb	r3, [r3, #0]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d1e7      	bne.n	8008f2e <USBD_GetString+0x6a>
 8008f5e:	e000      	b.n	8008f62 <USBD_GetString+0x9e>
    return;
 8008f60:	bf00      	nop
  }
}
 8008f62:	3718      	adds	r7, #24
 8008f64:	46bd      	mov	sp, r7
 8008f66:	bd80      	pop	{r7, pc}

08008f68 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008f68:	b480      	push	{r7}
 8008f6a:	b085      	sub	sp, #20
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008f70:	2300      	movs	r3, #0
 8008f72:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008f78:	e005      	b.n	8008f86 <USBD_GetLen+0x1e>
  {
    len++;
 8008f7a:	7bfb      	ldrb	r3, [r7, #15]
 8008f7c:	3301      	adds	r3, #1
 8008f7e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	3301      	adds	r3, #1
 8008f84:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	781b      	ldrb	r3, [r3, #0]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d1f5      	bne.n	8008f7a <USBD_GetLen+0x12>
  }

  return len;
 8008f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3714      	adds	r7, #20
 8008f94:	46bd      	mov	sp, r7
 8008f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9a:	4770      	bx	lr

08008f9c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b084      	sub	sp, #16
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	60f8      	str	r0, [r7, #12]
 8008fa4:	60b9      	str	r1, [r7, #8]
 8008fa6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	2202      	movs	r2, #2
 8008fac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	687a      	ldr	r2, [r7, #4]
 8008fb4:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	68ba      	ldr	r2, [r7, #8]
 8008fba:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	687a      	ldr	r2, [r7, #4]
 8008fc0:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	68ba      	ldr	r2, [r7, #8]
 8008fc6:	2100      	movs	r1, #0
 8008fc8:	68f8      	ldr	r0, [r7, #12]
 8008fca:	f000 fd5a 	bl	8009a82 <USBD_LL_Transmit>

  return USBD_OK;
 8008fce:	2300      	movs	r3, #0
}
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	3710      	adds	r7, #16
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}

08008fd8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b084      	sub	sp, #16
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	60f8      	str	r0, [r7, #12]
 8008fe0:	60b9      	str	r1, [r7, #8]
 8008fe2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	68ba      	ldr	r2, [r7, #8]
 8008fe8:	2100      	movs	r1, #0
 8008fea:	68f8      	ldr	r0, [r7, #12]
 8008fec:	f000 fd49 	bl	8009a82 <USBD_LL_Transmit>

  return USBD_OK;
 8008ff0:	2300      	movs	r3, #0
}
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	3710      	adds	r7, #16
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}

08008ffa <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008ffa:	b580      	push	{r7, lr}
 8008ffc:	b084      	sub	sp, #16
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	60f8      	str	r0, [r7, #12]
 8009002:	60b9      	str	r1, [r7, #8]
 8009004:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	2203      	movs	r2, #3
 800900a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	687a      	ldr	r2, [r7, #4]
 8009012:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	68ba      	ldr	r2, [r7, #8]
 800901a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	687a      	ldr	r2, [r7, #4]
 8009022:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	68ba      	ldr	r2, [r7, #8]
 800902a:	2100      	movs	r1, #0
 800902c:	68f8      	ldr	r0, [r7, #12]
 800902e:	f000 fd49 	bl	8009ac4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009032:	2300      	movs	r3, #0
}
 8009034:	4618      	mov	r0, r3
 8009036:	3710      	adds	r7, #16
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}

0800903c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b084      	sub	sp, #16
 8009040:	af00      	add	r7, sp, #0
 8009042:	60f8      	str	r0, [r7, #12]
 8009044:	60b9      	str	r1, [r7, #8]
 8009046:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	68ba      	ldr	r2, [r7, #8]
 800904c:	2100      	movs	r1, #0
 800904e:	68f8      	ldr	r0, [r7, #12]
 8009050:	f000 fd38 	bl	8009ac4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009054:	2300      	movs	r3, #0
}
 8009056:	4618      	mov	r0, r3
 8009058:	3710      	adds	r7, #16
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}

0800905e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800905e:	b580      	push	{r7, lr}
 8009060:	b082      	sub	sp, #8
 8009062:	af00      	add	r7, sp, #0
 8009064:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2204      	movs	r2, #4
 800906a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800906e:	2300      	movs	r3, #0
 8009070:	2200      	movs	r2, #0
 8009072:	2100      	movs	r1, #0
 8009074:	6878      	ldr	r0, [r7, #4]
 8009076:	f000 fd04 	bl	8009a82 <USBD_LL_Transmit>

  return USBD_OK;
 800907a:	2300      	movs	r3, #0
}
 800907c:	4618      	mov	r0, r3
 800907e:	3708      	adds	r7, #8
 8009080:	46bd      	mov	sp, r7
 8009082:	bd80      	pop	{r7, pc}

08009084 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b082      	sub	sp, #8
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2205      	movs	r2, #5
 8009090:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009094:	2300      	movs	r3, #0
 8009096:	2200      	movs	r2, #0
 8009098:	2100      	movs	r1, #0
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	f000 fd12 	bl	8009ac4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80090a0:	2300      	movs	r3, #0
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	3708      	adds	r7, #8
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}
	...

080090ac <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80090ac:	b480      	push	{r7}
 80090ae:	b087      	sub	sp, #28
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	60f8      	str	r0, [r7, #12]
 80090b4:	60b9      	str	r1, [r7, #8]
 80090b6:	4613      	mov	r3, r2
 80090b8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80090ba:	2301      	movs	r3, #1
 80090bc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80090be:	2300      	movs	r3, #0
 80090c0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80090c2:	4b1f      	ldr	r3, [pc, #124]	@ (8009140 <FATFS_LinkDriverEx+0x94>)
 80090c4:	7a5b      	ldrb	r3, [r3, #9]
 80090c6:	b2db      	uxtb	r3, r3
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d131      	bne.n	8009130 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80090cc:	4b1c      	ldr	r3, [pc, #112]	@ (8009140 <FATFS_LinkDriverEx+0x94>)
 80090ce:	7a5b      	ldrb	r3, [r3, #9]
 80090d0:	b2db      	uxtb	r3, r3
 80090d2:	461a      	mov	r2, r3
 80090d4:	4b1a      	ldr	r3, [pc, #104]	@ (8009140 <FATFS_LinkDriverEx+0x94>)
 80090d6:	2100      	movs	r1, #0
 80090d8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80090da:	4b19      	ldr	r3, [pc, #100]	@ (8009140 <FATFS_LinkDriverEx+0x94>)
 80090dc:	7a5b      	ldrb	r3, [r3, #9]
 80090de:	b2db      	uxtb	r3, r3
 80090e0:	4a17      	ldr	r2, [pc, #92]	@ (8009140 <FATFS_LinkDriverEx+0x94>)
 80090e2:	009b      	lsls	r3, r3, #2
 80090e4:	4413      	add	r3, r2
 80090e6:	68fa      	ldr	r2, [r7, #12]
 80090e8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80090ea:	4b15      	ldr	r3, [pc, #84]	@ (8009140 <FATFS_LinkDriverEx+0x94>)
 80090ec:	7a5b      	ldrb	r3, [r3, #9]
 80090ee:	b2db      	uxtb	r3, r3
 80090f0:	461a      	mov	r2, r3
 80090f2:	4b13      	ldr	r3, [pc, #76]	@ (8009140 <FATFS_LinkDriverEx+0x94>)
 80090f4:	4413      	add	r3, r2
 80090f6:	79fa      	ldrb	r2, [r7, #7]
 80090f8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80090fa:	4b11      	ldr	r3, [pc, #68]	@ (8009140 <FATFS_LinkDriverEx+0x94>)
 80090fc:	7a5b      	ldrb	r3, [r3, #9]
 80090fe:	b2db      	uxtb	r3, r3
 8009100:	1c5a      	adds	r2, r3, #1
 8009102:	b2d1      	uxtb	r1, r2
 8009104:	4a0e      	ldr	r2, [pc, #56]	@ (8009140 <FATFS_LinkDriverEx+0x94>)
 8009106:	7251      	strb	r1, [r2, #9]
 8009108:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800910a:	7dbb      	ldrb	r3, [r7, #22]
 800910c:	3330      	adds	r3, #48	@ 0x30
 800910e:	b2da      	uxtb	r2, r3
 8009110:	68bb      	ldr	r3, [r7, #8]
 8009112:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	3301      	adds	r3, #1
 8009118:	223a      	movs	r2, #58	@ 0x3a
 800911a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	3302      	adds	r3, #2
 8009120:	222f      	movs	r2, #47	@ 0x2f
 8009122:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	3303      	adds	r3, #3
 8009128:	2200      	movs	r2, #0
 800912a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800912c:	2300      	movs	r3, #0
 800912e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009130:	7dfb      	ldrb	r3, [r7, #23]
}
 8009132:	4618      	mov	r0, r3
 8009134:	371c      	adds	r7, #28
 8009136:	46bd      	mov	sp, r7
 8009138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913c:	4770      	bx	lr
 800913e:	bf00      	nop
 8009140:	20000330 	.word	0x20000330

08009144 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009144:	b580      	push	{r7, lr}
 8009146:	b082      	sub	sp, #8
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
 800914c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800914e:	2200      	movs	r2, #0
 8009150:	6839      	ldr	r1, [r7, #0]
 8009152:	6878      	ldr	r0, [r7, #4]
 8009154:	f7ff ffaa 	bl	80090ac <FATFS_LinkDriverEx>
 8009158:	4603      	mov	r3, r0
}
 800915a:	4618      	mov	r0, r3
 800915c:	3708      	adds	r7, #8
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}
	...

08009164 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009168:	2200      	movs	r2, #0
 800916a:	4912      	ldr	r1, [pc, #72]	@ (80091b4 <MX_USB_DEVICE_Init+0x50>)
 800916c:	4812      	ldr	r0, [pc, #72]	@ (80091b8 <MX_USB_DEVICE_Init+0x54>)
 800916e:	f7fe fc53 	bl	8007a18 <USBD_Init>
 8009172:	4603      	mov	r3, r0
 8009174:	2b00      	cmp	r3, #0
 8009176:	d001      	beq.n	800917c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009178:	f7f7 ff22 	bl	8000fc0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800917c:	490f      	ldr	r1, [pc, #60]	@ (80091bc <MX_USB_DEVICE_Init+0x58>)
 800917e:	480e      	ldr	r0, [pc, #56]	@ (80091b8 <MX_USB_DEVICE_Init+0x54>)
 8009180:	f7fe fc7a 	bl	8007a78 <USBD_RegisterClass>
 8009184:	4603      	mov	r3, r0
 8009186:	2b00      	cmp	r3, #0
 8009188:	d001      	beq.n	800918e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800918a:	f7f7 ff19 	bl	8000fc0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800918e:	490c      	ldr	r1, [pc, #48]	@ (80091c0 <MX_USB_DEVICE_Init+0x5c>)
 8009190:	4809      	ldr	r0, [pc, #36]	@ (80091b8 <MX_USB_DEVICE_Init+0x54>)
 8009192:	f7fe fbb1 	bl	80078f8 <USBD_CDC_RegisterInterface>
 8009196:	4603      	mov	r3, r0
 8009198:	2b00      	cmp	r3, #0
 800919a:	d001      	beq.n	80091a0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800919c:	f7f7 ff10 	bl	8000fc0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80091a0:	4805      	ldr	r0, [pc, #20]	@ (80091b8 <MX_USB_DEVICE_Init+0x54>)
 80091a2:	f7fe fc9f 	bl	8007ae4 <USBD_Start>
 80091a6:	4603      	mov	r3, r0
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d001      	beq.n	80091b0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80091ac:	f7f7 ff08 	bl	8000fc0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80091b0:	bf00      	nop
 80091b2:	bd80      	pop	{r7, pc}
 80091b4:	200000c0 	.word	0x200000c0
 80091b8:	2000033c 	.word	0x2000033c
 80091bc:	2000002c 	.word	0x2000002c
 80091c0:	200000ac 	.word	0x200000ac

080091c4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80091c8:	2200      	movs	r2, #0
 80091ca:	4905      	ldr	r1, [pc, #20]	@ (80091e0 <CDC_Init_FS+0x1c>)
 80091cc:	4805      	ldr	r0, [pc, #20]	@ (80091e4 <CDC_Init_FS+0x20>)
 80091ce:	f7fe fbad 	bl	800792c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80091d2:	4905      	ldr	r1, [pc, #20]	@ (80091e8 <CDC_Init_FS+0x24>)
 80091d4:	4803      	ldr	r0, [pc, #12]	@ (80091e4 <CDC_Init_FS+0x20>)
 80091d6:	f7fe fbcb 	bl	8007970 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80091da:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80091dc:	4618      	mov	r0, r3
 80091de:	bd80      	pop	{r7, pc}
 80091e0:	20000e18 	.word	0x20000e18
 80091e4:	2000033c 	.word	0x2000033c
 80091e8:	20000618 	.word	0x20000618

080091ec <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80091ec:	b480      	push	{r7}
 80091ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80091f0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80091f2:	4618      	mov	r0, r3
 80091f4:	46bd      	mov	sp, r7
 80091f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fa:	4770      	bx	lr

080091fc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80091fc:	b480      	push	{r7}
 80091fe:	b083      	sub	sp, #12
 8009200:	af00      	add	r7, sp, #0
 8009202:	4603      	mov	r3, r0
 8009204:	6039      	str	r1, [r7, #0]
 8009206:	71fb      	strb	r3, [r7, #7]
 8009208:	4613      	mov	r3, r2
 800920a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800920c:	79fb      	ldrb	r3, [r7, #7]
 800920e:	2b23      	cmp	r3, #35	@ 0x23
 8009210:	d84a      	bhi.n	80092a8 <CDC_Control_FS+0xac>
 8009212:	a201      	add	r2, pc, #4	@ (adr r2, 8009218 <CDC_Control_FS+0x1c>)
 8009214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009218:	080092a9 	.word	0x080092a9
 800921c:	080092a9 	.word	0x080092a9
 8009220:	080092a9 	.word	0x080092a9
 8009224:	080092a9 	.word	0x080092a9
 8009228:	080092a9 	.word	0x080092a9
 800922c:	080092a9 	.word	0x080092a9
 8009230:	080092a9 	.word	0x080092a9
 8009234:	080092a9 	.word	0x080092a9
 8009238:	080092a9 	.word	0x080092a9
 800923c:	080092a9 	.word	0x080092a9
 8009240:	080092a9 	.word	0x080092a9
 8009244:	080092a9 	.word	0x080092a9
 8009248:	080092a9 	.word	0x080092a9
 800924c:	080092a9 	.word	0x080092a9
 8009250:	080092a9 	.word	0x080092a9
 8009254:	080092a9 	.word	0x080092a9
 8009258:	080092a9 	.word	0x080092a9
 800925c:	080092a9 	.word	0x080092a9
 8009260:	080092a9 	.word	0x080092a9
 8009264:	080092a9 	.word	0x080092a9
 8009268:	080092a9 	.word	0x080092a9
 800926c:	080092a9 	.word	0x080092a9
 8009270:	080092a9 	.word	0x080092a9
 8009274:	080092a9 	.word	0x080092a9
 8009278:	080092a9 	.word	0x080092a9
 800927c:	080092a9 	.word	0x080092a9
 8009280:	080092a9 	.word	0x080092a9
 8009284:	080092a9 	.word	0x080092a9
 8009288:	080092a9 	.word	0x080092a9
 800928c:	080092a9 	.word	0x080092a9
 8009290:	080092a9 	.word	0x080092a9
 8009294:	080092a9 	.word	0x080092a9
 8009298:	080092a9 	.word	0x080092a9
 800929c:	080092a9 	.word	0x080092a9
 80092a0:	080092a9 	.word	0x080092a9
 80092a4:	080092a9 	.word	0x080092a9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80092a8:	bf00      	nop
  }

  return (USBD_OK);
 80092aa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	370c      	adds	r7, #12
 80092b0:	46bd      	mov	sp, r7
 80092b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b6:	4770      	bx	lr

080092b8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b082      	sub	sp, #8
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80092c2:	6879      	ldr	r1, [r7, #4]
 80092c4:	4805      	ldr	r0, [pc, #20]	@ (80092dc <CDC_Receive_FS+0x24>)
 80092c6:	f7fe fb53 	bl	8007970 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80092ca:	4804      	ldr	r0, [pc, #16]	@ (80092dc <CDC_Receive_FS+0x24>)
 80092cc:	f7fe fb6e 	bl	80079ac <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80092d0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80092d2:	4618      	mov	r0, r3
 80092d4:	3708      	adds	r7, #8
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}
 80092da:	bf00      	nop
 80092dc:	2000033c 	.word	0x2000033c

080092e0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b087      	sub	sp, #28
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	60f8      	str	r0, [r7, #12]
 80092e8:	60b9      	str	r1, [r7, #8]
 80092ea:	4613      	mov	r3, r2
 80092ec:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80092ee:	2300      	movs	r3, #0
 80092f0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80092f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80092f6:	4618      	mov	r0, r3
 80092f8:	371c      	adds	r7, #28
 80092fa:	46bd      	mov	sp, r7
 80092fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009300:	4770      	bx	lr
	...

08009304 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009304:	b480      	push	{r7}
 8009306:	b083      	sub	sp, #12
 8009308:	af00      	add	r7, sp, #0
 800930a:	4603      	mov	r3, r0
 800930c:	6039      	str	r1, [r7, #0]
 800930e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	2212      	movs	r2, #18
 8009314:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009316:	4b03      	ldr	r3, [pc, #12]	@ (8009324 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009318:	4618      	mov	r0, r3
 800931a:	370c      	adds	r7, #12
 800931c:	46bd      	mov	sp, r7
 800931e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009322:	4770      	bx	lr
 8009324:	200000e0 	.word	0x200000e0

08009328 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009328:	b480      	push	{r7}
 800932a:	b083      	sub	sp, #12
 800932c:	af00      	add	r7, sp, #0
 800932e:	4603      	mov	r3, r0
 8009330:	6039      	str	r1, [r7, #0]
 8009332:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	2204      	movs	r2, #4
 8009338:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800933a:	4b03      	ldr	r3, [pc, #12]	@ (8009348 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800933c:	4618      	mov	r0, r3
 800933e:	370c      	adds	r7, #12
 8009340:	46bd      	mov	sp, r7
 8009342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009346:	4770      	bx	lr
 8009348:	20000100 	.word	0x20000100

0800934c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b082      	sub	sp, #8
 8009350:	af00      	add	r7, sp, #0
 8009352:	4603      	mov	r3, r0
 8009354:	6039      	str	r1, [r7, #0]
 8009356:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009358:	79fb      	ldrb	r3, [r7, #7]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d105      	bne.n	800936a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800935e:	683a      	ldr	r2, [r7, #0]
 8009360:	4907      	ldr	r1, [pc, #28]	@ (8009380 <USBD_FS_ProductStrDescriptor+0x34>)
 8009362:	4808      	ldr	r0, [pc, #32]	@ (8009384 <USBD_FS_ProductStrDescriptor+0x38>)
 8009364:	f7ff fdae 	bl	8008ec4 <USBD_GetString>
 8009368:	e004      	b.n	8009374 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800936a:	683a      	ldr	r2, [r7, #0]
 800936c:	4904      	ldr	r1, [pc, #16]	@ (8009380 <USBD_FS_ProductStrDescriptor+0x34>)
 800936e:	4805      	ldr	r0, [pc, #20]	@ (8009384 <USBD_FS_ProductStrDescriptor+0x38>)
 8009370:	f7ff fda8 	bl	8008ec4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009374:	4b02      	ldr	r3, [pc, #8]	@ (8009380 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009376:	4618      	mov	r0, r3
 8009378:	3708      	adds	r7, #8
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}
 800937e:	bf00      	nop
 8009380:	20001618 	.word	0x20001618
 8009384:	08009edc 	.word	0x08009edc

08009388 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b082      	sub	sp, #8
 800938c:	af00      	add	r7, sp, #0
 800938e:	4603      	mov	r3, r0
 8009390:	6039      	str	r1, [r7, #0]
 8009392:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009394:	683a      	ldr	r2, [r7, #0]
 8009396:	4904      	ldr	r1, [pc, #16]	@ (80093a8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009398:	4804      	ldr	r0, [pc, #16]	@ (80093ac <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800939a:	f7ff fd93 	bl	8008ec4 <USBD_GetString>
  return USBD_StrDesc;
 800939e:	4b02      	ldr	r3, [pc, #8]	@ (80093a8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	3708      	adds	r7, #8
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}
 80093a8:	20001618 	.word	0x20001618
 80093ac:	08009ef4 	.word	0x08009ef4

080093b0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b082      	sub	sp, #8
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	4603      	mov	r3, r0
 80093b8:	6039      	str	r1, [r7, #0]
 80093ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	221a      	movs	r2, #26
 80093c0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80093c2:	f000 f855 	bl	8009470 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80093c6:	4b02      	ldr	r3, [pc, #8]	@ (80093d0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	3708      	adds	r7, #8
 80093cc:	46bd      	mov	sp, r7
 80093ce:	bd80      	pop	{r7, pc}
 80093d0:	20000104 	.word	0x20000104

080093d4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b082      	sub	sp, #8
 80093d8:	af00      	add	r7, sp, #0
 80093da:	4603      	mov	r3, r0
 80093dc:	6039      	str	r1, [r7, #0]
 80093de:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80093e0:	79fb      	ldrb	r3, [r7, #7]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d105      	bne.n	80093f2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80093e6:	683a      	ldr	r2, [r7, #0]
 80093e8:	4907      	ldr	r1, [pc, #28]	@ (8009408 <USBD_FS_ConfigStrDescriptor+0x34>)
 80093ea:	4808      	ldr	r0, [pc, #32]	@ (800940c <USBD_FS_ConfigStrDescriptor+0x38>)
 80093ec:	f7ff fd6a 	bl	8008ec4 <USBD_GetString>
 80093f0:	e004      	b.n	80093fc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80093f2:	683a      	ldr	r2, [r7, #0]
 80093f4:	4904      	ldr	r1, [pc, #16]	@ (8009408 <USBD_FS_ConfigStrDescriptor+0x34>)
 80093f6:	4805      	ldr	r0, [pc, #20]	@ (800940c <USBD_FS_ConfigStrDescriptor+0x38>)
 80093f8:	f7ff fd64 	bl	8008ec4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80093fc:	4b02      	ldr	r3, [pc, #8]	@ (8009408 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3708      	adds	r7, #8
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}
 8009406:	bf00      	nop
 8009408:	20001618 	.word	0x20001618
 800940c:	08009f08 	.word	0x08009f08

08009410 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b082      	sub	sp, #8
 8009414:	af00      	add	r7, sp, #0
 8009416:	4603      	mov	r3, r0
 8009418:	6039      	str	r1, [r7, #0]
 800941a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800941c:	79fb      	ldrb	r3, [r7, #7]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d105      	bne.n	800942e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009422:	683a      	ldr	r2, [r7, #0]
 8009424:	4907      	ldr	r1, [pc, #28]	@ (8009444 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009426:	4808      	ldr	r0, [pc, #32]	@ (8009448 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009428:	f7ff fd4c 	bl	8008ec4 <USBD_GetString>
 800942c:	e004      	b.n	8009438 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800942e:	683a      	ldr	r2, [r7, #0]
 8009430:	4904      	ldr	r1, [pc, #16]	@ (8009444 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009432:	4805      	ldr	r0, [pc, #20]	@ (8009448 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009434:	f7ff fd46 	bl	8008ec4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009438:	4b02      	ldr	r3, [pc, #8]	@ (8009444 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800943a:	4618      	mov	r0, r3
 800943c:	3708      	adds	r7, #8
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}
 8009442:	bf00      	nop
 8009444:	20001618 	.word	0x20001618
 8009448:	08009f14 	.word	0x08009f14

0800944c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800944c:	b480      	push	{r7}
 800944e:	b083      	sub	sp, #12
 8009450:	af00      	add	r7, sp, #0
 8009452:	4603      	mov	r3, r0
 8009454:	6039      	str	r1, [r7, #0]
 8009456:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	220c      	movs	r2, #12
 800945c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800945e:	4b03      	ldr	r3, [pc, #12]	@ (800946c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8009460:	4618      	mov	r0, r3
 8009462:	370c      	adds	r7, #12
 8009464:	46bd      	mov	sp, r7
 8009466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946a:	4770      	bx	lr
 800946c:	200000f4 	.word	0x200000f4

08009470 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b084      	sub	sp, #16
 8009474:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009476:	4b0f      	ldr	r3, [pc, #60]	@ (80094b4 <Get_SerialNum+0x44>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800947c:	4b0e      	ldr	r3, [pc, #56]	@ (80094b8 <Get_SerialNum+0x48>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009482:	4b0e      	ldr	r3, [pc, #56]	@ (80094bc <Get_SerialNum+0x4c>)
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009488:	68fa      	ldr	r2, [r7, #12]
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	4413      	add	r3, r2
 800948e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d009      	beq.n	80094aa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009496:	2208      	movs	r2, #8
 8009498:	4909      	ldr	r1, [pc, #36]	@ (80094c0 <Get_SerialNum+0x50>)
 800949a:	68f8      	ldr	r0, [r7, #12]
 800949c:	f000 f814 	bl	80094c8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80094a0:	2204      	movs	r2, #4
 80094a2:	4908      	ldr	r1, [pc, #32]	@ (80094c4 <Get_SerialNum+0x54>)
 80094a4:	68b8      	ldr	r0, [r7, #8]
 80094a6:	f000 f80f 	bl	80094c8 <IntToUnicode>
  }
}
 80094aa:	bf00      	nop
 80094ac:	3710      	adds	r7, #16
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bd80      	pop	{r7, pc}
 80094b2:	bf00      	nop
 80094b4:	1ff07a10 	.word	0x1ff07a10
 80094b8:	1ff07a14 	.word	0x1ff07a14
 80094bc:	1ff07a18 	.word	0x1ff07a18
 80094c0:	20000106 	.word	0x20000106
 80094c4:	20000116 	.word	0x20000116

080094c8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80094c8:	b480      	push	{r7}
 80094ca:	b087      	sub	sp, #28
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	60f8      	str	r0, [r7, #12]
 80094d0:	60b9      	str	r1, [r7, #8]
 80094d2:	4613      	mov	r3, r2
 80094d4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80094d6:	2300      	movs	r3, #0
 80094d8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80094da:	2300      	movs	r3, #0
 80094dc:	75fb      	strb	r3, [r7, #23]
 80094de:	e027      	b.n	8009530 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	0f1b      	lsrs	r3, r3, #28
 80094e4:	2b09      	cmp	r3, #9
 80094e6:	d80b      	bhi.n	8009500 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	0f1b      	lsrs	r3, r3, #28
 80094ec:	b2da      	uxtb	r2, r3
 80094ee:	7dfb      	ldrb	r3, [r7, #23]
 80094f0:	005b      	lsls	r3, r3, #1
 80094f2:	4619      	mov	r1, r3
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	440b      	add	r3, r1
 80094f8:	3230      	adds	r2, #48	@ 0x30
 80094fa:	b2d2      	uxtb	r2, r2
 80094fc:	701a      	strb	r2, [r3, #0]
 80094fe:	e00a      	b.n	8009516 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	0f1b      	lsrs	r3, r3, #28
 8009504:	b2da      	uxtb	r2, r3
 8009506:	7dfb      	ldrb	r3, [r7, #23]
 8009508:	005b      	lsls	r3, r3, #1
 800950a:	4619      	mov	r1, r3
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	440b      	add	r3, r1
 8009510:	3237      	adds	r2, #55	@ 0x37
 8009512:	b2d2      	uxtb	r2, r2
 8009514:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	011b      	lsls	r3, r3, #4
 800951a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800951c:	7dfb      	ldrb	r3, [r7, #23]
 800951e:	005b      	lsls	r3, r3, #1
 8009520:	3301      	adds	r3, #1
 8009522:	68ba      	ldr	r2, [r7, #8]
 8009524:	4413      	add	r3, r2
 8009526:	2200      	movs	r2, #0
 8009528:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800952a:	7dfb      	ldrb	r3, [r7, #23]
 800952c:	3301      	adds	r3, #1
 800952e:	75fb      	strb	r3, [r7, #23]
 8009530:	7dfa      	ldrb	r2, [r7, #23]
 8009532:	79fb      	ldrb	r3, [r7, #7]
 8009534:	429a      	cmp	r2, r3
 8009536:	d3d3      	bcc.n	80094e0 <IntToUnicode+0x18>
  }
}
 8009538:	bf00      	nop
 800953a:	bf00      	nop
 800953c:	371c      	adds	r7, #28
 800953e:	46bd      	mov	sp, r7
 8009540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009544:	4770      	bx	lr
	...

08009548 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009548:	b580      	push	{r7, lr}
 800954a:	b0aa      	sub	sp, #168	@ 0xa8
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009550:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8009554:	2200      	movs	r2, #0
 8009556:	601a      	str	r2, [r3, #0]
 8009558:	605a      	str	r2, [r3, #4]
 800955a:	609a      	str	r2, [r3, #8]
 800955c:	60da      	str	r2, [r3, #12]
 800955e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009560:	f107 0314 	add.w	r3, r7, #20
 8009564:	2280      	movs	r2, #128	@ 0x80
 8009566:	2100      	movs	r1, #0
 8009568:	4618      	mov	r0, r3
 800956a:	f000 fc1d 	bl	8009da8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009576:	d151      	bne.n	800961c <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8009578:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800957c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800957e:	2300      	movs	r3, #0
 8009580:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009584:	f107 0314 	add.w	r3, r7, #20
 8009588:	4618      	mov	r0, r3
 800958a:	f7fa fa43 	bl	8003a14 <HAL_RCCEx_PeriphCLKConfig>
 800958e:	4603      	mov	r3, r0
 8009590:	2b00      	cmp	r3, #0
 8009592:	d001      	beq.n	8009598 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8009594:	f7f7 fd14 	bl	8000fc0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009598:	4b22      	ldr	r3, [pc, #136]	@ (8009624 <HAL_PCD_MspInit+0xdc>)
 800959a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800959c:	4a21      	ldr	r2, [pc, #132]	@ (8009624 <HAL_PCD_MspInit+0xdc>)
 800959e:	f043 0301 	orr.w	r3, r3, #1
 80095a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80095a4:	4b1f      	ldr	r3, [pc, #124]	@ (8009624 <HAL_PCD_MspInit+0xdc>)
 80095a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095a8:	f003 0301 	and.w	r3, r3, #1
 80095ac:	613b      	str	r3, [r7, #16]
 80095ae:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80095b0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80095b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80095b8:	2302      	movs	r3, #2
 80095ba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80095be:	2300      	movs	r3, #0
 80095c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80095c4:	2303      	movs	r3, #3
 80095c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80095ca:	230a      	movs	r3, #10
 80095cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80095d0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80095d4:	4619      	mov	r1, r3
 80095d6:	4814      	ldr	r0, [pc, #80]	@ (8009628 <HAL_PCD_MspInit+0xe0>)
 80095d8:	f7f8 f8aa 	bl	8001730 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80095dc:	4b11      	ldr	r3, [pc, #68]	@ (8009624 <HAL_PCD_MspInit+0xdc>)
 80095de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095e0:	4a10      	ldr	r2, [pc, #64]	@ (8009624 <HAL_PCD_MspInit+0xdc>)
 80095e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095e6:	6353      	str	r3, [r2, #52]	@ 0x34
 80095e8:	4b0e      	ldr	r3, [pc, #56]	@ (8009624 <HAL_PCD_MspInit+0xdc>)
 80095ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095f0:	60fb      	str	r3, [r7, #12]
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	4b0b      	ldr	r3, [pc, #44]	@ (8009624 <HAL_PCD_MspInit+0xdc>)
 80095f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095f8:	4a0a      	ldr	r2, [pc, #40]	@ (8009624 <HAL_PCD_MspInit+0xdc>)
 80095fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80095fe:	6453      	str	r3, [r2, #68]	@ 0x44
 8009600:	4b08      	ldr	r3, [pc, #32]	@ (8009624 <HAL_PCD_MspInit+0xdc>)
 8009602:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009604:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009608:	60bb      	str	r3, [r7, #8]
 800960a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800960c:	2200      	movs	r2, #0
 800960e:	2100      	movs	r1, #0
 8009610:	2043      	movs	r0, #67	@ 0x43
 8009612:	f7f8 f856 	bl	80016c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009616:	2043      	movs	r0, #67	@ 0x43
 8009618:	f7f8 f86f 	bl	80016fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800961c:	bf00      	nop
 800961e:	37a8      	adds	r7, #168	@ 0xa8
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}
 8009624:	40023800 	.word	0x40023800
 8009628:	40020000 	.word	0x40020000

0800962c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b082      	sub	sp, #8
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009640:	4619      	mov	r1, r3
 8009642:	4610      	mov	r0, r2
 8009644:	f7fe fa9b 	bl	8007b7e <USBD_LL_SetupStage>
}
 8009648:	bf00      	nop
 800964a:	3708      	adds	r7, #8
 800964c:	46bd      	mov	sp, r7
 800964e:	bd80      	pop	{r7, pc}

08009650 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b082      	sub	sp, #8
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
 8009658:	460b      	mov	r3, r1
 800965a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 8009662:	78fa      	ldrb	r2, [r7, #3]
 8009664:	6879      	ldr	r1, [r7, #4]
 8009666:	4613      	mov	r3, r2
 8009668:	00db      	lsls	r3, r3, #3
 800966a:	4413      	add	r3, r2
 800966c:	009b      	lsls	r3, r3, #2
 800966e:	440b      	add	r3, r1
 8009670:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009674:	681a      	ldr	r2, [r3, #0]
 8009676:	78fb      	ldrb	r3, [r7, #3]
 8009678:	4619      	mov	r1, r3
 800967a:	f7fe fad5 	bl	8007c28 <USBD_LL_DataOutStage>
}
 800967e:	bf00      	nop
 8009680:	3708      	adds	r7, #8
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}

08009686 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009686:	b580      	push	{r7, lr}
 8009688:	b082      	sub	sp, #8
 800968a:	af00      	add	r7, sp, #0
 800968c:	6078      	str	r0, [r7, #4]
 800968e:	460b      	mov	r3, r1
 8009690:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 8009698:	78fa      	ldrb	r2, [r7, #3]
 800969a:	6879      	ldr	r1, [r7, #4]
 800969c:	4613      	mov	r3, r2
 800969e:	00db      	lsls	r3, r3, #3
 80096a0:	4413      	add	r3, r2
 80096a2:	009b      	lsls	r3, r3, #2
 80096a4:	440b      	add	r3, r1
 80096a6:	3320      	adds	r3, #32
 80096a8:	681a      	ldr	r2, [r3, #0]
 80096aa:	78fb      	ldrb	r3, [r7, #3]
 80096ac:	4619      	mov	r1, r3
 80096ae:	f7fe fb77 	bl	8007da0 <USBD_LL_DataInStage>
}
 80096b2:	bf00      	nop
 80096b4:	3708      	adds	r7, #8
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd80      	pop	{r7, pc}

080096ba <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096ba:	b580      	push	{r7, lr}
 80096bc:	b082      	sub	sp, #8
 80096be:	af00      	add	r7, sp, #0
 80096c0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80096c8:	4618      	mov	r0, r3
 80096ca:	f7fe fcbb 	bl	8008044 <USBD_LL_SOF>
}
 80096ce:	bf00      	nop
 80096d0:	3708      	adds	r7, #8
 80096d2:	46bd      	mov	sp, r7
 80096d4:	bd80      	pop	{r7, pc}

080096d6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096d6:	b580      	push	{r7, lr}
 80096d8:	b084      	sub	sp, #16
 80096da:	af00      	add	r7, sp, #0
 80096dc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80096de:	2301      	movs	r3, #1
 80096e0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	79db      	ldrb	r3, [r3, #7]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d102      	bne.n	80096f0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80096ea:	2300      	movs	r3, #0
 80096ec:	73fb      	strb	r3, [r7, #15]
 80096ee:	e008      	b.n	8009702 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	79db      	ldrb	r3, [r3, #7]
 80096f4:	2b02      	cmp	r3, #2
 80096f6:	d102      	bne.n	80096fe <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80096f8:	2301      	movs	r3, #1
 80096fa:	73fb      	strb	r3, [r7, #15]
 80096fc:	e001      	b.n	8009702 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80096fe:	f7f7 fc5f 	bl	8000fc0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009708:	7bfa      	ldrb	r2, [r7, #15]
 800970a:	4611      	mov	r1, r2
 800970c:	4618      	mov	r0, r3
 800970e:	f7fe fc55 	bl	8007fbc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009718:	4618      	mov	r0, r3
 800971a:	f7fe fbfc 	bl	8007f16 <USBD_LL_Reset>
}
 800971e:	bf00      	nop
 8009720:	3710      	adds	r7, #16
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}
	...

08009728 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b082      	sub	sp, #8
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009736:	4618      	mov	r0, r3
 8009738:	f7fe fc50 	bl	8007fdc <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	687a      	ldr	r2, [r7, #4]
 8009748:	6812      	ldr	r2, [r2, #0]
 800974a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800974e:	f043 0301 	orr.w	r3, r3, #1
 8009752:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	7adb      	ldrb	r3, [r3, #11]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d005      	beq.n	8009768 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800975c:	4b04      	ldr	r3, [pc, #16]	@ (8009770 <HAL_PCD_SuspendCallback+0x48>)
 800975e:	691b      	ldr	r3, [r3, #16]
 8009760:	4a03      	ldr	r2, [pc, #12]	@ (8009770 <HAL_PCD_SuspendCallback+0x48>)
 8009762:	f043 0306 	orr.w	r3, r3, #6
 8009766:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009768:	bf00      	nop
 800976a:	3708      	adds	r7, #8
 800976c:	46bd      	mov	sp, r7
 800976e:	bd80      	pop	{r7, pc}
 8009770:	e000ed00 	.word	0xe000ed00

08009774 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b082      	sub	sp, #8
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009782:	4618      	mov	r0, r3
 8009784:	f7fe fc46 	bl	8008014 <USBD_LL_Resume>
}
 8009788:	bf00      	nop
 800978a:	3708      	adds	r7, #8
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}

08009790 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b082      	sub	sp, #8
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
 8009798:	460b      	mov	r3, r1
 800979a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80097a2:	78fa      	ldrb	r2, [r7, #3]
 80097a4:	4611      	mov	r1, r2
 80097a6:	4618      	mov	r0, r3
 80097a8:	f7fe fc9e 	bl	80080e8 <USBD_LL_IsoOUTIncomplete>
}
 80097ac:	bf00      	nop
 80097ae:	3708      	adds	r7, #8
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bd80      	pop	{r7, pc}

080097b4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b082      	sub	sp, #8
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
 80097bc:	460b      	mov	r3, r1
 80097be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80097c6:	78fa      	ldrb	r2, [r7, #3]
 80097c8:	4611      	mov	r1, r2
 80097ca:	4618      	mov	r0, r3
 80097cc:	f7fe fc5a 	bl	8008084 <USBD_LL_IsoINIncomplete>
}
 80097d0:	bf00      	nop
 80097d2:	3708      	adds	r7, #8
 80097d4:	46bd      	mov	sp, r7
 80097d6:	bd80      	pop	{r7, pc}

080097d8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b082      	sub	sp, #8
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80097e6:	4618      	mov	r0, r3
 80097e8:	f7fe fcb0 	bl	800814c <USBD_LL_DevConnected>
}
 80097ec:	bf00      	nop
 80097ee:	3708      	adds	r7, #8
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}

080097f4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b082      	sub	sp, #8
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009802:	4618      	mov	r0, r3
 8009804:	f7fe fcad 	bl	8008162 <USBD_LL_DevDisconnected>
}
 8009808:	bf00      	nop
 800980a:	3708      	adds	r7, #8
 800980c:	46bd      	mov	sp, r7
 800980e:	bd80      	pop	{r7, pc}

08009810 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b082      	sub	sp, #8
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	781b      	ldrb	r3, [r3, #0]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d13f      	bne.n	80098a0 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009820:	4a22      	ldr	r2, [pc, #136]	@ (80098ac <USBD_LL_Init+0x9c>)
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	4a20      	ldr	r2, [pc, #128]	@ (80098ac <USBD_LL_Init+0x9c>)
 800982c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009830:	4b1e      	ldr	r3, [pc, #120]	@ (80098ac <USBD_LL_Init+0x9c>)
 8009832:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009836:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8009838:	4b1c      	ldr	r3, [pc, #112]	@ (80098ac <USBD_LL_Init+0x9c>)
 800983a:	2206      	movs	r2, #6
 800983c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800983e:	4b1b      	ldr	r3, [pc, #108]	@ (80098ac <USBD_LL_Init+0x9c>)
 8009840:	2202      	movs	r2, #2
 8009842:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009844:	4b19      	ldr	r3, [pc, #100]	@ (80098ac <USBD_LL_Init+0x9c>)
 8009846:	2200      	movs	r2, #0
 8009848:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800984a:	4b18      	ldr	r3, [pc, #96]	@ (80098ac <USBD_LL_Init+0x9c>)
 800984c:	2202      	movs	r2, #2
 800984e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009850:	4b16      	ldr	r3, [pc, #88]	@ (80098ac <USBD_LL_Init+0x9c>)
 8009852:	2200      	movs	r2, #0
 8009854:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009856:	4b15      	ldr	r3, [pc, #84]	@ (80098ac <USBD_LL_Init+0x9c>)
 8009858:	2200      	movs	r2, #0
 800985a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800985c:	4b13      	ldr	r3, [pc, #76]	@ (80098ac <USBD_LL_Init+0x9c>)
 800985e:	2200      	movs	r2, #0
 8009860:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8009862:	4b12      	ldr	r3, [pc, #72]	@ (80098ac <USBD_LL_Init+0x9c>)
 8009864:	2200      	movs	r2, #0
 8009866:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009868:	4b10      	ldr	r3, [pc, #64]	@ (80098ac <USBD_LL_Init+0x9c>)
 800986a:	2200      	movs	r2, #0
 800986c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800986e:	4b0f      	ldr	r3, [pc, #60]	@ (80098ac <USBD_LL_Init+0x9c>)
 8009870:	2200      	movs	r2, #0
 8009872:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009874:	480d      	ldr	r0, [pc, #52]	@ (80098ac <USBD_LL_Init+0x9c>)
 8009876:	f7f8 f941 	bl	8001afc <HAL_PCD_Init>
 800987a:	4603      	mov	r3, r0
 800987c:	2b00      	cmp	r3, #0
 800987e:	d001      	beq.n	8009884 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 8009880:	f7f7 fb9e 	bl	8000fc0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009884:	2180      	movs	r1, #128	@ 0x80
 8009886:	4809      	ldr	r0, [pc, #36]	@ (80098ac <USBD_LL_Init+0x9c>)
 8009888:	f7f9 fb8f 	bl	8002faa <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800988c:	2240      	movs	r2, #64	@ 0x40
 800988e:	2100      	movs	r1, #0
 8009890:	4806      	ldr	r0, [pc, #24]	@ (80098ac <USBD_LL_Init+0x9c>)
 8009892:	f7f9 fb43 	bl	8002f1c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009896:	2280      	movs	r2, #128	@ 0x80
 8009898:	2101      	movs	r1, #1
 800989a:	4804      	ldr	r0, [pc, #16]	@ (80098ac <USBD_LL_Init+0x9c>)
 800989c:	f7f9 fb3e 	bl	8002f1c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80098a0:	2300      	movs	r3, #0
}
 80098a2:	4618      	mov	r0, r3
 80098a4:	3708      	adds	r7, #8
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}
 80098aa:	bf00      	nop
 80098ac:	20001818 	.word	0x20001818

080098b0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b084      	sub	sp, #16
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098b8:	2300      	movs	r3, #0
 80098ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098bc:	2300      	movs	r3, #0
 80098be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80098c6:	4618      	mov	r0, r3
 80098c8:	f7f8 fa2e 	bl	8001d28 <HAL_PCD_Start>
 80098cc:	4603      	mov	r3, r0
 80098ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098d0:	7bfb      	ldrb	r3, [r7, #15]
 80098d2:	4618      	mov	r0, r3
 80098d4:	f000 f97e 	bl	8009bd4 <USBD_Get_USB_Status>
 80098d8:	4603      	mov	r3, r0
 80098da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80098de:	4618      	mov	r0, r3
 80098e0:	3710      	adds	r7, #16
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}

080098e6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80098e6:	b580      	push	{r7, lr}
 80098e8:	b084      	sub	sp, #16
 80098ea:	af00      	add	r7, sp, #0
 80098ec:	6078      	str	r0, [r7, #4]
 80098ee:	4608      	mov	r0, r1
 80098f0:	4611      	mov	r1, r2
 80098f2:	461a      	mov	r2, r3
 80098f4:	4603      	mov	r3, r0
 80098f6:	70fb      	strb	r3, [r7, #3]
 80098f8:	460b      	mov	r3, r1
 80098fa:	70bb      	strb	r3, [r7, #2]
 80098fc:	4613      	mov	r3, r2
 80098fe:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009900:	2300      	movs	r3, #0
 8009902:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009904:	2300      	movs	r3, #0
 8009906:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800990e:	78bb      	ldrb	r3, [r7, #2]
 8009910:	883a      	ldrh	r2, [r7, #0]
 8009912:	78f9      	ldrb	r1, [r7, #3]
 8009914:	f7f8 ff1c 	bl	8002750 <HAL_PCD_EP_Open>
 8009918:	4603      	mov	r3, r0
 800991a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800991c:	7bfb      	ldrb	r3, [r7, #15]
 800991e:	4618      	mov	r0, r3
 8009920:	f000 f958 	bl	8009bd4 <USBD_Get_USB_Status>
 8009924:	4603      	mov	r3, r0
 8009926:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009928:	7bbb      	ldrb	r3, [r7, #14]
}
 800992a:	4618      	mov	r0, r3
 800992c:	3710      	adds	r7, #16
 800992e:	46bd      	mov	sp, r7
 8009930:	bd80      	pop	{r7, pc}

08009932 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009932:	b580      	push	{r7, lr}
 8009934:	b084      	sub	sp, #16
 8009936:	af00      	add	r7, sp, #0
 8009938:	6078      	str	r0, [r7, #4]
 800993a:	460b      	mov	r3, r1
 800993c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800993e:	2300      	movs	r3, #0
 8009940:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009942:	2300      	movs	r3, #0
 8009944:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800994c:	78fa      	ldrb	r2, [r7, #3]
 800994e:	4611      	mov	r1, r2
 8009950:	4618      	mov	r0, r3
 8009952:	f7f8 ff67 	bl	8002824 <HAL_PCD_EP_Close>
 8009956:	4603      	mov	r3, r0
 8009958:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800995a:	7bfb      	ldrb	r3, [r7, #15]
 800995c:	4618      	mov	r0, r3
 800995e:	f000 f939 	bl	8009bd4 <USBD_Get_USB_Status>
 8009962:	4603      	mov	r3, r0
 8009964:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009966:	7bbb      	ldrb	r3, [r7, #14]
}
 8009968:	4618      	mov	r0, r3
 800996a:	3710      	adds	r7, #16
 800996c:	46bd      	mov	sp, r7
 800996e:	bd80      	pop	{r7, pc}

08009970 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b084      	sub	sp, #16
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
 8009978:	460b      	mov	r3, r1
 800997a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800997c:	2300      	movs	r3, #0
 800997e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009980:	2300      	movs	r3, #0
 8009982:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800998a:	78fa      	ldrb	r2, [r7, #3]
 800998c:	4611      	mov	r1, r2
 800998e:	4618      	mov	r0, r3
 8009990:	f7f9 f81f 	bl	80029d2 <HAL_PCD_EP_SetStall>
 8009994:	4603      	mov	r3, r0
 8009996:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009998:	7bfb      	ldrb	r3, [r7, #15]
 800999a:	4618      	mov	r0, r3
 800999c:	f000 f91a 	bl	8009bd4 <USBD_Get_USB_Status>
 80099a0:	4603      	mov	r3, r0
 80099a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80099a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80099a6:	4618      	mov	r0, r3
 80099a8:	3710      	adds	r7, #16
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}

080099ae <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80099ae:	b580      	push	{r7, lr}
 80099b0:	b084      	sub	sp, #16
 80099b2:	af00      	add	r7, sp, #0
 80099b4:	6078      	str	r0, [r7, #4]
 80099b6:	460b      	mov	r3, r1
 80099b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099ba:	2300      	movs	r3, #0
 80099bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099be:	2300      	movs	r3, #0
 80099c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80099c8:	78fa      	ldrb	r2, [r7, #3]
 80099ca:	4611      	mov	r1, r2
 80099cc:	4618      	mov	r0, r3
 80099ce:	f7f9 f863 	bl	8002a98 <HAL_PCD_EP_ClrStall>
 80099d2:	4603      	mov	r3, r0
 80099d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099d6:	7bfb      	ldrb	r3, [r7, #15]
 80099d8:	4618      	mov	r0, r3
 80099da:	f000 f8fb 	bl	8009bd4 <USBD_Get_USB_Status>
 80099de:	4603      	mov	r3, r0
 80099e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80099e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80099e4:	4618      	mov	r0, r3
 80099e6:	3710      	adds	r7, #16
 80099e8:	46bd      	mov	sp, r7
 80099ea:	bd80      	pop	{r7, pc}

080099ec <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b085      	sub	sp, #20
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
 80099f4:	460b      	mov	r3, r1
 80099f6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80099fe:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009a00:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	da0b      	bge.n	8009a20 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009a08:	78fb      	ldrb	r3, [r7, #3]
 8009a0a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009a0e:	68f9      	ldr	r1, [r7, #12]
 8009a10:	4613      	mov	r3, r2
 8009a12:	00db      	lsls	r3, r3, #3
 8009a14:	4413      	add	r3, r2
 8009a16:	009b      	lsls	r3, r3, #2
 8009a18:	440b      	add	r3, r1
 8009a1a:	3316      	adds	r3, #22
 8009a1c:	781b      	ldrb	r3, [r3, #0]
 8009a1e:	e00b      	b.n	8009a38 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009a20:	78fb      	ldrb	r3, [r7, #3]
 8009a22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009a26:	68f9      	ldr	r1, [r7, #12]
 8009a28:	4613      	mov	r3, r2
 8009a2a:	00db      	lsls	r3, r3, #3
 8009a2c:	4413      	add	r3, r2
 8009a2e:	009b      	lsls	r3, r3, #2
 8009a30:	440b      	add	r3, r1
 8009a32:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009a36:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	3714      	adds	r7, #20
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a42:	4770      	bx	lr

08009a44 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b084      	sub	sp, #16
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	6078      	str	r0, [r7, #4]
 8009a4c:	460b      	mov	r3, r1
 8009a4e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a50:	2300      	movs	r3, #0
 8009a52:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a54:	2300      	movs	r3, #0
 8009a56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009a5e:	78fa      	ldrb	r2, [r7, #3]
 8009a60:	4611      	mov	r1, r2
 8009a62:	4618      	mov	r0, r3
 8009a64:	f7f8 fe50 	bl	8002708 <HAL_PCD_SetAddress>
 8009a68:	4603      	mov	r3, r0
 8009a6a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a6c:	7bfb      	ldrb	r3, [r7, #15]
 8009a6e:	4618      	mov	r0, r3
 8009a70:	f000 f8b0 	bl	8009bd4 <USBD_Get_USB_Status>
 8009a74:	4603      	mov	r3, r0
 8009a76:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a78:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	3710      	adds	r7, #16
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bd80      	pop	{r7, pc}

08009a82 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009a82:	b580      	push	{r7, lr}
 8009a84:	b086      	sub	sp, #24
 8009a86:	af00      	add	r7, sp, #0
 8009a88:	60f8      	str	r0, [r7, #12]
 8009a8a:	607a      	str	r2, [r7, #4]
 8009a8c:	603b      	str	r3, [r7, #0]
 8009a8e:	460b      	mov	r3, r1
 8009a90:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a92:	2300      	movs	r3, #0
 8009a94:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a96:	2300      	movs	r3, #0
 8009a98:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009aa0:	7af9      	ldrb	r1, [r7, #11]
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	687a      	ldr	r2, [r7, #4]
 8009aa6:	f7f8 ff5a 	bl	800295e <HAL_PCD_EP_Transmit>
 8009aaa:	4603      	mov	r3, r0
 8009aac:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009aae:	7dfb      	ldrb	r3, [r7, #23]
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	f000 f88f 	bl	8009bd4 <USBD_Get_USB_Status>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009aba:	7dbb      	ldrb	r3, [r7, #22]
}
 8009abc:	4618      	mov	r0, r3
 8009abe:	3718      	adds	r7, #24
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	bd80      	pop	{r7, pc}

08009ac4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b086      	sub	sp, #24
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	60f8      	str	r0, [r7, #12]
 8009acc:	607a      	str	r2, [r7, #4]
 8009ace:	603b      	str	r3, [r7, #0]
 8009ad0:	460b      	mov	r3, r1
 8009ad2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ad8:	2300      	movs	r3, #0
 8009ada:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009ae2:	7af9      	ldrb	r1, [r7, #11]
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	687a      	ldr	r2, [r7, #4]
 8009ae8:	f7f8 fee6 	bl	80028b8 <HAL_PCD_EP_Receive>
 8009aec:	4603      	mov	r3, r0
 8009aee:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009af0:	7dfb      	ldrb	r3, [r7, #23]
 8009af2:	4618      	mov	r0, r3
 8009af4:	f000 f86e 	bl	8009bd4 <USBD_Get_USB_Status>
 8009af8:	4603      	mov	r3, r0
 8009afa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009afc:	7dbb      	ldrb	r3, [r7, #22]
}
 8009afe:	4618      	mov	r0, r3
 8009b00:	3718      	adds	r7, #24
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bd80      	pop	{r7, pc}

08009b06 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009b06:	b580      	push	{r7, lr}
 8009b08:	b082      	sub	sp, #8
 8009b0a:	af00      	add	r7, sp, #0
 8009b0c:	6078      	str	r0, [r7, #4]
 8009b0e:	460b      	mov	r3, r1
 8009b10:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009b18:	78fa      	ldrb	r2, [r7, #3]
 8009b1a:	4611      	mov	r1, r2
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	f7f8 ff06 	bl	800292e <HAL_PCD_EP_GetRxCount>
 8009b22:	4603      	mov	r3, r0
}
 8009b24:	4618      	mov	r0, r3
 8009b26:	3708      	adds	r7, #8
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bd80      	pop	{r7, pc}

08009b2c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b082      	sub	sp, #8
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
 8009b34:	460b      	mov	r3, r1
 8009b36:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8009b38:	78fb      	ldrb	r3, [r7, #3]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d002      	beq.n	8009b44 <HAL_PCDEx_LPM_Callback+0x18>
 8009b3e:	2b01      	cmp	r3, #1
 8009b40:	d01f      	beq.n	8009b82 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8009b42:	e03b      	b.n	8009bbc <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	7adb      	ldrb	r3, [r3, #11]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d007      	beq.n	8009b5c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8009b4c:	f000 f83c 	bl	8009bc8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009b50:	4b1c      	ldr	r3, [pc, #112]	@ (8009bc4 <HAL_PCDEx_LPM_Callback+0x98>)
 8009b52:	691b      	ldr	r3, [r3, #16]
 8009b54:	4a1b      	ldr	r2, [pc, #108]	@ (8009bc4 <HAL_PCDEx_LPM_Callback+0x98>)
 8009b56:	f023 0306 	bic.w	r3, r3, #6
 8009b5a:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	687a      	ldr	r2, [r7, #4]
 8009b68:	6812      	ldr	r2, [r2, #0]
 8009b6a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009b6e:	f023 0301 	bic.w	r3, r3, #1
 8009b72:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	f7fe fa4a 	bl	8008014 <USBD_LL_Resume>
    break;
 8009b80:	e01c      	b.n	8009bbc <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	687a      	ldr	r2, [r7, #4]
 8009b8e:	6812      	ldr	r2, [r2, #0]
 8009b90:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009b94:	f043 0301 	orr.w	r3, r3, #1
 8009b98:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	f7fe fa1b 	bl	8007fdc <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	7adb      	ldrb	r3, [r3, #11]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d005      	beq.n	8009bba <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009bae:	4b05      	ldr	r3, [pc, #20]	@ (8009bc4 <HAL_PCDEx_LPM_Callback+0x98>)
 8009bb0:	691b      	ldr	r3, [r3, #16]
 8009bb2:	4a04      	ldr	r2, [pc, #16]	@ (8009bc4 <HAL_PCDEx_LPM_Callback+0x98>)
 8009bb4:	f043 0306 	orr.w	r3, r3, #6
 8009bb8:	6113      	str	r3, [r2, #16]
    break;
 8009bba:	bf00      	nop
}
 8009bbc:	bf00      	nop
 8009bbe:	3708      	adds	r7, #8
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bd80      	pop	{r7, pc}
 8009bc4:	e000ed00 	.word	0xe000ed00

08009bc8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8009bcc:	f7f6 ff74 	bl	8000ab8 <SystemClock_Config>
}
 8009bd0:	bf00      	nop
 8009bd2:	bd80      	pop	{r7, pc}

08009bd4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009bd4:	b480      	push	{r7}
 8009bd6:	b085      	sub	sp, #20
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	4603      	mov	r3, r0
 8009bdc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009bde:	2300      	movs	r3, #0
 8009be0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009be2:	79fb      	ldrb	r3, [r7, #7]
 8009be4:	2b03      	cmp	r3, #3
 8009be6:	d817      	bhi.n	8009c18 <USBD_Get_USB_Status+0x44>
 8009be8:	a201      	add	r2, pc, #4	@ (adr r2, 8009bf0 <USBD_Get_USB_Status+0x1c>)
 8009bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bee:	bf00      	nop
 8009bf0:	08009c01 	.word	0x08009c01
 8009bf4:	08009c07 	.word	0x08009c07
 8009bf8:	08009c0d 	.word	0x08009c0d
 8009bfc:	08009c13 	.word	0x08009c13
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009c00:	2300      	movs	r3, #0
 8009c02:	73fb      	strb	r3, [r7, #15]
    break;
 8009c04:	e00b      	b.n	8009c1e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009c06:	2303      	movs	r3, #3
 8009c08:	73fb      	strb	r3, [r7, #15]
    break;
 8009c0a:	e008      	b.n	8009c1e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	73fb      	strb	r3, [r7, #15]
    break;
 8009c10:	e005      	b.n	8009c1e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009c12:	2303      	movs	r3, #3
 8009c14:	73fb      	strb	r3, [r7, #15]
    break;
 8009c16:	e002      	b.n	8009c1e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009c18:	2303      	movs	r3, #3
 8009c1a:	73fb      	strb	r3, [r7, #15]
    break;
 8009c1c:	bf00      	nop
  }
  return usb_status;
 8009c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c20:	4618      	mov	r0, r3
 8009c22:	3714      	adds	r7, #20
 8009c24:	46bd      	mov	sp, r7
 8009c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2a:	4770      	bx	lr

08009c2c <malloc>:
 8009c2c:	4b02      	ldr	r3, [pc, #8]	@ (8009c38 <malloc+0xc>)
 8009c2e:	4601      	mov	r1, r0
 8009c30:	6818      	ldr	r0, [r3, #0]
 8009c32:	f000 b82d 	b.w	8009c90 <_malloc_r>
 8009c36:	bf00      	nop
 8009c38:	20000120 	.word	0x20000120

08009c3c <free>:
 8009c3c:	4b02      	ldr	r3, [pc, #8]	@ (8009c48 <free+0xc>)
 8009c3e:	4601      	mov	r1, r0
 8009c40:	6818      	ldr	r0, [r3, #0]
 8009c42:	f000 b8f5 	b.w	8009e30 <_free_r>
 8009c46:	bf00      	nop
 8009c48:	20000120 	.word	0x20000120

08009c4c <sbrk_aligned>:
 8009c4c:	b570      	push	{r4, r5, r6, lr}
 8009c4e:	4e0f      	ldr	r6, [pc, #60]	@ (8009c8c <sbrk_aligned+0x40>)
 8009c50:	460c      	mov	r4, r1
 8009c52:	6831      	ldr	r1, [r6, #0]
 8009c54:	4605      	mov	r5, r0
 8009c56:	b911      	cbnz	r1, 8009c5e <sbrk_aligned+0x12>
 8009c58:	f000 f8ae 	bl	8009db8 <_sbrk_r>
 8009c5c:	6030      	str	r0, [r6, #0]
 8009c5e:	4621      	mov	r1, r4
 8009c60:	4628      	mov	r0, r5
 8009c62:	f000 f8a9 	bl	8009db8 <_sbrk_r>
 8009c66:	1c43      	adds	r3, r0, #1
 8009c68:	d103      	bne.n	8009c72 <sbrk_aligned+0x26>
 8009c6a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009c6e:	4620      	mov	r0, r4
 8009c70:	bd70      	pop	{r4, r5, r6, pc}
 8009c72:	1cc4      	adds	r4, r0, #3
 8009c74:	f024 0403 	bic.w	r4, r4, #3
 8009c78:	42a0      	cmp	r0, r4
 8009c7a:	d0f8      	beq.n	8009c6e <sbrk_aligned+0x22>
 8009c7c:	1a21      	subs	r1, r4, r0
 8009c7e:	4628      	mov	r0, r5
 8009c80:	f000 f89a 	bl	8009db8 <_sbrk_r>
 8009c84:	3001      	adds	r0, #1
 8009c86:	d1f2      	bne.n	8009c6e <sbrk_aligned+0x22>
 8009c88:	e7ef      	b.n	8009c6a <sbrk_aligned+0x1e>
 8009c8a:	bf00      	nop
 8009c8c:	20001cf8 	.word	0x20001cf8

08009c90 <_malloc_r>:
 8009c90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c94:	1ccd      	adds	r5, r1, #3
 8009c96:	f025 0503 	bic.w	r5, r5, #3
 8009c9a:	3508      	adds	r5, #8
 8009c9c:	2d0c      	cmp	r5, #12
 8009c9e:	bf38      	it	cc
 8009ca0:	250c      	movcc	r5, #12
 8009ca2:	2d00      	cmp	r5, #0
 8009ca4:	4606      	mov	r6, r0
 8009ca6:	db01      	blt.n	8009cac <_malloc_r+0x1c>
 8009ca8:	42a9      	cmp	r1, r5
 8009caa:	d904      	bls.n	8009cb6 <_malloc_r+0x26>
 8009cac:	230c      	movs	r3, #12
 8009cae:	6033      	str	r3, [r6, #0]
 8009cb0:	2000      	movs	r0, #0
 8009cb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009d8c <_malloc_r+0xfc>
 8009cba:	f000 f869 	bl	8009d90 <__malloc_lock>
 8009cbe:	f8d8 3000 	ldr.w	r3, [r8]
 8009cc2:	461c      	mov	r4, r3
 8009cc4:	bb44      	cbnz	r4, 8009d18 <_malloc_r+0x88>
 8009cc6:	4629      	mov	r1, r5
 8009cc8:	4630      	mov	r0, r6
 8009cca:	f7ff ffbf 	bl	8009c4c <sbrk_aligned>
 8009cce:	1c43      	adds	r3, r0, #1
 8009cd0:	4604      	mov	r4, r0
 8009cd2:	d158      	bne.n	8009d86 <_malloc_r+0xf6>
 8009cd4:	f8d8 4000 	ldr.w	r4, [r8]
 8009cd8:	4627      	mov	r7, r4
 8009cda:	2f00      	cmp	r7, #0
 8009cdc:	d143      	bne.n	8009d66 <_malloc_r+0xd6>
 8009cde:	2c00      	cmp	r4, #0
 8009ce0:	d04b      	beq.n	8009d7a <_malloc_r+0xea>
 8009ce2:	6823      	ldr	r3, [r4, #0]
 8009ce4:	4639      	mov	r1, r7
 8009ce6:	4630      	mov	r0, r6
 8009ce8:	eb04 0903 	add.w	r9, r4, r3
 8009cec:	f000 f864 	bl	8009db8 <_sbrk_r>
 8009cf0:	4581      	cmp	r9, r0
 8009cf2:	d142      	bne.n	8009d7a <_malloc_r+0xea>
 8009cf4:	6821      	ldr	r1, [r4, #0]
 8009cf6:	1a6d      	subs	r5, r5, r1
 8009cf8:	4629      	mov	r1, r5
 8009cfa:	4630      	mov	r0, r6
 8009cfc:	f7ff ffa6 	bl	8009c4c <sbrk_aligned>
 8009d00:	3001      	adds	r0, #1
 8009d02:	d03a      	beq.n	8009d7a <_malloc_r+0xea>
 8009d04:	6823      	ldr	r3, [r4, #0]
 8009d06:	442b      	add	r3, r5
 8009d08:	6023      	str	r3, [r4, #0]
 8009d0a:	f8d8 3000 	ldr.w	r3, [r8]
 8009d0e:	685a      	ldr	r2, [r3, #4]
 8009d10:	bb62      	cbnz	r2, 8009d6c <_malloc_r+0xdc>
 8009d12:	f8c8 7000 	str.w	r7, [r8]
 8009d16:	e00f      	b.n	8009d38 <_malloc_r+0xa8>
 8009d18:	6822      	ldr	r2, [r4, #0]
 8009d1a:	1b52      	subs	r2, r2, r5
 8009d1c:	d420      	bmi.n	8009d60 <_malloc_r+0xd0>
 8009d1e:	2a0b      	cmp	r2, #11
 8009d20:	d917      	bls.n	8009d52 <_malloc_r+0xc2>
 8009d22:	1961      	adds	r1, r4, r5
 8009d24:	42a3      	cmp	r3, r4
 8009d26:	6025      	str	r5, [r4, #0]
 8009d28:	bf18      	it	ne
 8009d2a:	6059      	strne	r1, [r3, #4]
 8009d2c:	6863      	ldr	r3, [r4, #4]
 8009d2e:	bf08      	it	eq
 8009d30:	f8c8 1000 	streq.w	r1, [r8]
 8009d34:	5162      	str	r2, [r4, r5]
 8009d36:	604b      	str	r3, [r1, #4]
 8009d38:	4630      	mov	r0, r6
 8009d3a:	f000 f82f 	bl	8009d9c <__malloc_unlock>
 8009d3e:	f104 000b 	add.w	r0, r4, #11
 8009d42:	1d23      	adds	r3, r4, #4
 8009d44:	f020 0007 	bic.w	r0, r0, #7
 8009d48:	1ac2      	subs	r2, r0, r3
 8009d4a:	bf1c      	itt	ne
 8009d4c:	1a1b      	subne	r3, r3, r0
 8009d4e:	50a3      	strne	r3, [r4, r2]
 8009d50:	e7af      	b.n	8009cb2 <_malloc_r+0x22>
 8009d52:	6862      	ldr	r2, [r4, #4]
 8009d54:	42a3      	cmp	r3, r4
 8009d56:	bf0c      	ite	eq
 8009d58:	f8c8 2000 	streq.w	r2, [r8]
 8009d5c:	605a      	strne	r2, [r3, #4]
 8009d5e:	e7eb      	b.n	8009d38 <_malloc_r+0xa8>
 8009d60:	4623      	mov	r3, r4
 8009d62:	6864      	ldr	r4, [r4, #4]
 8009d64:	e7ae      	b.n	8009cc4 <_malloc_r+0x34>
 8009d66:	463c      	mov	r4, r7
 8009d68:	687f      	ldr	r7, [r7, #4]
 8009d6a:	e7b6      	b.n	8009cda <_malloc_r+0x4a>
 8009d6c:	461a      	mov	r2, r3
 8009d6e:	685b      	ldr	r3, [r3, #4]
 8009d70:	42a3      	cmp	r3, r4
 8009d72:	d1fb      	bne.n	8009d6c <_malloc_r+0xdc>
 8009d74:	2300      	movs	r3, #0
 8009d76:	6053      	str	r3, [r2, #4]
 8009d78:	e7de      	b.n	8009d38 <_malloc_r+0xa8>
 8009d7a:	230c      	movs	r3, #12
 8009d7c:	6033      	str	r3, [r6, #0]
 8009d7e:	4630      	mov	r0, r6
 8009d80:	f000 f80c 	bl	8009d9c <__malloc_unlock>
 8009d84:	e794      	b.n	8009cb0 <_malloc_r+0x20>
 8009d86:	6005      	str	r5, [r0, #0]
 8009d88:	e7d6      	b.n	8009d38 <_malloc_r+0xa8>
 8009d8a:	bf00      	nop
 8009d8c:	20001cfc 	.word	0x20001cfc

08009d90 <__malloc_lock>:
 8009d90:	4801      	ldr	r0, [pc, #4]	@ (8009d98 <__malloc_lock+0x8>)
 8009d92:	f000 b84b 	b.w	8009e2c <__retarget_lock_acquire_recursive>
 8009d96:	bf00      	nop
 8009d98:	20001e38 	.word	0x20001e38

08009d9c <__malloc_unlock>:
 8009d9c:	4801      	ldr	r0, [pc, #4]	@ (8009da4 <__malloc_unlock+0x8>)
 8009d9e:	f000 b846 	b.w	8009e2e <__retarget_lock_release_recursive>
 8009da2:	bf00      	nop
 8009da4:	20001e38 	.word	0x20001e38

08009da8 <memset>:
 8009da8:	4402      	add	r2, r0
 8009daa:	4603      	mov	r3, r0
 8009dac:	4293      	cmp	r3, r2
 8009dae:	d100      	bne.n	8009db2 <memset+0xa>
 8009db0:	4770      	bx	lr
 8009db2:	f803 1b01 	strb.w	r1, [r3], #1
 8009db6:	e7f9      	b.n	8009dac <memset+0x4>

08009db8 <_sbrk_r>:
 8009db8:	b538      	push	{r3, r4, r5, lr}
 8009dba:	4d06      	ldr	r5, [pc, #24]	@ (8009dd4 <_sbrk_r+0x1c>)
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	4604      	mov	r4, r0
 8009dc0:	4608      	mov	r0, r1
 8009dc2:	602b      	str	r3, [r5, #0]
 8009dc4:	f7f7 fab0 	bl	8001328 <_sbrk>
 8009dc8:	1c43      	adds	r3, r0, #1
 8009dca:	d102      	bne.n	8009dd2 <_sbrk_r+0x1a>
 8009dcc:	682b      	ldr	r3, [r5, #0]
 8009dce:	b103      	cbz	r3, 8009dd2 <_sbrk_r+0x1a>
 8009dd0:	6023      	str	r3, [r4, #0]
 8009dd2:	bd38      	pop	{r3, r4, r5, pc}
 8009dd4:	20001e3c 	.word	0x20001e3c

08009dd8 <__errno>:
 8009dd8:	4b01      	ldr	r3, [pc, #4]	@ (8009de0 <__errno+0x8>)
 8009dda:	6818      	ldr	r0, [r3, #0]
 8009ddc:	4770      	bx	lr
 8009dde:	bf00      	nop
 8009de0:	20000120 	.word	0x20000120

08009de4 <__libc_init_array>:
 8009de4:	b570      	push	{r4, r5, r6, lr}
 8009de6:	4d0d      	ldr	r5, [pc, #52]	@ (8009e1c <__libc_init_array+0x38>)
 8009de8:	4c0d      	ldr	r4, [pc, #52]	@ (8009e20 <__libc_init_array+0x3c>)
 8009dea:	1b64      	subs	r4, r4, r5
 8009dec:	10a4      	asrs	r4, r4, #2
 8009dee:	2600      	movs	r6, #0
 8009df0:	42a6      	cmp	r6, r4
 8009df2:	d109      	bne.n	8009e08 <__libc_init_array+0x24>
 8009df4:	4d0b      	ldr	r5, [pc, #44]	@ (8009e24 <__libc_init_array+0x40>)
 8009df6:	4c0c      	ldr	r4, [pc, #48]	@ (8009e28 <__libc_init_array+0x44>)
 8009df8:	f000 f864 	bl	8009ec4 <_init>
 8009dfc:	1b64      	subs	r4, r4, r5
 8009dfe:	10a4      	asrs	r4, r4, #2
 8009e00:	2600      	movs	r6, #0
 8009e02:	42a6      	cmp	r6, r4
 8009e04:	d105      	bne.n	8009e12 <__libc_init_array+0x2e>
 8009e06:	bd70      	pop	{r4, r5, r6, pc}
 8009e08:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e0c:	4798      	blx	r3
 8009e0e:	3601      	adds	r6, #1
 8009e10:	e7ee      	b.n	8009df0 <__libc_init_array+0xc>
 8009e12:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e16:	4798      	blx	r3
 8009e18:	3601      	adds	r6, #1
 8009e1a:	e7f2      	b.n	8009e02 <__libc_init_array+0x1e>
 8009e1c:	08009f3c 	.word	0x08009f3c
 8009e20:	08009f3c 	.word	0x08009f3c
 8009e24:	08009f3c 	.word	0x08009f3c
 8009e28:	08009f40 	.word	0x08009f40

08009e2c <__retarget_lock_acquire_recursive>:
 8009e2c:	4770      	bx	lr

08009e2e <__retarget_lock_release_recursive>:
 8009e2e:	4770      	bx	lr

08009e30 <_free_r>:
 8009e30:	b538      	push	{r3, r4, r5, lr}
 8009e32:	4605      	mov	r5, r0
 8009e34:	2900      	cmp	r1, #0
 8009e36:	d041      	beq.n	8009ebc <_free_r+0x8c>
 8009e38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e3c:	1f0c      	subs	r4, r1, #4
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	bfb8      	it	lt
 8009e42:	18e4      	addlt	r4, r4, r3
 8009e44:	f7ff ffa4 	bl	8009d90 <__malloc_lock>
 8009e48:	4a1d      	ldr	r2, [pc, #116]	@ (8009ec0 <_free_r+0x90>)
 8009e4a:	6813      	ldr	r3, [r2, #0]
 8009e4c:	b933      	cbnz	r3, 8009e5c <_free_r+0x2c>
 8009e4e:	6063      	str	r3, [r4, #4]
 8009e50:	6014      	str	r4, [r2, #0]
 8009e52:	4628      	mov	r0, r5
 8009e54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e58:	f7ff bfa0 	b.w	8009d9c <__malloc_unlock>
 8009e5c:	42a3      	cmp	r3, r4
 8009e5e:	d908      	bls.n	8009e72 <_free_r+0x42>
 8009e60:	6820      	ldr	r0, [r4, #0]
 8009e62:	1821      	adds	r1, r4, r0
 8009e64:	428b      	cmp	r3, r1
 8009e66:	bf01      	itttt	eq
 8009e68:	6819      	ldreq	r1, [r3, #0]
 8009e6a:	685b      	ldreq	r3, [r3, #4]
 8009e6c:	1809      	addeq	r1, r1, r0
 8009e6e:	6021      	streq	r1, [r4, #0]
 8009e70:	e7ed      	b.n	8009e4e <_free_r+0x1e>
 8009e72:	461a      	mov	r2, r3
 8009e74:	685b      	ldr	r3, [r3, #4]
 8009e76:	b10b      	cbz	r3, 8009e7c <_free_r+0x4c>
 8009e78:	42a3      	cmp	r3, r4
 8009e7a:	d9fa      	bls.n	8009e72 <_free_r+0x42>
 8009e7c:	6811      	ldr	r1, [r2, #0]
 8009e7e:	1850      	adds	r0, r2, r1
 8009e80:	42a0      	cmp	r0, r4
 8009e82:	d10b      	bne.n	8009e9c <_free_r+0x6c>
 8009e84:	6820      	ldr	r0, [r4, #0]
 8009e86:	4401      	add	r1, r0
 8009e88:	1850      	adds	r0, r2, r1
 8009e8a:	4283      	cmp	r3, r0
 8009e8c:	6011      	str	r1, [r2, #0]
 8009e8e:	d1e0      	bne.n	8009e52 <_free_r+0x22>
 8009e90:	6818      	ldr	r0, [r3, #0]
 8009e92:	685b      	ldr	r3, [r3, #4]
 8009e94:	6053      	str	r3, [r2, #4]
 8009e96:	4408      	add	r0, r1
 8009e98:	6010      	str	r0, [r2, #0]
 8009e9a:	e7da      	b.n	8009e52 <_free_r+0x22>
 8009e9c:	d902      	bls.n	8009ea4 <_free_r+0x74>
 8009e9e:	230c      	movs	r3, #12
 8009ea0:	602b      	str	r3, [r5, #0]
 8009ea2:	e7d6      	b.n	8009e52 <_free_r+0x22>
 8009ea4:	6820      	ldr	r0, [r4, #0]
 8009ea6:	1821      	adds	r1, r4, r0
 8009ea8:	428b      	cmp	r3, r1
 8009eaa:	bf04      	itt	eq
 8009eac:	6819      	ldreq	r1, [r3, #0]
 8009eae:	685b      	ldreq	r3, [r3, #4]
 8009eb0:	6063      	str	r3, [r4, #4]
 8009eb2:	bf04      	itt	eq
 8009eb4:	1809      	addeq	r1, r1, r0
 8009eb6:	6021      	streq	r1, [r4, #0]
 8009eb8:	6054      	str	r4, [r2, #4]
 8009eba:	e7ca      	b.n	8009e52 <_free_r+0x22>
 8009ebc:	bd38      	pop	{r3, r4, r5, pc}
 8009ebe:	bf00      	nop
 8009ec0:	20001cfc 	.word	0x20001cfc

08009ec4 <_init>:
 8009ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ec6:	bf00      	nop
 8009ec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009eca:	bc08      	pop	{r3}
 8009ecc:	469e      	mov	lr, r3
 8009ece:	4770      	bx	lr

08009ed0 <_fini>:
 8009ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ed2:	bf00      	nop
 8009ed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ed6:	bc08      	pop	{r3}
 8009ed8:	469e      	mov	lr, r3
 8009eda:	4770      	bx	lr
