<html><body><samp><pre>
<!@TC:1393230472>
Synopsys VHDL Compiler, version comp400rc, Build 020R, built May 20 2009
Copyright (C) 1994-2009, Synopsys Inc.  All Rights Reserved

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Program Files (x86)\Synplicity\fpga_C200906\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1393230508> | Setting time resolution to ns
@I:: "C:\Users\Student\Documents\GitHub\mod-anal-dig-sys\ex5\src\design1.vhd"
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Student\Documents\GitHub\mod-anal-dig-sys\ex5\src\design1.vhd:4:7:4:14:@N:CD630:@XP_MSG">design1.vhd(4)</a><!@TM:1393230508> | Synthesizing work.design1.design1 
Post processing for work.design1.design1
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 24 09:28:28 2014

###########################################################]
