
Robot_4D.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b684  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000504  0800b818  0800b818  0001b818  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd1c  0800bd1c  000202c0  2**0
                  CONTENTS
  4 .ARM          00000008  0800bd1c  0800bd1c  0001bd1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bd24  0800bd24  000202c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bd24  0800bd24  0001bd24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bd28  0800bd28  0001bd28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002c0  20000000  0800bd2c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000202c0  2**0
                  CONTENTS
 10 .bss          00000630  200002c0  200002c0  000202c0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200008f0  200008f0  000202c0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000202c0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000103c4  00000000  00000000  000202f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022de  00000000  00000000  000306b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e58  00000000  00000000  00032998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d70  00000000  00000000  000337f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000222a2  00000000  00000000  00034560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010407  00000000  00000000  00056802  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd46e  00000000  00000000  00066c09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00134077  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005464  00000000  00000000  001340c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002c0 	.word	0x200002c0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b7fc 	.word	0x0800b7fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002c4 	.word	0x200002c4
 80001cc:	0800b7fc 	.word	0x0800b7fc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_frsub>:
 8000c88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c8c:	e002      	b.n	8000c94 <__addsf3>
 8000c8e:	bf00      	nop

08000c90 <__aeabi_fsub>:
 8000c90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c94 <__addsf3>:
 8000c94:	0042      	lsls	r2, r0, #1
 8000c96:	bf1f      	itttt	ne
 8000c98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c9c:	ea92 0f03 	teqne	r2, r3
 8000ca0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ca4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca8:	d06a      	beq.n	8000d80 <__addsf3+0xec>
 8000caa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cb2:	bfc1      	itttt	gt
 8000cb4:	18d2      	addgt	r2, r2, r3
 8000cb6:	4041      	eorgt	r1, r0
 8000cb8:	4048      	eorgt	r0, r1
 8000cba:	4041      	eorgt	r1, r0
 8000cbc:	bfb8      	it	lt
 8000cbe:	425b      	neglt	r3, r3
 8000cc0:	2b19      	cmp	r3, #25
 8000cc2:	bf88      	it	hi
 8000cc4:	4770      	bxhi	lr
 8000cc6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000cca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cce:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000cd2:	bf18      	it	ne
 8000cd4:	4240      	negne	r0, r0
 8000cd6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000cda:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000cde:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ce2:	bf18      	it	ne
 8000ce4:	4249      	negne	r1, r1
 8000ce6:	ea92 0f03 	teq	r2, r3
 8000cea:	d03f      	beq.n	8000d6c <__addsf3+0xd8>
 8000cec:	f1a2 0201 	sub.w	r2, r2, #1
 8000cf0:	fa41 fc03 	asr.w	ip, r1, r3
 8000cf4:	eb10 000c 	adds.w	r0, r0, ip
 8000cf8:	f1c3 0320 	rsb	r3, r3, #32
 8000cfc:	fa01 f103 	lsl.w	r1, r1, r3
 8000d00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d04:	d502      	bpl.n	8000d0c <__addsf3+0x78>
 8000d06:	4249      	negs	r1, r1
 8000d08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d10:	d313      	bcc.n	8000d3a <__addsf3+0xa6>
 8000d12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d16:	d306      	bcc.n	8000d26 <__addsf3+0x92>
 8000d18:	0840      	lsrs	r0, r0, #1
 8000d1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d1e:	f102 0201 	add.w	r2, r2, #1
 8000d22:	2afe      	cmp	r2, #254	; 0xfe
 8000d24:	d251      	bcs.n	8000dca <__addsf3+0x136>
 8000d26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d2e:	bf08      	it	eq
 8000d30:	f020 0001 	biceq.w	r0, r0, #1
 8000d34:	ea40 0003 	orr.w	r0, r0, r3
 8000d38:	4770      	bx	lr
 8000d3a:	0049      	lsls	r1, r1, #1
 8000d3c:	eb40 0000 	adc.w	r0, r0, r0
 8000d40:	3a01      	subs	r2, #1
 8000d42:	bf28      	it	cs
 8000d44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d48:	d2ed      	bcs.n	8000d26 <__addsf3+0x92>
 8000d4a:	fab0 fc80 	clz	ip, r0
 8000d4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d52:	ebb2 020c 	subs.w	r2, r2, ip
 8000d56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d5a:	bfaa      	itet	ge
 8000d5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d60:	4252      	neglt	r2, r2
 8000d62:	4318      	orrge	r0, r3
 8000d64:	bfbc      	itt	lt
 8000d66:	40d0      	lsrlt	r0, r2
 8000d68:	4318      	orrlt	r0, r3
 8000d6a:	4770      	bx	lr
 8000d6c:	f092 0f00 	teq	r2, #0
 8000d70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d74:	bf06      	itte	eq
 8000d76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d7a:	3201      	addeq	r2, #1
 8000d7c:	3b01      	subne	r3, #1
 8000d7e:	e7b5      	b.n	8000cec <__addsf3+0x58>
 8000d80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d88:	bf18      	it	ne
 8000d8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d8e:	d021      	beq.n	8000dd4 <__addsf3+0x140>
 8000d90:	ea92 0f03 	teq	r2, r3
 8000d94:	d004      	beq.n	8000da0 <__addsf3+0x10c>
 8000d96:	f092 0f00 	teq	r2, #0
 8000d9a:	bf08      	it	eq
 8000d9c:	4608      	moveq	r0, r1
 8000d9e:	4770      	bx	lr
 8000da0:	ea90 0f01 	teq	r0, r1
 8000da4:	bf1c      	itt	ne
 8000da6:	2000      	movne	r0, #0
 8000da8:	4770      	bxne	lr
 8000daa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dae:	d104      	bne.n	8000dba <__addsf3+0x126>
 8000db0:	0040      	lsls	r0, r0, #1
 8000db2:	bf28      	it	cs
 8000db4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000db8:	4770      	bx	lr
 8000dba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dbe:	bf3c      	itt	cc
 8000dc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000dc4:	4770      	bxcc	lr
 8000dc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000dca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000dce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd2:	4770      	bx	lr
 8000dd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000dd8:	bf16      	itet	ne
 8000dda:	4608      	movne	r0, r1
 8000ddc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000de0:	4601      	movne	r1, r0
 8000de2:	0242      	lsls	r2, r0, #9
 8000de4:	bf06      	itte	eq
 8000de6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000dea:	ea90 0f01 	teqeq	r0, r1
 8000dee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000df2:	4770      	bx	lr

08000df4 <__aeabi_ui2f>:
 8000df4:	f04f 0300 	mov.w	r3, #0
 8000df8:	e004      	b.n	8000e04 <__aeabi_i2f+0x8>
 8000dfa:	bf00      	nop

08000dfc <__aeabi_i2f>:
 8000dfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e00:	bf48      	it	mi
 8000e02:	4240      	negmi	r0, r0
 8000e04:	ea5f 0c00 	movs.w	ip, r0
 8000e08:	bf08      	it	eq
 8000e0a:	4770      	bxeq	lr
 8000e0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e10:	4601      	mov	r1, r0
 8000e12:	f04f 0000 	mov.w	r0, #0
 8000e16:	e01c      	b.n	8000e52 <__aeabi_l2f+0x2a>

08000e18 <__aeabi_ul2f>:
 8000e18:	ea50 0201 	orrs.w	r2, r0, r1
 8000e1c:	bf08      	it	eq
 8000e1e:	4770      	bxeq	lr
 8000e20:	f04f 0300 	mov.w	r3, #0
 8000e24:	e00a      	b.n	8000e3c <__aeabi_l2f+0x14>
 8000e26:	bf00      	nop

08000e28 <__aeabi_l2f>:
 8000e28:	ea50 0201 	orrs.w	r2, r0, r1
 8000e2c:	bf08      	it	eq
 8000e2e:	4770      	bxeq	lr
 8000e30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e34:	d502      	bpl.n	8000e3c <__aeabi_l2f+0x14>
 8000e36:	4240      	negs	r0, r0
 8000e38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e3c:	ea5f 0c01 	movs.w	ip, r1
 8000e40:	bf02      	ittt	eq
 8000e42:	4684      	moveq	ip, r0
 8000e44:	4601      	moveq	r1, r0
 8000e46:	2000      	moveq	r0, #0
 8000e48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e4c:	bf08      	it	eq
 8000e4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e56:	fabc f28c 	clz	r2, ip
 8000e5a:	3a08      	subs	r2, #8
 8000e5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e60:	db10      	blt.n	8000e84 <__aeabi_l2f+0x5c>
 8000e62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e66:	4463      	add	r3, ip
 8000e68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e6c:	f1c2 0220 	rsb	r2, r2, #32
 8000e70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e74:	fa20 f202 	lsr.w	r2, r0, r2
 8000e78:	eb43 0002 	adc.w	r0, r3, r2
 8000e7c:	bf08      	it	eq
 8000e7e:	f020 0001 	biceq.w	r0, r0, #1
 8000e82:	4770      	bx	lr
 8000e84:	f102 0220 	add.w	r2, r2, #32
 8000e88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e8c:	f1c2 0220 	rsb	r2, r2, #32
 8000e90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e94:	fa21 f202 	lsr.w	r2, r1, r2
 8000e98:	eb43 0002 	adc.w	r0, r3, r2
 8000e9c:	bf08      	it	eq
 8000e9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ea2:	4770      	bx	lr

08000ea4 <__aeabi_uldivmod>:
 8000ea4:	b953      	cbnz	r3, 8000ebc <__aeabi_uldivmod+0x18>
 8000ea6:	b94a      	cbnz	r2, 8000ebc <__aeabi_uldivmod+0x18>
 8000ea8:	2900      	cmp	r1, #0
 8000eaa:	bf08      	it	eq
 8000eac:	2800      	cmpeq	r0, #0
 8000eae:	bf1c      	itt	ne
 8000eb0:	f04f 31ff 	movne.w	r1, #4294967295
 8000eb4:	f04f 30ff 	movne.w	r0, #4294967295
 8000eb8:	f000 b9aa 	b.w	8001210 <__aeabi_idiv0>
 8000ebc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ec0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ec4:	f000 f83c 	bl	8000f40 <__udivmoddi4>
 8000ec8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ecc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ed0:	b004      	add	sp, #16
 8000ed2:	4770      	bx	lr

08000ed4 <__aeabi_d2lz>:
 8000ed4:	b538      	push	{r3, r4, r5, lr}
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	2300      	movs	r3, #0
 8000eda:	4604      	mov	r4, r0
 8000edc:	460d      	mov	r5, r1
 8000ede:	f7ff fdfd 	bl	8000adc <__aeabi_dcmplt>
 8000ee2:	b928      	cbnz	r0, 8000ef0 <__aeabi_d2lz+0x1c>
 8000ee4:	4620      	mov	r0, r4
 8000ee6:	4629      	mov	r1, r5
 8000ee8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000eec:	f000 b80a 	b.w	8000f04 <__aeabi_d2ulz>
 8000ef0:	4620      	mov	r0, r4
 8000ef2:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000ef6:	f000 f805 	bl	8000f04 <__aeabi_d2ulz>
 8000efa:	4240      	negs	r0, r0
 8000efc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f00:	bd38      	pop	{r3, r4, r5, pc}
 8000f02:	bf00      	nop

08000f04 <__aeabi_d2ulz>:
 8000f04:	b5d0      	push	{r4, r6, r7, lr}
 8000f06:	4b0c      	ldr	r3, [pc, #48]	; (8000f38 <__aeabi_d2ulz+0x34>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	4606      	mov	r6, r0
 8000f0c:	460f      	mov	r7, r1
 8000f0e:	f7ff fb73 	bl	80005f8 <__aeabi_dmul>
 8000f12:	f7ff fe49 	bl	8000ba8 <__aeabi_d2uiz>
 8000f16:	4604      	mov	r4, r0
 8000f18:	f7ff faf4 	bl	8000504 <__aeabi_ui2d>
 8000f1c:	4b07      	ldr	r3, [pc, #28]	; (8000f3c <__aeabi_d2ulz+0x38>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f7ff fb6a 	bl	80005f8 <__aeabi_dmul>
 8000f24:	4602      	mov	r2, r0
 8000f26:	460b      	mov	r3, r1
 8000f28:	4630      	mov	r0, r6
 8000f2a:	4639      	mov	r1, r7
 8000f2c:	f7ff f9ac 	bl	8000288 <__aeabi_dsub>
 8000f30:	f7ff fe3a 	bl	8000ba8 <__aeabi_d2uiz>
 8000f34:	4621      	mov	r1, r4
 8000f36:	bdd0      	pop	{r4, r6, r7, pc}
 8000f38:	3df00000 	.word	0x3df00000
 8000f3c:	41f00000 	.word	0x41f00000

08000f40 <__udivmoddi4>:
 8000f40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f44:	9d08      	ldr	r5, [sp, #32]
 8000f46:	4604      	mov	r4, r0
 8000f48:	468e      	mov	lr, r1
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d14d      	bne.n	8000fea <__udivmoddi4+0xaa>
 8000f4e:	428a      	cmp	r2, r1
 8000f50:	4694      	mov	ip, r2
 8000f52:	d969      	bls.n	8001028 <__udivmoddi4+0xe8>
 8000f54:	fab2 f282 	clz	r2, r2
 8000f58:	b152      	cbz	r2, 8000f70 <__udivmoddi4+0x30>
 8000f5a:	fa01 f302 	lsl.w	r3, r1, r2
 8000f5e:	f1c2 0120 	rsb	r1, r2, #32
 8000f62:	fa20 f101 	lsr.w	r1, r0, r1
 8000f66:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f6a:	ea41 0e03 	orr.w	lr, r1, r3
 8000f6e:	4094      	lsls	r4, r2
 8000f70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f74:	0c21      	lsrs	r1, r4, #16
 8000f76:	fbbe f6f8 	udiv	r6, lr, r8
 8000f7a:	fa1f f78c 	uxth.w	r7, ip
 8000f7e:	fb08 e316 	mls	r3, r8, r6, lr
 8000f82:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000f86:	fb06 f107 	mul.w	r1, r6, r7
 8000f8a:	4299      	cmp	r1, r3
 8000f8c:	d90a      	bls.n	8000fa4 <__udivmoddi4+0x64>
 8000f8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f92:	f106 30ff 	add.w	r0, r6, #4294967295
 8000f96:	f080 811f 	bcs.w	80011d8 <__udivmoddi4+0x298>
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	f240 811c 	bls.w	80011d8 <__udivmoddi4+0x298>
 8000fa0:	3e02      	subs	r6, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1a5b      	subs	r3, r3, r1
 8000fa6:	b2a4      	uxth	r4, r4
 8000fa8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000fac:	fb08 3310 	mls	r3, r8, r0, r3
 8000fb0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fb4:	fb00 f707 	mul.w	r7, r0, r7
 8000fb8:	42a7      	cmp	r7, r4
 8000fba:	d90a      	bls.n	8000fd2 <__udivmoddi4+0x92>
 8000fbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000fc0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000fc4:	f080 810a 	bcs.w	80011dc <__udivmoddi4+0x29c>
 8000fc8:	42a7      	cmp	r7, r4
 8000fca:	f240 8107 	bls.w	80011dc <__udivmoddi4+0x29c>
 8000fce:	4464      	add	r4, ip
 8000fd0:	3802      	subs	r0, #2
 8000fd2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000fd6:	1be4      	subs	r4, r4, r7
 8000fd8:	2600      	movs	r6, #0
 8000fda:	b11d      	cbz	r5, 8000fe4 <__udivmoddi4+0xa4>
 8000fdc:	40d4      	lsrs	r4, r2
 8000fde:	2300      	movs	r3, #0
 8000fe0:	e9c5 4300 	strd	r4, r3, [r5]
 8000fe4:	4631      	mov	r1, r6
 8000fe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fea:	428b      	cmp	r3, r1
 8000fec:	d909      	bls.n	8001002 <__udivmoddi4+0xc2>
 8000fee:	2d00      	cmp	r5, #0
 8000ff0:	f000 80ef 	beq.w	80011d2 <__udivmoddi4+0x292>
 8000ff4:	2600      	movs	r6, #0
 8000ff6:	e9c5 0100 	strd	r0, r1, [r5]
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	4631      	mov	r1, r6
 8000ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001002:	fab3 f683 	clz	r6, r3
 8001006:	2e00      	cmp	r6, #0
 8001008:	d14a      	bne.n	80010a0 <__udivmoddi4+0x160>
 800100a:	428b      	cmp	r3, r1
 800100c:	d302      	bcc.n	8001014 <__udivmoddi4+0xd4>
 800100e:	4282      	cmp	r2, r0
 8001010:	f200 80f9 	bhi.w	8001206 <__udivmoddi4+0x2c6>
 8001014:	1a84      	subs	r4, r0, r2
 8001016:	eb61 0303 	sbc.w	r3, r1, r3
 800101a:	2001      	movs	r0, #1
 800101c:	469e      	mov	lr, r3
 800101e:	2d00      	cmp	r5, #0
 8001020:	d0e0      	beq.n	8000fe4 <__udivmoddi4+0xa4>
 8001022:	e9c5 4e00 	strd	r4, lr, [r5]
 8001026:	e7dd      	b.n	8000fe4 <__udivmoddi4+0xa4>
 8001028:	b902      	cbnz	r2, 800102c <__udivmoddi4+0xec>
 800102a:	deff      	udf	#255	; 0xff
 800102c:	fab2 f282 	clz	r2, r2
 8001030:	2a00      	cmp	r2, #0
 8001032:	f040 8092 	bne.w	800115a <__udivmoddi4+0x21a>
 8001036:	eba1 010c 	sub.w	r1, r1, ip
 800103a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800103e:	fa1f fe8c 	uxth.w	lr, ip
 8001042:	2601      	movs	r6, #1
 8001044:	0c20      	lsrs	r0, r4, #16
 8001046:	fbb1 f3f7 	udiv	r3, r1, r7
 800104a:	fb07 1113 	mls	r1, r7, r3, r1
 800104e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001052:	fb0e f003 	mul.w	r0, lr, r3
 8001056:	4288      	cmp	r0, r1
 8001058:	d908      	bls.n	800106c <__udivmoddi4+0x12c>
 800105a:	eb1c 0101 	adds.w	r1, ip, r1
 800105e:	f103 38ff 	add.w	r8, r3, #4294967295
 8001062:	d202      	bcs.n	800106a <__udivmoddi4+0x12a>
 8001064:	4288      	cmp	r0, r1
 8001066:	f200 80cb 	bhi.w	8001200 <__udivmoddi4+0x2c0>
 800106a:	4643      	mov	r3, r8
 800106c:	1a09      	subs	r1, r1, r0
 800106e:	b2a4      	uxth	r4, r4
 8001070:	fbb1 f0f7 	udiv	r0, r1, r7
 8001074:	fb07 1110 	mls	r1, r7, r0, r1
 8001078:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800107c:	fb0e fe00 	mul.w	lr, lr, r0
 8001080:	45a6      	cmp	lr, r4
 8001082:	d908      	bls.n	8001096 <__udivmoddi4+0x156>
 8001084:	eb1c 0404 	adds.w	r4, ip, r4
 8001088:	f100 31ff 	add.w	r1, r0, #4294967295
 800108c:	d202      	bcs.n	8001094 <__udivmoddi4+0x154>
 800108e:	45a6      	cmp	lr, r4
 8001090:	f200 80bb 	bhi.w	800120a <__udivmoddi4+0x2ca>
 8001094:	4608      	mov	r0, r1
 8001096:	eba4 040e 	sub.w	r4, r4, lr
 800109a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800109e:	e79c      	b.n	8000fda <__udivmoddi4+0x9a>
 80010a0:	f1c6 0720 	rsb	r7, r6, #32
 80010a4:	40b3      	lsls	r3, r6
 80010a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80010aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80010ae:	fa20 f407 	lsr.w	r4, r0, r7
 80010b2:	fa01 f306 	lsl.w	r3, r1, r6
 80010b6:	431c      	orrs	r4, r3
 80010b8:	40f9      	lsrs	r1, r7
 80010ba:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80010be:	fa00 f306 	lsl.w	r3, r0, r6
 80010c2:	fbb1 f8f9 	udiv	r8, r1, r9
 80010c6:	0c20      	lsrs	r0, r4, #16
 80010c8:	fa1f fe8c 	uxth.w	lr, ip
 80010cc:	fb09 1118 	mls	r1, r9, r8, r1
 80010d0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80010d4:	fb08 f00e 	mul.w	r0, r8, lr
 80010d8:	4288      	cmp	r0, r1
 80010da:	fa02 f206 	lsl.w	r2, r2, r6
 80010de:	d90b      	bls.n	80010f8 <__udivmoddi4+0x1b8>
 80010e0:	eb1c 0101 	adds.w	r1, ip, r1
 80010e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80010e8:	f080 8088 	bcs.w	80011fc <__udivmoddi4+0x2bc>
 80010ec:	4288      	cmp	r0, r1
 80010ee:	f240 8085 	bls.w	80011fc <__udivmoddi4+0x2bc>
 80010f2:	f1a8 0802 	sub.w	r8, r8, #2
 80010f6:	4461      	add	r1, ip
 80010f8:	1a09      	subs	r1, r1, r0
 80010fa:	b2a4      	uxth	r4, r4
 80010fc:	fbb1 f0f9 	udiv	r0, r1, r9
 8001100:	fb09 1110 	mls	r1, r9, r0, r1
 8001104:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8001108:	fb00 fe0e 	mul.w	lr, r0, lr
 800110c:	458e      	cmp	lr, r1
 800110e:	d908      	bls.n	8001122 <__udivmoddi4+0x1e2>
 8001110:	eb1c 0101 	adds.w	r1, ip, r1
 8001114:	f100 34ff 	add.w	r4, r0, #4294967295
 8001118:	d26c      	bcs.n	80011f4 <__udivmoddi4+0x2b4>
 800111a:	458e      	cmp	lr, r1
 800111c:	d96a      	bls.n	80011f4 <__udivmoddi4+0x2b4>
 800111e:	3802      	subs	r0, #2
 8001120:	4461      	add	r1, ip
 8001122:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8001126:	fba0 9402 	umull	r9, r4, r0, r2
 800112a:	eba1 010e 	sub.w	r1, r1, lr
 800112e:	42a1      	cmp	r1, r4
 8001130:	46c8      	mov	r8, r9
 8001132:	46a6      	mov	lr, r4
 8001134:	d356      	bcc.n	80011e4 <__udivmoddi4+0x2a4>
 8001136:	d053      	beq.n	80011e0 <__udivmoddi4+0x2a0>
 8001138:	b15d      	cbz	r5, 8001152 <__udivmoddi4+0x212>
 800113a:	ebb3 0208 	subs.w	r2, r3, r8
 800113e:	eb61 010e 	sbc.w	r1, r1, lr
 8001142:	fa01 f707 	lsl.w	r7, r1, r7
 8001146:	fa22 f306 	lsr.w	r3, r2, r6
 800114a:	40f1      	lsrs	r1, r6
 800114c:	431f      	orrs	r7, r3
 800114e:	e9c5 7100 	strd	r7, r1, [r5]
 8001152:	2600      	movs	r6, #0
 8001154:	4631      	mov	r1, r6
 8001156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800115a:	f1c2 0320 	rsb	r3, r2, #32
 800115e:	40d8      	lsrs	r0, r3
 8001160:	fa0c fc02 	lsl.w	ip, ip, r2
 8001164:	fa21 f303 	lsr.w	r3, r1, r3
 8001168:	4091      	lsls	r1, r2
 800116a:	4301      	orrs	r1, r0
 800116c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001170:	fa1f fe8c 	uxth.w	lr, ip
 8001174:	fbb3 f0f7 	udiv	r0, r3, r7
 8001178:	fb07 3610 	mls	r6, r7, r0, r3
 800117c:	0c0b      	lsrs	r3, r1, #16
 800117e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001182:	fb00 f60e 	mul.w	r6, r0, lr
 8001186:	429e      	cmp	r6, r3
 8001188:	fa04 f402 	lsl.w	r4, r4, r2
 800118c:	d908      	bls.n	80011a0 <__udivmoddi4+0x260>
 800118e:	eb1c 0303 	adds.w	r3, ip, r3
 8001192:	f100 38ff 	add.w	r8, r0, #4294967295
 8001196:	d22f      	bcs.n	80011f8 <__udivmoddi4+0x2b8>
 8001198:	429e      	cmp	r6, r3
 800119a:	d92d      	bls.n	80011f8 <__udivmoddi4+0x2b8>
 800119c:	3802      	subs	r0, #2
 800119e:	4463      	add	r3, ip
 80011a0:	1b9b      	subs	r3, r3, r6
 80011a2:	b289      	uxth	r1, r1
 80011a4:	fbb3 f6f7 	udiv	r6, r3, r7
 80011a8:	fb07 3316 	mls	r3, r7, r6, r3
 80011ac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80011b0:	fb06 f30e 	mul.w	r3, r6, lr
 80011b4:	428b      	cmp	r3, r1
 80011b6:	d908      	bls.n	80011ca <__udivmoddi4+0x28a>
 80011b8:	eb1c 0101 	adds.w	r1, ip, r1
 80011bc:	f106 38ff 	add.w	r8, r6, #4294967295
 80011c0:	d216      	bcs.n	80011f0 <__udivmoddi4+0x2b0>
 80011c2:	428b      	cmp	r3, r1
 80011c4:	d914      	bls.n	80011f0 <__udivmoddi4+0x2b0>
 80011c6:	3e02      	subs	r6, #2
 80011c8:	4461      	add	r1, ip
 80011ca:	1ac9      	subs	r1, r1, r3
 80011cc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80011d0:	e738      	b.n	8001044 <__udivmoddi4+0x104>
 80011d2:	462e      	mov	r6, r5
 80011d4:	4628      	mov	r0, r5
 80011d6:	e705      	b.n	8000fe4 <__udivmoddi4+0xa4>
 80011d8:	4606      	mov	r6, r0
 80011da:	e6e3      	b.n	8000fa4 <__udivmoddi4+0x64>
 80011dc:	4618      	mov	r0, r3
 80011de:	e6f8      	b.n	8000fd2 <__udivmoddi4+0x92>
 80011e0:	454b      	cmp	r3, r9
 80011e2:	d2a9      	bcs.n	8001138 <__udivmoddi4+0x1f8>
 80011e4:	ebb9 0802 	subs.w	r8, r9, r2
 80011e8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80011ec:	3801      	subs	r0, #1
 80011ee:	e7a3      	b.n	8001138 <__udivmoddi4+0x1f8>
 80011f0:	4646      	mov	r6, r8
 80011f2:	e7ea      	b.n	80011ca <__udivmoddi4+0x28a>
 80011f4:	4620      	mov	r0, r4
 80011f6:	e794      	b.n	8001122 <__udivmoddi4+0x1e2>
 80011f8:	4640      	mov	r0, r8
 80011fa:	e7d1      	b.n	80011a0 <__udivmoddi4+0x260>
 80011fc:	46d0      	mov	r8, sl
 80011fe:	e77b      	b.n	80010f8 <__udivmoddi4+0x1b8>
 8001200:	3b02      	subs	r3, #2
 8001202:	4461      	add	r1, ip
 8001204:	e732      	b.n	800106c <__udivmoddi4+0x12c>
 8001206:	4630      	mov	r0, r6
 8001208:	e709      	b.n	800101e <__udivmoddi4+0xde>
 800120a:	4464      	add	r4, ip
 800120c:	3802      	subs	r0, #2
 800120e:	e742      	b.n	8001096 <__udivmoddi4+0x156>

08001210 <__aeabi_idiv0>:
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop

08001214 <UART_Handle>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void UART_Handle(char* data)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af02      	add	r7, sp, #8
 800121a:	6078      	str	r0, [r7, #4]
  if (flag_uart_rx == 1 && strstr(data, "\n"))
 800121c:	4b2a      	ldr	r3, [pc, #168]	; (80012c8 <UART_Handle+0xb4>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	2b01      	cmp	r3, #1
 8001222:	d14c      	bne.n	80012be <UART_Handle+0xaa>
 8001224:	210a      	movs	r1, #10
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f006 f92d 	bl	8007486 <strchr>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d045      	beq.n	80012be <UART_Handle+0xaa>
  {
    if (strstr(data, "t1"))
 8001232:	4926      	ldr	r1, [pc, #152]	; (80012cc <UART_Handle+0xb8>)
 8001234:	6878      	ldr	r0, [r7, #4]
 8001236:	f006 f933 	bl	80074a0 <strstr>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d032      	beq.n	80012a6 <UART_Handle+0x92>
    {
      sscanf(data, "t1:%f,t2:%f,t3:%f,t4:%f\n", &t1, &t2, &t3, &t4);
 8001240:	4b23      	ldr	r3, [pc, #140]	; (80012d0 <UART_Handle+0xbc>)
 8001242:	9301      	str	r3, [sp, #4]
 8001244:	4b23      	ldr	r3, [pc, #140]	; (80012d4 <UART_Handle+0xc0>)
 8001246:	9300      	str	r3, [sp, #0]
 8001248:	4b23      	ldr	r3, [pc, #140]	; (80012d8 <UART_Handle+0xc4>)
 800124a:	4a24      	ldr	r2, [pc, #144]	; (80012dc <UART_Handle+0xc8>)
 800124c:	4924      	ldr	r1, [pc, #144]	; (80012e0 <UART_Handle+0xcc>)
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f006 f8a8 	bl	80073a4 <siscanf>
      MOTOR_setAngle(&motor1, t1);
 8001254:	4b21      	ldr	r3, [pc, #132]	; (80012dc <UART_Handle+0xc8>)
 8001256:	edd3 7a00 	vldr	s15, [r3]
 800125a:	eeb0 0a67 	vmov.f32	s0, s15
 800125e:	4821      	ldr	r0, [pc, #132]	; (80012e4 <UART_Handle+0xd0>)
 8001260:	f004 ff52 	bl	8006108 <MOTOR_setAngle>
      MOTOR_setAngle(&motor2, t2);
 8001264:	4b1c      	ldr	r3, [pc, #112]	; (80012d8 <UART_Handle+0xc4>)
 8001266:	edd3 7a00 	vldr	s15, [r3]
 800126a:	eeb0 0a67 	vmov.f32	s0, s15
 800126e:	481e      	ldr	r0, [pc, #120]	; (80012e8 <UART_Handle+0xd4>)
 8001270:	f004 ff4a 	bl	8006108 <MOTOR_setAngle>
      MOTOR_setAngle(&motor3, t3);
 8001274:	4b17      	ldr	r3, [pc, #92]	; (80012d4 <UART_Handle+0xc0>)
 8001276:	edd3 7a00 	vldr	s15, [r3]
 800127a:	eeb0 0a67 	vmov.f32	s0, s15
 800127e:	481b      	ldr	r0, [pc, #108]	; (80012ec <UART_Handle+0xd8>)
 8001280:	f004 ff42 	bl	8006108 <MOTOR_setAngle>
      MOTOR_setAngle(&motor4, t4);
 8001284:	4b12      	ldr	r3, [pc, #72]	; (80012d0 <UART_Handle+0xbc>)
 8001286:	edd3 7a00 	vldr	s15, [r3]
 800128a:	eeb0 0a67 	vmov.f32	s0, s15
 800128e:	4818      	ldr	r0, [pc, #96]	; (80012f0 <UART_Handle+0xdc>)
 8001290:	f004 ff3a 	bl	8006108 <MOTOR_setAngle>
      memset(data, 0, strlen(data));
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f7fe ff9b 	bl	80001d0 <strlen>
 800129a:	4603      	mov	r3, r0
 800129c:	461a      	mov	r2, r3
 800129e:	2100      	movs	r1, #0
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f005 f9d7 	bl	8006654 <memset>
    //     MOTOR_setAngle(&Joint3, 0);
    //     Joint3.startSetHomeFlag = 0;
    //   }
    //   memset(data, 0, strlen(data));
    // }
    flag_uart_rx = 0;
 80012a6:	4b08      	ldr	r3, [pc, #32]	; (80012c8 <UART_Handle+0xb4>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	701a      	strb	r2, [r3, #0]
    memset(data, 0, strlen(data));
 80012ac:	6878      	ldr	r0, [r7, #4]
 80012ae:	f7fe ff8f 	bl	80001d0 <strlen>
 80012b2:	4603      	mov	r3, r0
 80012b4:	461a      	mov	r2, r3
 80012b6:	2100      	movs	r1, #0
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	f005 f9cb 	bl	8006654 <memset>
  }
}
 80012be:	bf00      	nop
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	200005dc 	.word	0x200005dc
 80012cc:	0800b818 	.word	0x0800b818
 80012d0:	200005ec 	.word	0x200005ec
 80012d4:	200005e8 	.word	0x200005e8
 80012d8:	200005e4 	.word	0x200005e4
 80012dc:	200005e0 	.word	0x200005e0
 80012e0:	0800b81c 	.word	0x0800b81c
 80012e4:	200005f4 	.word	0x200005f4
 80012e8:	200006ac 	.word	0x200006ac
 80012ec:	20000764 	.word	0x20000764
 80012f0:	2000081c 	.word	0x2000081c

080012f4 <UartIdle_Init>:
void UartIdle_Init()
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, (uint8_t*)uartLogBuffer, MAX_MESG);
 80012f8:	2264      	movs	r2, #100	; 0x64
 80012fa:	4907      	ldr	r1, [pc, #28]	; (8001318 <UartIdle_Init+0x24>)
 80012fc:	4807      	ldr	r0, [pc, #28]	; (800131c <UartIdle_Init+0x28>)
 80012fe:	f003 fff6 	bl	80052ee <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 8001302:	4b07      	ldr	r3, [pc, #28]	; (8001320 <UartIdle_Init+0x2c>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	4b05      	ldr	r3, [pc, #20]	; (8001320 <UartIdle_Init+0x2c>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f022 0208 	bic.w	r2, r2, #8
 8001310:	601a      	str	r2, [r3, #0]
}
 8001312:	bf00      	nop
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	20000578 	.word	0x20000578
 800131c:	200004d4 	.word	0x200004d4
 8001320:	20000518 	.word	0x20000518

08001324 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef* huart, uint16_t Size)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	460b      	mov	r3, r1
 800132e:	807b      	strh	r3, [r7, #2]
  if (huart->Instance == USART3)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a08      	ldr	r2, [pc, #32]	; (8001358 <HAL_UARTEx_RxEventCallback+0x34>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d10a      	bne.n	8001350 <HAL_UARTEx_RxEventCallback+0x2c>
  {
    uartLogRxSize = Size;
 800133a:	4a08      	ldr	r2, [pc, #32]	; (800135c <HAL_UARTEx_RxEventCallback+0x38>)
 800133c:	887b      	ldrh	r3, [r7, #2]
 800133e:	8013      	strh	r3, [r2, #0]
    flag_uart_rx = 1;
 8001340:	4b07      	ldr	r3, [pc, #28]	; (8001360 <HAL_UARTEx_RxEventCallback+0x3c>)
 8001342:	2201      	movs	r2, #1
 8001344:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(huart, (uint8_t*)uartLogBuffer, MAX_MESG);
 8001346:	2264      	movs	r2, #100	; 0x64
 8001348:	4906      	ldr	r1, [pc, #24]	; (8001364 <HAL_UARTEx_RxEventCallback+0x40>)
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f003 ffcf 	bl	80052ee <HAL_UARTEx_ReceiveToIdle_DMA>
  }
}
 8001350:	bf00      	nop
 8001352:	3708      	adds	r7, #8
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40004800 	.word	0x40004800
 800135c:	200005de 	.word	0x200005de
 8001360:	200005dc 	.word	0x200005dc
 8001364:	20000578 	.word	0x20000578

08001368 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
	if(htim == &htim9)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4a20      	ldr	r2, [pc, #128]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d135      	bne.n	80013e4 <HAL_TIM_PeriodElapsedCallback+0x7c>
	{
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001378:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800137c:	481e      	ldr	r0, [pc, #120]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800137e:	f002 f874 	bl	800346a <HAL_GPIO_TogglePin>
//	  MOTOR_runAngle(&motor3);
	  static uint8_t mode = 0;
	  switch (mode)
 8001382:	4b1e      	ldr	r3, [pc, #120]	; (80013fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	2b04      	cmp	r3, #4
 8001388:	d82e      	bhi.n	80013e8 <HAL_TIM_PeriodElapsedCallback+0x80>
 800138a:	a201      	add	r2, pc, #4	; (adr r2, 8001390 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800138c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001390:	080013a5 	.word	0x080013a5
 8001394:	080013b3 	.word	0x080013b3
 8001398:	080013c1 	.word	0x080013c1
 800139c:	080013cf 	.word	0x080013cf
 80013a0:	080013dd 	.word	0x080013dd
	  {
	  case 0:
		MOTOR_runAngle(&motor1);
 80013a4:	4816      	ldr	r0, [pc, #88]	; (8001400 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80013a6:	f004 fec5 	bl	8006134 <MOTOR_runAngle>
		mode = 1;
 80013aa:	4b14      	ldr	r3, [pc, #80]	; (80013fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	701a      	strb	r2, [r3, #0]
		break;
 80013b0:	e01b      	b.n	80013ea <HAL_TIM_PeriodElapsedCallback+0x82>
	  case 1:
		MOTOR_runAngle(&motor2);
 80013b2:	4814      	ldr	r0, [pc, #80]	; (8001404 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80013b4:	f004 febe 	bl	8006134 <MOTOR_runAngle>
		mode = 2;
 80013b8:	4b10      	ldr	r3, [pc, #64]	; (80013fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 80013ba:	2202      	movs	r2, #2
 80013bc:	701a      	strb	r2, [r3, #0]
		break;
 80013be:	e014      	b.n	80013ea <HAL_TIM_PeriodElapsedCallback+0x82>
	  case 2:
		MOTOR_runAngle(&motor3);
 80013c0:	4811      	ldr	r0, [pc, #68]	; (8001408 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80013c2:	f004 feb7 	bl	8006134 <MOTOR_runAngle>
		mode = 3;
 80013c6:	4b0d      	ldr	r3, [pc, #52]	; (80013fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 80013c8:	2203      	movs	r2, #3
 80013ca:	701a      	strb	r2, [r3, #0]
		break;
 80013cc:	e00d      	b.n	80013ea <HAL_TIM_PeriodElapsedCallback+0x82>
	  case 3:
		MOTOR_runAngle(&motor4);
 80013ce:	480f      	ldr	r0, [pc, #60]	; (800140c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80013d0:	f004 feb0 	bl	8006134 <MOTOR_runAngle>
		mode = 4;
 80013d4:	4b09      	ldr	r3, [pc, #36]	; (80013fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 80013d6:	2204      	movs	r2, #4
 80013d8:	701a      	strb	r2, [r3, #0]
		break;
 80013da:	e006      	b.n	80013ea <HAL_TIM_PeriodElapsedCallback+0x82>
	  case 4:
		mode = 0;
 80013dc:	4b07      	ldr	r3, [pc, #28]	; (80013fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 80013de:	2200      	movs	r2, #0
 80013e0:	701a      	strb	r2, [r3, #0]
		break;
 80013e2:	e002      	b.n	80013ea <HAL_TIM_PeriodElapsedCallback+0x82>
	  default:
		break;
	  }
	}
 80013e4:	bf00      	nop
 80013e6:	e000      	b.n	80013ea <HAL_TIM_PeriodElapsedCallback+0x82>
		break;
 80013e8:	bf00      	nop
}
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	2000048c 	.word	0x2000048c
 80013f8:	40020800 	.word	0x40020800
 80013fc:	200008d4 	.word	0x200008d4
 8001400:	200005f4 	.word	0x200005f4
 8001404:	200006ac 	.word	0x200006ac
 8001408:	20000764 	.word	0x20000764
 800140c:	2000081c 	.word	0x2000081c

08001410 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_7)
 800141a:	88fb      	ldrh	r3, [r7, #6]
 800141c:	2b80      	cmp	r3, #128	; 0x80
 800141e:	d103      	bne.n	8001428 <HAL_GPIO_EXTI_Callback+0x18>
	{
		Pin_interrupt = 7;
 8001420:	4b0f      	ldr	r3, [pc, #60]	; (8001460 <HAL_GPIO_EXTI_Callback+0x50>)
 8001422:	2207      	movs	r2, #7
 8001424:	701a      	strb	r2, [r3, #0]
	}
	else if(GPIO_Pin == GPIO_PIN_6)
	{
		Pin_interrupt = 6;
	}
}
 8001426:	e014      	b.n	8001452 <HAL_GPIO_EXTI_Callback+0x42>
	else if(GPIO_Pin == GPIO_PIN_11)
 8001428:	88fb      	ldrh	r3, [r7, #6]
 800142a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800142e:	d103      	bne.n	8001438 <HAL_GPIO_EXTI_Callback+0x28>
		Pin_interrupt = 11;
 8001430:	4b0b      	ldr	r3, [pc, #44]	; (8001460 <HAL_GPIO_EXTI_Callback+0x50>)
 8001432:	220b      	movs	r2, #11
 8001434:	701a      	strb	r2, [r3, #0]
}
 8001436:	e00c      	b.n	8001452 <HAL_GPIO_EXTI_Callback+0x42>
	else if(GPIO_Pin == GPIO_PIN_2)
 8001438:	88fb      	ldrh	r3, [r7, #6]
 800143a:	2b04      	cmp	r3, #4
 800143c:	d103      	bne.n	8001446 <HAL_GPIO_EXTI_Callback+0x36>
		Pin_interrupt = 2;
 800143e:	4b08      	ldr	r3, [pc, #32]	; (8001460 <HAL_GPIO_EXTI_Callback+0x50>)
 8001440:	2202      	movs	r2, #2
 8001442:	701a      	strb	r2, [r3, #0]
}
 8001444:	e005      	b.n	8001452 <HAL_GPIO_EXTI_Callback+0x42>
	else if(GPIO_Pin == GPIO_PIN_6)
 8001446:	88fb      	ldrh	r3, [r7, #6]
 8001448:	2b40      	cmp	r3, #64	; 0x40
 800144a:	d102      	bne.n	8001452 <HAL_GPIO_EXTI_Callback+0x42>
		Pin_interrupt = 6;
 800144c:	4b04      	ldr	r3, [pc, #16]	; (8001460 <HAL_GPIO_EXTI_Callback+0x50>)
 800144e:	2206      	movs	r2, #6
 8001450:	701a      	strb	r2, [r3, #0]
}
 8001452:	bf00      	nop
 8001454:	370c      	adds	r7, #12
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	200005f0 	.word	0x200005f0

08001464 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001468:	f001 f956 	bl	8002718 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800146c:	f000 f8fc 	bl	8001668 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001470:	f000 fcb4 	bl	8001ddc <MX_GPIO_Init>
  MX_DMA_Init();
 8001474:	f000 fc92 	bl	8001d9c <MX_DMA_Init>
  MX_TIM1_Init();
 8001478:	f000 f960 	bl	800173c <MX_TIM1_Init>
  MX_TIM2_Init();
 800147c:	f000 f9b6 	bl	80017ec <MX_TIM2_Init>
  MX_TIM3_Init();
 8001480:	f000 fa08 	bl	8001894 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001484:	f000 fa5a 	bl	800193c <MX_TIM4_Init>
  MX_TIM5_Init();
 8001488:	f000 faf0 	bl	8001a6c <MX_TIM5_Init>
  MX_TIM8_Init();
 800148c:	f000 fb42 	bl	8001b14 <MX_TIM8_Init>
  MX_TIM9_Init();
 8001490:	f000 fbec 	bl	8001c6c <MX_TIM9_Init>
  MX_USART3_UART_Init();
 8001494:	f000 fc58 	bl	8001d48 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
//  MOTOR_driver_setupPWM(&driver1, &htim8, TIM_CHANNEL_3, TIM_CHANNEL_4);
//  MOTOR_driver_setupENCODER(&driver1, &htim1, TIM_CHANNEL_1, TIM_CHANNEL_2);
//  MOTOR_driver_setRatio(&driver1, 270);

  MOTOR_setPIDPosition(&motor1, 2, 0, 0.1, 5);
 8001498:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 800149c:	ed9f 1a60 	vldr	s2, [pc, #384]	; 8001620 <main+0x1bc>
 80014a0:	eddf 0a60 	vldr	s1, [pc, #384]	; 8001624 <main+0x1c0>
 80014a4:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80014a8:	485f      	ldr	r0, [pc, #380]	; (8001628 <main+0x1c4>)
 80014aa:	f004 fdd1 	bl	8006050 <MOTOR_setPIDPosition>
  MOTOR_setPIDVelocity(&motor1, 1, 100, 0, 5);
 80014ae:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 80014b2:	ed9f 1a5c 	vldr	s2, [pc, #368]	; 8001624 <main+0x1c0>
 80014b6:	eddf 0a5d 	vldr	s1, [pc, #372]	; 800162c <main+0x1c8>
 80014ba:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80014be:	485a      	ldr	r0, [pc, #360]	; (8001628 <main+0x1c4>)
 80014c0:	f004 fdaa 	bl	8006018 <MOTOR_setPIDVelocity>
  MOTOR_setOutputRange(&motor1, -999, 999);
 80014c4:	eddf 0a5a 	vldr	s1, [pc, #360]	; 8001630 <main+0x1cc>
 80014c8:	ed9f 0a5a 	vldr	s0, [pc, #360]	; 8001634 <main+0x1d0>
 80014cc:	4856      	ldr	r0, [pc, #344]	; (8001628 <main+0x1c4>)
 80014ce:	f004 fddd 	bl	800608c <MOTOR_setOutputRange>
  MOTOR_setWindupRange(&motor1, -500, 500);
 80014d2:	eddf 0a59 	vldr	s1, [pc, #356]	; 8001638 <main+0x1d4>
 80014d6:	ed9f 0a59 	vldr	s0, [pc, #356]	; 800163c <main+0x1d8>
 80014da:	4853      	ldr	r0, [pc, #332]	; (8001628 <main+0x1c4>)
 80014dc:	f004 fdf8 	bl	80060d0 <MOTOR_setWindupRange>
  MOTOR_init(&motor1, &driver1, 3.75, GPIO_PIN_7, 500);
 80014e0:	eddf 0a55 	vldr	s1, [pc, #340]	; 8001638 <main+0x1d4>
 80014e4:	2280      	movs	r2, #128	; 0x80
 80014e6:	eeb0 0a0e 	vmov.f32	s0, #14	; 0x40700000  3.750
 80014ea:	4955      	ldr	r1, [pc, #340]	; (8001640 <main+0x1dc>)
 80014ec:	484e      	ldr	r0, [pc, #312]	; (8001628 <main+0x1c4>)
 80014ee:	f004 fe9b 	bl	8006228 <MOTOR_init>

  MOTOR_setPIDPosition(&motor2, 2, 0, 0.1, 5);
 80014f2:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 80014f6:	ed9f 1a4a 	vldr	s2, [pc, #296]	; 8001620 <main+0x1bc>
 80014fa:	eddf 0a4a 	vldr	s1, [pc, #296]	; 8001624 <main+0x1c0>
 80014fe:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8001502:	4850      	ldr	r0, [pc, #320]	; (8001644 <main+0x1e0>)
 8001504:	f004 fda4 	bl	8006050 <MOTOR_setPIDPosition>
  MOTOR_setPIDVelocity(&motor2, 1, 100, 0, 5);
 8001508:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 800150c:	ed9f 1a45 	vldr	s2, [pc, #276]	; 8001624 <main+0x1c0>
 8001510:	eddf 0a46 	vldr	s1, [pc, #280]	; 800162c <main+0x1c8>
 8001514:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8001518:	484a      	ldr	r0, [pc, #296]	; (8001644 <main+0x1e0>)
 800151a:	f004 fd7d 	bl	8006018 <MOTOR_setPIDVelocity>
  MOTOR_setOutputRange(&motor2, -999, 999);
 800151e:	eddf 0a44 	vldr	s1, [pc, #272]	; 8001630 <main+0x1cc>
 8001522:	ed9f 0a44 	vldr	s0, [pc, #272]	; 8001634 <main+0x1d0>
 8001526:	4847      	ldr	r0, [pc, #284]	; (8001644 <main+0x1e0>)
 8001528:	f004 fdb0 	bl	800608c <MOTOR_setOutputRange>
  MOTOR_setWindupRange(&motor2, -500, 500);
 800152c:	eddf 0a42 	vldr	s1, [pc, #264]	; 8001638 <main+0x1d4>
 8001530:	ed9f 0a42 	vldr	s0, [pc, #264]	; 800163c <main+0x1d8>
 8001534:	4843      	ldr	r0, [pc, #268]	; (8001644 <main+0x1e0>)
 8001536:	f004 fdcb 	bl	80060d0 <MOTOR_setWindupRange>
  MOTOR_init(&motor2, &driver2, 3.75, GPIO_PIN_11, 500);
 800153a:	eddf 0a3f 	vldr	s1, [pc, #252]	; 8001638 <main+0x1d4>
 800153e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001542:	eeb0 0a0e 	vmov.f32	s0, #14	; 0x40700000  3.750
 8001546:	4940      	ldr	r1, [pc, #256]	; (8001648 <main+0x1e4>)
 8001548:	483e      	ldr	r0, [pc, #248]	; (8001644 <main+0x1e0>)
 800154a:	f004 fe6d 	bl	8006228 <MOTOR_init>

  MOTOR_setPIDPosition(&motor3, 2, 0, 0.1, 5);
 800154e:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 8001552:	ed9f 1a33 	vldr	s2, [pc, #204]	; 8001620 <main+0x1bc>
 8001556:	eddf 0a33 	vldr	s1, [pc, #204]	; 8001624 <main+0x1c0>
 800155a:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800155e:	483b      	ldr	r0, [pc, #236]	; (800164c <main+0x1e8>)
 8001560:	f004 fd76 	bl	8006050 <MOTOR_setPIDPosition>
  MOTOR_setPIDVelocity(&motor3, 1, 100, 0, 5);
 8001564:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 8001568:	ed9f 1a2e 	vldr	s2, [pc, #184]	; 8001624 <main+0x1c0>
 800156c:	eddf 0a2f 	vldr	s1, [pc, #188]	; 800162c <main+0x1c8>
 8001570:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8001574:	4835      	ldr	r0, [pc, #212]	; (800164c <main+0x1e8>)
 8001576:	f004 fd4f 	bl	8006018 <MOTOR_setPIDVelocity>
  MOTOR_setOutputRange(&motor3, -999, 999);
 800157a:	eddf 0a2d 	vldr	s1, [pc, #180]	; 8001630 <main+0x1cc>
 800157e:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 8001634 <main+0x1d0>
 8001582:	4832      	ldr	r0, [pc, #200]	; (800164c <main+0x1e8>)
 8001584:	f004 fd82 	bl	800608c <MOTOR_setOutputRange>
  MOTOR_setWindupRange(&motor3, -500, 500);
 8001588:	eddf 0a2b 	vldr	s1, [pc, #172]	; 8001638 <main+0x1d4>
 800158c:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 800163c <main+0x1d8>
 8001590:	482e      	ldr	r0, [pc, #184]	; (800164c <main+0x1e8>)
 8001592:	f004 fd9d 	bl	80060d0 <MOTOR_setWindupRange>
  MOTOR_init(&motor3, &driver3, 3.75, GPIO_PIN_2, 500);
 8001596:	eddf 0a28 	vldr	s1, [pc, #160]	; 8001638 <main+0x1d4>
 800159a:	2204      	movs	r2, #4
 800159c:	eeb0 0a0e 	vmov.f32	s0, #14	; 0x40700000  3.750
 80015a0:	492b      	ldr	r1, [pc, #172]	; (8001650 <main+0x1ec>)
 80015a2:	482a      	ldr	r0, [pc, #168]	; (800164c <main+0x1e8>)
 80015a4:	f004 fe40 	bl	8006228 <MOTOR_init>

  MOTOR_setPIDPosition(&motor4, 8, 0, 0, 5);
 80015a8:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 80015ac:	ed9f 1a1d 	vldr	s2, [pc, #116]	; 8001624 <main+0x1c0>
 80015b0:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8001624 <main+0x1c0>
 80015b4:	eeb2 0a00 	vmov.f32	s0, #32	; 0x41000000  8.0
 80015b8:	4826      	ldr	r0, [pc, #152]	; (8001654 <main+0x1f0>)
 80015ba:	f004 fd49 	bl	8006050 <MOTOR_setPIDPosition>
  MOTOR_setPIDVelocity(&motor4, 3, 50, 0, 5);
 80015be:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 80015c2:	ed9f 1a18 	vldr	s2, [pc, #96]	; 8001624 <main+0x1c0>
 80015c6:	eddf 0a24 	vldr	s1, [pc, #144]	; 8001658 <main+0x1f4>
 80015ca:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 80015ce:	4821      	ldr	r0, [pc, #132]	; (8001654 <main+0x1f0>)
 80015d0:	f004 fd22 	bl	8006018 <MOTOR_setPIDVelocity>
  MOTOR_setOutputRange(&motor4, -999, 999);
 80015d4:	eddf 0a16 	vldr	s1, [pc, #88]	; 8001630 <main+0x1cc>
 80015d8:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8001634 <main+0x1d0>
 80015dc:	481d      	ldr	r0, [pc, #116]	; (8001654 <main+0x1f0>)
 80015de:	f004 fd55 	bl	800608c <MOTOR_setOutputRange>
  MOTOR_setWindupRange(&motor4, -500, 500);
 80015e2:	eddf 0a15 	vldr	s1, [pc, #84]	; 8001638 <main+0x1d4>
 80015e6:	ed9f 0a15 	vldr	s0, [pc, #84]	; 800163c <main+0x1d8>
 80015ea:	481a      	ldr	r0, [pc, #104]	; (8001654 <main+0x1f0>)
 80015ec:	f004 fd70 	bl	80060d0 <MOTOR_setWindupRange>
  MOTOR_init(&motor4, &driver4, 1.875, GPIO_PIN_6, 500);
 80015f0:	eddf 0a11 	vldr	s1, [pc, #68]	; 8001638 <main+0x1d4>
 80015f4:	2240      	movs	r2, #64	; 0x40
 80015f6:	eeb7 0a0e 	vmov.f32	s0, #126	; 0x3ff00000  1.875
 80015fa:	4918      	ldr	r1, [pc, #96]	; (800165c <main+0x1f8>)
 80015fc:	4815      	ldr	r0, [pc, #84]	; (8001654 <main+0x1f0>)
 80015fe:	f004 fe13 	bl	8006228 <MOTOR_init>

  HAL_TIM_Base_Start_IT(&htim9);
 8001602:	4817      	ldr	r0, [pc, #92]	; (8001660 <main+0x1fc>)
 8001604:	f002 fcb4 	bl	8003f70 <HAL_TIM_Base_Start_IT>
  htim9.Instance->ARR = 999;
 8001608:	4b15      	ldr	r3, [pc, #84]	; (8001660 <main+0x1fc>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001610:	62da      	str	r2, [r3, #44]	; 0x2c
  UartIdle_Init();
 8001612:	f7ff fe6f 	bl	80012f4 <UartIdle_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    UART_Handle(uartLogBuffer);
 8001616:	4813      	ldr	r0, [pc, #76]	; (8001664 <main+0x200>)
 8001618:	f7ff fdfc 	bl	8001214 <UART_Handle>
 800161c:	e7fb      	b.n	8001616 <main+0x1b2>
 800161e:	bf00      	nop
 8001620:	3dcccccd 	.word	0x3dcccccd
 8001624:	00000000 	.word	0x00000000
 8001628:	200005f4 	.word	0x200005f4
 800162c:	42c80000 	.word	0x42c80000
 8001630:	4479c000 	.word	0x4479c000
 8001634:	c479c000 	.word	0xc479c000
 8001638:	43fa0000 	.word	0x43fa0000
 800163c:	c3fa0000 	.word	0xc3fa0000
 8001640:	20000000 	.word	0x20000000
 8001644:	200006ac 	.word	0x200006ac
 8001648:	20000038 	.word	0x20000038
 800164c:	20000764 	.word	0x20000764
 8001650:	20000070 	.word	0x20000070
 8001654:	2000081c 	.word	0x2000081c
 8001658:	42480000 	.word	0x42480000
 800165c:	200000a8 	.word	0x200000a8
 8001660:	2000048c 	.word	0x2000048c
 8001664:	20000578 	.word	0x20000578

08001668 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b094      	sub	sp, #80	; 0x50
 800166c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800166e:	f107 0320 	add.w	r3, r7, #32
 8001672:	2230      	movs	r2, #48	; 0x30
 8001674:	2100      	movs	r1, #0
 8001676:	4618      	mov	r0, r3
 8001678:	f004 ffec 	bl	8006654 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800167c:	f107 030c 	add.w	r3, r7, #12
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	60da      	str	r2, [r3, #12]
 800168a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800168c:	2300      	movs	r3, #0
 800168e:	60bb      	str	r3, [r7, #8]
 8001690:	4b28      	ldr	r3, [pc, #160]	; (8001734 <SystemClock_Config+0xcc>)
 8001692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001694:	4a27      	ldr	r2, [pc, #156]	; (8001734 <SystemClock_Config+0xcc>)
 8001696:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800169a:	6413      	str	r3, [r2, #64]	; 0x40
 800169c:	4b25      	ldr	r3, [pc, #148]	; (8001734 <SystemClock_Config+0xcc>)
 800169e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a4:	60bb      	str	r3, [r7, #8]
 80016a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016a8:	2300      	movs	r3, #0
 80016aa:	607b      	str	r3, [r7, #4]
 80016ac:	4b22      	ldr	r3, [pc, #136]	; (8001738 <SystemClock_Config+0xd0>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a21      	ldr	r2, [pc, #132]	; (8001738 <SystemClock_Config+0xd0>)
 80016b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016b6:	6013      	str	r3, [r2, #0]
 80016b8:	4b1f      	ldr	r3, [pc, #124]	; (8001738 <SystemClock_Config+0xd0>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016c0:	607b      	str	r3, [r7, #4]
 80016c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016c4:	2302      	movs	r3, #2
 80016c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016c8:	2301      	movs	r3, #1
 80016ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016cc:	2310      	movs	r3, #16
 80016ce:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016d0:	2302      	movs	r3, #2
 80016d2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016d4:	2300      	movs	r3, #0
 80016d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80016d8:	2308      	movs	r3, #8
 80016da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80016dc:	23a8      	movs	r3, #168	; 0xa8
 80016de:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016e0:	2302      	movs	r3, #2
 80016e2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80016e4:	2304      	movs	r3, #4
 80016e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016e8:	f107 0320 	add.w	r3, r7, #32
 80016ec:	4618      	mov	r0, r3
 80016ee:	f001 feef 	bl	80034d0 <HAL_RCC_OscConfig>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016f8:	f000 fc1a 	bl	8001f30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016fc:	230f      	movs	r3, #15
 80016fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001700:	2302      	movs	r3, #2
 8001702:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001704:	2300      	movs	r3, #0
 8001706:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001708:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800170c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800170e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001712:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001714:	f107 030c 	add.w	r3, r7, #12
 8001718:	2105      	movs	r1, #5
 800171a:	4618      	mov	r0, r3
 800171c:	f002 f950 	bl	80039c0 <HAL_RCC_ClockConfig>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001726:	f000 fc03 	bl	8001f30 <Error_Handler>
  }
}
 800172a:	bf00      	nop
 800172c:	3750      	adds	r7, #80	; 0x50
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40023800 	.word	0x40023800
 8001738:	40007000 	.word	0x40007000

0800173c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b08c      	sub	sp, #48	; 0x30
 8001740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001742:	f107 030c 	add.w	r3, r7, #12
 8001746:	2224      	movs	r2, #36	; 0x24
 8001748:	2100      	movs	r1, #0
 800174a:	4618      	mov	r0, r3
 800174c:	f004 ff82 	bl	8006654 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001750:	1d3b      	adds	r3, r7, #4
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001758:	4b22      	ldr	r3, [pc, #136]	; (80017e4 <MX_TIM1_Init+0xa8>)
 800175a:	4a23      	ldr	r2, [pc, #140]	; (80017e8 <MX_TIM1_Init+0xac>)
 800175c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800175e:	4b21      	ldr	r3, [pc, #132]	; (80017e4 <MX_TIM1_Init+0xa8>)
 8001760:	2200      	movs	r2, #0
 8001762:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001764:	4b1f      	ldr	r3, [pc, #124]	; (80017e4 <MX_TIM1_Init+0xa8>)
 8001766:	2200      	movs	r2, #0
 8001768:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800176a:	4b1e      	ldr	r3, [pc, #120]	; (80017e4 <MX_TIM1_Init+0xa8>)
 800176c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001770:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001772:	4b1c      	ldr	r3, [pc, #112]	; (80017e4 <MX_TIM1_Init+0xa8>)
 8001774:	2200      	movs	r2, #0
 8001776:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001778:	4b1a      	ldr	r3, [pc, #104]	; (80017e4 <MX_TIM1_Init+0xa8>)
 800177a:	2200      	movs	r2, #0
 800177c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800177e:	4b19      	ldr	r3, [pc, #100]	; (80017e4 <MX_TIM1_Init+0xa8>)
 8001780:	2200      	movs	r2, #0
 8001782:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001784:	2303      	movs	r3, #3
 8001786:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001788:	2300      	movs	r3, #0
 800178a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800178c:	2301      	movs	r3, #1
 800178e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001790:	2300      	movs	r3, #0
 8001792:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001794:	2300      	movs	r3, #0
 8001796:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001798:	2300      	movs	r3, #0
 800179a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800179c:	2301      	movs	r3, #1
 800179e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80017a0:	2300      	movs	r3, #0
 80017a2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80017a4:	2300      	movs	r3, #0
 80017a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80017a8:	f107 030c 	add.w	r3, r7, #12
 80017ac:	4619      	mov	r1, r3
 80017ae:	480d      	ldr	r0, [pc, #52]	; (80017e4 <MX_TIM1_Init+0xa8>)
 80017b0:	f002 fd70 	bl	8004294 <HAL_TIM_Encoder_Init>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80017ba:	f000 fbb9 	bl	8001f30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017be:	2300      	movs	r3, #0
 80017c0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017c2:	2300      	movs	r3, #0
 80017c4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017c6:	1d3b      	adds	r3, r7, #4
 80017c8:	4619      	mov	r1, r3
 80017ca:	4806      	ldr	r0, [pc, #24]	; (80017e4 <MX_TIM1_Init+0xa8>)
 80017cc:	f003 fc60 	bl	8005090 <HAL_TIMEx_MasterConfigSynchronization>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80017d6:	f000 fbab 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80017da:	bf00      	nop
 80017dc:	3730      	adds	r7, #48	; 0x30
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	200002dc 	.word	0x200002dc
 80017e8:	40010000 	.word	0x40010000

080017ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b08c      	sub	sp, #48	; 0x30
 80017f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80017f2:	f107 030c 	add.w	r3, r7, #12
 80017f6:	2224      	movs	r2, #36	; 0x24
 80017f8:	2100      	movs	r1, #0
 80017fa:	4618      	mov	r0, r3
 80017fc:	f004 ff2a 	bl	8006654 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001800:	1d3b      	adds	r3, r7, #4
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001808:	4b21      	ldr	r3, [pc, #132]	; (8001890 <MX_TIM2_Init+0xa4>)
 800180a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800180e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001810:	4b1f      	ldr	r3, [pc, #124]	; (8001890 <MX_TIM2_Init+0xa4>)
 8001812:	2200      	movs	r2, #0
 8001814:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001816:	4b1e      	ldr	r3, [pc, #120]	; (8001890 <MX_TIM2_Init+0xa4>)
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800181c:	4b1c      	ldr	r3, [pc, #112]	; (8001890 <MX_TIM2_Init+0xa4>)
 800181e:	f04f 32ff 	mov.w	r2, #4294967295
 8001822:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001824:	4b1a      	ldr	r3, [pc, #104]	; (8001890 <MX_TIM2_Init+0xa4>)
 8001826:	2200      	movs	r2, #0
 8001828:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800182a:	4b19      	ldr	r3, [pc, #100]	; (8001890 <MX_TIM2_Init+0xa4>)
 800182c:	2200      	movs	r2, #0
 800182e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001830:	2303      	movs	r3, #3
 8001832:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001834:	2300      	movs	r3, #0
 8001836:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001838:	2301      	movs	r3, #1
 800183a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800183c:	2300      	movs	r3, #0
 800183e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001840:	2300      	movs	r3, #0
 8001842:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001844:	2300      	movs	r3, #0
 8001846:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001848:	2301      	movs	r3, #1
 800184a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800184c:	2300      	movs	r3, #0
 800184e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001850:	2300      	movs	r3, #0
 8001852:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001854:	f107 030c 	add.w	r3, r7, #12
 8001858:	4619      	mov	r1, r3
 800185a:	480d      	ldr	r0, [pc, #52]	; (8001890 <MX_TIM2_Init+0xa4>)
 800185c:	f002 fd1a 	bl	8004294 <HAL_TIM_Encoder_Init>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001866:	f000 fb63 	bl	8001f30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800186a:	2300      	movs	r3, #0
 800186c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800186e:	2300      	movs	r3, #0
 8001870:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001872:	1d3b      	adds	r3, r7, #4
 8001874:	4619      	mov	r1, r3
 8001876:	4806      	ldr	r0, [pc, #24]	; (8001890 <MX_TIM2_Init+0xa4>)
 8001878:	f003 fc0a 	bl	8005090 <HAL_TIMEx_MasterConfigSynchronization>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001882:	f000 fb55 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001886:	bf00      	nop
 8001888:	3730      	adds	r7, #48	; 0x30
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	20000324 	.word	0x20000324

08001894 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b08c      	sub	sp, #48	; 0x30
 8001898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800189a:	f107 030c 	add.w	r3, r7, #12
 800189e:	2224      	movs	r2, #36	; 0x24
 80018a0:	2100      	movs	r1, #0
 80018a2:	4618      	mov	r0, r3
 80018a4:	f004 fed6 	bl	8006654 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a8:	1d3b      	adds	r3, r7, #4
 80018aa:	2200      	movs	r2, #0
 80018ac:	601a      	str	r2, [r3, #0]
 80018ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018b0:	4b20      	ldr	r3, [pc, #128]	; (8001934 <MX_TIM3_Init+0xa0>)
 80018b2:	4a21      	ldr	r2, [pc, #132]	; (8001938 <MX_TIM3_Init+0xa4>)
 80018b4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80018b6:	4b1f      	ldr	r3, [pc, #124]	; (8001934 <MX_TIM3_Init+0xa0>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018bc:	4b1d      	ldr	r3, [pc, #116]	; (8001934 <MX_TIM3_Init+0xa0>)
 80018be:	2200      	movs	r2, #0
 80018c0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80018c2:	4b1c      	ldr	r3, [pc, #112]	; (8001934 <MX_TIM3_Init+0xa0>)
 80018c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018c8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018ca:	4b1a      	ldr	r3, [pc, #104]	; (8001934 <MX_TIM3_Init+0xa0>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018d0:	4b18      	ldr	r3, [pc, #96]	; (8001934 <MX_TIM3_Init+0xa0>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80018d6:	2303      	movs	r3, #3
 80018d8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80018da:	2300      	movs	r3, #0
 80018dc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018de:	2301      	movs	r3, #1
 80018e0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018e2:	2300      	movs	r3, #0
 80018e4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80018e6:	2300      	movs	r3, #0
 80018e8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80018ea:	2300      	movs	r3, #0
 80018ec:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018ee:	2301      	movs	r3, #1
 80018f0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018f2:	2300      	movs	r3, #0
 80018f4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80018f6:	2300      	movs	r3, #0
 80018f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80018fa:	f107 030c 	add.w	r3, r7, #12
 80018fe:	4619      	mov	r1, r3
 8001900:	480c      	ldr	r0, [pc, #48]	; (8001934 <MX_TIM3_Init+0xa0>)
 8001902:	f002 fcc7 	bl	8004294 <HAL_TIM_Encoder_Init>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800190c:	f000 fb10 	bl	8001f30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001910:	2300      	movs	r3, #0
 8001912:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001914:	2300      	movs	r3, #0
 8001916:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001918:	1d3b      	adds	r3, r7, #4
 800191a:	4619      	mov	r1, r3
 800191c:	4805      	ldr	r0, [pc, #20]	; (8001934 <MX_TIM3_Init+0xa0>)
 800191e:	f003 fbb7 	bl	8005090 <HAL_TIMEx_MasterConfigSynchronization>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001928:	f000 fb02 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800192c:	bf00      	nop
 800192e:	3730      	adds	r7, #48	; 0x30
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	2000036c 	.word	0x2000036c
 8001938:	40000400 	.word	0x40000400

0800193c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08e      	sub	sp, #56	; 0x38
 8001940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001942:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001946:	2200      	movs	r2, #0
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	605a      	str	r2, [r3, #4]
 800194c:	609a      	str	r2, [r3, #8]
 800194e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001950:	f107 0320 	add.w	r3, r7, #32
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800195a:	1d3b      	adds	r3, r7, #4
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	605a      	str	r2, [r3, #4]
 8001962:	609a      	str	r2, [r3, #8]
 8001964:	60da      	str	r2, [r3, #12]
 8001966:	611a      	str	r2, [r3, #16]
 8001968:	615a      	str	r2, [r3, #20]
 800196a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800196c:	4b3d      	ldr	r3, [pc, #244]	; (8001a64 <MX_TIM4_Init+0x128>)
 800196e:	4a3e      	ldr	r2, [pc, #248]	; (8001a68 <MX_TIM4_Init+0x12c>)
 8001970:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 8001972:	4b3c      	ldr	r3, [pc, #240]	; (8001a64 <MX_TIM4_Init+0x128>)
 8001974:	2253      	movs	r2, #83	; 0x53
 8001976:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001978:	4b3a      	ldr	r3, [pc, #232]	; (8001a64 <MX_TIM4_Init+0x128>)
 800197a:	2200      	movs	r2, #0
 800197c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 800197e:	4b39      	ldr	r3, [pc, #228]	; (8001a64 <MX_TIM4_Init+0x128>)
 8001980:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001984:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001986:	4b37      	ldr	r3, [pc, #220]	; (8001a64 <MX_TIM4_Init+0x128>)
 8001988:	2200      	movs	r2, #0
 800198a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800198c:	4b35      	ldr	r3, [pc, #212]	; (8001a64 <MX_TIM4_Init+0x128>)
 800198e:	2200      	movs	r2, #0
 8001990:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001992:	4834      	ldr	r0, [pc, #208]	; (8001a64 <MX_TIM4_Init+0x128>)
 8001994:	f002 fa34 	bl	8003e00 <HAL_TIM_Base_Init>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800199e:	f000 fac7 	bl	8001f30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019a6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80019a8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019ac:	4619      	mov	r1, r3
 80019ae:	482d      	ldr	r0, [pc, #180]	; (8001a64 <MX_TIM4_Init+0x128>)
 80019b0:	f002 ff6e 	bl	8004890 <HAL_TIM_ConfigClockSource>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80019ba:	f000 fab9 	bl	8001f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80019be:	4829      	ldr	r0, [pc, #164]	; (8001a64 <MX_TIM4_Init+0x128>)
 80019c0:	f002 fb46 	bl	8004050 <HAL_TIM_PWM_Init>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80019ca:	f000 fab1 	bl	8001f30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ce:	2300      	movs	r3, #0
 80019d0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019d2:	2300      	movs	r3, #0
 80019d4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80019d6:	f107 0320 	add.w	r3, r7, #32
 80019da:	4619      	mov	r1, r3
 80019dc:	4821      	ldr	r0, [pc, #132]	; (8001a64 <MX_TIM4_Init+0x128>)
 80019de:	f003 fb57 	bl	8005090 <HAL_TIMEx_MasterConfigSynchronization>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80019e8:	f000 faa2 	bl	8001f30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019ec:	2360      	movs	r3, #96	; 0x60
 80019ee:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019f0:	2300      	movs	r3, #0
 80019f2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019f4:	2300      	movs	r3, #0
 80019f6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019f8:	2300      	movs	r3, #0
 80019fa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019fc:	1d3b      	adds	r3, r7, #4
 80019fe:	2200      	movs	r2, #0
 8001a00:	4619      	mov	r1, r3
 8001a02:	4818      	ldr	r0, [pc, #96]	; (8001a64 <MX_TIM4_Init+0x128>)
 8001a04:	f002 fe82 	bl	800470c <HAL_TIM_PWM_ConfigChannel>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001a0e:	f000 fa8f 	bl	8001f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a12:	1d3b      	adds	r3, r7, #4
 8001a14:	2204      	movs	r2, #4
 8001a16:	4619      	mov	r1, r3
 8001a18:	4812      	ldr	r0, [pc, #72]	; (8001a64 <MX_TIM4_Init+0x128>)
 8001a1a:	f002 fe77 	bl	800470c <HAL_TIM_PWM_ConfigChannel>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d001      	beq.n	8001a28 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001a24:	f000 fa84 	bl	8001f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a28:	1d3b      	adds	r3, r7, #4
 8001a2a:	2208      	movs	r2, #8
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	480d      	ldr	r0, [pc, #52]	; (8001a64 <MX_TIM4_Init+0x128>)
 8001a30:	f002 fe6c 	bl	800470c <HAL_TIM_PWM_ConfigChannel>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 8001a3a:	f000 fa79 	bl	8001f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a3e:	1d3b      	adds	r3, r7, #4
 8001a40:	220c      	movs	r2, #12
 8001a42:	4619      	mov	r1, r3
 8001a44:	4807      	ldr	r0, [pc, #28]	; (8001a64 <MX_TIM4_Init+0x128>)
 8001a46:	f002 fe61 	bl	800470c <HAL_TIM_PWM_ConfigChannel>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 8001a50:	f000 fa6e 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001a54:	4803      	ldr	r0, [pc, #12]	; (8001a64 <MX_TIM4_Init+0x128>)
 8001a56:	f000 fbf9 	bl	800224c <HAL_TIM_MspPostInit>

}
 8001a5a:	bf00      	nop
 8001a5c:	3738      	adds	r7, #56	; 0x38
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	200003b4 	.word	0x200003b4
 8001a68:	40000800 	.word	0x40000800

08001a6c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b08c      	sub	sp, #48	; 0x30
 8001a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a72:	f107 030c 	add.w	r3, r7, #12
 8001a76:	2224      	movs	r2, #36	; 0x24
 8001a78:	2100      	movs	r1, #0
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f004 fdea 	bl	8006654 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a80:	1d3b      	adds	r3, r7, #4
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001a88:	4b20      	ldr	r3, [pc, #128]	; (8001b0c <MX_TIM5_Init+0xa0>)
 8001a8a:	4a21      	ldr	r2, [pc, #132]	; (8001b10 <MX_TIM5_Init+0xa4>)
 8001a8c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001a8e:	4b1f      	ldr	r3, [pc, #124]	; (8001b0c <MX_TIM5_Init+0xa0>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a94:	4b1d      	ldr	r3, [pc, #116]	; (8001b0c <MX_TIM5_Init+0xa0>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001a9a:	4b1c      	ldr	r3, [pc, #112]	; (8001b0c <MX_TIM5_Init+0xa0>)
 8001a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001aa0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa2:	4b1a      	ldr	r3, [pc, #104]	; (8001b0c <MX_TIM5_Init+0xa0>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aa8:	4b18      	ldr	r3, [pc, #96]	; (8001b0c <MX_TIM5_Init+0xa0>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001aba:	2300      	movs	r3, #0
 8001abc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001aca:	2300      	movs	r3, #0
 8001acc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001ad2:	f107 030c 	add.w	r3, r7, #12
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	480c      	ldr	r0, [pc, #48]	; (8001b0c <MX_TIM5_Init+0xa0>)
 8001ada:	f002 fbdb 	bl	8004294 <HAL_TIM_Encoder_Init>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001ae4:	f000 fa24 	bl	8001f30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aec:	2300      	movs	r3, #0
 8001aee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001af0:	1d3b      	adds	r3, r7, #4
 8001af2:	4619      	mov	r1, r3
 8001af4:	4805      	ldr	r0, [pc, #20]	; (8001b0c <MX_TIM5_Init+0xa0>)
 8001af6:	f003 facb 	bl	8005090 <HAL_TIMEx_MasterConfigSynchronization>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001b00:	f000 fa16 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001b04:	bf00      	nop
 8001b06:	3730      	adds	r7, #48	; 0x30
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	200003fc 	.word	0x200003fc
 8001b10:	40000c00 	.word	0x40000c00

08001b14 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b096      	sub	sp, #88	; 0x58
 8001b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b1a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	605a      	str	r2, [r3, #4]
 8001b24:	609a      	str	r2, [r3, #8]
 8001b26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b28:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]
 8001b30:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b36:	2200      	movs	r2, #0
 8001b38:	601a      	str	r2, [r3, #0]
 8001b3a:	605a      	str	r2, [r3, #4]
 8001b3c:	609a      	str	r2, [r3, #8]
 8001b3e:	60da      	str	r2, [r3, #12]
 8001b40:	611a      	str	r2, [r3, #16]
 8001b42:	615a      	str	r2, [r3, #20]
 8001b44:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b46:	1d3b      	adds	r3, r7, #4
 8001b48:	2220      	movs	r2, #32
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f004 fd81 	bl	8006654 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001b52:	4b44      	ldr	r3, [pc, #272]	; (8001c64 <MX_TIM8_Init+0x150>)
 8001b54:	4a44      	ldr	r2, [pc, #272]	; (8001c68 <MX_TIM8_Init+0x154>)
 8001b56:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 8001b58:	4b42      	ldr	r3, [pc, #264]	; (8001c64 <MX_TIM8_Init+0x150>)
 8001b5a:	22a7      	movs	r2, #167	; 0xa7
 8001b5c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b5e:	4b41      	ldr	r3, [pc, #260]	; (8001c64 <MX_TIM8_Init+0x150>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 8001b64:	4b3f      	ldr	r3, [pc, #252]	; (8001c64 <MX_TIM8_Init+0x150>)
 8001b66:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b6a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b6c:	4b3d      	ldr	r3, [pc, #244]	; (8001c64 <MX_TIM8_Init+0x150>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001b72:	4b3c      	ldr	r3, [pc, #240]	; (8001c64 <MX_TIM8_Init+0x150>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b78:	4b3a      	ldr	r3, [pc, #232]	; (8001c64 <MX_TIM8_Init+0x150>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001b7e:	4839      	ldr	r0, [pc, #228]	; (8001c64 <MX_TIM8_Init+0x150>)
 8001b80:	f002 f93e 	bl	8003e00 <HAL_TIM_Base_Init>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001b8a:	f000 f9d1 	bl	8001f30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b92:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001b94:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b98:	4619      	mov	r1, r3
 8001b9a:	4832      	ldr	r0, [pc, #200]	; (8001c64 <MX_TIM8_Init+0x150>)
 8001b9c:	f002 fe78 	bl	8004890 <HAL_TIM_ConfigClockSource>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001ba6:	f000 f9c3 	bl	8001f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001baa:	482e      	ldr	r0, [pc, #184]	; (8001c64 <MX_TIM8_Init+0x150>)
 8001bac:	f002 fa50 	bl	8004050 <HAL_TIM_PWM_Init>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001bb6:	f000 f9bb 	bl	8001f30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001bc2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4826      	ldr	r0, [pc, #152]	; (8001c64 <MX_TIM8_Init+0x150>)
 8001bca:	f003 fa61 	bl	8005090 <HAL_TIMEx_MasterConfigSynchronization>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001bd4:	f000 f9ac 	bl	8001f30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bd8:	2360      	movs	r3, #96	; 0x60
 8001bda:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001be0:	2300      	movs	r3, #0
 8001be2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001be4:	2300      	movs	r3, #0
 8001be6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001be8:	2300      	movs	r3, #0
 8001bea:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bec:	2300      	movs	r3, #0
 8001bee:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001bf4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bf8:	2208      	movs	r2, #8
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4819      	ldr	r0, [pc, #100]	; (8001c64 <MX_TIM8_Init+0x150>)
 8001bfe:	f002 fd85 	bl	800470c <HAL_TIM_PWM_ConfigChannel>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001c08:	f000 f992 	bl	8001f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c10:	220c      	movs	r2, #12
 8001c12:	4619      	mov	r1, r3
 8001c14:	4813      	ldr	r0, [pc, #76]	; (8001c64 <MX_TIM8_Init+0x150>)
 8001c16:	f002 fd79 	bl	800470c <HAL_TIM_PWM_ConfigChannel>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001c20:	f000 f986 	bl	8001f30 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c24:	2300      	movs	r3, #0
 8001c26:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c30:	2300      	movs	r3, #0
 8001c32:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c3c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001c42:	1d3b      	adds	r3, r7, #4
 8001c44:	4619      	mov	r1, r3
 8001c46:	4807      	ldr	r0, [pc, #28]	; (8001c64 <MX_TIM8_Init+0x150>)
 8001c48:	f003 fa9e 	bl	8005188 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8001c52:	f000 f96d 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001c56:	4803      	ldr	r0, [pc, #12]	; (8001c64 <MX_TIM8_Init+0x150>)
 8001c58:	f000 faf8 	bl	800224c <HAL_TIM_MspPostInit>

}
 8001c5c:	bf00      	nop
 8001c5e:	3758      	adds	r7, #88	; 0x58
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20000444 	.word	0x20000444
 8001c68:	40010400 	.word	0x40010400

08001c6c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08c      	sub	sp, #48	; 0x30
 8001c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c72:	f107 0320 	add.w	r3, r7, #32
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	605a      	str	r2, [r3, #4]
 8001c7c:	609a      	str	r2, [r3, #8]
 8001c7e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c80:	1d3b      	adds	r3, r7, #4
 8001c82:	2200      	movs	r2, #0
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	605a      	str	r2, [r3, #4]
 8001c88:	609a      	str	r2, [r3, #8]
 8001c8a:	60da      	str	r2, [r3, #12]
 8001c8c:	611a      	str	r2, [r3, #16]
 8001c8e:	615a      	str	r2, [r3, #20]
 8001c90:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001c92:	4b2b      	ldr	r3, [pc, #172]	; (8001d40 <MX_TIM9_Init+0xd4>)
 8001c94:	4a2b      	ldr	r2, [pc, #172]	; (8001d44 <MX_TIM9_Init+0xd8>)
 8001c96:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 168-1;
 8001c98:	4b29      	ldr	r3, [pc, #164]	; (8001d40 <MX_TIM9_Init+0xd4>)
 8001c9a:	22a7      	movs	r2, #167	; 0xa7
 8001c9c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c9e:	4b28      	ldr	r3, [pc, #160]	; (8001d40 <MX_TIM9_Init+0xd4>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 999;
 8001ca4:	4b26      	ldr	r3, [pc, #152]	; (8001d40 <MX_TIM9_Init+0xd4>)
 8001ca6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001caa:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cac:	4b24      	ldr	r3, [pc, #144]	; (8001d40 <MX_TIM9_Init+0xd4>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb2:	4b23      	ldr	r3, [pc, #140]	; (8001d40 <MX_TIM9_Init+0xd4>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001cb8:	4821      	ldr	r0, [pc, #132]	; (8001d40 <MX_TIM9_Init+0xd4>)
 8001cba:	f002 f8a1 	bl	8003e00 <HAL_TIM_Base_Init>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8001cc4:	f000 f934 	bl	8001f30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ccc:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001cce:	f107 0320 	add.w	r3, r7, #32
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	481a      	ldr	r0, [pc, #104]	; (8001d40 <MX_TIM9_Init+0xd4>)
 8001cd6:	f002 fddb 	bl	8004890 <HAL_TIM_ConfigClockSource>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8001ce0:	f000 f926 	bl	8001f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001ce4:	4816      	ldr	r0, [pc, #88]	; (8001d40 <MX_TIM9_Init+0xd4>)
 8001ce6:	f002 f9b3 	bl	8004050 <HAL_TIM_PWM_Init>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8001cf0:	f000 f91e 	bl	8001f30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cf4:	2360      	movs	r3, #96	; 0x60
 8001cf6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d00:	2300      	movs	r3, #0
 8001d02:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d04:	1d3b      	adds	r3, r7, #4
 8001d06:	2200      	movs	r2, #0
 8001d08:	4619      	mov	r1, r3
 8001d0a:	480d      	ldr	r0, [pc, #52]	; (8001d40 <MX_TIM9_Init+0xd4>)
 8001d0c:	f002 fcfe 	bl	800470c <HAL_TIM_PWM_ConfigChannel>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8001d16:	f000 f90b 	bl	8001f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d1a:	1d3b      	adds	r3, r7, #4
 8001d1c:	2204      	movs	r2, #4
 8001d1e:	4619      	mov	r1, r3
 8001d20:	4807      	ldr	r0, [pc, #28]	; (8001d40 <MX_TIM9_Init+0xd4>)
 8001d22:	f002 fcf3 	bl	800470c <HAL_TIM_PWM_ConfigChannel>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8001d2c:	f000 f900 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001d30:	4803      	ldr	r0, [pc, #12]	; (8001d40 <MX_TIM9_Init+0xd4>)
 8001d32:	f000 fa8b 	bl	800224c <HAL_TIM_MspPostInit>

}
 8001d36:	bf00      	nop
 8001d38:	3730      	adds	r7, #48	; 0x30
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	2000048c 	.word	0x2000048c
 8001d44:	40014000 	.word	0x40014000

08001d48 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d4c:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <MX_USART3_UART_Init+0x4c>)
 8001d4e:	4a12      	ldr	r2, [pc, #72]	; (8001d98 <MX_USART3_UART_Init+0x50>)
 8001d50:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001d52:	4b10      	ldr	r3, [pc, #64]	; (8001d94 <MX_USART3_UART_Init+0x4c>)
 8001d54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d58:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d5a:	4b0e      	ldr	r3, [pc, #56]	; (8001d94 <MX_USART3_UART_Init+0x4c>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d60:	4b0c      	ldr	r3, [pc, #48]	; (8001d94 <MX_USART3_UART_Init+0x4c>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d66:	4b0b      	ldr	r3, [pc, #44]	; (8001d94 <MX_USART3_UART_Init+0x4c>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d6c:	4b09      	ldr	r3, [pc, #36]	; (8001d94 <MX_USART3_UART_Init+0x4c>)
 8001d6e:	220c      	movs	r2, #12
 8001d70:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d72:	4b08      	ldr	r3, [pc, #32]	; (8001d94 <MX_USART3_UART_Init+0x4c>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d78:	4b06      	ldr	r3, [pc, #24]	; (8001d94 <MX_USART3_UART_Init+0x4c>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d7e:	4805      	ldr	r0, [pc, #20]	; (8001d94 <MX_USART3_UART_Init+0x4c>)
 8001d80:	f003 fa68 	bl	8005254 <HAL_UART_Init>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001d8a:	f000 f8d1 	bl	8001f30 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d8e:	bf00      	nop
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	200004d4 	.word	0x200004d4
 8001d98:	40004800 	.word	0x40004800

08001d9c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	607b      	str	r3, [r7, #4]
 8001da6:	4b0c      	ldr	r3, [pc, #48]	; (8001dd8 <MX_DMA_Init+0x3c>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	4a0b      	ldr	r2, [pc, #44]	; (8001dd8 <MX_DMA_Init+0x3c>)
 8001dac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001db0:	6313      	str	r3, [r2, #48]	; 0x30
 8001db2:	4b09      	ldr	r3, [pc, #36]	; (8001dd8 <MX_DMA_Init+0x3c>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dba:	607b      	str	r3, [r7, #4]
 8001dbc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	200c      	movs	r0, #12
 8001dc4:	f000 fdf5 	bl	80029b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001dc8:	200c      	movs	r0, #12
 8001dca:	f000 fe0e 	bl	80029ea <HAL_NVIC_EnableIRQ>

}
 8001dce:	bf00      	nop
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40023800 	.word	0x40023800

08001ddc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b08a      	sub	sp, #40	; 0x28
 8001de0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de2:	f107 0314 	add.w	r3, r7, #20
 8001de6:	2200      	movs	r2, #0
 8001de8:	601a      	str	r2, [r3, #0]
 8001dea:	605a      	str	r2, [r3, #4]
 8001dec:	609a      	str	r2, [r3, #8]
 8001dee:	60da      	str	r2, [r3, #12]
 8001df0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	613b      	str	r3, [r7, #16]
 8001df6:	4b4a      	ldr	r3, [pc, #296]	; (8001f20 <MX_GPIO_Init+0x144>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfa:	4a49      	ldr	r2, [pc, #292]	; (8001f20 <MX_GPIO_Init+0x144>)
 8001dfc:	f043 0304 	orr.w	r3, r3, #4
 8001e00:	6313      	str	r3, [r2, #48]	; 0x30
 8001e02:	4b47      	ldr	r3, [pc, #284]	; (8001f20 <MX_GPIO_Init+0x144>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e06:	f003 0304 	and.w	r3, r3, #4
 8001e0a:	613b      	str	r3, [r7, #16]
 8001e0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	60fb      	str	r3, [r7, #12]
 8001e12:	4b43      	ldr	r3, [pc, #268]	; (8001f20 <MX_GPIO_Init+0x144>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e16:	4a42      	ldr	r2, [pc, #264]	; (8001f20 <MX_GPIO_Init+0x144>)
 8001e18:	f043 0301 	orr.w	r3, r3, #1
 8001e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e1e:	4b40      	ldr	r3, [pc, #256]	; (8001f20 <MX_GPIO_Init+0x144>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e22:	f003 0301 	and.w	r3, r3, #1
 8001e26:	60fb      	str	r3, [r7, #12]
 8001e28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60bb      	str	r3, [r7, #8]
 8001e2e:	4b3c      	ldr	r3, [pc, #240]	; (8001f20 <MX_GPIO_Init+0x144>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e32:	4a3b      	ldr	r2, [pc, #236]	; (8001f20 <MX_GPIO_Init+0x144>)
 8001e34:	f043 0302 	orr.w	r3, r3, #2
 8001e38:	6313      	str	r3, [r2, #48]	; 0x30
 8001e3a:	4b39      	ldr	r3, [pc, #228]	; (8001f20 <MX_GPIO_Init+0x144>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	60bb      	str	r3, [r7, #8]
 8001e44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e46:	2300      	movs	r3, #0
 8001e48:	607b      	str	r3, [r7, #4]
 8001e4a:	4b35      	ldr	r3, [pc, #212]	; (8001f20 <MX_GPIO_Init+0x144>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4e:	4a34      	ldr	r2, [pc, #208]	; (8001f20 <MX_GPIO_Init+0x144>)
 8001e50:	f043 0308 	orr.w	r3, r3, #8
 8001e54:	6313      	str	r3, [r2, #48]	; 0x30
 8001e56:	4b32      	ldr	r3, [pc, #200]	; (8001f20 <MX_GPIO_Init+0x144>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5a:	f003 0308 	and.w	r3, r3, #8
 8001e5e:	607b      	str	r3, [r7, #4]
 8001e60:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001e62:	2200      	movs	r2, #0
 8001e64:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e68:	482e      	ldr	r0, [pc, #184]	; (8001f24 <MX_GPIO_Init+0x148>)
 8001e6a:	f001 fae5 	bl	8003438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001e6e:	2200      	movs	r2, #0
 8001e70:	2140      	movs	r1, #64	; 0x40
 8001e72:	482d      	ldr	r0, [pc, #180]	; (8001f28 <MX_GPIO_Init+0x14c>)
 8001e74:	f001 fae0 	bl	8003438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001e78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e82:	2300      	movs	r3, #0
 8001e84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e86:	2300      	movs	r3, #0
 8001e88:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e8a:	f107 0314 	add.w	r3, r7, #20
 8001e8e:	4619      	mov	r1, r3
 8001e90:	4824      	ldr	r0, [pc, #144]	; (8001f24 <MX_GPIO_Init+0x148>)
 8001e92:	f001 f935 	bl	8003100 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_11;
 8001e96:	f44f 6308 	mov.w	r3, #2176	; 0x880
 8001e9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e9c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001ea0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ea6:	f107 0314 	add.w	r3, r7, #20
 8001eaa:	4619      	mov	r1, r3
 8001eac:	481d      	ldr	r0, [pc, #116]	; (8001f24 <MX_GPIO_Init+0x148>)
 8001eae:	f001 f927 	bl	8003100 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD2 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8001eb2:	2344      	movs	r3, #68	; 0x44
 8001eb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001eb6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001eba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ec0:	f107 0314 	add.w	r3, r7, #20
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	4819      	ldr	r0, [pc, #100]	; (8001f2c <MX_GPIO_Init+0x150>)
 8001ec8:	f001 f91a 	bl	8003100 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ecc:	2340      	movs	r3, #64	; 0x40
 8001ece:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001edc:	f107 0314 	add.w	r3, r7, #20
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4811      	ldr	r0, [pc, #68]	; (8001f28 <MX_GPIO_Init+0x14c>)
 8001ee4:	f001 f90c 	bl	8003100 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 1, 0);
 8001ee8:	2200      	movs	r2, #0
 8001eea:	2101      	movs	r1, #1
 8001eec:	2008      	movs	r0, #8
 8001eee:	f000 fd60 	bl	80029b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001ef2:	2008      	movs	r0, #8
 8001ef4:	f000 fd79 	bl	80029ea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8001ef8:	2200      	movs	r2, #0
 8001efa:	2101      	movs	r1, #1
 8001efc:	2017      	movs	r0, #23
 8001efe:	f000 fd58 	bl	80029b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001f02:	2017      	movs	r0, #23
 8001f04:	f000 fd71 	bl	80029ea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001f08:	2200      	movs	r2, #0
 8001f0a:	2101      	movs	r1, #1
 8001f0c:	2028      	movs	r0, #40	; 0x28
 8001f0e:	f000 fd50 	bl	80029b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001f12:	2028      	movs	r0, #40	; 0x28
 8001f14:	f000 fd69 	bl	80029ea <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f18:	bf00      	nop
 8001f1a:	3728      	adds	r7, #40	; 0x28
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	40023800 	.word	0x40023800
 8001f24:	40020800 	.word	0x40020800
 8001f28:	40020400 	.word	0x40020400
 8001f2c:	40020c00 	.word	0x40020c00

08001f30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f34:	b672      	cpsid	i
}
 8001f36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f38:	e7fe      	b.n	8001f38 <Error_Handler+0x8>
	...

08001f3c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f42:	2300      	movs	r3, #0
 8001f44:	607b      	str	r3, [r7, #4]
 8001f46:	4b10      	ldr	r3, [pc, #64]	; (8001f88 <HAL_MspInit+0x4c>)
 8001f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f4a:	4a0f      	ldr	r2, [pc, #60]	; (8001f88 <HAL_MspInit+0x4c>)
 8001f4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f50:	6453      	str	r3, [r2, #68]	; 0x44
 8001f52:	4b0d      	ldr	r3, [pc, #52]	; (8001f88 <HAL_MspInit+0x4c>)
 8001f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f5a:	607b      	str	r3, [r7, #4]
 8001f5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	603b      	str	r3, [r7, #0]
 8001f62:	4b09      	ldr	r3, [pc, #36]	; (8001f88 <HAL_MspInit+0x4c>)
 8001f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f66:	4a08      	ldr	r2, [pc, #32]	; (8001f88 <HAL_MspInit+0x4c>)
 8001f68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f6c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f6e:	4b06      	ldr	r3, [pc, #24]	; (8001f88 <HAL_MspInit+0x4c>)
 8001f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f76:	603b      	str	r3, [r7, #0]
 8001f78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f7a:	bf00      	nop
 8001f7c:	370c      	adds	r7, #12
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	40023800 	.word	0x40023800

08001f8c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b090      	sub	sp, #64	; 0x40
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f94:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	605a      	str	r2, [r3, #4]
 8001f9e:	609a      	str	r2, [r3, #8]
 8001fa0:	60da      	str	r2, [r3, #12]
 8001fa2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a78      	ldr	r2, [pc, #480]	; (800218c <HAL_TIM_Encoder_MspInit+0x200>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d135      	bne.n	800201a <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001fae:	2300      	movs	r3, #0
 8001fb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8001fb2:	4b77      	ldr	r3, [pc, #476]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 8001fb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb6:	4a76      	ldr	r2, [pc, #472]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 8001fb8:	f043 0301 	orr.w	r3, r3, #1
 8001fbc:	6453      	str	r3, [r2, #68]	; 0x44
 8001fbe:	4b74      	ldr	r3, [pc, #464]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 8001fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fc2:	f003 0301 	and.w	r3, r3, #1
 8001fc6:	62bb      	str	r3, [r7, #40]	; 0x28
 8001fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	627b      	str	r3, [r7, #36]	; 0x24
 8001fce:	4b70      	ldr	r3, [pc, #448]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd2:	4a6f      	ldr	r2, [pc, #444]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fda:	4b6d      	ldr	r3, [pc, #436]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	f003 0301 	and.w	r3, r3, #1
 8001fe2:	627b      	str	r3, [r7, #36]	; 0x24
 8001fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_J1_Pin|ENC_B_J1_Pin;
 8001fe6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001fea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fec:	2302      	movs	r3, #2
 8001fee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002000:	4619      	mov	r1, r3
 8002002:	4864      	ldr	r0, [pc, #400]	; (8002194 <HAL_TIM_Encoder_MspInit+0x208>)
 8002004:	f001 f87c 	bl	8003100 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 2, 0);
 8002008:	2200      	movs	r2, #0
 800200a:	2102      	movs	r1, #2
 800200c:	2018      	movs	r0, #24
 800200e:	f000 fcd0 	bl	80029b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002012:	2018      	movs	r0, #24
 8002014:	f000 fce9 	bl	80029ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002018:	e0b3      	b.n	8002182 <HAL_TIM_Encoder_MspInit+0x1f6>
  else if(htim_encoder->Instance==TIM2)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002022:	d14b      	bne.n	80020bc <HAL_TIM_Encoder_MspInit+0x130>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002024:	2300      	movs	r3, #0
 8002026:	623b      	str	r3, [r7, #32]
 8002028:	4b59      	ldr	r3, [pc, #356]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 800202a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202c:	4a58      	ldr	r2, [pc, #352]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 800202e:	f043 0301 	orr.w	r3, r3, #1
 8002032:	6413      	str	r3, [r2, #64]	; 0x40
 8002034:	4b56      	ldr	r3, [pc, #344]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 8002036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002038:	f003 0301 	and.w	r3, r3, #1
 800203c:	623b      	str	r3, [r7, #32]
 800203e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002040:	2300      	movs	r3, #0
 8002042:	61fb      	str	r3, [r7, #28]
 8002044:	4b52      	ldr	r3, [pc, #328]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 8002046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002048:	4a51      	ldr	r2, [pc, #324]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 800204a:	f043 0301 	orr.w	r3, r3, #1
 800204e:	6313      	str	r3, [r2, #48]	; 0x30
 8002050:	4b4f      	ldr	r3, [pc, #316]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 8002052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002054:	f003 0301 	and.w	r3, r3, #1
 8002058:	61fb      	str	r3, [r7, #28]
 800205a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800205c:	2300      	movs	r3, #0
 800205e:	61bb      	str	r3, [r7, #24]
 8002060:	4b4b      	ldr	r3, [pc, #300]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 8002062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002064:	4a4a      	ldr	r2, [pc, #296]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 8002066:	f043 0302 	orr.w	r3, r3, #2
 800206a:	6313      	str	r3, [r2, #48]	; 0x30
 800206c:	4b48      	ldr	r3, [pc, #288]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 800206e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	61bb      	str	r3, [r7, #24]
 8002076:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ENC_A_J2_Pin;
 8002078:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800207c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800207e:	2302      	movs	r3, #2
 8002080:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002082:	2300      	movs	r3, #0
 8002084:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002086:	2300      	movs	r3, #0
 8002088:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800208a:	2301      	movs	r3, #1
 800208c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(ENC_A_J2_GPIO_Port, &GPIO_InitStruct);
 800208e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002092:	4619      	mov	r1, r3
 8002094:	483f      	ldr	r0, [pc, #252]	; (8002194 <HAL_TIM_Encoder_MspInit+0x208>)
 8002096:	f001 f833 	bl	8003100 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC_B_J2_Pin;
 800209a:	2308      	movs	r3, #8
 800209c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209e:	2302      	movs	r3, #2
 80020a0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a2:	2300      	movs	r3, #0
 80020a4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a6:	2300      	movs	r3, #0
 80020a8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020aa:	2301      	movs	r3, #1
 80020ac:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(ENC_B_J2_GPIO_Port, &GPIO_InitStruct);
 80020ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020b2:	4619      	mov	r1, r3
 80020b4:	4838      	ldr	r0, [pc, #224]	; (8002198 <HAL_TIM_Encoder_MspInit+0x20c>)
 80020b6:	f001 f823 	bl	8003100 <HAL_GPIO_Init>
}
 80020ba:	e062      	b.n	8002182 <HAL_TIM_Encoder_MspInit+0x1f6>
  else if(htim_encoder->Instance==TIM3)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a36      	ldr	r2, [pc, #216]	; (800219c <HAL_TIM_Encoder_MspInit+0x210>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d12c      	bne.n	8002120 <HAL_TIM_Encoder_MspInit+0x194>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	617b      	str	r3, [r7, #20]
 80020ca:	4b31      	ldr	r3, [pc, #196]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 80020cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ce:	4a30      	ldr	r2, [pc, #192]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 80020d0:	f043 0302 	orr.w	r3, r3, #2
 80020d4:	6413      	str	r3, [r2, #64]	; 0x40
 80020d6:	4b2e      	ldr	r3, [pc, #184]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 80020d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	617b      	str	r3, [r7, #20]
 80020e0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	613b      	str	r3, [r7, #16]
 80020e6:	4b2a      	ldr	r3, [pc, #168]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ea:	4a29      	ldr	r2, [pc, #164]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 80020ec:	f043 0302 	orr.w	r3, r3, #2
 80020f0:	6313      	str	r3, [r2, #48]	; 0x30
 80020f2:	4b27      	ldr	r3, [pc, #156]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	613b      	str	r3, [r7, #16]
 80020fc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ENC_A_J3_Pin|ENC_B_J3_Pin;
 80020fe:	2330      	movs	r3, #48	; 0x30
 8002100:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002102:	2302      	movs	r3, #2
 8002104:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002106:	2300      	movs	r3, #0
 8002108:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210a:	2300      	movs	r3, #0
 800210c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800210e:	2302      	movs	r3, #2
 8002110:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002112:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002116:	4619      	mov	r1, r3
 8002118:	481f      	ldr	r0, [pc, #124]	; (8002198 <HAL_TIM_Encoder_MspInit+0x20c>)
 800211a:	f000 fff1 	bl	8003100 <HAL_GPIO_Init>
}
 800211e:	e030      	b.n	8002182 <HAL_TIM_Encoder_MspInit+0x1f6>
  else if(htim_encoder->Instance==TIM5)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a1e      	ldr	r2, [pc, #120]	; (80021a0 <HAL_TIM_Encoder_MspInit+0x214>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d12b      	bne.n	8002182 <HAL_TIM_Encoder_MspInit+0x1f6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800212a:	2300      	movs	r3, #0
 800212c:	60fb      	str	r3, [r7, #12]
 800212e:	4b18      	ldr	r3, [pc, #96]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 8002130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002132:	4a17      	ldr	r2, [pc, #92]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 8002134:	f043 0308 	orr.w	r3, r3, #8
 8002138:	6413      	str	r3, [r2, #64]	; 0x40
 800213a:	4b15      	ldr	r3, [pc, #84]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 800213c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213e:	f003 0308 	and.w	r3, r3, #8
 8002142:	60fb      	str	r3, [r7, #12]
 8002144:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	60bb      	str	r3, [r7, #8]
 800214a:	4b11      	ldr	r3, [pc, #68]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214e:	4a10      	ldr	r2, [pc, #64]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 8002150:	f043 0301 	orr.w	r3, r3, #1
 8002154:	6313      	str	r3, [r2, #48]	; 0x30
 8002156:	4b0e      	ldr	r3, [pc, #56]	; (8002190 <HAL_TIM_Encoder_MspInit+0x204>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	60bb      	str	r3, [r7, #8]
 8002160:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENC_A_J4_Pin|ENC_B_J4_Pin;
 8002162:	2303      	movs	r3, #3
 8002164:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002166:	2302      	movs	r3, #2
 8002168:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216a:	2300      	movs	r3, #0
 800216c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800216e:	2300      	movs	r3, #0
 8002170:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002172:	2302      	movs	r3, #2
 8002174:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002176:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800217a:	4619      	mov	r1, r3
 800217c:	4805      	ldr	r0, [pc, #20]	; (8002194 <HAL_TIM_Encoder_MspInit+0x208>)
 800217e:	f000 ffbf 	bl	8003100 <HAL_GPIO_Init>
}
 8002182:	bf00      	nop
 8002184:	3740      	adds	r7, #64	; 0x40
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40010000 	.word	0x40010000
 8002190:	40023800 	.word	0x40023800
 8002194:	40020000 	.word	0x40020000
 8002198:	40020400 	.word	0x40020400
 800219c:	40000400 	.word	0x40000400
 80021a0:	40000c00 	.word	0x40000c00

080021a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b086      	sub	sp, #24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a22      	ldr	r2, [pc, #136]	; (800223c <HAL_TIM_Base_MspInit+0x98>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d10e      	bne.n	80021d4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	617b      	str	r3, [r7, #20]
 80021ba:	4b21      	ldr	r3, [pc, #132]	; (8002240 <HAL_TIM_Base_MspInit+0x9c>)
 80021bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021be:	4a20      	ldr	r2, [pc, #128]	; (8002240 <HAL_TIM_Base_MspInit+0x9c>)
 80021c0:	f043 0304 	orr.w	r3, r3, #4
 80021c4:	6413      	str	r3, [r2, #64]	; 0x40
 80021c6:	4b1e      	ldr	r3, [pc, #120]	; (8002240 <HAL_TIM_Base_MspInit+0x9c>)
 80021c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ca:	f003 0304 	and.w	r3, r3, #4
 80021ce:	617b      	str	r3, [r7, #20]
 80021d0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 80021d2:	e02e      	b.n	8002232 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM8)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a1a      	ldr	r2, [pc, #104]	; (8002244 <HAL_TIM_Base_MspInit+0xa0>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d10e      	bne.n	80021fc <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80021de:	2300      	movs	r3, #0
 80021e0:	613b      	str	r3, [r7, #16]
 80021e2:	4b17      	ldr	r3, [pc, #92]	; (8002240 <HAL_TIM_Base_MspInit+0x9c>)
 80021e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e6:	4a16      	ldr	r2, [pc, #88]	; (8002240 <HAL_TIM_Base_MspInit+0x9c>)
 80021e8:	f043 0302 	orr.w	r3, r3, #2
 80021ec:	6453      	str	r3, [r2, #68]	; 0x44
 80021ee:	4b14      	ldr	r3, [pc, #80]	; (8002240 <HAL_TIM_Base_MspInit+0x9c>)
 80021f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f2:	f003 0302 	and.w	r3, r3, #2
 80021f6:	613b      	str	r3, [r7, #16]
 80021f8:	693b      	ldr	r3, [r7, #16]
}
 80021fa:	e01a      	b.n	8002232 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM9)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a11      	ldr	r2, [pc, #68]	; (8002248 <HAL_TIM_Base_MspInit+0xa4>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d115      	bne.n	8002232 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	60fb      	str	r3, [r7, #12]
 800220a:	4b0d      	ldr	r3, [pc, #52]	; (8002240 <HAL_TIM_Base_MspInit+0x9c>)
 800220c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220e:	4a0c      	ldr	r2, [pc, #48]	; (8002240 <HAL_TIM_Base_MspInit+0x9c>)
 8002210:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002214:	6453      	str	r3, [r2, #68]	; 0x44
 8002216:	4b0a      	ldr	r3, [pc, #40]	; (8002240 <HAL_TIM_Base_MspInit+0x9c>)
 8002218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800221e:	60fb      	str	r3, [r7, #12]
 8002220:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 2, 0);
 8002222:	2200      	movs	r2, #0
 8002224:	2102      	movs	r1, #2
 8002226:	2018      	movs	r0, #24
 8002228:	f000 fbc3 	bl	80029b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800222c:	2018      	movs	r0, #24
 800222e:	f000 fbdc 	bl	80029ea <HAL_NVIC_EnableIRQ>
}
 8002232:	bf00      	nop
 8002234:	3718      	adds	r7, #24
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	40000800 	.word	0x40000800
 8002240:	40023800 	.word	0x40023800
 8002244:	40010400 	.word	0x40010400
 8002248:	40014000 	.word	0x40014000

0800224c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b08a      	sub	sp, #40	; 0x28
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002254:	f107 0314 	add.w	r3, r7, #20
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]
 800225c:	605a      	str	r2, [r3, #4]
 800225e:	609a      	str	r2, [r3, #8]
 8002260:	60da      	str	r2, [r3, #12]
 8002262:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a37      	ldr	r2, [pc, #220]	; (8002348 <HAL_TIM_MspPostInit+0xfc>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d11f      	bne.n	80022ae <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800226e:	2300      	movs	r3, #0
 8002270:	613b      	str	r3, [r7, #16]
 8002272:	4b36      	ldr	r3, [pc, #216]	; (800234c <HAL_TIM_MspPostInit+0x100>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002276:	4a35      	ldr	r2, [pc, #212]	; (800234c <HAL_TIM_MspPostInit+0x100>)
 8002278:	f043 0308 	orr.w	r3, r3, #8
 800227c:	6313      	str	r3, [r2, #48]	; 0x30
 800227e:	4b33      	ldr	r3, [pc, #204]	; (800234c <HAL_TIM_MspPostInit+0x100>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002282:	f003 0308 	and.w	r3, r3, #8
 8002286:	613b      	str	r3, [r7, #16]
 8002288:	693b      	ldr	r3, [r7, #16]
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = PWM3_A_Pin|PWM3_B_Pin|PWM2_A_Pin|PWM2_B_Pin;
 800228a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800228e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002290:	2302      	movs	r3, #2
 8002292:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002294:	2300      	movs	r3, #0
 8002296:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002298:	2300      	movs	r3, #0
 800229a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800229c:	2302      	movs	r3, #2
 800229e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022a0:	f107 0314 	add.w	r3, r7, #20
 80022a4:	4619      	mov	r1, r3
 80022a6:	482a      	ldr	r0, [pc, #168]	; (8002350 <HAL_TIM_MspPostInit+0x104>)
 80022a8:	f000 ff2a 	bl	8003100 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 80022ac:	e047      	b.n	800233e <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a28      	ldr	r2, [pc, #160]	; (8002354 <HAL_TIM_MspPostInit+0x108>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d11f      	bne.n	80022f8 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022b8:	2300      	movs	r3, #0
 80022ba:	60fb      	str	r3, [r7, #12]
 80022bc:	4b23      	ldr	r3, [pc, #140]	; (800234c <HAL_TIM_MspPostInit+0x100>)
 80022be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c0:	4a22      	ldr	r2, [pc, #136]	; (800234c <HAL_TIM_MspPostInit+0x100>)
 80022c2:	f043 0304 	orr.w	r3, r3, #4
 80022c6:	6313      	str	r3, [r2, #48]	; 0x30
 80022c8:	4b20      	ldr	r3, [pc, #128]	; (800234c <HAL_TIM_MspPostInit+0x100>)
 80022ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022cc:	f003 0304 	and.w	r3, r3, #4
 80022d0:	60fb      	str	r3, [r7, #12]
 80022d2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM1_A_Pin|PWM1_B_Pin;
 80022d4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80022d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022da:	2302      	movs	r3, #2
 80022dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022de:	2300      	movs	r3, #0
 80022e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e2:	2300      	movs	r3, #0
 80022e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80022e6:	2303      	movs	r3, #3
 80022e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022ea:	f107 0314 	add.w	r3, r7, #20
 80022ee:	4619      	mov	r1, r3
 80022f0:	4819      	ldr	r0, [pc, #100]	; (8002358 <HAL_TIM_MspPostInit+0x10c>)
 80022f2:	f000 ff05 	bl	8003100 <HAL_GPIO_Init>
}
 80022f6:	e022      	b.n	800233e <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM9)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a17      	ldr	r2, [pc, #92]	; (800235c <HAL_TIM_MspPostInit+0x110>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d11d      	bne.n	800233e <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002302:	2300      	movs	r3, #0
 8002304:	60bb      	str	r3, [r7, #8]
 8002306:	4b11      	ldr	r3, [pc, #68]	; (800234c <HAL_TIM_MspPostInit+0x100>)
 8002308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230a:	4a10      	ldr	r2, [pc, #64]	; (800234c <HAL_TIM_MspPostInit+0x100>)
 800230c:	f043 0301 	orr.w	r3, r3, #1
 8002310:	6313      	str	r3, [r2, #48]	; 0x30
 8002312:	4b0e      	ldr	r3, [pc, #56]	; (800234c <HAL_TIM_MspPostInit+0x100>)
 8002314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	60bb      	str	r3, [r7, #8]
 800231c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM4_A_Pin|PWM4_B_Pin;
 800231e:	230c      	movs	r3, #12
 8002320:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002322:	2302      	movs	r3, #2
 8002324:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002326:	2300      	movs	r3, #0
 8002328:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800232a:	2300      	movs	r3, #0
 800232c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800232e:	2303      	movs	r3, #3
 8002330:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002332:	f107 0314 	add.w	r3, r7, #20
 8002336:	4619      	mov	r1, r3
 8002338:	4809      	ldr	r0, [pc, #36]	; (8002360 <HAL_TIM_MspPostInit+0x114>)
 800233a:	f000 fee1 	bl	8003100 <HAL_GPIO_Init>
}
 800233e:	bf00      	nop
 8002340:	3728      	adds	r7, #40	; 0x28
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	40000800 	.word	0x40000800
 800234c:	40023800 	.word	0x40023800
 8002350:	40020c00 	.word	0x40020c00
 8002354:	40010400 	.word	0x40010400
 8002358:	40020800 	.word	0x40020800
 800235c:	40014000 	.word	0x40014000
 8002360:	40020000 	.word	0x40020000

08002364 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b08a      	sub	sp, #40	; 0x28
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800236c:	f107 0314 	add.w	r3, r7, #20
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	605a      	str	r2, [r3, #4]
 8002376:	609a      	str	r2, [r3, #8]
 8002378:	60da      	str	r2, [r3, #12]
 800237a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a31      	ldr	r2, [pc, #196]	; (8002448 <HAL_UART_MspInit+0xe4>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d15b      	bne.n	800243e <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002386:	2300      	movs	r3, #0
 8002388:	613b      	str	r3, [r7, #16]
 800238a:	4b30      	ldr	r3, [pc, #192]	; (800244c <HAL_UART_MspInit+0xe8>)
 800238c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238e:	4a2f      	ldr	r2, [pc, #188]	; (800244c <HAL_UART_MspInit+0xe8>)
 8002390:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002394:	6413      	str	r3, [r2, #64]	; 0x40
 8002396:	4b2d      	ldr	r3, [pc, #180]	; (800244c <HAL_UART_MspInit+0xe8>)
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800239e:	613b      	str	r3, [r7, #16]
 80023a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a2:	2300      	movs	r3, #0
 80023a4:	60fb      	str	r3, [r7, #12]
 80023a6:	4b29      	ldr	r3, [pc, #164]	; (800244c <HAL_UART_MspInit+0xe8>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023aa:	4a28      	ldr	r2, [pc, #160]	; (800244c <HAL_UART_MspInit+0xe8>)
 80023ac:	f043 0302 	orr.w	r3, r3, #2
 80023b0:	6313      	str	r3, [r2, #48]	; 0x30
 80023b2:	4b26      	ldr	r3, [pc, #152]	; (800244c <HAL_UART_MspInit+0xe8>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b6:	f003 0302 	and.w	r3, r3, #2
 80023ba:	60fb      	str	r3, [r7, #12]
 80023bc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80023be:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80023c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c4:	2302      	movs	r3, #2
 80023c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c8:	2300      	movs	r3, #0
 80023ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023cc:	2303      	movs	r3, #3
 80023ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80023d0:	2307      	movs	r3, #7
 80023d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023d4:	f107 0314 	add.w	r3, r7, #20
 80023d8:	4619      	mov	r1, r3
 80023da:	481d      	ldr	r0, [pc, #116]	; (8002450 <HAL_UART_MspInit+0xec>)
 80023dc:	f000 fe90 	bl	8003100 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80023e0:	4b1c      	ldr	r3, [pc, #112]	; (8002454 <HAL_UART_MspInit+0xf0>)
 80023e2:	4a1d      	ldr	r2, [pc, #116]	; (8002458 <HAL_UART_MspInit+0xf4>)
 80023e4:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80023e6:	4b1b      	ldr	r3, [pc, #108]	; (8002454 <HAL_UART_MspInit+0xf0>)
 80023e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80023ec:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023ee:	4b19      	ldr	r3, [pc, #100]	; (8002454 <HAL_UART_MspInit+0xf0>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023f4:	4b17      	ldr	r3, [pc, #92]	; (8002454 <HAL_UART_MspInit+0xf0>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023fa:	4b16      	ldr	r3, [pc, #88]	; (8002454 <HAL_UART_MspInit+0xf0>)
 80023fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002400:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002402:	4b14      	ldr	r3, [pc, #80]	; (8002454 <HAL_UART_MspInit+0xf0>)
 8002404:	2200      	movs	r2, #0
 8002406:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002408:	4b12      	ldr	r3, [pc, #72]	; (8002454 <HAL_UART_MspInit+0xf0>)
 800240a:	2200      	movs	r2, #0
 800240c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800240e:	4b11      	ldr	r3, [pc, #68]	; (8002454 <HAL_UART_MspInit+0xf0>)
 8002410:	2200      	movs	r2, #0
 8002412:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002414:	4b0f      	ldr	r3, [pc, #60]	; (8002454 <HAL_UART_MspInit+0xf0>)
 8002416:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800241a:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800241c:	4b0d      	ldr	r3, [pc, #52]	; (8002454 <HAL_UART_MspInit+0xf0>)
 800241e:	2200      	movs	r2, #0
 8002420:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002422:	480c      	ldr	r0, [pc, #48]	; (8002454 <HAL_UART_MspInit+0xf0>)
 8002424:	f000 fafc 	bl	8002a20 <HAL_DMA_Init>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800242e:	f7ff fd7f 	bl	8001f30 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a07      	ldr	r2, [pc, #28]	; (8002454 <HAL_UART_MspInit+0xf0>)
 8002436:	639a      	str	r2, [r3, #56]	; 0x38
 8002438:	4a06      	ldr	r2, [pc, #24]	; (8002454 <HAL_UART_MspInit+0xf0>)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800243e:	bf00      	nop
 8002440:	3728      	adds	r7, #40	; 0x28
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40004800 	.word	0x40004800
 800244c:	40023800 	.word	0x40023800
 8002450:	40020400 	.word	0x40020400
 8002454:	20000518 	.word	0x20000518
 8002458:	40026028 	.word	0x40026028

0800245c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002460:	e7fe      	b.n	8002460 <NMI_Handler+0x4>

08002462 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002462:	b480      	push	{r7}
 8002464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002466:	e7fe      	b.n	8002466 <HardFault_Handler+0x4>

08002468 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800246c:	e7fe      	b.n	800246c <MemManage_Handler+0x4>

0800246e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800246e:	b480      	push	{r7}
 8002470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002472:	e7fe      	b.n	8002472 <BusFault_Handler+0x4>

08002474 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002478:	e7fe      	b.n	8002478 <UsageFault_Handler+0x4>

0800247a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800247a:	b480      	push	{r7}
 800247c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800247e:	bf00      	nop
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800248c:	bf00      	nop
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr

08002496 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002496:	b480      	push	{r7}
 8002498:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800249a:	bf00      	nop
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024a8:	f000 f988 	bl	80027bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024ac:	bf00      	nop
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80024b4:	2004      	movs	r0, #4
 80024b6:	f000 fff3 	bl	80034a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80024ba:	bf00      	nop
 80024bc:	bd80      	pop	{r7, pc}
	...

080024c0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80024c4:	4802      	ldr	r0, [pc, #8]	; (80024d0 <DMA1_Stream1_IRQHandler+0x10>)
 80024c6:	f000 fbb1 	bl	8002c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80024ca:	bf00      	nop
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20000518 	.word	0x20000518

080024d4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80024d8:	2040      	movs	r0, #64	; 0x40
 80024da:	f000 ffe1 	bl	80034a0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80024de:	2080      	movs	r0, #128	; 0x80
 80024e0:	f000 ffde 	bl	80034a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80024e4:	bf00      	nop
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80024ec:	4803      	ldr	r0, [pc, #12]	; (80024fc <TIM1_BRK_TIM9_IRQHandler+0x14>)
 80024ee:	f002 f805 	bl	80044fc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 80024f2:	4803      	ldr	r0, [pc, #12]	; (8002500 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 80024f4:	f002 f802 	bl	80044fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80024f8:	bf00      	nop
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	200002dc 	.word	0x200002dc
 8002500:	2000048c 	.word	0x2000048c

08002504 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8002508:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800250c:	f000 ffc8 	bl	80034a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002510:	bf00      	nop
 8002512:	bd80      	pop	{r7, pc}

08002514 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  return 1;
 8002518:	2301      	movs	r3, #1
}
 800251a:	4618      	mov	r0, r3
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <_kill>:

int _kill(int pid, int sig)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800252e:	f004 f867 	bl	8006600 <__errno>
 8002532:	4603      	mov	r3, r0
 8002534:	2216      	movs	r2, #22
 8002536:	601a      	str	r2, [r3, #0]
  return -1;
 8002538:	f04f 33ff 	mov.w	r3, #4294967295
}
 800253c:	4618      	mov	r0, r3
 800253e:	3708      	adds	r7, #8
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <_exit>:

void _exit (int status)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800254c:	f04f 31ff 	mov.w	r1, #4294967295
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f7ff ffe7 	bl	8002524 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002556:	e7fe      	b.n	8002556 <_exit+0x12>

08002558 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	60b9      	str	r1, [r7, #8]
 8002562:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002564:	2300      	movs	r3, #0
 8002566:	617b      	str	r3, [r7, #20]
 8002568:	e00a      	b.n	8002580 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800256a:	f3af 8000 	nop.w
 800256e:	4601      	mov	r1, r0
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	1c5a      	adds	r2, r3, #1
 8002574:	60ba      	str	r2, [r7, #8]
 8002576:	b2ca      	uxtb	r2, r1
 8002578:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	3301      	adds	r3, #1
 800257e:	617b      	str	r3, [r7, #20]
 8002580:	697a      	ldr	r2, [r7, #20]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	429a      	cmp	r2, r3
 8002586:	dbf0      	blt.n	800256a <_read+0x12>
  }

  return len;
 8002588:	687b      	ldr	r3, [r7, #4]
}
 800258a:	4618      	mov	r0, r3
 800258c:	3718      	adds	r7, #24
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}

08002592 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002592:	b580      	push	{r7, lr}
 8002594:	b086      	sub	sp, #24
 8002596:	af00      	add	r7, sp, #0
 8002598:	60f8      	str	r0, [r7, #12]
 800259a:	60b9      	str	r1, [r7, #8]
 800259c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800259e:	2300      	movs	r3, #0
 80025a0:	617b      	str	r3, [r7, #20]
 80025a2:	e009      	b.n	80025b8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	1c5a      	adds	r2, r3, #1
 80025a8:	60ba      	str	r2, [r7, #8]
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	3301      	adds	r3, #1
 80025b6:	617b      	str	r3, [r7, #20]
 80025b8:	697a      	ldr	r2, [r7, #20]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	429a      	cmp	r2, r3
 80025be:	dbf1      	blt.n	80025a4 <_write+0x12>
  }
  return len;
 80025c0:	687b      	ldr	r3, [r7, #4]
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3718      	adds	r7, #24
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <_close>:

int _close(int file)
{
 80025ca:	b480      	push	{r7}
 80025cc:	b083      	sub	sp, #12
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr

080025e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025e2:	b480      	push	{r7}
 80025e4:	b083      	sub	sp, #12
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
 80025ea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025f2:	605a      	str	r2, [r3, #4]
  return 0;
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	370c      	adds	r7, #12
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr

08002602 <_isatty>:

int _isatty(int file)
{
 8002602:	b480      	push	{r7}
 8002604:	b083      	sub	sp, #12
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800260a:	2301      	movs	r3, #1
}
 800260c:	4618      	mov	r0, r3
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
	...

08002634 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800263c:	4a14      	ldr	r2, [pc, #80]	; (8002690 <_sbrk+0x5c>)
 800263e:	4b15      	ldr	r3, [pc, #84]	; (8002694 <_sbrk+0x60>)
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002648:	4b13      	ldr	r3, [pc, #76]	; (8002698 <_sbrk+0x64>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d102      	bne.n	8002656 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002650:	4b11      	ldr	r3, [pc, #68]	; (8002698 <_sbrk+0x64>)
 8002652:	4a12      	ldr	r2, [pc, #72]	; (800269c <_sbrk+0x68>)
 8002654:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002656:	4b10      	ldr	r3, [pc, #64]	; (8002698 <_sbrk+0x64>)
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4413      	add	r3, r2
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	429a      	cmp	r2, r3
 8002662:	d207      	bcs.n	8002674 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002664:	f003 ffcc 	bl	8006600 <__errno>
 8002668:	4603      	mov	r3, r0
 800266a:	220c      	movs	r2, #12
 800266c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800266e:	f04f 33ff 	mov.w	r3, #4294967295
 8002672:	e009      	b.n	8002688 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002674:	4b08      	ldr	r3, [pc, #32]	; (8002698 <_sbrk+0x64>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800267a:	4b07      	ldr	r3, [pc, #28]	; (8002698 <_sbrk+0x64>)
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	4413      	add	r3, r2
 8002682:	4a05      	ldr	r2, [pc, #20]	; (8002698 <_sbrk+0x64>)
 8002684:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002686:	68fb      	ldr	r3, [r7, #12]
}
 8002688:	4618      	mov	r0, r3
 800268a:	3718      	adds	r7, #24
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	20020000 	.word	0x20020000
 8002694:	00000400 	.word	0x00000400
 8002698:	200008d8 	.word	0x200008d8
 800269c:	200008f0 	.word	0x200008f0

080026a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026a4:	4b06      	ldr	r3, [pc, #24]	; (80026c0 <SystemInit+0x20>)
 80026a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026aa:	4a05      	ldr	r2, [pc, #20]	; (80026c0 <SystemInit+0x20>)
 80026ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026b4:	bf00      	nop
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	e000ed00 	.word	0xe000ed00

080026c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80026c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026fc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026c8:	480d      	ldr	r0, [pc, #52]	; (8002700 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80026ca:	490e      	ldr	r1, [pc, #56]	; (8002704 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80026cc:	4a0e      	ldr	r2, [pc, #56]	; (8002708 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80026ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026d0:	e002      	b.n	80026d8 <LoopCopyDataInit>

080026d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026d6:	3304      	adds	r3, #4

080026d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026dc:	d3f9      	bcc.n	80026d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026de:	4a0b      	ldr	r2, [pc, #44]	; (800270c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80026e0:	4c0b      	ldr	r4, [pc, #44]	; (8002710 <LoopFillZerobss+0x26>)
  movs r3, #0
 80026e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026e4:	e001      	b.n	80026ea <LoopFillZerobss>

080026e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026e8:	3204      	adds	r2, #4

080026ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026ec:	d3fb      	bcc.n	80026e6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80026ee:	f7ff ffd7 	bl	80026a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026f2:	f003 ff8b 	bl	800660c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026f6:	f7fe feb5 	bl	8001464 <main>
  bx  lr    
 80026fa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80026fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002700:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002704:	200002c0 	.word	0x200002c0
  ldr r2, =_sidata
 8002708:	0800bd2c 	.word	0x0800bd2c
  ldr r2, =_sbss
 800270c:	200002c0 	.word	0x200002c0
  ldr r4, =_ebss
 8002710:	200008f0 	.word	0x200008f0

08002714 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002714:	e7fe      	b.n	8002714 <ADC_IRQHandler>
	...

08002718 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800271c:	4b0e      	ldr	r3, [pc, #56]	; (8002758 <HAL_Init+0x40>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a0d      	ldr	r2, [pc, #52]	; (8002758 <HAL_Init+0x40>)
 8002722:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002726:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002728:	4b0b      	ldr	r3, [pc, #44]	; (8002758 <HAL_Init+0x40>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a0a      	ldr	r2, [pc, #40]	; (8002758 <HAL_Init+0x40>)
 800272e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002732:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002734:	4b08      	ldr	r3, [pc, #32]	; (8002758 <HAL_Init+0x40>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a07      	ldr	r2, [pc, #28]	; (8002758 <HAL_Init+0x40>)
 800273a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800273e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002740:	2003      	movs	r0, #3
 8002742:	f000 f92b 	bl	800299c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002746:	200f      	movs	r0, #15
 8002748:	f000 f808 	bl	800275c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800274c:	f7ff fbf6 	bl	8001f3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	40023c00 	.word	0x40023c00

0800275c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002764:	4b12      	ldr	r3, [pc, #72]	; (80027b0 <HAL_InitTick+0x54>)
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	4b12      	ldr	r3, [pc, #72]	; (80027b4 <HAL_InitTick+0x58>)
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	4619      	mov	r1, r3
 800276e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002772:	fbb3 f3f1 	udiv	r3, r3, r1
 8002776:	fbb2 f3f3 	udiv	r3, r2, r3
 800277a:	4618      	mov	r0, r3
 800277c:	f000 f943 	bl	8002a06 <HAL_SYSTICK_Config>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e00e      	b.n	80027a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2b0f      	cmp	r3, #15
 800278e:	d80a      	bhi.n	80027a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002790:	2200      	movs	r2, #0
 8002792:	6879      	ldr	r1, [r7, #4]
 8002794:	f04f 30ff 	mov.w	r0, #4294967295
 8002798:	f000 f90b 	bl	80029b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800279c:	4a06      	ldr	r2, [pc, #24]	; (80027b8 <HAL_InitTick+0x5c>)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027a2:	2300      	movs	r3, #0
 80027a4:	e000      	b.n	80027a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3708      	adds	r7, #8
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	200000e0 	.word	0x200000e0
 80027b4:	200000e8 	.word	0x200000e8
 80027b8:	200000e4 	.word	0x200000e4

080027bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027c0:	4b06      	ldr	r3, [pc, #24]	; (80027dc <HAL_IncTick+0x20>)
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	461a      	mov	r2, r3
 80027c6:	4b06      	ldr	r3, [pc, #24]	; (80027e0 <HAL_IncTick+0x24>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4413      	add	r3, r2
 80027cc:	4a04      	ldr	r2, [pc, #16]	; (80027e0 <HAL_IncTick+0x24>)
 80027ce:	6013      	str	r3, [r2, #0]
}
 80027d0:	bf00      	nop
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	200000e8 	.word	0x200000e8
 80027e0:	200008dc 	.word	0x200008dc

080027e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
  return uwTick;
 80027e8:	4b03      	ldr	r3, [pc, #12]	; (80027f8 <HAL_GetTick+0x14>)
 80027ea:	681b      	ldr	r3, [r3, #0]
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	200008dc 	.word	0x200008dc

080027fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f003 0307 	and.w	r3, r3, #7
 800280a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800280c:	4b0c      	ldr	r3, [pc, #48]	; (8002840 <__NVIC_SetPriorityGrouping+0x44>)
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002812:	68ba      	ldr	r2, [r7, #8]
 8002814:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002818:	4013      	ands	r3, r2
 800281a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002824:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002828:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800282c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800282e:	4a04      	ldr	r2, [pc, #16]	; (8002840 <__NVIC_SetPriorityGrouping+0x44>)
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	60d3      	str	r3, [r2, #12]
}
 8002834:	bf00      	nop
 8002836:	3714      	adds	r7, #20
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr
 8002840:	e000ed00 	.word	0xe000ed00

08002844 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002848:	4b04      	ldr	r3, [pc, #16]	; (800285c <__NVIC_GetPriorityGrouping+0x18>)
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	0a1b      	lsrs	r3, r3, #8
 800284e:	f003 0307 	and.w	r3, r3, #7
}
 8002852:	4618      	mov	r0, r3
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr
 800285c:	e000ed00 	.word	0xe000ed00

08002860 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	4603      	mov	r3, r0
 8002868:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800286a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800286e:	2b00      	cmp	r3, #0
 8002870:	db0b      	blt.n	800288a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002872:	79fb      	ldrb	r3, [r7, #7]
 8002874:	f003 021f 	and.w	r2, r3, #31
 8002878:	4907      	ldr	r1, [pc, #28]	; (8002898 <__NVIC_EnableIRQ+0x38>)
 800287a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287e:	095b      	lsrs	r3, r3, #5
 8002880:	2001      	movs	r0, #1
 8002882:	fa00 f202 	lsl.w	r2, r0, r2
 8002886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800288a:	bf00      	nop
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	e000e100 	.word	0xe000e100

0800289c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	4603      	mov	r3, r0
 80028a4:	6039      	str	r1, [r7, #0]
 80028a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	db0a      	blt.n	80028c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	b2da      	uxtb	r2, r3
 80028b4:	490c      	ldr	r1, [pc, #48]	; (80028e8 <__NVIC_SetPriority+0x4c>)
 80028b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ba:	0112      	lsls	r2, r2, #4
 80028bc:	b2d2      	uxtb	r2, r2
 80028be:	440b      	add	r3, r1
 80028c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028c4:	e00a      	b.n	80028dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	b2da      	uxtb	r2, r3
 80028ca:	4908      	ldr	r1, [pc, #32]	; (80028ec <__NVIC_SetPriority+0x50>)
 80028cc:	79fb      	ldrb	r3, [r7, #7]
 80028ce:	f003 030f 	and.w	r3, r3, #15
 80028d2:	3b04      	subs	r3, #4
 80028d4:	0112      	lsls	r2, r2, #4
 80028d6:	b2d2      	uxtb	r2, r2
 80028d8:	440b      	add	r3, r1
 80028da:	761a      	strb	r2, [r3, #24]
}
 80028dc:	bf00      	nop
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr
 80028e8:	e000e100 	.word	0xe000e100
 80028ec:	e000ed00 	.word	0xe000ed00

080028f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b089      	sub	sp, #36	; 0x24
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	60b9      	str	r1, [r7, #8]
 80028fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f003 0307 	and.w	r3, r3, #7
 8002902:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	f1c3 0307 	rsb	r3, r3, #7
 800290a:	2b04      	cmp	r3, #4
 800290c:	bf28      	it	cs
 800290e:	2304      	movcs	r3, #4
 8002910:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002912:	69fb      	ldr	r3, [r7, #28]
 8002914:	3304      	adds	r3, #4
 8002916:	2b06      	cmp	r3, #6
 8002918:	d902      	bls.n	8002920 <NVIC_EncodePriority+0x30>
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	3b03      	subs	r3, #3
 800291e:	e000      	b.n	8002922 <NVIC_EncodePriority+0x32>
 8002920:	2300      	movs	r3, #0
 8002922:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002924:	f04f 32ff 	mov.w	r2, #4294967295
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	fa02 f303 	lsl.w	r3, r2, r3
 800292e:	43da      	mvns	r2, r3
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	401a      	ands	r2, r3
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002938:	f04f 31ff 	mov.w	r1, #4294967295
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	fa01 f303 	lsl.w	r3, r1, r3
 8002942:	43d9      	mvns	r1, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002948:	4313      	orrs	r3, r2
         );
}
 800294a:	4618      	mov	r0, r3
 800294c:	3724      	adds	r7, #36	; 0x24
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr
	...

08002958 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	3b01      	subs	r3, #1
 8002964:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002968:	d301      	bcc.n	800296e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800296a:	2301      	movs	r3, #1
 800296c:	e00f      	b.n	800298e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800296e:	4a0a      	ldr	r2, [pc, #40]	; (8002998 <SysTick_Config+0x40>)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	3b01      	subs	r3, #1
 8002974:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002976:	210f      	movs	r1, #15
 8002978:	f04f 30ff 	mov.w	r0, #4294967295
 800297c:	f7ff ff8e 	bl	800289c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002980:	4b05      	ldr	r3, [pc, #20]	; (8002998 <SysTick_Config+0x40>)
 8002982:	2200      	movs	r2, #0
 8002984:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002986:	4b04      	ldr	r3, [pc, #16]	; (8002998 <SysTick_Config+0x40>)
 8002988:	2207      	movs	r2, #7
 800298a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	3708      	adds	r7, #8
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	e000e010 	.word	0xe000e010

0800299c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f7ff ff29 	bl	80027fc <__NVIC_SetPriorityGrouping>
}
 80029aa:	bf00      	nop
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b086      	sub	sp, #24
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	4603      	mov	r3, r0
 80029ba:	60b9      	str	r1, [r7, #8]
 80029bc:	607a      	str	r2, [r7, #4]
 80029be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029c0:	2300      	movs	r3, #0
 80029c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029c4:	f7ff ff3e 	bl	8002844 <__NVIC_GetPriorityGrouping>
 80029c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	68b9      	ldr	r1, [r7, #8]
 80029ce:	6978      	ldr	r0, [r7, #20]
 80029d0:	f7ff ff8e 	bl	80028f0 <NVIC_EncodePriority>
 80029d4:	4602      	mov	r2, r0
 80029d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029da:	4611      	mov	r1, r2
 80029dc:	4618      	mov	r0, r3
 80029de:	f7ff ff5d 	bl	800289c <__NVIC_SetPriority>
}
 80029e2:	bf00      	nop
 80029e4:	3718      	adds	r7, #24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b082      	sub	sp, #8
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	4603      	mov	r3, r0
 80029f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff ff31 	bl	8002860 <__NVIC_EnableIRQ>
}
 80029fe:	bf00      	nop
 8002a00:	3708      	adds	r7, #8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}

08002a06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a06:	b580      	push	{r7, lr}
 8002a08:	b082      	sub	sp, #8
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f7ff ffa2 	bl	8002958 <SysTick_Config>
 8002a14:	4603      	mov	r3, r0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3708      	adds	r7, #8
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
	...

08002a20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a2c:	f7ff feda 	bl	80027e4 <HAL_GetTick>
 8002a30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d101      	bne.n	8002a3c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e099      	b.n	8002b70 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2202      	movs	r2, #2
 8002a40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f022 0201 	bic.w	r2, r2, #1
 8002a5a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a5c:	e00f      	b.n	8002a7e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a5e:	f7ff fec1 	bl	80027e4 <HAL_GetTick>
 8002a62:	4602      	mov	r2, r0
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	2b05      	cmp	r3, #5
 8002a6a:	d908      	bls.n	8002a7e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2220      	movs	r2, #32
 8002a70:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2203      	movs	r2, #3
 8002a76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e078      	b.n	8002b70 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0301 	and.w	r3, r3, #1
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d1e8      	bne.n	8002a5e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a94:	697a      	ldr	r2, [r7, #20]
 8002a96:	4b38      	ldr	r3, [pc, #224]	; (8002b78 <HAL_DMA_Init+0x158>)
 8002a98:	4013      	ands	r3, r2
 8002a9a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685a      	ldr	r2, [r3, #4]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aaa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	691b      	ldr	r3, [r3, #16]
 8002ab0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ab6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	699b      	ldr	r3, [r3, #24]
 8002abc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ac2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a1b      	ldr	r3, [r3, #32]
 8002ac8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aca:	697a      	ldr	r2, [r7, #20]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad4:	2b04      	cmp	r3, #4
 8002ad6:	d107      	bne.n	8002ae8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	697a      	ldr	r2, [r7, #20]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	697a      	ldr	r2, [r7, #20]
 8002aee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	695b      	ldr	r3, [r3, #20]
 8002af6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	f023 0307 	bic.w	r3, r3, #7
 8002afe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b04:	697a      	ldr	r2, [r7, #20]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0e:	2b04      	cmp	r3, #4
 8002b10:	d117      	bne.n	8002b42 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b16:	697a      	ldr	r2, [r7, #20]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d00e      	beq.n	8002b42 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f000 fa6f 	bl	8003008 <DMA_CheckFifoParam>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d008      	beq.n	8002b42 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2240      	movs	r2, #64	; 0x40
 8002b34:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2201      	movs	r2, #1
 8002b3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e016      	b.n	8002b70 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f000 fa26 	bl	8002f9c <DMA_CalcBaseAndBitshift>
 8002b50:	4603      	mov	r3, r0
 8002b52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b58:	223f      	movs	r2, #63	; 0x3f
 8002b5a:	409a      	lsls	r2, r3
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2201      	movs	r2, #1
 8002b6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002b6e:	2300      	movs	r3, #0
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3718      	adds	r7, #24
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	f010803f 	.word	0xf010803f

08002b7c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	607a      	str	r2, [r7, #4]
 8002b88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b92:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d101      	bne.n	8002ba2 <HAL_DMA_Start_IT+0x26>
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	e040      	b.n	8002c24 <HAL_DMA_Start_IT+0xa8>
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d12f      	bne.n	8002c16 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2202      	movs	r2, #2
 8002bba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	68b9      	ldr	r1, [r7, #8]
 8002bca:	68f8      	ldr	r0, [r7, #12]
 8002bcc:	f000 f9b8 	bl	8002f40 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bd4:	223f      	movs	r2, #63	; 0x3f
 8002bd6:	409a      	lsls	r2, r3
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f042 0216 	orr.w	r2, r2, #22
 8002bea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d007      	beq.n	8002c04 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f042 0208 	orr.w	r2, r2, #8
 8002c02:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f042 0201 	orr.w	r2, r2, #1
 8002c12:	601a      	str	r2, [r3, #0]
 8002c14:	e005      	b.n	8002c22 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c1e:	2302      	movs	r3, #2
 8002c20:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c22:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3718      	adds	r7, #24
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c34:	2300      	movs	r3, #0
 8002c36:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c38:	4b8e      	ldr	r3, [pc, #568]	; (8002e74 <HAL_DMA_IRQHandler+0x248>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a8e      	ldr	r2, [pc, #568]	; (8002e78 <HAL_DMA_IRQHandler+0x24c>)
 8002c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c42:	0a9b      	lsrs	r3, r3, #10
 8002c44:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c4a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c56:	2208      	movs	r2, #8
 8002c58:	409a      	lsls	r2, r3
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d01a      	beq.n	8002c98 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0304 	and.w	r3, r3, #4
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d013      	beq.n	8002c98 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f022 0204 	bic.w	r2, r2, #4
 8002c7e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c84:	2208      	movs	r2, #8
 8002c86:	409a      	lsls	r2, r3
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c90:	f043 0201 	orr.w	r2, r3, #1
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	409a      	lsls	r2, r3
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d012      	beq.n	8002cce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	695b      	ldr	r3, [r3, #20]
 8002cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d00b      	beq.n	8002cce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cba:	2201      	movs	r2, #1
 8002cbc:	409a      	lsls	r2, r3
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cc6:	f043 0202 	orr.w	r2, r3, #2
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cd2:	2204      	movs	r2, #4
 8002cd4:	409a      	lsls	r2, r3
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	4013      	ands	r3, r2
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d012      	beq.n	8002d04 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0302 	and.w	r3, r3, #2
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d00b      	beq.n	8002d04 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cf0:	2204      	movs	r2, #4
 8002cf2:	409a      	lsls	r2, r3
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cfc:	f043 0204 	orr.w	r2, r3, #4
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d08:	2210      	movs	r2, #16
 8002d0a:	409a      	lsls	r2, r3
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	4013      	ands	r3, r2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d043      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0308 	and.w	r3, r3, #8
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d03c      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d26:	2210      	movs	r2, #16
 8002d28:	409a      	lsls	r2, r3
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d018      	beq.n	8002d6e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d108      	bne.n	8002d5c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d024      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	4798      	blx	r3
 8002d5a:	e01f      	b.n	8002d9c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d01b      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	4798      	blx	r3
 8002d6c:	e016      	b.n	8002d9c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d107      	bne.n	8002d8c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f022 0208 	bic.w	r2, r2, #8
 8002d8a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d003      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002da0:	2220      	movs	r2, #32
 8002da2:	409a      	lsls	r2, r3
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	4013      	ands	r3, r2
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	f000 808f 	beq.w	8002ecc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0310 	and.w	r3, r3, #16
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 8087 	beq.w	8002ecc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dc2:	2220      	movs	r2, #32
 8002dc4:	409a      	lsls	r2, r3
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b05      	cmp	r3, #5
 8002dd4:	d136      	bne.n	8002e44 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f022 0216 	bic.w	r2, r2, #22
 8002de4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	695a      	ldr	r2, [r3, #20]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002df4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d103      	bne.n	8002e06 <HAL_DMA_IRQHandler+0x1da>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d007      	beq.n	8002e16 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 0208 	bic.w	r2, r2, #8
 8002e14:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e1a:	223f      	movs	r2, #63	; 0x3f
 8002e1c:	409a      	lsls	r2, r3
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2201      	movs	r2, #1
 8002e26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d07e      	beq.n	8002f38 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	4798      	blx	r3
        }
        return;
 8002e42:	e079      	b.n	8002f38 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d01d      	beq.n	8002e8e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d10d      	bne.n	8002e7c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d031      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	4798      	blx	r3
 8002e70:	e02c      	b.n	8002ecc <HAL_DMA_IRQHandler+0x2a0>
 8002e72:	bf00      	nop
 8002e74:	200000e0 	.word	0x200000e0
 8002e78:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d023      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	4798      	blx	r3
 8002e8c:	e01e      	b.n	8002ecc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d10f      	bne.n	8002ebc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f022 0210 	bic.w	r2, r2, #16
 8002eaa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d003      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d032      	beq.n	8002f3a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d022      	beq.n	8002f26 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2205      	movs	r2, #5
 8002ee4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f022 0201 	bic.w	r2, r2, #1
 8002ef6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	3301      	adds	r3, #1
 8002efc:	60bb      	str	r3, [r7, #8]
 8002efe:	697a      	ldr	r2, [r7, #20]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d307      	bcc.n	8002f14 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1f2      	bne.n	8002ef8 <HAL_DMA_IRQHandler+0x2cc>
 8002f12:	e000      	b.n	8002f16 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002f14:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d005      	beq.n	8002f3a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	4798      	blx	r3
 8002f36:	e000      	b.n	8002f3a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002f38:	bf00      	nop
    }
  }
}
 8002f3a:	3718      	adds	r7, #24
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
 8002f4c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f5c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	683a      	ldr	r2, [r7, #0]
 8002f64:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	2b40      	cmp	r3, #64	; 0x40
 8002f6c:	d108      	bne.n	8002f80 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	68ba      	ldr	r2, [r7, #8]
 8002f7c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002f7e:	e007      	b.n	8002f90 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68ba      	ldr	r2, [r7, #8]
 8002f86:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	687a      	ldr	r2, [r7, #4]
 8002f8e:	60da      	str	r2, [r3, #12]
}
 8002f90:	bf00      	nop
 8002f92:	3714      	adds	r7, #20
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr

08002f9c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b085      	sub	sp, #20
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	3b10      	subs	r3, #16
 8002fac:	4a14      	ldr	r2, [pc, #80]	; (8003000 <DMA_CalcBaseAndBitshift+0x64>)
 8002fae:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb2:	091b      	lsrs	r3, r3, #4
 8002fb4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002fb6:	4a13      	ldr	r2, [pc, #76]	; (8003004 <DMA_CalcBaseAndBitshift+0x68>)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	4413      	add	r3, r2
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2b03      	cmp	r3, #3
 8002fc8:	d909      	bls.n	8002fde <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002fd2:	f023 0303 	bic.w	r3, r3, #3
 8002fd6:	1d1a      	adds	r2, r3, #4
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	659a      	str	r2, [r3, #88]	; 0x58
 8002fdc:	e007      	b.n	8002fee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002fe6:	f023 0303 	bic.w	r3, r3, #3
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3714      	adds	r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr
 8002ffe:	bf00      	nop
 8003000:	aaaaaaab 	.word	0xaaaaaaab
 8003004:	0800b85c 	.word	0x0800b85c

08003008 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003008:	b480      	push	{r7}
 800300a:	b085      	sub	sp, #20
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003010:	2300      	movs	r3, #0
 8003012:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003018:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d11f      	bne.n	8003062 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	2b03      	cmp	r3, #3
 8003026:	d856      	bhi.n	80030d6 <DMA_CheckFifoParam+0xce>
 8003028:	a201      	add	r2, pc, #4	; (adr r2, 8003030 <DMA_CheckFifoParam+0x28>)
 800302a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800302e:	bf00      	nop
 8003030:	08003041 	.word	0x08003041
 8003034:	08003053 	.word	0x08003053
 8003038:	08003041 	.word	0x08003041
 800303c:	080030d7 	.word	0x080030d7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003044:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d046      	beq.n	80030da <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003050:	e043      	b.n	80030da <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003056:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800305a:	d140      	bne.n	80030de <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003060:	e03d      	b.n	80030de <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	699b      	ldr	r3, [r3, #24]
 8003066:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800306a:	d121      	bne.n	80030b0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	2b03      	cmp	r3, #3
 8003070:	d837      	bhi.n	80030e2 <DMA_CheckFifoParam+0xda>
 8003072:	a201      	add	r2, pc, #4	; (adr r2, 8003078 <DMA_CheckFifoParam+0x70>)
 8003074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003078:	08003089 	.word	0x08003089
 800307c:	0800308f 	.word	0x0800308f
 8003080:	08003089 	.word	0x08003089
 8003084:	080030a1 	.word	0x080030a1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	73fb      	strb	r3, [r7, #15]
      break;
 800308c:	e030      	b.n	80030f0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003092:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d025      	beq.n	80030e6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800309e:	e022      	b.n	80030e6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80030a8:	d11f      	bne.n	80030ea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80030ae:	e01c      	b.n	80030ea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d903      	bls.n	80030be <DMA_CheckFifoParam+0xb6>
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	2b03      	cmp	r3, #3
 80030ba:	d003      	beq.n	80030c4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80030bc:	e018      	b.n	80030f0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	73fb      	strb	r3, [r7, #15]
      break;
 80030c2:	e015      	b.n	80030f0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d00e      	beq.n	80030ee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	73fb      	strb	r3, [r7, #15]
      break;
 80030d4:	e00b      	b.n	80030ee <DMA_CheckFifoParam+0xe6>
      break;
 80030d6:	bf00      	nop
 80030d8:	e00a      	b.n	80030f0 <DMA_CheckFifoParam+0xe8>
      break;
 80030da:	bf00      	nop
 80030dc:	e008      	b.n	80030f0 <DMA_CheckFifoParam+0xe8>
      break;
 80030de:	bf00      	nop
 80030e0:	e006      	b.n	80030f0 <DMA_CheckFifoParam+0xe8>
      break;
 80030e2:	bf00      	nop
 80030e4:	e004      	b.n	80030f0 <DMA_CheckFifoParam+0xe8>
      break;
 80030e6:	bf00      	nop
 80030e8:	e002      	b.n	80030f0 <DMA_CheckFifoParam+0xe8>
      break;   
 80030ea:	bf00      	nop
 80030ec:	e000      	b.n	80030f0 <DMA_CheckFifoParam+0xe8>
      break;
 80030ee:	bf00      	nop
    }
  } 
  
  return status; 
 80030f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3714      	adds	r7, #20
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop

08003100 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003100:	b480      	push	{r7}
 8003102:	b089      	sub	sp, #36	; 0x24
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800310a:	2300      	movs	r3, #0
 800310c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800310e:	2300      	movs	r3, #0
 8003110:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003112:	2300      	movs	r3, #0
 8003114:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003116:	2300      	movs	r3, #0
 8003118:	61fb      	str	r3, [r7, #28]
 800311a:	e16b      	b.n	80033f4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800311c:	2201      	movs	r2, #1
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	fa02 f303 	lsl.w	r3, r2, r3
 8003124:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	697a      	ldr	r2, [r7, #20]
 800312c:	4013      	ands	r3, r2
 800312e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003130:	693a      	ldr	r2, [r7, #16]
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	429a      	cmp	r2, r3
 8003136:	f040 815a 	bne.w	80033ee <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f003 0303 	and.w	r3, r3, #3
 8003142:	2b01      	cmp	r3, #1
 8003144:	d005      	beq.n	8003152 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800314e:	2b02      	cmp	r3, #2
 8003150:	d130      	bne.n	80031b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	2203      	movs	r2, #3
 800315e:	fa02 f303 	lsl.w	r3, r2, r3
 8003162:	43db      	mvns	r3, r3
 8003164:	69ba      	ldr	r2, [r7, #24]
 8003166:	4013      	ands	r3, r2
 8003168:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	68da      	ldr	r2, [r3, #12]
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	005b      	lsls	r3, r3, #1
 8003172:	fa02 f303 	lsl.w	r3, r2, r3
 8003176:	69ba      	ldr	r2, [r7, #24]
 8003178:	4313      	orrs	r3, r2
 800317a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	69ba      	ldr	r2, [r7, #24]
 8003180:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003188:	2201      	movs	r2, #1
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	fa02 f303 	lsl.w	r3, r2, r3
 8003190:	43db      	mvns	r3, r3
 8003192:	69ba      	ldr	r2, [r7, #24]
 8003194:	4013      	ands	r3, r2
 8003196:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	091b      	lsrs	r3, r3, #4
 800319e:	f003 0201 	and.w	r2, r3, #1
 80031a2:	69fb      	ldr	r3, [r7, #28]
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f003 0303 	and.w	r3, r3, #3
 80031bc:	2b03      	cmp	r3, #3
 80031be:	d017      	beq.n	80031f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	2203      	movs	r2, #3
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	43db      	mvns	r3, r3
 80031d2:	69ba      	ldr	r2, [r7, #24]
 80031d4:	4013      	ands	r3, r2
 80031d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	689a      	ldr	r2, [r3, #8]
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	005b      	lsls	r3, r3, #1
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	69ba      	ldr	r2, [r7, #24]
 80031ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f003 0303 	and.w	r3, r3, #3
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d123      	bne.n	8003244 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	08da      	lsrs	r2, r3, #3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	3208      	adds	r2, #8
 8003204:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003208:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	f003 0307 	and.w	r3, r3, #7
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	220f      	movs	r2, #15
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	43db      	mvns	r3, r3
 800321a:	69ba      	ldr	r2, [r7, #24]
 800321c:	4013      	ands	r3, r2
 800321e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	691a      	ldr	r2, [r3, #16]
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	f003 0307 	and.w	r3, r3, #7
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	fa02 f303 	lsl.w	r3, r2, r3
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	4313      	orrs	r3, r2
 8003234:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	08da      	lsrs	r2, r3, #3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	3208      	adds	r2, #8
 800323e:	69b9      	ldr	r1, [r7, #24]
 8003240:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	005b      	lsls	r3, r3, #1
 800324e:	2203      	movs	r2, #3
 8003250:	fa02 f303 	lsl.w	r3, r2, r3
 8003254:	43db      	mvns	r3, r3
 8003256:	69ba      	ldr	r2, [r7, #24]
 8003258:	4013      	ands	r3, r2
 800325a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f003 0203 	and.w	r2, r3, #3
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	005b      	lsls	r3, r3, #1
 8003268:	fa02 f303 	lsl.w	r3, r2, r3
 800326c:	69ba      	ldr	r2, [r7, #24]
 800326e:	4313      	orrs	r3, r2
 8003270:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003280:	2b00      	cmp	r3, #0
 8003282:	f000 80b4 	beq.w	80033ee <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003286:	2300      	movs	r3, #0
 8003288:	60fb      	str	r3, [r7, #12]
 800328a:	4b60      	ldr	r3, [pc, #384]	; (800340c <HAL_GPIO_Init+0x30c>)
 800328c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800328e:	4a5f      	ldr	r2, [pc, #380]	; (800340c <HAL_GPIO_Init+0x30c>)
 8003290:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003294:	6453      	str	r3, [r2, #68]	; 0x44
 8003296:	4b5d      	ldr	r3, [pc, #372]	; (800340c <HAL_GPIO_Init+0x30c>)
 8003298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800329a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800329e:	60fb      	str	r3, [r7, #12]
 80032a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032a2:	4a5b      	ldr	r2, [pc, #364]	; (8003410 <HAL_GPIO_Init+0x310>)
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	089b      	lsrs	r3, r3, #2
 80032a8:	3302      	adds	r3, #2
 80032aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	f003 0303 	and.w	r3, r3, #3
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	220f      	movs	r2, #15
 80032ba:	fa02 f303 	lsl.w	r3, r2, r3
 80032be:	43db      	mvns	r3, r3
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	4013      	ands	r3, r2
 80032c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a52      	ldr	r2, [pc, #328]	; (8003414 <HAL_GPIO_Init+0x314>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d02b      	beq.n	8003326 <HAL_GPIO_Init+0x226>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a51      	ldr	r2, [pc, #324]	; (8003418 <HAL_GPIO_Init+0x318>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d025      	beq.n	8003322 <HAL_GPIO_Init+0x222>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a50      	ldr	r2, [pc, #320]	; (800341c <HAL_GPIO_Init+0x31c>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d01f      	beq.n	800331e <HAL_GPIO_Init+0x21e>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a4f      	ldr	r2, [pc, #316]	; (8003420 <HAL_GPIO_Init+0x320>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d019      	beq.n	800331a <HAL_GPIO_Init+0x21a>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a4e      	ldr	r2, [pc, #312]	; (8003424 <HAL_GPIO_Init+0x324>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d013      	beq.n	8003316 <HAL_GPIO_Init+0x216>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4a4d      	ldr	r2, [pc, #308]	; (8003428 <HAL_GPIO_Init+0x328>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d00d      	beq.n	8003312 <HAL_GPIO_Init+0x212>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a4c      	ldr	r2, [pc, #304]	; (800342c <HAL_GPIO_Init+0x32c>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d007      	beq.n	800330e <HAL_GPIO_Init+0x20e>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a4b      	ldr	r2, [pc, #300]	; (8003430 <HAL_GPIO_Init+0x330>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d101      	bne.n	800330a <HAL_GPIO_Init+0x20a>
 8003306:	2307      	movs	r3, #7
 8003308:	e00e      	b.n	8003328 <HAL_GPIO_Init+0x228>
 800330a:	2308      	movs	r3, #8
 800330c:	e00c      	b.n	8003328 <HAL_GPIO_Init+0x228>
 800330e:	2306      	movs	r3, #6
 8003310:	e00a      	b.n	8003328 <HAL_GPIO_Init+0x228>
 8003312:	2305      	movs	r3, #5
 8003314:	e008      	b.n	8003328 <HAL_GPIO_Init+0x228>
 8003316:	2304      	movs	r3, #4
 8003318:	e006      	b.n	8003328 <HAL_GPIO_Init+0x228>
 800331a:	2303      	movs	r3, #3
 800331c:	e004      	b.n	8003328 <HAL_GPIO_Init+0x228>
 800331e:	2302      	movs	r3, #2
 8003320:	e002      	b.n	8003328 <HAL_GPIO_Init+0x228>
 8003322:	2301      	movs	r3, #1
 8003324:	e000      	b.n	8003328 <HAL_GPIO_Init+0x228>
 8003326:	2300      	movs	r3, #0
 8003328:	69fa      	ldr	r2, [r7, #28]
 800332a:	f002 0203 	and.w	r2, r2, #3
 800332e:	0092      	lsls	r2, r2, #2
 8003330:	4093      	lsls	r3, r2
 8003332:	69ba      	ldr	r2, [r7, #24]
 8003334:	4313      	orrs	r3, r2
 8003336:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003338:	4935      	ldr	r1, [pc, #212]	; (8003410 <HAL_GPIO_Init+0x310>)
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	089b      	lsrs	r3, r3, #2
 800333e:	3302      	adds	r3, #2
 8003340:	69ba      	ldr	r2, [r7, #24]
 8003342:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003346:	4b3b      	ldr	r3, [pc, #236]	; (8003434 <HAL_GPIO_Init+0x334>)
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	43db      	mvns	r3, r3
 8003350:	69ba      	ldr	r2, [r7, #24]
 8003352:	4013      	ands	r3, r2
 8003354:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d003      	beq.n	800336a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003362:	69ba      	ldr	r2, [r7, #24]
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	4313      	orrs	r3, r2
 8003368:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800336a:	4a32      	ldr	r2, [pc, #200]	; (8003434 <HAL_GPIO_Init+0x334>)
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003370:	4b30      	ldr	r3, [pc, #192]	; (8003434 <HAL_GPIO_Init+0x334>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	43db      	mvns	r3, r3
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	4013      	ands	r3, r2
 800337e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d003      	beq.n	8003394 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	4313      	orrs	r3, r2
 8003392:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003394:	4a27      	ldr	r2, [pc, #156]	; (8003434 <HAL_GPIO_Init+0x334>)
 8003396:	69bb      	ldr	r3, [r7, #24]
 8003398:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800339a:	4b26      	ldr	r3, [pc, #152]	; (8003434 <HAL_GPIO_Init+0x334>)
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	43db      	mvns	r3, r3
 80033a4:	69ba      	ldr	r2, [r7, #24]
 80033a6:	4013      	ands	r3, r2
 80033a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d003      	beq.n	80033be <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80033b6:	69ba      	ldr	r2, [r7, #24]
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	4313      	orrs	r3, r2
 80033bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033be:	4a1d      	ldr	r2, [pc, #116]	; (8003434 <HAL_GPIO_Init+0x334>)
 80033c0:	69bb      	ldr	r3, [r7, #24]
 80033c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033c4:	4b1b      	ldr	r3, [pc, #108]	; (8003434 <HAL_GPIO_Init+0x334>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	43db      	mvns	r3, r3
 80033ce:	69ba      	ldr	r2, [r7, #24]
 80033d0:	4013      	ands	r3, r2
 80033d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d003      	beq.n	80033e8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80033e0:	69ba      	ldr	r2, [r7, #24]
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033e8:	4a12      	ldr	r2, [pc, #72]	; (8003434 <HAL_GPIO_Init+0x334>)
 80033ea:	69bb      	ldr	r3, [r7, #24]
 80033ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	3301      	adds	r3, #1
 80033f2:	61fb      	str	r3, [r7, #28]
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	2b0f      	cmp	r3, #15
 80033f8:	f67f ae90 	bls.w	800311c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80033fc:	bf00      	nop
 80033fe:	bf00      	nop
 8003400:	3724      	adds	r7, #36	; 0x24
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	40023800 	.word	0x40023800
 8003410:	40013800 	.word	0x40013800
 8003414:	40020000 	.word	0x40020000
 8003418:	40020400 	.word	0x40020400
 800341c:	40020800 	.word	0x40020800
 8003420:	40020c00 	.word	0x40020c00
 8003424:	40021000 	.word	0x40021000
 8003428:	40021400 	.word	0x40021400
 800342c:	40021800 	.word	0x40021800
 8003430:	40021c00 	.word	0x40021c00
 8003434:	40013c00 	.word	0x40013c00

08003438 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	460b      	mov	r3, r1
 8003442:	807b      	strh	r3, [r7, #2]
 8003444:	4613      	mov	r3, r2
 8003446:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003448:	787b      	ldrb	r3, [r7, #1]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d003      	beq.n	8003456 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800344e:	887a      	ldrh	r2, [r7, #2]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003454:	e003      	b.n	800345e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003456:	887b      	ldrh	r3, [r7, #2]
 8003458:	041a      	lsls	r2, r3, #16
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	619a      	str	r2, [r3, #24]
}
 800345e:	bf00      	nop
 8003460:	370c      	adds	r7, #12
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr

0800346a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800346a:	b480      	push	{r7}
 800346c:	b085      	sub	sp, #20
 800346e:	af00      	add	r7, sp, #0
 8003470:	6078      	str	r0, [r7, #4]
 8003472:	460b      	mov	r3, r1
 8003474:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	695b      	ldr	r3, [r3, #20]
 800347a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800347c:	887a      	ldrh	r2, [r7, #2]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	4013      	ands	r3, r2
 8003482:	041a      	lsls	r2, r3, #16
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	43d9      	mvns	r1, r3
 8003488:	887b      	ldrh	r3, [r7, #2]
 800348a:	400b      	ands	r3, r1
 800348c:	431a      	orrs	r2, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	619a      	str	r2, [r3, #24]
}
 8003492:	bf00      	nop
 8003494:	3714      	adds	r7, #20
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
	...

080034a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	4603      	mov	r3, r0
 80034a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80034aa:	4b08      	ldr	r3, [pc, #32]	; (80034cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034ac:	695a      	ldr	r2, [r3, #20]
 80034ae:	88fb      	ldrh	r3, [r7, #6]
 80034b0:	4013      	ands	r3, r2
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d006      	beq.n	80034c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80034b6:	4a05      	ldr	r2, [pc, #20]	; (80034cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034b8:	88fb      	ldrh	r3, [r7, #6]
 80034ba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80034bc:	88fb      	ldrh	r3, [r7, #6]
 80034be:	4618      	mov	r0, r3
 80034c0:	f7fd ffa6 	bl	8001410 <HAL_GPIO_EXTI_Callback>
  }
}
 80034c4:	bf00      	nop
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	40013c00 	.word	0x40013c00

080034d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b086      	sub	sp, #24
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d101      	bne.n	80034e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e267      	b.n	80039b2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0301 	and.w	r3, r3, #1
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d075      	beq.n	80035da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80034ee:	4b88      	ldr	r3, [pc, #544]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	f003 030c 	and.w	r3, r3, #12
 80034f6:	2b04      	cmp	r3, #4
 80034f8:	d00c      	beq.n	8003514 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034fa:	4b85      	ldr	r3, [pc, #532]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003502:	2b08      	cmp	r3, #8
 8003504:	d112      	bne.n	800352c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003506:	4b82      	ldr	r3, [pc, #520]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800350e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003512:	d10b      	bne.n	800352c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003514:	4b7e      	ldr	r3, [pc, #504]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d05b      	beq.n	80035d8 <HAL_RCC_OscConfig+0x108>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d157      	bne.n	80035d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e242      	b.n	80039b2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003534:	d106      	bne.n	8003544 <HAL_RCC_OscConfig+0x74>
 8003536:	4b76      	ldr	r3, [pc, #472]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a75      	ldr	r2, [pc, #468]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 800353c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003540:	6013      	str	r3, [r2, #0]
 8003542:	e01d      	b.n	8003580 <HAL_RCC_OscConfig+0xb0>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800354c:	d10c      	bne.n	8003568 <HAL_RCC_OscConfig+0x98>
 800354e:	4b70      	ldr	r3, [pc, #448]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a6f      	ldr	r2, [pc, #444]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 8003554:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003558:	6013      	str	r3, [r2, #0]
 800355a:	4b6d      	ldr	r3, [pc, #436]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a6c      	ldr	r2, [pc, #432]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 8003560:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003564:	6013      	str	r3, [r2, #0]
 8003566:	e00b      	b.n	8003580 <HAL_RCC_OscConfig+0xb0>
 8003568:	4b69      	ldr	r3, [pc, #420]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a68      	ldr	r2, [pc, #416]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 800356e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003572:	6013      	str	r3, [r2, #0]
 8003574:	4b66      	ldr	r3, [pc, #408]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a65      	ldr	r2, [pc, #404]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 800357a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800357e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d013      	beq.n	80035b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003588:	f7ff f92c 	bl	80027e4 <HAL_GetTick>
 800358c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800358e:	e008      	b.n	80035a2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003590:	f7ff f928 	bl	80027e4 <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	2b64      	cmp	r3, #100	; 0x64
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e207      	b.n	80039b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035a2:	4b5b      	ldr	r3, [pc, #364]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d0f0      	beq.n	8003590 <HAL_RCC_OscConfig+0xc0>
 80035ae:	e014      	b.n	80035da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b0:	f7ff f918 	bl	80027e4 <HAL_GetTick>
 80035b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035b6:	e008      	b.n	80035ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035b8:	f7ff f914 	bl	80027e4 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b64      	cmp	r3, #100	; 0x64
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e1f3      	b.n	80039b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ca:	4b51      	ldr	r3, [pc, #324]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1f0      	bne.n	80035b8 <HAL_RCC_OscConfig+0xe8>
 80035d6:	e000      	b.n	80035da <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d063      	beq.n	80036ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80035e6:	4b4a      	ldr	r3, [pc, #296]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	f003 030c 	and.w	r3, r3, #12
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00b      	beq.n	800360a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035f2:	4b47      	ldr	r3, [pc, #284]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80035fa:	2b08      	cmp	r3, #8
 80035fc:	d11c      	bne.n	8003638 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035fe:	4b44      	ldr	r3, [pc, #272]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d116      	bne.n	8003638 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800360a:	4b41      	ldr	r3, [pc, #260]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0302 	and.w	r3, r3, #2
 8003612:	2b00      	cmp	r3, #0
 8003614:	d005      	beq.n	8003622 <HAL_RCC_OscConfig+0x152>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	2b01      	cmp	r3, #1
 800361c:	d001      	beq.n	8003622 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e1c7      	b.n	80039b2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003622:	4b3b      	ldr	r3, [pc, #236]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	00db      	lsls	r3, r3, #3
 8003630:	4937      	ldr	r1, [pc, #220]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 8003632:	4313      	orrs	r3, r2
 8003634:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003636:	e03a      	b.n	80036ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d020      	beq.n	8003682 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003640:	4b34      	ldr	r3, [pc, #208]	; (8003714 <HAL_RCC_OscConfig+0x244>)
 8003642:	2201      	movs	r2, #1
 8003644:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003646:	f7ff f8cd 	bl	80027e4 <HAL_GetTick>
 800364a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800364c:	e008      	b.n	8003660 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800364e:	f7ff f8c9 	bl	80027e4 <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	2b02      	cmp	r3, #2
 800365a:	d901      	bls.n	8003660 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800365c:	2303      	movs	r3, #3
 800365e:	e1a8      	b.n	80039b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003660:	4b2b      	ldr	r3, [pc, #172]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0302 	and.w	r3, r3, #2
 8003668:	2b00      	cmp	r3, #0
 800366a:	d0f0      	beq.n	800364e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800366c:	4b28      	ldr	r3, [pc, #160]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	691b      	ldr	r3, [r3, #16]
 8003678:	00db      	lsls	r3, r3, #3
 800367a:	4925      	ldr	r1, [pc, #148]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 800367c:	4313      	orrs	r3, r2
 800367e:	600b      	str	r3, [r1, #0]
 8003680:	e015      	b.n	80036ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003682:	4b24      	ldr	r3, [pc, #144]	; (8003714 <HAL_RCC_OscConfig+0x244>)
 8003684:	2200      	movs	r2, #0
 8003686:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003688:	f7ff f8ac 	bl	80027e4 <HAL_GetTick>
 800368c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800368e:	e008      	b.n	80036a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003690:	f7ff f8a8 	bl	80027e4 <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	2b02      	cmp	r3, #2
 800369c:	d901      	bls.n	80036a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e187      	b.n	80039b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036a2:	4b1b      	ldr	r3, [pc, #108]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0302 	and.w	r3, r3, #2
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d1f0      	bne.n	8003690 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0308 	and.w	r3, r3, #8
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d036      	beq.n	8003728 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	695b      	ldr	r3, [r3, #20]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d016      	beq.n	80036f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036c2:	4b15      	ldr	r3, [pc, #84]	; (8003718 <HAL_RCC_OscConfig+0x248>)
 80036c4:	2201      	movs	r2, #1
 80036c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036c8:	f7ff f88c 	bl	80027e4 <HAL_GetTick>
 80036cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036ce:	e008      	b.n	80036e2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036d0:	f7ff f888 	bl	80027e4 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d901      	bls.n	80036e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e167      	b.n	80039b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036e2:	4b0b      	ldr	r3, [pc, #44]	; (8003710 <HAL_RCC_OscConfig+0x240>)
 80036e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036e6:	f003 0302 	and.w	r3, r3, #2
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d0f0      	beq.n	80036d0 <HAL_RCC_OscConfig+0x200>
 80036ee:	e01b      	b.n	8003728 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036f0:	4b09      	ldr	r3, [pc, #36]	; (8003718 <HAL_RCC_OscConfig+0x248>)
 80036f2:	2200      	movs	r2, #0
 80036f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036f6:	f7ff f875 	bl	80027e4 <HAL_GetTick>
 80036fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036fc:	e00e      	b.n	800371c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036fe:	f7ff f871 	bl	80027e4 <HAL_GetTick>
 8003702:	4602      	mov	r2, r0
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	2b02      	cmp	r3, #2
 800370a:	d907      	bls.n	800371c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800370c:	2303      	movs	r3, #3
 800370e:	e150      	b.n	80039b2 <HAL_RCC_OscConfig+0x4e2>
 8003710:	40023800 	.word	0x40023800
 8003714:	42470000 	.word	0x42470000
 8003718:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800371c:	4b88      	ldr	r3, [pc, #544]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 800371e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003720:	f003 0302 	and.w	r3, r3, #2
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1ea      	bne.n	80036fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0304 	and.w	r3, r3, #4
 8003730:	2b00      	cmp	r3, #0
 8003732:	f000 8097 	beq.w	8003864 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003736:	2300      	movs	r3, #0
 8003738:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800373a:	4b81      	ldr	r3, [pc, #516]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 800373c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d10f      	bne.n	8003766 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003746:	2300      	movs	r3, #0
 8003748:	60bb      	str	r3, [r7, #8]
 800374a:	4b7d      	ldr	r3, [pc, #500]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 800374c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800374e:	4a7c      	ldr	r2, [pc, #496]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 8003750:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003754:	6413      	str	r3, [r2, #64]	; 0x40
 8003756:	4b7a      	ldr	r3, [pc, #488]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 8003758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800375e:	60bb      	str	r3, [r7, #8]
 8003760:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003762:	2301      	movs	r3, #1
 8003764:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003766:	4b77      	ldr	r3, [pc, #476]	; (8003944 <HAL_RCC_OscConfig+0x474>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800376e:	2b00      	cmp	r3, #0
 8003770:	d118      	bne.n	80037a4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003772:	4b74      	ldr	r3, [pc, #464]	; (8003944 <HAL_RCC_OscConfig+0x474>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a73      	ldr	r2, [pc, #460]	; (8003944 <HAL_RCC_OscConfig+0x474>)
 8003778:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800377c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800377e:	f7ff f831 	bl	80027e4 <HAL_GetTick>
 8003782:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003784:	e008      	b.n	8003798 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003786:	f7ff f82d 	bl	80027e4 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d901      	bls.n	8003798 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e10c      	b.n	80039b2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003798:	4b6a      	ldr	r3, [pc, #424]	; (8003944 <HAL_RCC_OscConfig+0x474>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d0f0      	beq.n	8003786 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d106      	bne.n	80037ba <HAL_RCC_OscConfig+0x2ea>
 80037ac:	4b64      	ldr	r3, [pc, #400]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 80037ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037b0:	4a63      	ldr	r2, [pc, #396]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 80037b2:	f043 0301 	orr.w	r3, r3, #1
 80037b6:	6713      	str	r3, [r2, #112]	; 0x70
 80037b8:	e01c      	b.n	80037f4 <HAL_RCC_OscConfig+0x324>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	2b05      	cmp	r3, #5
 80037c0:	d10c      	bne.n	80037dc <HAL_RCC_OscConfig+0x30c>
 80037c2:	4b5f      	ldr	r3, [pc, #380]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 80037c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037c6:	4a5e      	ldr	r2, [pc, #376]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 80037c8:	f043 0304 	orr.w	r3, r3, #4
 80037cc:	6713      	str	r3, [r2, #112]	; 0x70
 80037ce:	4b5c      	ldr	r3, [pc, #368]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 80037d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037d2:	4a5b      	ldr	r2, [pc, #364]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 80037d4:	f043 0301 	orr.w	r3, r3, #1
 80037d8:	6713      	str	r3, [r2, #112]	; 0x70
 80037da:	e00b      	b.n	80037f4 <HAL_RCC_OscConfig+0x324>
 80037dc:	4b58      	ldr	r3, [pc, #352]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 80037de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037e0:	4a57      	ldr	r2, [pc, #348]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 80037e2:	f023 0301 	bic.w	r3, r3, #1
 80037e6:	6713      	str	r3, [r2, #112]	; 0x70
 80037e8:	4b55      	ldr	r3, [pc, #340]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 80037ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037ec:	4a54      	ldr	r2, [pc, #336]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 80037ee:	f023 0304 	bic.w	r3, r3, #4
 80037f2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d015      	beq.n	8003828 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037fc:	f7fe fff2 	bl	80027e4 <HAL_GetTick>
 8003800:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003802:	e00a      	b.n	800381a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003804:	f7fe ffee 	bl	80027e4 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003812:	4293      	cmp	r3, r2
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e0cb      	b.n	80039b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800381a:	4b49      	ldr	r3, [pc, #292]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 800381c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	2b00      	cmp	r3, #0
 8003824:	d0ee      	beq.n	8003804 <HAL_RCC_OscConfig+0x334>
 8003826:	e014      	b.n	8003852 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003828:	f7fe ffdc 	bl	80027e4 <HAL_GetTick>
 800382c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800382e:	e00a      	b.n	8003846 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003830:	f7fe ffd8 	bl	80027e4 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	f241 3288 	movw	r2, #5000	; 0x1388
 800383e:	4293      	cmp	r3, r2
 8003840:	d901      	bls.n	8003846 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003842:	2303      	movs	r3, #3
 8003844:	e0b5      	b.n	80039b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003846:	4b3e      	ldr	r3, [pc, #248]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 8003848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800384a:	f003 0302 	and.w	r3, r3, #2
 800384e:	2b00      	cmp	r3, #0
 8003850:	d1ee      	bne.n	8003830 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003852:	7dfb      	ldrb	r3, [r7, #23]
 8003854:	2b01      	cmp	r3, #1
 8003856:	d105      	bne.n	8003864 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003858:	4b39      	ldr	r3, [pc, #228]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 800385a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385c:	4a38      	ldr	r2, [pc, #224]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 800385e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003862:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	699b      	ldr	r3, [r3, #24]
 8003868:	2b00      	cmp	r3, #0
 800386a:	f000 80a1 	beq.w	80039b0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800386e:	4b34      	ldr	r3, [pc, #208]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f003 030c 	and.w	r3, r3, #12
 8003876:	2b08      	cmp	r3, #8
 8003878:	d05c      	beq.n	8003934 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	699b      	ldr	r3, [r3, #24]
 800387e:	2b02      	cmp	r3, #2
 8003880:	d141      	bne.n	8003906 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003882:	4b31      	ldr	r3, [pc, #196]	; (8003948 <HAL_RCC_OscConfig+0x478>)
 8003884:	2200      	movs	r2, #0
 8003886:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003888:	f7fe ffac 	bl	80027e4 <HAL_GetTick>
 800388c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800388e:	e008      	b.n	80038a2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003890:	f7fe ffa8 	bl	80027e4 <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	2b02      	cmp	r3, #2
 800389c:	d901      	bls.n	80038a2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	e087      	b.n	80039b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038a2:	4b27      	ldr	r3, [pc, #156]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d1f0      	bne.n	8003890 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	69da      	ldr	r2, [r3, #28]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6a1b      	ldr	r3, [r3, #32]
 80038b6:	431a      	orrs	r2, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038bc:	019b      	lsls	r3, r3, #6
 80038be:	431a      	orrs	r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c4:	085b      	lsrs	r3, r3, #1
 80038c6:	3b01      	subs	r3, #1
 80038c8:	041b      	lsls	r3, r3, #16
 80038ca:	431a      	orrs	r2, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038d0:	061b      	lsls	r3, r3, #24
 80038d2:	491b      	ldr	r1, [pc, #108]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 80038d4:	4313      	orrs	r3, r2
 80038d6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038d8:	4b1b      	ldr	r3, [pc, #108]	; (8003948 <HAL_RCC_OscConfig+0x478>)
 80038da:	2201      	movs	r2, #1
 80038dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038de:	f7fe ff81 	bl	80027e4 <HAL_GetTick>
 80038e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038e4:	e008      	b.n	80038f8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038e6:	f7fe ff7d 	bl	80027e4 <HAL_GetTick>
 80038ea:	4602      	mov	r2, r0
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	1ad3      	subs	r3, r2, r3
 80038f0:	2b02      	cmp	r3, #2
 80038f2:	d901      	bls.n	80038f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80038f4:	2303      	movs	r3, #3
 80038f6:	e05c      	b.n	80039b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038f8:	4b11      	ldr	r3, [pc, #68]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d0f0      	beq.n	80038e6 <HAL_RCC_OscConfig+0x416>
 8003904:	e054      	b.n	80039b0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003906:	4b10      	ldr	r3, [pc, #64]	; (8003948 <HAL_RCC_OscConfig+0x478>)
 8003908:	2200      	movs	r2, #0
 800390a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800390c:	f7fe ff6a 	bl	80027e4 <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003912:	e008      	b.n	8003926 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003914:	f7fe ff66 	bl	80027e4 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b02      	cmp	r3, #2
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e045      	b.n	80039b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003926:	4b06      	ldr	r3, [pc, #24]	; (8003940 <HAL_RCC_OscConfig+0x470>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d1f0      	bne.n	8003914 <HAL_RCC_OscConfig+0x444>
 8003932:	e03d      	b.n	80039b0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	699b      	ldr	r3, [r3, #24]
 8003938:	2b01      	cmp	r3, #1
 800393a:	d107      	bne.n	800394c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e038      	b.n	80039b2 <HAL_RCC_OscConfig+0x4e2>
 8003940:	40023800 	.word	0x40023800
 8003944:	40007000 	.word	0x40007000
 8003948:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800394c:	4b1b      	ldr	r3, [pc, #108]	; (80039bc <HAL_RCC_OscConfig+0x4ec>)
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	699b      	ldr	r3, [r3, #24]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d028      	beq.n	80039ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003964:	429a      	cmp	r2, r3
 8003966:	d121      	bne.n	80039ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003972:	429a      	cmp	r2, r3
 8003974:	d11a      	bne.n	80039ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003976:	68fa      	ldr	r2, [r7, #12]
 8003978:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800397c:	4013      	ands	r3, r2
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003982:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003984:	4293      	cmp	r3, r2
 8003986:	d111      	bne.n	80039ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003992:	085b      	lsrs	r3, r3, #1
 8003994:	3b01      	subs	r3, #1
 8003996:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003998:	429a      	cmp	r2, r3
 800399a:	d107      	bne.n	80039ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d001      	beq.n	80039b0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e000      	b.n	80039b2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3718      	adds	r7, #24
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	40023800 	.word	0x40023800

080039c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
 80039c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d101      	bne.n	80039d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e0cc      	b.n	8003b6e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039d4:	4b68      	ldr	r3, [pc, #416]	; (8003b78 <HAL_RCC_ClockConfig+0x1b8>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0307 	and.w	r3, r3, #7
 80039dc:	683a      	ldr	r2, [r7, #0]
 80039de:	429a      	cmp	r2, r3
 80039e0:	d90c      	bls.n	80039fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039e2:	4b65      	ldr	r3, [pc, #404]	; (8003b78 <HAL_RCC_ClockConfig+0x1b8>)
 80039e4:	683a      	ldr	r2, [r7, #0]
 80039e6:	b2d2      	uxtb	r2, r2
 80039e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ea:	4b63      	ldr	r3, [pc, #396]	; (8003b78 <HAL_RCC_ClockConfig+0x1b8>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 0307 	and.w	r3, r3, #7
 80039f2:	683a      	ldr	r2, [r7, #0]
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d001      	beq.n	80039fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e0b8      	b.n	8003b6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0302 	and.w	r3, r3, #2
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d020      	beq.n	8003a4a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0304 	and.w	r3, r3, #4
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d005      	beq.n	8003a20 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a14:	4b59      	ldr	r3, [pc, #356]	; (8003b7c <HAL_RCC_ClockConfig+0x1bc>)
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	4a58      	ldr	r2, [pc, #352]	; (8003b7c <HAL_RCC_ClockConfig+0x1bc>)
 8003a1a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a1e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0308 	and.w	r3, r3, #8
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d005      	beq.n	8003a38 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a2c:	4b53      	ldr	r3, [pc, #332]	; (8003b7c <HAL_RCC_ClockConfig+0x1bc>)
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	4a52      	ldr	r2, [pc, #328]	; (8003b7c <HAL_RCC_ClockConfig+0x1bc>)
 8003a32:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003a36:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a38:	4b50      	ldr	r3, [pc, #320]	; (8003b7c <HAL_RCC_ClockConfig+0x1bc>)
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	494d      	ldr	r1, [pc, #308]	; (8003b7c <HAL_RCC_ClockConfig+0x1bc>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 0301 	and.w	r3, r3, #1
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d044      	beq.n	8003ae0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d107      	bne.n	8003a6e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a5e:	4b47      	ldr	r3, [pc, #284]	; (8003b7c <HAL_RCC_ClockConfig+0x1bc>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d119      	bne.n	8003a9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e07f      	b.n	8003b6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d003      	beq.n	8003a7e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a7a:	2b03      	cmp	r3, #3
 8003a7c:	d107      	bne.n	8003a8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a7e:	4b3f      	ldr	r3, [pc, #252]	; (8003b7c <HAL_RCC_ClockConfig+0x1bc>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d109      	bne.n	8003a9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e06f      	b.n	8003b6e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a8e:	4b3b      	ldr	r3, [pc, #236]	; (8003b7c <HAL_RCC_ClockConfig+0x1bc>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0302 	and.w	r3, r3, #2
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d101      	bne.n	8003a9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e067      	b.n	8003b6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a9e:	4b37      	ldr	r3, [pc, #220]	; (8003b7c <HAL_RCC_ClockConfig+0x1bc>)
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f023 0203 	bic.w	r2, r3, #3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	4934      	ldr	r1, [pc, #208]	; (8003b7c <HAL_RCC_ClockConfig+0x1bc>)
 8003aac:	4313      	orrs	r3, r2
 8003aae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ab0:	f7fe fe98 	bl	80027e4 <HAL_GetTick>
 8003ab4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ab6:	e00a      	b.n	8003ace <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ab8:	f7fe fe94 	bl	80027e4 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e04f      	b.n	8003b6e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ace:	4b2b      	ldr	r3, [pc, #172]	; (8003b7c <HAL_RCC_ClockConfig+0x1bc>)
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	f003 020c 	and.w	r2, r3, #12
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d1eb      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ae0:	4b25      	ldr	r3, [pc, #148]	; (8003b78 <HAL_RCC_ClockConfig+0x1b8>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0307 	and.w	r3, r3, #7
 8003ae8:	683a      	ldr	r2, [r7, #0]
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d20c      	bcs.n	8003b08 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aee:	4b22      	ldr	r3, [pc, #136]	; (8003b78 <HAL_RCC_ClockConfig+0x1b8>)
 8003af0:	683a      	ldr	r2, [r7, #0]
 8003af2:	b2d2      	uxtb	r2, r2
 8003af4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003af6:	4b20      	ldr	r3, [pc, #128]	; (8003b78 <HAL_RCC_ClockConfig+0x1b8>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0307 	and.w	r3, r3, #7
 8003afe:	683a      	ldr	r2, [r7, #0]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d001      	beq.n	8003b08 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e032      	b.n	8003b6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0304 	and.w	r3, r3, #4
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d008      	beq.n	8003b26 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b14:	4b19      	ldr	r3, [pc, #100]	; (8003b7c <HAL_RCC_ClockConfig+0x1bc>)
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	4916      	ldr	r1, [pc, #88]	; (8003b7c <HAL_RCC_ClockConfig+0x1bc>)
 8003b22:	4313      	orrs	r3, r2
 8003b24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0308 	and.w	r3, r3, #8
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d009      	beq.n	8003b46 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b32:	4b12      	ldr	r3, [pc, #72]	; (8003b7c <HAL_RCC_ClockConfig+0x1bc>)
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	691b      	ldr	r3, [r3, #16]
 8003b3e:	00db      	lsls	r3, r3, #3
 8003b40:	490e      	ldr	r1, [pc, #56]	; (8003b7c <HAL_RCC_ClockConfig+0x1bc>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b46:	f000 f821 	bl	8003b8c <HAL_RCC_GetSysClockFreq>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	4b0b      	ldr	r3, [pc, #44]	; (8003b7c <HAL_RCC_ClockConfig+0x1bc>)
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	091b      	lsrs	r3, r3, #4
 8003b52:	f003 030f 	and.w	r3, r3, #15
 8003b56:	490a      	ldr	r1, [pc, #40]	; (8003b80 <HAL_RCC_ClockConfig+0x1c0>)
 8003b58:	5ccb      	ldrb	r3, [r1, r3]
 8003b5a:	fa22 f303 	lsr.w	r3, r2, r3
 8003b5e:	4a09      	ldr	r2, [pc, #36]	; (8003b84 <HAL_RCC_ClockConfig+0x1c4>)
 8003b60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003b62:	4b09      	ldr	r3, [pc, #36]	; (8003b88 <HAL_RCC_ClockConfig+0x1c8>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4618      	mov	r0, r3
 8003b68:	f7fe fdf8 	bl	800275c <HAL_InitTick>

  return HAL_OK;
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3710      	adds	r7, #16
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	bf00      	nop
 8003b78:	40023c00 	.word	0x40023c00
 8003b7c:	40023800 	.word	0x40023800
 8003b80:	0800b844 	.word	0x0800b844
 8003b84:	200000e0 	.word	0x200000e0
 8003b88:	200000e4 	.word	0x200000e4

08003b8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b90:	b094      	sub	sp, #80	; 0x50
 8003b92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003b94:	2300      	movs	r3, #0
 8003b96:	647b      	str	r3, [r7, #68]	; 0x44
 8003b98:	2300      	movs	r3, #0
 8003b9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ba4:	4b79      	ldr	r3, [pc, #484]	; (8003d8c <HAL_RCC_GetSysClockFreq+0x200>)
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	f003 030c 	and.w	r3, r3, #12
 8003bac:	2b08      	cmp	r3, #8
 8003bae:	d00d      	beq.n	8003bcc <HAL_RCC_GetSysClockFreq+0x40>
 8003bb0:	2b08      	cmp	r3, #8
 8003bb2:	f200 80e1 	bhi.w	8003d78 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d002      	beq.n	8003bc0 <HAL_RCC_GetSysClockFreq+0x34>
 8003bba:	2b04      	cmp	r3, #4
 8003bbc:	d003      	beq.n	8003bc6 <HAL_RCC_GetSysClockFreq+0x3a>
 8003bbe:	e0db      	b.n	8003d78 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003bc0:	4b73      	ldr	r3, [pc, #460]	; (8003d90 <HAL_RCC_GetSysClockFreq+0x204>)
 8003bc2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003bc4:	e0db      	b.n	8003d7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003bc6:	4b73      	ldr	r3, [pc, #460]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x208>)
 8003bc8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003bca:	e0d8      	b.n	8003d7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bcc:	4b6f      	ldr	r3, [pc, #444]	; (8003d8c <HAL_RCC_GetSysClockFreq+0x200>)
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003bd4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003bd6:	4b6d      	ldr	r3, [pc, #436]	; (8003d8c <HAL_RCC_GetSysClockFreq+0x200>)
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d063      	beq.n	8003caa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003be2:	4b6a      	ldr	r3, [pc, #424]	; (8003d8c <HAL_RCC_GetSysClockFreq+0x200>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	099b      	lsrs	r3, r3, #6
 8003be8:	2200      	movs	r2, #0
 8003bea:	63bb      	str	r3, [r7, #56]	; 0x38
 8003bec:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bf4:	633b      	str	r3, [r7, #48]	; 0x30
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	637b      	str	r3, [r7, #52]	; 0x34
 8003bfa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003bfe:	4622      	mov	r2, r4
 8003c00:	462b      	mov	r3, r5
 8003c02:	f04f 0000 	mov.w	r0, #0
 8003c06:	f04f 0100 	mov.w	r1, #0
 8003c0a:	0159      	lsls	r1, r3, #5
 8003c0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c10:	0150      	lsls	r0, r2, #5
 8003c12:	4602      	mov	r2, r0
 8003c14:	460b      	mov	r3, r1
 8003c16:	4621      	mov	r1, r4
 8003c18:	1a51      	subs	r1, r2, r1
 8003c1a:	6139      	str	r1, [r7, #16]
 8003c1c:	4629      	mov	r1, r5
 8003c1e:	eb63 0301 	sbc.w	r3, r3, r1
 8003c22:	617b      	str	r3, [r7, #20]
 8003c24:	f04f 0200 	mov.w	r2, #0
 8003c28:	f04f 0300 	mov.w	r3, #0
 8003c2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c30:	4659      	mov	r1, fp
 8003c32:	018b      	lsls	r3, r1, #6
 8003c34:	4651      	mov	r1, sl
 8003c36:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c3a:	4651      	mov	r1, sl
 8003c3c:	018a      	lsls	r2, r1, #6
 8003c3e:	4651      	mov	r1, sl
 8003c40:	ebb2 0801 	subs.w	r8, r2, r1
 8003c44:	4659      	mov	r1, fp
 8003c46:	eb63 0901 	sbc.w	r9, r3, r1
 8003c4a:	f04f 0200 	mov.w	r2, #0
 8003c4e:	f04f 0300 	mov.w	r3, #0
 8003c52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c5e:	4690      	mov	r8, r2
 8003c60:	4699      	mov	r9, r3
 8003c62:	4623      	mov	r3, r4
 8003c64:	eb18 0303 	adds.w	r3, r8, r3
 8003c68:	60bb      	str	r3, [r7, #8]
 8003c6a:	462b      	mov	r3, r5
 8003c6c:	eb49 0303 	adc.w	r3, r9, r3
 8003c70:	60fb      	str	r3, [r7, #12]
 8003c72:	f04f 0200 	mov.w	r2, #0
 8003c76:	f04f 0300 	mov.w	r3, #0
 8003c7a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003c7e:	4629      	mov	r1, r5
 8003c80:	024b      	lsls	r3, r1, #9
 8003c82:	4621      	mov	r1, r4
 8003c84:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003c88:	4621      	mov	r1, r4
 8003c8a:	024a      	lsls	r2, r1, #9
 8003c8c:	4610      	mov	r0, r2
 8003c8e:	4619      	mov	r1, r3
 8003c90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c92:	2200      	movs	r2, #0
 8003c94:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c96:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003c98:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003c9c:	f7fd f902 	bl	8000ea4 <__aeabi_uldivmod>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	4613      	mov	r3, r2
 8003ca6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ca8:	e058      	b.n	8003d5c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003caa:	4b38      	ldr	r3, [pc, #224]	; (8003d8c <HAL_RCC_GetSysClockFreq+0x200>)
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	099b      	lsrs	r3, r3, #6
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	4611      	mov	r1, r2
 8003cb6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003cba:	623b      	str	r3, [r7, #32]
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	627b      	str	r3, [r7, #36]	; 0x24
 8003cc0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003cc4:	4642      	mov	r2, r8
 8003cc6:	464b      	mov	r3, r9
 8003cc8:	f04f 0000 	mov.w	r0, #0
 8003ccc:	f04f 0100 	mov.w	r1, #0
 8003cd0:	0159      	lsls	r1, r3, #5
 8003cd2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cd6:	0150      	lsls	r0, r2, #5
 8003cd8:	4602      	mov	r2, r0
 8003cda:	460b      	mov	r3, r1
 8003cdc:	4641      	mov	r1, r8
 8003cde:	ebb2 0a01 	subs.w	sl, r2, r1
 8003ce2:	4649      	mov	r1, r9
 8003ce4:	eb63 0b01 	sbc.w	fp, r3, r1
 8003ce8:	f04f 0200 	mov.w	r2, #0
 8003cec:	f04f 0300 	mov.w	r3, #0
 8003cf0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003cf4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003cf8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003cfc:	ebb2 040a 	subs.w	r4, r2, sl
 8003d00:	eb63 050b 	sbc.w	r5, r3, fp
 8003d04:	f04f 0200 	mov.w	r2, #0
 8003d08:	f04f 0300 	mov.w	r3, #0
 8003d0c:	00eb      	lsls	r3, r5, #3
 8003d0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d12:	00e2      	lsls	r2, r4, #3
 8003d14:	4614      	mov	r4, r2
 8003d16:	461d      	mov	r5, r3
 8003d18:	4643      	mov	r3, r8
 8003d1a:	18e3      	adds	r3, r4, r3
 8003d1c:	603b      	str	r3, [r7, #0]
 8003d1e:	464b      	mov	r3, r9
 8003d20:	eb45 0303 	adc.w	r3, r5, r3
 8003d24:	607b      	str	r3, [r7, #4]
 8003d26:	f04f 0200 	mov.w	r2, #0
 8003d2a:	f04f 0300 	mov.w	r3, #0
 8003d2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d32:	4629      	mov	r1, r5
 8003d34:	028b      	lsls	r3, r1, #10
 8003d36:	4621      	mov	r1, r4
 8003d38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d3c:	4621      	mov	r1, r4
 8003d3e:	028a      	lsls	r2, r1, #10
 8003d40:	4610      	mov	r0, r2
 8003d42:	4619      	mov	r1, r3
 8003d44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d46:	2200      	movs	r2, #0
 8003d48:	61bb      	str	r3, [r7, #24]
 8003d4a:	61fa      	str	r2, [r7, #28]
 8003d4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d50:	f7fd f8a8 	bl	8000ea4 <__aeabi_uldivmod>
 8003d54:	4602      	mov	r2, r0
 8003d56:	460b      	mov	r3, r1
 8003d58:	4613      	mov	r3, r2
 8003d5a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003d5c:	4b0b      	ldr	r3, [pc, #44]	; (8003d8c <HAL_RCC_GetSysClockFreq+0x200>)
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	0c1b      	lsrs	r3, r3, #16
 8003d62:	f003 0303 	and.w	r3, r3, #3
 8003d66:	3301      	adds	r3, #1
 8003d68:	005b      	lsls	r3, r3, #1
 8003d6a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003d6c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003d6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d74:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003d76:	e002      	b.n	8003d7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d78:	4b05      	ldr	r3, [pc, #20]	; (8003d90 <HAL_RCC_GetSysClockFreq+0x204>)
 8003d7a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003d7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3750      	adds	r7, #80	; 0x50
 8003d84:	46bd      	mov	sp, r7
 8003d86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d8a:	bf00      	nop
 8003d8c:	40023800 	.word	0x40023800
 8003d90:	00f42400 	.word	0x00f42400
 8003d94:	007a1200 	.word	0x007a1200

08003d98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d9c:	4b03      	ldr	r3, [pc, #12]	; (8003dac <HAL_RCC_GetHCLKFreq+0x14>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr
 8003daa:	bf00      	nop
 8003dac:	200000e0 	.word	0x200000e0

08003db0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003db4:	f7ff fff0 	bl	8003d98 <HAL_RCC_GetHCLKFreq>
 8003db8:	4602      	mov	r2, r0
 8003dba:	4b05      	ldr	r3, [pc, #20]	; (8003dd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	0a9b      	lsrs	r3, r3, #10
 8003dc0:	f003 0307 	and.w	r3, r3, #7
 8003dc4:	4903      	ldr	r1, [pc, #12]	; (8003dd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dc6:	5ccb      	ldrb	r3, [r1, r3]
 8003dc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	bd80      	pop	{r7, pc}
 8003dd0:	40023800 	.word	0x40023800
 8003dd4:	0800b854 	.word	0x0800b854

08003dd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003ddc:	f7ff ffdc 	bl	8003d98 <HAL_RCC_GetHCLKFreq>
 8003de0:	4602      	mov	r2, r0
 8003de2:	4b05      	ldr	r3, [pc, #20]	; (8003df8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	0b5b      	lsrs	r3, r3, #13
 8003de8:	f003 0307 	and.w	r3, r3, #7
 8003dec:	4903      	ldr	r1, [pc, #12]	; (8003dfc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003dee:	5ccb      	ldrb	r3, [r1, r3]
 8003df0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	bd80      	pop	{r7, pc}
 8003df8:	40023800 	.word	0x40023800
 8003dfc:	0800b854 	.word	0x0800b854

08003e00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d101      	bne.n	8003e12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e041      	b.n	8003e96 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d106      	bne.n	8003e2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f7fe f9bc 	bl	80021a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2202      	movs	r2, #2
 8003e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	3304      	adds	r3, #4
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	4610      	mov	r0, r2
 8003e40:	f000 fe16 	bl	8004a70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2201      	movs	r2, #1
 8003e78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2201      	movs	r2, #1
 8003e80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2201      	movs	r2, #1
 8003e88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3708      	adds	r7, #8
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
	...

08003ea0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b085      	sub	sp, #20
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d001      	beq.n	8003eb8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e046      	b.n	8003f46 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2202      	movs	r2, #2
 8003ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a23      	ldr	r2, [pc, #140]	; (8003f54 <HAL_TIM_Base_Start+0xb4>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d022      	beq.n	8003f10 <HAL_TIM_Base_Start+0x70>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ed2:	d01d      	beq.n	8003f10 <HAL_TIM_Base_Start+0x70>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a1f      	ldr	r2, [pc, #124]	; (8003f58 <HAL_TIM_Base_Start+0xb8>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d018      	beq.n	8003f10 <HAL_TIM_Base_Start+0x70>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a1e      	ldr	r2, [pc, #120]	; (8003f5c <HAL_TIM_Base_Start+0xbc>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d013      	beq.n	8003f10 <HAL_TIM_Base_Start+0x70>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a1c      	ldr	r2, [pc, #112]	; (8003f60 <HAL_TIM_Base_Start+0xc0>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d00e      	beq.n	8003f10 <HAL_TIM_Base_Start+0x70>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a1b      	ldr	r2, [pc, #108]	; (8003f64 <HAL_TIM_Base_Start+0xc4>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d009      	beq.n	8003f10 <HAL_TIM_Base_Start+0x70>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a19      	ldr	r2, [pc, #100]	; (8003f68 <HAL_TIM_Base_Start+0xc8>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d004      	beq.n	8003f10 <HAL_TIM_Base_Start+0x70>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a18      	ldr	r2, [pc, #96]	; (8003f6c <HAL_TIM_Base_Start+0xcc>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d111      	bne.n	8003f34 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	f003 0307 	and.w	r3, r3, #7
 8003f1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2b06      	cmp	r3, #6
 8003f20:	d010      	beq.n	8003f44 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f042 0201 	orr.w	r2, r2, #1
 8003f30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f32:	e007      	b.n	8003f44 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f042 0201 	orr.w	r2, r2, #1
 8003f42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f44:	2300      	movs	r3, #0
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3714      	adds	r7, #20
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr
 8003f52:	bf00      	nop
 8003f54:	40010000 	.word	0x40010000
 8003f58:	40000400 	.word	0x40000400
 8003f5c:	40000800 	.word	0x40000800
 8003f60:	40000c00 	.word	0x40000c00
 8003f64:	40010400 	.word	0x40010400
 8003f68:	40014000 	.word	0x40014000
 8003f6c:	40001800 	.word	0x40001800

08003f70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b085      	sub	sp, #20
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d001      	beq.n	8003f88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e04e      	b.n	8004026 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2202      	movs	r2, #2
 8003f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	68da      	ldr	r2, [r3, #12]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f042 0201 	orr.w	r2, r2, #1
 8003f9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a23      	ldr	r2, [pc, #140]	; (8004034 <HAL_TIM_Base_Start_IT+0xc4>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d022      	beq.n	8003ff0 <HAL_TIM_Base_Start_IT+0x80>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fb2:	d01d      	beq.n	8003ff0 <HAL_TIM_Base_Start_IT+0x80>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a1f      	ldr	r2, [pc, #124]	; (8004038 <HAL_TIM_Base_Start_IT+0xc8>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d018      	beq.n	8003ff0 <HAL_TIM_Base_Start_IT+0x80>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a1e      	ldr	r2, [pc, #120]	; (800403c <HAL_TIM_Base_Start_IT+0xcc>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d013      	beq.n	8003ff0 <HAL_TIM_Base_Start_IT+0x80>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a1c      	ldr	r2, [pc, #112]	; (8004040 <HAL_TIM_Base_Start_IT+0xd0>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d00e      	beq.n	8003ff0 <HAL_TIM_Base_Start_IT+0x80>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a1b      	ldr	r2, [pc, #108]	; (8004044 <HAL_TIM_Base_Start_IT+0xd4>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d009      	beq.n	8003ff0 <HAL_TIM_Base_Start_IT+0x80>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a19      	ldr	r2, [pc, #100]	; (8004048 <HAL_TIM_Base_Start_IT+0xd8>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d004      	beq.n	8003ff0 <HAL_TIM_Base_Start_IT+0x80>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a18      	ldr	r2, [pc, #96]	; (800404c <HAL_TIM_Base_Start_IT+0xdc>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d111      	bne.n	8004014 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f003 0307 	and.w	r3, r3, #7
 8003ffa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2b06      	cmp	r3, #6
 8004000:	d010      	beq.n	8004024 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f042 0201 	orr.w	r2, r2, #1
 8004010:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004012:	e007      	b.n	8004024 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f042 0201 	orr.w	r2, r2, #1
 8004022:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004024:	2300      	movs	r3, #0
}
 8004026:	4618      	mov	r0, r3
 8004028:	3714      	adds	r7, #20
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr
 8004032:	bf00      	nop
 8004034:	40010000 	.word	0x40010000
 8004038:	40000400 	.word	0x40000400
 800403c:	40000800 	.word	0x40000800
 8004040:	40000c00 	.word	0x40000c00
 8004044:	40010400 	.word	0x40010400
 8004048:	40014000 	.word	0x40014000
 800404c:	40001800 	.word	0x40001800

08004050 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b082      	sub	sp, #8
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d101      	bne.n	8004062 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e041      	b.n	80040e6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b00      	cmp	r3, #0
 800406c:	d106      	bne.n	800407c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 f839 	bl	80040ee <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2202      	movs	r2, #2
 8004080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	3304      	adds	r3, #4
 800408c:	4619      	mov	r1, r3
 800408e:	4610      	mov	r0, r2
 8004090:	f000 fcee 	bl	8004a70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040e4:	2300      	movs	r3, #0
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3708      	adds	r7, #8
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}

080040ee <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80040ee:	b480      	push	{r7}
 80040f0:	b083      	sub	sp, #12
 80040f2:	af00      	add	r7, sp, #0
 80040f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80040f6:	bf00      	nop
 80040f8:	370c      	adds	r7, #12
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr
	...

08004104 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d109      	bne.n	8004128 <HAL_TIM_PWM_Start+0x24>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800411a:	b2db      	uxtb	r3, r3
 800411c:	2b01      	cmp	r3, #1
 800411e:	bf14      	ite	ne
 8004120:	2301      	movne	r3, #1
 8004122:	2300      	moveq	r3, #0
 8004124:	b2db      	uxtb	r3, r3
 8004126:	e022      	b.n	800416e <HAL_TIM_PWM_Start+0x6a>
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	2b04      	cmp	r3, #4
 800412c:	d109      	bne.n	8004142 <HAL_TIM_PWM_Start+0x3e>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b01      	cmp	r3, #1
 8004138:	bf14      	ite	ne
 800413a:	2301      	movne	r3, #1
 800413c:	2300      	moveq	r3, #0
 800413e:	b2db      	uxtb	r3, r3
 8004140:	e015      	b.n	800416e <HAL_TIM_PWM_Start+0x6a>
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	2b08      	cmp	r3, #8
 8004146:	d109      	bne.n	800415c <HAL_TIM_PWM_Start+0x58>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b01      	cmp	r3, #1
 8004152:	bf14      	ite	ne
 8004154:	2301      	movne	r3, #1
 8004156:	2300      	moveq	r3, #0
 8004158:	b2db      	uxtb	r3, r3
 800415a:	e008      	b.n	800416e <HAL_TIM_PWM_Start+0x6a>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004162:	b2db      	uxtb	r3, r3
 8004164:	2b01      	cmp	r3, #1
 8004166:	bf14      	ite	ne
 8004168:	2301      	movne	r3, #1
 800416a:	2300      	moveq	r3, #0
 800416c:	b2db      	uxtb	r3, r3
 800416e:	2b00      	cmp	r3, #0
 8004170:	d001      	beq.n	8004176 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e07c      	b.n	8004270 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d104      	bne.n	8004186 <HAL_TIM_PWM_Start+0x82>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2202      	movs	r2, #2
 8004180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004184:	e013      	b.n	80041ae <HAL_TIM_PWM_Start+0xaa>
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	2b04      	cmp	r3, #4
 800418a:	d104      	bne.n	8004196 <HAL_TIM_PWM_Start+0x92>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2202      	movs	r2, #2
 8004190:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004194:	e00b      	b.n	80041ae <HAL_TIM_PWM_Start+0xaa>
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	2b08      	cmp	r3, #8
 800419a:	d104      	bne.n	80041a6 <HAL_TIM_PWM_Start+0xa2>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2202      	movs	r2, #2
 80041a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041a4:	e003      	b.n	80041ae <HAL_TIM_PWM_Start+0xaa>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2202      	movs	r2, #2
 80041aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2201      	movs	r2, #1
 80041b4:	6839      	ldr	r1, [r7, #0]
 80041b6:	4618      	mov	r0, r3
 80041b8:	f000 ff44 	bl	8005044 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a2d      	ldr	r2, [pc, #180]	; (8004278 <HAL_TIM_PWM_Start+0x174>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d004      	beq.n	80041d0 <HAL_TIM_PWM_Start+0xcc>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a2c      	ldr	r2, [pc, #176]	; (800427c <HAL_TIM_PWM_Start+0x178>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d101      	bne.n	80041d4 <HAL_TIM_PWM_Start+0xd0>
 80041d0:	2301      	movs	r3, #1
 80041d2:	e000      	b.n	80041d6 <HAL_TIM_PWM_Start+0xd2>
 80041d4:	2300      	movs	r3, #0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d007      	beq.n	80041ea <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80041e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a22      	ldr	r2, [pc, #136]	; (8004278 <HAL_TIM_PWM_Start+0x174>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d022      	beq.n	800423a <HAL_TIM_PWM_Start+0x136>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041fc:	d01d      	beq.n	800423a <HAL_TIM_PWM_Start+0x136>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a1f      	ldr	r2, [pc, #124]	; (8004280 <HAL_TIM_PWM_Start+0x17c>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d018      	beq.n	800423a <HAL_TIM_PWM_Start+0x136>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a1d      	ldr	r2, [pc, #116]	; (8004284 <HAL_TIM_PWM_Start+0x180>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d013      	beq.n	800423a <HAL_TIM_PWM_Start+0x136>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a1c      	ldr	r2, [pc, #112]	; (8004288 <HAL_TIM_PWM_Start+0x184>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d00e      	beq.n	800423a <HAL_TIM_PWM_Start+0x136>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a16      	ldr	r2, [pc, #88]	; (800427c <HAL_TIM_PWM_Start+0x178>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d009      	beq.n	800423a <HAL_TIM_PWM_Start+0x136>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a18      	ldr	r2, [pc, #96]	; (800428c <HAL_TIM_PWM_Start+0x188>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d004      	beq.n	800423a <HAL_TIM_PWM_Start+0x136>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a16      	ldr	r2, [pc, #88]	; (8004290 <HAL_TIM_PWM_Start+0x18c>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d111      	bne.n	800425e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	f003 0307 	and.w	r3, r3, #7
 8004244:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2b06      	cmp	r3, #6
 800424a:	d010      	beq.n	800426e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f042 0201 	orr.w	r2, r2, #1
 800425a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800425c:	e007      	b.n	800426e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f042 0201 	orr.w	r2, r2, #1
 800426c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	3710      	adds	r7, #16
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}
 8004278:	40010000 	.word	0x40010000
 800427c:	40010400 	.word	0x40010400
 8004280:	40000400 	.word	0x40000400
 8004284:	40000800 	.word	0x40000800
 8004288:	40000c00 	.word	0x40000c00
 800428c:	40014000 	.word	0x40014000
 8004290:	40001800 	.word	0x40001800

08004294 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b086      	sub	sp, #24
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d101      	bne.n	80042a8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e097      	b.n	80043d8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d106      	bne.n	80042c2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2200      	movs	r2, #0
 80042b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80042bc:	6878      	ldr	r0, [r7, #4]
 80042be:	f7fd fe65 	bl	8001f8c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2202      	movs	r2, #2
 80042c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	6812      	ldr	r2, [r2, #0]
 80042d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042d8:	f023 0307 	bic.w	r3, r3, #7
 80042dc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	3304      	adds	r3, #4
 80042e6:	4619      	mov	r1, r3
 80042e8:	4610      	mov	r0, r2
 80042ea:	f000 fbc1 	bl	8004a70 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	699b      	ldr	r3, [r3, #24]
 80042fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	6a1b      	ldr	r3, [r3, #32]
 8004304:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	697a      	ldr	r2, [r7, #20]
 800430c:	4313      	orrs	r3, r2
 800430e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004316:	f023 0303 	bic.w	r3, r3, #3
 800431a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	689a      	ldr	r2, [r3, #8]
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	699b      	ldr	r3, [r3, #24]
 8004324:	021b      	lsls	r3, r3, #8
 8004326:	4313      	orrs	r3, r2
 8004328:	693a      	ldr	r2, [r7, #16]
 800432a:	4313      	orrs	r3, r2
 800432c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004334:	f023 030c 	bic.w	r3, r3, #12
 8004338:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004340:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004344:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	68da      	ldr	r2, [r3, #12]
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	69db      	ldr	r3, [r3, #28]
 800434e:	021b      	lsls	r3, r3, #8
 8004350:	4313      	orrs	r3, r2
 8004352:	693a      	ldr	r2, [r7, #16]
 8004354:	4313      	orrs	r3, r2
 8004356:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	011a      	lsls	r2, r3, #4
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	6a1b      	ldr	r3, [r3, #32]
 8004362:	031b      	lsls	r3, r3, #12
 8004364:	4313      	orrs	r3, r2
 8004366:	693a      	ldr	r2, [r7, #16]
 8004368:	4313      	orrs	r3, r2
 800436a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004372:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800437a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	685a      	ldr	r2, [r3, #4]
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	695b      	ldr	r3, [r3, #20]
 8004384:	011b      	lsls	r3, r3, #4
 8004386:	4313      	orrs	r3, r2
 8004388:	68fa      	ldr	r2, [r7, #12]
 800438a:	4313      	orrs	r3, r2
 800438c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	697a      	ldr	r2, [r7, #20]
 8004394:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	693a      	ldr	r2, [r7, #16]
 800439c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68fa      	ldr	r2, [r7, #12]
 80043a4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2201      	movs	r2, #1
 80043aa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2201      	movs	r2, #1
 80043b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2201      	movs	r2, #1
 80043ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2201      	movs	r2, #1
 80043c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043d6:	2300      	movs	r3, #0
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3718      	adds	r7, #24
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}

080043e0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043f0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80043f8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004400:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004408:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d110      	bne.n	8004432 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004410:	7bfb      	ldrb	r3, [r7, #15]
 8004412:	2b01      	cmp	r3, #1
 8004414:	d102      	bne.n	800441c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004416:	7b7b      	ldrb	r3, [r7, #13]
 8004418:	2b01      	cmp	r3, #1
 800441a:	d001      	beq.n	8004420 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	e069      	b.n	80044f4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2202      	movs	r2, #2
 8004424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2202      	movs	r2, #2
 800442c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004430:	e031      	b.n	8004496 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	2b04      	cmp	r3, #4
 8004436:	d110      	bne.n	800445a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004438:	7bbb      	ldrb	r3, [r7, #14]
 800443a:	2b01      	cmp	r3, #1
 800443c:	d102      	bne.n	8004444 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800443e:	7b3b      	ldrb	r3, [r7, #12]
 8004440:	2b01      	cmp	r3, #1
 8004442:	d001      	beq.n	8004448 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e055      	b.n	80044f4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2202      	movs	r2, #2
 800444c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2202      	movs	r2, #2
 8004454:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004458:	e01d      	b.n	8004496 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800445a:	7bfb      	ldrb	r3, [r7, #15]
 800445c:	2b01      	cmp	r3, #1
 800445e:	d108      	bne.n	8004472 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004460:	7bbb      	ldrb	r3, [r7, #14]
 8004462:	2b01      	cmp	r3, #1
 8004464:	d105      	bne.n	8004472 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004466:	7b7b      	ldrb	r3, [r7, #13]
 8004468:	2b01      	cmp	r3, #1
 800446a:	d102      	bne.n	8004472 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800446c:	7b3b      	ldrb	r3, [r7, #12]
 800446e:	2b01      	cmp	r3, #1
 8004470:	d001      	beq.n	8004476 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e03e      	b.n	80044f4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2202      	movs	r2, #2
 800447a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2202      	movs	r2, #2
 8004482:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2202      	movs	r2, #2
 800448a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2202      	movs	r2, #2
 8004492:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d003      	beq.n	80044a4 <HAL_TIM_Encoder_Start+0xc4>
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	2b04      	cmp	r3, #4
 80044a0:	d008      	beq.n	80044b4 <HAL_TIM_Encoder_Start+0xd4>
 80044a2:	e00f      	b.n	80044c4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2201      	movs	r2, #1
 80044aa:	2100      	movs	r1, #0
 80044ac:	4618      	mov	r0, r3
 80044ae:	f000 fdc9 	bl	8005044 <TIM_CCxChannelCmd>
      break;
 80044b2:	e016      	b.n	80044e2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2201      	movs	r2, #1
 80044ba:	2104      	movs	r1, #4
 80044bc:	4618      	mov	r0, r3
 80044be:	f000 fdc1 	bl	8005044 <TIM_CCxChannelCmd>
      break;
 80044c2:	e00e      	b.n	80044e2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	2201      	movs	r2, #1
 80044ca:	2100      	movs	r1, #0
 80044cc:	4618      	mov	r0, r3
 80044ce:	f000 fdb9 	bl	8005044 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	2201      	movs	r2, #1
 80044d8:	2104      	movs	r1, #4
 80044da:	4618      	mov	r0, r3
 80044dc:	f000 fdb2 	bl	8005044 <TIM_CCxChannelCmd>
      break;
 80044e0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f042 0201 	orr.w	r2, r2, #1
 80044f0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3710      	adds	r7, #16
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}

080044fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b082      	sub	sp, #8
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	f003 0302 	and.w	r3, r3, #2
 800450e:	2b02      	cmp	r3, #2
 8004510:	d122      	bne.n	8004558 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	f003 0302 	and.w	r3, r3, #2
 800451c:	2b02      	cmp	r3, #2
 800451e:	d11b      	bne.n	8004558 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f06f 0202 	mvn.w	r2, #2
 8004528:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2201      	movs	r2, #1
 800452e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	699b      	ldr	r3, [r3, #24]
 8004536:	f003 0303 	and.w	r3, r3, #3
 800453a:	2b00      	cmp	r3, #0
 800453c:	d003      	beq.n	8004546 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f000 fa77 	bl	8004a32 <HAL_TIM_IC_CaptureCallback>
 8004544:	e005      	b.n	8004552 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 fa69 	bl	8004a1e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f000 fa7a 	bl	8004a46 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	691b      	ldr	r3, [r3, #16]
 800455e:	f003 0304 	and.w	r3, r3, #4
 8004562:	2b04      	cmp	r3, #4
 8004564:	d122      	bne.n	80045ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	f003 0304 	and.w	r3, r3, #4
 8004570:	2b04      	cmp	r3, #4
 8004572:	d11b      	bne.n	80045ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f06f 0204 	mvn.w	r2, #4
 800457c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2202      	movs	r2, #2
 8004582:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	699b      	ldr	r3, [r3, #24]
 800458a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800458e:	2b00      	cmp	r3, #0
 8004590:	d003      	beq.n	800459a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 fa4d 	bl	8004a32 <HAL_TIM_IC_CaptureCallback>
 8004598:	e005      	b.n	80045a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 fa3f 	bl	8004a1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f000 fa50 	bl	8004a46 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	691b      	ldr	r3, [r3, #16]
 80045b2:	f003 0308 	and.w	r3, r3, #8
 80045b6:	2b08      	cmp	r3, #8
 80045b8:	d122      	bne.n	8004600 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	f003 0308 	and.w	r3, r3, #8
 80045c4:	2b08      	cmp	r3, #8
 80045c6:	d11b      	bne.n	8004600 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f06f 0208 	mvn.w	r2, #8
 80045d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2204      	movs	r2, #4
 80045d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	69db      	ldr	r3, [r3, #28]
 80045de:	f003 0303 	and.w	r3, r3, #3
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d003      	beq.n	80045ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 fa23 	bl	8004a32 <HAL_TIM_IC_CaptureCallback>
 80045ec:	e005      	b.n	80045fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 fa15 	bl	8004a1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f000 fa26 	bl	8004a46 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	691b      	ldr	r3, [r3, #16]
 8004606:	f003 0310 	and.w	r3, r3, #16
 800460a:	2b10      	cmp	r3, #16
 800460c:	d122      	bne.n	8004654 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	f003 0310 	and.w	r3, r3, #16
 8004618:	2b10      	cmp	r3, #16
 800461a:	d11b      	bne.n	8004654 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f06f 0210 	mvn.w	r2, #16
 8004624:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2208      	movs	r2, #8
 800462a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	69db      	ldr	r3, [r3, #28]
 8004632:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004636:	2b00      	cmp	r3, #0
 8004638:	d003      	beq.n	8004642 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f000 f9f9 	bl	8004a32 <HAL_TIM_IC_CaptureCallback>
 8004640:	e005      	b.n	800464e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 f9eb 	bl	8004a1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 f9fc 	bl	8004a46 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	f003 0301 	and.w	r3, r3, #1
 800465e:	2b01      	cmp	r3, #1
 8004660:	d10e      	bne.n	8004680 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	f003 0301 	and.w	r3, r3, #1
 800466c:	2b01      	cmp	r3, #1
 800466e:	d107      	bne.n	8004680 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f06f 0201 	mvn.w	r2, #1
 8004678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f7fc fe74 	bl	8001368 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800468a:	2b80      	cmp	r3, #128	; 0x80
 800468c:	d10e      	bne.n	80046ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004698:	2b80      	cmp	r3, #128	; 0x80
 800469a:	d107      	bne.n	80046ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80046a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 fdca 	bl	8005240 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	691b      	ldr	r3, [r3, #16]
 80046b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046b6:	2b40      	cmp	r3, #64	; 0x40
 80046b8:	d10e      	bne.n	80046d8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68db      	ldr	r3, [r3, #12]
 80046c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046c4:	2b40      	cmp	r3, #64	; 0x40
 80046c6:	d107      	bne.n	80046d8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80046d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f000 f9c1 	bl	8004a5a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	691b      	ldr	r3, [r3, #16]
 80046de:	f003 0320 	and.w	r3, r3, #32
 80046e2:	2b20      	cmp	r3, #32
 80046e4:	d10e      	bne.n	8004704 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	f003 0320 	and.w	r3, r3, #32
 80046f0:	2b20      	cmp	r3, #32
 80046f2:	d107      	bne.n	8004704 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f06f 0220 	mvn.w	r2, #32
 80046fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f000 fd94 	bl	800522c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004704:	bf00      	nop
 8004706:	3708      	adds	r7, #8
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}

0800470c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b086      	sub	sp, #24
 8004710:	af00      	add	r7, sp, #0
 8004712:	60f8      	str	r0, [r7, #12]
 8004714:	60b9      	str	r1, [r7, #8]
 8004716:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004718:	2300      	movs	r3, #0
 800471a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004722:	2b01      	cmp	r3, #1
 8004724:	d101      	bne.n	800472a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004726:	2302      	movs	r3, #2
 8004728:	e0ae      	b.n	8004888 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2201      	movs	r2, #1
 800472e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2b0c      	cmp	r3, #12
 8004736:	f200 809f 	bhi.w	8004878 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800473a:	a201      	add	r2, pc, #4	; (adr r2, 8004740 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800473c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004740:	08004775 	.word	0x08004775
 8004744:	08004879 	.word	0x08004879
 8004748:	08004879 	.word	0x08004879
 800474c:	08004879 	.word	0x08004879
 8004750:	080047b5 	.word	0x080047b5
 8004754:	08004879 	.word	0x08004879
 8004758:	08004879 	.word	0x08004879
 800475c:	08004879 	.word	0x08004879
 8004760:	080047f7 	.word	0x080047f7
 8004764:	08004879 	.word	0x08004879
 8004768:	08004879 	.word	0x08004879
 800476c:	08004879 	.word	0x08004879
 8004770:	08004837 	.word	0x08004837
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68b9      	ldr	r1, [r7, #8]
 800477a:	4618      	mov	r0, r3
 800477c:	f000 fa18 	bl	8004bb0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	699a      	ldr	r2, [r3, #24]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f042 0208 	orr.w	r2, r2, #8
 800478e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	699a      	ldr	r2, [r3, #24]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f022 0204 	bic.w	r2, r2, #4
 800479e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	6999      	ldr	r1, [r3, #24]
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	691a      	ldr	r2, [r3, #16]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	430a      	orrs	r2, r1
 80047b0:	619a      	str	r2, [r3, #24]
      break;
 80047b2:	e064      	b.n	800487e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	68b9      	ldr	r1, [r7, #8]
 80047ba:	4618      	mov	r0, r3
 80047bc:	f000 fa68 	bl	8004c90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	699a      	ldr	r2, [r3, #24]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	699a      	ldr	r2, [r3, #24]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	6999      	ldr	r1, [r3, #24]
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	021a      	lsls	r2, r3, #8
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	430a      	orrs	r2, r1
 80047f2:	619a      	str	r2, [r3, #24]
      break;
 80047f4:	e043      	b.n	800487e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	68b9      	ldr	r1, [r7, #8]
 80047fc:	4618      	mov	r0, r3
 80047fe:	f000 fabd 	bl	8004d7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	69da      	ldr	r2, [r3, #28]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f042 0208 	orr.w	r2, r2, #8
 8004810:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	69da      	ldr	r2, [r3, #28]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f022 0204 	bic.w	r2, r2, #4
 8004820:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	69d9      	ldr	r1, [r3, #28]
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	691a      	ldr	r2, [r3, #16]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	430a      	orrs	r2, r1
 8004832:	61da      	str	r2, [r3, #28]
      break;
 8004834:	e023      	b.n	800487e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68b9      	ldr	r1, [r7, #8]
 800483c:	4618      	mov	r0, r3
 800483e:	f000 fb11 	bl	8004e64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	69da      	ldr	r2, [r3, #28]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004850:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	69da      	ldr	r2, [r3, #28]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004860:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	69d9      	ldr	r1, [r3, #28]
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	691b      	ldr	r3, [r3, #16]
 800486c:	021a      	lsls	r2, r3, #8
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	430a      	orrs	r2, r1
 8004874:	61da      	str	r2, [r3, #28]
      break;
 8004876:	e002      	b.n	800487e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	75fb      	strb	r3, [r7, #23]
      break;
 800487c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2200      	movs	r2, #0
 8004882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004886:	7dfb      	ldrb	r3, [r7, #23]
}
 8004888:	4618      	mov	r0, r3
 800488a:	3718      	adds	r7, #24
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}

08004890 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b084      	sub	sp, #16
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800489a:	2300      	movs	r3, #0
 800489c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d101      	bne.n	80048ac <HAL_TIM_ConfigClockSource+0x1c>
 80048a8:	2302      	movs	r3, #2
 80048aa:	e0b4      	b.n	8004a16 <HAL_TIM_ConfigClockSource+0x186>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2202      	movs	r2, #2
 80048b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80048ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68ba      	ldr	r2, [r7, #8]
 80048da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048e4:	d03e      	beq.n	8004964 <HAL_TIM_ConfigClockSource+0xd4>
 80048e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048ea:	f200 8087 	bhi.w	80049fc <HAL_TIM_ConfigClockSource+0x16c>
 80048ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048f2:	f000 8086 	beq.w	8004a02 <HAL_TIM_ConfigClockSource+0x172>
 80048f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048fa:	d87f      	bhi.n	80049fc <HAL_TIM_ConfigClockSource+0x16c>
 80048fc:	2b70      	cmp	r3, #112	; 0x70
 80048fe:	d01a      	beq.n	8004936 <HAL_TIM_ConfigClockSource+0xa6>
 8004900:	2b70      	cmp	r3, #112	; 0x70
 8004902:	d87b      	bhi.n	80049fc <HAL_TIM_ConfigClockSource+0x16c>
 8004904:	2b60      	cmp	r3, #96	; 0x60
 8004906:	d050      	beq.n	80049aa <HAL_TIM_ConfigClockSource+0x11a>
 8004908:	2b60      	cmp	r3, #96	; 0x60
 800490a:	d877      	bhi.n	80049fc <HAL_TIM_ConfigClockSource+0x16c>
 800490c:	2b50      	cmp	r3, #80	; 0x50
 800490e:	d03c      	beq.n	800498a <HAL_TIM_ConfigClockSource+0xfa>
 8004910:	2b50      	cmp	r3, #80	; 0x50
 8004912:	d873      	bhi.n	80049fc <HAL_TIM_ConfigClockSource+0x16c>
 8004914:	2b40      	cmp	r3, #64	; 0x40
 8004916:	d058      	beq.n	80049ca <HAL_TIM_ConfigClockSource+0x13a>
 8004918:	2b40      	cmp	r3, #64	; 0x40
 800491a:	d86f      	bhi.n	80049fc <HAL_TIM_ConfigClockSource+0x16c>
 800491c:	2b30      	cmp	r3, #48	; 0x30
 800491e:	d064      	beq.n	80049ea <HAL_TIM_ConfigClockSource+0x15a>
 8004920:	2b30      	cmp	r3, #48	; 0x30
 8004922:	d86b      	bhi.n	80049fc <HAL_TIM_ConfigClockSource+0x16c>
 8004924:	2b20      	cmp	r3, #32
 8004926:	d060      	beq.n	80049ea <HAL_TIM_ConfigClockSource+0x15a>
 8004928:	2b20      	cmp	r3, #32
 800492a:	d867      	bhi.n	80049fc <HAL_TIM_ConfigClockSource+0x16c>
 800492c:	2b00      	cmp	r3, #0
 800492e:	d05c      	beq.n	80049ea <HAL_TIM_ConfigClockSource+0x15a>
 8004930:	2b10      	cmp	r3, #16
 8004932:	d05a      	beq.n	80049ea <HAL_TIM_ConfigClockSource+0x15a>
 8004934:	e062      	b.n	80049fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6818      	ldr	r0, [r3, #0]
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	6899      	ldr	r1, [r3, #8]
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	685a      	ldr	r2, [r3, #4]
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	68db      	ldr	r3, [r3, #12]
 8004946:	f000 fb5d 	bl	8005004 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004958:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	68ba      	ldr	r2, [r7, #8]
 8004960:	609a      	str	r2, [r3, #8]
      break;
 8004962:	e04f      	b.n	8004a04 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6818      	ldr	r0, [r3, #0]
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	6899      	ldr	r1, [r3, #8]
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	685a      	ldr	r2, [r3, #4]
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	f000 fb46 	bl	8005004 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	689a      	ldr	r2, [r3, #8]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004986:	609a      	str	r2, [r3, #8]
      break;
 8004988:	e03c      	b.n	8004a04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6818      	ldr	r0, [r3, #0]
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	6859      	ldr	r1, [r3, #4]
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	461a      	mov	r2, r3
 8004998:	f000 faba 	bl	8004f10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	2150      	movs	r1, #80	; 0x50
 80049a2:	4618      	mov	r0, r3
 80049a4:	f000 fb13 	bl	8004fce <TIM_ITRx_SetConfig>
      break;
 80049a8:	e02c      	b.n	8004a04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6818      	ldr	r0, [r3, #0]
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	6859      	ldr	r1, [r3, #4]
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	461a      	mov	r2, r3
 80049b8:	f000 fad9 	bl	8004f6e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2160      	movs	r1, #96	; 0x60
 80049c2:	4618      	mov	r0, r3
 80049c4:	f000 fb03 	bl	8004fce <TIM_ITRx_SetConfig>
      break;
 80049c8:	e01c      	b.n	8004a04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6818      	ldr	r0, [r3, #0]
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	6859      	ldr	r1, [r3, #4]
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	68db      	ldr	r3, [r3, #12]
 80049d6:	461a      	mov	r2, r3
 80049d8:	f000 fa9a 	bl	8004f10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2140      	movs	r1, #64	; 0x40
 80049e2:	4618      	mov	r0, r3
 80049e4:	f000 faf3 	bl	8004fce <TIM_ITRx_SetConfig>
      break;
 80049e8:	e00c      	b.n	8004a04 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4619      	mov	r1, r3
 80049f4:	4610      	mov	r0, r2
 80049f6:	f000 faea 	bl	8004fce <TIM_ITRx_SetConfig>
      break;
 80049fa:	e003      	b.n	8004a04 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	73fb      	strb	r3, [r7, #15]
      break;
 8004a00:	e000      	b.n	8004a04 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a02:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3710      	adds	r7, #16
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}

08004a1e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b083      	sub	sp, #12
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a26:	bf00      	nop
 8004a28:	370c      	adds	r7, #12
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr

08004a32 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a32:	b480      	push	{r7}
 8004a34:	b083      	sub	sp, #12
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a3a:	bf00      	nop
 8004a3c:	370c      	adds	r7, #12
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr

08004a46 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a46:	b480      	push	{r7}
 8004a48:	b083      	sub	sp, #12
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a4e:	bf00      	nop
 8004a50:	370c      	adds	r7, #12
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr

08004a5a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a5a:	b480      	push	{r7}
 8004a5c:	b083      	sub	sp, #12
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a62:	bf00      	nop
 8004a64:	370c      	adds	r7, #12
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr
	...

08004a70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a40      	ldr	r2, [pc, #256]	; (8004b84 <TIM_Base_SetConfig+0x114>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d013      	beq.n	8004ab0 <TIM_Base_SetConfig+0x40>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a8e:	d00f      	beq.n	8004ab0 <TIM_Base_SetConfig+0x40>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a3d      	ldr	r2, [pc, #244]	; (8004b88 <TIM_Base_SetConfig+0x118>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d00b      	beq.n	8004ab0 <TIM_Base_SetConfig+0x40>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a3c      	ldr	r2, [pc, #240]	; (8004b8c <TIM_Base_SetConfig+0x11c>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d007      	beq.n	8004ab0 <TIM_Base_SetConfig+0x40>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a3b      	ldr	r2, [pc, #236]	; (8004b90 <TIM_Base_SetConfig+0x120>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d003      	beq.n	8004ab0 <TIM_Base_SetConfig+0x40>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a3a      	ldr	r2, [pc, #232]	; (8004b94 <TIM_Base_SetConfig+0x124>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d108      	bne.n	8004ac2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ab6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	68fa      	ldr	r2, [r7, #12]
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a2f      	ldr	r2, [pc, #188]	; (8004b84 <TIM_Base_SetConfig+0x114>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d02b      	beq.n	8004b22 <TIM_Base_SetConfig+0xb2>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ad0:	d027      	beq.n	8004b22 <TIM_Base_SetConfig+0xb2>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a2c      	ldr	r2, [pc, #176]	; (8004b88 <TIM_Base_SetConfig+0x118>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d023      	beq.n	8004b22 <TIM_Base_SetConfig+0xb2>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a2b      	ldr	r2, [pc, #172]	; (8004b8c <TIM_Base_SetConfig+0x11c>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d01f      	beq.n	8004b22 <TIM_Base_SetConfig+0xb2>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a2a      	ldr	r2, [pc, #168]	; (8004b90 <TIM_Base_SetConfig+0x120>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d01b      	beq.n	8004b22 <TIM_Base_SetConfig+0xb2>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a29      	ldr	r2, [pc, #164]	; (8004b94 <TIM_Base_SetConfig+0x124>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d017      	beq.n	8004b22 <TIM_Base_SetConfig+0xb2>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a28      	ldr	r2, [pc, #160]	; (8004b98 <TIM_Base_SetConfig+0x128>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d013      	beq.n	8004b22 <TIM_Base_SetConfig+0xb2>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a27      	ldr	r2, [pc, #156]	; (8004b9c <TIM_Base_SetConfig+0x12c>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d00f      	beq.n	8004b22 <TIM_Base_SetConfig+0xb2>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a26      	ldr	r2, [pc, #152]	; (8004ba0 <TIM_Base_SetConfig+0x130>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d00b      	beq.n	8004b22 <TIM_Base_SetConfig+0xb2>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a25      	ldr	r2, [pc, #148]	; (8004ba4 <TIM_Base_SetConfig+0x134>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d007      	beq.n	8004b22 <TIM_Base_SetConfig+0xb2>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4a24      	ldr	r2, [pc, #144]	; (8004ba8 <TIM_Base_SetConfig+0x138>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d003      	beq.n	8004b22 <TIM_Base_SetConfig+0xb2>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4a23      	ldr	r2, [pc, #140]	; (8004bac <TIM_Base_SetConfig+0x13c>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d108      	bne.n	8004b34 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	68fa      	ldr	r2, [r7, #12]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	695b      	ldr	r3, [r3, #20]
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	68fa      	ldr	r2, [r7, #12]
 8004b46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	689a      	ldr	r2, [r3, #8]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	4a0a      	ldr	r2, [pc, #40]	; (8004b84 <TIM_Base_SetConfig+0x114>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d003      	beq.n	8004b68 <TIM_Base_SetConfig+0xf8>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	4a0c      	ldr	r2, [pc, #48]	; (8004b94 <TIM_Base_SetConfig+0x124>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d103      	bne.n	8004b70 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	691a      	ldr	r2, [r3, #16]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	615a      	str	r2, [r3, #20]
}
 8004b76:	bf00      	nop
 8004b78:	3714      	adds	r7, #20
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	40010000 	.word	0x40010000
 8004b88:	40000400 	.word	0x40000400
 8004b8c:	40000800 	.word	0x40000800
 8004b90:	40000c00 	.word	0x40000c00
 8004b94:	40010400 	.word	0x40010400
 8004b98:	40014000 	.word	0x40014000
 8004b9c:	40014400 	.word	0x40014400
 8004ba0:	40014800 	.word	0x40014800
 8004ba4:	40001800 	.word	0x40001800
 8004ba8:	40001c00 	.word	0x40001c00
 8004bac:	40002000 	.word	0x40002000

08004bb0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b087      	sub	sp, #28
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6a1b      	ldr	r3, [r3, #32]
 8004bbe:	f023 0201 	bic.w	r2, r3, #1
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6a1b      	ldr	r3, [r3, #32]
 8004bca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f023 0303 	bic.w	r3, r3, #3
 8004be6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	68fa      	ldr	r2, [r7, #12]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	f023 0302 	bic.w	r3, r3, #2
 8004bf8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	697a      	ldr	r2, [r7, #20]
 8004c00:	4313      	orrs	r3, r2
 8004c02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	4a20      	ldr	r2, [pc, #128]	; (8004c88 <TIM_OC1_SetConfig+0xd8>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d003      	beq.n	8004c14 <TIM_OC1_SetConfig+0x64>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	4a1f      	ldr	r2, [pc, #124]	; (8004c8c <TIM_OC1_SetConfig+0xdc>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d10c      	bne.n	8004c2e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	f023 0308 	bic.w	r3, r3, #8
 8004c1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	68db      	ldr	r3, [r3, #12]
 8004c20:	697a      	ldr	r2, [r7, #20]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	f023 0304 	bic.w	r3, r3, #4
 8004c2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a15      	ldr	r2, [pc, #84]	; (8004c88 <TIM_OC1_SetConfig+0xd8>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d003      	beq.n	8004c3e <TIM_OC1_SetConfig+0x8e>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a14      	ldr	r2, [pc, #80]	; (8004c8c <TIM_OC1_SetConfig+0xdc>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d111      	bne.n	8004c62 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	695b      	ldr	r3, [r3, #20]
 8004c52:	693a      	ldr	r2, [r7, #16]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	699b      	ldr	r3, [r3, #24]
 8004c5c:	693a      	ldr	r2, [r7, #16]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	693a      	ldr	r2, [r7, #16]
 8004c66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	68fa      	ldr	r2, [r7, #12]
 8004c6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	685a      	ldr	r2, [r3, #4]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	697a      	ldr	r2, [r7, #20]
 8004c7a:	621a      	str	r2, [r3, #32]
}
 8004c7c:	bf00      	nop
 8004c7e:	371c      	adds	r7, #28
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr
 8004c88:	40010000 	.word	0x40010000
 8004c8c:	40010400 	.word	0x40010400

08004c90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b087      	sub	sp, #28
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a1b      	ldr	r3, [r3, #32]
 8004c9e:	f023 0210 	bic.w	r2, r3, #16
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
 8004caa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	699b      	ldr	r3, [r3, #24]
 8004cb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	021b      	lsls	r3, r3, #8
 8004cce:	68fa      	ldr	r2, [r7, #12]
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	f023 0320 	bic.w	r3, r3, #32
 8004cda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	011b      	lsls	r3, r3, #4
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	4a22      	ldr	r2, [pc, #136]	; (8004d74 <TIM_OC2_SetConfig+0xe4>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d003      	beq.n	8004cf8 <TIM_OC2_SetConfig+0x68>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a21      	ldr	r2, [pc, #132]	; (8004d78 <TIM_OC2_SetConfig+0xe8>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d10d      	bne.n	8004d14 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	011b      	lsls	r3, r3, #4
 8004d06:	697a      	ldr	r2, [r7, #20]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d12:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	4a17      	ldr	r2, [pc, #92]	; (8004d74 <TIM_OC2_SetConfig+0xe4>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d003      	beq.n	8004d24 <TIM_OC2_SetConfig+0x94>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	4a16      	ldr	r2, [pc, #88]	; (8004d78 <TIM_OC2_SetConfig+0xe8>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d113      	bne.n	8004d4c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	695b      	ldr	r3, [r3, #20]
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	693a      	ldr	r2, [r7, #16]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	699b      	ldr	r3, [r3, #24]
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	693a      	ldr	r2, [r7, #16]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	693a      	ldr	r2, [r7, #16]
 8004d50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	68fa      	ldr	r2, [r7, #12]
 8004d56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	685a      	ldr	r2, [r3, #4]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	697a      	ldr	r2, [r7, #20]
 8004d64:	621a      	str	r2, [r3, #32]
}
 8004d66:	bf00      	nop
 8004d68:	371c      	adds	r7, #28
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr
 8004d72:	bf00      	nop
 8004d74:	40010000 	.word	0x40010000
 8004d78:	40010400 	.word	0x40010400

08004d7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b087      	sub	sp, #28
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
 8004d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6a1b      	ldr	r3, [r3, #32]
 8004d8a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6a1b      	ldr	r3, [r3, #32]
 8004d96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	69db      	ldr	r3, [r3, #28]
 8004da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004daa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f023 0303 	bic.w	r3, r3, #3
 8004db2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	68fa      	ldr	r2, [r7, #12]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004dc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	021b      	lsls	r3, r3, #8
 8004dcc:	697a      	ldr	r2, [r7, #20]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a21      	ldr	r2, [pc, #132]	; (8004e5c <TIM_OC3_SetConfig+0xe0>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d003      	beq.n	8004de2 <TIM_OC3_SetConfig+0x66>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a20      	ldr	r2, [pc, #128]	; (8004e60 <TIM_OC3_SetConfig+0xe4>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d10d      	bne.n	8004dfe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004de8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	68db      	ldr	r3, [r3, #12]
 8004dee:	021b      	lsls	r3, r3, #8
 8004df0:	697a      	ldr	r2, [r7, #20]
 8004df2:	4313      	orrs	r3, r2
 8004df4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004dfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a16      	ldr	r2, [pc, #88]	; (8004e5c <TIM_OC3_SetConfig+0xe0>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d003      	beq.n	8004e0e <TIM_OC3_SetConfig+0x92>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a15      	ldr	r2, [pc, #84]	; (8004e60 <TIM_OC3_SetConfig+0xe4>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d113      	bne.n	8004e36 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	695b      	ldr	r3, [r3, #20]
 8004e22:	011b      	lsls	r3, r3, #4
 8004e24:	693a      	ldr	r2, [r7, #16]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	699b      	ldr	r3, [r3, #24]
 8004e2e:	011b      	lsls	r3, r3, #4
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	693a      	ldr	r2, [r7, #16]
 8004e3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	685a      	ldr	r2, [r3, #4]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	697a      	ldr	r2, [r7, #20]
 8004e4e:	621a      	str	r2, [r3, #32]
}
 8004e50:	bf00      	nop
 8004e52:	371c      	adds	r7, #28
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr
 8004e5c:	40010000 	.word	0x40010000
 8004e60:	40010400 	.word	0x40010400

08004e64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b087      	sub	sp, #28
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6a1b      	ldr	r3, [r3, #32]
 8004e72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6a1b      	ldr	r3, [r3, #32]
 8004e7e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	69db      	ldr	r3, [r3, #28]
 8004e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	021b      	lsls	r3, r3, #8
 8004ea2:	68fa      	ldr	r2, [r7, #12]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004eae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	031b      	lsls	r3, r3, #12
 8004eb6:	693a      	ldr	r2, [r7, #16]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	4a12      	ldr	r2, [pc, #72]	; (8004f08 <TIM_OC4_SetConfig+0xa4>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d003      	beq.n	8004ecc <TIM_OC4_SetConfig+0x68>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	4a11      	ldr	r2, [pc, #68]	; (8004f0c <TIM_OC4_SetConfig+0xa8>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d109      	bne.n	8004ee0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ed2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	695b      	ldr	r3, [r3, #20]
 8004ed8:	019b      	lsls	r3, r3, #6
 8004eda:	697a      	ldr	r2, [r7, #20]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	697a      	ldr	r2, [r7, #20]
 8004ee4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	68fa      	ldr	r2, [r7, #12]
 8004eea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	685a      	ldr	r2, [r3, #4]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	693a      	ldr	r2, [r7, #16]
 8004ef8:	621a      	str	r2, [r3, #32]
}
 8004efa:	bf00      	nop
 8004efc:	371c      	adds	r7, #28
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	40010000 	.word	0x40010000
 8004f0c:	40010400 	.word	0x40010400

08004f10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b087      	sub	sp, #28
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	60f8      	str	r0, [r7, #12]
 8004f18:	60b9      	str	r1, [r7, #8]
 8004f1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6a1b      	ldr	r3, [r3, #32]
 8004f20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6a1b      	ldr	r3, [r3, #32]
 8004f26:	f023 0201 	bic.w	r2, r3, #1
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	699b      	ldr	r3, [r3, #24]
 8004f32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	011b      	lsls	r3, r3, #4
 8004f40:	693a      	ldr	r2, [r7, #16]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	f023 030a 	bic.w	r3, r3, #10
 8004f4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	693a      	ldr	r2, [r7, #16]
 8004f5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	697a      	ldr	r2, [r7, #20]
 8004f60:	621a      	str	r2, [r3, #32]
}
 8004f62:	bf00      	nop
 8004f64:	371c      	adds	r7, #28
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr

08004f6e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f6e:	b480      	push	{r7}
 8004f70:	b087      	sub	sp, #28
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	60f8      	str	r0, [r7, #12]
 8004f76:	60b9      	str	r1, [r7, #8]
 8004f78:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	6a1b      	ldr	r3, [r3, #32]
 8004f7e:	f023 0210 	bic.w	r2, r3, #16
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	699b      	ldr	r3, [r3, #24]
 8004f8a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6a1b      	ldr	r3, [r3, #32]
 8004f90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	031b      	lsls	r3, r3, #12
 8004f9e:	697a      	ldr	r2, [r7, #20]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004faa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	011b      	lsls	r3, r3, #4
 8004fb0:	693a      	ldr	r2, [r7, #16]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	697a      	ldr	r2, [r7, #20]
 8004fba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	693a      	ldr	r2, [r7, #16]
 8004fc0:	621a      	str	r2, [r3, #32]
}
 8004fc2:	bf00      	nop
 8004fc4:	371c      	adds	r7, #28
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr

08004fce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fce:	b480      	push	{r7}
 8004fd0:	b085      	sub	sp, #20
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
 8004fd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fe4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fe6:	683a      	ldr	r2, [r7, #0]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	f043 0307 	orr.w	r3, r3, #7
 8004ff0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	68fa      	ldr	r2, [r7, #12]
 8004ff6:	609a      	str	r2, [r3, #8]
}
 8004ff8:	bf00      	nop
 8004ffa:	3714      	adds	r7, #20
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr

08005004 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005004:	b480      	push	{r7}
 8005006:	b087      	sub	sp, #28
 8005008:	af00      	add	r7, sp, #0
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	607a      	str	r2, [r7, #4]
 8005010:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800501e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	021a      	lsls	r2, r3, #8
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	431a      	orrs	r2, r3
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	4313      	orrs	r3, r2
 800502c:	697a      	ldr	r2, [r7, #20]
 800502e:	4313      	orrs	r3, r2
 8005030:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	697a      	ldr	r2, [r7, #20]
 8005036:	609a      	str	r2, [r3, #8]
}
 8005038:	bf00      	nop
 800503a:	371c      	adds	r7, #28
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr

08005044 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005044:	b480      	push	{r7}
 8005046:	b087      	sub	sp, #28
 8005048:	af00      	add	r7, sp, #0
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	60b9      	str	r1, [r7, #8]
 800504e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	f003 031f 	and.w	r3, r3, #31
 8005056:	2201      	movs	r2, #1
 8005058:	fa02 f303 	lsl.w	r3, r2, r3
 800505c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6a1a      	ldr	r2, [r3, #32]
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	43db      	mvns	r3, r3
 8005066:	401a      	ands	r2, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6a1a      	ldr	r2, [r3, #32]
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	f003 031f 	and.w	r3, r3, #31
 8005076:	6879      	ldr	r1, [r7, #4]
 8005078:	fa01 f303 	lsl.w	r3, r1, r3
 800507c:	431a      	orrs	r2, r3
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	621a      	str	r2, [r3, #32]
}
 8005082:	bf00      	nop
 8005084:	371c      	adds	r7, #28
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
	...

08005090 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005090:	b480      	push	{r7}
 8005092:	b085      	sub	sp, #20
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d101      	bne.n	80050a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050a4:	2302      	movs	r3, #2
 80050a6:	e05a      	b.n	800515e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2202      	movs	r2, #2
 80050b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a21      	ldr	r2, [pc, #132]	; (800516c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d022      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050f4:	d01d      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a1d      	ldr	r2, [pc, #116]	; (8005170 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d018      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a1b      	ldr	r2, [pc, #108]	; (8005174 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d013      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a1a      	ldr	r2, [pc, #104]	; (8005178 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d00e      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a18      	ldr	r2, [pc, #96]	; (800517c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d009      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a17      	ldr	r2, [pc, #92]	; (8005180 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d004      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a15      	ldr	r2, [pc, #84]	; (8005184 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d10c      	bne.n	800514c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005138:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	68ba      	ldr	r2, [r7, #8]
 8005140:	4313      	orrs	r3, r2
 8005142:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	68ba      	ldr	r2, [r7, #8]
 800514a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	3714      	adds	r7, #20
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr
 800516a:	bf00      	nop
 800516c:	40010000 	.word	0x40010000
 8005170:	40000400 	.word	0x40000400
 8005174:	40000800 	.word	0x40000800
 8005178:	40000c00 	.word	0x40000c00
 800517c:	40010400 	.word	0x40010400
 8005180:	40014000 	.word	0x40014000
 8005184:	40001800 	.word	0x40001800

08005188 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005188:	b480      	push	{r7}
 800518a:	b085      	sub	sp, #20
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005192:	2300      	movs	r3, #0
 8005194:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800519c:	2b01      	cmp	r3, #1
 800519e:	d101      	bne.n	80051a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80051a0:	2302      	movs	r3, #2
 80051a2:	e03d      	b.n	8005220 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	4313      	orrs	r3, r2
 80051b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4313      	orrs	r3, r2
 80051e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	695b      	ldr	r3, [r3, #20]
 80051fc:	4313      	orrs	r3, r2
 80051fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	69db      	ldr	r3, [r3, #28]
 800520a:	4313      	orrs	r3, r2
 800520c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68fa      	ldr	r2, [r7, #12]
 8005214:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800521e:	2300      	movs	r3, #0
}
 8005220:	4618      	mov	r0, r3
 8005222:	3714      	adds	r7, #20
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800522c:	b480      	push	{r7}
 800522e:	b083      	sub	sp, #12
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005234:	bf00      	nop
 8005236:	370c      	adds	r7, #12
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr

08005240 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005248:	bf00      	nop
 800524a:	370c      	adds	r7, #12
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr

08005254 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b082      	sub	sp, #8
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d101      	bne.n	8005266 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e03f      	b.n	80052e6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800526c:	b2db      	uxtb	r3, r3
 800526e:	2b00      	cmp	r3, #0
 8005270:	d106      	bne.n	8005280 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f7fd f872 	bl	8002364 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2224      	movs	r2, #36	; 0x24
 8005284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	68da      	ldr	r2, [r3, #12]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005296:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f000 facd 	bl	8005838 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	691a      	ldr	r2, [r3, #16]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80052ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	695a      	ldr	r2, [r3, #20]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80052bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	68da      	ldr	r2, [r3, #12]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2220      	movs	r2, #32
 80052d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2220      	movs	r2, #32
 80052e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80052e4:	2300      	movs	r3, #0
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3708      	adds	r7, #8
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}

080052ee <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052ee:	b580      	push	{r7, lr}
 80052f0:	b08c      	sub	sp, #48	; 0x30
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	60f8      	str	r0, [r7, #12]
 80052f6:	60b9      	str	r1, [r7, #8]
 80052f8:	4613      	mov	r3, r2
 80052fa:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005302:	b2db      	uxtb	r3, r3
 8005304:	2b20      	cmp	r3, #32
 8005306:	d152      	bne.n	80053ae <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d002      	beq.n	8005314 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800530e:	88fb      	ldrh	r3, [r7, #6]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d101      	bne.n	8005318 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e04b      	b.n	80053b0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800531e:	2b01      	cmp	r3, #1
 8005320:	d101      	bne.n	8005326 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8005322:	2302      	movs	r3, #2
 8005324:	e044      	b.n	80053b0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2201      	movs	r2, #1
 800532a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2201      	movs	r2, #1
 8005332:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005334:	88fb      	ldrh	r3, [r7, #6]
 8005336:	461a      	mov	r2, r3
 8005338:	68b9      	ldr	r1, [r7, #8]
 800533a:	68f8      	ldr	r0, [r7, #12]
 800533c:	f000 f952 	bl	80055e4 <UART_Start_Receive_DMA>
 8005340:	4603      	mov	r3, r0
 8005342:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005346:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800534a:	2b00      	cmp	r3, #0
 800534c:	d12c      	bne.n	80053a8 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005352:	2b01      	cmp	r3, #1
 8005354:	d125      	bne.n	80053a2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005356:	2300      	movs	r3, #0
 8005358:	613b      	str	r3, [r7, #16]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	613b      	str	r3, [r7, #16]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	613b      	str	r3, [r7, #16]
 800536a:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	330c      	adds	r3, #12
 8005372:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005374:	69bb      	ldr	r3, [r7, #24]
 8005376:	e853 3f00 	ldrex	r3, [r3]
 800537a:	617b      	str	r3, [r7, #20]
   return(result);
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	f043 0310 	orr.w	r3, r3, #16
 8005382:	62bb      	str	r3, [r7, #40]	; 0x28
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	330c      	adds	r3, #12
 800538a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800538c:	627a      	str	r2, [r7, #36]	; 0x24
 800538e:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005390:	6a39      	ldr	r1, [r7, #32]
 8005392:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005394:	e841 2300 	strex	r3, r2, [r1]
 8005398:	61fb      	str	r3, [r7, #28]
   return(result);
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d1e5      	bne.n	800536c <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 80053a0:	e002      	b.n	80053a8 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 80053a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80053ac:	e000      	b.n	80053b0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 80053ae:	2302      	movs	r3, #2
  }
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	3730      	adds	r7, #48	; 0x30
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}

080053b8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b083      	sub	sp, #12
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80053c0:	bf00      	nop
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80053d4:	bf00      	nop
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80053e8:	bf00      	nop
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr

080053f4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b09c      	sub	sp, #112	; 0x70
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005400:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800540c:	2b00      	cmp	r3, #0
 800540e:	d172      	bne.n	80054f6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005410:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005412:	2200      	movs	r2, #0
 8005414:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005416:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	330c      	adds	r3, #12
 800541c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800541e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005420:	e853 3f00 	ldrex	r3, [r3]
 8005424:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005426:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005428:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800542c:	66bb      	str	r3, [r7, #104]	; 0x68
 800542e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	330c      	adds	r3, #12
 8005434:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005436:	65ba      	str	r2, [r7, #88]	; 0x58
 8005438:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800543a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800543c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800543e:	e841 2300 	strex	r3, r2, [r1]
 8005442:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005444:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005446:	2b00      	cmp	r3, #0
 8005448:	d1e5      	bne.n	8005416 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800544a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	3314      	adds	r3, #20
 8005450:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005454:	e853 3f00 	ldrex	r3, [r3]
 8005458:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800545a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800545c:	f023 0301 	bic.w	r3, r3, #1
 8005460:	667b      	str	r3, [r7, #100]	; 0x64
 8005462:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	3314      	adds	r3, #20
 8005468:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800546a:	647a      	str	r2, [r7, #68]	; 0x44
 800546c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800546e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005470:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005472:	e841 2300 	strex	r3, r2, [r1]
 8005476:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005478:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800547a:	2b00      	cmp	r3, #0
 800547c:	d1e5      	bne.n	800544a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800547e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	3314      	adds	r3, #20
 8005484:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005488:	e853 3f00 	ldrex	r3, [r3]
 800548c:	623b      	str	r3, [r7, #32]
   return(result);
 800548e:	6a3b      	ldr	r3, [r7, #32]
 8005490:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005494:	663b      	str	r3, [r7, #96]	; 0x60
 8005496:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	3314      	adds	r3, #20
 800549c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800549e:	633a      	str	r2, [r7, #48]	; 0x30
 80054a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80054a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80054a6:	e841 2300 	strex	r3, r2, [r1]
 80054aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80054ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d1e5      	bne.n	800547e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80054b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054b4:	2220      	movs	r2, #32
 80054b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d119      	bne.n	80054f6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	330c      	adds	r3, #12
 80054c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ca:	693b      	ldr	r3, [r7, #16]
 80054cc:	e853 3f00 	ldrex	r3, [r3]
 80054d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f023 0310 	bic.w	r3, r3, #16
 80054d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80054da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	330c      	adds	r3, #12
 80054e0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80054e2:	61fa      	str	r2, [r7, #28]
 80054e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e6:	69b9      	ldr	r1, [r7, #24]
 80054e8:	69fa      	ldr	r2, [r7, #28]
 80054ea:	e841 2300 	strex	r3, r2, [r1]
 80054ee:	617b      	str	r3, [r7, #20]
   return(result);
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d1e5      	bne.n	80054c2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d106      	bne.n	800550c <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005500:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005502:	4619      	mov	r1, r3
 8005504:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005506:	f7fb ff0d 	bl	8001324 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800550a:	e002      	b.n	8005512 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800550c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800550e:	f7ff ff53 	bl	80053b8 <HAL_UART_RxCpltCallback>
}
 8005512:	bf00      	nop
 8005514:	3770      	adds	r7, #112	; 0x70
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}

0800551a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800551a:	b580      	push	{r7, lr}
 800551c:	b084      	sub	sp, #16
 800551e:	af00      	add	r7, sp, #0
 8005520:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005526:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800552c:	2b01      	cmp	r3, #1
 800552e:	d108      	bne.n	8005542 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005534:	085b      	lsrs	r3, r3, #1
 8005536:	b29b      	uxth	r3, r3
 8005538:	4619      	mov	r1, r3
 800553a:	68f8      	ldr	r0, [r7, #12]
 800553c:	f7fb fef2 	bl	8001324 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005540:	e002      	b.n	8005548 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005542:	68f8      	ldr	r0, [r7, #12]
 8005544:	f7ff ff42 	bl	80053cc <HAL_UART_RxHalfCpltCallback>
}
 8005548:	bf00      	nop
 800554a:	3710      	adds	r7, #16
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}

08005550 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b084      	sub	sp, #16
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005558:	2300      	movs	r3, #0
 800555a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005560:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	695b      	ldr	r3, [r3, #20]
 8005568:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800556c:	2b80      	cmp	r3, #128	; 0x80
 800556e:	bf0c      	ite	eq
 8005570:	2301      	moveq	r3, #1
 8005572:	2300      	movne	r3, #0
 8005574:	b2db      	uxtb	r3, r3
 8005576:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800557e:	b2db      	uxtb	r3, r3
 8005580:	2b21      	cmp	r3, #33	; 0x21
 8005582:	d108      	bne.n	8005596 <UART_DMAError+0x46>
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d005      	beq.n	8005596 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	2200      	movs	r2, #0
 800558e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005590:	68b8      	ldr	r0, [r7, #8]
 8005592:	f000 f8c5 	bl	8005720 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	695b      	ldr	r3, [r3, #20]
 800559c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055a0:	2b40      	cmp	r3, #64	; 0x40
 80055a2:	bf0c      	ite	eq
 80055a4:	2301      	moveq	r3, #1
 80055a6:	2300      	movne	r3, #0
 80055a8:	b2db      	uxtb	r3, r3
 80055aa:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	2b22      	cmp	r3, #34	; 0x22
 80055b6:	d108      	bne.n	80055ca <UART_DMAError+0x7a>
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d005      	beq.n	80055ca <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	2200      	movs	r2, #0
 80055c2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80055c4:	68b8      	ldr	r0, [r7, #8]
 80055c6:	f000 f8d3 	bl	8005770 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ce:	f043 0210 	orr.w	r2, r3, #16
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80055d6:	68b8      	ldr	r0, [r7, #8]
 80055d8:	f7ff ff02 	bl	80053e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055dc:	bf00      	nop
 80055de:	3710      	adds	r7, #16
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b098      	sub	sp, #96	; 0x60
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	60f8      	str	r0, [r7, #12]
 80055ec:	60b9      	str	r1, [r7, #8]
 80055ee:	4613      	mov	r3, r2
 80055f0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80055f2:	68ba      	ldr	r2, [r7, #8]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	88fa      	ldrh	r2, [r7, #6]
 80055fc:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2200      	movs	r2, #0
 8005602:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2222      	movs	r2, #34	; 0x22
 8005608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005610:	4a40      	ldr	r2, [pc, #256]	; (8005714 <UART_Start_Receive_DMA+0x130>)
 8005612:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005618:	4a3f      	ldr	r2, [pc, #252]	; (8005718 <UART_Start_Receive_DMA+0x134>)
 800561a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005620:	4a3e      	ldr	r2, [pc, #248]	; (800571c <UART_Start_Receive_DMA+0x138>)
 8005622:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005628:	2200      	movs	r2, #0
 800562a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800562c:	f107 0308 	add.w	r3, r7, #8
 8005630:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	3304      	adds	r3, #4
 800563c:	4619      	mov	r1, r3
 800563e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	88fb      	ldrh	r3, [r7, #6]
 8005644:	f7fd fa9a 	bl	8002b7c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005648:	2300      	movs	r3, #0
 800564a:	613b      	str	r3, [r7, #16]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	613b      	str	r3, [r7, #16]
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	613b      	str	r3, [r7, #16]
 800565c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2200      	movs	r2, #0
 8005662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	691b      	ldr	r3, [r3, #16]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d019      	beq.n	80056a2 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	330c      	adds	r3, #12
 8005674:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005676:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005678:	e853 3f00 	ldrex	r3, [r3]
 800567c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800567e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005680:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005684:	65bb      	str	r3, [r7, #88]	; 0x58
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	330c      	adds	r3, #12
 800568c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800568e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005690:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005692:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005694:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005696:	e841 2300 	strex	r3, r2, [r1]
 800569a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800569c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d1e5      	bne.n	800566e <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	3314      	adds	r3, #20
 80056a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ac:	e853 3f00 	ldrex	r3, [r3]
 80056b0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80056b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056b4:	f043 0301 	orr.w	r3, r3, #1
 80056b8:	657b      	str	r3, [r7, #84]	; 0x54
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	3314      	adds	r3, #20
 80056c0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80056c2:	63ba      	str	r2, [r7, #56]	; 0x38
 80056c4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80056c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80056ca:	e841 2300 	strex	r3, r2, [r1]
 80056ce:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80056d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d1e5      	bne.n	80056a2 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	3314      	adds	r3, #20
 80056dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056de:	69bb      	ldr	r3, [r7, #24]
 80056e0:	e853 3f00 	ldrex	r3, [r3]
 80056e4:	617b      	str	r3, [r7, #20]
   return(result);
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056ec:	653b      	str	r3, [r7, #80]	; 0x50
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	3314      	adds	r3, #20
 80056f4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80056f6:	627a      	str	r2, [r7, #36]	; 0x24
 80056f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fa:	6a39      	ldr	r1, [r7, #32]
 80056fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056fe:	e841 2300 	strex	r3, r2, [r1]
 8005702:	61fb      	str	r3, [r7, #28]
   return(result);
 8005704:	69fb      	ldr	r3, [r7, #28]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1e5      	bne.n	80056d6 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	3760      	adds	r7, #96	; 0x60
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	080053f5 	.word	0x080053f5
 8005718:	0800551b 	.word	0x0800551b
 800571c:	08005551 	.word	0x08005551

08005720 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005720:	b480      	push	{r7}
 8005722:	b089      	sub	sp, #36	; 0x24
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	330c      	adds	r3, #12
 800572e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	e853 3f00 	ldrex	r3, [r3]
 8005736:	60bb      	str	r3, [r7, #8]
   return(result);
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800573e:	61fb      	str	r3, [r7, #28]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	330c      	adds	r3, #12
 8005746:	69fa      	ldr	r2, [r7, #28]
 8005748:	61ba      	str	r2, [r7, #24]
 800574a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800574c:	6979      	ldr	r1, [r7, #20]
 800574e:	69ba      	ldr	r2, [r7, #24]
 8005750:	e841 2300 	strex	r3, r2, [r1]
 8005754:	613b      	str	r3, [r7, #16]
   return(result);
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d1e5      	bne.n	8005728 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2220      	movs	r2, #32
 8005760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005764:	bf00      	nop
 8005766:	3724      	adds	r7, #36	; 0x24
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr

08005770 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005770:	b480      	push	{r7}
 8005772:	b095      	sub	sp, #84	; 0x54
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	330c      	adds	r3, #12
 800577e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005780:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005782:	e853 3f00 	ldrex	r3, [r3]
 8005786:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800578a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800578e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	330c      	adds	r3, #12
 8005796:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005798:	643a      	str	r2, [r7, #64]	; 0x40
 800579a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800579c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800579e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80057a0:	e841 2300 	strex	r3, r2, [r1]
 80057a4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80057a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d1e5      	bne.n	8005778 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	3314      	adds	r3, #20
 80057b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b4:	6a3b      	ldr	r3, [r7, #32]
 80057b6:	e853 3f00 	ldrex	r3, [r3]
 80057ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80057bc:	69fb      	ldr	r3, [r7, #28]
 80057be:	f023 0301 	bic.w	r3, r3, #1
 80057c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	3314      	adds	r3, #20
 80057ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80057cc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80057ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80057d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057d4:	e841 2300 	strex	r3, r2, [r1]
 80057d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80057da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d1e5      	bne.n	80057ac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d119      	bne.n	800581c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	330c      	adds	r3, #12
 80057ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	e853 3f00 	ldrex	r3, [r3]
 80057f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	f023 0310 	bic.w	r3, r3, #16
 80057fe:	647b      	str	r3, [r7, #68]	; 0x44
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	330c      	adds	r3, #12
 8005806:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005808:	61ba      	str	r2, [r7, #24]
 800580a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580c:	6979      	ldr	r1, [r7, #20]
 800580e:	69ba      	ldr	r2, [r7, #24]
 8005810:	e841 2300 	strex	r3, r2, [r1]
 8005814:	613b      	str	r3, [r7, #16]
   return(result);
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d1e5      	bne.n	80057e8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2220      	movs	r2, #32
 8005820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2200      	movs	r2, #0
 8005828:	631a      	str	r2, [r3, #48]	; 0x30
}
 800582a:	bf00      	nop
 800582c:	3754      	adds	r7, #84	; 0x54
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr
	...

08005838 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005838:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800583c:	b0c0      	sub	sp, #256	; 0x100
 800583e:	af00      	add	r7, sp, #0
 8005840:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	691b      	ldr	r3, [r3, #16]
 800584c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005854:	68d9      	ldr	r1, [r3, #12]
 8005856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	ea40 0301 	orr.w	r3, r0, r1
 8005860:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005866:	689a      	ldr	r2, [r3, #8]
 8005868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	431a      	orrs	r2, r3
 8005870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005874:	695b      	ldr	r3, [r3, #20]
 8005876:	431a      	orrs	r2, r3
 8005878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800587c:	69db      	ldr	r3, [r3, #28]
 800587e:	4313      	orrs	r3, r2
 8005880:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005890:	f021 010c 	bic.w	r1, r1, #12
 8005894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800589e:	430b      	orrs	r3, r1
 80058a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80058a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	695b      	ldr	r3, [r3, #20]
 80058aa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80058ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058b2:	6999      	ldr	r1, [r3, #24]
 80058b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	ea40 0301 	orr.w	r3, r0, r1
 80058be:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80058c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	4b8f      	ldr	r3, [pc, #572]	; (8005b04 <UART_SetConfig+0x2cc>)
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d005      	beq.n	80058d8 <UART_SetConfig+0xa0>
 80058cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	4b8d      	ldr	r3, [pc, #564]	; (8005b08 <UART_SetConfig+0x2d0>)
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d104      	bne.n	80058e2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80058d8:	f7fe fa7e 	bl	8003dd8 <HAL_RCC_GetPCLK2Freq>
 80058dc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80058e0:	e003      	b.n	80058ea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80058e2:	f7fe fa65 	bl	8003db0 <HAL_RCC_GetPCLK1Freq>
 80058e6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058ee:	69db      	ldr	r3, [r3, #28]
 80058f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058f4:	f040 810c 	bne.w	8005b10 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80058f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80058fc:	2200      	movs	r2, #0
 80058fe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005902:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005906:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800590a:	4622      	mov	r2, r4
 800590c:	462b      	mov	r3, r5
 800590e:	1891      	adds	r1, r2, r2
 8005910:	65b9      	str	r1, [r7, #88]	; 0x58
 8005912:	415b      	adcs	r3, r3
 8005914:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005916:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800591a:	4621      	mov	r1, r4
 800591c:	eb12 0801 	adds.w	r8, r2, r1
 8005920:	4629      	mov	r1, r5
 8005922:	eb43 0901 	adc.w	r9, r3, r1
 8005926:	f04f 0200 	mov.w	r2, #0
 800592a:	f04f 0300 	mov.w	r3, #0
 800592e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005932:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005936:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800593a:	4690      	mov	r8, r2
 800593c:	4699      	mov	r9, r3
 800593e:	4623      	mov	r3, r4
 8005940:	eb18 0303 	adds.w	r3, r8, r3
 8005944:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005948:	462b      	mov	r3, r5
 800594a:	eb49 0303 	adc.w	r3, r9, r3
 800594e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800595e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005962:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005966:	460b      	mov	r3, r1
 8005968:	18db      	adds	r3, r3, r3
 800596a:	653b      	str	r3, [r7, #80]	; 0x50
 800596c:	4613      	mov	r3, r2
 800596e:	eb42 0303 	adc.w	r3, r2, r3
 8005972:	657b      	str	r3, [r7, #84]	; 0x54
 8005974:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005978:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800597c:	f7fb fa92 	bl	8000ea4 <__aeabi_uldivmod>
 8005980:	4602      	mov	r2, r0
 8005982:	460b      	mov	r3, r1
 8005984:	4b61      	ldr	r3, [pc, #388]	; (8005b0c <UART_SetConfig+0x2d4>)
 8005986:	fba3 2302 	umull	r2, r3, r3, r2
 800598a:	095b      	lsrs	r3, r3, #5
 800598c:	011c      	lsls	r4, r3, #4
 800598e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005992:	2200      	movs	r2, #0
 8005994:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005998:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800599c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80059a0:	4642      	mov	r2, r8
 80059a2:	464b      	mov	r3, r9
 80059a4:	1891      	adds	r1, r2, r2
 80059a6:	64b9      	str	r1, [r7, #72]	; 0x48
 80059a8:	415b      	adcs	r3, r3
 80059aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80059b0:	4641      	mov	r1, r8
 80059b2:	eb12 0a01 	adds.w	sl, r2, r1
 80059b6:	4649      	mov	r1, r9
 80059b8:	eb43 0b01 	adc.w	fp, r3, r1
 80059bc:	f04f 0200 	mov.w	r2, #0
 80059c0:	f04f 0300 	mov.w	r3, #0
 80059c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80059c8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80059cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80059d0:	4692      	mov	sl, r2
 80059d2:	469b      	mov	fp, r3
 80059d4:	4643      	mov	r3, r8
 80059d6:	eb1a 0303 	adds.w	r3, sl, r3
 80059da:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80059de:	464b      	mov	r3, r9
 80059e0:	eb4b 0303 	adc.w	r3, fp, r3
 80059e4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80059e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80059f4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80059f8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80059fc:	460b      	mov	r3, r1
 80059fe:	18db      	adds	r3, r3, r3
 8005a00:	643b      	str	r3, [r7, #64]	; 0x40
 8005a02:	4613      	mov	r3, r2
 8005a04:	eb42 0303 	adc.w	r3, r2, r3
 8005a08:	647b      	str	r3, [r7, #68]	; 0x44
 8005a0a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005a0e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005a12:	f7fb fa47 	bl	8000ea4 <__aeabi_uldivmod>
 8005a16:	4602      	mov	r2, r0
 8005a18:	460b      	mov	r3, r1
 8005a1a:	4611      	mov	r1, r2
 8005a1c:	4b3b      	ldr	r3, [pc, #236]	; (8005b0c <UART_SetConfig+0x2d4>)
 8005a1e:	fba3 2301 	umull	r2, r3, r3, r1
 8005a22:	095b      	lsrs	r3, r3, #5
 8005a24:	2264      	movs	r2, #100	; 0x64
 8005a26:	fb02 f303 	mul.w	r3, r2, r3
 8005a2a:	1acb      	subs	r3, r1, r3
 8005a2c:	00db      	lsls	r3, r3, #3
 8005a2e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005a32:	4b36      	ldr	r3, [pc, #216]	; (8005b0c <UART_SetConfig+0x2d4>)
 8005a34:	fba3 2302 	umull	r2, r3, r3, r2
 8005a38:	095b      	lsrs	r3, r3, #5
 8005a3a:	005b      	lsls	r3, r3, #1
 8005a3c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005a40:	441c      	add	r4, r3
 8005a42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a46:	2200      	movs	r2, #0
 8005a48:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005a4c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005a50:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005a54:	4642      	mov	r2, r8
 8005a56:	464b      	mov	r3, r9
 8005a58:	1891      	adds	r1, r2, r2
 8005a5a:	63b9      	str	r1, [r7, #56]	; 0x38
 8005a5c:	415b      	adcs	r3, r3
 8005a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a60:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005a64:	4641      	mov	r1, r8
 8005a66:	1851      	adds	r1, r2, r1
 8005a68:	6339      	str	r1, [r7, #48]	; 0x30
 8005a6a:	4649      	mov	r1, r9
 8005a6c:	414b      	adcs	r3, r1
 8005a6e:	637b      	str	r3, [r7, #52]	; 0x34
 8005a70:	f04f 0200 	mov.w	r2, #0
 8005a74:	f04f 0300 	mov.w	r3, #0
 8005a78:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005a7c:	4659      	mov	r1, fp
 8005a7e:	00cb      	lsls	r3, r1, #3
 8005a80:	4651      	mov	r1, sl
 8005a82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a86:	4651      	mov	r1, sl
 8005a88:	00ca      	lsls	r2, r1, #3
 8005a8a:	4610      	mov	r0, r2
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	4603      	mov	r3, r0
 8005a90:	4642      	mov	r2, r8
 8005a92:	189b      	adds	r3, r3, r2
 8005a94:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005a98:	464b      	mov	r3, r9
 8005a9a:	460a      	mov	r2, r1
 8005a9c:	eb42 0303 	adc.w	r3, r2, r3
 8005aa0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005ab0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005ab4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005ab8:	460b      	mov	r3, r1
 8005aba:	18db      	adds	r3, r3, r3
 8005abc:	62bb      	str	r3, [r7, #40]	; 0x28
 8005abe:	4613      	mov	r3, r2
 8005ac0:	eb42 0303 	adc.w	r3, r2, r3
 8005ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ac6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005aca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005ace:	f7fb f9e9 	bl	8000ea4 <__aeabi_uldivmod>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	460b      	mov	r3, r1
 8005ad6:	4b0d      	ldr	r3, [pc, #52]	; (8005b0c <UART_SetConfig+0x2d4>)
 8005ad8:	fba3 1302 	umull	r1, r3, r3, r2
 8005adc:	095b      	lsrs	r3, r3, #5
 8005ade:	2164      	movs	r1, #100	; 0x64
 8005ae0:	fb01 f303 	mul.w	r3, r1, r3
 8005ae4:	1ad3      	subs	r3, r2, r3
 8005ae6:	00db      	lsls	r3, r3, #3
 8005ae8:	3332      	adds	r3, #50	; 0x32
 8005aea:	4a08      	ldr	r2, [pc, #32]	; (8005b0c <UART_SetConfig+0x2d4>)
 8005aec:	fba2 2303 	umull	r2, r3, r2, r3
 8005af0:	095b      	lsrs	r3, r3, #5
 8005af2:	f003 0207 	and.w	r2, r3, #7
 8005af6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4422      	add	r2, r4
 8005afe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005b00:	e105      	b.n	8005d0e <UART_SetConfig+0x4d6>
 8005b02:	bf00      	nop
 8005b04:	40011000 	.word	0x40011000
 8005b08:	40011400 	.word	0x40011400
 8005b0c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b14:	2200      	movs	r2, #0
 8005b16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005b1a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005b1e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005b22:	4642      	mov	r2, r8
 8005b24:	464b      	mov	r3, r9
 8005b26:	1891      	adds	r1, r2, r2
 8005b28:	6239      	str	r1, [r7, #32]
 8005b2a:	415b      	adcs	r3, r3
 8005b2c:	627b      	str	r3, [r7, #36]	; 0x24
 8005b2e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005b32:	4641      	mov	r1, r8
 8005b34:	1854      	adds	r4, r2, r1
 8005b36:	4649      	mov	r1, r9
 8005b38:	eb43 0501 	adc.w	r5, r3, r1
 8005b3c:	f04f 0200 	mov.w	r2, #0
 8005b40:	f04f 0300 	mov.w	r3, #0
 8005b44:	00eb      	lsls	r3, r5, #3
 8005b46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b4a:	00e2      	lsls	r2, r4, #3
 8005b4c:	4614      	mov	r4, r2
 8005b4e:	461d      	mov	r5, r3
 8005b50:	4643      	mov	r3, r8
 8005b52:	18e3      	adds	r3, r4, r3
 8005b54:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005b58:	464b      	mov	r3, r9
 8005b5a:	eb45 0303 	adc.w	r3, r5, r3
 8005b5e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005b6e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005b72:	f04f 0200 	mov.w	r2, #0
 8005b76:	f04f 0300 	mov.w	r3, #0
 8005b7a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005b7e:	4629      	mov	r1, r5
 8005b80:	008b      	lsls	r3, r1, #2
 8005b82:	4621      	mov	r1, r4
 8005b84:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b88:	4621      	mov	r1, r4
 8005b8a:	008a      	lsls	r2, r1, #2
 8005b8c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005b90:	f7fb f988 	bl	8000ea4 <__aeabi_uldivmod>
 8005b94:	4602      	mov	r2, r0
 8005b96:	460b      	mov	r3, r1
 8005b98:	4b60      	ldr	r3, [pc, #384]	; (8005d1c <UART_SetConfig+0x4e4>)
 8005b9a:	fba3 2302 	umull	r2, r3, r3, r2
 8005b9e:	095b      	lsrs	r3, r3, #5
 8005ba0:	011c      	lsls	r4, r3, #4
 8005ba2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005bac:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005bb0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005bb4:	4642      	mov	r2, r8
 8005bb6:	464b      	mov	r3, r9
 8005bb8:	1891      	adds	r1, r2, r2
 8005bba:	61b9      	str	r1, [r7, #24]
 8005bbc:	415b      	adcs	r3, r3
 8005bbe:	61fb      	str	r3, [r7, #28]
 8005bc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005bc4:	4641      	mov	r1, r8
 8005bc6:	1851      	adds	r1, r2, r1
 8005bc8:	6139      	str	r1, [r7, #16]
 8005bca:	4649      	mov	r1, r9
 8005bcc:	414b      	adcs	r3, r1
 8005bce:	617b      	str	r3, [r7, #20]
 8005bd0:	f04f 0200 	mov.w	r2, #0
 8005bd4:	f04f 0300 	mov.w	r3, #0
 8005bd8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005bdc:	4659      	mov	r1, fp
 8005bde:	00cb      	lsls	r3, r1, #3
 8005be0:	4651      	mov	r1, sl
 8005be2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005be6:	4651      	mov	r1, sl
 8005be8:	00ca      	lsls	r2, r1, #3
 8005bea:	4610      	mov	r0, r2
 8005bec:	4619      	mov	r1, r3
 8005bee:	4603      	mov	r3, r0
 8005bf0:	4642      	mov	r2, r8
 8005bf2:	189b      	adds	r3, r3, r2
 8005bf4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005bf8:	464b      	mov	r3, r9
 8005bfa:	460a      	mov	r2, r1
 8005bfc:	eb42 0303 	adc.w	r3, r2, r3
 8005c00:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	67bb      	str	r3, [r7, #120]	; 0x78
 8005c0e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005c10:	f04f 0200 	mov.w	r2, #0
 8005c14:	f04f 0300 	mov.w	r3, #0
 8005c18:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005c1c:	4649      	mov	r1, r9
 8005c1e:	008b      	lsls	r3, r1, #2
 8005c20:	4641      	mov	r1, r8
 8005c22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c26:	4641      	mov	r1, r8
 8005c28:	008a      	lsls	r2, r1, #2
 8005c2a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005c2e:	f7fb f939 	bl	8000ea4 <__aeabi_uldivmod>
 8005c32:	4602      	mov	r2, r0
 8005c34:	460b      	mov	r3, r1
 8005c36:	4b39      	ldr	r3, [pc, #228]	; (8005d1c <UART_SetConfig+0x4e4>)
 8005c38:	fba3 1302 	umull	r1, r3, r3, r2
 8005c3c:	095b      	lsrs	r3, r3, #5
 8005c3e:	2164      	movs	r1, #100	; 0x64
 8005c40:	fb01 f303 	mul.w	r3, r1, r3
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	011b      	lsls	r3, r3, #4
 8005c48:	3332      	adds	r3, #50	; 0x32
 8005c4a:	4a34      	ldr	r2, [pc, #208]	; (8005d1c <UART_SetConfig+0x4e4>)
 8005c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c50:	095b      	lsrs	r3, r3, #5
 8005c52:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c56:	441c      	add	r4, r3
 8005c58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	673b      	str	r3, [r7, #112]	; 0x70
 8005c60:	677a      	str	r2, [r7, #116]	; 0x74
 8005c62:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005c66:	4642      	mov	r2, r8
 8005c68:	464b      	mov	r3, r9
 8005c6a:	1891      	adds	r1, r2, r2
 8005c6c:	60b9      	str	r1, [r7, #8]
 8005c6e:	415b      	adcs	r3, r3
 8005c70:	60fb      	str	r3, [r7, #12]
 8005c72:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c76:	4641      	mov	r1, r8
 8005c78:	1851      	adds	r1, r2, r1
 8005c7a:	6039      	str	r1, [r7, #0]
 8005c7c:	4649      	mov	r1, r9
 8005c7e:	414b      	adcs	r3, r1
 8005c80:	607b      	str	r3, [r7, #4]
 8005c82:	f04f 0200 	mov.w	r2, #0
 8005c86:	f04f 0300 	mov.w	r3, #0
 8005c8a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005c8e:	4659      	mov	r1, fp
 8005c90:	00cb      	lsls	r3, r1, #3
 8005c92:	4651      	mov	r1, sl
 8005c94:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c98:	4651      	mov	r1, sl
 8005c9a:	00ca      	lsls	r2, r1, #3
 8005c9c:	4610      	mov	r0, r2
 8005c9e:	4619      	mov	r1, r3
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	4642      	mov	r2, r8
 8005ca4:	189b      	adds	r3, r3, r2
 8005ca6:	66bb      	str	r3, [r7, #104]	; 0x68
 8005ca8:	464b      	mov	r3, r9
 8005caa:	460a      	mov	r2, r1
 8005cac:	eb42 0303 	adc.w	r3, r2, r3
 8005cb0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	663b      	str	r3, [r7, #96]	; 0x60
 8005cbc:	667a      	str	r2, [r7, #100]	; 0x64
 8005cbe:	f04f 0200 	mov.w	r2, #0
 8005cc2:	f04f 0300 	mov.w	r3, #0
 8005cc6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005cca:	4649      	mov	r1, r9
 8005ccc:	008b      	lsls	r3, r1, #2
 8005cce:	4641      	mov	r1, r8
 8005cd0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005cd4:	4641      	mov	r1, r8
 8005cd6:	008a      	lsls	r2, r1, #2
 8005cd8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005cdc:	f7fb f8e2 	bl	8000ea4 <__aeabi_uldivmod>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	460b      	mov	r3, r1
 8005ce4:	4b0d      	ldr	r3, [pc, #52]	; (8005d1c <UART_SetConfig+0x4e4>)
 8005ce6:	fba3 1302 	umull	r1, r3, r3, r2
 8005cea:	095b      	lsrs	r3, r3, #5
 8005cec:	2164      	movs	r1, #100	; 0x64
 8005cee:	fb01 f303 	mul.w	r3, r1, r3
 8005cf2:	1ad3      	subs	r3, r2, r3
 8005cf4:	011b      	lsls	r3, r3, #4
 8005cf6:	3332      	adds	r3, #50	; 0x32
 8005cf8:	4a08      	ldr	r2, [pc, #32]	; (8005d1c <UART_SetConfig+0x4e4>)
 8005cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8005cfe:	095b      	lsrs	r3, r3, #5
 8005d00:	f003 020f 	and.w	r2, r3, #15
 8005d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4422      	add	r2, r4
 8005d0c:	609a      	str	r2, [r3, #8]
}
 8005d0e:	bf00      	nop
 8005d10:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005d14:	46bd      	mov	sp, r7
 8005d16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d1a:	bf00      	nop
 8005d1c:	51eb851f 	.word	0x51eb851f

08005d20 <MOTOR_driver_setupPWM>:
 *      Author: minht
 */

#include "MOTOR_DRIVER.h"
void MOTOR_driver_setupPWM(MOTOR_DRIVER_t* motor, TIM_HandleTypeDef* htimPWM, uint32_t CH1, uint32_t CH2)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b084      	sub	sp, #16
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	60f8      	str	r0, [r7, #12]
 8005d28:	60b9      	str	r1, [r7, #8]
 8005d2a:	607a      	str	r2, [r7, #4]
 8005d2c:	603b      	str	r3, [r7, #0]
    motor->htimPWM = htimPWM;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	68ba      	ldr	r2, [r7, #8]
 8005d32:	605a      	str	r2, [r3, #4]
    motor->PWM_CH1 = CH1;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	611a      	str	r2, [r3, #16]
    motor->PWM_CH2 = CH2;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	683a      	ldr	r2, [r7, #0]
 8005d3e:	615a      	str	r2, [r3, #20]
    HAL_TIM_PWM_Start(motor->htimPWM, motor->PWM_CH1);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	685a      	ldr	r2, [r3, #4]
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	691b      	ldr	r3, [r3, #16]
 8005d48:	4619      	mov	r1, r3
 8005d4a:	4610      	mov	r0, r2
 8005d4c:	f7fe f9da 	bl	8004104 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(motor->htimPWM, motor->PWM_CH2);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	685a      	ldr	r2, [r3, #4]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	695b      	ldr	r3, [r3, #20]
 8005d58:	4619      	mov	r1, r3
 8005d5a:	4610      	mov	r0, r2
 8005d5c:	f7fe f9d2 	bl	8004104 <HAL_TIM_PWM_Start>
}
 8005d60:	bf00      	nop
 8005d62:	3710      	adds	r7, #16
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <MOTOR_driver_setupENCODER>:
void MOTOR_driver_setupENCODER(MOTOR_DRIVER_t* motor, TIM_HandleTypeDef *htimENC, uint32_t CH1, uint32_t CH2)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b084      	sub	sp, #16
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	60f8      	str	r0, [r7, #12]
 8005d70:	60b9      	str	r1, [r7, #8]
 8005d72:	607a      	str	r2, [r7, #4]
 8005d74:	603b      	str	r3, [r7, #0]
    motor->htimENC = htimENC;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	68ba      	ldr	r2, [r7, #8]
 8005d7a:	601a      	str	r2, [r3, #0]
    motor->ENC_CH1 = CH1;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	687a      	ldr	r2, [r7, #4]
 8005d80:	619a      	str	r2, [r3, #24]
    motor->ENC_CH2 = CH2;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	683a      	ldr	r2, [r7, #0]
 8005d86:	61da      	str	r2, [r3, #28]
    HAL_TIM_Base_Start(motor->htimENC);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f7fe f887 	bl	8003ea0 <HAL_TIM_Base_Start>
    HAL_TIM_Encoder_Start(motor->htimENC, motor->ENC_CH1 | motor->ENC_CH1);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	699b      	ldr	r3, [r3, #24]
 8005d9a:	4619      	mov	r1, r3
 8005d9c:	4610      	mov	r0, r2
 8005d9e:	f7fe fb1f 	bl	80043e0 <HAL_TIM_Encoder_Start>
}
 8005da2:	bf00      	nop
 8005da4:	3710      	adds	r7, #16
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}

08005daa <MOTOR_driver_rotary>:
void MOTOR_driver_rotary(MOTOR_DRIVER_t* motor, float duty)
{
 8005daa:	b480      	push	{r7}
 8005dac:	b083      	sub	sp, #12
 8005dae:	af00      	add	r7, sp, #0
 8005db0:	6078      	str	r0, [r7, #4]
 8005db2:	ed87 0a00 	vstr	s0, [r7]
    if (duty >= 0)
 8005db6:	edd7 7a00 	vldr	s15, [r7]
 8005dba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dc2:	db61      	blt.n	8005e88 <MOTOR_driver_rotary+0xde>
    {
        __HAL_TIM_SetCompare(motor->htimPWM, motor->PWM_CH1, (uint16_t)duty);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	691b      	ldr	r3, [r3, #16]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d10b      	bne.n	8005de4 <MOTOR_driver_rotary+0x3a>
 8005dcc:	edd7 7a00 	vldr	s15, [r7]
 8005dd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005dd4:	ee17 3a90 	vmov	r3, s15
 8005dd8:	b29a      	uxth	r2, r3
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	635a      	str	r2, [r3, #52]	; 0x34
 8005de2:	e02d      	b.n	8005e40 <MOTOR_driver_rotary+0x96>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	691b      	ldr	r3, [r3, #16]
 8005de8:	2b04      	cmp	r3, #4
 8005dea:	d10c      	bne.n	8005e06 <MOTOR_driver_rotary+0x5c>
 8005dec:	edd7 7a00 	vldr	s15, [r7]
 8005df0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005df4:	ee17 3a90 	vmov	r3, s15
 8005df8:	b299      	uxth	r1, r3
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	460b      	mov	r3, r1
 8005e02:	6393      	str	r3, [r2, #56]	; 0x38
 8005e04:	e01c      	b.n	8005e40 <MOTOR_driver_rotary+0x96>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	691b      	ldr	r3, [r3, #16]
 8005e0a:	2b08      	cmp	r3, #8
 8005e0c:	d10c      	bne.n	8005e28 <MOTOR_driver_rotary+0x7e>
 8005e0e:	edd7 7a00 	vldr	s15, [r7]
 8005e12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e16:	ee17 3a90 	vmov	r3, s15
 8005e1a:	b299      	uxth	r1, r3
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	460b      	mov	r3, r1
 8005e24:	63d3      	str	r3, [r2, #60]	; 0x3c
 8005e26:	e00b      	b.n	8005e40 <MOTOR_driver_rotary+0x96>
 8005e28:	edd7 7a00 	vldr	s15, [r7]
 8005e2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e30:	ee17 3a90 	vmov	r3, s15
 8005e34:	b299      	uxth	r1, r3
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	460b      	mov	r3, r1
 8005e3e:	6413      	str	r3, [r2, #64]	; 0x40
        __HAL_TIM_SetCompare(motor->htimPWM, motor->PWM_CH2, (uint16_t)0);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	695b      	ldr	r3, [r3, #20]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d105      	bne.n	8005e54 <MOTOR_driver_rotary+0xaa>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	635a      	str	r2, [r3, #52]	; 0x34
    else
    {
        __HAL_TIM_SetCompare(motor->htimPWM, motor->PWM_CH1, (uint16_t)0);
        __HAL_TIM_SetCompare(motor->htimPWM, motor->PWM_CH2, (uint16_t)-duty);
    }
}
 8005e52:	e083      	b.n	8005f5c <MOTOR_driver_rotary+0x1b2>
        __HAL_TIM_SetCompare(motor->htimPWM, motor->PWM_CH2, (uint16_t)0);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	695b      	ldr	r3, [r3, #20]
 8005e58:	2b04      	cmp	r3, #4
 8005e5a:	d105      	bne.n	8005e68 <MOTOR_driver_rotary+0xbe>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	2300      	movs	r3, #0
 8005e64:	6393      	str	r3, [r2, #56]	; 0x38
 8005e66:	e079      	b.n	8005f5c <MOTOR_driver_rotary+0x1b2>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	695b      	ldr	r3, [r3, #20]
 8005e6c:	2b08      	cmp	r3, #8
 8005e6e:	d105      	bne.n	8005e7c <MOTOR_driver_rotary+0xd2>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	2300      	movs	r3, #0
 8005e78:	63d3      	str	r3, [r2, #60]	; 0x3c
 8005e7a:	e06f      	b.n	8005f5c <MOTOR_driver_rotary+0x1b2>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	2300      	movs	r3, #0
 8005e84:	6413      	str	r3, [r2, #64]	; 0x40
}
 8005e86:	e069      	b.n	8005f5c <MOTOR_driver_rotary+0x1b2>
        __HAL_TIM_SetCompare(motor->htimPWM, motor->PWM_CH1, (uint16_t)0);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	691b      	ldr	r3, [r3, #16]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d105      	bne.n	8005e9c <MOTOR_driver_rotary+0xf2>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	2200      	movs	r2, #0
 8005e98:	635a      	str	r2, [r3, #52]	; 0x34
 8005e9a:	e018      	b.n	8005ece <MOTOR_driver_rotary+0x124>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	691b      	ldr	r3, [r3, #16]
 8005ea0:	2b04      	cmp	r3, #4
 8005ea2:	d105      	bne.n	8005eb0 <MOTOR_driver_rotary+0x106>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	2300      	movs	r3, #0
 8005eac:	6393      	str	r3, [r2, #56]	; 0x38
 8005eae:	e00e      	b.n	8005ece <MOTOR_driver_rotary+0x124>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	691b      	ldr	r3, [r3, #16]
 8005eb4:	2b08      	cmp	r3, #8
 8005eb6:	d105      	bne.n	8005ec4 <MOTOR_driver_rotary+0x11a>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	63d3      	str	r3, [r2, #60]	; 0x3c
 8005ec2:	e004      	b.n	8005ece <MOTOR_driver_rotary+0x124>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	2300      	movs	r3, #0
 8005ecc:	6413      	str	r3, [r2, #64]	; 0x40
        __HAL_TIM_SetCompare(motor->htimPWM, motor->PWM_CH2, (uint16_t)-duty);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	695b      	ldr	r3, [r3, #20]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d10d      	bne.n	8005ef2 <MOTOR_driver_rotary+0x148>
 8005ed6:	edd7 7a00 	vldr	s15, [r7]
 8005eda:	eef1 7a67 	vneg.f32	s15, s15
 8005ede:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ee2:	ee17 3a90 	vmov	r3, s15
 8005ee6:	b29a      	uxth	r2, r3
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	635a      	str	r2, [r3, #52]	; 0x34
}
 8005ef0:	e034      	b.n	8005f5c <MOTOR_driver_rotary+0x1b2>
        __HAL_TIM_SetCompare(motor->htimPWM, motor->PWM_CH2, (uint16_t)-duty);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	695b      	ldr	r3, [r3, #20]
 8005ef6:	2b04      	cmp	r3, #4
 8005ef8:	d10e      	bne.n	8005f18 <MOTOR_driver_rotary+0x16e>
 8005efa:	edd7 7a00 	vldr	s15, [r7]
 8005efe:	eef1 7a67 	vneg.f32	s15, s15
 8005f02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f06:	ee17 3a90 	vmov	r3, s15
 8005f0a:	b299      	uxth	r1, r3
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	460b      	mov	r3, r1
 8005f14:	6393      	str	r3, [r2, #56]	; 0x38
}
 8005f16:	e021      	b.n	8005f5c <MOTOR_driver_rotary+0x1b2>
        __HAL_TIM_SetCompare(motor->htimPWM, motor->PWM_CH2, (uint16_t)-duty);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	695b      	ldr	r3, [r3, #20]
 8005f1c:	2b08      	cmp	r3, #8
 8005f1e:	d10e      	bne.n	8005f3e <MOTOR_driver_rotary+0x194>
 8005f20:	edd7 7a00 	vldr	s15, [r7]
 8005f24:	eef1 7a67 	vneg.f32	s15, s15
 8005f28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f2c:	ee17 3a90 	vmov	r3, s15
 8005f30:	b299      	uxth	r1, r3
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	460b      	mov	r3, r1
 8005f3a:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8005f3c:	e00e      	b.n	8005f5c <MOTOR_driver_rotary+0x1b2>
        __HAL_TIM_SetCompare(motor->htimPWM, motor->PWM_CH2, (uint16_t)-duty);
 8005f3e:	edd7 7a00 	vldr	s15, [r7]
 8005f42:	eef1 7a67 	vneg.f32	s15, s15
 8005f46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f4a:	ee17 3a90 	vmov	r3, s15
 8005f4e:	b299      	uxth	r1, r3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	460b      	mov	r3, r1
 8005f58:	6413      	str	r3, [r2, #64]	; 0x40
}
 8005f5a:	e7ff      	b.n	8005f5c <MOTOR_driver_rotary+0x1b2>
 8005f5c:	bf00      	nop
 8005f5e:	370c      	adds	r7, #12
 8005f60:	46bd      	mov	sp, r7
 8005f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f66:	4770      	bx	lr

08005f68 <MOTOR_driver_readPosAndSpeed>:
void MOTOR_driver_readPosAndSpeed(MOTOR_DRIVER_t* motor, float* pos, float* speed, float Ts)
{
 8005f68:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005f6c:	b084      	sub	sp, #16
 8005f6e:	af00      	add	r7, sp, #0
 8005f70:	60f8      	str	r0, [r7, #12]
 8005f72:	60b9      	str	r1, [r7, #8]
 8005f74:	607a      	str	r2, [r7, #4]
 8005f76:	ed87 0a00 	vstr	s0, [r7]
    motor->EncCount += (int16_t)motor->htimENC->Instance->CNT; // Đọc xung encoder
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f82:	b219      	sxth	r1, r3
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005f8a:	b209      	sxth	r1, r1
 8005f8c:	17c8      	asrs	r0, r1, #31
 8005f8e:	460c      	mov	r4, r1
 8005f90:	4605      	mov	r5, r0
 8005f92:	eb12 0804 	adds.w	r8, r2, r4
 8005f96:	eb43 0905 	adc.w	r9, r3, r5
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	e9c3 8902 	strd	r8, r9, [r3, #8]
    __HAL_TIM_SET_COUNTER(motor->htimENC, 0); // Reset xung encoder
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	625a      	str	r2, [r3, #36]	; 0x24

    *pos = motor->pos = (float)motor->EncCount / motor->ratio; // Tính góc hiện tại của trục động cơ 
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005fb0:	4610      	mov	r0, r2
 8005fb2:	4619      	mov	r1, r3
 8005fb4:	f7fa ff38 	bl	8000e28 <__aeabi_l2f>
 8005fb8:	ee06 0a90 	vmov	s13, r0
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8005fc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	601a      	str	r2, [r3, #0]
    *speed = motor->speed = (motor->pos - motor->prePos) * 1000 / Ts; // tính vận tốc xoay góc
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8005fe0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005fe4:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8006014 <MOTOR_driver_readPosAndSpeed+0xac>
 8005fe8:	ee67 6a87 	vmul.f32	s13, s15, s14
 8005fec:	ed97 7a00 	vldr	s14, [r7]
 8005ff0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	edc3 7a08 	vstr	s15, [r3, #32]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6a1a      	ldr	r2, [r3, #32]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	601a      	str	r2, [r3, #0]
    motor->prePos = motor->pos;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800600a:	bf00      	nop
 800600c:	3710      	adds	r7, #16
 800600e:	46bd      	mov	sp, r7
 8006010:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006014:	447a0000 	.word	0x447a0000

08006018 <MOTOR_setPIDVelocity>:
 *  Created on: Nov 20, 2023
 *      Author: minht
 */
#include "MOTOR_PID_CONTROL.h"
void MOTOR_setPIDVelocity(MOTOR_t* motor, float Kp, float Ki, float Kd, float Ts)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b086      	sub	sp, #24
 800601c:	af00      	add	r7, sp, #0
 800601e:	6178      	str	r0, [r7, #20]
 8006020:	ed87 0a04 	vstr	s0, [r7, #16]
 8006024:	edc7 0a03 	vstr	s1, [r7, #12]
 8006028:	ed87 1a02 	vstr	s2, [r7, #8]
 800602c:	edc7 1a01 	vstr	s3, [r7, #4]
    PID_init(&motor->PIDVelocity, Kp, Ki, Kd, Ts);
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	edd7 1a01 	vldr	s3, [r7, #4]
 8006036:	ed97 1a02 	vldr	s2, [r7, #8]
 800603a:	edd7 0a03 	vldr	s1, [r7, #12]
 800603e:	ed97 0a04 	vldr	s0, [r7, #16]
 8006042:	4618      	mov	r0, r3
 8006044:	f000 f955 	bl	80062f2 <PID_init>
}
 8006048:	bf00      	nop
 800604a:	3718      	adds	r7, #24
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}

08006050 <MOTOR_setPIDPosition>:
void MOTOR_setPIDPosition(MOTOR_t* motor, float Kp, float Ki, float Kd, float Ts)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b086      	sub	sp, #24
 8006054:	af00      	add	r7, sp, #0
 8006056:	6178      	str	r0, [r7, #20]
 8006058:	ed87 0a04 	vstr	s0, [r7, #16]
 800605c:	edc7 0a03 	vstr	s1, [r7, #12]
 8006060:	ed87 1a02 	vstr	s2, [r7, #8]
 8006064:	edc7 1a01 	vstr	s3, [r7, #4]
    PID_init(&motor->PIDPosition, Kp, Ki, Kd, Ts);
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	3348      	adds	r3, #72	; 0x48
 800606c:	edd7 1a01 	vldr	s3, [r7, #4]
 8006070:	ed97 1a02 	vldr	s2, [r7, #8]
 8006074:	edd7 0a03 	vldr	s1, [r7, #12]
 8006078:	ed97 0a04 	vldr	s0, [r7, #16]
 800607c:	4618      	mov	r0, r3
 800607e:	f000 f938 	bl	80062f2 <PID_init>
}
 8006082:	bf00      	nop
 8006084:	3718      	adds	r7, #24
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}
	...

0800608c <MOTOR_setOutputRange>:
void MOTOR_setOutputRange(MOTOR_t* motor, float OutMin, float OutMax)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	60f8      	str	r0, [r7, #12]
 8006094:	ed87 0a02 	vstr	s0, [r7, #8]
 8006098:	edc7 0a01 	vstr	s1, [r7, #4]
    PID_setOutputRange(&motor->PIDPosition, -500, 500);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	3348      	adds	r3, #72	; 0x48
 80060a0:	eddf 0a09 	vldr	s1, [pc, #36]	; 80060c8 <MOTOR_setOutputRange+0x3c>
 80060a4:	ed9f 0a09 	vldr	s0, [pc, #36]	; 80060cc <MOTOR_setOutputRange+0x40>
 80060a8:	4618      	mov	r0, r3
 80060aa:	f000 f95f 	bl	800636c <PID_setOutputRange>
    PID_setOutputRange(&motor->PIDVelocity, OutMin, OutMax);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	edd7 0a01 	vldr	s1, [r7, #4]
 80060b4:	ed97 0a02 	vldr	s0, [r7, #8]
 80060b8:	4618      	mov	r0, r3
 80060ba:	f000 f957 	bl	800636c <PID_setOutputRange>
}
 80060be:	bf00      	nop
 80060c0:	3710      	adds	r7, #16
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}
 80060c6:	bf00      	nop
 80060c8:	43fa0000 	.word	0x43fa0000
 80060cc:	c3fa0000 	.word	0xc3fa0000

080060d0 <MOTOR_setWindupRange>:
void MOTOR_setWindupRange(MOTOR_t* motor, float OutMin, float OutMax)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b084      	sub	sp, #16
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	60f8      	str	r0, [r7, #12]
 80060d8:	ed87 0a02 	vstr	s0, [r7, #8]
 80060dc:	edc7 0a01 	vstr	s1, [r7, #4]
    PID_setWindupGain(&motor->PIDVelocity, 0);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8006104 <MOTOR_setWindupRange+0x34>
 80060e6:	4618      	mov	r0, r3
 80060e8:	f000 f968 	bl	80063bc <PID_setWindupGain>
    PID_setWindupRange(&motor->PIDVelocity, OutMin, OutMax);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	edd7 0a01 	vldr	s1, [r7, #4]
 80060f2:	ed97 0a02 	vldr	s0, [r7, #8]
 80060f6:	4618      	mov	r0, r3
 80060f8:	f000 f94c 	bl	8006394 <PID_setWindupRange>
}
 80060fc:	bf00      	nop
 80060fe:	3710      	adds	r7, #16
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}
 8006104:	00000000 	.word	0x00000000

08006108 <MOTOR_setAngle>:
void MOTOR_setAngle(MOTOR_t* motor, float setAngle)
{
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	ed87 0a00 	vstr	s0, [r7]
    motor->setPoint = setAngle * motor->ratioJoint;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 800611a:	edd7 7a00 	vldr	s15, [r7]
 800611e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	edc3 7a26 	vstr	s15, [r3, #152]	; 0x98
}
 8006128:	bf00      	nop
 800612a:	370c      	adds	r7, #12
 800612c:	46bd      	mov	sp, r7
 800612e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006132:	4770      	bx	lr

08006134 <MOTOR_runAngle>:
void MOTOR_runAngle(MOTOR_t* motor)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b082      	sub	sp, #8
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
    if (motor->setPoint != motor->preSetPoint)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8006148:	eeb4 7a67 	vcmp.f32	s14, s15
 800614c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006150:	d00e      	beq.n	8006170 <MOTOR_runAngle+0x3c>
    {
        PID_clear(&motor->PIDPosition);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	3348      	adds	r3, #72	; 0x48
 8006156:	4618      	mov	r0, r3
 8006158:	f000 f8ea 	bl	8006330 <PID_clear>
        PID_clear(&motor->PIDVelocity);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4618      	mov	r0, r3
 8006160:	f000 f8e6 	bl	8006330 <PID_clear>
        motor->preSetPoint = motor->setPoint;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }
    MOTOR_driver_readPosAndSpeed(motor->motorDriver, &motor->pos, &motor->speed, motor->PIDPosition.Sample_time);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f103 01ac 	add.w	r1, r3, #172	; 0xac
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8006188:	eeb0 0a67 	vmov.f32	s0, s15
 800618c:	f7ff feec 	bl	8005f68 <MOTOR_driver_readPosAndSpeed>
    motor->error = motor->setPoint - motor->pos;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	edd3 7a2b 	vldr	s15, [r3, #172]	; 0xac
 800619c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0
//    motor->error = motor->setPoint;

    // PD+PI controller
    PID_compute(&motor->PIDPosition, motor->error);  // tinh PD
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f103 0248 	add.w	r2, r3, #72	; 0x48
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 80061b2:	eeb0 0a67 	vmov.f32	s0, s15
 80061b6:	4610      	mov	r0, r2
 80061b8:	f000 f910 	bl	80063dc <PID_compute>
    PID_compute(&motor->PIDVelocity, motor->PIDPosition.Output - motor->speed); // tinh PI
 80061bc:	687a      	ldr	r2, [r7, #4]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 80061ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80061ce:	eeb0 0a67 	vmov.f32	s0, s15
 80061d2:	4610      	mov	r0, r2
 80061d4:	f000 f902 	bl	80063dc <PID_compute>

    if (fabs(motor->pos) < motor->limitPos)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	edd3 7a2b 	vldr	s15, [r3, #172]	; 0xac
 80061de:	eeb0 7ae7 	vabs.f32	s14, s15
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 80061e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80061ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061f0:	d50b      	bpl.n	800620a <MOTOR_runAngle+0xd6>
    {
        MOTOR_driver_rotary(motor->motorDriver, motor->PIDVelocity.Output);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80061fe:	eeb0 0a67 	vmov.f32	s0, s15
 8006202:	4610      	mov	r0, r2
 8006204:	f7ff fdd1 	bl	8005daa <MOTOR_driver_rotary>
    }
    else
    {
        MOTOR_driver_rotary(motor->motorDriver, 0);
    }
}
 8006208:	e007      	b.n	800621a <MOTOR_runAngle+0xe6>
        MOTOR_driver_rotary(motor->motorDriver, 0);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006210:	ed9f 0a04 	vldr	s0, [pc, #16]	; 8006224 <MOTOR_runAngle+0xf0>
 8006214:	4618      	mov	r0, r3
 8006216:	f7ff fdc8 	bl	8005daa <MOTOR_driver_rotary>
}
 800621a:	bf00      	nop
 800621c:	3708      	adds	r7, #8
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}
 8006222:	bf00      	nop
 8006224:	00000000 	.word	0x00000000

08006228 <MOTOR_init>:
void MOTOR_init(MOTOR_t* motor, MOTOR_DRIVER_t *motorDriver,float ratio, uint16_t pinSetHome, float limitPos)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b086      	sub	sp, #24
 800622c:	af00      	add	r7, sp, #0
 800622e:	6178      	str	r0, [r7, #20]
 8006230:	6139      	str	r1, [r7, #16]
 8006232:	ed87 0a03 	vstr	s0, [r7, #12]
 8006236:	4613      	mov	r3, r2
 8006238:	edc7 0a01 	vstr	s1, [r7, #4]
 800623c:	817b      	strh	r3, [r7, #10]
    motor->ratioJoint = ratio;
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	68fa      	ldr	r2, [r7, #12]
 8006242:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    motor->pinSetHome = 0;
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	2200      	movs	r2, #0
 800624a:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
    motor->setPoint = 0;
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	f04f 0200 	mov.w	r2, #0
 8006254:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    motor->preSetPoint = 0;
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	f04f 0200 	mov.w	r2, #0
 800625e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    motor->error = 0;
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	f04f 0200 	mov.w	r2, #0
 8006268:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    motor->preError = 0;
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	f04f 0200 	mov.w	r2, #0
 8006272:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    motor->pos = 0;
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	f04f 0200 	mov.w	r2, #0
 800627c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    motor->speed = 0;
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	f04f 0200 	mov.w	r2, #0
 8006286:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    motor->motorDriver = motorDriver;
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	693a      	ldr	r2, [r7, #16]
 800628e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    motor->limitPos = limitPos * motor->ratioJoint;
 8006292:	697b      	ldr	r3, [r7, #20]
 8006294:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8006298:	edd7 7a01 	vldr	s15, [r7, #4]
 800629c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
    MOTOR_driver_setupPWM(motor->motorDriver, motor->motorDriver->htimPWM, motor->motorDriver->PWM_CH1, motor->motorDriver->PWM_CH2);
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062b2:	6859      	ldr	r1, [r3, #4]
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062ba:	691a      	ldr	r2, [r3, #16]
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062c2:	695b      	ldr	r3, [r3, #20]
 80062c4:	f7ff fd2c 	bl	8005d20 <MOTOR_driver_setupPWM>
    MOTOR_driver_setupENCODER(motor->motorDriver, motor->motorDriver->htimENC, motor->motorDriver->ENC_CH1, motor->motorDriver->ENC_CH2);
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062d4:	6819      	ldr	r1, [r3, #0]
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062dc:	699a      	ldr	r2, [r3, #24]
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062e4:	69db      	ldr	r3, [r3, #28]
 80062e6:	f7ff fd3f 	bl	8005d68 <MOTOR_driver_setupENCODER>
}
 80062ea:	bf00      	nop
 80062ec:	3718      	adds	r7, #24
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}

080062f2 <PID_init>:
 *      Author: minht
 */
#include "PID.h"
#include "stdint.h"
void PID_init(PID_TypeDef* pid, float Kp, float Ki, float Kd, float Sample_time)
{
 80062f2:	b580      	push	{r7, lr}
 80062f4:	b086      	sub	sp, #24
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6178      	str	r0, [r7, #20]
 80062fa:	ed87 0a04 	vstr	s0, [r7, #16]
 80062fe:	edc7 0a03 	vstr	s1, [r7, #12]
 8006302:	ed87 1a02 	vstr	s2, [r7, #8]
 8006306:	edc7 1a01 	vstr	s3, [r7, #4]
	PID_clear(pid);
 800630a:	6978      	ldr	r0, [r7, #20]
 800630c:	f000 f810 	bl	8006330 <PID_clear>
	pid->Kp = Kp;
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	693a      	ldr	r2, [r7, #16]
 8006314:	601a      	str	r2, [r3, #0]
	pid->Ki = Ki;
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	68fa      	ldr	r2, [r7, #12]
 800631a:	605a      	str	r2, [r3, #4]
	pid->Kd = Kd;
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	68ba      	ldr	r2, [r7, #8]
 8006320:	609a      	str	r2, [r3, #8]
	pid->Sample_time = Sample_time;
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	645a      	str	r2, [r3, #68]	; 0x44
}
 8006328:	bf00      	nop
 800632a:	3718      	adds	r7, #24
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}

08006330 <PID_clear>:
void PID_clear(PID_TypeDef* pid)
{
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
	pid->PTerm = 0;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f04f 0200 	mov.w	r2, #0
 800633e:	61da      	str	r2, [r3, #28]
	pid->ITerm = 0;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f04f 0200 	mov.w	r2, #0
 8006346:	621a      	str	r2, [r3, #32]
	pid->DTerm = 0;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f04f 0200 	mov.w	r2, #0
 800634e:	625a      	str	r2, [r3, #36]	; 0x24
	pid->Output = 0;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	f04f 0200 	mov.w	r2, #0
 8006356:	639a      	str	r2, [r3, #56]	; 0x38
	pid->FeedbackWindup = 0;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	f04f 0200 	mov.w	r2, #0
 800635e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006360:	bf00      	nop
 8006362:	370c      	adds	r7, #12
 8006364:	46bd      	mov	sp, r7
 8006366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636a:	4770      	bx	lr

0800636c <PID_setOutputRange>:
void PID_setKp(PID_TypeDef* pid, float value) { pid->Kp = value; }
void PID_setKi(PID_TypeDef* pid, float value) { pid->Ki = value; }
void PID_setKd(PID_TypeDef* pid, float value) { pid->Kd = value; }
void PID_setSampleTime(PID_TypeDef* pid, float value) { pid->Sample_time = value; }
void PID_setOutputRange(PID_TypeDef* pid, float valueMin, float valueMax)
{
 800636c:	b480      	push	{r7}
 800636e:	b085      	sub	sp, #20
 8006370:	af00      	add	r7, sp, #0
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	ed87 0a02 	vstr	s0, [r7, #8]
 8006378:	edc7 0a01 	vstr	s1, [r7, #4]
	pid->OutMax = valueMax;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	687a      	ldr	r2, [r7, #4]
 8006380:	63da      	str	r2, [r3, #60]	; 0x3c
	pid->OutMin = valueMin;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	68ba      	ldr	r2, [r7, #8]
 8006386:	641a      	str	r2, [r3, #64]	; 0x40
}
 8006388:	bf00      	nop
 800638a:	3714      	adds	r7, #20
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr

08006394 <PID_setWindupRange>:
void PID_setWindupRange(PID_TypeDef* pid, float valueMin, float valueMax)
{
 8006394:	b480      	push	{r7}
 8006396:	b085      	sub	sp, #20
 8006398:	af00      	add	r7, sp, #0
 800639a:	60f8      	str	r0, [r7, #12]
 800639c:	ed87 0a02 	vstr	s0, [r7, #8]
 80063a0:	edc7 0a01 	vstr	s1, [r7, #4]
	pid->WindupMax = valueMax;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	629a      	str	r2, [r3, #40]	; 0x28
	pid->WindupMin = valueMin;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	68ba      	ldr	r2, [r7, #8]
 80063ae:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80063b0:	bf00      	nop
 80063b2:	3714      	adds	r7, #20
 80063b4:	46bd      	mov	sp, r7
 80063b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ba:	4770      	bx	lr

080063bc <PID_setWindupGain>:
void PID_setWindupGain(PID_TypeDef* pid, float value)
{
 80063bc:	b480      	push	{r7}
 80063be:	b083      	sub	sp, #12
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	ed87 0a00 	vstr	s0, [r7]
	pid->Kb = value;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	683a      	ldr	r2, [r7, #0]
 80063cc:	60da      	str	r2, [r3, #12]
}
 80063ce:	bf00      	nop
 80063d0:	370c      	adds	r7, #12
 80063d2:	46bd      	mov	sp, r7
 80063d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d8:	4770      	bx	lr
	...

080063dc <PID_compute>:
float PID_compute(PID_TypeDef* pid, float Error)
{
 80063dc:	b5b0      	push	{r4, r5, r7, lr}
 80063de:	b082      	sub	sp, #8
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	ed87 0a00 	vstr	s0, [r7]

	pid->PTerm = pid->Kp * Error;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	ed93 7a00 	vldr	s14, [r3]
 80063ee:	edd7 7a00 	vldr	s15, [r7]
 80063f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	edc3 7a07 	vstr	s15, [r3, #28]

	pid->ITerm += ((Error + pid->Last_error)* pid->Ki * 0.5 + pid->FeedbackWindup * pid->Kb) * (pid->Sample_time / 1000.0);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	ed93 7a05 	vldr	s14, [r3, #20]
 8006402:	edd7 7a00 	vldr	s15, [r7]
 8006406:	ee37 7a27 	vadd.f32	s14, s14, s15
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	edd3 7a01 	vldr	s15, [r3, #4]
 8006410:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006414:	ee17 0a90 	vmov	r0, s15
 8006418:	f7fa f896 	bl	8000548 <__aeabi_f2d>
 800641c:	f04f 0200 	mov.w	r2, #0
 8006420:	4b75      	ldr	r3, [pc, #468]	; (80065f8 <PID_compute+0x21c>)
 8006422:	f7fa f8e9 	bl	80005f8 <__aeabi_dmul>
 8006426:	4602      	mov	r2, r0
 8006428:	460b      	mov	r3, r1
 800642a:	4614      	mov	r4, r2
 800642c:	461d      	mov	r5, r3
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	edd3 7a03 	vldr	s15, [r3, #12]
 800643a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800643e:	ee17 0a90 	vmov	r0, s15
 8006442:	f7fa f881 	bl	8000548 <__aeabi_f2d>
 8006446:	4602      	mov	r2, r0
 8006448:	460b      	mov	r3, r1
 800644a:	4620      	mov	r0, r4
 800644c:	4629      	mov	r1, r5
 800644e:	f7f9 ff1d 	bl	800028c <__adddf3>
 8006452:	4602      	mov	r2, r0
 8006454:	460b      	mov	r3, r1
 8006456:	4614      	mov	r4, r2
 8006458:	461d      	mov	r5, r3
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800645e:	4618      	mov	r0, r3
 8006460:	f7fa f872 	bl	8000548 <__aeabi_f2d>
 8006464:	f04f 0200 	mov.w	r2, #0
 8006468:	4b64      	ldr	r3, [pc, #400]	; (80065fc <PID_compute+0x220>)
 800646a:	f7fa f9ef 	bl	800084c <__aeabi_ddiv>
 800646e:	4602      	mov	r2, r0
 8006470:	460b      	mov	r3, r1
 8006472:	4620      	mov	r0, r4
 8006474:	4629      	mov	r1, r5
 8006476:	f7fa f8bf 	bl	80005f8 <__aeabi_dmul>
 800647a:	4602      	mov	r2, r0
 800647c:	460b      	mov	r3, r1
 800647e:	4614      	mov	r4, r2
 8006480:	461d      	mov	r5, r3
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6a1b      	ldr	r3, [r3, #32]
 8006486:	4618      	mov	r0, r3
 8006488:	f7fa f85e 	bl	8000548 <__aeabi_f2d>
 800648c:	4602      	mov	r2, r0
 800648e:	460b      	mov	r3, r1
 8006490:	4620      	mov	r0, r4
 8006492:	4629      	mov	r1, r5
 8006494:	f7f9 fefa 	bl	800028c <__adddf3>
 8006498:	4602      	mov	r2, r0
 800649a:	460b      	mov	r3, r1
 800649c:	4610      	mov	r0, r2
 800649e:	4619      	mov	r1, r3
 80064a0:	f7fa fba2 	bl	8000be8 <__aeabi_d2f>
 80064a4:	4602      	mov	r2, r0
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	621a      	str	r2, [r3, #32]
	if (pid->ITerm > pid->WindupMax) pid->ITerm = pid->WindupMax;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	ed93 7a08 	vldr	s14, [r3, #32]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80064b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80064ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064be:	dd04      	ble.n	80064ca <PID_compute+0xee>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	621a      	str	r2, [r3, #32]
 80064c8:	e00e      	b.n	80064e8 <PID_compute+0x10c>
	else if (pid->ITerm < pid->WindupMin) pid->ITerm = pid->WindupMin;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	ed93 7a08 	vldr	s14, [r3, #32]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80064d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80064da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064de:	d503      	bpl.n	80064e8 <PID_compute+0x10c>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	621a      	str	r2, [r3, #32]

	pid->Delta_error = Error - pid->Last_error;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	edd3 7a05 	vldr	s15, [r3, #20]
 80064ee:	ed97 7a00 	vldr	s14, [r7]
 80064f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	pid->DTerm = pid->Kd * pid->Delta_error / (pid->Sample_time / 1000.0);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	ed93 7a02 	vldr	s14, [r3, #8]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8006508:	ee67 7a27 	vmul.f32	s15, s14, s15
 800650c:	ee17 0a90 	vmov	r0, s15
 8006510:	f7fa f81a 	bl	8000548 <__aeabi_f2d>
 8006514:	4604      	mov	r4, r0
 8006516:	460d      	mov	r5, r1
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800651c:	4618      	mov	r0, r3
 800651e:	f7fa f813 	bl	8000548 <__aeabi_f2d>
 8006522:	f04f 0200 	mov.w	r2, #0
 8006526:	4b35      	ldr	r3, [pc, #212]	; (80065fc <PID_compute+0x220>)
 8006528:	f7fa f990 	bl	800084c <__aeabi_ddiv>
 800652c:	4602      	mov	r2, r0
 800652e:	460b      	mov	r3, r1
 8006530:	4620      	mov	r0, r4
 8006532:	4629      	mov	r1, r5
 8006534:	f7fa f98a 	bl	800084c <__aeabi_ddiv>
 8006538:	4602      	mov	r2, r0
 800653a:	460b      	mov	r3, r1
 800653c:	4610      	mov	r0, r2
 800653e:	4619      	mov	r1, r3
 8006540:	f7fa fb52 	bl	8000be8 <__aeabi_d2f>
 8006544:	4602      	mov	r2, r0
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	625a      	str	r2, [r3, #36]	; 0x24
	pid->Last_error = Error;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	683a      	ldr	r2, [r7, #0]
 800654e:	615a      	str	r2, [r3, #20]

	pid->Output = pid->PTerm + pid->ITerm + pid->DTerm;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	ed93 7a07 	vldr	s14, [r3, #28]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	edd3 7a08 	vldr	s15, [r3, #32]
 800655c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8006566:	ee77 7a27 	vadd.f32	s15, s14, s15
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	if (pid->Output > pid->OutMax)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800657c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006584:	dd0f      	ble.n	80065a6 <PID_compute+0x1ca>
	{
		pid->FeedbackWindup = pid->Output - pid->OutMax;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8006592:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		pid->Output = pid->OutMax;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	639a      	str	r2, [r3, #56]	; 0x38
 80065a4:	e01e      	b.n	80065e4 <PID_compute+0x208>
	}
	else if (pid->Output < pid->OutMin)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80065b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80065b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065ba:	d50f      	bpl.n	80065dc <PID_compute+0x200>
	{
		pid->FeedbackWindup = pid->Output - pid->OutMin;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80065c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		pid->Output = pid->OutMin;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	639a      	str	r2, [r3, #56]	; 0x38
 80065da:	e003      	b.n	80065e4 <PID_compute+0x208>
	}
	else
	{
		pid->FeedbackWindup = 0;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f04f 0200 	mov.w	r2, #0
 80065e2:	631a      	str	r2, [r3, #48]	; 0x30
	}
	return pid->Output;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065e8:	ee07 3a90 	vmov	s15, r3
}
 80065ec:	eeb0 0a67 	vmov.f32	s0, s15
 80065f0:	3708      	adds	r7, #8
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bdb0      	pop	{r4, r5, r7, pc}
 80065f6:	bf00      	nop
 80065f8:	3fe00000 	.word	0x3fe00000
 80065fc:	408f4000 	.word	0x408f4000

08006600 <__errno>:
 8006600:	4b01      	ldr	r3, [pc, #4]	; (8006608 <__errno+0x8>)
 8006602:	6818      	ldr	r0, [r3, #0]
 8006604:	4770      	bx	lr
 8006606:	bf00      	nop
 8006608:	200000ec 	.word	0x200000ec

0800660c <__libc_init_array>:
 800660c:	b570      	push	{r4, r5, r6, lr}
 800660e:	4d0d      	ldr	r5, [pc, #52]	; (8006644 <__libc_init_array+0x38>)
 8006610:	4c0d      	ldr	r4, [pc, #52]	; (8006648 <__libc_init_array+0x3c>)
 8006612:	1b64      	subs	r4, r4, r5
 8006614:	10a4      	asrs	r4, r4, #2
 8006616:	2600      	movs	r6, #0
 8006618:	42a6      	cmp	r6, r4
 800661a:	d109      	bne.n	8006630 <__libc_init_array+0x24>
 800661c:	4d0b      	ldr	r5, [pc, #44]	; (800664c <__libc_init_array+0x40>)
 800661e:	4c0c      	ldr	r4, [pc, #48]	; (8006650 <__libc_init_array+0x44>)
 8006620:	f005 f8ec 	bl	800b7fc <_init>
 8006624:	1b64      	subs	r4, r4, r5
 8006626:	10a4      	asrs	r4, r4, #2
 8006628:	2600      	movs	r6, #0
 800662a:	42a6      	cmp	r6, r4
 800662c:	d105      	bne.n	800663a <__libc_init_array+0x2e>
 800662e:	bd70      	pop	{r4, r5, r6, pc}
 8006630:	f855 3b04 	ldr.w	r3, [r5], #4
 8006634:	4798      	blx	r3
 8006636:	3601      	adds	r6, #1
 8006638:	e7ee      	b.n	8006618 <__libc_init_array+0xc>
 800663a:	f855 3b04 	ldr.w	r3, [r5], #4
 800663e:	4798      	blx	r3
 8006640:	3601      	adds	r6, #1
 8006642:	e7f2      	b.n	800662a <__libc_init_array+0x1e>
 8006644:	0800bd24 	.word	0x0800bd24
 8006648:	0800bd24 	.word	0x0800bd24
 800664c:	0800bd24 	.word	0x0800bd24
 8006650:	0800bd28 	.word	0x0800bd28

08006654 <memset>:
 8006654:	4402      	add	r2, r0
 8006656:	4603      	mov	r3, r0
 8006658:	4293      	cmp	r3, r2
 800665a:	d100      	bne.n	800665e <memset+0xa>
 800665c:	4770      	bx	lr
 800665e:	f803 1b01 	strb.w	r1, [r3], #1
 8006662:	e7f9      	b.n	8006658 <memset+0x4>

08006664 <__cvt>:
 8006664:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006668:	ec55 4b10 	vmov	r4, r5, d0
 800666c:	2d00      	cmp	r5, #0
 800666e:	460e      	mov	r6, r1
 8006670:	4619      	mov	r1, r3
 8006672:	462b      	mov	r3, r5
 8006674:	bfbb      	ittet	lt
 8006676:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800667a:	461d      	movlt	r5, r3
 800667c:	2300      	movge	r3, #0
 800667e:	232d      	movlt	r3, #45	; 0x2d
 8006680:	700b      	strb	r3, [r1, #0]
 8006682:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006684:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006688:	4691      	mov	r9, r2
 800668a:	f023 0820 	bic.w	r8, r3, #32
 800668e:	bfbc      	itt	lt
 8006690:	4622      	movlt	r2, r4
 8006692:	4614      	movlt	r4, r2
 8006694:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006698:	d005      	beq.n	80066a6 <__cvt+0x42>
 800669a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800669e:	d100      	bne.n	80066a2 <__cvt+0x3e>
 80066a0:	3601      	adds	r6, #1
 80066a2:	2102      	movs	r1, #2
 80066a4:	e000      	b.n	80066a8 <__cvt+0x44>
 80066a6:	2103      	movs	r1, #3
 80066a8:	ab03      	add	r3, sp, #12
 80066aa:	9301      	str	r3, [sp, #4]
 80066ac:	ab02      	add	r3, sp, #8
 80066ae:	9300      	str	r3, [sp, #0]
 80066b0:	ec45 4b10 	vmov	d0, r4, r5
 80066b4:	4653      	mov	r3, sl
 80066b6:	4632      	mov	r2, r6
 80066b8:	f001 fe66 	bl	8008388 <_dtoa_r>
 80066bc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80066c0:	4607      	mov	r7, r0
 80066c2:	d102      	bne.n	80066ca <__cvt+0x66>
 80066c4:	f019 0f01 	tst.w	r9, #1
 80066c8:	d022      	beq.n	8006710 <__cvt+0xac>
 80066ca:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80066ce:	eb07 0906 	add.w	r9, r7, r6
 80066d2:	d110      	bne.n	80066f6 <__cvt+0x92>
 80066d4:	783b      	ldrb	r3, [r7, #0]
 80066d6:	2b30      	cmp	r3, #48	; 0x30
 80066d8:	d10a      	bne.n	80066f0 <__cvt+0x8c>
 80066da:	2200      	movs	r2, #0
 80066dc:	2300      	movs	r3, #0
 80066de:	4620      	mov	r0, r4
 80066e0:	4629      	mov	r1, r5
 80066e2:	f7fa f9f1 	bl	8000ac8 <__aeabi_dcmpeq>
 80066e6:	b918      	cbnz	r0, 80066f0 <__cvt+0x8c>
 80066e8:	f1c6 0601 	rsb	r6, r6, #1
 80066ec:	f8ca 6000 	str.w	r6, [sl]
 80066f0:	f8da 3000 	ldr.w	r3, [sl]
 80066f4:	4499      	add	r9, r3
 80066f6:	2200      	movs	r2, #0
 80066f8:	2300      	movs	r3, #0
 80066fa:	4620      	mov	r0, r4
 80066fc:	4629      	mov	r1, r5
 80066fe:	f7fa f9e3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006702:	b108      	cbz	r0, 8006708 <__cvt+0xa4>
 8006704:	f8cd 900c 	str.w	r9, [sp, #12]
 8006708:	2230      	movs	r2, #48	; 0x30
 800670a:	9b03      	ldr	r3, [sp, #12]
 800670c:	454b      	cmp	r3, r9
 800670e:	d307      	bcc.n	8006720 <__cvt+0xbc>
 8006710:	9b03      	ldr	r3, [sp, #12]
 8006712:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006714:	1bdb      	subs	r3, r3, r7
 8006716:	4638      	mov	r0, r7
 8006718:	6013      	str	r3, [r2, #0]
 800671a:	b004      	add	sp, #16
 800671c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006720:	1c59      	adds	r1, r3, #1
 8006722:	9103      	str	r1, [sp, #12]
 8006724:	701a      	strb	r2, [r3, #0]
 8006726:	e7f0      	b.n	800670a <__cvt+0xa6>

08006728 <__exponent>:
 8006728:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800672a:	4603      	mov	r3, r0
 800672c:	2900      	cmp	r1, #0
 800672e:	bfb8      	it	lt
 8006730:	4249      	neglt	r1, r1
 8006732:	f803 2b02 	strb.w	r2, [r3], #2
 8006736:	bfb4      	ite	lt
 8006738:	222d      	movlt	r2, #45	; 0x2d
 800673a:	222b      	movge	r2, #43	; 0x2b
 800673c:	2909      	cmp	r1, #9
 800673e:	7042      	strb	r2, [r0, #1]
 8006740:	dd2a      	ble.n	8006798 <__exponent+0x70>
 8006742:	f10d 0407 	add.w	r4, sp, #7
 8006746:	46a4      	mov	ip, r4
 8006748:	270a      	movs	r7, #10
 800674a:	46a6      	mov	lr, r4
 800674c:	460a      	mov	r2, r1
 800674e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006752:	fb07 1516 	mls	r5, r7, r6, r1
 8006756:	3530      	adds	r5, #48	; 0x30
 8006758:	2a63      	cmp	r2, #99	; 0x63
 800675a:	f104 34ff 	add.w	r4, r4, #4294967295
 800675e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006762:	4631      	mov	r1, r6
 8006764:	dcf1      	bgt.n	800674a <__exponent+0x22>
 8006766:	3130      	adds	r1, #48	; 0x30
 8006768:	f1ae 0502 	sub.w	r5, lr, #2
 800676c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006770:	1c44      	adds	r4, r0, #1
 8006772:	4629      	mov	r1, r5
 8006774:	4561      	cmp	r1, ip
 8006776:	d30a      	bcc.n	800678e <__exponent+0x66>
 8006778:	f10d 0209 	add.w	r2, sp, #9
 800677c:	eba2 020e 	sub.w	r2, r2, lr
 8006780:	4565      	cmp	r5, ip
 8006782:	bf88      	it	hi
 8006784:	2200      	movhi	r2, #0
 8006786:	4413      	add	r3, r2
 8006788:	1a18      	subs	r0, r3, r0
 800678a:	b003      	add	sp, #12
 800678c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800678e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006792:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006796:	e7ed      	b.n	8006774 <__exponent+0x4c>
 8006798:	2330      	movs	r3, #48	; 0x30
 800679a:	3130      	adds	r1, #48	; 0x30
 800679c:	7083      	strb	r3, [r0, #2]
 800679e:	70c1      	strb	r1, [r0, #3]
 80067a0:	1d03      	adds	r3, r0, #4
 80067a2:	e7f1      	b.n	8006788 <__exponent+0x60>

080067a4 <_printf_float>:
 80067a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067a8:	ed2d 8b02 	vpush	{d8}
 80067ac:	b08d      	sub	sp, #52	; 0x34
 80067ae:	460c      	mov	r4, r1
 80067b0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80067b4:	4616      	mov	r6, r2
 80067b6:	461f      	mov	r7, r3
 80067b8:	4605      	mov	r5, r0
 80067ba:	f002 ff43 	bl	8009644 <_localeconv_r>
 80067be:	f8d0 a000 	ldr.w	sl, [r0]
 80067c2:	4650      	mov	r0, sl
 80067c4:	f7f9 fd04 	bl	80001d0 <strlen>
 80067c8:	2300      	movs	r3, #0
 80067ca:	930a      	str	r3, [sp, #40]	; 0x28
 80067cc:	6823      	ldr	r3, [r4, #0]
 80067ce:	9305      	str	r3, [sp, #20]
 80067d0:	f8d8 3000 	ldr.w	r3, [r8]
 80067d4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80067d8:	3307      	adds	r3, #7
 80067da:	f023 0307 	bic.w	r3, r3, #7
 80067de:	f103 0208 	add.w	r2, r3, #8
 80067e2:	f8c8 2000 	str.w	r2, [r8]
 80067e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ea:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80067ee:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80067f2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80067f6:	9307      	str	r3, [sp, #28]
 80067f8:	f8cd 8018 	str.w	r8, [sp, #24]
 80067fc:	ee08 0a10 	vmov	s16, r0
 8006800:	4b9f      	ldr	r3, [pc, #636]	; (8006a80 <_printf_float+0x2dc>)
 8006802:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006806:	f04f 32ff 	mov.w	r2, #4294967295
 800680a:	f7fa f98f 	bl	8000b2c <__aeabi_dcmpun>
 800680e:	bb88      	cbnz	r0, 8006874 <_printf_float+0xd0>
 8006810:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006814:	4b9a      	ldr	r3, [pc, #616]	; (8006a80 <_printf_float+0x2dc>)
 8006816:	f04f 32ff 	mov.w	r2, #4294967295
 800681a:	f7fa f969 	bl	8000af0 <__aeabi_dcmple>
 800681e:	bb48      	cbnz	r0, 8006874 <_printf_float+0xd0>
 8006820:	2200      	movs	r2, #0
 8006822:	2300      	movs	r3, #0
 8006824:	4640      	mov	r0, r8
 8006826:	4649      	mov	r1, r9
 8006828:	f7fa f958 	bl	8000adc <__aeabi_dcmplt>
 800682c:	b110      	cbz	r0, 8006834 <_printf_float+0x90>
 800682e:	232d      	movs	r3, #45	; 0x2d
 8006830:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006834:	4b93      	ldr	r3, [pc, #588]	; (8006a84 <_printf_float+0x2e0>)
 8006836:	4894      	ldr	r0, [pc, #592]	; (8006a88 <_printf_float+0x2e4>)
 8006838:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800683c:	bf94      	ite	ls
 800683e:	4698      	movls	r8, r3
 8006840:	4680      	movhi	r8, r0
 8006842:	2303      	movs	r3, #3
 8006844:	6123      	str	r3, [r4, #16]
 8006846:	9b05      	ldr	r3, [sp, #20]
 8006848:	f023 0204 	bic.w	r2, r3, #4
 800684c:	6022      	str	r2, [r4, #0]
 800684e:	f04f 0900 	mov.w	r9, #0
 8006852:	9700      	str	r7, [sp, #0]
 8006854:	4633      	mov	r3, r6
 8006856:	aa0b      	add	r2, sp, #44	; 0x2c
 8006858:	4621      	mov	r1, r4
 800685a:	4628      	mov	r0, r5
 800685c:	f000 f9d8 	bl	8006c10 <_printf_common>
 8006860:	3001      	adds	r0, #1
 8006862:	f040 8090 	bne.w	8006986 <_printf_float+0x1e2>
 8006866:	f04f 30ff 	mov.w	r0, #4294967295
 800686a:	b00d      	add	sp, #52	; 0x34
 800686c:	ecbd 8b02 	vpop	{d8}
 8006870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006874:	4642      	mov	r2, r8
 8006876:	464b      	mov	r3, r9
 8006878:	4640      	mov	r0, r8
 800687a:	4649      	mov	r1, r9
 800687c:	f7fa f956 	bl	8000b2c <__aeabi_dcmpun>
 8006880:	b140      	cbz	r0, 8006894 <_printf_float+0xf0>
 8006882:	464b      	mov	r3, r9
 8006884:	2b00      	cmp	r3, #0
 8006886:	bfbc      	itt	lt
 8006888:	232d      	movlt	r3, #45	; 0x2d
 800688a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800688e:	487f      	ldr	r0, [pc, #508]	; (8006a8c <_printf_float+0x2e8>)
 8006890:	4b7f      	ldr	r3, [pc, #508]	; (8006a90 <_printf_float+0x2ec>)
 8006892:	e7d1      	b.n	8006838 <_printf_float+0x94>
 8006894:	6863      	ldr	r3, [r4, #4]
 8006896:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800689a:	9206      	str	r2, [sp, #24]
 800689c:	1c5a      	adds	r2, r3, #1
 800689e:	d13f      	bne.n	8006920 <_printf_float+0x17c>
 80068a0:	2306      	movs	r3, #6
 80068a2:	6063      	str	r3, [r4, #4]
 80068a4:	9b05      	ldr	r3, [sp, #20]
 80068a6:	6861      	ldr	r1, [r4, #4]
 80068a8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80068ac:	2300      	movs	r3, #0
 80068ae:	9303      	str	r3, [sp, #12]
 80068b0:	ab0a      	add	r3, sp, #40	; 0x28
 80068b2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80068b6:	ab09      	add	r3, sp, #36	; 0x24
 80068b8:	ec49 8b10 	vmov	d0, r8, r9
 80068bc:	9300      	str	r3, [sp, #0]
 80068be:	6022      	str	r2, [r4, #0]
 80068c0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80068c4:	4628      	mov	r0, r5
 80068c6:	f7ff fecd 	bl	8006664 <__cvt>
 80068ca:	9b06      	ldr	r3, [sp, #24]
 80068cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80068ce:	2b47      	cmp	r3, #71	; 0x47
 80068d0:	4680      	mov	r8, r0
 80068d2:	d108      	bne.n	80068e6 <_printf_float+0x142>
 80068d4:	1cc8      	adds	r0, r1, #3
 80068d6:	db02      	blt.n	80068de <_printf_float+0x13a>
 80068d8:	6863      	ldr	r3, [r4, #4]
 80068da:	4299      	cmp	r1, r3
 80068dc:	dd41      	ble.n	8006962 <_printf_float+0x1be>
 80068de:	f1ab 0b02 	sub.w	fp, fp, #2
 80068e2:	fa5f fb8b 	uxtb.w	fp, fp
 80068e6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80068ea:	d820      	bhi.n	800692e <_printf_float+0x18a>
 80068ec:	3901      	subs	r1, #1
 80068ee:	465a      	mov	r2, fp
 80068f0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80068f4:	9109      	str	r1, [sp, #36]	; 0x24
 80068f6:	f7ff ff17 	bl	8006728 <__exponent>
 80068fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068fc:	1813      	adds	r3, r2, r0
 80068fe:	2a01      	cmp	r2, #1
 8006900:	4681      	mov	r9, r0
 8006902:	6123      	str	r3, [r4, #16]
 8006904:	dc02      	bgt.n	800690c <_printf_float+0x168>
 8006906:	6822      	ldr	r2, [r4, #0]
 8006908:	07d2      	lsls	r2, r2, #31
 800690a:	d501      	bpl.n	8006910 <_printf_float+0x16c>
 800690c:	3301      	adds	r3, #1
 800690e:	6123      	str	r3, [r4, #16]
 8006910:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006914:	2b00      	cmp	r3, #0
 8006916:	d09c      	beq.n	8006852 <_printf_float+0xae>
 8006918:	232d      	movs	r3, #45	; 0x2d
 800691a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800691e:	e798      	b.n	8006852 <_printf_float+0xae>
 8006920:	9a06      	ldr	r2, [sp, #24]
 8006922:	2a47      	cmp	r2, #71	; 0x47
 8006924:	d1be      	bne.n	80068a4 <_printf_float+0x100>
 8006926:	2b00      	cmp	r3, #0
 8006928:	d1bc      	bne.n	80068a4 <_printf_float+0x100>
 800692a:	2301      	movs	r3, #1
 800692c:	e7b9      	b.n	80068a2 <_printf_float+0xfe>
 800692e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006932:	d118      	bne.n	8006966 <_printf_float+0x1c2>
 8006934:	2900      	cmp	r1, #0
 8006936:	6863      	ldr	r3, [r4, #4]
 8006938:	dd0b      	ble.n	8006952 <_printf_float+0x1ae>
 800693a:	6121      	str	r1, [r4, #16]
 800693c:	b913      	cbnz	r3, 8006944 <_printf_float+0x1a0>
 800693e:	6822      	ldr	r2, [r4, #0]
 8006940:	07d0      	lsls	r0, r2, #31
 8006942:	d502      	bpl.n	800694a <_printf_float+0x1a6>
 8006944:	3301      	adds	r3, #1
 8006946:	440b      	add	r3, r1
 8006948:	6123      	str	r3, [r4, #16]
 800694a:	65a1      	str	r1, [r4, #88]	; 0x58
 800694c:	f04f 0900 	mov.w	r9, #0
 8006950:	e7de      	b.n	8006910 <_printf_float+0x16c>
 8006952:	b913      	cbnz	r3, 800695a <_printf_float+0x1b6>
 8006954:	6822      	ldr	r2, [r4, #0]
 8006956:	07d2      	lsls	r2, r2, #31
 8006958:	d501      	bpl.n	800695e <_printf_float+0x1ba>
 800695a:	3302      	adds	r3, #2
 800695c:	e7f4      	b.n	8006948 <_printf_float+0x1a4>
 800695e:	2301      	movs	r3, #1
 8006960:	e7f2      	b.n	8006948 <_printf_float+0x1a4>
 8006962:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006966:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006968:	4299      	cmp	r1, r3
 800696a:	db05      	blt.n	8006978 <_printf_float+0x1d4>
 800696c:	6823      	ldr	r3, [r4, #0]
 800696e:	6121      	str	r1, [r4, #16]
 8006970:	07d8      	lsls	r0, r3, #31
 8006972:	d5ea      	bpl.n	800694a <_printf_float+0x1a6>
 8006974:	1c4b      	adds	r3, r1, #1
 8006976:	e7e7      	b.n	8006948 <_printf_float+0x1a4>
 8006978:	2900      	cmp	r1, #0
 800697a:	bfd4      	ite	le
 800697c:	f1c1 0202 	rsble	r2, r1, #2
 8006980:	2201      	movgt	r2, #1
 8006982:	4413      	add	r3, r2
 8006984:	e7e0      	b.n	8006948 <_printf_float+0x1a4>
 8006986:	6823      	ldr	r3, [r4, #0]
 8006988:	055a      	lsls	r2, r3, #21
 800698a:	d407      	bmi.n	800699c <_printf_float+0x1f8>
 800698c:	6923      	ldr	r3, [r4, #16]
 800698e:	4642      	mov	r2, r8
 8006990:	4631      	mov	r1, r6
 8006992:	4628      	mov	r0, r5
 8006994:	47b8      	blx	r7
 8006996:	3001      	adds	r0, #1
 8006998:	d12c      	bne.n	80069f4 <_printf_float+0x250>
 800699a:	e764      	b.n	8006866 <_printf_float+0xc2>
 800699c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80069a0:	f240 80e0 	bls.w	8006b64 <_printf_float+0x3c0>
 80069a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80069a8:	2200      	movs	r2, #0
 80069aa:	2300      	movs	r3, #0
 80069ac:	f7fa f88c 	bl	8000ac8 <__aeabi_dcmpeq>
 80069b0:	2800      	cmp	r0, #0
 80069b2:	d034      	beq.n	8006a1e <_printf_float+0x27a>
 80069b4:	4a37      	ldr	r2, [pc, #220]	; (8006a94 <_printf_float+0x2f0>)
 80069b6:	2301      	movs	r3, #1
 80069b8:	4631      	mov	r1, r6
 80069ba:	4628      	mov	r0, r5
 80069bc:	47b8      	blx	r7
 80069be:	3001      	adds	r0, #1
 80069c0:	f43f af51 	beq.w	8006866 <_printf_float+0xc2>
 80069c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80069c8:	429a      	cmp	r2, r3
 80069ca:	db02      	blt.n	80069d2 <_printf_float+0x22e>
 80069cc:	6823      	ldr	r3, [r4, #0]
 80069ce:	07d8      	lsls	r0, r3, #31
 80069d0:	d510      	bpl.n	80069f4 <_printf_float+0x250>
 80069d2:	ee18 3a10 	vmov	r3, s16
 80069d6:	4652      	mov	r2, sl
 80069d8:	4631      	mov	r1, r6
 80069da:	4628      	mov	r0, r5
 80069dc:	47b8      	blx	r7
 80069de:	3001      	adds	r0, #1
 80069e0:	f43f af41 	beq.w	8006866 <_printf_float+0xc2>
 80069e4:	f04f 0800 	mov.w	r8, #0
 80069e8:	f104 091a 	add.w	r9, r4, #26
 80069ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069ee:	3b01      	subs	r3, #1
 80069f0:	4543      	cmp	r3, r8
 80069f2:	dc09      	bgt.n	8006a08 <_printf_float+0x264>
 80069f4:	6823      	ldr	r3, [r4, #0]
 80069f6:	079b      	lsls	r3, r3, #30
 80069f8:	f100 8105 	bmi.w	8006c06 <_printf_float+0x462>
 80069fc:	68e0      	ldr	r0, [r4, #12]
 80069fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a00:	4298      	cmp	r0, r3
 8006a02:	bfb8      	it	lt
 8006a04:	4618      	movlt	r0, r3
 8006a06:	e730      	b.n	800686a <_printf_float+0xc6>
 8006a08:	2301      	movs	r3, #1
 8006a0a:	464a      	mov	r2, r9
 8006a0c:	4631      	mov	r1, r6
 8006a0e:	4628      	mov	r0, r5
 8006a10:	47b8      	blx	r7
 8006a12:	3001      	adds	r0, #1
 8006a14:	f43f af27 	beq.w	8006866 <_printf_float+0xc2>
 8006a18:	f108 0801 	add.w	r8, r8, #1
 8006a1c:	e7e6      	b.n	80069ec <_printf_float+0x248>
 8006a1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	dc39      	bgt.n	8006a98 <_printf_float+0x2f4>
 8006a24:	4a1b      	ldr	r2, [pc, #108]	; (8006a94 <_printf_float+0x2f0>)
 8006a26:	2301      	movs	r3, #1
 8006a28:	4631      	mov	r1, r6
 8006a2a:	4628      	mov	r0, r5
 8006a2c:	47b8      	blx	r7
 8006a2e:	3001      	adds	r0, #1
 8006a30:	f43f af19 	beq.w	8006866 <_printf_float+0xc2>
 8006a34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	d102      	bne.n	8006a42 <_printf_float+0x29e>
 8006a3c:	6823      	ldr	r3, [r4, #0]
 8006a3e:	07d9      	lsls	r1, r3, #31
 8006a40:	d5d8      	bpl.n	80069f4 <_printf_float+0x250>
 8006a42:	ee18 3a10 	vmov	r3, s16
 8006a46:	4652      	mov	r2, sl
 8006a48:	4631      	mov	r1, r6
 8006a4a:	4628      	mov	r0, r5
 8006a4c:	47b8      	blx	r7
 8006a4e:	3001      	adds	r0, #1
 8006a50:	f43f af09 	beq.w	8006866 <_printf_float+0xc2>
 8006a54:	f04f 0900 	mov.w	r9, #0
 8006a58:	f104 0a1a 	add.w	sl, r4, #26
 8006a5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a5e:	425b      	negs	r3, r3
 8006a60:	454b      	cmp	r3, r9
 8006a62:	dc01      	bgt.n	8006a68 <_printf_float+0x2c4>
 8006a64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a66:	e792      	b.n	800698e <_printf_float+0x1ea>
 8006a68:	2301      	movs	r3, #1
 8006a6a:	4652      	mov	r2, sl
 8006a6c:	4631      	mov	r1, r6
 8006a6e:	4628      	mov	r0, r5
 8006a70:	47b8      	blx	r7
 8006a72:	3001      	adds	r0, #1
 8006a74:	f43f aef7 	beq.w	8006866 <_printf_float+0xc2>
 8006a78:	f109 0901 	add.w	r9, r9, #1
 8006a7c:	e7ee      	b.n	8006a5c <_printf_float+0x2b8>
 8006a7e:	bf00      	nop
 8006a80:	7fefffff 	.word	0x7fefffff
 8006a84:	0800b868 	.word	0x0800b868
 8006a88:	0800b86c 	.word	0x0800b86c
 8006a8c:	0800b874 	.word	0x0800b874
 8006a90:	0800b870 	.word	0x0800b870
 8006a94:	0800bc69 	.word	0x0800bc69
 8006a98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a9a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	bfa8      	it	ge
 8006aa0:	461a      	movge	r2, r3
 8006aa2:	2a00      	cmp	r2, #0
 8006aa4:	4691      	mov	r9, r2
 8006aa6:	dc37      	bgt.n	8006b18 <_printf_float+0x374>
 8006aa8:	f04f 0b00 	mov.w	fp, #0
 8006aac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ab0:	f104 021a 	add.w	r2, r4, #26
 8006ab4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ab6:	9305      	str	r3, [sp, #20]
 8006ab8:	eba3 0309 	sub.w	r3, r3, r9
 8006abc:	455b      	cmp	r3, fp
 8006abe:	dc33      	bgt.n	8006b28 <_printf_float+0x384>
 8006ac0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	db3b      	blt.n	8006b40 <_printf_float+0x39c>
 8006ac8:	6823      	ldr	r3, [r4, #0]
 8006aca:	07da      	lsls	r2, r3, #31
 8006acc:	d438      	bmi.n	8006b40 <_printf_float+0x39c>
 8006ace:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ad0:	9a05      	ldr	r2, [sp, #20]
 8006ad2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ad4:	1a9a      	subs	r2, r3, r2
 8006ad6:	eba3 0901 	sub.w	r9, r3, r1
 8006ada:	4591      	cmp	r9, r2
 8006adc:	bfa8      	it	ge
 8006ade:	4691      	movge	r9, r2
 8006ae0:	f1b9 0f00 	cmp.w	r9, #0
 8006ae4:	dc35      	bgt.n	8006b52 <_printf_float+0x3ae>
 8006ae6:	f04f 0800 	mov.w	r8, #0
 8006aea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006aee:	f104 0a1a 	add.w	sl, r4, #26
 8006af2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006af6:	1a9b      	subs	r3, r3, r2
 8006af8:	eba3 0309 	sub.w	r3, r3, r9
 8006afc:	4543      	cmp	r3, r8
 8006afe:	f77f af79 	ble.w	80069f4 <_printf_float+0x250>
 8006b02:	2301      	movs	r3, #1
 8006b04:	4652      	mov	r2, sl
 8006b06:	4631      	mov	r1, r6
 8006b08:	4628      	mov	r0, r5
 8006b0a:	47b8      	blx	r7
 8006b0c:	3001      	adds	r0, #1
 8006b0e:	f43f aeaa 	beq.w	8006866 <_printf_float+0xc2>
 8006b12:	f108 0801 	add.w	r8, r8, #1
 8006b16:	e7ec      	b.n	8006af2 <_printf_float+0x34e>
 8006b18:	4613      	mov	r3, r2
 8006b1a:	4631      	mov	r1, r6
 8006b1c:	4642      	mov	r2, r8
 8006b1e:	4628      	mov	r0, r5
 8006b20:	47b8      	blx	r7
 8006b22:	3001      	adds	r0, #1
 8006b24:	d1c0      	bne.n	8006aa8 <_printf_float+0x304>
 8006b26:	e69e      	b.n	8006866 <_printf_float+0xc2>
 8006b28:	2301      	movs	r3, #1
 8006b2a:	4631      	mov	r1, r6
 8006b2c:	4628      	mov	r0, r5
 8006b2e:	9205      	str	r2, [sp, #20]
 8006b30:	47b8      	blx	r7
 8006b32:	3001      	adds	r0, #1
 8006b34:	f43f ae97 	beq.w	8006866 <_printf_float+0xc2>
 8006b38:	9a05      	ldr	r2, [sp, #20]
 8006b3a:	f10b 0b01 	add.w	fp, fp, #1
 8006b3e:	e7b9      	b.n	8006ab4 <_printf_float+0x310>
 8006b40:	ee18 3a10 	vmov	r3, s16
 8006b44:	4652      	mov	r2, sl
 8006b46:	4631      	mov	r1, r6
 8006b48:	4628      	mov	r0, r5
 8006b4a:	47b8      	blx	r7
 8006b4c:	3001      	adds	r0, #1
 8006b4e:	d1be      	bne.n	8006ace <_printf_float+0x32a>
 8006b50:	e689      	b.n	8006866 <_printf_float+0xc2>
 8006b52:	9a05      	ldr	r2, [sp, #20]
 8006b54:	464b      	mov	r3, r9
 8006b56:	4442      	add	r2, r8
 8006b58:	4631      	mov	r1, r6
 8006b5a:	4628      	mov	r0, r5
 8006b5c:	47b8      	blx	r7
 8006b5e:	3001      	adds	r0, #1
 8006b60:	d1c1      	bne.n	8006ae6 <_printf_float+0x342>
 8006b62:	e680      	b.n	8006866 <_printf_float+0xc2>
 8006b64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b66:	2a01      	cmp	r2, #1
 8006b68:	dc01      	bgt.n	8006b6e <_printf_float+0x3ca>
 8006b6a:	07db      	lsls	r3, r3, #31
 8006b6c:	d538      	bpl.n	8006be0 <_printf_float+0x43c>
 8006b6e:	2301      	movs	r3, #1
 8006b70:	4642      	mov	r2, r8
 8006b72:	4631      	mov	r1, r6
 8006b74:	4628      	mov	r0, r5
 8006b76:	47b8      	blx	r7
 8006b78:	3001      	adds	r0, #1
 8006b7a:	f43f ae74 	beq.w	8006866 <_printf_float+0xc2>
 8006b7e:	ee18 3a10 	vmov	r3, s16
 8006b82:	4652      	mov	r2, sl
 8006b84:	4631      	mov	r1, r6
 8006b86:	4628      	mov	r0, r5
 8006b88:	47b8      	blx	r7
 8006b8a:	3001      	adds	r0, #1
 8006b8c:	f43f ae6b 	beq.w	8006866 <_printf_float+0xc2>
 8006b90:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006b94:	2200      	movs	r2, #0
 8006b96:	2300      	movs	r3, #0
 8006b98:	f7f9 ff96 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b9c:	b9d8      	cbnz	r0, 8006bd6 <_printf_float+0x432>
 8006b9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ba0:	f108 0201 	add.w	r2, r8, #1
 8006ba4:	3b01      	subs	r3, #1
 8006ba6:	4631      	mov	r1, r6
 8006ba8:	4628      	mov	r0, r5
 8006baa:	47b8      	blx	r7
 8006bac:	3001      	adds	r0, #1
 8006bae:	d10e      	bne.n	8006bce <_printf_float+0x42a>
 8006bb0:	e659      	b.n	8006866 <_printf_float+0xc2>
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	4652      	mov	r2, sl
 8006bb6:	4631      	mov	r1, r6
 8006bb8:	4628      	mov	r0, r5
 8006bba:	47b8      	blx	r7
 8006bbc:	3001      	adds	r0, #1
 8006bbe:	f43f ae52 	beq.w	8006866 <_printf_float+0xc2>
 8006bc2:	f108 0801 	add.w	r8, r8, #1
 8006bc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bc8:	3b01      	subs	r3, #1
 8006bca:	4543      	cmp	r3, r8
 8006bcc:	dcf1      	bgt.n	8006bb2 <_printf_float+0x40e>
 8006bce:	464b      	mov	r3, r9
 8006bd0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006bd4:	e6dc      	b.n	8006990 <_printf_float+0x1ec>
 8006bd6:	f04f 0800 	mov.w	r8, #0
 8006bda:	f104 0a1a 	add.w	sl, r4, #26
 8006bde:	e7f2      	b.n	8006bc6 <_printf_float+0x422>
 8006be0:	2301      	movs	r3, #1
 8006be2:	4642      	mov	r2, r8
 8006be4:	e7df      	b.n	8006ba6 <_printf_float+0x402>
 8006be6:	2301      	movs	r3, #1
 8006be8:	464a      	mov	r2, r9
 8006bea:	4631      	mov	r1, r6
 8006bec:	4628      	mov	r0, r5
 8006bee:	47b8      	blx	r7
 8006bf0:	3001      	adds	r0, #1
 8006bf2:	f43f ae38 	beq.w	8006866 <_printf_float+0xc2>
 8006bf6:	f108 0801 	add.w	r8, r8, #1
 8006bfa:	68e3      	ldr	r3, [r4, #12]
 8006bfc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006bfe:	1a5b      	subs	r3, r3, r1
 8006c00:	4543      	cmp	r3, r8
 8006c02:	dcf0      	bgt.n	8006be6 <_printf_float+0x442>
 8006c04:	e6fa      	b.n	80069fc <_printf_float+0x258>
 8006c06:	f04f 0800 	mov.w	r8, #0
 8006c0a:	f104 0919 	add.w	r9, r4, #25
 8006c0e:	e7f4      	b.n	8006bfa <_printf_float+0x456>

08006c10 <_printf_common>:
 8006c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c14:	4616      	mov	r6, r2
 8006c16:	4699      	mov	r9, r3
 8006c18:	688a      	ldr	r2, [r1, #8]
 8006c1a:	690b      	ldr	r3, [r1, #16]
 8006c1c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c20:	4293      	cmp	r3, r2
 8006c22:	bfb8      	it	lt
 8006c24:	4613      	movlt	r3, r2
 8006c26:	6033      	str	r3, [r6, #0]
 8006c28:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c2c:	4607      	mov	r7, r0
 8006c2e:	460c      	mov	r4, r1
 8006c30:	b10a      	cbz	r2, 8006c36 <_printf_common+0x26>
 8006c32:	3301      	adds	r3, #1
 8006c34:	6033      	str	r3, [r6, #0]
 8006c36:	6823      	ldr	r3, [r4, #0]
 8006c38:	0699      	lsls	r1, r3, #26
 8006c3a:	bf42      	ittt	mi
 8006c3c:	6833      	ldrmi	r3, [r6, #0]
 8006c3e:	3302      	addmi	r3, #2
 8006c40:	6033      	strmi	r3, [r6, #0]
 8006c42:	6825      	ldr	r5, [r4, #0]
 8006c44:	f015 0506 	ands.w	r5, r5, #6
 8006c48:	d106      	bne.n	8006c58 <_printf_common+0x48>
 8006c4a:	f104 0a19 	add.w	sl, r4, #25
 8006c4e:	68e3      	ldr	r3, [r4, #12]
 8006c50:	6832      	ldr	r2, [r6, #0]
 8006c52:	1a9b      	subs	r3, r3, r2
 8006c54:	42ab      	cmp	r3, r5
 8006c56:	dc26      	bgt.n	8006ca6 <_printf_common+0x96>
 8006c58:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006c5c:	1e13      	subs	r3, r2, #0
 8006c5e:	6822      	ldr	r2, [r4, #0]
 8006c60:	bf18      	it	ne
 8006c62:	2301      	movne	r3, #1
 8006c64:	0692      	lsls	r2, r2, #26
 8006c66:	d42b      	bmi.n	8006cc0 <_printf_common+0xb0>
 8006c68:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c6c:	4649      	mov	r1, r9
 8006c6e:	4638      	mov	r0, r7
 8006c70:	47c0      	blx	r8
 8006c72:	3001      	adds	r0, #1
 8006c74:	d01e      	beq.n	8006cb4 <_printf_common+0xa4>
 8006c76:	6823      	ldr	r3, [r4, #0]
 8006c78:	68e5      	ldr	r5, [r4, #12]
 8006c7a:	6832      	ldr	r2, [r6, #0]
 8006c7c:	f003 0306 	and.w	r3, r3, #6
 8006c80:	2b04      	cmp	r3, #4
 8006c82:	bf08      	it	eq
 8006c84:	1aad      	subeq	r5, r5, r2
 8006c86:	68a3      	ldr	r3, [r4, #8]
 8006c88:	6922      	ldr	r2, [r4, #16]
 8006c8a:	bf0c      	ite	eq
 8006c8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c90:	2500      	movne	r5, #0
 8006c92:	4293      	cmp	r3, r2
 8006c94:	bfc4      	itt	gt
 8006c96:	1a9b      	subgt	r3, r3, r2
 8006c98:	18ed      	addgt	r5, r5, r3
 8006c9a:	2600      	movs	r6, #0
 8006c9c:	341a      	adds	r4, #26
 8006c9e:	42b5      	cmp	r5, r6
 8006ca0:	d11a      	bne.n	8006cd8 <_printf_common+0xc8>
 8006ca2:	2000      	movs	r0, #0
 8006ca4:	e008      	b.n	8006cb8 <_printf_common+0xa8>
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	4652      	mov	r2, sl
 8006caa:	4649      	mov	r1, r9
 8006cac:	4638      	mov	r0, r7
 8006cae:	47c0      	blx	r8
 8006cb0:	3001      	adds	r0, #1
 8006cb2:	d103      	bne.n	8006cbc <_printf_common+0xac>
 8006cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8006cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cbc:	3501      	adds	r5, #1
 8006cbe:	e7c6      	b.n	8006c4e <_printf_common+0x3e>
 8006cc0:	18e1      	adds	r1, r4, r3
 8006cc2:	1c5a      	adds	r2, r3, #1
 8006cc4:	2030      	movs	r0, #48	; 0x30
 8006cc6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006cca:	4422      	add	r2, r4
 8006ccc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006cd0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006cd4:	3302      	adds	r3, #2
 8006cd6:	e7c7      	b.n	8006c68 <_printf_common+0x58>
 8006cd8:	2301      	movs	r3, #1
 8006cda:	4622      	mov	r2, r4
 8006cdc:	4649      	mov	r1, r9
 8006cde:	4638      	mov	r0, r7
 8006ce0:	47c0      	blx	r8
 8006ce2:	3001      	adds	r0, #1
 8006ce4:	d0e6      	beq.n	8006cb4 <_printf_common+0xa4>
 8006ce6:	3601      	adds	r6, #1
 8006ce8:	e7d9      	b.n	8006c9e <_printf_common+0x8e>
	...

08006cec <_printf_i>:
 8006cec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cf0:	7e0f      	ldrb	r7, [r1, #24]
 8006cf2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006cf4:	2f78      	cmp	r7, #120	; 0x78
 8006cf6:	4691      	mov	r9, r2
 8006cf8:	4680      	mov	r8, r0
 8006cfa:	460c      	mov	r4, r1
 8006cfc:	469a      	mov	sl, r3
 8006cfe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006d02:	d807      	bhi.n	8006d14 <_printf_i+0x28>
 8006d04:	2f62      	cmp	r7, #98	; 0x62
 8006d06:	d80a      	bhi.n	8006d1e <_printf_i+0x32>
 8006d08:	2f00      	cmp	r7, #0
 8006d0a:	f000 80d8 	beq.w	8006ebe <_printf_i+0x1d2>
 8006d0e:	2f58      	cmp	r7, #88	; 0x58
 8006d10:	f000 80a3 	beq.w	8006e5a <_printf_i+0x16e>
 8006d14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006d1c:	e03a      	b.n	8006d94 <_printf_i+0xa8>
 8006d1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006d22:	2b15      	cmp	r3, #21
 8006d24:	d8f6      	bhi.n	8006d14 <_printf_i+0x28>
 8006d26:	a101      	add	r1, pc, #4	; (adr r1, 8006d2c <_printf_i+0x40>)
 8006d28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d2c:	08006d85 	.word	0x08006d85
 8006d30:	08006d99 	.word	0x08006d99
 8006d34:	08006d15 	.word	0x08006d15
 8006d38:	08006d15 	.word	0x08006d15
 8006d3c:	08006d15 	.word	0x08006d15
 8006d40:	08006d15 	.word	0x08006d15
 8006d44:	08006d99 	.word	0x08006d99
 8006d48:	08006d15 	.word	0x08006d15
 8006d4c:	08006d15 	.word	0x08006d15
 8006d50:	08006d15 	.word	0x08006d15
 8006d54:	08006d15 	.word	0x08006d15
 8006d58:	08006ea5 	.word	0x08006ea5
 8006d5c:	08006dc9 	.word	0x08006dc9
 8006d60:	08006e87 	.word	0x08006e87
 8006d64:	08006d15 	.word	0x08006d15
 8006d68:	08006d15 	.word	0x08006d15
 8006d6c:	08006ec7 	.word	0x08006ec7
 8006d70:	08006d15 	.word	0x08006d15
 8006d74:	08006dc9 	.word	0x08006dc9
 8006d78:	08006d15 	.word	0x08006d15
 8006d7c:	08006d15 	.word	0x08006d15
 8006d80:	08006e8f 	.word	0x08006e8f
 8006d84:	682b      	ldr	r3, [r5, #0]
 8006d86:	1d1a      	adds	r2, r3, #4
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	602a      	str	r2, [r5, #0]
 8006d8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d94:	2301      	movs	r3, #1
 8006d96:	e0a3      	b.n	8006ee0 <_printf_i+0x1f4>
 8006d98:	6820      	ldr	r0, [r4, #0]
 8006d9a:	6829      	ldr	r1, [r5, #0]
 8006d9c:	0606      	lsls	r6, r0, #24
 8006d9e:	f101 0304 	add.w	r3, r1, #4
 8006da2:	d50a      	bpl.n	8006dba <_printf_i+0xce>
 8006da4:	680e      	ldr	r6, [r1, #0]
 8006da6:	602b      	str	r3, [r5, #0]
 8006da8:	2e00      	cmp	r6, #0
 8006daa:	da03      	bge.n	8006db4 <_printf_i+0xc8>
 8006dac:	232d      	movs	r3, #45	; 0x2d
 8006dae:	4276      	negs	r6, r6
 8006db0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006db4:	485e      	ldr	r0, [pc, #376]	; (8006f30 <_printf_i+0x244>)
 8006db6:	230a      	movs	r3, #10
 8006db8:	e019      	b.n	8006dee <_printf_i+0x102>
 8006dba:	680e      	ldr	r6, [r1, #0]
 8006dbc:	602b      	str	r3, [r5, #0]
 8006dbe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006dc2:	bf18      	it	ne
 8006dc4:	b236      	sxthne	r6, r6
 8006dc6:	e7ef      	b.n	8006da8 <_printf_i+0xbc>
 8006dc8:	682b      	ldr	r3, [r5, #0]
 8006dca:	6820      	ldr	r0, [r4, #0]
 8006dcc:	1d19      	adds	r1, r3, #4
 8006dce:	6029      	str	r1, [r5, #0]
 8006dd0:	0601      	lsls	r1, r0, #24
 8006dd2:	d501      	bpl.n	8006dd8 <_printf_i+0xec>
 8006dd4:	681e      	ldr	r6, [r3, #0]
 8006dd6:	e002      	b.n	8006dde <_printf_i+0xf2>
 8006dd8:	0646      	lsls	r6, r0, #25
 8006dda:	d5fb      	bpl.n	8006dd4 <_printf_i+0xe8>
 8006ddc:	881e      	ldrh	r6, [r3, #0]
 8006dde:	4854      	ldr	r0, [pc, #336]	; (8006f30 <_printf_i+0x244>)
 8006de0:	2f6f      	cmp	r7, #111	; 0x6f
 8006de2:	bf0c      	ite	eq
 8006de4:	2308      	moveq	r3, #8
 8006de6:	230a      	movne	r3, #10
 8006de8:	2100      	movs	r1, #0
 8006dea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006dee:	6865      	ldr	r5, [r4, #4]
 8006df0:	60a5      	str	r5, [r4, #8]
 8006df2:	2d00      	cmp	r5, #0
 8006df4:	bfa2      	ittt	ge
 8006df6:	6821      	ldrge	r1, [r4, #0]
 8006df8:	f021 0104 	bicge.w	r1, r1, #4
 8006dfc:	6021      	strge	r1, [r4, #0]
 8006dfe:	b90e      	cbnz	r6, 8006e04 <_printf_i+0x118>
 8006e00:	2d00      	cmp	r5, #0
 8006e02:	d04d      	beq.n	8006ea0 <_printf_i+0x1b4>
 8006e04:	4615      	mov	r5, r2
 8006e06:	fbb6 f1f3 	udiv	r1, r6, r3
 8006e0a:	fb03 6711 	mls	r7, r3, r1, r6
 8006e0e:	5dc7      	ldrb	r7, [r0, r7]
 8006e10:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006e14:	4637      	mov	r7, r6
 8006e16:	42bb      	cmp	r3, r7
 8006e18:	460e      	mov	r6, r1
 8006e1a:	d9f4      	bls.n	8006e06 <_printf_i+0x11a>
 8006e1c:	2b08      	cmp	r3, #8
 8006e1e:	d10b      	bne.n	8006e38 <_printf_i+0x14c>
 8006e20:	6823      	ldr	r3, [r4, #0]
 8006e22:	07de      	lsls	r6, r3, #31
 8006e24:	d508      	bpl.n	8006e38 <_printf_i+0x14c>
 8006e26:	6923      	ldr	r3, [r4, #16]
 8006e28:	6861      	ldr	r1, [r4, #4]
 8006e2a:	4299      	cmp	r1, r3
 8006e2c:	bfde      	ittt	le
 8006e2e:	2330      	movle	r3, #48	; 0x30
 8006e30:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e34:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006e38:	1b52      	subs	r2, r2, r5
 8006e3a:	6122      	str	r2, [r4, #16]
 8006e3c:	f8cd a000 	str.w	sl, [sp]
 8006e40:	464b      	mov	r3, r9
 8006e42:	aa03      	add	r2, sp, #12
 8006e44:	4621      	mov	r1, r4
 8006e46:	4640      	mov	r0, r8
 8006e48:	f7ff fee2 	bl	8006c10 <_printf_common>
 8006e4c:	3001      	adds	r0, #1
 8006e4e:	d14c      	bne.n	8006eea <_printf_i+0x1fe>
 8006e50:	f04f 30ff 	mov.w	r0, #4294967295
 8006e54:	b004      	add	sp, #16
 8006e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e5a:	4835      	ldr	r0, [pc, #212]	; (8006f30 <_printf_i+0x244>)
 8006e5c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006e60:	6829      	ldr	r1, [r5, #0]
 8006e62:	6823      	ldr	r3, [r4, #0]
 8006e64:	f851 6b04 	ldr.w	r6, [r1], #4
 8006e68:	6029      	str	r1, [r5, #0]
 8006e6a:	061d      	lsls	r5, r3, #24
 8006e6c:	d514      	bpl.n	8006e98 <_printf_i+0x1ac>
 8006e6e:	07df      	lsls	r7, r3, #31
 8006e70:	bf44      	itt	mi
 8006e72:	f043 0320 	orrmi.w	r3, r3, #32
 8006e76:	6023      	strmi	r3, [r4, #0]
 8006e78:	b91e      	cbnz	r6, 8006e82 <_printf_i+0x196>
 8006e7a:	6823      	ldr	r3, [r4, #0]
 8006e7c:	f023 0320 	bic.w	r3, r3, #32
 8006e80:	6023      	str	r3, [r4, #0]
 8006e82:	2310      	movs	r3, #16
 8006e84:	e7b0      	b.n	8006de8 <_printf_i+0xfc>
 8006e86:	6823      	ldr	r3, [r4, #0]
 8006e88:	f043 0320 	orr.w	r3, r3, #32
 8006e8c:	6023      	str	r3, [r4, #0]
 8006e8e:	2378      	movs	r3, #120	; 0x78
 8006e90:	4828      	ldr	r0, [pc, #160]	; (8006f34 <_printf_i+0x248>)
 8006e92:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006e96:	e7e3      	b.n	8006e60 <_printf_i+0x174>
 8006e98:	0659      	lsls	r1, r3, #25
 8006e9a:	bf48      	it	mi
 8006e9c:	b2b6      	uxthmi	r6, r6
 8006e9e:	e7e6      	b.n	8006e6e <_printf_i+0x182>
 8006ea0:	4615      	mov	r5, r2
 8006ea2:	e7bb      	b.n	8006e1c <_printf_i+0x130>
 8006ea4:	682b      	ldr	r3, [r5, #0]
 8006ea6:	6826      	ldr	r6, [r4, #0]
 8006ea8:	6961      	ldr	r1, [r4, #20]
 8006eaa:	1d18      	adds	r0, r3, #4
 8006eac:	6028      	str	r0, [r5, #0]
 8006eae:	0635      	lsls	r5, r6, #24
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	d501      	bpl.n	8006eb8 <_printf_i+0x1cc>
 8006eb4:	6019      	str	r1, [r3, #0]
 8006eb6:	e002      	b.n	8006ebe <_printf_i+0x1d2>
 8006eb8:	0670      	lsls	r0, r6, #25
 8006eba:	d5fb      	bpl.n	8006eb4 <_printf_i+0x1c8>
 8006ebc:	8019      	strh	r1, [r3, #0]
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	6123      	str	r3, [r4, #16]
 8006ec2:	4615      	mov	r5, r2
 8006ec4:	e7ba      	b.n	8006e3c <_printf_i+0x150>
 8006ec6:	682b      	ldr	r3, [r5, #0]
 8006ec8:	1d1a      	adds	r2, r3, #4
 8006eca:	602a      	str	r2, [r5, #0]
 8006ecc:	681d      	ldr	r5, [r3, #0]
 8006ece:	6862      	ldr	r2, [r4, #4]
 8006ed0:	2100      	movs	r1, #0
 8006ed2:	4628      	mov	r0, r5
 8006ed4:	f7f9 f984 	bl	80001e0 <memchr>
 8006ed8:	b108      	cbz	r0, 8006ede <_printf_i+0x1f2>
 8006eda:	1b40      	subs	r0, r0, r5
 8006edc:	6060      	str	r0, [r4, #4]
 8006ede:	6863      	ldr	r3, [r4, #4]
 8006ee0:	6123      	str	r3, [r4, #16]
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ee8:	e7a8      	b.n	8006e3c <_printf_i+0x150>
 8006eea:	6923      	ldr	r3, [r4, #16]
 8006eec:	462a      	mov	r2, r5
 8006eee:	4649      	mov	r1, r9
 8006ef0:	4640      	mov	r0, r8
 8006ef2:	47d0      	blx	sl
 8006ef4:	3001      	adds	r0, #1
 8006ef6:	d0ab      	beq.n	8006e50 <_printf_i+0x164>
 8006ef8:	6823      	ldr	r3, [r4, #0]
 8006efa:	079b      	lsls	r3, r3, #30
 8006efc:	d413      	bmi.n	8006f26 <_printf_i+0x23a>
 8006efe:	68e0      	ldr	r0, [r4, #12]
 8006f00:	9b03      	ldr	r3, [sp, #12]
 8006f02:	4298      	cmp	r0, r3
 8006f04:	bfb8      	it	lt
 8006f06:	4618      	movlt	r0, r3
 8006f08:	e7a4      	b.n	8006e54 <_printf_i+0x168>
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	4632      	mov	r2, r6
 8006f0e:	4649      	mov	r1, r9
 8006f10:	4640      	mov	r0, r8
 8006f12:	47d0      	blx	sl
 8006f14:	3001      	adds	r0, #1
 8006f16:	d09b      	beq.n	8006e50 <_printf_i+0x164>
 8006f18:	3501      	adds	r5, #1
 8006f1a:	68e3      	ldr	r3, [r4, #12]
 8006f1c:	9903      	ldr	r1, [sp, #12]
 8006f1e:	1a5b      	subs	r3, r3, r1
 8006f20:	42ab      	cmp	r3, r5
 8006f22:	dcf2      	bgt.n	8006f0a <_printf_i+0x21e>
 8006f24:	e7eb      	b.n	8006efe <_printf_i+0x212>
 8006f26:	2500      	movs	r5, #0
 8006f28:	f104 0619 	add.w	r6, r4, #25
 8006f2c:	e7f5      	b.n	8006f1a <_printf_i+0x22e>
 8006f2e:	bf00      	nop
 8006f30:	0800b878 	.word	0x0800b878
 8006f34:	0800b889 	.word	0x0800b889

08006f38 <_scanf_float>:
 8006f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f3c:	b087      	sub	sp, #28
 8006f3e:	4617      	mov	r7, r2
 8006f40:	9303      	str	r3, [sp, #12]
 8006f42:	688b      	ldr	r3, [r1, #8]
 8006f44:	1e5a      	subs	r2, r3, #1
 8006f46:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006f4a:	bf83      	ittte	hi
 8006f4c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006f50:	195b      	addhi	r3, r3, r5
 8006f52:	9302      	strhi	r3, [sp, #8]
 8006f54:	2300      	movls	r3, #0
 8006f56:	bf86      	itte	hi
 8006f58:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006f5c:	608b      	strhi	r3, [r1, #8]
 8006f5e:	9302      	strls	r3, [sp, #8]
 8006f60:	680b      	ldr	r3, [r1, #0]
 8006f62:	468b      	mov	fp, r1
 8006f64:	2500      	movs	r5, #0
 8006f66:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006f6a:	f84b 3b1c 	str.w	r3, [fp], #28
 8006f6e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006f72:	4680      	mov	r8, r0
 8006f74:	460c      	mov	r4, r1
 8006f76:	465e      	mov	r6, fp
 8006f78:	46aa      	mov	sl, r5
 8006f7a:	46a9      	mov	r9, r5
 8006f7c:	9501      	str	r5, [sp, #4]
 8006f7e:	68a2      	ldr	r2, [r4, #8]
 8006f80:	b152      	cbz	r2, 8006f98 <_scanf_float+0x60>
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	781b      	ldrb	r3, [r3, #0]
 8006f86:	2b4e      	cmp	r3, #78	; 0x4e
 8006f88:	d864      	bhi.n	8007054 <_scanf_float+0x11c>
 8006f8a:	2b40      	cmp	r3, #64	; 0x40
 8006f8c:	d83c      	bhi.n	8007008 <_scanf_float+0xd0>
 8006f8e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006f92:	b2c8      	uxtb	r0, r1
 8006f94:	280e      	cmp	r0, #14
 8006f96:	d93a      	bls.n	800700e <_scanf_float+0xd6>
 8006f98:	f1b9 0f00 	cmp.w	r9, #0
 8006f9c:	d003      	beq.n	8006fa6 <_scanf_float+0x6e>
 8006f9e:	6823      	ldr	r3, [r4, #0]
 8006fa0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006fa4:	6023      	str	r3, [r4, #0]
 8006fa6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006faa:	f1ba 0f01 	cmp.w	sl, #1
 8006fae:	f200 8113 	bhi.w	80071d8 <_scanf_float+0x2a0>
 8006fb2:	455e      	cmp	r6, fp
 8006fb4:	f200 8105 	bhi.w	80071c2 <_scanf_float+0x28a>
 8006fb8:	2501      	movs	r5, #1
 8006fba:	4628      	mov	r0, r5
 8006fbc:	b007      	add	sp, #28
 8006fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fc2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006fc6:	2a0d      	cmp	r2, #13
 8006fc8:	d8e6      	bhi.n	8006f98 <_scanf_float+0x60>
 8006fca:	a101      	add	r1, pc, #4	; (adr r1, 8006fd0 <_scanf_float+0x98>)
 8006fcc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006fd0:	0800710f 	.word	0x0800710f
 8006fd4:	08006f99 	.word	0x08006f99
 8006fd8:	08006f99 	.word	0x08006f99
 8006fdc:	08006f99 	.word	0x08006f99
 8006fe0:	0800716f 	.word	0x0800716f
 8006fe4:	08007147 	.word	0x08007147
 8006fe8:	08006f99 	.word	0x08006f99
 8006fec:	08006f99 	.word	0x08006f99
 8006ff0:	0800711d 	.word	0x0800711d
 8006ff4:	08006f99 	.word	0x08006f99
 8006ff8:	08006f99 	.word	0x08006f99
 8006ffc:	08006f99 	.word	0x08006f99
 8007000:	08006f99 	.word	0x08006f99
 8007004:	080070d5 	.word	0x080070d5
 8007008:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800700c:	e7db      	b.n	8006fc6 <_scanf_float+0x8e>
 800700e:	290e      	cmp	r1, #14
 8007010:	d8c2      	bhi.n	8006f98 <_scanf_float+0x60>
 8007012:	a001      	add	r0, pc, #4	; (adr r0, 8007018 <_scanf_float+0xe0>)
 8007014:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007018:	080070c7 	.word	0x080070c7
 800701c:	08006f99 	.word	0x08006f99
 8007020:	080070c7 	.word	0x080070c7
 8007024:	0800715b 	.word	0x0800715b
 8007028:	08006f99 	.word	0x08006f99
 800702c:	08007075 	.word	0x08007075
 8007030:	080070b1 	.word	0x080070b1
 8007034:	080070b1 	.word	0x080070b1
 8007038:	080070b1 	.word	0x080070b1
 800703c:	080070b1 	.word	0x080070b1
 8007040:	080070b1 	.word	0x080070b1
 8007044:	080070b1 	.word	0x080070b1
 8007048:	080070b1 	.word	0x080070b1
 800704c:	080070b1 	.word	0x080070b1
 8007050:	080070b1 	.word	0x080070b1
 8007054:	2b6e      	cmp	r3, #110	; 0x6e
 8007056:	d809      	bhi.n	800706c <_scanf_float+0x134>
 8007058:	2b60      	cmp	r3, #96	; 0x60
 800705a:	d8b2      	bhi.n	8006fc2 <_scanf_float+0x8a>
 800705c:	2b54      	cmp	r3, #84	; 0x54
 800705e:	d077      	beq.n	8007150 <_scanf_float+0x218>
 8007060:	2b59      	cmp	r3, #89	; 0x59
 8007062:	d199      	bne.n	8006f98 <_scanf_float+0x60>
 8007064:	2d07      	cmp	r5, #7
 8007066:	d197      	bne.n	8006f98 <_scanf_float+0x60>
 8007068:	2508      	movs	r5, #8
 800706a:	e029      	b.n	80070c0 <_scanf_float+0x188>
 800706c:	2b74      	cmp	r3, #116	; 0x74
 800706e:	d06f      	beq.n	8007150 <_scanf_float+0x218>
 8007070:	2b79      	cmp	r3, #121	; 0x79
 8007072:	e7f6      	b.n	8007062 <_scanf_float+0x12a>
 8007074:	6821      	ldr	r1, [r4, #0]
 8007076:	05c8      	lsls	r0, r1, #23
 8007078:	d51a      	bpl.n	80070b0 <_scanf_float+0x178>
 800707a:	9b02      	ldr	r3, [sp, #8]
 800707c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007080:	6021      	str	r1, [r4, #0]
 8007082:	f109 0901 	add.w	r9, r9, #1
 8007086:	b11b      	cbz	r3, 8007090 <_scanf_float+0x158>
 8007088:	3b01      	subs	r3, #1
 800708a:	3201      	adds	r2, #1
 800708c:	9302      	str	r3, [sp, #8]
 800708e:	60a2      	str	r2, [r4, #8]
 8007090:	68a3      	ldr	r3, [r4, #8]
 8007092:	3b01      	subs	r3, #1
 8007094:	60a3      	str	r3, [r4, #8]
 8007096:	6923      	ldr	r3, [r4, #16]
 8007098:	3301      	adds	r3, #1
 800709a:	6123      	str	r3, [r4, #16]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	3b01      	subs	r3, #1
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	607b      	str	r3, [r7, #4]
 80070a4:	f340 8084 	ble.w	80071b0 <_scanf_float+0x278>
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	3301      	adds	r3, #1
 80070ac:	603b      	str	r3, [r7, #0]
 80070ae:	e766      	b.n	8006f7e <_scanf_float+0x46>
 80070b0:	eb1a 0f05 	cmn.w	sl, r5
 80070b4:	f47f af70 	bne.w	8006f98 <_scanf_float+0x60>
 80070b8:	6822      	ldr	r2, [r4, #0]
 80070ba:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80070be:	6022      	str	r2, [r4, #0]
 80070c0:	f806 3b01 	strb.w	r3, [r6], #1
 80070c4:	e7e4      	b.n	8007090 <_scanf_float+0x158>
 80070c6:	6822      	ldr	r2, [r4, #0]
 80070c8:	0610      	lsls	r0, r2, #24
 80070ca:	f57f af65 	bpl.w	8006f98 <_scanf_float+0x60>
 80070ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80070d2:	e7f4      	b.n	80070be <_scanf_float+0x186>
 80070d4:	f1ba 0f00 	cmp.w	sl, #0
 80070d8:	d10e      	bne.n	80070f8 <_scanf_float+0x1c0>
 80070da:	f1b9 0f00 	cmp.w	r9, #0
 80070de:	d10e      	bne.n	80070fe <_scanf_float+0x1c6>
 80070e0:	6822      	ldr	r2, [r4, #0]
 80070e2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80070e6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80070ea:	d108      	bne.n	80070fe <_scanf_float+0x1c6>
 80070ec:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80070f0:	6022      	str	r2, [r4, #0]
 80070f2:	f04f 0a01 	mov.w	sl, #1
 80070f6:	e7e3      	b.n	80070c0 <_scanf_float+0x188>
 80070f8:	f1ba 0f02 	cmp.w	sl, #2
 80070fc:	d055      	beq.n	80071aa <_scanf_float+0x272>
 80070fe:	2d01      	cmp	r5, #1
 8007100:	d002      	beq.n	8007108 <_scanf_float+0x1d0>
 8007102:	2d04      	cmp	r5, #4
 8007104:	f47f af48 	bne.w	8006f98 <_scanf_float+0x60>
 8007108:	3501      	adds	r5, #1
 800710a:	b2ed      	uxtb	r5, r5
 800710c:	e7d8      	b.n	80070c0 <_scanf_float+0x188>
 800710e:	f1ba 0f01 	cmp.w	sl, #1
 8007112:	f47f af41 	bne.w	8006f98 <_scanf_float+0x60>
 8007116:	f04f 0a02 	mov.w	sl, #2
 800711a:	e7d1      	b.n	80070c0 <_scanf_float+0x188>
 800711c:	b97d      	cbnz	r5, 800713e <_scanf_float+0x206>
 800711e:	f1b9 0f00 	cmp.w	r9, #0
 8007122:	f47f af3c 	bne.w	8006f9e <_scanf_float+0x66>
 8007126:	6822      	ldr	r2, [r4, #0]
 8007128:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800712c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007130:	f47f af39 	bne.w	8006fa6 <_scanf_float+0x6e>
 8007134:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007138:	6022      	str	r2, [r4, #0]
 800713a:	2501      	movs	r5, #1
 800713c:	e7c0      	b.n	80070c0 <_scanf_float+0x188>
 800713e:	2d03      	cmp	r5, #3
 8007140:	d0e2      	beq.n	8007108 <_scanf_float+0x1d0>
 8007142:	2d05      	cmp	r5, #5
 8007144:	e7de      	b.n	8007104 <_scanf_float+0x1cc>
 8007146:	2d02      	cmp	r5, #2
 8007148:	f47f af26 	bne.w	8006f98 <_scanf_float+0x60>
 800714c:	2503      	movs	r5, #3
 800714e:	e7b7      	b.n	80070c0 <_scanf_float+0x188>
 8007150:	2d06      	cmp	r5, #6
 8007152:	f47f af21 	bne.w	8006f98 <_scanf_float+0x60>
 8007156:	2507      	movs	r5, #7
 8007158:	e7b2      	b.n	80070c0 <_scanf_float+0x188>
 800715a:	6822      	ldr	r2, [r4, #0]
 800715c:	0591      	lsls	r1, r2, #22
 800715e:	f57f af1b 	bpl.w	8006f98 <_scanf_float+0x60>
 8007162:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007166:	6022      	str	r2, [r4, #0]
 8007168:	f8cd 9004 	str.w	r9, [sp, #4]
 800716c:	e7a8      	b.n	80070c0 <_scanf_float+0x188>
 800716e:	6822      	ldr	r2, [r4, #0]
 8007170:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007174:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007178:	d006      	beq.n	8007188 <_scanf_float+0x250>
 800717a:	0550      	lsls	r0, r2, #21
 800717c:	f57f af0c 	bpl.w	8006f98 <_scanf_float+0x60>
 8007180:	f1b9 0f00 	cmp.w	r9, #0
 8007184:	f43f af0f 	beq.w	8006fa6 <_scanf_float+0x6e>
 8007188:	0591      	lsls	r1, r2, #22
 800718a:	bf58      	it	pl
 800718c:	9901      	ldrpl	r1, [sp, #4]
 800718e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007192:	bf58      	it	pl
 8007194:	eba9 0101 	subpl.w	r1, r9, r1
 8007198:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800719c:	bf58      	it	pl
 800719e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80071a2:	6022      	str	r2, [r4, #0]
 80071a4:	f04f 0900 	mov.w	r9, #0
 80071a8:	e78a      	b.n	80070c0 <_scanf_float+0x188>
 80071aa:	f04f 0a03 	mov.w	sl, #3
 80071ae:	e787      	b.n	80070c0 <_scanf_float+0x188>
 80071b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80071b4:	4639      	mov	r1, r7
 80071b6:	4640      	mov	r0, r8
 80071b8:	4798      	blx	r3
 80071ba:	2800      	cmp	r0, #0
 80071bc:	f43f aedf 	beq.w	8006f7e <_scanf_float+0x46>
 80071c0:	e6ea      	b.n	8006f98 <_scanf_float+0x60>
 80071c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80071c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80071ca:	463a      	mov	r2, r7
 80071cc:	4640      	mov	r0, r8
 80071ce:	4798      	blx	r3
 80071d0:	6923      	ldr	r3, [r4, #16]
 80071d2:	3b01      	subs	r3, #1
 80071d4:	6123      	str	r3, [r4, #16]
 80071d6:	e6ec      	b.n	8006fb2 <_scanf_float+0x7a>
 80071d8:	1e6b      	subs	r3, r5, #1
 80071da:	2b06      	cmp	r3, #6
 80071dc:	d825      	bhi.n	800722a <_scanf_float+0x2f2>
 80071de:	2d02      	cmp	r5, #2
 80071e0:	d836      	bhi.n	8007250 <_scanf_float+0x318>
 80071e2:	455e      	cmp	r6, fp
 80071e4:	f67f aee8 	bls.w	8006fb8 <_scanf_float+0x80>
 80071e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80071ec:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80071f0:	463a      	mov	r2, r7
 80071f2:	4640      	mov	r0, r8
 80071f4:	4798      	blx	r3
 80071f6:	6923      	ldr	r3, [r4, #16]
 80071f8:	3b01      	subs	r3, #1
 80071fa:	6123      	str	r3, [r4, #16]
 80071fc:	e7f1      	b.n	80071e2 <_scanf_float+0x2aa>
 80071fe:	9802      	ldr	r0, [sp, #8]
 8007200:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007204:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007208:	9002      	str	r0, [sp, #8]
 800720a:	463a      	mov	r2, r7
 800720c:	4640      	mov	r0, r8
 800720e:	4798      	blx	r3
 8007210:	6923      	ldr	r3, [r4, #16]
 8007212:	3b01      	subs	r3, #1
 8007214:	6123      	str	r3, [r4, #16]
 8007216:	f10a 3aff 	add.w	sl, sl, #4294967295
 800721a:	fa5f fa8a 	uxtb.w	sl, sl
 800721e:	f1ba 0f02 	cmp.w	sl, #2
 8007222:	d1ec      	bne.n	80071fe <_scanf_float+0x2c6>
 8007224:	3d03      	subs	r5, #3
 8007226:	b2ed      	uxtb	r5, r5
 8007228:	1b76      	subs	r6, r6, r5
 800722a:	6823      	ldr	r3, [r4, #0]
 800722c:	05da      	lsls	r2, r3, #23
 800722e:	d52f      	bpl.n	8007290 <_scanf_float+0x358>
 8007230:	055b      	lsls	r3, r3, #21
 8007232:	d510      	bpl.n	8007256 <_scanf_float+0x31e>
 8007234:	455e      	cmp	r6, fp
 8007236:	f67f aebf 	bls.w	8006fb8 <_scanf_float+0x80>
 800723a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800723e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007242:	463a      	mov	r2, r7
 8007244:	4640      	mov	r0, r8
 8007246:	4798      	blx	r3
 8007248:	6923      	ldr	r3, [r4, #16]
 800724a:	3b01      	subs	r3, #1
 800724c:	6123      	str	r3, [r4, #16]
 800724e:	e7f1      	b.n	8007234 <_scanf_float+0x2fc>
 8007250:	46aa      	mov	sl, r5
 8007252:	9602      	str	r6, [sp, #8]
 8007254:	e7df      	b.n	8007216 <_scanf_float+0x2de>
 8007256:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800725a:	6923      	ldr	r3, [r4, #16]
 800725c:	2965      	cmp	r1, #101	; 0x65
 800725e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007262:	f106 35ff 	add.w	r5, r6, #4294967295
 8007266:	6123      	str	r3, [r4, #16]
 8007268:	d00c      	beq.n	8007284 <_scanf_float+0x34c>
 800726a:	2945      	cmp	r1, #69	; 0x45
 800726c:	d00a      	beq.n	8007284 <_scanf_float+0x34c>
 800726e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007272:	463a      	mov	r2, r7
 8007274:	4640      	mov	r0, r8
 8007276:	4798      	blx	r3
 8007278:	6923      	ldr	r3, [r4, #16]
 800727a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800727e:	3b01      	subs	r3, #1
 8007280:	1eb5      	subs	r5, r6, #2
 8007282:	6123      	str	r3, [r4, #16]
 8007284:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007288:	463a      	mov	r2, r7
 800728a:	4640      	mov	r0, r8
 800728c:	4798      	blx	r3
 800728e:	462e      	mov	r6, r5
 8007290:	6825      	ldr	r5, [r4, #0]
 8007292:	f015 0510 	ands.w	r5, r5, #16
 8007296:	d159      	bne.n	800734c <_scanf_float+0x414>
 8007298:	7035      	strb	r5, [r6, #0]
 800729a:	6823      	ldr	r3, [r4, #0]
 800729c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80072a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072a4:	d11b      	bne.n	80072de <_scanf_float+0x3a6>
 80072a6:	9b01      	ldr	r3, [sp, #4]
 80072a8:	454b      	cmp	r3, r9
 80072aa:	eba3 0209 	sub.w	r2, r3, r9
 80072ae:	d123      	bne.n	80072f8 <_scanf_float+0x3c0>
 80072b0:	2200      	movs	r2, #0
 80072b2:	4659      	mov	r1, fp
 80072b4:	4640      	mov	r0, r8
 80072b6:	f000 ff2d 	bl	8008114 <_strtod_r>
 80072ba:	6822      	ldr	r2, [r4, #0]
 80072bc:	9b03      	ldr	r3, [sp, #12]
 80072be:	f012 0f02 	tst.w	r2, #2
 80072c2:	ec57 6b10 	vmov	r6, r7, d0
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	d021      	beq.n	800730e <_scanf_float+0x3d6>
 80072ca:	9903      	ldr	r1, [sp, #12]
 80072cc:	1d1a      	adds	r2, r3, #4
 80072ce:	600a      	str	r2, [r1, #0]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	e9c3 6700 	strd	r6, r7, [r3]
 80072d6:	68e3      	ldr	r3, [r4, #12]
 80072d8:	3301      	adds	r3, #1
 80072da:	60e3      	str	r3, [r4, #12]
 80072dc:	e66d      	b.n	8006fba <_scanf_float+0x82>
 80072de:	9b04      	ldr	r3, [sp, #16]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d0e5      	beq.n	80072b0 <_scanf_float+0x378>
 80072e4:	9905      	ldr	r1, [sp, #20]
 80072e6:	230a      	movs	r3, #10
 80072e8:	462a      	mov	r2, r5
 80072ea:	3101      	adds	r1, #1
 80072ec:	4640      	mov	r0, r8
 80072ee:	f000 ff99 	bl	8008224 <_strtol_r>
 80072f2:	9b04      	ldr	r3, [sp, #16]
 80072f4:	9e05      	ldr	r6, [sp, #20]
 80072f6:	1ac2      	subs	r2, r0, r3
 80072f8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80072fc:	429e      	cmp	r6, r3
 80072fe:	bf28      	it	cs
 8007300:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007304:	4912      	ldr	r1, [pc, #72]	; (8007350 <_scanf_float+0x418>)
 8007306:	4630      	mov	r0, r6
 8007308:	f000 f82c 	bl	8007364 <siprintf>
 800730c:	e7d0      	b.n	80072b0 <_scanf_float+0x378>
 800730e:	9903      	ldr	r1, [sp, #12]
 8007310:	f012 0f04 	tst.w	r2, #4
 8007314:	f103 0204 	add.w	r2, r3, #4
 8007318:	600a      	str	r2, [r1, #0]
 800731a:	d1d9      	bne.n	80072d0 <_scanf_float+0x398>
 800731c:	f8d3 8000 	ldr.w	r8, [r3]
 8007320:	ee10 2a10 	vmov	r2, s0
 8007324:	ee10 0a10 	vmov	r0, s0
 8007328:	463b      	mov	r3, r7
 800732a:	4639      	mov	r1, r7
 800732c:	f7f9 fbfe 	bl	8000b2c <__aeabi_dcmpun>
 8007330:	b128      	cbz	r0, 800733e <_scanf_float+0x406>
 8007332:	4808      	ldr	r0, [pc, #32]	; (8007354 <_scanf_float+0x41c>)
 8007334:	f000 f810 	bl	8007358 <nanf>
 8007338:	ed88 0a00 	vstr	s0, [r8]
 800733c:	e7cb      	b.n	80072d6 <_scanf_float+0x39e>
 800733e:	4630      	mov	r0, r6
 8007340:	4639      	mov	r1, r7
 8007342:	f7f9 fc51 	bl	8000be8 <__aeabi_d2f>
 8007346:	f8c8 0000 	str.w	r0, [r8]
 800734a:	e7c4      	b.n	80072d6 <_scanf_float+0x39e>
 800734c:	2500      	movs	r5, #0
 800734e:	e634      	b.n	8006fba <_scanf_float+0x82>
 8007350:	0800b89a 	.word	0x0800b89a
 8007354:	0800bcbb 	.word	0x0800bcbb

08007358 <nanf>:
 8007358:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007360 <nanf+0x8>
 800735c:	4770      	bx	lr
 800735e:	bf00      	nop
 8007360:	7fc00000 	.word	0x7fc00000

08007364 <siprintf>:
 8007364:	b40e      	push	{r1, r2, r3}
 8007366:	b500      	push	{lr}
 8007368:	b09c      	sub	sp, #112	; 0x70
 800736a:	ab1d      	add	r3, sp, #116	; 0x74
 800736c:	9002      	str	r0, [sp, #8]
 800736e:	9006      	str	r0, [sp, #24]
 8007370:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007374:	4809      	ldr	r0, [pc, #36]	; (800739c <siprintf+0x38>)
 8007376:	9107      	str	r1, [sp, #28]
 8007378:	9104      	str	r1, [sp, #16]
 800737a:	4909      	ldr	r1, [pc, #36]	; (80073a0 <siprintf+0x3c>)
 800737c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007380:	9105      	str	r1, [sp, #20]
 8007382:	6800      	ldr	r0, [r0, #0]
 8007384:	9301      	str	r3, [sp, #4]
 8007386:	a902      	add	r1, sp, #8
 8007388:	f002 ffae 	bl	800a2e8 <_svfiprintf_r>
 800738c:	9b02      	ldr	r3, [sp, #8]
 800738e:	2200      	movs	r2, #0
 8007390:	701a      	strb	r2, [r3, #0]
 8007392:	b01c      	add	sp, #112	; 0x70
 8007394:	f85d eb04 	ldr.w	lr, [sp], #4
 8007398:	b003      	add	sp, #12
 800739a:	4770      	bx	lr
 800739c:	200000ec 	.word	0x200000ec
 80073a0:	ffff0208 	.word	0xffff0208

080073a4 <siscanf>:
 80073a4:	b40e      	push	{r1, r2, r3}
 80073a6:	b510      	push	{r4, lr}
 80073a8:	b09f      	sub	sp, #124	; 0x7c
 80073aa:	ac21      	add	r4, sp, #132	; 0x84
 80073ac:	f44f 7101 	mov.w	r1, #516	; 0x204
 80073b0:	f854 2b04 	ldr.w	r2, [r4], #4
 80073b4:	9201      	str	r2, [sp, #4]
 80073b6:	f8ad 101c 	strh.w	r1, [sp, #28]
 80073ba:	9004      	str	r0, [sp, #16]
 80073bc:	9008      	str	r0, [sp, #32]
 80073be:	f7f8 ff07 	bl	80001d0 <strlen>
 80073c2:	4b0c      	ldr	r3, [pc, #48]	; (80073f4 <siscanf+0x50>)
 80073c4:	9005      	str	r0, [sp, #20]
 80073c6:	9009      	str	r0, [sp, #36]	; 0x24
 80073c8:	930d      	str	r3, [sp, #52]	; 0x34
 80073ca:	480b      	ldr	r0, [pc, #44]	; (80073f8 <siscanf+0x54>)
 80073cc:	9a01      	ldr	r2, [sp, #4]
 80073ce:	6800      	ldr	r0, [r0, #0]
 80073d0:	9403      	str	r4, [sp, #12]
 80073d2:	2300      	movs	r3, #0
 80073d4:	9311      	str	r3, [sp, #68]	; 0x44
 80073d6:	9316      	str	r3, [sp, #88]	; 0x58
 80073d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80073dc:	f8ad 301e 	strh.w	r3, [sp, #30]
 80073e0:	a904      	add	r1, sp, #16
 80073e2:	4623      	mov	r3, r4
 80073e4:	f003 f8da 	bl	800a59c <__ssvfiscanf_r>
 80073e8:	b01f      	add	sp, #124	; 0x7c
 80073ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073ee:	b003      	add	sp, #12
 80073f0:	4770      	bx	lr
 80073f2:	bf00      	nop
 80073f4:	0800741f 	.word	0x0800741f
 80073f8:	200000ec 	.word	0x200000ec

080073fc <__sread>:
 80073fc:	b510      	push	{r4, lr}
 80073fe:	460c      	mov	r4, r1
 8007400:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007404:	f003 fb94 	bl	800ab30 <_read_r>
 8007408:	2800      	cmp	r0, #0
 800740a:	bfab      	itete	ge
 800740c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800740e:	89a3      	ldrhlt	r3, [r4, #12]
 8007410:	181b      	addge	r3, r3, r0
 8007412:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007416:	bfac      	ite	ge
 8007418:	6563      	strge	r3, [r4, #84]	; 0x54
 800741a:	81a3      	strhlt	r3, [r4, #12]
 800741c:	bd10      	pop	{r4, pc}

0800741e <__seofread>:
 800741e:	2000      	movs	r0, #0
 8007420:	4770      	bx	lr

08007422 <__swrite>:
 8007422:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007426:	461f      	mov	r7, r3
 8007428:	898b      	ldrh	r3, [r1, #12]
 800742a:	05db      	lsls	r3, r3, #23
 800742c:	4605      	mov	r5, r0
 800742e:	460c      	mov	r4, r1
 8007430:	4616      	mov	r6, r2
 8007432:	d505      	bpl.n	8007440 <__swrite+0x1e>
 8007434:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007438:	2302      	movs	r3, #2
 800743a:	2200      	movs	r2, #0
 800743c:	f002 f906 	bl	800964c <_lseek_r>
 8007440:	89a3      	ldrh	r3, [r4, #12]
 8007442:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007446:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800744a:	81a3      	strh	r3, [r4, #12]
 800744c:	4632      	mov	r2, r6
 800744e:	463b      	mov	r3, r7
 8007450:	4628      	mov	r0, r5
 8007452:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007456:	f000 bee7 	b.w	8008228 <_write_r>

0800745a <__sseek>:
 800745a:	b510      	push	{r4, lr}
 800745c:	460c      	mov	r4, r1
 800745e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007462:	f002 f8f3 	bl	800964c <_lseek_r>
 8007466:	1c43      	adds	r3, r0, #1
 8007468:	89a3      	ldrh	r3, [r4, #12]
 800746a:	bf15      	itete	ne
 800746c:	6560      	strne	r0, [r4, #84]	; 0x54
 800746e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007472:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007476:	81a3      	strheq	r3, [r4, #12]
 8007478:	bf18      	it	ne
 800747a:	81a3      	strhne	r3, [r4, #12]
 800747c:	bd10      	pop	{r4, pc}

0800747e <__sclose>:
 800747e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007482:	f000 bee3 	b.w	800824c <_close_r>

08007486 <strchr>:
 8007486:	b2c9      	uxtb	r1, r1
 8007488:	4603      	mov	r3, r0
 800748a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800748e:	b11a      	cbz	r2, 8007498 <strchr+0x12>
 8007490:	428a      	cmp	r2, r1
 8007492:	d1f9      	bne.n	8007488 <strchr+0x2>
 8007494:	4618      	mov	r0, r3
 8007496:	4770      	bx	lr
 8007498:	2900      	cmp	r1, #0
 800749a:	bf18      	it	ne
 800749c:	2300      	movne	r3, #0
 800749e:	e7f9      	b.n	8007494 <strchr+0xe>

080074a0 <strstr>:
 80074a0:	780a      	ldrb	r2, [r1, #0]
 80074a2:	b570      	push	{r4, r5, r6, lr}
 80074a4:	b96a      	cbnz	r2, 80074c2 <strstr+0x22>
 80074a6:	bd70      	pop	{r4, r5, r6, pc}
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d109      	bne.n	80074c0 <strstr+0x20>
 80074ac:	460c      	mov	r4, r1
 80074ae:	4605      	mov	r5, r0
 80074b0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d0f6      	beq.n	80074a6 <strstr+0x6>
 80074b8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80074bc:	429e      	cmp	r6, r3
 80074be:	d0f7      	beq.n	80074b0 <strstr+0x10>
 80074c0:	3001      	adds	r0, #1
 80074c2:	7803      	ldrb	r3, [r0, #0]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d1ef      	bne.n	80074a8 <strstr+0x8>
 80074c8:	4618      	mov	r0, r3
 80074ca:	e7ec      	b.n	80074a6 <strstr+0x6>

080074cc <sulp>:
 80074cc:	b570      	push	{r4, r5, r6, lr}
 80074ce:	4604      	mov	r4, r0
 80074d0:	460d      	mov	r5, r1
 80074d2:	ec45 4b10 	vmov	d0, r4, r5
 80074d6:	4616      	mov	r6, r2
 80074d8:	f002 fc64 	bl	8009da4 <__ulp>
 80074dc:	ec51 0b10 	vmov	r0, r1, d0
 80074e0:	b17e      	cbz	r6, 8007502 <sulp+0x36>
 80074e2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80074e6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	dd09      	ble.n	8007502 <sulp+0x36>
 80074ee:	051b      	lsls	r3, r3, #20
 80074f0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80074f4:	2400      	movs	r4, #0
 80074f6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80074fa:	4622      	mov	r2, r4
 80074fc:	462b      	mov	r3, r5
 80074fe:	f7f9 f87b 	bl	80005f8 <__aeabi_dmul>
 8007502:	bd70      	pop	{r4, r5, r6, pc}
 8007504:	0000      	movs	r0, r0
	...

08007508 <_strtod_l>:
 8007508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800750c:	ed2d 8b02 	vpush	{d8}
 8007510:	b09d      	sub	sp, #116	; 0x74
 8007512:	461f      	mov	r7, r3
 8007514:	2300      	movs	r3, #0
 8007516:	9318      	str	r3, [sp, #96]	; 0x60
 8007518:	4ba2      	ldr	r3, [pc, #648]	; (80077a4 <_strtod_l+0x29c>)
 800751a:	9213      	str	r2, [sp, #76]	; 0x4c
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	9305      	str	r3, [sp, #20]
 8007520:	4604      	mov	r4, r0
 8007522:	4618      	mov	r0, r3
 8007524:	4688      	mov	r8, r1
 8007526:	f7f8 fe53 	bl	80001d0 <strlen>
 800752a:	f04f 0a00 	mov.w	sl, #0
 800752e:	4605      	mov	r5, r0
 8007530:	f04f 0b00 	mov.w	fp, #0
 8007534:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007538:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800753a:	781a      	ldrb	r2, [r3, #0]
 800753c:	2a2b      	cmp	r2, #43	; 0x2b
 800753e:	d04e      	beq.n	80075de <_strtod_l+0xd6>
 8007540:	d83b      	bhi.n	80075ba <_strtod_l+0xb2>
 8007542:	2a0d      	cmp	r2, #13
 8007544:	d834      	bhi.n	80075b0 <_strtod_l+0xa8>
 8007546:	2a08      	cmp	r2, #8
 8007548:	d834      	bhi.n	80075b4 <_strtod_l+0xac>
 800754a:	2a00      	cmp	r2, #0
 800754c:	d03e      	beq.n	80075cc <_strtod_l+0xc4>
 800754e:	2300      	movs	r3, #0
 8007550:	930a      	str	r3, [sp, #40]	; 0x28
 8007552:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007554:	7833      	ldrb	r3, [r6, #0]
 8007556:	2b30      	cmp	r3, #48	; 0x30
 8007558:	f040 80b0 	bne.w	80076bc <_strtod_l+0x1b4>
 800755c:	7873      	ldrb	r3, [r6, #1]
 800755e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007562:	2b58      	cmp	r3, #88	; 0x58
 8007564:	d168      	bne.n	8007638 <_strtod_l+0x130>
 8007566:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007568:	9301      	str	r3, [sp, #4]
 800756a:	ab18      	add	r3, sp, #96	; 0x60
 800756c:	9702      	str	r7, [sp, #8]
 800756e:	9300      	str	r3, [sp, #0]
 8007570:	4a8d      	ldr	r2, [pc, #564]	; (80077a8 <_strtod_l+0x2a0>)
 8007572:	ab19      	add	r3, sp, #100	; 0x64
 8007574:	a917      	add	r1, sp, #92	; 0x5c
 8007576:	4620      	mov	r0, r4
 8007578:	f001 fd5c 	bl	8009034 <__gethex>
 800757c:	f010 0707 	ands.w	r7, r0, #7
 8007580:	4605      	mov	r5, r0
 8007582:	d005      	beq.n	8007590 <_strtod_l+0x88>
 8007584:	2f06      	cmp	r7, #6
 8007586:	d12c      	bne.n	80075e2 <_strtod_l+0xda>
 8007588:	3601      	adds	r6, #1
 800758a:	2300      	movs	r3, #0
 800758c:	9617      	str	r6, [sp, #92]	; 0x5c
 800758e:	930a      	str	r3, [sp, #40]	; 0x28
 8007590:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007592:	2b00      	cmp	r3, #0
 8007594:	f040 8590 	bne.w	80080b8 <_strtod_l+0xbb0>
 8007598:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800759a:	b1eb      	cbz	r3, 80075d8 <_strtod_l+0xd0>
 800759c:	4652      	mov	r2, sl
 800759e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80075a2:	ec43 2b10 	vmov	d0, r2, r3
 80075a6:	b01d      	add	sp, #116	; 0x74
 80075a8:	ecbd 8b02 	vpop	{d8}
 80075ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b0:	2a20      	cmp	r2, #32
 80075b2:	d1cc      	bne.n	800754e <_strtod_l+0x46>
 80075b4:	3301      	adds	r3, #1
 80075b6:	9317      	str	r3, [sp, #92]	; 0x5c
 80075b8:	e7be      	b.n	8007538 <_strtod_l+0x30>
 80075ba:	2a2d      	cmp	r2, #45	; 0x2d
 80075bc:	d1c7      	bne.n	800754e <_strtod_l+0x46>
 80075be:	2201      	movs	r2, #1
 80075c0:	920a      	str	r2, [sp, #40]	; 0x28
 80075c2:	1c5a      	adds	r2, r3, #1
 80075c4:	9217      	str	r2, [sp, #92]	; 0x5c
 80075c6:	785b      	ldrb	r3, [r3, #1]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d1c2      	bne.n	8007552 <_strtod_l+0x4a>
 80075cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80075ce:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	f040 856e 	bne.w	80080b4 <_strtod_l+0xbac>
 80075d8:	4652      	mov	r2, sl
 80075da:	465b      	mov	r3, fp
 80075dc:	e7e1      	b.n	80075a2 <_strtod_l+0x9a>
 80075de:	2200      	movs	r2, #0
 80075e0:	e7ee      	b.n	80075c0 <_strtod_l+0xb8>
 80075e2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80075e4:	b13a      	cbz	r2, 80075f6 <_strtod_l+0xee>
 80075e6:	2135      	movs	r1, #53	; 0x35
 80075e8:	a81a      	add	r0, sp, #104	; 0x68
 80075ea:	f002 fce6 	bl	8009fba <__copybits>
 80075ee:	9918      	ldr	r1, [sp, #96]	; 0x60
 80075f0:	4620      	mov	r0, r4
 80075f2:	f002 f8a5 	bl	8009740 <_Bfree>
 80075f6:	3f01      	subs	r7, #1
 80075f8:	2f04      	cmp	r7, #4
 80075fa:	d806      	bhi.n	800760a <_strtod_l+0x102>
 80075fc:	e8df f007 	tbb	[pc, r7]
 8007600:	1714030a 	.word	0x1714030a
 8007604:	0a          	.byte	0x0a
 8007605:	00          	.byte	0x00
 8007606:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800760a:	0728      	lsls	r0, r5, #28
 800760c:	d5c0      	bpl.n	8007590 <_strtod_l+0x88>
 800760e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007612:	e7bd      	b.n	8007590 <_strtod_l+0x88>
 8007614:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007618:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800761a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800761e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007622:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007626:	e7f0      	b.n	800760a <_strtod_l+0x102>
 8007628:	f8df b180 	ldr.w	fp, [pc, #384]	; 80077ac <_strtod_l+0x2a4>
 800762c:	e7ed      	b.n	800760a <_strtod_l+0x102>
 800762e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007632:	f04f 3aff 	mov.w	sl, #4294967295
 8007636:	e7e8      	b.n	800760a <_strtod_l+0x102>
 8007638:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800763a:	1c5a      	adds	r2, r3, #1
 800763c:	9217      	str	r2, [sp, #92]	; 0x5c
 800763e:	785b      	ldrb	r3, [r3, #1]
 8007640:	2b30      	cmp	r3, #48	; 0x30
 8007642:	d0f9      	beq.n	8007638 <_strtod_l+0x130>
 8007644:	2b00      	cmp	r3, #0
 8007646:	d0a3      	beq.n	8007590 <_strtod_l+0x88>
 8007648:	2301      	movs	r3, #1
 800764a:	f04f 0900 	mov.w	r9, #0
 800764e:	9304      	str	r3, [sp, #16]
 8007650:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007652:	9308      	str	r3, [sp, #32]
 8007654:	f8cd 901c 	str.w	r9, [sp, #28]
 8007658:	464f      	mov	r7, r9
 800765a:	220a      	movs	r2, #10
 800765c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800765e:	7806      	ldrb	r6, [r0, #0]
 8007660:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007664:	b2d9      	uxtb	r1, r3
 8007666:	2909      	cmp	r1, #9
 8007668:	d92a      	bls.n	80076c0 <_strtod_l+0x1b8>
 800766a:	9905      	ldr	r1, [sp, #20]
 800766c:	462a      	mov	r2, r5
 800766e:	f003 fac3 	bl	800abf8 <strncmp>
 8007672:	b398      	cbz	r0, 80076dc <_strtod_l+0x1d4>
 8007674:	2000      	movs	r0, #0
 8007676:	4632      	mov	r2, r6
 8007678:	463d      	mov	r5, r7
 800767a:	9005      	str	r0, [sp, #20]
 800767c:	4603      	mov	r3, r0
 800767e:	2a65      	cmp	r2, #101	; 0x65
 8007680:	d001      	beq.n	8007686 <_strtod_l+0x17e>
 8007682:	2a45      	cmp	r2, #69	; 0x45
 8007684:	d118      	bne.n	80076b8 <_strtod_l+0x1b0>
 8007686:	b91d      	cbnz	r5, 8007690 <_strtod_l+0x188>
 8007688:	9a04      	ldr	r2, [sp, #16]
 800768a:	4302      	orrs	r2, r0
 800768c:	d09e      	beq.n	80075cc <_strtod_l+0xc4>
 800768e:	2500      	movs	r5, #0
 8007690:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8007694:	f108 0201 	add.w	r2, r8, #1
 8007698:	9217      	str	r2, [sp, #92]	; 0x5c
 800769a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800769e:	2a2b      	cmp	r2, #43	; 0x2b
 80076a0:	d075      	beq.n	800778e <_strtod_l+0x286>
 80076a2:	2a2d      	cmp	r2, #45	; 0x2d
 80076a4:	d07b      	beq.n	800779e <_strtod_l+0x296>
 80076a6:	f04f 0c00 	mov.w	ip, #0
 80076aa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80076ae:	2909      	cmp	r1, #9
 80076b0:	f240 8082 	bls.w	80077b8 <_strtod_l+0x2b0>
 80076b4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80076b8:	2600      	movs	r6, #0
 80076ba:	e09d      	b.n	80077f8 <_strtod_l+0x2f0>
 80076bc:	2300      	movs	r3, #0
 80076be:	e7c4      	b.n	800764a <_strtod_l+0x142>
 80076c0:	2f08      	cmp	r7, #8
 80076c2:	bfd8      	it	le
 80076c4:	9907      	ldrle	r1, [sp, #28]
 80076c6:	f100 0001 	add.w	r0, r0, #1
 80076ca:	bfda      	itte	le
 80076cc:	fb02 3301 	mlale	r3, r2, r1, r3
 80076d0:	9307      	strle	r3, [sp, #28]
 80076d2:	fb02 3909 	mlagt	r9, r2, r9, r3
 80076d6:	3701      	adds	r7, #1
 80076d8:	9017      	str	r0, [sp, #92]	; 0x5c
 80076da:	e7bf      	b.n	800765c <_strtod_l+0x154>
 80076dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80076de:	195a      	adds	r2, r3, r5
 80076e0:	9217      	str	r2, [sp, #92]	; 0x5c
 80076e2:	5d5a      	ldrb	r2, [r3, r5]
 80076e4:	2f00      	cmp	r7, #0
 80076e6:	d037      	beq.n	8007758 <_strtod_l+0x250>
 80076e8:	9005      	str	r0, [sp, #20]
 80076ea:	463d      	mov	r5, r7
 80076ec:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80076f0:	2b09      	cmp	r3, #9
 80076f2:	d912      	bls.n	800771a <_strtod_l+0x212>
 80076f4:	2301      	movs	r3, #1
 80076f6:	e7c2      	b.n	800767e <_strtod_l+0x176>
 80076f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80076fa:	1c5a      	adds	r2, r3, #1
 80076fc:	9217      	str	r2, [sp, #92]	; 0x5c
 80076fe:	785a      	ldrb	r2, [r3, #1]
 8007700:	3001      	adds	r0, #1
 8007702:	2a30      	cmp	r2, #48	; 0x30
 8007704:	d0f8      	beq.n	80076f8 <_strtod_l+0x1f0>
 8007706:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800770a:	2b08      	cmp	r3, #8
 800770c:	f200 84d9 	bhi.w	80080c2 <_strtod_l+0xbba>
 8007710:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007712:	9005      	str	r0, [sp, #20]
 8007714:	2000      	movs	r0, #0
 8007716:	9308      	str	r3, [sp, #32]
 8007718:	4605      	mov	r5, r0
 800771a:	3a30      	subs	r2, #48	; 0x30
 800771c:	f100 0301 	add.w	r3, r0, #1
 8007720:	d014      	beq.n	800774c <_strtod_l+0x244>
 8007722:	9905      	ldr	r1, [sp, #20]
 8007724:	4419      	add	r1, r3
 8007726:	9105      	str	r1, [sp, #20]
 8007728:	462b      	mov	r3, r5
 800772a:	eb00 0e05 	add.w	lr, r0, r5
 800772e:	210a      	movs	r1, #10
 8007730:	4573      	cmp	r3, lr
 8007732:	d113      	bne.n	800775c <_strtod_l+0x254>
 8007734:	182b      	adds	r3, r5, r0
 8007736:	2b08      	cmp	r3, #8
 8007738:	f105 0501 	add.w	r5, r5, #1
 800773c:	4405      	add	r5, r0
 800773e:	dc1c      	bgt.n	800777a <_strtod_l+0x272>
 8007740:	9907      	ldr	r1, [sp, #28]
 8007742:	230a      	movs	r3, #10
 8007744:	fb03 2301 	mla	r3, r3, r1, r2
 8007748:	9307      	str	r3, [sp, #28]
 800774a:	2300      	movs	r3, #0
 800774c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800774e:	1c51      	adds	r1, r2, #1
 8007750:	9117      	str	r1, [sp, #92]	; 0x5c
 8007752:	7852      	ldrb	r2, [r2, #1]
 8007754:	4618      	mov	r0, r3
 8007756:	e7c9      	b.n	80076ec <_strtod_l+0x1e4>
 8007758:	4638      	mov	r0, r7
 800775a:	e7d2      	b.n	8007702 <_strtod_l+0x1fa>
 800775c:	2b08      	cmp	r3, #8
 800775e:	dc04      	bgt.n	800776a <_strtod_l+0x262>
 8007760:	9e07      	ldr	r6, [sp, #28]
 8007762:	434e      	muls	r6, r1
 8007764:	9607      	str	r6, [sp, #28]
 8007766:	3301      	adds	r3, #1
 8007768:	e7e2      	b.n	8007730 <_strtod_l+0x228>
 800776a:	f103 0c01 	add.w	ip, r3, #1
 800776e:	f1bc 0f10 	cmp.w	ip, #16
 8007772:	bfd8      	it	le
 8007774:	fb01 f909 	mulle.w	r9, r1, r9
 8007778:	e7f5      	b.n	8007766 <_strtod_l+0x25e>
 800777a:	2d10      	cmp	r5, #16
 800777c:	bfdc      	itt	le
 800777e:	230a      	movle	r3, #10
 8007780:	fb03 2909 	mlale	r9, r3, r9, r2
 8007784:	e7e1      	b.n	800774a <_strtod_l+0x242>
 8007786:	2300      	movs	r3, #0
 8007788:	9305      	str	r3, [sp, #20]
 800778a:	2301      	movs	r3, #1
 800778c:	e77c      	b.n	8007688 <_strtod_l+0x180>
 800778e:	f04f 0c00 	mov.w	ip, #0
 8007792:	f108 0202 	add.w	r2, r8, #2
 8007796:	9217      	str	r2, [sp, #92]	; 0x5c
 8007798:	f898 2002 	ldrb.w	r2, [r8, #2]
 800779c:	e785      	b.n	80076aa <_strtod_l+0x1a2>
 800779e:	f04f 0c01 	mov.w	ip, #1
 80077a2:	e7f6      	b.n	8007792 <_strtod_l+0x28a>
 80077a4:	0800bae8 	.word	0x0800bae8
 80077a8:	0800b8a0 	.word	0x0800b8a0
 80077ac:	7ff00000 	.word	0x7ff00000
 80077b0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80077b2:	1c51      	adds	r1, r2, #1
 80077b4:	9117      	str	r1, [sp, #92]	; 0x5c
 80077b6:	7852      	ldrb	r2, [r2, #1]
 80077b8:	2a30      	cmp	r2, #48	; 0x30
 80077ba:	d0f9      	beq.n	80077b0 <_strtod_l+0x2a8>
 80077bc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80077c0:	2908      	cmp	r1, #8
 80077c2:	f63f af79 	bhi.w	80076b8 <_strtod_l+0x1b0>
 80077c6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80077ca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80077cc:	9206      	str	r2, [sp, #24]
 80077ce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80077d0:	1c51      	adds	r1, r2, #1
 80077d2:	9117      	str	r1, [sp, #92]	; 0x5c
 80077d4:	7852      	ldrb	r2, [r2, #1]
 80077d6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80077da:	2e09      	cmp	r6, #9
 80077dc:	d937      	bls.n	800784e <_strtod_l+0x346>
 80077de:	9e06      	ldr	r6, [sp, #24]
 80077e0:	1b89      	subs	r1, r1, r6
 80077e2:	2908      	cmp	r1, #8
 80077e4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80077e8:	dc02      	bgt.n	80077f0 <_strtod_l+0x2e8>
 80077ea:	4576      	cmp	r6, lr
 80077ec:	bfa8      	it	ge
 80077ee:	4676      	movge	r6, lr
 80077f0:	f1bc 0f00 	cmp.w	ip, #0
 80077f4:	d000      	beq.n	80077f8 <_strtod_l+0x2f0>
 80077f6:	4276      	negs	r6, r6
 80077f8:	2d00      	cmp	r5, #0
 80077fa:	d14d      	bne.n	8007898 <_strtod_l+0x390>
 80077fc:	9904      	ldr	r1, [sp, #16]
 80077fe:	4301      	orrs	r1, r0
 8007800:	f47f aec6 	bne.w	8007590 <_strtod_l+0x88>
 8007804:	2b00      	cmp	r3, #0
 8007806:	f47f aee1 	bne.w	80075cc <_strtod_l+0xc4>
 800780a:	2a69      	cmp	r2, #105	; 0x69
 800780c:	d027      	beq.n	800785e <_strtod_l+0x356>
 800780e:	dc24      	bgt.n	800785a <_strtod_l+0x352>
 8007810:	2a49      	cmp	r2, #73	; 0x49
 8007812:	d024      	beq.n	800785e <_strtod_l+0x356>
 8007814:	2a4e      	cmp	r2, #78	; 0x4e
 8007816:	f47f aed9 	bne.w	80075cc <_strtod_l+0xc4>
 800781a:	499f      	ldr	r1, [pc, #636]	; (8007a98 <_strtod_l+0x590>)
 800781c:	a817      	add	r0, sp, #92	; 0x5c
 800781e:	f001 fe61 	bl	80094e4 <__match>
 8007822:	2800      	cmp	r0, #0
 8007824:	f43f aed2 	beq.w	80075cc <_strtod_l+0xc4>
 8007828:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800782a:	781b      	ldrb	r3, [r3, #0]
 800782c:	2b28      	cmp	r3, #40	; 0x28
 800782e:	d12d      	bne.n	800788c <_strtod_l+0x384>
 8007830:	499a      	ldr	r1, [pc, #616]	; (8007a9c <_strtod_l+0x594>)
 8007832:	aa1a      	add	r2, sp, #104	; 0x68
 8007834:	a817      	add	r0, sp, #92	; 0x5c
 8007836:	f001 fe69 	bl	800950c <__hexnan>
 800783a:	2805      	cmp	r0, #5
 800783c:	d126      	bne.n	800788c <_strtod_l+0x384>
 800783e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007840:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8007844:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007848:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800784c:	e6a0      	b.n	8007590 <_strtod_l+0x88>
 800784e:	210a      	movs	r1, #10
 8007850:	fb01 2e0e 	mla	lr, r1, lr, r2
 8007854:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007858:	e7b9      	b.n	80077ce <_strtod_l+0x2c6>
 800785a:	2a6e      	cmp	r2, #110	; 0x6e
 800785c:	e7db      	b.n	8007816 <_strtod_l+0x30e>
 800785e:	4990      	ldr	r1, [pc, #576]	; (8007aa0 <_strtod_l+0x598>)
 8007860:	a817      	add	r0, sp, #92	; 0x5c
 8007862:	f001 fe3f 	bl	80094e4 <__match>
 8007866:	2800      	cmp	r0, #0
 8007868:	f43f aeb0 	beq.w	80075cc <_strtod_l+0xc4>
 800786c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800786e:	498d      	ldr	r1, [pc, #564]	; (8007aa4 <_strtod_l+0x59c>)
 8007870:	3b01      	subs	r3, #1
 8007872:	a817      	add	r0, sp, #92	; 0x5c
 8007874:	9317      	str	r3, [sp, #92]	; 0x5c
 8007876:	f001 fe35 	bl	80094e4 <__match>
 800787a:	b910      	cbnz	r0, 8007882 <_strtod_l+0x37a>
 800787c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800787e:	3301      	adds	r3, #1
 8007880:	9317      	str	r3, [sp, #92]	; 0x5c
 8007882:	f8df b230 	ldr.w	fp, [pc, #560]	; 8007ab4 <_strtod_l+0x5ac>
 8007886:	f04f 0a00 	mov.w	sl, #0
 800788a:	e681      	b.n	8007590 <_strtod_l+0x88>
 800788c:	4886      	ldr	r0, [pc, #536]	; (8007aa8 <_strtod_l+0x5a0>)
 800788e:	f003 f963 	bl	800ab58 <nan>
 8007892:	ec5b ab10 	vmov	sl, fp, d0
 8007896:	e67b      	b.n	8007590 <_strtod_l+0x88>
 8007898:	9b05      	ldr	r3, [sp, #20]
 800789a:	9807      	ldr	r0, [sp, #28]
 800789c:	1af3      	subs	r3, r6, r3
 800789e:	2f00      	cmp	r7, #0
 80078a0:	bf08      	it	eq
 80078a2:	462f      	moveq	r7, r5
 80078a4:	2d10      	cmp	r5, #16
 80078a6:	9306      	str	r3, [sp, #24]
 80078a8:	46a8      	mov	r8, r5
 80078aa:	bfa8      	it	ge
 80078ac:	f04f 0810 	movge.w	r8, #16
 80078b0:	f7f8 fe28 	bl	8000504 <__aeabi_ui2d>
 80078b4:	2d09      	cmp	r5, #9
 80078b6:	4682      	mov	sl, r0
 80078b8:	468b      	mov	fp, r1
 80078ba:	dd13      	ble.n	80078e4 <_strtod_l+0x3dc>
 80078bc:	4b7b      	ldr	r3, [pc, #492]	; (8007aac <_strtod_l+0x5a4>)
 80078be:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80078c2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80078c6:	f7f8 fe97 	bl	80005f8 <__aeabi_dmul>
 80078ca:	4682      	mov	sl, r0
 80078cc:	4648      	mov	r0, r9
 80078ce:	468b      	mov	fp, r1
 80078d0:	f7f8 fe18 	bl	8000504 <__aeabi_ui2d>
 80078d4:	4602      	mov	r2, r0
 80078d6:	460b      	mov	r3, r1
 80078d8:	4650      	mov	r0, sl
 80078da:	4659      	mov	r1, fp
 80078dc:	f7f8 fcd6 	bl	800028c <__adddf3>
 80078e0:	4682      	mov	sl, r0
 80078e2:	468b      	mov	fp, r1
 80078e4:	2d0f      	cmp	r5, #15
 80078e6:	dc38      	bgt.n	800795a <_strtod_l+0x452>
 80078e8:	9b06      	ldr	r3, [sp, #24]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	f43f ae50 	beq.w	8007590 <_strtod_l+0x88>
 80078f0:	dd24      	ble.n	800793c <_strtod_l+0x434>
 80078f2:	2b16      	cmp	r3, #22
 80078f4:	dc0b      	bgt.n	800790e <_strtod_l+0x406>
 80078f6:	496d      	ldr	r1, [pc, #436]	; (8007aac <_strtod_l+0x5a4>)
 80078f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80078fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007900:	4652      	mov	r2, sl
 8007902:	465b      	mov	r3, fp
 8007904:	f7f8 fe78 	bl	80005f8 <__aeabi_dmul>
 8007908:	4682      	mov	sl, r0
 800790a:	468b      	mov	fp, r1
 800790c:	e640      	b.n	8007590 <_strtod_l+0x88>
 800790e:	9a06      	ldr	r2, [sp, #24]
 8007910:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007914:	4293      	cmp	r3, r2
 8007916:	db20      	blt.n	800795a <_strtod_l+0x452>
 8007918:	4c64      	ldr	r4, [pc, #400]	; (8007aac <_strtod_l+0x5a4>)
 800791a:	f1c5 050f 	rsb	r5, r5, #15
 800791e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007922:	4652      	mov	r2, sl
 8007924:	465b      	mov	r3, fp
 8007926:	e9d1 0100 	ldrd	r0, r1, [r1]
 800792a:	f7f8 fe65 	bl	80005f8 <__aeabi_dmul>
 800792e:	9b06      	ldr	r3, [sp, #24]
 8007930:	1b5d      	subs	r5, r3, r5
 8007932:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007936:	e9d4 2300 	ldrd	r2, r3, [r4]
 800793a:	e7e3      	b.n	8007904 <_strtod_l+0x3fc>
 800793c:	9b06      	ldr	r3, [sp, #24]
 800793e:	3316      	adds	r3, #22
 8007940:	db0b      	blt.n	800795a <_strtod_l+0x452>
 8007942:	9b05      	ldr	r3, [sp, #20]
 8007944:	1b9e      	subs	r6, r3, r6
 8007946:	4b59      	ldr	r3, [pc, #356]	; (8007aac <_strtod_l+0x5a4>)
 8007948:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800794c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007950:	4650      	mov	r0, sl
 8007952:	4659      	mov	r1, fp
 8007954:	f7f8 ff7a 	bl	800084c <__aeabi_ddiv>
 8007958:	e7d6      	b.n	8007908 <_strtod_l+0x400>
 800795a:	9b06      	ldr	r3, [sp, #24]
 800795c:	eba5 0808 	sub.w	r8, r5, r8
 8007960:	4498      	add	r8, r3
 8007962:	f1b8 0f00 	cmp.w	r8, #0
 8007966:	dd74      	ble.n	8007a52 <_strtod_l+0x54a>
 8007968:	f018 030f 	ands.w	r3, r8, #15
 800796c:	d00a      	beq.n	8007984 <_strtod_l+0x47c>
 800796e:	494f      	ldr	r1, [pc, #316]	; (8007aac <_strtod_l+0x5a4>)
 8007970:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007974:	4652      	mov	r2, sl
 8007976:	465b      	mov	r3, fp
 8007978:	e9d1 0100 	ldrd	r0, r1, [r1]
 800797c:	f7f8 fe3c 	bl	80005f8 <__aeabi_dmul>
 8007980:	4682      	mov	sl, r0
 8007982:	468b      	mov	fp, r1
 8007984:	f038 080f 	bics.w	r8, r8, #15
 8007988:	d04f      	beq.n	8007a2a <_strtod_l+0x522>
 800798a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800798e:	dd22      	ble.n	80079d6 <_strtod_l+0x4ce>
 8007990:	2500      	movs	r5, #0
 8007992:	462e      	mov	r6, r5
 8007994:	9507      	str	r5, [sp, #28]
 8007996:	9505      	str	r5, [sp, #20]
 8007998:	2322      	movs	r3, #34	; 0x22
 800799a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8007ab4 <_strtod_l+0x5ac>
 800799e:	6023      	str	r3, [r4, #0]
 80079a0:	f04f 0a00 	mov.w	sl, #0
 80079a4:	9b07      	ldr	r3, [sp, #28]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	f43f adf2 	beq.w	8007590 <_strtod_l+0x88>
 80079ac:	9918      	ldr	r1, [sp, #96]	; 0x60
 80079ae:	4620      	mov	r0, r4
 80079b0:	f001 fec6 	bl	8009740 <_Bfree>
 80079b4:	9905      	ldr	r1, [sp, #20]
 80079b6:	4620      	mov	r0, r4
 80079b8:	f001 fec2 	bl	8009740 <_Bfree>
 80079bc:	4631      	mov	r1, r6
 80079be:	4620      	mov	r0, r4
 80079c0:	f001 febe 	bl	8009740 <_Bfree>
 80079c4:	9907      	ldr	r1, [sp, #28]
 80079c6:	4620      	mov	r0, r4
 80079c8:	f001 feba 	bl	8009740 <_Bfree>
 80079cc:	4629      	mov	r1, r5
 80079ce:	4620      	mov	r0, r4
 80079d0:	f001 feb6 	bl	8009740 <_Bfree>
 80079d4:	e5dc      	b.n	8007590 <_strtod_l+0x88>
 80079d6:	4b36      	ldr	r3, [pc, #216]	; (8007ab0 <_strtod_l+0x5a8>)
 80079d8:	9304      	str	r3, [sp, #16]
 80079da:	2300      	movs	r3, #0
 80079dc:	ea4f 1828 	mov.w	r8, r8, asr #4
 80079e0:	4650      	mov	r0, sl
 80079e2:	4659      	mov	r1, fp
 80079e4:	4699      	mov	r9, r3
 80079e6:	f1b8 0f01 	cmp.w	r8, #1
 80079ea:	dc21      	bgt.n	8007a30 <_strtod_l+0x528>
 80079ec:	b10b      	cbz	r3, 80079f2 <_strtod_l+0x4ea>
 80079ee:	4682      	mov	sl, r0
 80079f0:	468b      	mov	fp, r1
 80079f2:	4b2f      	ldr	r3, [pc, #188]	; (8007ab0 <_strtod_l+0x5a8>)
 80079f4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80079f8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80079fc:	4652      	mov	r2, sl
 80079fe:	465b      	mov	r3, fp
 8007a00:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007a04:	f7f8 fdf8 	bl	80005f8 <__aeabi_dmul>
 8007a08:	4b2a      	ldr	r3, [pc, #168]	; (8007ab4 <_strtod_l+0x5ac>)
 8007a0a:	460a      	mov	r2, r1
 8007a0c:	400b      	ands	r3, r1
 8007a0e:	492a      	ldr	r1, [pc, #168]	; (8007ab8 <_strtod_l+0x5b0>)
 8007a10:	428b      	cmp	r3, r1
 8007a12:	4682      	mov	sl, r0
 8007a14:	d8bc      	bhi.n	8007990 <_strtod_l+0x488>
 8007a16:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007a1a:	428b      	cmp	r3, r1
 8007a1c:	bf86      	itte	hi
 8007a1e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8007abc <_strtod_l+0x5b4>
 8007a22:	f04f 3aff 	movhi.w	sl, #4294967295
 8007a26:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	9304      	str	r3, [sp, #16]
 8007a2e:	e084      	b.n	8007b3a <_strtod_l+0x632>
 8007a30:	f018 0f01 	tst.w	r8, #1
 8007a34:	d005      	beq.n	8007a42 <_strtod_l+0x53a>
 8007a36:	9b04      	ldr	r3, [sp, #16]
 8007a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a3c:	f7f8 fddc 	bl	80005f8 <__aeabi_dmul>
 8007a40:	2301      	movs	r3, #1
 8007a42:	9a04      	ldr	r2, [sp, #16]
 8007a44:	3208      	adds	r2, #8
 8007a46:	f109 0901 	add.w	r9, r9, #1
 8007a4a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007a4e:	9204      	str	r2, [sp, #16]
 8007a50:	e7c9      	b.n	80079e6 <_strtod_l+0x4de>
 8007a52:	d0ea      	beq.n	8007a2a <_strtod_l+0x522>
 8007a54:	f1c8 0800 	rsb	r8, r8, #0
 8007a58:	f018 020f 	ands.w	r2, r8, #15
 8007a5c:	d00a      	beq.n	8007a74 <_strtod_l+0x56c>
 8007a5e:	4b13      	ldr	r3, [pc, #76]	; (8007aac <_strtod_l+0x5a4>)
 8007a60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a64:	4650      	mov	r0, sl
 8007a66:	4659      	mov	r1, fp
 8007a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a6c:	f7f8 feee 	bl	800084c <__aeabi_ddiv>
 8007a70:	4682      	mov	sl, r0
 8007a72:	468b      	mov	fp, r1
 8007a74:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007a78:	d0d7      	beq.n	8007a2a <_strtod_l+0x522>
 8007a7a:	f1b8 0f1f 	cmp.w	r8, #31
 8007a7e:	dd1f      	ble.n	8007ac0 <_strtod_l+0x5b8>
 8007a80:	2500      	movs	r5, #0
 8007a82:	462e      	mov	r6, r5
 8007a84:	9507      	str	r5, [sp, #28]
 8007a86:	9505      	str	r5, [sp, #20]
 8007a88:	2322      	movs	r3, #34	; 0x22
 8007a8a:	f04f 0a00 	mov.w	sl, #0
 8007a8e:	f04f 0b00 	mov.w	fp, #0
 8007a92:	6023      	str	r3, [r4, #0]
 8007a94:	e786      	b.n	80079a4 <_strtod_l+0x49c>
 8007a96:	bf00      	nop
 8007a98:	0800b875 	.word	0x0800b875
 8007a9c:	0800b8b4 	.word	0x0800b8b4
 8007aa0:	0800b86d 	.word	0x0800b86d
 8007aa4:	0800b9f4 	.word	0x0800b9f4
 8007aa8:	0800bcbb 	.word	0x0800bcbb
 8007aac:	0800bb80 	.word	0x0800bb80
 8007ab0:	0800bb58 	.word	0x0800bb58
 8007ab4:	7ff00000 	.word	0x7ff00000
 8007ab8:	7ca00000 	.word	0x7ca00000
 8007abc:	7fefffff 	.word	0x7fefffff
 8007ac0:	f018 0310 	ands.w	r3, r8, #16
 8007ac4:	bf18      	it	ne
 8007ac6:	236a      	movne	r3, #106	; 0x6a
 8007ac8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8007e78 <_strtod_l+0x970>
 8007acc:	9304      	str	r3, [sp, #16]
 8007ace:	4650      	mov	r0, sl
 8007ad0:	4659      	mov	r1, fp
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	f018 0f01 	tst.w	r8, #1
 8007ad8:	d004      	beq.n	8007ae4 <_strtod_l+0x5dc>
 8007ada:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007ade:	f7f8 fd8b 	bl	80005f8 <__aeabi_dmul>
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007ae8:	f109 0908 	add.w	r9, r9, #8
 8007aec:	d1f2      	bne.n	8007ad4 <_strtod_l+0x5cc>
 8007aee:	b10b      	cbz	r3, 8007af4 <_strtod_l+0x5ec>
 8007af0:	4682      	mov	sl, r0
 8007af2:	468b      	mov	fp, r1
 8007af4:	9b04      	ldr	r3, [sp, #16]
 8007af6:	b1c3      	cbz	r3, 8007b2a <_strtod_l+0x622>
 8007af8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007afc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	4659      	mov	r1, fp
 8007b04:	dd11      	ble.n	8007b2a <_strtod_l+0x622>
 8007b06:	2b1f      	cmp	r3, #31
 8007b08:	f340 8124 	ble.w	8007d54 <_strtod_l+0x84c>
 8007b0c:	2b34      	cmp	r3, #52	; 0x34
 8007b0e:	bfde      	ittt	le
 8007b10:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007b14:	f04f 33ff 	movle.w	r3, #4294967295
 8007b18:	fa03 f202 	lslle.w	r2, r3, r2
 8007b1c:	f04f 0a00 	mov.w	sl, #0
 8007b20:	bfcc      	ite	gt
 8007b22:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007b26:	ea02 0b01 	andle.w	fp, r2, r1
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	4650      	mov	r0, sl
 8007b30:	4659      	mov	r1, fp
 8007b32:	f7f8 ffc9 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b36:	2800      	cmp	r0, #0
 8007b38:	d1a2      	bne.n	8007a80 <_strtod_l+0x578>
 8007b3a:	9b07      	ldr	r3, [sp, #28]
 8007b3c:	9300      	str	r3, [sp, #0]
 8007b3e:	9908      	ldr	r1, [sp, #32]
 8007b40:	462b      	mov	r3, r5
 8007b42:	463a      	mov	r2, r7
 8007b44:	4620      	mov	r0, r4
 8007b46:	f001 fe63 	bl	8009810 <__s2b>
 8007b4a:	9007      	str	r0, [sp, #28]
 8007b4c:	2800      	cmp	r0, #0
 8007b4e:	f43f af1f 	beq.w	8007990 <_strtod_l+0x488>
 8007b52:	9b05      	ldr	r3, [sp, #20]
 8007b54:	1b9e      	subs	r6, r3, r6
 8007b56:	9b06      	ldr	r3, [sp, #24]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	bfb4      	ite	lt
 8007b5c:	4633      	movlt	r3, r6
 8007b5e:	2300      	movge	r3, #0
 8007b60:	930c      	str	r3, [sp, #48]	; 0x30
 8007b62:	9b06      	ldr	r3, [sp, #24]
 8007b64:	2500      	movs	r5, #0
 8007b66:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007b6a:	9312      	str	r3, [sp, #72]	; 0x48
 8007b6c:	462e      	mov	r6, r5
 8007b6e:	9b07      	ldr	r3, [sp, #28]
 8007b70:	4620      	mov	r0, r4
 8007b72:	6859      	ldr	r1, [r3, #4]
 8007b74:	f001 fda4 	bl	80096c0 <_Balloc>
 8007b78:	9005      	str	r0, [sp, #20]
 8007b7a:	2800      	cmp	r0, #0
 8007b7c:	f43f af0c 	beq.w	8007998 <_strtod_l+0x490>
 8007b80:	9b07      	ldr	r3, [sp, #28]
 8007b82:	691a      	ldr	r2, [r3, #16]
 8007b84:	3202      	adds	r2, #2
 8007b86:	f103 010c 	add.w	r1, r3, #12
 8007b8a:	0092      	lsls	r2, r2, #2
 8007b8c:	300c      	adds	r0, #12
 8007b8e:	f001 fd89 	bl	80096a4 <memcpy>
 8007b92:	ec4b ab10 	vmov	d0, sl, fp
 8007b96:	aa1a      	add	r2, sp, #104	; 0x68
 8007b98:	a919      	add	r1, sp, #100	; 0x64
 8007b9a:	4620      	mov	r0, r4
 8007b9c:	f002 f97e 	bl	8009e9c <__d2b>
 8007ba0:	ec4b ab18 	vmov	d8, sl, fp
 8007ba4:	9018      	str	r0, [sp, #96]	; 0x60
 8007ba6:	2800      	cmp	r0, #0
 8007ba8:	f43f aef6 	beq.w	8007998 <_strtod_l+0x490>
 8007bac:	2101      	movs	r1, #1
 8007bae:	4620      	mov	r0, r4
 8007bb0:	f001 fec8 	bl	8009944 <__i2b>
 8007bb4:	4606      	mov	r6, r0
 8007bb6:	2800      	cmp	r0, #0
 8007bb8:	f43f aeee 	beq.w	8007998 <_strtod_l+0x490>
 8007bbc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007bbe:	9904      	ldr	r1, [sp, #16]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	bfab      	itete	ge
 8007bc4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8007bc6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8007bc8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007bca:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8007bce:	bfac      	ite	ge
 8007bd0:	eb03 0902 	addge.w	r9, r3, r2
 8007bd4:	1ad7      	sublt	r7, r2, r3
 8007bd6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007bd8:	eba3 0801 	sub.w	r8, r3, r1
 8007bdc:	4490      	add	r8, r2
 8007bde:	4ba1      	ldr	r3, [pc, #644]	; (8007e64 <_strtod_l+0x95c>)
 8007be0:	f108 38ff 	add.w	r8, r8, #4294967295
 8007be4:	4598      	cmp	r8, r3
 8007be6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007bea:	f280 80c7 	bge.w	8007d7c <_strtod_l+0x874>
 8007bee:	eba3 0308 	sub.w	r3, r3, r8
 8007bf2:	2b1f      	cmp	r3, #31
 8007bf4:	eba2 0203 	sub.w	r2, r2, r3
 8007bf8:	f04f 0101 	mov.w	r1, #1
 8007bfc:	f300 80b1 	bgt.w	8007d62 <_strtod_l+0x85a>
 8007c00:	fa01 f303 	lsl.w	r3, r1, r3
 8007c04:	930d      	str	r3, [sp, #52]	; 0x34
 8007c06:	2300      	movs	r3, #0
 8007c08:	9308      	str	r3, [sp, #32]
 8007c0a:	eb09 0802 	add.w	r8, r9, r2
 8007c0e:	9b04      	ldr	r3, [sp, #16]
 8007c10:	45c1      	cmp	r9, r8
 8007c12:	4417      	add	r7, r2
 8007c14:	441f      	add	r7, r3
 8007c16:	464b      	mov	r3, r9
 8007c18:	bfa8      	it	ge
 8007c1a:	4643      	movge	r3, r8
 8007c1c:	42bb      	cmp	r3, r7
 8007c1e:	bfa8      	it	ge
 8007c20:	463b      	movge	r3, r7
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	bfc2      	ittt	gt
 8007c26:	eba8 0803 	subgt.w	r8, r8, r3
 8007c2a:	1aff      	subgt	r7, r7, r3
 8007c2c:	eba9 0903 	subgt.w	r9, r9, r3
 8007c30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	dd17      	ble.n	8007c66 <_strtod_l+0x75e>
 8007c36:	4631      	mov	r1, r6
 8007c38:	461a      	mov	r2, r3
 8007c3a:	4620      	mov	r0, r4
 8007c3c:	f001 ff42 	bl	8009ac4 <__pow5mult>
 8007c40:	4606      	mov	r6, r0
 8007c42:	2800      	cmp	r0, #0
 8007c44:	f43f aea8 	beq.w	8007998 <_strtod_l+0x490>
 8007c48:	4601      	mov	r1, r0
 8007c4a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007c4c:	4620      	mov	r0, r4
 8007c4e:	f001 fe8f 	bl	8009970 <__multiply>
 8007c52:	900b      	str	r0, [sp, #44]	; 0x2c
 8007c54:	2800      	cmp	r0, #0
 8007c56:	f43f ae9f 	beq.w	8007998 <_strtod_l+0x490>
 8007c5a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007c5c:	4620      	mov	r0, r4
 8007c5e:	f001 fd6f 	bl	8009740 <_Bfree>
 8007c62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c64:	9318      	str	r3, [sp, #96]	; 0x60
 8007c66:	f1b8 0f00 	cmp.w	r8, #0
 8007c6a:	f300 808c 	bgt.w	8007d86 <_strtod_l+0x87e>
 8007c6e:	9b06      	ldr	r3, [sp, #24]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	dd08      	ble.n	8007c86 <_strtod_l+0x77e>
 8007c74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007c76:	9905      	ldr	r1, [sp, #20]
 8007c78:	4620      	mov	r0, r4
 8007c7a:	f001 ff23 	bl	8009ac4 <__pow5mult>
 8007c7e:	9005      	str	r0, [sp, #20]
 8007c80:	2800      	cmp	r0, #0
 8007c82:	f43f ae89 	beq.w	8007998 <_strtod_l+0x490>
 8007c86:	2f00      	cmp	r7, #0
 8007c88:	dd08      	ble.n	8007c9c <_strtod_l+0x794>
 8007c8a:	9905      	ldr	r1, [sp, #20]
 8007c8c:	463a      	mov	r2, r7
 8007c8e:	4620      	mov	r0, r4
 8007c90:	f001 ff72 	bl	8009b78 <__lshift>
 8007c94:	9005      	str	r0, [sp, #20]
 8007c96:	2800      	cmp	r0, #0
 8007c98:	f43f ae7e 	beq.w	8007998 <_strtod_l+0x490>
 8007c9c:	f1b9 0f00 	cmp.w	r9, #0
 8007ca0:	dd08      	ble.n	8007cb4 <_strtod_l+0x7ac>
 8007ca2:	4631      	mov	r1, r6
 8007ca4:	464a      	mov	r2, r9
 8007ca6:	4620      	mov	r0, r4
 8007ca8:	f001 ff66 	bl	8009b78 <__lshift>
 8007cac:	4606      	mov	r6, r0
 8007cae:	2800      	cmp	r0, #0
 8007cb0:	f43f ae72 	beq.w	8007998 <_strtod_l+0x490>
 8007cb4:	9a05      	ldr	r2, [sp, #20]
 8007cb6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007cb8:	4620      	mov	r0, r4
 8007cba:	f001 ffe9 	bl	8009c90 <__mdiff>
 8007cbe:	4605      	mov	r5, r0
 8007cc0:	2800      	cmp	r0, #0
 8007cc2:	f43f ae69 	beq.w	8007998 <_strtod_l+0x490>
 8007cc6:	68c3      	ldr	r3, [r0, #12]
 8007cc8:	930b      	str	r3, [sp, #44]	; 0x2c
 8007cca:	2300      	movs	r3, #0
 8007ccc:	60c3      	str	r3, [r0, #12]
 8007cce:	4631      	mov	r1, r6
 8007cd0:	f001 ffc2 	bl	8009c58 <__mcmp>
 8007cd4:	2800      	cmp	r0, #0
 8007cd6:	da60      	bge.n	8007d9a <_strtod_l+0x892>
 8007cd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cda:	ea53 030a 	orrs.w	r3, r3, sl
 8007cde:	f040 8082 	bne.w	8007de6 <_strtod_l+0x8de>
 8007ce2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d17d      	bne.n	8007de6 <_strtod_l+0x8de>
 8007cea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007cee:	0d1b      	lsrs	r3, r3, #20
 8007cf0:	051b      	lsls	r3, r3, #20
 8007cf2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007cf6:	d976      	bls.n	8007de6 <_strtod_l+0x8de>
 8007cf8:	696b      	ldr	r3, [r5, #20]
 8007cfa:	b913      	cbnz	r3, 8007d02 <_strtod_l+0x7fa>
 8007cfc:	692b      	ldr	r3, [r5, #16]
 8007cfe:	2b01      	cmp	r3, #1
 8007d00:	dd71      	ble.n	8007de6 <_strtod_l+0x8de>
 8007d02:	4629      	mov	r1, r5
 8007d04:	2201      	movs	r2, #1
 8007d06:	4620      	mov	r0, r4
 8007d08:	f001 ff36 	bl	8009b78 <__lshift>
 8007d0c:	4631      	mov	r1, r6
 8007d0e:	4605      	mov	r5, r0
 8007d10:	f001 ffa2 	bl	8009c58 <__mcmp>
 8007d14:	2800      	cmp	r0, #0
 8007d16:	dd66      	ble.n	8007de6 <_strtod_l+0x8de>
 8007d18:	9904      	ldr	r1, [sp, #16]
 8007d1a:	4a53      	ldr	r2, [pc, #332]	; (8007e68 <_strtod_l+0x960>)
 8007d1c:	465b      	mov	r3, fp
 8007d1e:	2900      	cmp	r1, #0
 8007d20:	f000 8081 	beq.w	8007e26 <_strtod_l+0x91e>
 8007d24:	ea02 010b 	and.w	r1, r2, fp
 8007d28:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007d2c:	dc7b      	bgt.n	8007e26 <_strtod_l+0x91e>
 8007d2e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007d32:	f77f aea9 	ble.w	8007a88 <_strtod_l+0x580>
 8007d36:	4b4d      	ldr	r3, [pc, #308]	; (8007e6c <_strtod_l+0x964>)
 8007d38:	4650      	mov	r0, sl
 8007d3a:	4659      	mov	r1, fp
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	f7f8 fc5b 	bl	80005f8 <__aeabi_dmul>
 8007d42:	460b      	mov	r3, r1
 8007d44:	4303      	orrs	r3, r0
 8007d46:	bf08      	it	eq
 8007d48:	2322      	moveq	r3, #34	; 0x22
 8007d4a:	4682      	mov	sl, r0
 8007d4c:	468b      	mov	fp, r1
 8007d4e:	bf08      	it	eq
 8007d50:	6023      	streq	r3, [r4, #0]
 8007d52:	e62b      	b.n	80079ac <_strtod_l+0x4a4>
 8007d54:	f04f 32ff 	mov.w	r2, #4294967295
 8007d58:	fa02 f303 	lsl.w	r3, r2, r3
 8007d5c:	ea03 0a0a 	and.w	sl, r3, sl
 8007d60:	e6e3      	b.n	8007b2a <_strtod_l+0x622>
 8007d62:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007d66:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007d6a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007d6e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8007d72:	fa01 f308 	lsl.w	r3, r1, r8
 8007d76:	9308      	str	r3, [sp, #32]
 8007d78:	910d      	str	r1, [sp, #52]	; 0x34
 8007d7a:	e746      	b.n	8007c0a <_strtod_l+0x702>
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	9308      	str	r3, [sp, #32]
 8007d80:	2301      	movs	r3, #1
 8007d82:	930d      	str	r3, [sp, #52]	; 0x34
 8007d84:	e741      	b.n	8007c0a <_strtod_l+0x702>
 8007d86:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007d88:	4642      	mov	r2, r8
 8007d8a:	4620      	mov	r0, r4
 8007d8c:	f001 fef4 	bl	8009b78 <__lshift>
 8007d90:	9018      	str	r0, [sp, #96]	; 0x60
 8007d92:	2800      	cmp	r0, #0
 8007d94:	f47f af6b 	bne.w	8007c6e <_strtod_l+0x766>
 8007d98:	e5fe      	b.n	8007998 <_strtod_l+0x490>
 8007d9a:	465f      	mov	r7, fp
 8007d9c:	d16e      	bne.n	8007e7c <_strtod_l+0x974>
 8007d9e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007da0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007da4:	b342      	cbz	r2, 8007df8 <_strtod_l+0x8f0>
 8007da6:	4a32      	ldr	r2, [pc, #200]	; (8007e70 <_strtod_l+0x968>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d128      	bne.n	8007dfe <_strtod_l+0x8f6>
 8007dac:	9b04      	ldr	r3, [sp, #16]
 8007dae:	4651      	mov	r1, sl
 8007db0:	b1eb      	cbz	r3, 8007dee <_strtod_l+0x8e6>
 8007db2:	4b2d      	ldr	r3, [pc, #180]	; (8007e68 <_strtod_l+0x960>)
 8007db4:	403b      	ands	r3, r7
 8007db6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007dba:	f04f 32ff 	mov.w	r2, #4294967295
 8007dbe:	d819      	bhi.n	8007df4 <_strtod_l+0x8ec>
 8007dc0:	0d1b      	lsrs	r3, r3, #20
 8007dc2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8007dca:	4299      	cmp	r1, r3
 8007dcc:	d117      	bne.n	8007dfe <_strtod_l+0x8f6>
 8007dce:	4b29      	ldr	r3, [pc, #164]	; (8007e74 <_strtod_l+0x96c>)
 8007dd0:	429f      	cmp	r7, r3
 8007dd2:	d102      	bne.n	8007dda <_strtod_l+0x8d2>
 8007dd4:	3101      	adds	r1, #1
 8007dd6:	f43f addf 	beq.w	8007998 <_strtod_l+0x490>
 8007dda:	4b23      	ldr	r3, [pc, #140]	; (8007e68 <_strtod_l+0x960>)
 8007ddc:	403b      	ands	r3, r7
 8007dde:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007de2:	f04f 0a00 	mov.w	sl, #0
 8007de6:	9b04      	ldr	r3, [sp, #16]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d1a4      	bne.n	8007d36 <_strtod_l+0x82e>
 8007dec:	e5de      	b.n	80079ac <_strtod_l+0x4a4>
 8007dee:	f04f 33ff 	mov.w	r3, #4294967295
 8007df2:	e7ea      	b.n	8007dca <_strtod_l+0x8c2>
 8007df4:	4613      	mov	r3, r2
 8007df6:	e7e8      	b.n	8007dca <_strtod_l+0x8c2>
 8007df8:	ea53 030a 	orrs.w	r3, r3, sl
 8007dfc:	d08c      	beq.n	8007d18 <_strtod_l+0x810>
 8007dfe:	9b08      	ldr	r3, [sp, #32]
 8007e00:	b1db      	cbz	r3, 8007e3a <_strtod_l+0x932>
 8007e02:	423b      	tst	r3, r7
 8007e04:	d0ef      	beq.n	8007de6 <_strtod_l+0x8de>
 8007e06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e08:	9a04      	ldr	r2, [sp, #16]
 8007e0a:	4650      	mov	r0, sl
 8007e0c:	4659      	mov	r1, fp
 8007e0e:	b1c3      	cbz	r3, 8007e42 <_strtod_l+0x93a>
 8007e10:	f7ff fb5c 	bl	80074cc <sulp>
 8007e14:	4602      	mov	r2, r0
 8007e16:	460b      	mov	r3, r1
 8007e18:	ec51 0b18 	vmov	r0, r1, d8
 8007e1c:	f7f8 fa36 	bl	800028c <__adddf3>
 8007e20:	4682      	mov	sl, r0
 8007e22:	468b      	mov	fp, r1
 8007e24:	e7df      	b.n	8007de6 <_strtod_l+0x8de>
 8007e26:	4013      	ands	r3, r2
 8007e28:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007e2c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007e30:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007e34:	f04f 3aff 	mov.w	sl, #4294967295
 8007e38:	e7d5      	b.n	8007de6 <_strtod_l+0x8de>
 8007e3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e3c:	ea13 0f0a 	tst.w	r3, sl
 8007e40:	e7e0      	b.n	8007e04 <_strtod_l+0x8fc>
 8007e42:	f7ff fb43 	bl	80074cc <sulp>
 8007e46:	4602      	mov	r2, r0
 8007e48:	460b      	mov	r3, r1
 8007e4a:	ec51 0b18 	vmov	r0, r1, d8
 8007e4e:	f7f8 fa1b 	bl	8000288 <__aeabi_dsub>
 8007e52:	2200      	movs	r2, #0
 8007e54:	2300      	movs	r3, #0
 8007e56:	4682      	mov	sl, r0
 8007e58:	468b      	mov	fp, r1
 8007e5a:	f7f8 fe35 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e5e:	2800      	cmp	r0, #0
 8007e60:	d0c1      	beq.n	8007de6 <_strtod_l+0x8de>
 8007e62:	e611      	b.n	8007a88 <_strtod_l+0x580>
 8007e64:	fffffc02 	.word	0xfffffc02
 8007e68:	7ff00000 	.word	0x7ff00000
 8007e6c:	39500000 	.word	0x39500000
 8007e70:	000fffff 	.word	0x000fffff
 8007e74:	7fefffff 	.word	0x7fefffff
 8007e78:	0800b8c8 	.word	0x0800b8c8
 8007e7c:	4631      	mov	r1, r6
 8007e7e:	4628      	mov	r0, r5
 8007e80:	f002 f868 	bl	8009f54 <__ratio>
 8007e84:	ec59 8b10 	vmov	r8, r9, d0
 8007e88:	ee10 0a10 	vmov	r0, s0
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007e92:	4649      	mov	r1, r9
 8007e94:	f7f8 fe2c 	bl	8000af0 <__aeabi_dcmple>
 8007e98:	2800      	cmp	r0, #0
 8007e9a:	d07a      	beq.n	8007f92 <_strtod_l+0xa8a>
 8007e9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d04a      	beq.n	8007f38 <_strtod_l+0xa30>
 8007ea2:	4b95      	ldr	r3, [pc, #596]	; (80080f8 <_strtod_l+0xbf0>)
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007eaa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80080f8 <_strtod_l+0xbf0>
 8007eae:	f04f 0800 	mov.w	r8, #0
 8007eb2:	4b92      	ldr	r3, [pc, #584]	; (80080fc <_strtod_l+0xbf4>)
 8007eb4:	403b      	ands	r3, r7
 8007eb6:	930d      	str	r3, [sp, #52]	; 0x34
 8007eb8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007eba:	4b91      	ldr	r3, [pc, #580]	; (8008100 <_strtod_l+0xbf8>)
 8007ebc:	429a      	cmp	r2, r3
 8007ebe:	f040 80b0 	bne.w	8008022 <_strtod_l+0xb1a>
 8007ec2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007ec6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007eca:	ec4b ab10 	vmov	d0, sl, fp
 8007ece:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007ed2:	f001 ff67 	bl	8009da4 <__ulp>
 8007ed6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007eda:	ec53 2b10 	vmov	r2, r3, d0
 8007ede:	f7f8 fb8b 	bl	80005f8 <__aeabi_dmul>
 8007ee2:	4652      	mov	r2, sl
 8007ee4:	465b      	mov	r3, fp
 8007ee6:	f7f8 f9d1 	bl	800028c <__adddf3>
 8007eea:	460b      	mov	r3, r1
 8007eec:	4983      	ldr	r1, [pc, #524]	; (80080fc <_strtod_l+0xbf4>)
 8007eee:	4a85      	ldr	r2, [pc, #532]	; (8008104 <_strtod_l+0xbfc>)
 8007ef0:	4019      	ands	r1, r3
 8007ef2:	4291      	cmp	r1, r2
 8007ef4:	4682      	mov	sl, r0
 8007ef6:	d960      	bls.n	8007fba <_strtod_l+0xab2>
 8007ef8:	ee18 3a90 	vmov	r3, s17
 8007efc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d104      	bne.n	8007f0e <_strtod_l+0xa06>
 8007f04:	ee18 3a10 	vmov	r3, s16
 8007f08:	3301      	adds	r3, #1
 8007f0a:	f43f ad45 	beq.w	8007998 <_strtod_l+0x490>
 8007f0e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8008110 <_strtod_l+0xc08>
 8007f12:	f04f 3aff 	mov.w	sl, #4294967295
 8007f16:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007f18:	4620      	mov	r0, r4
 8007f1a:	f001 fc11 	bl	8009740 <_Bfree>
 8007f1e:	9905      	ldr	r1, [sp, #20]
 8007f20:	4620      	mov	r0, r4
 8007f22:	f001 fc0d 	bl	8009740 <_Bfree>
 8007f26:	4631      	mov	r1, r6
 8007f28:	4620      	mov	r0, r4
 8007f2a:	f001 fc09 	bl	8009740 <_Bfree>
 8007f2e:	4629      	mov	r1, r5
 8007f30:	4620      	mov	r0, r4
 8007f32:	f001 fc05 	bl	8009740 <_Bfree>
 8007f36:	e61a      	b.n	8007b6e <_strtod_l+0x666>
 8007f38:	f1ba 0f00 	cmp.w	sl, #0
 8007f3c:	d11b      	bne.n	8007f76 <_strtod_l+0xa6e>
 8007f3e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007f42:	b9f3      	cbnz	r3, 8007f82 <_strtod_l+0xa7a>
 8007f44:	4b6c      	ldr	r3, [pc, #432]	; (80080f8 <_strtod_l+0xbf0>)
 8007f46:	2200      	movs	r2, #0
 8007f48:	4640      	mov	r0, r8
 8007f4a:	4649      	mov	r1, r9
 8007f4c:	f7f8 fdc6 	bl	8000adc <__aeabi_dcmplt>
 8007f50:	b9d0      	cbnz	r0, 8007f88 <_strtod_l+0xa80>
 8007f52:	4640      	mov	r0, r8
 8007f54:	4649      	mov	r1, r9
 8007f56:	4b6c      	ldr	r3, [pc, #432]	; (8008108 <_strtod_l+0xc00>)
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f7f8 fb4d 	bl	80005f8 <__aeabi_dmul>
 8007f5e:	4680      	mov	r8, r0
 8007f60:	4689      	mov	r9, r1
 8007f62:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007f66:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8007f6a:	9315      	str	r3, [sp, #84]	; 0x54
 8007f6c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007f70:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007f74:	e79d      	b.n	8007eb2 <_strtod_l+0x9aa>
 8007f76:	f1ba 0f01 	cmp.w	sl, #1
 8007f7a:	d102      	bne.n	8007f82 <_strtod_l+0xa7a>
 8007f7c:	2f00      	cmp	r7, #0
 8007f7e:	f43f ad83 	beq.w	8007a88 <_strtod_l+0x580>
 8007f82:	4b62      	ldr	r3, [pc, #392]	; (800810c <_strtod_l+0xc04>)
 8007f84:	2200      	movs	r2, #0
 8007f86:	e78e      	b.n	8007ea6 <_strtod_l+0x99e>
 8007f88:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8008108 <_strtod_l+0xc00>
 8007f8c:	f04f 0800 	mov.w	r8, #0
 8007f90:	e7e7      	b.n	8007f62 <_strtod_l+0xa5a>
 8007f92:	4b5d      	ldr	r3, [pc, #372]	; (8008108 <_strtod_l+0xc00>)
 8007f94:	4640      	mov	r0, r8
 8007f96:	4649      	mov	r1, r9
 8007f98:	2200      	movs	r2, #0
 8007f9a:	f7f8 fb2d 	bl	80005f8 <__aeabi_dmul>
 8007f9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fa0:	4680      	mov	r8, r0
 8007fa2:	4689      	mov	r9, r1
 8007fa4:	b933      	cbnz	r3, 8007fb4 <_strtod_l+0xaac>
 8007fa6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007faa:	900e      	str	r0, [sp, #56]	; 0x38
 8007fac:	930f      	str	r3, [sp, #60]	; 0x3c
 8007fae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007fb2:	e7dd      	b.n	8007f70 <_strtod_l+0xa68>
 8007fb4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8007fb8:	e7f9      	b.n	8007fae <_strtod_l+0xaa6>
 8007fba:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007fbe:	9b04      	ldr	r3, [sp, #16]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d1a8      	bne.n	8007f16 <_strtod_l+0xa0e>
 8007fc4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007fc8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007fca:	0d1b      	lsrs	r3, r3, #20
 8007fcc:	051b      	lsls	r3, r3, #20
 8007fce:	429a      	cmp	r2, r3
 8007fd0:	d1a1      	bne.n	8007f16 <_strtod_l+0xa0e>
 8007fd2:	4640      	mov	r0, r8
 8007fd4:	4649      	mov	r1, r9
 8007fd6:	f7f8 ff7d 	bl	8000ed4 <__aeabi_d2lz>
 8007fda:	f7f8 fadf 	bl	800059c <__aeabi_l2d>
 8007fde:	4602      	mov	r2, r0
 8007fe0:	460b      	mov	r3, r1
 8007fe2:	4640      	mov	r0, r8
 8007fe4:	4649      	mov	r1, r9
 8007fe6:	f7f8 f94f 	bl	8000288 <__aeabi_dsub>
 8007fea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007fec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007ff0:	ea43 030a 	orr.w	r3, r3, sl
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	4680      	mov	r8, r0
 8007ff8:	4689      	mov	r9, r1
 8007ffa:	d055      	beq.n	80080a8 <_strtod_l+0xba0>
 8007ffc:	a336      	add	r3, pc, #216	; (adr r3, 80080d8 <_strtod_l+0xbd0>)
 8007ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008002:	f7f8 fd6b 	bl	8000adc <__aeabi_dcmplt>
 8008006:	2800      	cmp	r0, #0
 8008008:	f47f acd0 	bne.w	80079ac <_strtod_l+0x4a4>
 800800c:	a334      	add	r3, pc, #208	; (adr r3, 80080e0 <_strtod_l+0xbd8>)
 800800e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008012:	4640      	mov	r0, r8
 8008014:	4649      	mov	r1, r9
 8008016:	f7f8 fd7f 	bl	8000b18 <__aeabi_dcmpgt>
 800801a:	2800      	cmp	r0, #0
 800801c:	f43f af7b 	beq.w	8007f16 <_strtod_l+0xa0e>
 8008020:	e4c4      	b.n	80079ac <_strtod_l+0x4a4>
 8008022:	9b04      	ldr	r3, [sp, #16]
 8008024:	b333      	cbz	r3, 8008074 <_strtod_l+0xb6c>
 8008026:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008028:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800802c:	d822      	bhi.n	8008074 <_strtod_l+0xb6c>
 800802e:	a32e      	add	r3, pc, #184	; (adr r3, 80080e8 <_strtod_l+0xbe0>)
 8008030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008034:	4640      	mov	r0, r8
 8008036:	4649      	mov	r1, r9
 8008038:	f7f8 fd5a 	bl	8000af0 <__aeabi_dcmple>
 800803c:	b1a0      	cbz	r0, 8008068 <_strtod_l+0xb60>
 800803e:	4649      	mov	r1, r9
 8008040:	4640      	mov	r0, r8
 8008042:	f7f8 fdb1 	bl	8000ba8 <__aeabi_d2uiz>
 8008046:	2801      	cmp	r0, #1
 8008048:	bf38      	it	cc
 800804a:	2001      	movcc	r0, #1
 800804c:	f7f8 fa5a 	bl	8000504 <__aeabi_ui2d>
 8008050:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008052:	4680      	mov	r8, r0
 8008054:	4689      	mov	r9, r1
 8008056:	bb23      	cbnz	r3, 80080a2 <_strtod_l+0xb9a>
 8008058:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800805c:	9010      	str	r0, [sp, #64]	; 0x40
 800805e:	9311      	str	r3, [sp, #68]	; 0x44
 8008060:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008064:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008068:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800806a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800806c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008070:	1a9b      	subs	r3, r3, r2
 8008072:	9309      	str	r3, [sp, #36]	; 0x24
 8008074:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008078:	eeb0 0a48 	vmov.f32	s0, s16
 800807c:	eef0 0a68 	vmov.f32	s1, s17
 8008080:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008084:	f001 fe8e 	bl	8009da4 <__ulp>
 8008088:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800808c:	ec53 2b10 	vmov	r2, r3, d0
 8008090:	f7f8 fab2 	bl	80005f8 <__aeabi_dmul>
 8008094:	ec53 2b18 	vmov	r2, r3, d8
 8008098:	f7f8 f8f8 	bl	800028c <__adddf3>
 800809c:	4682      	mov	sl, r0
 800809e:	468b      	mov	fp, r1
 80080a0:	e78d      	b.n	8007fbe <_strtod_l+0xab6>
 80080a2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80080a6:	e7db      	b.n	8008060 <_strtod_l+0xb58>
 80080a8:	a311      	add	r3, pc, #68	; (adr r3, 80080f0 <_strtod_l+0xbe8>)
 80080aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ae:	f7f8 fd15 	bl	8000adc <__aeabi_dcmplt>
 80080b2:	e7b2      	b.n	800801a <_strtod_l+0xb12>
 80080b4:	2300      	movs	r3, #0
 80080b6:	930a      	str	r3, [sp, #40]	; 0x28
 80080b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80080ba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80080bc:	6013      	str	r3, [r2, #0]
 80080be:	f7ff ba6b 	b.w	8007598 <_strtod_l+0x90>
 80080c2:	2a65      	cmp	r2, #101	; 0x65
 80080c4:	f43f ab5f 	beq.w	8007786 <_strtod_l+0x27e>
 80080c8:	2a45      	cmp	r2, #69	; 0x45
 80080ca:	f43f ab5c 	beq.w	8007786 <_strtod_l+0x27e>
 80080ce:	2301      	movs	r3, #1
 80080d0:	f7ff bb94 	b.w	80077fc <_strtod_l+0x2f4>
 80080d4:	f3af 8000 	nop.w
 80080d8:	94a03595 	.word	0x94a03595
 80080dc:	3fdfffff 	.word	0x3fdfffff
 80080e0:	35afe535 	.word	0x35afe535
 80080e4:	3fe00000 	.word	0x3fe00000
 80080e8:	ffc00000 	.word	0xffc00000
 80080ec:	41dfffff 	.word	0x41dfffff
 80080f0:	94a03595 	.word	0x94a03595
 80080f4:	3fcfffff 	.word	0x3fcfffff
 80080f8:	3ff00000 	.word	0x3ff00000
 80080fc:	7ff00000 	.word	0x7ff00000
 8008100:	7fe00000 	.word	0x7fe00000
 8008104:	7c9fffff 	.word	0x7c9fffff
 8008108:	3fe00000 	.word	0x3fe00000
 800810c:	bff00000 	.word	0xbff00000
 8008110:	7fefffff 	.word	0x7fefffff

08008114 <_strtod_r>:
 8008114:	4b01      	ldr	r3, [pc, #4]	; (800811c <_strtod_r+0x8>)
 8008116:	f7ff b9f7 	b.w	8007508 <_strtod_l>
 800811a:	bf00      	nop
 800811c:	20000154 	.word	0x20000154

08008120 <_strtol_l.constprop.0>:
 8008120:	2b01      	cmp	r3, #1
 8008122:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008126:	d001      	beq.n	800812c <_strtol_l.constprop.0+0xc>
 8008128:	2b24      	cmp	r3, #36	; 0x24
 800812a:	d906      	bls.n	800813a <_strtol_l.constprop.0+0x1a>
 800812c:	f7fe fa68 	bl	8006600 <__errno>
 8008130:	2316      	movs	r3, #22
 8008132:	6003      	str	r3, [r0, #0]
 8008134:	2000      	movs	r0, #0
 8008136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800813a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008220 <_strtol_l.constprop.0+0x100>
 800813e:	460d      	mov	r5, r1
 8008140:	462e      	mov	r6, r5
 8008142:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008146:	f814 700c 	ldrb.w	r7, [r4, ip]
 800814a:	f017 0708 	ands.w	r7, r7, #8
 800814e:	d1f7      	bne.n	8008140 <_strtol_l.constprop.0+0x20>
 8008150:	2c2d      	cmp	r4, #45	; 0x2d
 8008152:	d132      	bne.n	80081ba <_strtol_l.constprop.0+0x9a>
 8008154:	782c      	ldrb	r4, [r5, #0]
 8008156:	2701      	movs	r7, #1
 8008158:	1cb5      	adds	r5, r6, #2
 800815a:	2b00      	cmp	r3, #0
 800815c:	d05b      	beq.n	8008216 <_strtol_l.constprop.0+0xf6>
 800815e:	2b10      	cmp	r3, #16
 8008160:	d109      	bne.n	8008176 <_strtol_l.constprop.0+0x56>
 8008162:	2c30      	cmp	r4, #48	; 0x30
 8008164:	d107      	bne.n	8008176 <_strtol_l.constprop.0+0x56>
 8008166:	782c      	ldrb	r4, [r5, #0]
 8008168:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800816c:	2c58      	cmp	r4, #88	; 0x58
 800816e:	d14d      	bne.n	800820c <_strtol_l.constprop.0+0xec>
 8008170:	786c      	ldrb	r4, [r5, #1]
 8008172:	2310      	movs	r3, #16
 8008174:	3502      	adds	r5, #2
 8008176:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800817a:	f108 38ff 	add.w	r8, r8, #4294967295
 800817e:	f04f 0c00 	mov.w	ip, #0
 8008182:	fbb8 f9f3 	udiv	r9, r8, r3
 8008186:	4666      	mov	r6, ip
 8008188:	fb03 8a19 	mls	sl, r3, r9, r8
 800818c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008190:	f1be 0f09 	cmp.w	lr, #9
 8008194:	d816      	bhi.n	80081c4 <_strtol_l.constprop.0+0xa4>
 8008196:	4674      	mov	r4, lr
 8008198:	42a3      	cmp	r3, r4
 800819a:	dd24      	ble.n	80081e6 <_strtol_l.constprop.0+0xc6>
 800819c:	f1bc 0f00 	cmp.w	ip, #0
 80081a0:	db1e      	blt.n	80081e0 <_strtol_l.constprop.0+0xc0>
 80081a2:	45b1      	cmp	r9, r6
 80081a4:	d31c      	bcc.n	80081e0 <_strtol_l.constprop.0+0xc0>
 80081a6:	d101      	bne.n	80081ac <_strtol_l.constprop.0+0x8c>
 80081a8:	45a2      	cmp	sl, r4
 80081aa:	db19      	blt.n	80081e0 <_strtol_l.constprop.0+0xc0>
 80081ac:	fb06 4603 	mla	r6, r6, r3, r4
 80081b0:	f04f 0c01 	mov.w	ip, #1
 80081b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80081b8:	e7e8      	b.n	800818c <_strtol_l.constprop.0+0x6c>
 80081ba:	2c2b      	cmp	r4, #43	; 0x2b
 80081bc:	bf04      	itt	eq
 80081be:	782c      	ldrbeq	r4, [r5, #0]
 80081c0:	1cb5      	addeq	r5, r6, #2
 80081c2:	e7ca      	b.n	800815a <_strtol_l.constprop.0+0x3a>
 80081c4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80081c8:	f1be 0f19 	cmp.w	lr, #25
 80081cc:	d801      	bhi.n	80081d2 <_strtol_l.constprop.0+0xb2>
 80081ce:	3c37      	subs	r4, #55	; 0x37
 80081d0:	e7e2      	b.n	8008198 <_strtol_l.constprop.0+0x78>
 80081d2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80081d6:	f1be 0f19 	cmp.w	lr, #25
 80081da:	d804      	bhi.n	80081e6 <_strtol_l.constprop.0+0xc6>
 80081dc:	3c57      	subs	r4, #87	; 0x57
 80081de:	e7db      	b.n	8008198 <_strtol_l.constprop.0+0x78>
 80081e0:	f04f 3cff 	mov.w	ip, #4294967295
 80081e4:	e7e6      	b.n	80081b4 <_strtol_l.constprop.0+0x94>
 80081e6:	f1bc 0f00 	cmp.w	ip, #0
 80081ea:	da05      	bge.n	80081f8 <_strtol_l.constprop.0+0xd8>
 80081ec:	2322      	movs	r3, #34	; 0x22
 80081ee:	6003      	str	r3, [r0, #0]
 80081f0:	4646      	mov	r6, r8
 80081f2:	b942      	cbnz	r2, 8008206 <_strtol_l.constprop.0+0xe6>
 80081f4:	4630      	mov	r0, r6
 80081f6:	e79e      	b.n	8008136 <_strtol_l.constprop.0+0x16>
 80081f8:	b107      	cbz	r7, 80081fc <_strtol_l.constprop.0+0xdc>
 80081fa:	4276      	negs	r6, r6
 80081fc:	2a00      	cmp	r2, #0
 80081fe:	d0f9      	beq.n	80081f4 <_strtol_l.constprop.0+0xd4>
 8008200:	f1bc 0f00 	cmp.w	ip, #0
 8008204:	d000      	beq.n	8008208 <_strtol_l.constprop.0+0xe8>
 8008206:	1e69      	subs	r1, r5, #1
 8008208:	6011      	str	r1, [r2, #0]
 800820a:	e7f3      	b.n	80081f4 <_strtol_l.constprop.0+0xd4>
 800820c:	2430      	movs	r4, #48	; 0x30
 800820e:	2b00      	cmp	r3, #0
 8008210:	d1b1      	bne.n	8008176 <_strtol_l.constprop.0+0x56>
 8008212:	2308      	movs	r3, #8
 8008214:	e7af      	b.n	8008176 <_strtol_l.constprop.0+0x56>
 8008216:	2c30      	cmp	r4, #48	; 0x30
 8008218:	d0a5      	beq.n	8008166 <_strtol_l.constprop.0+0x46>
 800821a:	230a      	movs	r3, #10
 800821c:	e7ab      	b.n	8008176 <_strtol_l.constprop.0+0x56>
 800821e:	bf00      	nop
 8008220:	0800b8f1 	.word	0x0800b8f1

08008224 <_strtol_r>:
 8008224:	f7ff bf7c 	b.w	8008120 <_strtol_l.constprop.0>

08008228 <_write_r>:
 8008228:	b538      	push	{r3, r4, r5, lr}
 800822a:	4d07      	ldr	r5, [pc, #28]	; (8008248 <_write_r+0x20>)
 800822c:	4604      	mov	r4, r0
 800822e:	4608      	mov	r0, r1
 8008230:	4611      	mov	r1, r2
 8008232:	2200      	movs	r2, #0
 8008234:	602a      	str	r2, [r5, #0]
 8008236:	461a      	mov	r2, r3
 8008238:	f7fa f9ab 	bl	8002592 <_write>
 800823c:	1c43      	adds	r3, r0, #1
 800823e:	d102      	bne.n	8008246 <_write_r+0x1e>
 8008240:	682b      	ldr	r3, [r5, #0]
 8008242:	b103      	cbz	r3, 8008246 <_write_r+0x1e>
 8008244:	6023      	str	r3, [r4, #0]
 8008246:	bd38      	pop	{r3, r4, r5, pc}
 8008248:	200008e8 	.word	0x200008e8

0800824c <_close_r>:
 800824c:	b538      	push	{r3, r4, r5, lr}
 800824e:	4d06      	ldr	r5, [pc, #24]	; (8008268 <_close_r+0x1c>)
 8008250:	2300      	movs	r3, #0
 8008252:	4604      	mov	r4, r0
 8008254:	4608      	mov	r0, r1
 8008256:	602b      	str	r3, [r5, #0]
 8008258:	f7fa f9b7 	bl	80025ca <_close>
 800825c:	1c43      	adds	r3, r0, #1
 800825e:	d102      	bne.n	8008266 <_close_r+0x1a>
 8008260:	682b      	ldr	r3, [r5, #0]
 8008262:	b103      	cbz	r3, 8008266 <_close_r+0x1a>
 8008264:	6023      	str	r3, [r4, #0]
 8008266:	bd38      	pop	{r3, r4, r5, pc}
 8008268:	200008e8 	.word	0x200008e8

0800826c <quorem>:
 800826c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008270:	6903      	ldr	r3, [r0, #16]
 8008272:	690c      	ldr	r4, [r1, #16]
 8008274:	42a3      	cmp	r3, r4
 8008276:	4607      	mov	r7, r0
 8008278:	f2c0 8081 	blt.w	800837e <quorem+0x112>
 800827c:	3c01      	subs	r4, #1
 800827e:	f101 0814 	add.w	r8, r1, #20
 8008282:	f100 0514 	add.w	r5, r0, #20
 8008286:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800828a:	9301      	str	r3, [sp, #4]
 800828c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008290:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008294:	3301      	adds	r3, #1
 8008296:	429a      	cmp	r2, r3
 8008298:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800829c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80082a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80082a4:	d331      	bcc.n	800830a <quorem+0x9e>
 80082a6:	f04f 0e00 	mov.w	lr, #0
 80082aa:	4640      	mov	r0, r8
 80082ac:	46ac      	mov	ip, r5
 80082ae:	46f2      	mov	sl, lr
 80082b0:	f850 2b04 	ldr.w	r2, [r0], #4
 80082b4:	b293      	uxth	r3, r2
 80082b6:	fb06 e303 	mla	r3, r6, r3, lr
 80082ba:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80082be:	b29b      	uxth	r3, r3
 80082c0:	ebaa 0303 	sub.w	r3, sl, r3
 80082c4:	f8dc a000 	ldr.w	sl, [ip]
 80082c8:	0c12      	lsrs	r2, r2, #16
 80082ca:	fa13 f38a 	uxtah	r3, r3, sl
 80082ce:	fb06 e202 	mla	r2, r6, r2, lr
 80082d2:	9300      	str	r3, [sp, #0]
 80082d4:	9b00      	ldr	r3, [sp, #0]
 80082d6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80082da:	b292      	uxth	r2, r2
 80082dc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80082e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80082e4:	f8bd 3000 	ldrh.w	r3, [sp]
 80082e8:	4581      	cmp	r9, r0
 80082ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082ee:	f84c 3b04 	str.w	r3, [ip], #4
 80082f2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80082f6:	d2db      	bcs.n	80082b0 <quorem+0x44>
 80082f8:	f855 300b 	ldr.w	r3, [r5, fp]
 80082fc:	b92b      	cbnz	r3, 800830a <quorem+0x9e>
 80082fe:	9b01      	ldr	r3, [sp, #4]
 8008300:	3b04      	subs	r3, #4
 8008302:	429d      	cmp	r5, r3
 8008304:	461a      	mov	r2, r3
 8008306:	d32e      	bcc.n	8008366 <quorem+0xfa>
 8008308:	613c      	str	r4, [r7, #16]
 800830a:	4638      	mov	r0, r7
 800830c:	f001 fca4 	bl	8009c58 <__mcmp>
 8008310:	2800      	cmp	r0, #0
 8008312:	db24      	blt.n	800835e <quorem+0xf2>
 8008314:	3601      	adds	r6, #1
 8008316:	4628      	mov	r0, r5
 8008318:	f04f 0c00 	mov.w	ip, #0
 800831c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008320:	f8d0 e000 	ldr.w	lr, [r0]
 8008324:	b293      	uxth	r3, r2
 8008326:	ebac 0303 	sub.w	r3, ip, r3
 800832a:	0c12      	lsrs	r2, r2, #16
 800832c:	fa13 f38e 	uxtah	r3, r3, lr
 8008330:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008334:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008338:	b29b      	uxth	r3, r3
 800833a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800833e:	45c1      	cmp	r9, r8
 8008340:	f840 3b04 	str.w	r3, [r0], #4
 8008344:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008348:	d2e8      	bcs.n	800831c <quorem+0xb0>
 800834a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800834e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008352:	b922      	cbnz	r2, 800835e <quorem+0xf2>
 8008354:	3b04      	subs	r3, #4
 8008356:	429d      	cmp	r5, r3
 8008358:	461a      	mov	r2, r3
 800835a:	d30a      	bcc.n	8008372 <quorem+0x106>
 800835c:	613c      	str	r4, [r7, #16]
 800835e:	4630      	mov	r0, r6
 8008360:	b003      	add	sp, #12
 8008362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008366:	6812      	ldr	r2, [r2, #0]
 8008368:	3b04      	subs	r3, #4
 800836a:	2a00      	cmp	r2, #0
 800836c:	d1cc      	bne.n	8008308 <quorem+0x9c>
 800836e:	3c01      	subs	r4, #1
 8008370:	e7c7      	b.n	8008302 <quorem+0x96>
 8008372:	6812      	ldr	r2, [r2, #0]
 8008374:	3b04      	subs	r3, #4
 8008376:	2a00      	cmp	r2, #0
 8008378:	d1f0      	bne.n	800835c <quorem+0xf0>
 800837a:	3c01      	subs	r4, #1
 800837c:	e7eb      	b.n	8008356 <quorem+0xea>
 800837e:	2000      	movs	r0, #0
 8008380:	e7ee      	b.n	8008360 <quorem+0xf4>
 8008382:	0000      	movs	r0, r0
 8008384:	0000      	movs	r0, r0
	...

08008388 <_dtoa_r>:
 8008388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800838c:	ed2d 8b04 	vpush	{d8-d9}
 8008390:	ec57 6b10 	vmov	r6, r7, d0
 8008394:	b093      	sub	sp, #76	; 0x4c
 8008396:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008398:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800839c:	9106      	str	r1, [sp, #24]
 800839e:	ee10 aa10 	vmov	sl, s0
 80083a2:	4604      	mov	r4, r0
 80083a4:	9209      	str	r2, [sp, #36]	; 0x24
 80083a6:	930c      	str	r3, [sp, #48]	; 0x30
 80083a8:	46bb      	mov	fp, r7
 80083aa:	b975      	cbnz	r5, 80083ca <_dtoa_r+0x42>
 80083ac:	2010      	movs	r0, #16
 80083ae:	f001 f95f 	bl	8009670 <malloc>
 80083b2:	4602      	mov	r2, r0
 80083b4:	6260      	str	r0, [r4, #36]	; 0x24
 80083b6:	b920      	cbnz	r0, 80083c2 <_dtoa_r+0x3a>
 80083b8:	4ba7      	ldr	r3, [pc, #668]	; (8008658 <_dtoa_r+0x2d0>)
 80083ba:	21ea      	movs	r1, #234	; 0xea
 80083bc:	48a7      	ldr	r0, [pc, #668]	; (800865c <_dtoa_r+0x2d4>)
 80083be:	f002 fceb 	bl	800ad98 <__assert_func>
 80083c2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80083c6:	6005      	str	r5, [r0, #0]
 80083c8:	60c5      	str	r5, [r0, #12]
 80083ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083cc:	6819      	ldr	r1, [r3, #0]
 80083ce:	b151      	cbz	r1, 80083e6 <_dtoa_r+0x5e>
 80083d0:	685a      	ldr	r2, [r3, #4]
 80083d2:	604a      	str	r2, [r1, #4]
 80083d4:	2301      	movs	r3, #1
 80083d6:	4093      	lsls	r3, r2
 80083d8:	608b      	str	r3, [r1, #8]
 80083da:	4620      	mov	r0, r4
 80083dc:	f001 f9b0 	bl	8009740 <_Bfree>
 80083e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083e2:	2200      	movs	r2, #0
 80083e4:	601a      	str	r2, [r3, #0]
 80083e6:	1e3b      	subs	r3, r7, #0
 80083e8:	bfaa      	itet	ge
 80083ea:	2300      	movge	r3, #0
 80083ec:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80083f0:	f8c8 3000 	strge.w	r3, [r8]
 80083f4:	4b9a      	ldr	r3, [pc, #616]	; (8008660 <_dtoa_r+0x2d8>)
 80083f6:	bfbc      	itt	lt
 80083f8:	2201      	movlt	r2, #1
 80083fa:	f8c8 2000 	strlt.w	r2, [r8]
 80083fe:	ea33 030b 	bics.w	r3, r3, fp
 8008402:	d11b      	bne.n	800843c <_dtoa_r+0xb4>
 8008404:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008406:	f242 730f 	movw	r3, #9999	; 0x270f
 800840a:	6013      	str	r3, [r2, #0]
 800840c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008410:	4333      	orrs	r3, r6
 8008412:	f000 8592 	beq.w	8008f3a <_dtoa_r+0xbb2>
 8008416:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008418:	b963      	cbnz	r3, 8008434 <_dtoa_r+0xac>
 800841a:	4b92      	ldr	r3, [pc, #584]	; (8008664 <_dtoa_r+0x2dc>)
 800841c:	e022      	b.n	8008464 <_dtoa_r+0xdc>
 800841e:	4b92      	ldr	r3, [pc, #584]	; (8008668 <_dtoa_r+0x2e0>)
 8008420:	9301      	str	r3, [sp, #4]
 8008422:	3308      	adds	r3, #8
 8008424:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008426:	6013      	str	r3, [r2, #0]
 8008428:	9801      	ldr	r0, [sp, #4]
 800842a:	b013      	add	sp, #76	; 0x4c
 800842c:	ecbd 8b04 	vpop	{d8-d9}
 8008430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008434:	4b8b      	ldr	r3, [pc, #556]	; (8008664 <_dtoa_r+0x2dc>)
 8008436:	9301      	str	r3, [sp, #4]
 8008438:	3303      	adds	r3, #3
 800843a:	e7f3      	b.n	8008424 <_dtoa_r+0x9c>
 800843c:	2200      	movs	r2, #0
 800843e:	2300      	movs	r3, #0
 8008440:	4650      	mov	r0, sl
 8008442:	4659      	mov	r1, fp
 8008444:	f7f8 fb40 	bl	8000ac8 <__aeabi_dcmpeq>
 8008448:	ec4b ab19 	vmov	d9, sl, fp
 800844c:	4680      	mov	r8, r0
 800844e:	b158      	cbz	r0, 8008468 <_dtoa_r+0xe0>
 8008450:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008452:	2301      	movs	r3, #1
 8008454:	6013      	str	r3, [r2, #0]
 8008456:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008458:	2b00      	cmp	r3, #0
 800845a:	f000 856b 	beq.w	8008f34 <_dtoa_r+0xbac>
 800845e:	4883      	ldr	r0, [pc, #524]	; (800866c <_dtoa_r+0x2e4>)
 8008460:	6018      	str	r0, [r3, #0]
 8008462:	1e43      	subs	r3, r0, #1
 8008464:	9301      	str	r3, [sp, #4]
 8008466:	e7df      	b.n	8008428 <_dtoa_r+0xa0>
 8008468:	ec4b ab10 	vmov	d0, sl, fp
 800846c:	aa10      	add	r2, sp, #64	; 0x40
 800846e:	a911      	add	r1, sp, #68	; 0x44
 8008470:	4620      	mov	r0, r4
 8008472:	f001 fd13 	bl	8009e9c <__d2b>
 8008476:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800847a:	ee08 0a10 	vmov	s16, r0
 800847e:	2d00      	cmp	r5, #0
 8008480:	f000 8084 	beq.w	800858c <_dtoa_r+0x204>
 8008484:	ee19 3a90 	vmov	r3, s19
 8008488:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800848c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008490:	4656      	mov	r6, sl
 8008492:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008496:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800849a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800849e:	4b74      	ldr	r3, [pc, #464]	; (8008670 <_dtoa_r+0x2e8>)
 80084a0:	2200      	movs	r2, #0
 80084a2:	4630      	mov	r0, r6
 80084a4:	4639      	mov	r1, r7
 80084a6:	f7f7 feef 	bl	8000288 <__aeabi_dsub>
 80084aa:	a365      	add	r3, pc, #404	; (adr r3, 8008640 <_dtoa_r+0x2b8>)
 80084ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084b0:	f7f8 f8a2 	bl	80005f8 <__aeabi_dmul>
 80084b4:	a364      	add	r3, pc, #400	; (adr r3, 8008648 <_dtoa_r+0x2c0>)
 80084b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ba:	f7f7 fee7 	bl	800028c <__adddf3>
 80084be:	4606      	mov	r6, r0
 80084c0:	4628      	mov	r0, r5
 80084c2:	460f      	mov	r7, r1
 80084c4:	f7f8 f82e 	bl	8000524 <__aeabi_i2d>
 80084c8:	a361      	add	r3, pc, #388	; (adr r3, 8008650 <_dtoa_r+0x2c8>)
 80084ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ce:	f7f8 f893 	bl	80005f8 <__aeabi_dmul>
 80084d2:	4602      	mov	r2, r0
 80084d4:	460b      	mov	r3, r1
 80084d6:	4630      	mov	r0, r6
 80084d8:	4639      	mov	r1, r7
 80084da:	f7f7 fed7 	bl	800028c <__adddf3>
 80084de:	4606      	mov	r6, r0
 80084e0:	460f      	mov	r7, r1
 80084e2:	f7f8 fb39 	bl	8000b58 <__aeabi_d2iz>
 80084e6:	2200      	movs	r2, #0
 80084e8:	9000      	str	r0, [sp, #0]
 80084ea:	2300      	movs	r3, #0
 80084ec:	4630      	mov	r0, r6
 80084ee:	4639      	mov	r1, r7
 80084f0:	f7f8 faf4 	bl	8000adc <__aeabi_dcmplt>
 80084f4:	b150      	cbz	r0, 800850c <_dtoa_r+0x184>
 80084f6:	9800      	ldr	r0, [sp, #0]
 80084f8:	f7f8 f814 	bl	8000524 <__aeabi_i2d>
 80084fc:	4632      	mov	r2, r6
 80084fe:	463b      	mov	r3, r7
 8008500:	f7f8 fae2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008504:	b910      	cbnz	r0, 800850c <_dtoa_r+0x184>
 8008506:	9b00      	ldr	r3, [sp, #0]
 8008508:	3b01      	subs	r3, #1
 800850a:	9300      	str	r3, [sp, #0]
 800850c:	9b00      	ldr	r3, [sp, #0]
 800850e:	2b16      	cmp	r3, #22
 8008510:	d85a      	bhi.n	80085c8 <_dtoa_r+0x240>
 8008512:	9a00      	ldr	r2, [sp, #0]
 8008514:	4b57      	ldr	r3, [pc, #348]	; (8008674 <_dtoa_r+0x2ec>)
 8008516:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800851a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800851e:	ec51 0b19 	vmov	r0, r1, d9
 8008522:	f7f8 fadb 	bl	8000adc <__aeabi_dcmplt>
 8008526:	2800      	cmp	r0, #0
 8008528:	d050      	beq.n	80085cc <_dtoa_r+0x244>
 800852a:	9b00      	ldr	r3, [sp, #0]
 800852c:	3b01      	subs	r3, #1
 800852e:	9300      	str	r3, [sp, #0]
 8008530:	2300      	movs	r3, #0
 8008532:	930b      	str	r3, [sp, #44]	; 0x2c
 8008534:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008536:	1b5d      	subs	r5, r3, r5
 8008538:	1e6b      	subs	r3, r5, #1
 800853a:	9305      	str	r3, [sp, #20]
 800853c:	bf45      	ittet	mi
 800853e:	f1c5 0301 	rsbmi	r3, r5, #1
 8008542:	9304      	strmi	r3, [sp, #16]
 8008544:	2300      	movpl	r3, #0
 8008546:	2300      	movmi	r3, #0
 8008548:	bf4c      	ite	mi
 800854a:	9305      	strmi	r3, [sp, #20]
 800854c:	9304      	strpl	r3, [sp, #16]
 800854e:	9b00      	ldr	r3, [sp, #0]
 8008550:	2b00      	cmp	r3, #0
 8008552:	db3d      	blt.n	80085d0 <_dtoa_r+0x248>
 8008554:	9b05      	ldr	r3, [sp, #20]
 8008556:	9a00      	ldr	r2, [sp, #0]
 8008558:	920a      	str	r2, [sp, #40]	; 0x28
 800855a:	4413      	add	r3, r2
 800855c:	9305      	str	r3, [sp, #20]
 800855e:	2300      	movs	r3, #0
 8008560:	9307      	str	r3, [sp, #28]
 8008562:	9b06      	ldr	r3, [sp, #24]
 8008564:	2b09      	cmp	r3, #9
 8008566:	f200 8089 	bhi.w	800867c <_dtoa_r+0x2f4>
 800856a:	2b05      	cmp	r3, #5
 800856c:	bfc4      	itt	gt
 800856e:	3b04      	subgt	r3, #4
 8008570:	9306      	strgt	r3, [sp, #24]
 8008572:	9b06      	ldr	r3, [sp, #24]
 8008574:	f1a3 0302 	sub.w	r3, r3, #2
 8008578:	bfcc      	ite	gt
 800857a:	2500      	movgt	r5, #0
 800857c:	2501      	movle	r5, #1
 800857e:	2b03      	cmp	r3, #3
 8008580:	f200 8087 	bhi.w	8008692 <_dtoa_r+0x30a>
 8008584:	e8df f003 	tbb	[pc, r3]
 8008588:	59383a2d 	.word	0x59383a2d
 800858c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008590:	441d      	add	r5, r3
 8008592:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008596:	2b20      	cmp	r3, #32
 8008598:	bfc1      	itttt	gt
 800859a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800859e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80085a2:	fa0b f303 	lslgt.w	r3, fp, r3
 80085a6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80085aa:	bfda      	itte	le
 80085ac:	f1c3 0320 	rsble	r3, r3, #32
 80085b0:	fa06 f003 	lslle.w	r0, r6, r3
 80085b4:	4318      	orrgt	r0, r3
 80085b6:	f7f7 ffa5 	bl	8000504 <__aeabi_ui2d>
 80085ba:	2301      	movs	r3, #1
 80085bc:	4606      	mov	r6, r0
 80085be:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80085c2:	3d01      	subs	r5, #1
 80085c4:	930e      	str	r3, [sp, #56]	; 0x38
 80085c6:	e76a      	b.n	800849e <_dtoa_r+0x116>
 80085c8:	2301      	movs	r3, #1
 80085ca:	e7b2      	b.n	8008532 <_dtoa_r+0x1aa>
 80085cc:	900b      	str	r0, [sp, #44]	; 0x2c
 80085ce:	e7b1      	b.n	8008534 <_dtoa_r+0x1ac>
 80085d0:	9b04      	ldr	r3, [sp, #16]
 80085d2:	9a00      	ldr	r2, [sp, #0]
 80085d4:	1a9b      	subs	r3, r3, r2
 80085d6:	9304      	str	r3, [sp, #16]
 80085d8:	4253      	negs	r3, r2
 80085da:	9307      	str	r3, [sp, #28]
 80085dc:	2300      	movs	r3, #0
 80085de:	930a      	str	r3, [sp, #40]	; 0x28
 80085e0:	e7bf      	b.n	8008562 <_dtoa_r+0x1da>
 80085e2:	2300      	movs	r3, #0
 80085e4:	9308      	str	r3, [sp, #32]
 80085e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	dc55      	bgt.n	8008698 <_dtoa_r+0x310>
 80085ec:	2301      	movs	r3, #1
 80085ee:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80085f2:	461a      	mov	r2, r3
 80085f4:	9209      	str	r2, [sp, #36]	; 0x24
 80085f6:	e00c      	b.n	8008612 <_dtoa_r+0x28a>
 80085f8:	2301      	movs	r3, #1
 80085fa:	e7f3      	b.n	80085e4 <_dtoa_r+0x25c>
 80085fc:	2300      	movs	r3, #0
 80085fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008600:	9308      	str	r3, [sp, #32]
 8008602:	9b00      	ldr	r3, [sp, #0]
 8008604:	4413      	add	r3, r2
 8008606:	9302      	str	r3, [sp, #8]
 8008608:	3301      	adds	r3, #1
 800860a:	2b01      	cmp	r3, #1
 800860c:	9303      	str	r3, [sp, #12]
 800860e:	bfb8      	it	lt
 8008610:	2301      	movlt	r3, #1
 8008612:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008614:	2200      	movs	r2, #0
 8008616:	6042      	str	r2, [r0, #4]
 8008618:	2204      	movs	r2, #4
 800861a:	f102 0614 	add.w	r6, r2, #20
 800861e:	429e      	cmp	r6, r3
 8008620:	6841      	ldr	r1, [r0, #4]
 8008622:	d93d      	bls.n	80086a0 <_dtoa_r+0x318>
 8008624:	4620      	mov	r0, r4
 8008626:	f001 f84b 	bl	80096c0 <_Balloc>
 800862a:	9001      	str	r0, [sp, #4]
 800862c:	2800      	cmp	r0, #0
 800862e:	d13b      	bne.n	80086a8 <_dtoa_r+0x320>
 8008630:	4b11      	ldr	r3, [pc, #68]	; (8008678 <_dtoa_r+0x2f0>)
 8008632:	4602      	mov	r2, r0
 8008634:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008638:	e6c0      	b.n	80083bc <_dtoa_r+0x34>
 800863a:	2301      	movs	r3, #1
 800863c:	e7df      	b.n	80085fe <_dtoa_r+0x276>
 800863e:	bf00      	nop
 8008640:	636f4361 	.word	0x636f4361
 8008644:	3fd287a7 	.word	0x3fd287a7
 8008648:	8b60c8b3 	.word	0x8b60c8b3
 800864c:	3fc68a28 	.word	0x3fc68a28
 8008650:	509f79fb 	.word	0x509f79fb
 8008654:	3fd34413 	.word	0x3fd34413
 8008658:	0800b9fe 	.word	0x0800b9fe
 800865c:	0800ba15 	.word	0x0800ba15
 8008660:	7ff00000 	.word	0x7ff00000
 8008664:	0800b9fa 	.word	0x0800b9fa
 8008668:	0800b9f1 	.word	0x0800b9f1
 800866c:	0800bc6a 	.word	0x0800bc6a
 8008670:	3ff80000 	.word	0x3ff80000
 8008674:	0800bb80 	.word	0x0800bb80
 8008678:	0800ba70 	.word	0x0800ba70
 800867c:	2501      	movs	r5, #1
 800867e:	2300      	movs	r3, #0
 8008680:	9306      	str	r3, [sp, #24]
 8008682:	9508      	str	r5, [sp, #32]
 8008684:	f04f 33ff 	mov.w	r3, #4294967295
 8008688:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800868c:	2200      	movs	r2, #0
 800868e:	2312      	movs	r3, #18
 8008690:	e7b0      	b.n	80085f4 <_dtoa_r+0x26c>
 8008692:	2301      	movs	r3, #1
 8008694:	9308      	str	r3, [sp, #32]
 8008696:	e7f5      	b.n	8008684 <_dtoa_r+0x2fc>
 8008698:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800869a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800869e:	e7b8      	b.n	8008612 <_dtoa_r+0x28a>
 80086a0:	3101      	adds	r1, #1
 80086a2:	6041      	str	r1, [r0, #4]
 80086a4:	0052      	lsls	r2, r2, #1
 80086a6:	e7b8      	b.n	800861a <_dtoa_r+0x292>
 80086a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80086aa:	9a01      	ldr	r2, [sp, #4]
 80086ac:	601a      	str	r2, [r3, #0]
 80086ae:	9b03      	ldr	r3, [sp, #12]
 80086b0:	2b0e      	cmp	r3, #14
 80086b2:	f200 809d 	bhi.w	80087f0 <_dtoa_r+0x468>
 80086b6:	2d00      	cmp	r5, #0
 80086b8:	f000 809a 	beq.w	80087f0 <_dtoa_r+0x468>
 80086bc:	9b00      	ldr	r3, [sp, #0]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	dd32      	ble.n	8008728 <_dtoa_r+0x3a0>
 80086c2:	4ab7      	ldr	r2, [pc, #732]	; (80089a0 <_dtoa_r+0x618>)
 80086c4:	f003 030f 	and.w	r3, r3, #15
 80086c8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80086cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80086d0:	9b00      	ldr	r3, [sp, #0]
 80086d2:	05d8      	lsls	r0, r3, #23
 80086d4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80086d8:	d516      	bpl.n	8008708 <_dtoa_r+0x380>
 80086da:	4bb2      	ldr	r3, [pc, #712]	; (80089a4 <_dtoa_r+0x61c>)
 80086dc:	ec51 0b19 	vmov	r0, r1, d9
 80086e0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80086e4:	f7f8 f8b2 	bl	800084c <__aeabi_ddiv>
 80086e8:	f007 070f 	and.w	r7, r7, #15
 80086ec:	4682      	mov	sl, r0
 80086ee:	468b      	mov	fp, r1
 80086f0:	2503      	movs	r5, #3
 80086f2:	4eac      	ldr	r6, [pc, #688]	; (80089a4 <_dtoa_r+0x61c>)
 80086f4:	b957      	cbnz	r7, 800870c <_dtoa_r+0x384>
 80086f6:	4642      	mov	r2, r8
 80086f8:	464b      	mov	r3, r9
 80086fa:	4650      	mov	r0, sl
 80086fc:	4659      	mov	r1, fp
 80086fe:	f7f8 f8a5 	bl	800084c <__aeabi_ddiv>
 8008702:	4682      	mov	sl, r0
 8008704:	468b      	mov	fp, r1
 8008706:	e028      	b.n	800875a <_dtoa_r+0x3d2>
 8008708:	2502      	movs	r5, #2
 800870a:	e7f2      	b.n	80086f2 <_dtoa_r+0x36a>
 800870c:	07f9      	lsls	r1, r7, #31
 800870e:	d508      	bpl.n	8008722 <_dtoa_r+0x39a>
 8008710:	4640      	mov	r0, r8
 8008712:	4649      	mov	r1, r9
 8008714:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008718:	f7f7 ff6e 	bl	80005f8 <__aeabi_dmul>
 800871c:	3501      	adds	r5, #1
 800871e:	4680      	mov	r8, r0
 8008720:	4689      	mov	r9, r1
 8008722:	107f      	asrs	r7, r7, #1
 8008724:	3608      	adds	r6, #8
 8008726:	e7e5      	b.n	80086f4 <_dtoa_r+0x36c>
 8008728:	f000 809b 	beq.w	8008862 <_dtoa_r+0x4da>
 800872c:	9b00      	ldr	r3, [sp, #0]
 800872e:	4f9d      	ldr	r7, [pc, #628]	; (80089a4 <_dtoa_r+0x61c>)
 8008730:	425e      	negs	r6, r3
 8008732:	4b9b      	ldr	r3, [pc, #620]	; (80089a0 <_dtoa_r+0x618>)
 8008734:	f006 020f 	and.w	r2, r6, #15
 8008738:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800873c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008740:	ec51 0b19 	vmov	r0, r1, d9
 8008744:	f7f7 ff58 	bl	80005f8 <__aeabi_dmul>
 8008748:	1136      	asrs	r6, r6, #4
 800874a:	4682      	mov	sl, r0
 800874c:	468b      	mov	fp, r1
 800874e:	2300      	movs	r3, #0
 8008750:	2502      	movs	r5, #2
 8008752:	2e00      	cmp	r6, #0
 8008754:	d17a      	bne.n	800884c <_dtoa_r+0x4c4>
 8008756:	2b00      	cmp	r3, #0
 8008758:	d1d3      	bne.n	8008702 <_dtoa_r+0x37a>
 800875a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800875c:	2b00      	cmp	r3, #0
 800875e:	f000 8082 	beq.w	8008866 <_dtoa_r+0x4de>
 8008762:	4b91      	ldr	r3, [pc, #580]	; (80089a8 <_dtoa_r+0x620>)
 8008764:	2200      	movs	r2, #0
 8008766:	4650      	mov	r0, sl
 8008768:	4659      	mov	r1, fp
 800876a:	f7f8 f9b7 	bl	8000adc <__aeabi_dcmplt>
 800876e:	2800      	cmp	r0, #0
 8008770:	d079      	beq.n	8008866 <_dtoa_r+0x4de>
 8008772:	9b03      	ldr	r3, [sp, #12]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d076      	beq.n	8008866 <_dtoa_r+0x4de>
 8008778:	9b02      	ldr	r3, [sp, #8]
 800877a:	2b00      	cmp	r3, #0
 800877c:	dd36      	ble.n	80087ec <_dtoa_r+0x464>
 800877e:	9b00      	ldr	r3, [sp, #0]
 8008780:	4650      	mov	r0, sl
 8008782:	4659      	mov	r1, fp
 8008784:	1e5f      	subs	r7, r3, #1
 8008786:	2200      	movs	r2, #0
 8008788:	4b88      	ldr	r3, [pc, #544]	; (80089ac <_dtoa_r+0x624>)
 800878a:	f7f7 ff35 	bl	80005f8 <__aeabi_dmul>
 800878e:	9e02      	ldr	r6, [sp, #8]
 8008790:	4682      	mov	sl, r0
 8008792:	468b      	mov	fp, r1
 8008794:	3501      	adds	r5, #1
 8008796:	4628      	mov	r0, r5
 8008798:	f7f7 fec4 	bl	8000524 <__aeabi_i2d>
 800879c:	4652      	mov	r2, sl
 800879e:	465b      	mov	r3, fp
 80087a0:	f7f7 ff2a 	bl	80005f8 <__aeabi_dmul>
 80087a4:	4b82      	ldr	r3, [pc, #520]	; (80089b0 <_dtoa_r+0x628>)
 80087a6:	2200      	movs	r2, #0
 80087a8:	f7f7 fd70 	bl	800028c <__adddf3>
 80087ac:	46d0      	mov	r8, sl
 80087ae:	46d9      	mov	r9, fp
 80087b0:	4682      	mov	sl, r0
 80087b2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80087b6:	2e00      	cmp	r6, #0
 80087b8:	d158      	bne.n	800886c <_dtoa_r+0x4e4>
 80087ba:	4b7e      	ldr	r3, [pc, #504]	; (80089b4 <_dtoa_r+0x62c>)
 80087bc:	2200      	movs	r2, #0
 80087be:	4640      	mov	r0, r8
 80087c0:	4649      	mov	r1, r9
 80087c2:	f7f7 fd61 	bl	8000288 <__aeabi_dsub>
 80087c6:	4652      	mov	r2, sl
 80087c8:	465b      	mov	r3, fp
 80087ca:	4680      	mov	r8, r0
 80087cc:	4689      	mov	r9, r1
 80087ce:	f7f8 f9a3 	bl	8000b18 <__aeabi_dcmpgt>
 80087d2:	2800      	cmp	r0, #0
 80087d4:	f040 8295 	bne.w	8008d02 <_dtoa_r+0x97a>
 80087d8:	4652      	mov	r2, sl
 80087da:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80087de:	4640      	mov	r0, r8
 80087e0:	4649      	mov	r1, r9
 80087e2:	f7f8 f97b 	bl	8000adc <__aeabi_dcmplt>
 80087e6:	2800      	cmp	r0, #0
 80087e8:	f040 8289 	bne.w	8008cfe <_dtoa_r+0x976>
 80087ec:	ec5b ab19 	vmov	sl, fp, d9
 80087f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	f2c0 8148 	blt.w	8008a88 <_dtoa_r+0x700>
 80087f8:	9a00      	ldr	r2, [sp, #0]
 80087fa:	2a0e      	cmp	r2, #14
 80087fc:	f300 8144 	bgt.w	8008a88 <_dtoa_r+0x700>
 8008800:	4b67      	ldr	r3, [pc, #412]	; (80089a0 <_dtoa_r+0x618>)
 8008802:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008806:	e9d3 8900 	ldrd	r8, r9, [r3]
 800880a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800880c:	2b00      	cmp	r3, #0
 800880e:	f280 80d5 	bge.w	80089bc <_dtoa_r+0x634>
 8008812:	9b03      	ldr	r3, [sp, #12]
 8008814:	2b00      	cmp	r3, #0
 8008816:	f300 80d1 	bgt.w	80089bc <_dtoa_r+0x634>
 800881a:	f040 826f 	bne.w	8008cfc <_dtoa_r+0x974>
 800881e:	4b65      	ldr	r3, [pc, #404]	; (80089b4 <_dtoa_r+0x62c>)
 8008820:	2200      	movs	r2, #0
 8008822:	4640      	mov	r0, r8
 8008824:	4649      	mov	r1, r9
 8008826:	f7f7 fee7 	bl	80005f8 <__aeabi_dmul>
 800882a:	4652      	mov	r2, sl
 800882c:	465b      	mov	r3, fp
 800882e:	f7f8 f969 	bl	8000b04 <__aeabi_dcmpge>
 8008832:	9e03      	ldr	r6, [sp, #12]
 8008834:	4637      	mov	r7, r6
 8008836:	2800      	cmp	r0, #0
 8008838:	f040 8245 	bne.w	8008cc6 <_dtoa_r+0x93e>
 800883c:	9d01      	ldr	r5, [sp, #4]
 800883e:	2331      	movs	r3, #49	; 0x31
 8008840:	f805 3b01 	strb.w	r3, [r5], #1
 8008844:	9b00      	ldr	r3, [sp, #0]
 8008846:	3301      	adds	r3, #1
 8008848:	9300      	str	r3, [sp, #0]
 800884a:	e240      	b.n	8008cce <_dtoa_r+0x946>
 800884c:	07f2      	lsls	r2, r6, #31
 800884e:	d505      	bpl.n	800885c <_dtoa_r+0x4d4>
 8008850:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008854:	f7f7 fed0 	bl	80005f8 <__aeabi_dmul>
 8008858:	3501      	adds	r5, #1
 800885a:	2301      	movs	r3, #1
 800885c:	1076      	asrs	r6, r6, #1
 800885e:	3708      	adds	r7, #8
 8008860:	e777      	b.n	8008752 <_dtoa_r+0x3ca>
 8008862:	2502      	movs	r5, #2
 8008864:	e779      	b.n	800875a <_dtoa_r+0x3d2>
 8008866:	9f00      	ldr	r7, [sp, #0]
 8008868:	9e03      	ldr	r6, [sp, #12]
 800886a:	e794      	b.n	8008796 <_dtoa_r+0x40e>
 800886c:	9901      	ldr	r1, [sp, #4]
 800886e:	4b4c      	ldr	r3, [pc, #304]	; (80089a0 <_dtoa_r+0x618>)
 8008870:	4431      	add	r1, r6
 8008872:	910d      	str	r1, [sp, #52]	; 0x34
 8008874:	9908      	ldr	r1, [sp, #32]
 8008876:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800887a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800887e:	2900      	cmp	r1, #0
 8008880:	d043      	beq.n	800890a <_dtoa_r+0x582>
 8008882:	494d      	ldr	r1, [pc, #308]	; (80089b8 <_dtoa_r+0x630>)
 8008884:	2000      	movs	r0, #0
 8008886:	f7f7 ffe1 	bl	800084c <__aeabi_ddiv>
 800888a:	4652      	mov	r2, sl
 800888c:	465b      	mov	r3, fp
 800888e:	f7f7 fcfb 	bl	8000288 <__aeabi_dsub>
 8008892:	9d01      	ldr	r5, [sp, #4]
 8008894:	4682      	mov	sl, r0
 8008896:	468b      	mov	fp, r1
 8008898:	4649      	mov	r1, r9
 800889a:	4640      	mov	r0, r8
 800889c:	f7f8 f95c 	bl	8000b58 <__aeabi_d2iz>
 80088a0:	4606      	mov	r6, r0
 80088a2:	f7f7 fe3f 	bl	8000524 <__aeabi_i2d>
 80088a6:	4602      	mov	r2, r0
 80088a8:	460b      	mov	r3, r1
 80088aa:	4640      	mov	r0, r8
 80088ac:	4649      	mov	r1, r9
 80088ae:	f7f7 fceb 	bl	8000288 <__aeabi_dsub>
 80088b2:	3630      	adds	r6, #48	; 0x30
 80088b4:	f805 6b01 	strb.w	r6, [r5], #1
 80088b8:	4652      	mov	r2, sl
 80088ba:	465b      	mov	r3, fp
 80088bc:	4680      	mov	r8, r0
 80088be:	4689      	mov	r9, r1
 80088c0:	f7f8 f90c 	bl	8000adc <__aeabi_dcmplt>
 80088c4:	2800      	cmp	r0, #0
 80088c6:	d163      	bne.n	8008990 <_dtoa_r+0x608>
 80088c8:	4642      	mov	r2, r8
 80088ca:	464b      	mov	r3, r9
 80088cc:	4936      	ldr	r1, [pc, #216]	; (80089a8 <_dtoa_r+0x620>)
 80088ce:	2000      	movs	r0, #0
 80088d0:	f7f7 fcda 	bl	8000288 <__aeabi_dsub>
 80088d4:	4652      	mov	r2, sl
 80088d6:	465b      	mov	r3, fp
 80088d8:	f7f8 f900 	bl	8000adc <__aeabi_dcmplt>
 80088dc:	2800      	cmp	r0, #0
 80088de:	f040 80b5 	bne.w	8008a4c <_dtoa_r+0x6c4>
 80088e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088e4:	429d      	cmp	r5, r3
 80088e6:	d081      	beq.n	80087ec <_dtoa_r+0x464>
 80088e8:	4b30      	ldr	r3, [pc, #192]	; (80089ac <_dtoa_r+0x624>)
 80088ea:	2200      	movs	r2, #0
 80088ec:	4650      	mov	r0, sl
 80088ee:	4659      	mov	r1, fp
 80088f0:	f7f7 fe82 	bl	80005f8 <__aeabi_dmul>
 80088f4:	4b2d      	ldr	r3, [pc, #180]	; (80089ac <_dtoa_r+0x624>)
 80088f6:	4682      	mov	sl, r0
 80088f8:	468b      	mov	fp, r1
 80088fa:	4640      	mov	r0, r8
 80088fc:	4649      	mov	r1, r9
 80088fe:	2200      	movs	r2, #0
 8008900:	f7f7 fe7a 	bl	80005f8 <__aeabi_dmul>
 8008904:	4680      	mov	r8, r0
 8008906:	4689      	mov	r9, r1
 8008908:	e7c6      	b.n	8008898 <_dtoa_r+0x510>
 800890a:	4650      	mov	r0, sl
 800890c:	4659      	mov	r1, fp
 800890e:	f7f7 fe73 	bl	80005f8 <__aeabi_dmul>
 8008912:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008914:	9d01      	ldr	r5, [sp, #4]
 8008916:	930f      	str	r3, [sp, #60]	; 0x3c
 8008918:	4682      	mov	sl, r0
 800891a:	468b      	mov	fp, r1
 800891c:	4649      	mov	r1, r9
 800891e:	4640      	mov	r0, r8
 8008920:	f7f8 f91a 	bl	8000b58 <__aeabi_d2iz>
 8008924:	4606      	mov	r6, r0
 8008926:	f7f7 fdfd 	bl	8000524 <__aeabi_i2d>
 800892a:	3630      	adds	r6, #48	; 0x30
 800892c:	4602      	mov	r2, r0
 800892e:	460b      	mov	r3, r1
 8008930:	4640      	mov	r0, r8
 8008932:	4649      	mov	r1, r9
 8008934:	f7f7 fca8 	bl	8000288 <__aeabi_dsub>
 8008938:	f805 6b01 	strb.w	r6, [r5], #1
 800893c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800893e:	429d      	cmp	r5, r3
 8008940:	4680      	mov	r8, r0
 8008942:	4689      	mov	r9, r1
 8008944:	f04f 0200 	mov.w	r2, #0
 8008948:	d124      	bne.n	8008994 <_dtoa_r+0x60c>
 800894a:	4b1b      	ldr	r3, [pc, #108]	; (80089b8 <_dtoa_r+0x630>)
 800894c:	4650      	mov	r0, sl
 800894e:	4659      	mov	r1, fp
 8008950:	f7f7 fc9c 	bl	800028c <__adddf3>
 8008954:	4602      	mov	r2, r0
 8008956:	460b      	mov	r3, r1
 8008958:	4640      	mov	r0, r8
 800895a:	4649      	mov	r1, r9
 800895c:	f7f8 f8dc 	bl	8000b18 <__aeabi_dcmpgt>
 8008960:	2800      	cmp	r0, #0
 8008962:	d173      	bne.n	8008a4c <_dtoa_r+0x6c4>
 8008964:	4652      	mov	r2, sl
 8008966:	465b      	mov	r3, fp
 8008968:	4913      	ldr	r1, [pc, #76]	; (80089b8 <_dtoa_r+0x630>)
 800896a:	2000      	movs	r0, #0
 800896c:	f7f7 fc8c 	bl	8000288 <__aeabi_dsub>
 8008970:	4602      	mov	r2, r0
 8008972:	460b      	mov	r3, r1
 8008974:	4640      	mov	r0, r8
 8008976:	4649      	mov	r1, r9
 8008978:	f7f8 f8b0 	bl	8000adc <__aeabi_dcmplt>
 800897c:	2800      	cmp	r0, #0
 800897e:	f43f af35 	beq.w	80087ec <_dtoa_r+0x464>
 8008982:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008984:	1e6b      	subs	r3, r5, #1
 8008986:	930f      	str	r3, [sp, #60]	; 0x3c
 8008988:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800898c:	2b30      	cmp	r3, #48	; 0x30
 800898e:	d0f8      	beq.n	8008982 <_dtoa_r+0x5fa>
 8008990:	9700      	str	r7, [sp, #0]
 8008992:	e049      	b.n	8008a28 <_dtoa_r+0x6a0>
 8008994:	4b05      	ldr	r3, [pc, #20]	; (80089ac <_dtoa_r+0x624>)
 8008996:	f7f7 fe2f 	bl	80005f8 <__aeabi_dmul>
 800899a:	4680      	mov	r8, r0
 800899c:	4689      	mov	r9, r1
 800899e:	e7bd      	b.n	800891c <_dtoa_r+0x594>
 80089a0:	0800bb80 	.word	0x0800bb80
 80089a4:	0800bb58 	.word	0x0800bb58
 80089a8:	3ff00000 	.word	0x3ff00000
 80089ac:	40240000 	.word	0x40240000
 80089b0:	401c0000 	.word	0x401c0000
 80089b4:	40140000 	.word	0x40140000
 80089b8:	3fe00000 	.word	0x3fe00000
 80089bc:	9d01      	ldr	r5, [sp, #4]
 80089be:	4656      	mov	r6, sl
 80089c0:	465f      	mov	r7, fp
 80089c2:	4642      	mov	r2, r8
 80089c4:	464b      	mov	r3, r9
 80089c6:	4630      	mov	r0, r6
 80089c8:	4639      	mov	r1, r7
 80089ca:	f7f7 ff3f 	bl	800084c <__aeabi_ddiv>
 80089ce:	f7f8 f8c3 	bl	8000b58 <__aeabi_d2iz>
 80089d2:	4682      	mov	sl, r0
 80089d4:	f7f7 fda6 	bl	8000524 <__aeabi_i2d>
 80089d8:	4642      	mov	r2, r8
 80089da:	464b      	mov	r3, r9
 80089dc:	f7f7 fe0c 	bl	80005f8 <__aeabi_dmul>
 80089e0:	4602      	mov	r2, r0
 80089e2:	460b      	mov	r3, r1
 80089e4:	4630      	mov	r0, r6
 80089e6:	4639      	mov	r1, r7
 80089e8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80089ec:	f7f7 fc4c 	bl	8000288 <__aeabi_dsub>
 80089f0:	f805 6b01 	strb.w	r6, [r5], #1
 80089f4:	9e01      	ldr	r6, [sp, #4]
 80089f6:	9f03      	ldr	r7, [sp, #12]
 80089f8:	1bae      	subs	r6, r5, r6
 80089fa:	42b7      	cmp	r7, r6
 80089fc:	4602      	mov	r2, r0
 80089fe:	460b      	mov	r3, r1
 8008a00:	d135      	bne.n	8008a6e <_dtoa_r+0x6e6>
 8008a02:	f7f7 fc43 	bl	800028c <__adddf3>
 8008a06:	4642      	mov	r2, r8
 8008a08:	464b      	mov	r3, r9
 8008a0a:	4606      	mov	r6, r0
 8008a0c:	460f      	mov	r7, r1
 8008a0e:	f7f8 f883 	bl	8000b18 <__aeabi_dcmpgt>
 8008a12:	b9d0      	cbnz	r0, 8008a4a <_dtoa_r+0x6c2>
 8008a14:	4642      	mov	r2, r8
 8008a16:	464b      	mov	r3, r9
 8008a18:	4630      	mov	r0, r6
 8008a1a:	4639      	mov	r1, r7
 8008a1c:	f7f8 f854 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a20:	b110      	cbz	r0, 8008a28 <_dtoa_r+0x6a0>
 8008a22:	f01a 0f01 	tst.w	sl, #1
 8008a26:	d110      	bne.n	8008a4a <_dtoa_r+0x6c2>
 8008a28:	4620      	mov	r0, r4
 8008a2a:	ee18 1a10 	vmov	r1, s16
 8008a2e:	f000 fe87 	bl	8009740 <_Bfree>
 8008a32:	2300      	movs	r3, #0
 8008a34:	9800      	ldr	r0, [sp, #0]
 8008a36:	702b      	strb	r3, [r5, #0]
 8008a38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a3a:	3001      	adds	r0, #1
 8008a3c:	6018      	str	r0, [r3, #0]
 8008a3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	f43f acf1 	beq.w	8008428 <_dtoa_r+0xa0>
 8008a46:	601d      	str	r5, [r3, #0]
 8008a48:	e4ee      	b.n	8008428 <_dtoa_r+0xa0>
 8008a4a:	9f00      	ldr	r7, [sp, #0]
 8008a4c:	462b      	mov	r3, r5
 8008a4e:	461d      	mov	r5, r3
 8008a50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a54:	2a39      	cmp	r2, #57	; 0x39
 8008a56:	d106      	bne.n	8008a66 <_dtoa_r+0x6de>
 8008a58:	9a01      	ldr	r2, [sp, #4]
 8008a5a:	429a      	cmp	r2, r3
 8008a5c:	d1f7      	bne.n	8008a4e <_dtoa_r+0x6c6>
 8008a5e:	9901      	ldr	r1, [sp, #4]
 8008a60:	2230      	movs	r2, #48	; 0x30
 8008a62:	3701      	adds	r7, #1
 8008a64:	700a      	strb	r2, [r1, #0]
 8008a66:	781a      	ldrb	r2, [r3, #0]
 8008a68:	3201      	adds	r2, #1
 8008a6a:	701a      	strb	r2, [r3, #0]
 8008a6c:	e790      	b.n	8008990 <_dtoa_r+0x608>
 8008a6e:	4ba6      	ldr	r3, [pc, #664]	; (8008d08 <_dtoa_r+0x980>)
 8008a70:	2200      	movs	r2, #0
 8008a72:	f7f7 fdc1 	bl	80005f8 <__aeabi_dmul>
 8008a76:	2200      	movs	r2, #0
 8008a78:	2300      	movs	r3, #0
 8008a7a:	4606      	mov	r6, r0
 8008a7c:	460f      	mov	r7, r1
 8008a7e:	f7f8 f823 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a82:	2800      	cmp	r0, #0
 8008a84:	d09d      	beq.n	80089c2 <_dtoa_r+0x63a>
 8008a86:	e7cf      	b.n	8008a28 <_dtoa_r+0x6a0>
 8008a88:	9a08      	ldr	r2, [sp, #32]
 8008a8a:	2a00      	cmp	r2, #0
 8008a8c:	f000 80d7 	beq.w	8008c3e <_dtoa_r+0x8b6>
 8008a90:	9a06      	ldr	r2, [sp, #24]
 8008a92:	2a01      	cmp	r2, #1
 8008a94:	f300 80ba 	bgt.w	8008c0c <_dtoa_r+0x884>
 8008a98:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a9a:	2a00      	cmp	r2, #0
 8008a9c:	f000 80b2 	beq.w	8008c04 <_dtoa_r+0x87c>
 8008aa0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008aa4:	9e07      	ldr	r6, [sp, #28]
 8008aa6:	9d04      	ldr	r5, [sp, #16]
 8008aa8:	9a04      	ldr	r2, [sp, #16]
 8008aaa:	441a      	add	r2, r3
 8008aac:	9204      	str	r2, [sp, #16]
 8008aae:	9a05      	ldr	r2, [sp, #20]
 8008ab0:	2101      	movs	r1, #1
 8008ab2:	441a      	add	r2, r3
 8008ab4:	4620      	mov	r0, r4
 8008ab6:	9205      	str	r2, [sp, #20]
 8008ab8:	f000 ff44 	bl	8009944 <__i2b>
 8008abc:	4607      	mov	r7, r0
 8008abe:	2d00      	cmp	r5, #0
 8008ac0:	dd0c      	ble.n	8008adc <_dtoa_r+0x754>
 8008ac2:	9b05      	ldr	r3, [sp, #20]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	dd09      	ble.n	8008adc <_dtoa_r+0x754>
 8008ac8:	42ab      	cmp	r3, r5
 8008aca:	9a04      	ldr	r2, [sp, #16]
 8008acc:	bfa8      	it	ge
 8008ace:	462b      	movge	r3, r5
 8008ad0:	1ad2      	subs	r2, r2, r3
 8008ad2:	9204      	str	r2, [sp, #16]
 8008ad4:	9a05      	ldr	r2, [sp, #20]
 8008ad6:	1aed      	subs	r5, r5, r3
 8008ad8:	1ad3      	subs	r3, r2, r3
 8008ada:	9305      	str	r3, [sp, #20]
 8008adc:	9b07      	ldr	r3, [sp, #28]
 8008ade:	b31b      	cbz	r3, 8008b28 <_dtoa_r+0x7a0>
 8008ae0:	9b08      	ldr	r3, [sp, #32]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	f000 80af 	beq.w	8008c46 <_dtoa_r+0x8be>
 8008ae8:	2e00      	cmp	r6, #0
 8008aea:	dd13      	ble.n	8008b14 <_dtoa_r+0x78c>
 8008aec:	4639      	mov	r1, r7
 8008aee:	4632      	mov	r2, r6
 8008af0:	4620      	mov	r0, r4
 8008af2:	f000 ffe7 	bl	8009ac4 <__pow5mult>
 8008af6:	ee18 2a10 	vmov	r2, s16
 8008afa:	4601      	mov	r1, r0
 8008afc:	4607      	mov	r7, r0
 8008afe:	4620      	mov	r0, r4
 8008b00:	f000 ff36 	bl	8009970 <__multiply>
 8008b04:	ee18 1a10 	vmov	r1, s16
 8008b08:	4680      	mov	r8, r0
 8008b0a:	4620      	mov	r0, r4
 8008b0c:	f000 fe18 	bl	8009740 <_Bfree>
 8008b10:	ee08 8a10 	vmov	s16, r8
 8008b14:	9b07      	ldr	r3, [sp, #28]
 8008b16:	1b9a      	subs	r2, r3, r6
 8008b18:	d006      	beq.n	8008b28 <_dtoa_r+0x7a0>
 8008b1a:	ee18 1a10 	vmov	r1, s16
 8008b1e:	4620      	mov	r0, r4
 8008b20:	f000 ffd0 	bl	8009ac4 <__pow5mult>
 8008b24:	ee08 0a10 	vmov	s16, r0
 8008b28:	2101      	movs	r1, #1
 8008b2a:	4620      	mov	r0, r4
 8008b2c:	f000 ff0a 	bl	8009944 <__i2b>
 8008b30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	4606      	mov	r6, r0
 8008b36:	f340 8088 	ble.w	8008c4a <_dtoa_r+0x8c2>
 8008b3a:	461a      	mov	r2, r3
 8008b3c:	4601      	mov	r1, r0
 8008b3e:	4620      	mov	r0, r4
 8008b40:	f000 ffc0 	bl	8009ac4 <__pow5mult>
 8008b44:	9b06      	ldr	r3, [sp, #24]
 8008b46:	2b01      	cmp	r3, #1
 8008b48:	4606      	mov	r6, r0
 8008b4a:	f340 8081 	ble.w	8008c50 <_dtoa_r+0x8c8>
 8008b4e:	f04f 0800 	mov.w	r8, #0
 8008b52:	6933      	ldr	r3, [r6, #16]
 8008b54:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008b58:	6918      	ldr	r0, [r3, #16]
 8008b5a:	f000 fea3 	bl	80098a4 <__hi0bits>
 8008b5e:	f1c0 0020 	rsb	r0, r0, #32
 8008b62:	9b05      	ldr	r3, [sp, #20]
 8008b64:	4418      	add	r0, r3
 8008b66:	f010 001f 	ands.w	r0, r0, #31
 8008b6a:	f000 8092 	beq.w	8008c92 <_dtoa_r+0x90a>
 8008b6e:	f1c0 0320 	rsb	r3, r0, #32
 8008b72:	2b04      	cmp	r3, #4
 8008b74:	f340 808a 	ble.w	8008c8c <_dtoa_r+0x904>
 8008b78:	f1c0 001c 	rsb	r0, r0, #28
 8008b7c:	9b04      	ldr	r3, [sp, #16]
 8008b7e:	4403      	add	r3, r0
 8008b80:	9304      	str	r3, [sp, #16]
 8008b82:	9b05      	ldr	r3, [sp, #20]
 8008b84:	4403      	add	r3, r0
 8008b86:	4405      	add	r5, r0
 8008b88:	9305      	str	r3, [sp, #20]
 8008b8a:	9b04      	ldr	r3, [sp, #16]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	dd07      	ble.n	8008ba0 <_dtoa_r+0x818>
 8008b90:	ee18 1a10 	vmov	r1, s16
 8008b94:	461a      	mov	r2, r3
 8008b96:	4620      	mov	r0, r4
 8008b98:	f000 ffee 	bl	8009b78 <__lshift>
 8008b9c:	ee08 0a10 	vmov	s16, r0
 8008ba0:	9b05      	ldr	r3, [sp, #20]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	dd05      	ble.n	8008bb2 <_dtoa_r+0x82a>
 8008ba6:	4631      	mov	r1, r6
 8008ba8:	461a      	mov	r2, r3
 8008baa:	4620      	mov	r0, r4
 8008bac:	f000 ffe4 	bl	8009b78 <__lshift>
 8008bb0:	4606      	mov	r6, r0
 8008bb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d06e      	beq.n	8008c96 <_dtoa_r+0x90e>
 8008bb8:	ee18 0a10 	vmov	r0, s16
 8008bbc:	4631      	mov	r1, r6
 8008bbe:	f001 f84b 	bl	8009c58 <__mcmp>
 8008bc2:	2800      	cmp	r0, #0
 8008bc4:	da67      	bge.n	8008c96 <_dtoa_r+0x90e>
 8008bc6:	9b00      	ldr	r3, [sp, #0]
 8008bc8:	3b01      	subs	r3, #1
 8008bca:	ee18 1a10 	vmov	r1, s16
 8008bce:	9300      	str	r3, [sp, #0]
 8008bd0:	220a      	movs	r2, #10
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	4620      	mov	r0, r4
 8008bd6:	f000 fdd5 	bl	8009784 <__multadd>
 8008bda:	9b08      	ldr	r3, [sp, #32]
 8008bdc:	ee08 0a10 	vmov	s16, r0
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	f000 81b1 	beq.w	8008f48 <_dtoa_r+0xbc0>
 8008be6:	2300      	movs	r3, #0
 8008be8:	4639      	mov	r1, r7
 8008bea:	220a      	movs	r2, #10
 8008bec:	4620      	mov	r0, r4
 8008bee:	f000 fdc9 	bl	8009784 <__multadd>
 8008bf2:	9b02      	ldr	r3, [sp, #8]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	4607      	mov	r7, r0
 8008bf8:	f300 808e 	bgt.w	8008d18 <_dtoa_r+0x990>
 8008bfc:	9b06      	ldr	r3, [sp, #24]
 8008bfe:	2b02      	cmp	r3, #2
 8008c00:	dc51      	bgt.n	8008ca6 <_dtoa_r+0x91e>
 8008c02:	e089      	b.n	8008d18 <_dtoa_r+0x990>
 8008c04:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c06:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008c0a:	e74b      	b.n	8008aa4 <_dtoa_r+0x71c>
 8008c0c:	9b03      	ldr	r3, [sp, #12]
 8008c0e:	1e5e      	subs	r6, r3, #1
 8008c10:	9b07      	ldr	r3, [sp, #28]
 8008c12:	42b3      	cmp	r3, r6
 8008c14:	bfbf      	itttt	lt
 8008c16:	9b07      	ldrlt	r3, [sp, #28]
 8008c18:	9607      	strlt	r6, [sp, #28]
 8008c1a:	1af2      	sublt	r2, r6, r3
 8008c1c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008c1e:	bfb6      	itet	lt
 8008c20:	189b      	addlt	r3, r3, r2
 8008c22:	1b9e      	subge	r6, r3, r6
 8008c24:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008c26:	9b03      	ldr	r3, [sp, #12]
 8008c28:	bfb8      	it	lt
 8008c2a:	2600      	movlt	r6, #0
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	bfb7      	itett	lt
 8008c30:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008c34:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008c38:	1a9d      	sublt	r5, r3, r2
 8008c3a:	2300      	movlt	r3, #0
 8008c3c:	e734      	b.n	8008aa8 <_dtoa_r+0x720>
 8008c3e:	9e07      	ldr	r6, [sp, #28]
 8008c40:	9d04      	ldr	r5, [sp, #16]
 8008c42:	9f08      	ldr	r7, [sp, #32]
 8008c44:	e73b      	b.n	8008abe <_dtoa_r+0x736>
 8008c46:	9a07      	ldr	r2, [sp, #28]
 8008c48:	e767      	b.n	8008b1a <_dtoa_r+0x792>
 8008c4a:	9b06      	ldr	r3, [sp, #24]
 8008c4c:	2b01      	cmp	r3, #1
 8008c4e:	dc18      	bgt.n	8008c82 <_dtoa_r+0x8fa>
 8008c50:	f1ba 0f00 	cmp.w	sl, #0
 8008c54:	d115      	bne.n	8008c82 <_dtoa_r+0x8fa>
 8008c56:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008c5a:	b993      	cbnz	r3, 8008c82 <_dtoa_r+0x8fa>
 8008c5c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008c60:	0d1b      	lsrs	r3, r3, #20
 8008c62:	051b      	lsls	r3, r3, #20
 8008c64:	b183      	cbz	r3, 8008c88 <_dtoa_r+0x900>
 8008c66:	9b04      	ldr	r3, [sp, #16]
 8008c68:	3301      	adds	r3, #1
 8008c6a:	9304      	str	r3, [sp, #16]
 8008c6c:	9b05      	ldr	r3, [sp, #20]
 8008c6e:	3301      	adds	r3, #1
 8008c70:	9305      	str	r3, [sp, #20]
 8008c72:	f04f 0801 	mov.w	r8, #1
 8008c76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	f47f af6a 	bne.w	8008b52 <_dtoa_r+0x7ca>
 8008c7e:	2001      	movs	r0, #1
 8008c80:	e76f      	b.n	8008b62 <_dtoa_r+0x7da>
 8008c82:	f04f 0800 	mov.w	r8, #0
 8008c86:	e7f6      	b.n	8008c76 <_dtoa_r+0x8ee>
 8008c88:	4698      	mov	r8, r3
 8008c8a:	e7f4      	b.n	8008c76 <_dtoa_r+0x8ee>
 8008c8c:	f43f af7d 	beq.w	8008b8a <_dtoa_r+0x802>
 8008c90:	4618      	mov	r0, r3
 8008c92:	301c      	adds	r0, #28
 8008c94:	e772      	b.n	8008b7c <_dtoa_r+0x7f4>
 8008c96:	9b03      	ldr	r3, [sp, #12]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	dc37      	bgt.n	8008d0c <_dtoa_r+0x984>
 8008c9c:	9b06      	ldr	r3, [sp, #24]
 8008c9e:	2b02      	cmp	r3, #2
 8008ca0:	dd34      	ble.n	8008d0c <_dtoa_r+0x984>
 8008ca2:	9b03      	ldr	r3, [sp, #12]
 8008ca4:	9302      	str	r3, [sp, #8]
 8008ca6:	9b02      	ldr	r3, [sp, #8]
 8008ca8:	b96b      	cbnz	r3, 8008cc6 <_dtoa_r+0x93e>
 8008caa:	4631      	mov	r1, r6
 8008cac:	2205      	movs	r2, #5
 8008cae:	4620      	mov	r0, r4
 8008cb0:	f000 fd68 	bl	8009784 <__multadd>
 8008cb4:	4601      	mov	r1, r0
 8008cb6:	4606      	mov	r6, r0
 8008cb8:	ee18 0a10 	vmov	r0, s16
 8008cbc:	f000 ffcc 	bl	8009c58 <__mcmp>
 8008cc0:	2800      	cmp	r0, #0
 8008cc2:	f73f adbb 	bgt.w	800883c <_dtoa_r+0x4b4>
 8008cc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cc8:	9d01      	ldr	r5, [sp, #4]
 8008cca:	43db      	mvns	r3, r3
 8008ccc:	9300      	str	r3, [sp, #0]
 8008cce:	f04f 0800 	mov.w	r8, #0
 8008cd2:	4631      	mov	r1, r6
 8008cd4:	4620      	mov	r0, r4
 8008cd6:	f000 fd33 	bl	8009740 <_Bfree>
 8008cda:	2f00      	cmp	r7, #0
 8008cdc:	f43f aea4 	beq.w	8008a28 <_dtoa_r+0x6a0>
 8008ce0:	f1b8 0f00 	cmp.w	r8, #0
 8008ce4:	d005      	beq.n	8008cf2 <_dtoa_r+0x96a>
 8008ce6:	45b8      	cmp	r8, r7
 8008ce8:	d003      	beq.n	8008cf2 <_dtoa_r+0x96a>
 8008cea:	4641      	mov	r1, r8
 8008cec:	4620      	mov	r0, r4
 8008cee:	f000 fd27 	bl	8009740 <_Bfree>
 8008cf2:	4639      	mov	r1, r7
 8008cf4:	4620      	mov	r0, r4
 8008cf6:	f000 fd23 	bl	8009740 <_Bfree>
 8008cfa:	e695      	b.n	8008a28 <_dtoa_r+0x6a0>
 8008cfc:	2600      	movs	r6, #0
 8008cfe:	4637      	mov	r7, r6
 8008d00:	e7e1      	b.n	8008cc6 <_dtoa_r+0x93e>
 8008d02:	9700      	str	r7, [sp, #0]
 8008d04:	4637      	mov	r7, r6
 8008d06:	e599      	b.n	800883c <_dtoa_r+0x4b4>
 8008d08:	40240000 	.word	0x40240000
 8008d0c:	9b08      	ldr	r3, [sp, #32]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	f000 80ca 	beq.w	8008ea8 <_dtoa_r+0xb20>
 8008d14:	9b03      	ldr	r3, [sp, #12]
 8008d16:	9302      	str	r3, [sp, #8]
 8008d18:	2d00      	cmp	r5, #0
 8008d1a:	dd05      	ble.n	8008d28 <_dtoa_r+0x9a0>
 8008d1c:	4639      	mov	r1, r7
 8008d1e:	462a      	mov	r2, r5
 8008d20:	4620      	mov	r0, r4
 8008d22:	f000 ff29 	bl	8009b78 <__lshift>
 8008d26:	4607      	mov	r7, r0
 8008d28:	f1b8 0f00 	cmp.w	r8, #0
 8008d2c:	d05b      	beq.n	8008de6 <_dtoa_r+0xa5e>
 8008d2e:	6879      	ldr	r1, [r7, #4]
 8008d30:	4620      	mov	r0, r4
 8008d32:	f000 fcc5 	bl	80096c0 <_Balloc>
 8008d36:	4605      	mov	r5, r0
 8008d38:	b928      	cbnz	r0, 8008d46 <_dtoa_r+0x9be>
 8008d3a:	4b87      	ldr	r3, [pc, #540]	; (8008f58 <_dtoa_r+0xbd0>)
 8008d3c:	4602      	mov	r2, r0
 8008d3e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008d42:	f7ff bb3b 	b.w	80083bc <_dtoa_r+0x34>
 8008d46:	693a      	ldr	r2, [r7, #16]
 8008d48:	3202      	adds	r2, #2
 8008d4a:	0092      	lsls	r2, r2, #2
 8008d4c:	f107 010c 	add.w	r1, r7, #12
 8008d50:	300c      	adds	r0, #12
 8008d52:	f000 fca7 	bl	80096a4 <memcpy>
 8008d56:	2201      	movs	r2, #1
 8008d58:	4629      	mov	r1, r5
 8008d5a:	4620      	mov	r0, r4
 8008d5c:	f000 ff0c 	bl	8009b78 <__lshift>
 8008d60:	9b01      	ldr	r3, [sp, #4]
 8008d62:	f103 0901 	add.w	r9, r3, #1
 8008d66:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008d6a:	4413      	add	r3, r2
 8008d6c:	9305      	str	r3, [sp, #20]
 8008d6e:	f00a 0301 	and.w	r3, sl, #1
 8008d72:	46b8      	mov	r8, r7
 8008d74:	9304      	str	r3, [sp, #16]
 8008d76:	4607      	mov	r7, r0
 8008d78:	4631      	mov	r1, r6
 8008d7a:	ee18 0a10 	vmov	r0, s16
 8008d7e:	f7ff fa75 	bl	800826c <quorem>
 8008d82:	4641      	mov	r1, r8
 8008d84:	9002      	str	r0, [sp, #8]
 8008d86:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008d8a:	ee18 0a10 	vmov	r0, s16
 8008d8e:	f000 ff63 	bl	8009c58 <__mcmp>
 8008d92:	463a      	mov	r2, r7
 8008d94:	9003      	str	r0, [sp, #12]
 8008d96:	4631      	mov	r1, r6
 8008d98:	4620      	mov	r0, r4
 8008d9a:	f000 ff79 	bl	8009c90 <__mdiff>
 8008d9e:	68c2      	ldr	r2, [r0, #12]
 8008da0:	f109 3bff 	add.w	fp, r9, #4294967295
 8008da4:	4605      	mov	r5, r0
 8008da6:	bb02      	cbnz	r2, 8008dea <_dtoa_r+0xa62>
 8008da8:	4601      	mov	r1, r0
 8008daa:	ee18 0a10 	vmov	r0, s16
 8008dae:	f000 ff53 	bl	8009c58 <__mcmp>
 8008db2:	4602      	mov	r2, r0
 8008db4:	4629      	mov	r1, r5
 8008db6:	4620      	mov	r0, r4
 8008db8:	9207      	str	r2, [sp, #28]
 8008dba:	f000 fcc1 	bl	8009740 <_Bfree>
 8008dbe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008dc2:	ea43 0102 	orr.w	r1, r3, r2
 8008dc6:	9b04      	ldr	r3, [sp, #16]
 8008dc8:	430b      	orrs	r3, r1
 8008dca:	464d      	mov	r5, r9
 8008dcc:	d10f      	bne.n	8008dee <_dtoa_r+0xa66>
 8008dce:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008dd2:	d02a      	beq.n	8008e2a <_dtoa_r+0xaa2>
 8008dd4:	9b03      	ldr	r3, [sp, #12]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	dd02      	ble.n	8008de0 <_dtoa_r+0xa58>
 8008dda:	9b02      	ldr	r3, [sp, #8]
 8008ddc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008de0:	f88b a000 	strb.w	sl, [fp]
 8008de4:	e775      	b.n	8008cd2 <_dtoa_r+0x94a>
 8008de6:	4638      	mov	r0, r7
 8008de8:	e7ba      	b.n	8008d60 <_dtoa_r+0x9d8>
 8008dea:	2201      	movs	r2, #1
 8008dec:	e7e2      	b.n	8008db4 <_dtoa_r+0xa2c>
 8008dee:	9b03      	ldr	r3, [sp, #12]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	db04      	blt.n	8008dfe <_dtoa_r+0xa76>
 8008df4:	9906      	ldr	r1, [sp, #24]
 8008df6:	430b      	orrs	r3, r1
 8008df8:	9904      	ldr	r1, [sp, #16]
 8008dfa:	430b      	orrs	r3, r1
 8008dfc:	d122      	bne.n	8008e44 <_dtoa_r+0xabc>
 8008dfe:	2a00      	cmp	r2, #0
 8008e00:	ddee      	ble.n	8008de0 <_dtoa_r+0xa58>
 8008e02:	ee18 1a10 	vmov	r1, s16
 8008e06:	2201      	movs	r2, #1
 8008e08:	4620      	mov	r0, r4
 8008e0a:	f000 feb5 	bl	8009b78 <__lshift>
 8008e0e:	4631      	mov	r1, r6
 8008e10:	ee08 0a10 	vmov	s16, r0
 8008e14:	f000 ff20 	bl	8009c58 <__mcmp>
 8008e18:	2800      	cmp	r0, #0
 8008e1a:	dc03      	bgt.n	8008e24 <_dtoa_r+0xa9c>
 8008e1c:	d1e0      	bne.n	8008de0 <_dtoa_r+0xa58>
 8008e1e:	f01a 0f01 	tst.w	sl, #1
 8008e22:	d0dd      	beq.n	8008de0 <_dtoa_r+0xa58>
 8008e24:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008e28:	d1d7      	bne.n	8008dda <_dtoa_r+0xa52>
 8008e2a:	2339      	movs	r3, #57	; 0x39
 8008e2c:	f88b 3000 	strb.w	r3, [fp]
 8008e30:	462b      	mov	r3, r5
 8008e32:	461d      	mov	r5, r3
 8008e34:	3b01      	subs	r3, #1
 8008e36:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008e3a:	2a39      	cmp	r2, #57	; 0x39
 8008e3c:	d071      	beq.n	8008f22 <_dtoa_r+0xb9a>
 8008e3e:	3201      	adds	r2, #1
 8008e40:	701a      	strb	r2, [r3, #0]
 8008e42:	e746      	b.n	8008cd2 <_dtoa_r+0x94a>
 8008e44:	2a00      	cmp	r2, #0
 8008e46:	dd07      	ble.n	8008e58 <_dtoa_r+0xad0>
 8008e48:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008e4c:	d0ed      	beq.n	8008e2a <_dtoa_r+0xaa2>
 8008e4e:	f10a 0301 	add.w	r3, sl, #1
 8008e52:	f88b 3000 	strb.w	r3, [fp]
 8008e56:	e73c      	b.n	8008cd2 <_dtoa_r+0x94a>
 8008e58:	9b05      	ldr	r3, [sp, #20]
 8008e5a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008e5e:	4599      	cmp	r9, r3
 8008e60:	d047      	beq.n	8008ef2 <_dtoa_r+0xb6a>
 8008e62:	ee18 1a10 	vmov	r1, s16
 8008e66:	2300      	movs	r3, #0
 8008e68:	220a      	movs	r2, #10
 8008e6a:	4620      	mov	r0, r4
 8008e6c:	f000 fc8a 	bl	8009784 <__multadd>
 8008e70:	45b8      	cmp	r8, r7
 8008e72:	ee08 0a10 	vmov	s16, r0
 8008e76:	f04f 0300 	mov.w	r3, #0
 8008e7a:	f04f 020a 	mov.w	r2, #10
 8008e7e:	4641      	mov	r1, r8
 8008e80:	4620      	mov	r0, r4
 8008e82:	d106      	bne.n	8008e92 <_dtoa_r+0xb0a>
 8008e84:	f000 fc7e 	bl	8009784 <__multadd>
 8008e88:	4680      	mov	r8, r0
 8008e8a:	4607      	mov	r7, r0
 8008e8c:	f109 0901 	add.w	r9, r9, #1
 8008e90:	e772      	b.n	8008d78 <_dtoa_r+0x9f0>
 8008e92:	f000 fc77 	bl	8009784 <__multadd>
 8008e96:	4639      	mov	r1, r7
 8008e98:	4680      	mov	r8, r0
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	220a      	movs	r2, #10
 8008e9e:	4620      	mov	r0, r4
 8008ea0:	f000 fc70 	bl	8009784 <__multadd>
 8008ea4:	4607      	mov	r7, r0
 8008ea6:	e7f1      	b.n	8008e8c <_dtoa_r+0xb04>
 8008ea8:	9b03      	ldr	r3, [sp, #12]
 8008eaa:	9302      	str	r3, [sp, #8]
 8008eac:	9d01      	ldr	r5, [sp, #4]
 8008eae:	ee18 0a10 	vmov	r0, s16
 8008eb2:	4631      	mov	r1, r6
 8008eb4:	f7ff f9da 	bl	800826c <quorem>
 8008eb8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008ebc:	9b01      	ldr	r3, [sp, #4]
 8008ebe:	f805 ab01 	strb.w	sl, [r5], #1
 8008ec2:	1aea      	subs	r2, r5, r3
 8008ec4:	9b02      	ldr	r3, [sp, #8]
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	dd09      	ble.n	8008ede <_dtoa_r+0xb56>
 8008eca:	ee18 1a10 	vmov	r1, s16
 8008ece:	2300      	movs	r3, #0
 8008ed0:	220a      	movs	r2, #10
 8008ed2:	4620      	mov	r0, r4
 8008ed4:	f000 fc56 	bl	8009784 <__multadd>
 8008ed8:	ee08 0a10 	vmov	s16, r0
 8008edc:	e7e7      	b.n	8008eae <_dtoa_r+0xb26>
 8008ede:	9b02      	ldr	r3, [sp, #8]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	bfc8      	it	gt
 8008ee4:	461d      	movgt	r5, r3
 8008ee6:	9b01      	ldr	r3, [sp, #4]
 8008ee8:	bfd8      	it	le
 8008eea:	2501      	movle	r5, #1
 8008eec:	441d      	add	r5, r3
 8008eee:	f04f 0800 	mov.w	r8, #0
 8008ef2:	ee18 1a10 	vmov	r1, s16
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	4620      	mov	r0, r4
 8008efa:	f000 fe3d 	bl	8009b78 <__lshift>
 8008efe:	4631      	mov	r1, r6
 8008f00:	ee08 0a10 	vmov	s16, r0
 8008f04:	f000 fea8 	bl	8009c58 <__mcmp>
 8008f08:	2800      	cmp	r0, #0
 8008f0a:	dc91      	bgt.n	8008e30 <_dtoa_r+0xaa8>
 8008f0c:	d102      	bne.n	8008f14 <_dtoa_r+0xb8c>
 8008f0e:	f01a 0f01 	tst.w	sl, #1
 8008f12:	d18d      	bne.n	8008e30 <_dtoa_r+0xaa8>
 8008f14:	462b      	mov	r3, r5
 8008f16:	461d      	mov	r5, r3
 8008f18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f1c:	2a30      	cmp	r2, #48	; 0x30
 8008f1e:	d0fa      	beq.n	8008f16 <_dtoa_r+0xb8e>
 8008f20:	e6d7      	b.n	8008cd2 <_dtoa_r+0x94a>
 8008f22:	9a01      	ldr	r2, [sp, #4]
 8008f24:	429a      	cmp	r2, r3
 8008f26:	d184      	bne.n	8008e32 <_dtoa_r+0xaaa>
 8008f28:	9b00      	ldr	r3, [sp, #0]
 8008f2a:	3301      	adds	r3, #1
 8008f2c:	9300      	str	r3, [sp, #0]
 8008f2e:	2331      	movs	r3, #49	; 0x31
 8008f30:	7013      	strb	r3, [r2, #0]
 8008f32:	e6ce      	b.n	8008cd2 <_dtoa_r+0x94a>
 8008f34:	4b09      	ldr	r3, [pc, #36]	; (8008f5c <_dtoa_r+0xbd4>)
 8008f36:	f7ff ba95 	b.w	8008464 <_dtoa_r+0xdc>
 8008f3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	f47f aa6e 	bne.w	800841e <_dtoa_r+0x96>
 8008f42:	4b07      	ldr	r3, [pc, #28]	; (8008f60 <_dtoa_r+0xbd8>)
 8008f44:	f7ff ba8e 	b.w	8008464 <_dtoa_r+0xdc>
 8008f48:	9b02      	ldr	r3, [sp, #8]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	dcae      	bgt.n	8008eac <_dtoa_r+0xb24>
 8008f4e:	9b06      	ldr	r3, [sp, #24]
 8008f50:	2b02      	cmp	r3, #2
 8008f52:	f73f aea8 	bgt.w	8008ca6 <_dtoa_r+0x91e>
 8008f56:	e7a9      	b.n	8008eac <_dtoa_r+0xb24>
 8008f58:	0800ba70 	.word	0x0800ba70
 8008f5c:	0800bc69 	.word	0x0800bc69
 8008f60:	0800b9f1 	.word	0x0800b9f1

08008f64 <rshift>:
 8008f64:	6903      	ldr	r3, [r0, #16]
 8008f66:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008f6a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008f6e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008f72:	f100 0414 	add.w	r4, r0, #20
 8008f76:	dd45      	ble.n	8009004 <rshift+0xa0>
 8008f78:	f011 011f 	ands.w	r1, r1, #31
 8008f7c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008f80:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008f84:	d10c      	bne.n	8008fa0 <rshift+0x3c>
 8008f86:	f100 0710 	add.w	r7, r0, #16
 8008f8a:	4629      	mov	r1, r5
 8008f8c:	42b1      	cmp	r1, r6
 8008f8e:	d334      	bcc.n	8008ffa <rshift+0x96>
 8008f90:	1a9b      	subs	r3, r3, r2
 8008f92:	009b      	lsls	r3, r3, #2
 8008f94:	1eea      	subs	r2, r5, #3
 8008f96:	4296      	cmp	r6, r2
 8008f98:	bf38      	it	cc
 8008f9a:	2300      	movcc	r3, #0
 8008f9c:	4423      	add	r3, r4
 8008f9e:	e015      	b.n	8008fcc <rshift+0x68>
 8008fa0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008fa4:	f1c1 0820 	rsb	r8, r1, #32
 8008fa8:	40cf      	lsrs	r7, r1
 8008faa:	f105 0e04 	add.w	lr, r5, #4
 8008fae:	46a1      	mov	r9, r4
 8008fb0:	4576      	cmp	r6, lr
 8008fb2:	46f4      	mov	ip, lr
 8008fb4:	d815      	bhi.n	8008fe2 <rshift+0x7e>
 8008fb6:	1a9a      	subs	r2, r3, r2
 8008fb8:	0092      	lsls	r2, r2, #2
 8008fba:	3a04      	subs	r2, #4
 8008fbc:	3501      	adds	r5, #1
 8008fbe:	42ae      	cmp	r6, r5
 8008fc0:	bf38      	it	cc
 8008fc2:	2200      	movcc	r2, #0
 8008fc4:	18a3      	adds	r3, r4, r2
 8008fc6:	50a7      	str	r7, [r4, r2]
 8008fc8:	b107      	cbz	r7, 8008fcc <rshift+0x68>
 8008fca:	3304      	adds	r3, #4
 8008fcc:	1b1a      	subs	r2, r3, r4
 8008fce:	42a3      	cmp	r3, r4
 8008fd0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008fd4:	bf08      	it	eq
 8008fd6:	2300      	moveq	r3, #0
 8008fd8:	6102      	str	r2, [r0, #16]
 8008fda:	bf08      	it	eq
 8008fdc:	6143      	streq	r3, [r0, #20]
 8008fde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008fe2:	f8dc c000 	ldr.w	ip, [ip]
 8008fe6:	fa0c fc08 	lsl.w	ip, ip, r8
 8008fea:	ea4c 0707 	orr.w	r7, ip, r7
 8008fee:	f849 7b04 	str.w	r7, [r9], #4
 8008ff2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008ff6:	40cf      	lsrs	r7, r1
 8008ff8:	e7da      	b.n	8008fb0 <rshift+0x4c>
 8008ffa:	f851 cb04 	ldr.w	ip, [r1], #4
 8008ffe:	f847 cf04 	str.w	ip, [r7, #4]!
 8009002:	e7c3      	b.n	8008f8c <rshift+0x28>
 8009004:	4623      	mov	r3, r4
 8009006:	e7e1      	b.n	8008fcc <rshift+0x68>

08009008 <__hexdig_fun>:
 8009008:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800900c:	2b09      	cmp	r3, #9
 800900e:	d802      	bhi.n	8009016 <__hexdig_fun+0xe>
 8009010:	3820      	subs	r0, #32
 8009012:	b2c0      	uxtb	r0, r0
 8009014:	4770      	bx	lr
 8009016:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800901a:	2b05      	cmp	r3, #5
 800901c:	d801      	bhi.n	8009022 <__hexdig_fun+0x1a>
 800901e:	3847      	subs	r0, #71	; 0x47
 8009020:	e7f7      	b.n	8009012 <__hexdig_fun+0xa>
 8009022:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009026:	2b05      	cmp	r3, #5
 8009028:	d801      	bhi.n	800902e <__hexdig_fun+0x26>
 800902a:	3827      	subs	r0, #39	; 0x27
 800902c:	e7f1      	b.n	8009012 <__hexdig_fun+0xa>
 800902e:	2000      	movs	r0, #0
 8009030:	4770      	bx	lr
	...

08009034 <__gethex>:
 8009034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009038:	ed2d 8b02 	vpush	{d8}
 800903c:	b089      	sub	sp, #36	; 0x24
 800903e:	ee08 0a10 	vmov	s16, r0
 8009042:	9304      	str	r3, [sp, #16]
 8009044:	4bb4      	ldr	r3, [pc, #720]	; (8009318 <__gethex+0x2e4>)
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	9301      	str	r3, [sp, #4]
 800904a:	4618      	mov	r0, r3
 800904c:	468b      	mov	fp, r1
 800904e:	4690      	mov	r8, r2
 8009050:	f7f7 f8be 	bl	80001d0 <strlen>
 8009054:	9b01      	ldr	r3, [sp, #4]
 8009056:	f8db 2000 	ldr.w	r2, [fp]
 800905a:	4403      	add	r3, r0
 800905c:	4682      	mov	sl, r0
 800905e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009062:	9305      	str	r3, [sp, #20]
 8009064:	1c93      	adds	r3, r2, #2
 8009066:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800906a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800906e:	32fe      	adds	r2, #254	; 0xfe
 8009070:	18d1      	adds	r1, r2, r3
 8009072:	461f      	mov	r7, r3
 8009074:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009078:	9100      	str	r1, [sp, #0]
 800907a:	2830      	cmp	r0, #48	; 0x30
 800907c:	d0f8      	beq.n	8009070 <__gethex+0x3c>
 800907e:	f7ff ffc3 	bl	8009008 <__hexdig_fun>
 8009082:	4604      	mov	r4, r0
 8009084:	2800      	cmp	r0, #0
 8009086:	d13a      	bne.n	80090fe <__gethex+0xca>
 8009088:	9901      	ldr	r1, [sp, #4]
 800908a:	4652      	mov	r2, sl
 800908c:	4638      	mov	r0, r7
 800908e:	f001 fdb3 	bl	800abf8 <strncmp>
 8009092:	4605      	mov	r5, r0
 8009094:	2800      	cmp	r0, #0
 8009096:	d168      	bne.n	800916a <__gethex+0x136>
 8009098:	f817 000a 	ldrb.w	r0, [r7, sl]
 800909c:	eb07 060a 	add.w	r6, r7, sl
 80090a0:	f7ff ffb2 	bl	8009008 <__hexdig_fun>
 80090a4:	2800      	cmp	r0, #0
 80090a6:	d062      	beq.n	800916e <__gethex+0x13a>
 80090a8:	4633      	mov	r3, r6
 80090aa:	7818      	ldrb	r0, [r3, #0]
 80090ac:	2830      	cmp	r0, #48	; 0x30
 80090ae:	461f      	mov	r7, r3
 80090b0:	f103 0301 	add.w	r3, r3, #1
 80090b4:	d0f9      	beq.n	80090aa <__gethex+0x76>
 80090b6:	f7ff ffa7 	bl	8009008 <__hexdig_fun>
 80090ba:	2301      	movs	r3, #1
 80090bc:	fab0 f480 	clz	r4, r0
 80090c0:	0964      	lsrs	r4, r4, #5
 80090c2:	4635      	mov	r5, r6
 80090c4:	9300      	str	r3, [sp, #0]
 80090c6:	463a      	mov	r2, r7
 80090c8:	4616      	mov	r6, r2
 80090ca:	3201      	adds	r2, #1
 80090cc:	7830      	ldrb	r0, [r6, #0]
 80090ce:	f7ff ff9b 	bl	8009008 <__hexdig_fun>
 80090d2:	2800      	cmp	r0, #0
 80090d4:	d1f8      	bne.n	80090c8 <__gethex+0x94>
 80090d6:	9901      	ldr	r1, [sp, #4]
 80090d8:	4652      	mov	r2, sl
 80090da:	4630      	mov	r0, r6
 80090dc:	f001 fd8c 	bl	800abf8 <strncmp>
 80090e0:	b980      	cbnz	r0, 8009104 <__gethex+0xd0>
 80090e2:	b94d      	cbnz	r5, 80090f8 <__gethex+0xc4>
 80090e4:	eb06 050a 	add.w	r5, r6, sl
 80090e8:	462a      	mov	r2, r5
 80090ea:	4616      	mov	r6, r2
 80090ec:	3201      	adds	r2, #1
 80090ee:	7830      	ldrb	r0, [r6, #0]
 80090f0:	f7ff ff8a 	bl	8009008 <__hexdig_fun>
 80090f4:	2800      	cmp	r0, #0
 80090f6:	d1f8      	bne.n	80090ea <__gethex+0xb6>
 80090f8:	1bad      	subs	r5, r5, r6
 80090fa:	00ad      	lsls	r5, r5, #2
 80090fc:	e004      	b.n	8009108 <__gethex+0xd4>
 80090fe:	2400      	movs	r4, #0
 8009100:	4625      	mov	r5, r4
 8009102:	e7e0      	b.n	80090c6 <__gethex+0x92>
 8009104:	2d00      	cmp	r5, #0
 8009106:	d1f7      	bne.n	80090f8 <__gethex+0xc4>
 8009108:	7833      	ldrb	r3, [r6, #0]
 800910a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800910e:	2b50      	cmp	r3, #80	; 0x50
 8009110:	d13b      	bne.n	800918a <__gethex+0x156>
 8009112:	7873      	ldrb	r3, [r6, #1]
 8009114:	2b2b      	cmp	r3, #43	; 0x2b
 8009116:	d02c      	beq.n	8009172 <__gethex+0x13e>
 8009118:	2b2d      	cmp	r3, #45	; 0x2d
 800911a:	d02e      	beq.n	800917a <__gethex+0x146>
 800911c:	1c71      	adds	r1, r6, #1
 800911e:	f04f 0900 	mov.w	r9, #0
 8009122:	7808      	ldrb	r0, [r1, #0]
 8009124:	f7ff ff70 	bl	8009008 <__hexdig_fun>
 8009128:	1e43      	subs	r3, r0, #1
 800912a:	b2db      	uxtb	r3, r3
 800912c:	2b18      	cmp	r3, #24
 800912e:	d82c      	bhi.n	800918a <__gethex+0x156>
 8009130:	f1a0 0210 	sub.w	r2, r0, #16
 8009134:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009138:	f7ff ff66 	bl	8009008 <__hexdig_fun>
 800913c:	1e43      	subs	r3, r0, #1
 800913e:	b2db      	uxtb	r3, r3
 8009140:	2b18      	cmp	r3, #24
 8009142:	d91d      	bls.n	8009180 <__gethex+0x14c>
 8009144:	f1b9 0f00 	cmp.w	r9, #0
 8009148:	d000      	beq.n	800914c <__gethex+0x118>
 800914a:	4252      	negs	r2, r2
 800914c:	4415      	add	r5, r2
 800914e:	f8cb 1000 	str.w	r1, [fp]
 8009152:	b1e4      	cbz	r4, 800918e <__gethex+0x15a>
 8009154:	9b00      	ldr	r3, [sp, #0]
 8009156:	2b00      	cmp	r3, #0
 8009158:	bf14      	ite	ne
 800915a:	2700      	movne	r7, #0
 800915c:	2706      	moveq	r7, #6
 800915e:	4638      	mov	r0, r7
 8009160:	b009      	add	sp, #36	; 0x24
 8009162:	ecbd 8b02 	vpop	{d8}
 8009166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800916a:	463e      	mov	r6, r7
 800916c:	4625      	mov	r5, r4
 800916e:	2401      	movs	r4, #1
 8009170:	e7ca      	b.n	8009108 <__gethex+0xd4>
 8009172:	f04f 0900 	mov.w	r9, #0
 8009176:	1cb1      	adds	r1, r6, #2
 8009178:	e7d3      	b.n	8009122 <__gethex+0xee>
 800917a:	f04f 0901 	mov.w	r9, #1
 800917e:	e7fa      	b.n	8009176 <__gethex+0x142>
 8009180:	230a      	movs	r3, #10
 8009182:	fb03 0202 	mla	r2, r3, r2, r0
 8009186:	3a10      	subs	r2, #16
 8009188:	e7d4      	b.n	8009134 <__gethex+0x100>
 800918a:	4631      	mov	r1, r6
 800918c:	e7df      	b.n	800914e <__gethex+0x11a>
 800918e:	1bf3      	subs	r3, r6, r7
 8009190:	3b01      	subs	r3, #1
 8009192:	4621      	mov	r1, r4
 8009194:	2b07      	cmp	r3, #7
 8009196:	dc0b      	bgt.n	80091b0 <__gethex+0x17c>
 8009198:	ee18 0a10 	vmov	r0, s16
 800919c:	f000 fa90 	bl	80096c0 <_Balloc>
 80091a0:	4604      	mov	r4, r0
 80091a2:	b940      	cbnz	r0, 80091b6 <__gethex+0x182>
 80091a4:	4b5d      	ldr	r3, [pc, #372]	; (800931c <__gethex+0x2e8>)
 80091a6:	4602      	mov	r2, r0
 80091a8:	21de      	movs	r1, #222	; 0xde
 80091aa:	485d      	ldr	r0, [pc, #372]	; (8009320 <__gethex+0x2ec>)
 80091ac:	f001 fdf4 	bl	800ad98 <__assert_func>
 80091b0:	3101      	adds	r1, #1
 80091b2:	105b      	asrs	r3, r3, #1
 80091b4:	e7ee      	b.n	8009194 <__gethex+0x160>
 80091b6:	f100 0914 	add.w	r9, r0, #20
 80091ba:	f04f 0b00 	mov.w	fp, #0
 80091be:	f1ca 0301 	rsb	r3, sl, #1
 80091c2:	f8cd 9008 	str.w	r9, [sp, #8]
 80091c6:	f8cd b000 	str.w	fp, [sp]
 80091ca:	9306      	str	r3, [sp, #24]
 80091cc:	42b7      	cmp	r7, r6
 80091ce:	d340      	bcc.n	8009252 <__gethex+0x21e>
 80091d0:	9802      	ldr	r0, [sp, #8]
 80091d2:	9b00      	ldr	r3, [sp, #0]
 80091d4:	f840 3b04 	str.w	r3, [r0], #4
 80091d8:	eba0 0009 	sub.w	r0, r0, r9
 80091dc:	1080      	asrs	r0, r0, #2
 80091de:	0146      	lsls	r6, r0, #5
 80091e0:	6120      	str	r0, [r4, #16]
 80091e2:	4618      	mov	r0, r3
 80091e4:	f000 fb5e 	bl	80098a4 <__hi0bits>
 80091e8:	1a30      	subs	r0, r6, r0
 80091ea:	f8d8 6000 	ldr.w	r6, [r8]
 80091ee:	42b0      	cmp	r0, r6
 80091f0:	dd63      	ble.n	80092ba <__gethex+0x286>
 80091f2:	1b87      	subs	r7, r0, r6
 80091f4:	4639      	mov	r1, r7
 80091f6:	4620      	mov	r0, r4
 80091f8:	f000 ff02 	bl	800a000 <__any_on>
 80091fc:	4682      	mov	sl, r0
 80091fe:	b1a8      	cbz	r0, 800922c <__gethex+0x1f8>
 8009200:	1e7b      	subs	r3, r7, #1
 8009202:	1159      	asrs	r1, r3, #5
 8009204:	f003 021f 	and.w	r2, r3, #31
 8009208:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800920c:	f04f 0a01 	mov.w	sl, #1
 8009210:	fa0a f202 	lsl.w	r2, sl, r2
 8009214:	420a      	tst	r2, r1
 8009216:	d009      	beq.n	800922c <__gethex+0x1f8>
 8009218:	4553      	cmp	r3, sl
 800921a:	dd05      	ble.n	8009228 <__gethex+0x1f4>
 800921c:	1eb9      	subs	r1, r7, #2
 800921e:	4620      	mov	r0, r4
 8009220:	f000 feee 	bl	800a000 <__any_on>
 8009224:	2800      	cmp	r0, #0
 8009226:	d145      	bne.n	80092b4 <__gethex+0x280>
 8009228:	f04f 0a02 	mov.w	sl, #2
 800922c:	4639      	mov	r1, r7
 800922e:	4620      	mov	r0, r4
 8009230:	f7ff fe98 	bl	8008f64 <rshift>
 8009234:	443d      	add	r5, r7
 8009236:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800923a:	42ab      	cmp	r3, r5
 800923c:	da4c      	bge.n	80092d8 <__gethex+0x2a4>
 800923e:	ee18 0a10 	vmov	r0, s16
 8009242:	4621      	mov	r1, r4
 8009244:	f000 fa7c 	bl	8009740 <_Bfree>
 8009248:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800924a:	2300      	movs	r3, #0
 800924c:	6013      	str	r3, [r2, #0]
 800924e:	27a3      	movs	r7, #163	; 0xa3
 8009250:	e785      	b.n	800915e <__gethex+0x12a>
 8009252:	1e73      	subs	r3, r6, #1
 8009254:	9a05      	ldr	r2, [sp, #20]
 8009256:	9303      	str	r3, [sp, #12]
 8009258:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800925c:	4293      	cmp	r3, r2
 800925e:	d019      	beq.n	8009294 <__gethex+0x260>
 8009260:	f1bb 0f20 	cmp.w	fp, #32
 8009264:	d107      	bne.n	8009276 <__gethex+0x242>
 8009266:	9b02      	ldr	r3, [sp, #8]
 8009268:	9a00      	ldr	r2, [sp, #0]
 800926a:	f843 2b04 	str.w	r2, [r3], #4
 800926e:	9302      	str	r3, [sp, #8]
 8009270:	2300      	movs	r3, #0
 8009272:	9300      	str	r3, [sp, #0]
 8009274:	469b      	mov	fp, r3
 8009276:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800927a:	f7ff fec5 	bl	8009008 <__hexdig_fun>
 800927e:	9b00      	ldr	r3, [sp, #0]
 8009280:	f000 000f 	and.w	r0, r0, #15
 8009284:	fa00 f00b 	lsl.w	r0, r0, fp
 8009288:	4303      	orrs	r3, r0
 800928a:	9300      	str	r3, [sp, #0]
 800928c:	f10b 0b04 	add.w	fp, fp, #4
 8009290:	9b03      	ldr	r3, [sp, #12]
 8009292:	e00d      	b.n	80092b0 <__gethex+0x27c>
 8009294:	9b03      	ldr	r3, [sp, #12]
 8009296:	9a06      	ldr	r2, [sp, #24]
 8009298:	4413      	add	r3, r2
 800929a:	42bb      	cmp	r3, r7
 800929c:	d3e0      	bcc.n	8009260 <__gethex+0x22c>
 800929e:	4618      	mov	r0, r3
 80092a0:	9901      	ldr	r1, [sp, #4]
 80092a2:	9307      	str	r3, [sp, #28]
 80092a4:	4652      	mov	r2, sl
 80092a6:	f001 fca7 	bl	800abf8 <strncmp>
 80092aa:	9b07      	ldr	r3, [sp, #28]
 80092ac:	2800      	cmp	r0, #0
 80092ae:	d1d7      	bne.n	8009260 <__gethex+0x22c>
 80092b0:	461e      	mov	r6, r3
 80092b2:	e78b      	b.n	80091cc <__gethex+0x198>
 80092b4:	f04f 0a03 	mov.w	sl, #3
 80092b8:	e7b8      	b.n	800922c <__gethex+0x1f8>
 80092ba:	da0a      	bge.n	80092d2 <__gethex+0x29e>
 80092bc:	1a37      	subs	r7, r6, r0
 80092be:	4621      	mov	r1, r4
 80092c0:	ee18 0a10 	vmov	r0, s16
 80092c4:	463a      	mov	r2, r7
 80092c6:	f000 fc57 	bl	8009b78 <__lshift>
 80092ca:	1bed      	subs	r5, r5, r7
 80092cc:	4604      	mov	r4, r0
 80092ce:	f100 0914 	add.w	r9, r0, #20
 80092d2:	f04f 0a00 	mov.w	sl, #0
 80092d6:	e7ae      	b.n	8009236 <__gethex+0x202>
 80092d8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80092dc:	42a8      	cmp	r0, r5
 80092de:	dd72      	ble.n	80093c6 <__gethex+0x392>
 80092e0:	1b45      	subs	r5, r0, r5
 80092e2:	42ae      	cmp	r6, r5
 80092e4:	dc36      	bgt.n	8009354 <__gethex+0x320>
 80092e6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80092ea:	2b02      	cmp	r3, #2
 80092ec:	d02a      	beq.n	8009344 <__gethex+0x310>
 80092ee:	2b03      	cmp	r3, #3
 80092f0:	d02c      	beq.n	800934c <__gethex+0x318>
 80092f2:	2b01      	cmp	r3, #1
 80092f4:	d11c      	bne.n	8009330 <__gethex+0x2fc>
 80092f6:	42ae      	cmp	r6, r5
 80092f8:	d11a      	bne.n	8009330 <__gethex+0x2fc>
 80092fa:	2e01      	cmp	r6, #1
 80092fc:	d112      	bne.n	8009324 <__gethex+0x2f0>
 80092fe:	9a04      	ldr	r2, [sp, #16]
 8009300:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009304:	6013      	str	r3, [r2, #0]
 8009306:	2301      	movs	r3, #1
 8009308:	6123      	str	r3, [r4, #16]
 800930a:	f8c9 3000 	str.w	r3, [r9]
 800930e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009310:	2762      	movs	r7, #98	; 0x62
 8009312:	601c      	str	r4, [r3, #0]
 8009314:	e723      	b.n	800915e <__gethex+0x12a>
 8009316:	bf00      	nop
 8009318:	0800bae8 	.word	0x0800bae8
 800931c:	0800ba70 	.word	0x0800ba70
 8009320:	0800ba81 	.word	0x0800ba81
 8009324:	1e71      	subs	r1, r6, #1
 8009326:	4620      	mov	r0, r4
 8009328:	f000 fe6a 	bl	800a000 <__any_on>
 800932c:	2800      	cmp	r0, #0
 800932e:	d1e6      	bne.n	80092fe <__gethex+0x2ca>
 8009330:	ee18 0a10 	vmov	r0, s16
 8009334:	4621      	mov	r1, r4
 8009336:	f000 fa03 	bl	8009740 <_Bfree>
 800933a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800933c:	2300      	movs	r3, #0
 800933e:	6013      	str	r3, [r2, #0]
 8009340:	2750      	movs	r7, #80	; 0x50
 8009342:	e70c      	b.n	800915e <__gethex+0x12a>
 8009344:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009346:	2b00      	cmp	r3, #0
 8009348:	d1f2      	bne.n	8009330 <__gethex+0x2fc>
 800934a:	e7d8      	b.n	80092fe <__gethex+0x2ca>
 800934c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800934e:	2b00      	cmp	r3, #0
 8009350:	d1d5      	bne.n	80092fe <__gethex+0x2ca>
 8009352:	e7ed      	b.n	8009330 <__gethex+0x2fc>
 8009354:	1e6f      	subs	r7, r5, #1
 8009356:	f1ba 0f00 	cmp.w	sl, #0
 800935a:	d131      	bne.n	80093c0 <__gethex+0x38c>
 800935c:	b127      	cbz	r7, 8009368 <__gethex+0x334>
 800935e:	4639      	mov	r1, r7
 8009360:	4620      	mov	r0, r4
 8009362:	f000 fe4d 	bl	800a000 <__any_on>
 8009366:	4682      	mov	sl, r0
 8009368:	117b      	asrs	r3, r7, #5
 800936a:	2101      	movs	r1, #1
 800936c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009370:	f007 071f 	and.w	r7, r7, #31
 8009374:	fa01 f707 	lsl.w	r7, r1, r7
 8009378:	421f      	tst	r7, r3
 800937a:	4629      	mov	r1, r5
 800937c:	4620      	mov	r0, r4
 800937e:	bf18      	it	ne
 8009380:	f04a 0a02 	orrne.w	sl, sl, #2
 8009384:	1b76      	subs	r6, r6, r5
 8009386:	f7ff fded 	bl	8008f64 <rshift>
 800938a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800938e:	2702      	movs	r7, #2
 8009390:	f1ba 0f00 	cmp.w	sl, #0
 8009394:	d048      	beq.n	8009428 <__gethex+0x3f4>
 8009396:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800939a:	2b02      	cmp	r3, #2
 800939c:	d015      	beq.n	80093ca <__gethex+0x396>
 800939e:	2b03      	cmp	r3, #3
 80093a0:	d017      	beq.n	80093d2 <__gethex+0x39e>
 80093a2:	2b01      	cmp	r3, #1
 80093a4:	d109      	bne.n	80093ba <__gethex+0x386>
 80093a6:	f01a 0f02 	tst.w	sl, #2
 80093aa:	d006      	beq.n	80093ba <__gethex+0x386>
 80093ac:	f8d9 0000 	ldr.w	r0, [r9]
 80093b0:	ea4a 0a00 	orr.w	sl, sl, r0
 80093b4:	f01a 0f01 	tst.w	sl, #1
 80093b8:	d10e      	bne.n	80093d8 <__gethex+0x3a4>
 80093ba:	f047 0710 	orr.w	r7, r7, #16
 80093be:	e033      	b.n	8009428 <__gethex+0x3f4>
 80093c0:	f04f 0a01 	mov.w	sl, #1
 80093c4:	e7d0      	b.n	8009368 <__gethex+0x334>
 80093c6:	2701      	movs	r7, #1
 80093c8:	e7e2      	b.n	8009390 <__gethex+0x35c>
 80093ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80093cc:	f1c3 0301 	rsb	r3, r3, #1
 80093d0:	9315      	str	r3, [sp, #84]	; 0x54
 80093d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d0f0      	beq.n	80093ba <__gethex+0x386>
 80093d8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80093dc:	f104 0314 	add.w	r3, r4, #20
 80093e0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80093e4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80093e8:	f04f 0c00 	mov.w	ip, #0
 80093ec:	4618      	mov	r0, r3
 80093ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80093f2:	f1b2 3fff 	cmp.w	r2, #4294967295
 80093f6:	d01c      	beq.n	8009432 <__gethex+0x3fe>
 80093f8:	3201      	adds	r2, #1
 80093fa:	6002      	str	r2, [r0, #0]
 80093fc:	2f02      	cmp	r7, #2
 80093fe:	f104 0314 	add.w	r3, r4, #20
 8009402:	d13f      	bne.n	8009484 <__gethex+0x450>
 8009404:	f8d8 2000 	ldr.w	r2, [r8]
 8009408:	3a01      	subs	r2, #1
 800940a:	42b2      	cmp	r2, r6
 800940c:	d10a      	bne.n	8009424 <__gethex+0x3f0>
 800940e:	1171      	asrs	r1, r6, #5
 8009410:	2201      	movs	r2, #1
 8009412:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009416:	f006 061f 	and.w	r6, r6, #31
 800941a:	fa02 f606 	lsl.w	r6, r2, r6
 800941e:	421e      	tst	r6, r3
 8009420:	bf18      	it	ne
 8009422:	4617      	movne	r7, r2
 8009424:	f047 0720 	orr.w	r7, r7, #32
 8009428:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800942a:	601c      	str	r4, [r3, #0]
 800942c:	9b04      	ldr	r3, [sp, #16]
 800942e:	601d      	str	r5, [r3, #0]
 8009430:	e695      	b.n	800915e <__gethex+0x12a>
 8009432:	4299      	cmp	r1, r3
 8009434:	f843 cc04 	str.w	ip, [r3, #-4]
 8009438:	d8d8      	bhi.n	80093ec <__gethex+0x3b8>
 800943a:	68a3      	ldr	r3, [r4, #8]
 800943c:	459b      	cmp	fp, r3
 800943e:	db19      	blt.n	8009474 <__gethex+0x440>
 8009440:	6861      	ldr	r1, [r4, #4]
 8009442:	ee18 0a10 	vmov	r0, s16
 8009446:	3101      	adds	r1, #1
 8009448:	f000 f93a 	bl	80096c0 <_Balloc>
 800944c:	4681      	mov	r9, r0
 800944e:	b918      	cbnz	r0, 8009458 <__gethex+0x424>
 8009450:	4b1a      	ldr	r3, [pc, #104]	; (80094bc <__gethex+0x488>)
 8009452:	4602      	mov	r2, r0
 8009454:	2184      	movs	r1, #132	; 0x84
 8009456:	e6a8      	b.n	80091aa <__gethex+0x176>
 8009458:	6922      	ldr	r2, [r4, #16]
 800945a:	3202      	adds	r2, #2
 800945c:	f104 010c 	add.w	r1, r4, #12
 8009460:	0092      	lsls	r2, r2, #2
 8009462:	300c      	adds	r0, #12
 8009464:	f000 f91e 	bl	80096a4 <memcpy>
 8009468:	4621      	mov	r1, r4
 800946a:	ee18 0a10 	vmov	r0, s16
 800946e:	f000 f967 	bl	8009740 <_Bfree>
 8009472:	464c      	mov	r4, r9
 8009474:	6923      	ldr	r3, [r4, #16]
 8009476:	1c5a      	adds	r2, r3, #1
 8009478:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800947c:	6122      	str	r2, [r4, #16]
 800947e:	2201      	movs	r2, #1
 8009480:	615a      	str	r2, [r3, #20]
 8009482:	e7bb      	b.n	80093fc <__gethex+0x3c8>
 8009484:	6922      	ldr	r2, [r4, #16]
 8009486:	455a      	cmp	r2, fp
 8009488:	dd0b      	ble.n	80094a2 <__gethex+0x46e>
 800948a:	2101      	movs	r1, #1
 800948c:	4620      	mov	r0, r4
 800948e:	f7ff fd69 	bl	8008f64 <rshift>
 8009492:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009496:	3501      	adds	r5, #1
 8009498:	42ab      	cmp	r3, r5
 800949a:	f6ff aed0 	blt.w	800923e <__gethex+0x20a>
 800949e:	2701      	movs	r7, #1
 80094a0:	e7c0      	b.n	8009424 <__gethex+0x3f0>
 80094a2:	f016 061f 	ands.w	r6, r6, #31
 80094a6:	d0fa      	beq.n	800949e <__gethex+0x46a>
 80094a8:	4453      	add	r3, sl
 80094aa:	f1c6 0620 	rsb	r6, r6, #32
 80094ae:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80094b2:	f000 f9f7 	bl	80098a4 <__hi0bits>
 80094b6:	42b0      	cmp	r0, r6
 80094b8:	dbe7      	blt.n	800948a <__gethex+0x456>
 80094ba:	e7f0      	b.n	800949e <__gethex+0x46a>
 80094bc:	0800ba70 	.word	0x0800ba70

080094c0 <L_shift>:
 80094c0:	f1c2 0208 	rsb	r2, r2, #8
 80094c4:	0092      	lsls	r2, r2, #2
 80094c6:	b570      	push	{r4, r5, r6, lr}
 80094c8:	f1c2 0620 	rsb	r6, r2, #32
 80094cc:	6843      	ldr	r3, [r0, #4]
 80094ce:	6804      	ldr	r4, [r0, #0]
 80094d0:	fa03 f506 	lsl.w	r5, r3, r6
 80094d4:	432c      	orrs	r4, r5
 80094d6:	40d3      	lsrs	r3, r2
 80094d8:	6004      	str	r4, [r0, #0]
 80094da:	f840 3f04 	str.w	r3, [r0, #4]!
 80094de:	4288      	cmp	r0, r1
 80094e0:	d3f4      	bcc.n	80094cc <L_shift+0xc>
 80094e2:	bd70      	pop	{r4, r5, r6, pc}

080094e4 <__match>:
 80094e4:	b530      	push	{r4, r5, lr}
 80094e6:	6803      	ldr	r3, [r0, #0]
 80094e8:	3301      	adds	r3, #1
 80094ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094ee:	b914      	cbnz	r4, 80094f6 <__match+0x12>
 80094f0:	6003      	str	r3, [r0, #0]
 80094f2:	2001      	movs	r0, #1
 80094f4:	bd30      	pop	{r4, r5, pc}
 80094f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094fa:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80094fe:	2d19      	cmp	r5, #25
 8009500:	bf98      	it	ls
 8009502:	3220      	addls	r2, #32
 8009504:	42a2      	cmp	r2, r4
 8009506:	d0f0      	beq.n	80094ea <__match+0x6>
 8009508:	2000      	movs	r0, #0
 800950a:	e7f3      	b.n	80094f4 <__match+0x10>

0800950c <__hexnan>:
 800950c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009510:	680b      	ldr	r3, [r1, #0]
 8009512:	115e      	asrs	r6, r3, #5
 8009514:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009518:	f013 031f 	ands.w	r3, r3, #31
 800951c:	b087      	sub	sp, #28
 800951e:	bf18      	it	ne
 8009520:	3604      	addne	r6, #4
 8009522:	2500      	movs	r5, #0
 8009524:	1f37      	subs	r7, r6, #4
 8009526:	4690      	mov	r8, r2
 8009528:	6802      	ldr	r2, [r0, #0]
 800952a:	9301      	str	r3, [sp, #4]
 800952c:	4682      	mov	sl, r0
 800952e:	f846 5c04 	str.w	r5, [r6, #-4]
 8009532:	46b9      	mov	r9, r7
 8009534:	463c      	mov	r4, r7
 8009536:	9502      	str	r5, [sp, #8]
 8009538:	46ab      	mov	fp, r5
 800953a:	7851      	ldrb	r1, [r2, #1]
 800953c:	1c53      	adds	r3, r2, #1
 800953e:	9303      	str	r3, [sp, #12]
 8009540:	b341      	cbz	r1, 8009594 <__hexnan+0x88>
 8009542:	4608      	mov	r0, r1
 8009544:	9205      	str	r2, [sp, #20]
 8009546:	9104      	str	r1, [sp, #16]
 8009548:	f7ff fd5e 	bl	8009008 <__hexdig_fun>
 800954c:	2800      	cmp	r0, #0
 800954e:	d14f      	bne.n	80095f0 <__hexnan+0xe4>
 8009550:	9904      	ldr	r1, [sp, #16]
 8009552:	9a05      	ldr	r2, [sp, #20]
 8009554:	2920      	cmp	r1, #32
 8009556:	d818      	bhi.n	800958a <__hexnan+0x7e>
 8009558:	9b02      	ldr	r3, [sp, #8]
 800955a:	459b      	cmp	fp, r3
 800955c:	dd13      	ble.n	8009586 <__hexnan+0x7a>
 800955e:	454c      	cmp	r4, r9
 8009560:	d206      	bcs.n	8009570 <__hexnan+0x64>
 8009562:	2d07      	cmp	r5, #7
 8009564:	dc04      	bgt.n	8009570 <__hexnan+0x64>
 8009566:	462a      	mov	r2, r5
 8009568:	4649      	mov	r1, r9
 800956a:	4620      	mov	r0, r4
 800956c:	f7ff ffa8 	bl	80094c0 <L_shift>
 8009570:	4544      	cmp	r4, r8
 8009572:	d950      	bls.n	8009616 <__hexnan+0x10a>
 8009574:	2300      	movs	r3, #0
 8009576:	f1a4 0904 	sub.w	r9, r4, #4
 800957a:	f844 3c04 	str.w	r3, [r4, #-4]
 800957e:	f8cd b008 	str.w	fp, [sp, #8]
 8009582:	464c      	mov	r4, r9
 8009584:	461d      	mov	r5, r3
 8009586:	9a03      	ldr	r2, [sp, #12]
 8009588:	e7d7      	b.n	800953a <__hexnan+0x2e>
 800958a:	2929      	cmp	r1, #41	; 0x29
 800958c:	d156      	bne.n	800963c <__hexnan+0x130>
 800958e:	3202      	adds	r2, #2
 8009590:	f8ca 2000 	str.w	r2, [sl]
 8009594:	f1bb 0f00 	cmp.w	fp, #0
 8009598:	d050      	beq.n	800963c <__hexnan+0x130>
 800959a:	454c      	cmp	r4, r9
 800959c:	d206      	bcs.n	80095ac <__hexnan+0xa0>
 800959e:	2d07      	cmp	r5, #7
 80095a0:	dc04      	bgt.n	80095ac <__hexnan+0xa0>
 80095a2:	462a      	mov	r2, r5
 80095a4:	4649      	mov	r1, r9
 80095a6:	4620      	mov	r0, r4
 80095a8:	f7ff ff8a 	bl	80094c0 <L_shift>
 80095ac:	4544      	cmp	r4, r8
 80095ae:	d934      	bls.n	800961a <__hexnan+0x10e>
 80095b0:	f1a8 0204 	sub.w	r2, r8, #4
 80095b4:	4623      	mov	r3, r4
 80095b6:	f853 1b04 	ldr.w	r1, [r3], #4
 80095ba:	f842 1f04 	str.w	r1, [r2, #4]!
 80095be:	429f      	cmp	r7, r3
 80095c0:	d2f9      	bcs.n	80095b6 <__hexnan+0xaa>
 80095c2:	1b3b      	subs	r3, r7, r4
 80095c4:	f023 0303 	bic.w	r3, r3, #3
 80095c8:	3304      	adds	r3, #4
 80095ca:	3401      	adds	r4, #1
 80095cc:	3e03      	subs	r6, #3
 80095ce:	42b4      	cmp	r4, r6
 80095d0:	bf88      	it	hi
 80095d2:	2304      	movhi	r3, #4
 80095d4:	4443      	add	r3, r8
 80095d6:	2200      	movs	r2, #0
 80095d8:	f843 2b04 	str.w	r2, [r3], #4
 80095dc:	429f      	cmp	r7, r3
 80095de:	d2fb      	bcs.n	80095d8 <__hexnan+0xcc>
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	b91b      	cbnz	r3, 80095ec <__hexnan+0xe0>
 80095e4:	4547      	cmp	r7, r8
 80095e6:	d127      	bne.n	8009638 <__hexnan+0x12c>
 80095e8:	2301      	movs	r3, #1
 80095ea:	603b      	str	r3, [r7, #0]
 80095ec:	2005      	movs	r0, #5
 80095ee:	e026      	b.n	800963e <__hexnan+0x132>
 80095f0:	3501      	adds	r5, #1
 80095f2:	2d08      	cmp	r5, #8
 80095f4:	f10b 0b01 	add.w	fp, fp, #1
 80095f8:	dd06      	ble.n	8009608 <__hexnan+0xfc>
 80095fa:	4544      	cmp	r4, r8
 80095fc:	d9c3      	bls.n	8009586 <__hexnan+0x7a>
 80095fe:	2300      	movs	r3, #0
 8009600:	f844 3c04 	str.w	r3, [r4, #-4]
 8009604:	2501      	movs	r5, #1
 8009606:	3c04      	subs	r4, #4
 8009608:	6822      	ldr	r2, [r4, #0]
 800960a:	f000 000f 	and.w	r0, r0, #15
 800960e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009612:	6022      	str	r2, [r4, #0]
 8009614:	e7b7      	b.n	8009586 <__hexnan+0x7a>
 8009616:	2508      	movs	r5, #8
 8009618:	e7b5      	b.n	8009586 <__hexnan+0x7a>
 800961a:	9b01      	ldr	r3, [sp, #4]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d0df      	beq.n	80095e0 <__hexnan+0xd4>
 8009620:	f04f 32ff 	mov.w	r2, #4294967295
 8009624:	f1c3 0320 	rsb	r3, r3, #32
 8009628:	fa22 f303 	lsr.w	r3, r2, r3
 800962c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009630:	401a      	ands	r2, r3
 8009632:	f846 2c04 	str.w	r2, [r6, #-4]
 8009636:	e7d3      	b.n	80095e0 <__hexnan+0xd4>
 8009638:	3f04      	subs	r7, #4
 800963a:	e7d1      	b.n	80095e0 <__hexnan+0xd4>
 800963c:	2004      	movs	r0, #4
 800963e:	b007      	add	sp, #28
 8009640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009644 <_localeconv_r>:
 8009644:	4800      	ldr	r0, [pc, #0]	; (8009648 <_localeconv_r+0x4>)
 8009646:	4770      	bx	lr
 8009648:	20000244 	.word	0x20000244

0800964c <_lseek_r>:
 800964c:	b538      	push	{r3, r4, r5, lr}
 800964e:	4d07      	ldr	r5, [pc, #28]	; (800966c <_lseek_r+0x20>)
 8009650:	4604      	mov	r4, r0
 8009652:	4608      	mov	r0, r1
 8009654:	4611      	mov	r1, r2
 8009656:	2200      	movs	r2, #0
 8009658:	602a      	str	r2, [r5, #0]
 800965a:	461a      	mov	r2, r3
 800965c:	f7f8 ffdc 	bl	8002618 <_lseek>
 8009660:	1c43      	adds	r3, r0, #1
 8009662:	d102      	bne.n	800966a <_lseek_r+0x1e>
 8009664:	682b      	ldr	r3, [r5, #0]
 8009666:	b103      	cbz	r3, 800966a <_lseek_r+0x1e>
 8009668:	6023      	str	r3, [r4, #0]
 800966a:	bd38      	pop	{r3, r4, r5, pc}
 800966c:	200008e8 	.word	0x200008e8

08009670 <malloc>:
 8009670:	4b02      	ldr	r3, [pc, #8]	; (800967c <malloc+0xc>)
 8009672:	4601      	mov	r1, r0
 8009674:	6818      	ldr	r0, [r3, #0]
 8009676:	f000 bd67 	b.w	800a148 <_malloc_r>
 800967a:	bf00      	nop
 800967c:	200000ec 	.word	0x200000ec

08009680 <__ascii_mbtowc>:
 8009680:	b082      	sub	sp, #8
 8009682:	b901      	cbnz	r1, 8009686 <__ascii_mbtowc+0x6>
 8009684:	a901      	add	r1, sp, #4
 8009686:	b142      	cbz	r2, 800969a <__ascii_mbtowc+0x1a>
 8009688:	b14b      	cbz	r3, 800969e <__ascii_mbtowc+0x1e>
 800968a:	7813      	ldrb	r3, [r2, #0]
 800968c:	600b      	str	r3, [r1, #0]
 800968e:	7812      	ldrb	r2, [r2, #0]
 8009690:	1e10      	subs	r0, r2, #0
 8009692:	bf18      	it	ne
 8009694:	2001      	movne	r0, #1
 8009696:	b002      	add	sp, #8
 8009698:	4770      	bx	lr
 800969a:	4610      	mov	r0, r2
 800969c:	e7fb      	b.n	8009696 <__ascii_mbtowc+0x16>
 800969e:	f06f 0001 	mvn.w	r0, #1
 80096a2:	e7f8      	b.n	8009696 <__ascii_mbtowc+0x16>

080096a4 <memcpy>:
 80096a4:	440a      	add	r2, r1
 80096a6:	4291      	cmp	r1, r2
 80096a8:	f100 33ff 	add.w	r3, r0, #4294967295
 80096ac:	d100      	bne.n	80096b0 <memcpy+0xc>
 80096ae:	4770      	bx	lr
 80096b0:	b510      	push	{r4, lr}
 80096b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096ba:	4291      	cmp	r1, r2
 80096bc:	d1f9      	bne.n	80096b2 <memcpy+0xe>
 80096be:	bd10      	pop	{r4, pc}

080096c0 <_Balloc>:
 80096c0:	b570      	push	{r4, r5, r6, lr}
 80096c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80096c4:	4604      	mov	r4, r0
 80096c6:	460d      	mov	r5, r1
 80096c8:	b976      	cbnz	r6, 80096e8 <_Balloc+0x28>
 80096ca:	2010      	movs	r0, #16
 80096cc:	f7ff ffd0 	bl	8009670 <malloc>
 80096d0:	4602      	mov	r2, r0
 80096d2:	6260      	str	r0, [r4, #36]	; 0x24
 80096d4:	b920      	cbnz	r0, 80096e0 <_Balloc+0x20>
 80096d6:	4b18      	ldr	r3, [pc, #96]	; (8009738 <_Balloc+0x78>)
 80096d8:	4818      	ldr	r0, [pc, #96]	; (800973c <_Balloc+0x7c>)
 80096da:	2166      	movs	r1, #102	; 0x66
 80096dc:	f001 fb5c 	bl	800ad98 <__assert_func>
 80096e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80096e4:	6006      	str	r6, [r0, #0]
 80096e6:	60c6      	str	r6, [r0, #12]
 80096e8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80096ea:	68f3      	ldr	r3, [r6, #12]
 80096ec:	b183      	cbz	r3, 8009710 <_Balloc+0x50>
 80096ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096f0:	68db      	ldr	r3, [r3, #12]
 80096f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80096f6:	b9b8      	cbnz	r0, 8009728 <_Balloc+0x68>
 80096f8:	2101      	movs	r1, #1
 80096fa:	fa01 f605 	lsl.w	r6, r1, r5
 80096fe:	1d72      	adds	r2, r6, #5
 8009700:	0092      	lsls	r2, r2, #2
 8009702:	4620      	mov	r0, r4
 8009704:	f000 fc9d 	bl	800a042 <_calloc_r>
 8009708:	b160      	cbz	r0, 8009724 <_Balloc+0x64>
 800970a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800970e:	e00e      	b.n	800972e <_Balloc+0x6e>
 8009710:	2221      	movs	r2, #33	; 0x21
 8009712:	2104      	movs	r1, #4
 8009714:	4620      	mov	r0, r4
 8009716:	f000 fc94 	bl	800a042 <_calloc_r>
 800971a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800971c:	60f0      	str	r0, [r6, #12]
 800971e:	68db      	ldr	r3, [r3, #12]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d1e4      	bne.n	80096ee <_Balloc+0x2e>
 8009724:	2000      	movs	r0, #0
 8009726:	bd70      	pop	{r4, r5, r6, pc}
 8009728:	6802      	ldr	r2, [r0, #0]
 800972a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800972e:	2300      	movs	r3, #0
 8009730:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009734:	e7f7      	b.n	8009726 <_Balloc+0x66>
 8009736:	bf00      	nop
 8009738:	0800b9fe 	.word	0x0800b9fe
 800973c:	0800bafc 	.word	0x0800bafc

08009740 <_Bfree>:
 8009740:	b570      	push	{r4, r5, r6, lr}
 8009742:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009744:	4605      	mov	r5, r0
 8009746:	460c      	mov	r4, r1
 8009748:	b976      	cbnz	r6, 8009768 <_Bfree+0x28>
 800974a:	2010      	movs	r0, #16
 800974c:	f7ff ff90 	bl	8009670 <malloc>
 8009750:	4602      	mov	r2, r0
 8009752:	6268      	str	r0, [r5, #36]	; 0x24
 8009754:	b920      	cbnz	r0, 8009760 <_Bfree+0x20>
 8009756:	4b09      	ldr	r3, [pc, #36]	; (800977c <_Bfree+0x3c>)
 8009758:	4809      	ldr	r0, [pc, #36]	; (8009780 <_Bfree+0x40>)
 800975a:	218a      	movs	r1, #138	; 0x8a
 800975c:	f001 fb1c 	bl	800ad98 <__assert_func>
 8009760:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009764:	6006      	str	r6, [r0, #0]
 8009766:	60c6      	str	r6, [r0, #12]
 8009768:	b13c      	cbz	r4, 800977a <_Bfree+0x3a>
 800976a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800976c:	6862      	ldr	r2, [r4, #4]
 800976e:	68db      	ldr	r3, [r3, #12]
 8009770:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009774:	6021      	str	r1, [r4, #0]
 8009776:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800977a:	bd70      	pop	{r4, r5, r6, pc}
 800977c:	0800b9fe 	.word	0x0800b9fe
 8009780:	0800bafc 	.word	0x0800bafc

08009784 <__multadd>:
 8009784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009788:	690d      	ldr	r5, [r1, #16]
 800978a:	4607      	mov	r7, r0
 800978c:	460c      	mov	r4, r1
 800978e:	461e      	mov	r6, r3
 8009790:	f101 0c14 	add.w	ip, r1, #20
 8009794:	2000      	movs	r0, #0
 8009796:	f8dc 3000 	ldr.w	r3, [ip]
 800979a:	b299      	uxth	r1, r3
 800979c:	fb02 6101 	mla	r1, r2, r1, r6
 80097a0:	0c1e      	lsrs	r6, r3, #16
 80097a2:	0c0b      	lsrs	r3, r1, #16
 80097a4:	fb02 3306 	mla	r3, r2, r6, r3
 80097a8:	b289      	uxth	r1, r1
 80097aa:	3001      	adds	r0, #1
 80097ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80097b0:	4285      	cmp	r5, r0
 80097b2:	f84c 1b04 	str.w	r1, [ip], #4
 80097b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80097ba:	dcec      	bgt.n	8009796 <__multadd+0x12>
 80097bc:	b30e      	cbz	r6, 8009802 <__multadd+0x7e>
 80097be:	68a3      	ldr	r3, [r4, #8]
 80097c0:	42ab      	cmp	r3, r5
 80097c2:	dc19      	bgt.n	80097f8 <__multadd+0x74>
 80097c4:	6861      	ldr	r1, [r4, #4]
 80097c6:	4638      	mov	r0, r7
 80097c8:	3101      	adds	r1, #1
 80097ca:	f7ff ff79 	bl	80096c0 <_Balloc>
 80097ce:	4680      	mov	r8, r0
 80097d0:	b928      	cbnz	r0, 80097de <__multadd+0x5a>
 80097d2:	4602      	mov	r2, r0
 80097d4:	4b0c      	ldr	r3, [pc, #48]	; (8009808 <__multadd+0x84>)
 80097d6:	480d      	ldr	r0, [pc, #52]	; (800980c <__multadd+0x88>)
 80097d8:	21b5      	movs	r1, #181	; 0xb5
 80097da:	f001 fadd 	bl	800ad98 <__assert_func>
 80097de:	6922      	ldr	r2, [r4, #16]
 80097e0:	3202      	adds	r2, #2
 80097e2:	f104 010c 	add.w	r1, r4, #12
 80097e6:	0092      	lsls	r2, r2, #2
 80097e8:	300c      	adds	r0, #12
 80097ea:	f7ff ff5b 	bl	80096a4 <memcpy>
 80097ee:	4621      	mov	r1, r4
 80097f0:	4638      	mov	r0, r7
 80097f2:	f7ff ffa5 	bl	8009740 <_Bfree>
 80097f6:	4644      	mov	r4, r8
 80097f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80097fc:	3501      	adds	r5, #1
 80097fe:	615e      	str	r6, [r3, #20]
 8009800:	6125      	str	r5, [r4, #16]
 8009802:	4620      	mov	r0, r4
 8009804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009808:	0800ba70 	.word	0x0800ba70
 800980c:	0800bafc 	.word	0x0800bafc

08009810 <__s2b>:
 8009810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009814:	460c      	mov	r4, r1
 8009816:	4615      	mov	r5, r2
 8009818:	461f      	mov	r7, r3
 800981a:	2209      	movs	r2, #9
 800981c:	3308      	adds	r3, #8
 800981e:	4606      	mov	r6, r0
 8009820:	fb93 f3f2 	sdiv	r3, r3, r2
 8009824:	2100      	movs	r1, #0
 8009826:	2201      	movs	r2, #1
 8009828:	429a      	cmp	r2, r3
 800982a:	db09      	blt.n	8009840 <__s2b+0x30>
 800982c:	4630      	mov	r0, r6
 800982e:	f7ff ff47 	bl	80096c0 <_Balloc>
 8009832:	b940      	cbnz	r0, 8009846 <__s2b+0x36>
 8009834:	4602      	mov	r2, r0
 8009836:	4b19      	ldr	r3, [pc, #100]	; (800989c <__s2b+0x8c>)
 8009838:	4819      	ldr	r0, [pc, #100]	; (80098a0 <__s2b+0x90>)
 800983a:	21ce      	movs	r1, #206	; 0xce
 800983c:	f001 faac 	bl	800ad98 <__assert_func>
 8009840:	0052      	lsls	r2, r2, #1
 8009842:	3101      	adds	r1, #1
 8009844:	e7f0      	b.n	8009828 <__s2b+0x18>
 8009846:	9b08      	ldr	r3, [sp, #32]
 8009848:	6143      	str	r3, [r0, #20]
 800984a:	2d09      	cmp	r5, #9
 800984c:	f04f 0301 	mov.w	r3, #1
 8009850:	6103      	str	r3, [r0, #16]
 8009852:	dd16      	ble.n	8009882 <__s2b+0x72>
 8009854:	f104 0909 	add.w	r9, r4, #9
 8009858:	46c8      	mov	r8, r9
 800985a:	442c      	add	r4, r5
 800985c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009860:	4601      	mov	r1, r0
 8009862:	3b30      	subs	r3, #48	; 0x30
 8009864:	220a      	movs	r2, #10
 8009866:	4630      	mov	r0, r6
 8009868:	f7ff ff8c 	bl	8009784 <__multadd>
 800986c:	45a0      	cmp	r8, r4
 800986e:	d1f5      	bne.n	800985c <__s2b+0x4c>
 8009870:	f1a5 0408 	sub.w	r4, r5, #8
 8009874:	444c      	add	r4, r9
 8009876:	1b2d      	subs	r5, r5, r4
 8009878:	1963      	adds	r3, r4, r5
 800987a:	42bb      	cmp	r3, r7
 800987c:	db04      	blt.n	8009888 <__s2b+0x78>
 800987e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009882:	340a      	adds	r4, #10
 8009884:	2509      	movs	r5, #9
 8009886:	e7f6      	b.n	8009876 <__s2b+0x66>
 8009888:	f814 3b01 	ldrb.w	r3, [r4], #1
 800988c:	4601      	mov	r1, r0
 800988e:	3b30      	subs	r3, #48	; 0x30
 8009890:	220a      	movs	r2, #10
 8009892:	4630      	mov	r0, r6
 8009894:	f7ff ff76 	bl	8009784 <__multadd>
 8009898:	e7ee      	b.n	8009878 <__s2b+0x68>
 800989a:	bf00      	nop
 800989c:	0800ba70 	.word	0x0800ba70
 80098a0:	0800bafc 	.word	0x0800bafc

080098a4 <__hi0bits>:
 80098a4:	0c03      	lsrs	r3, r0, #16
 80098a6:	041b      	lsls	r3, r3, #16
 80098a8:	b9d3      	cbnz	r3, 80098e0 <__hi0bits+0x3c>
 80098aa:	0400      	lsls	r0, r0, #16
 80098ac:	2310      	movs	r3, #16
 80098ae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80098b2:	bf04      	itt	eq
 80098b4:	0200      	lsleq	r0, r0, #8
 80098b6:	3308      	addeq	r3, #8
 80098b8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80098bc:	bf04      	itt	eq
 80098be:	0100      	lsleq	r0, r0, #4
 80098c0:	3304      	addeq	r3, #4
 80098c2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80098c6:	bf04      	itt	eq
 80098c8:	0080      	lsleq	r0, r0, #2
 80098ca:	3302      	addeq	r3, #2
 80098cc:	2800      	cmp	r0, #0
 80098ce:	db05      	blt.n	80098dc <__hi0bits+0x38>
 80098d0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80098d4:	f103 0301 	add.w	r3, r3, #1
 80098d8:	bf08      	it	eq
 80098da:	2320      	moveq	r3, #32
 80098dc:	4618      	mov	r0, r3
 80098de:	4770      	bx	lr
 80098e0:	2300      	movs	r3, #0
 80098e2:	e7e4      	b.n	80098ae <__hi0bits+0xa>

080098e4 <__lo0bits>:
 80098e4:	6803      	ldr	r3, [r0, #0]
 80098e6:	f013 0207 	ands.w	r2, r3, #7
 80098ea:	4601      	mov	r1, r0
 80098ec:	d00b      	beq.n	8009906 <__lo0bits+0x22>
 80098ee:	07da      	lsls	r2, r3, #31
 80098f0:	d423      	bmi.n	800993a <__lo0bits+0x56>
 80098f2:	0798      	lsls	r0, r3, #30
 80098f4:	bf49      	itett	mi
 80098f6:	085b      	lsrmi	r3, r3, #1
 80098f8:	089b      	lsrpl	r3, r3, #2
 80098fa:	2001      	movmi	r0, #1
 80098fc:	600b      	strmi	r3, [r1, #0]
 80098fe:	bf5c      	itt	pl
 8009900:	600b      	strpl	r3, [r1, #0]
 8009902:	2002      	movpl	r0, #2
 8009904:	4770      	bx	lr
 8009906:	b298      	uxth	r0, r3
 8009908:	b9a8      	cbnz	r0, 8009936 <__lo0bits+0x52>
 800990a:	0c1b      	lsrs	r3, r3, #16
 800990c:	2010      	movs	r0, #16
 800990e:	b2da      	uxtb	r2, r3
 8009910:	b90a      	cbnz	r2, 8009916 <__lo0bits+0x32>
 8009912:	3008      	adds	r0, #8
 8009914:	0a1b      	lsrs	r3, r3, #8
 8009916:	071a      	lsls	r2, r3, #28
 8009918:	bf04      	itt	eq
 800991a:	091b      	lsreq	r3, r3, #4
 800991c:	3004      	addeq	r0, #4
 800991e:	079a      	lsls	r2, r3, #30
 8009920:	bf04      	itt	eq
 8009922:	089b      	lsreq	r3, r3, #2
 8009924:	3002      	addeq	r0, #2
 8009926:	07da      	lsls	r2, r3, #31
 8009928:	d403      	bmi.n	8009932 <__lo0bits+0x4e>
 800992a:	085b      	lsrs	r3, r3, #1
 800992c:	f100 0001 	add.w	r0, r0, #1
 8009930:	d005      	beq.n	800993e <__lo0bits+0x5a>
 8009932:	600b      	str	r3, [r1, #0]
 8009934:	4770      	bx	lr
 8009936:	4610      	mov	r0, r2
 8009938:	e7e9      	b.n	800990e <__lo0bits+0x2a>
 800993a:	2000      	movs	r0, #0
 800993c:	4770      	bx	lr
 800993e:	2020      	movs	r0, #32
 8009940:	4770      	bx	lr
	...

08009944 <__i2b>:
 8009944:	b510      	push	{r4, lr}
 8009946:	460c      	mov	r4, r1
 8009948:	2101      	movs	r1, #1
 800994a:	f7ff feb9 	bl	80096c0 <_Balloc>
 800994e:	4602      	mov	r2, r0
 8009950:	b928      	cbnz	r0, 800995e <__i2b+0x1a>
 8009952:	4b05      	ldr	r3, [pc, #20]	; (8009968 <__i2b+0x24>)
 8009954:	4805      	ldr	r0, [pc, #20]	; (800996c <__i2b+0x28>)
 8009956:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800995a:	f001 fa1d 	bl	800ad98 <__assert_func>
 800995e:	2301      	movs	r3, #1
 8009960:	6144      	str	r4, [r0, #20]
 8009962:	6103      	str	r3, [r0, #16]
 8009964:	bd10      	pop	{r4, pc}
 8009966:	bf00      	nop
 8009968:	0800ba70 	.word	0x0800ba70
 800996c:	0800bafc 	.word	0x0800bafc

08009970 <__multiply>:
 8009970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009974:	4691      	mov	r9, r2
 8009976:	690a      	ldr	r2, [r1, #16]
 8009978:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800997c:	429a      	cmp	r2, r3
 800997e:	bfb8      	it	lt
 8009980:	460b      	movlt	r3, r1
 8009982:	460c      	mov	r4, r1
 8009984:	bfbc      	itt	lt
 8009986:	464c      	movlt	r4, r9
 8009988:	4699      	movlt	r9, r3
 800998a:	6927      	ldr	r7, [r4, #16]
 800998c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009990:	68a3      	ldr	r3, [r4, #8]
 8009992:	6861      	ldr	r1, [r4, #4]
 8009994:	eb07 060a 	add.w	r6, r7, sl
 8009998:	42b3      	cmp	r3, r6
 800999a:	b085      	sub	sp, #20
 800999c:	bfb8      	it	lt
 800999e:	3101      	addlt	r1, #1
 80099a0:	f7ff fe8e 	bl	80096c0 <_Balloc>
 80099a4:	b930      	cbnz	r0, 80099b4 <__multiply+0x44>
 80099a6:	4602      	mov	r2, r0
 80099a8:	4b44      	ldr	r3, [pc, #272]	; (8009abc <__multiply+0x14c>)
 80099aa:	4845      	ldr	r0, [pc, #276]	; (8009ac0 <__multiply+0x150>)
 80099ac:	f240 115d 	movw	r1, #349	; 0x15d
 80099b0:	f001 f9f2 	bl	800ad98 <__assert_func>
 80099b4:	f100 0514 	add.w	r5, r0, #20
 80099b8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80099bc:	462b      	mov	r3, r5
 80099be:	2200      	movs	r2, #0
 80099c0:	4543      	cmp	r3, r8
 80099c2:	d321      	bcc.n	8009a08 <__multiply+0x98>
 80099c4:	f104 0314 	add.w	r3, r4, #20
 80099c8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80099cc:	f109 0314 	add.w	r3, r9, #20
 80099d0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80099d4:	9202      	str	r2, [sp, #8]
 80099d6:	1b3a      	subs	r2, r7, r4
 80099d8:	3a15      	subs	r2, #21
 80099da:	f022 0203 	bic.w	r2, r2, #3
 80099de:	3204      	adds	r2, #4
 80099e0:	f104 0115 	add.w	r1, r4, #21
 80099e4:	428f      	cmp	r7, r1
 80099e6:	bf38      	it	cc
 80099e8:	2204      	movcc	r2, #4
 80099ea:	9201      	str	r2, [sp, #4]
 80099ec:	9a02      	ldr	r2, [sp, #8]
 80099ee:	9303      	str	r3, [sp, #12]
 80099f0:	429a      	cmp	r2, r3
 80099f2:	d80c      	bhi.n	8009a0e <__multiply+0x9e>
 80099f4:	2e00      	cmp	r6, #0
 80099f6:	dd03      	ble.n	8009a00 <__multiply+0x90>
 80099f8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d05a      	beq.n	8009ab6 <__multiply+0x146>
 8009a00:	6106      	str	r6, [r0, #16]
 8009a02:	b005      	add	sp, #20
 8009a04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a08:	f843 2b04 	str.w	r2, [r3], #4
 8009a0c:	e7d8      	b.n	80099c0 <__multiply+0x50>
 8009a0e:	f8b3 a000 	ldrh.w	sl, [r3]
 8009a12:	f1ba 0f00 	cmp.w	sl, #0
 8009a16:	d024      	beq.n	8009a62 <__multiply+0xf2>
 8009a18:	f104 0e14 	add.w	lr, r4, #20
 8009a1c:	46a9      	mov	r9, r5
 8009a1e:	f04f 0c00 	mov.w	ip, #0
 8009a22:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009a26:	f8d9 1000 	ldr.w	r1, [r9]
 8009a2a:	fa1f fb82 	uxth.w	fp, r2
 8009a2e:	b289      	uxth	r1, r1
 8009a30:	fb0a 110b 	mla	r1, sl, fp, r1
 8009a34:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009a38:	f8d9 2000 	ldr.w	r2, [r9]
 8009a3c:	4461      	add	r1, ip
 8009a3e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009a42:	fb0a c20b 	mla	r2, sl, fp, ip
 8009a46:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009a4a:	b289      	uxth	r1, r1
 8009a4c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009a50:	4577      	cmp	r7, lr
 8009a52:	f849 1b04 	str.w	r1, [r9], #4
 8009a56:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009a5a:	d8e2      	bhi.n	8009a22 <__multiply+0xb2>
 8009a5c:	9a01      	ldr	r2, [sp, #4]
 8009a5e:	f845 c002 	str.w	ip, [r5, r2]
 8009a62:	9a03      	ldr	r2, [sp, #12]
 8009a64:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009a68:	3304      	adds	r3, #4
 8009a6a:	f1b9 0f00 	cmp.w	r9, #0
 8009a6e:	d020      	beq.n	8009ab2 <__multiply+0x142>
 8009a70:	6829      	ldr	r1, [r5, #0]
 8009a72:	f104 0c14 	add.w	ip, r4, #20
 8009a76:	46ae      	mov	lr, r5
 8009a78:	f04f 0a00 	mov.w	sl, #0
 8009a7c:	f8bc b000 	ldrh.w	fp, [ip]
 8009a80:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009a84:	fb09 220b 	mla	r2, r9, fp, r2
 8009a88:	4492      	add	sl, r2
 8009a8a:	b289      	uxth	r1, r1
 8009a8c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009a90:	f84e 1b04 	str.w	r1, [lr], #4
 8009a94:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009a98:	f8be 1000 	ldrh.w	r1, [lr]
 8009a9c:	0c12      	lsrs	r2, r2, #16
 8009a9e:	fb09 1102 	mla	r1, r9, r2, r1
 8009aa2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009aa6:	4567      	cmp	r7, ip
 8009aa8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009aac:	d8e6      	bhi.n	8009a7c <__multiply+0x10c>
 8009aae:	9a01      	ldr	r2, [sp, #4]
 8009ab0:	50a9      	str	r1, [r5, r2]
 8009ab2:	3504      	adds	r5, #4
 8009ab4:	e79a      	b.n	80099ec <__multiply+0x7c>
 8009ab6:	3e01      	subs	r6, #1
 8009ab8:	e79c      	b.n	80099f4 <__multiply+0x84>
 8009aba:	bf00      	nop
 8009abc:	0800ba70 	.word	0x0800ba70
 8009ac0:	0800bafc 	.word	0x0800bafc

08009ac4 <__pow5mult>:
 8009ac4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ac8:	4615      	mov	r5, r2
 8009aca:	f012 0203 	ands.w	r2, r2, #3
 8009ace:	4606      	mov	r6, r0
 8009ad0:	460f      	mov	r7, r1
 8009ad2:	d007      	beq.n	8009ae4 <__pow5mult+0x20>
 8009ad4:	4c25      	ldr	r4, [pc, #148]	; (8009b6c <__pow5mult+0xa8>)
 8009ad6:	3a01      	subs	r2, #1
 8009ad8:	2300      	movs	r3, #0
 8009ada:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009ade:	f7ff fe51 	bl	8009784 <__multadd>
 8009ae2:	4607      	mov	r7, r0
 8009ae4:	10ad      	asrs	r5, r5, #2
 8009ae6:	d03d      	beq.n	8009b64 <__pow5mult+0xa0>
 8009ae8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009aea:	b97c      	cbnz	r4, 8009b0c <__pow5mult+0x48>
 8009aec:	2010      	movs	r0, #16
 8009aee:	f7ff fdbf 	bl	8009670 <malloc>
 8009af2:	4602      	mov	r2, r0
 8009af4:	6270      	str	r0, [r6, #36]	; 0x24
 8009af6:	b928      	cbnz	r0, 8009b04 <__pow5mult+0x40>
 8009af8:	4b1d      	ldr	r3, [pc, #116]	; (8009b70 <__pow5mult+0xac>)
 8009afa:	481e      	ldr	r0, [pc, #120]	; (8009b74 <__pow5mult+0xb0>)
 8009afc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009b00:	f001 f94a 	bl	800ad98 <__assert_func>
 8009b04:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009b08:	6004      	str	r4, [r0, #0]
 8009b0a:	60c4      	str	r4, [r0, #12]
 8009b0c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009b10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009b14:	b94c      	cbnz	r4, 8009b2a <__pow5mult+0x66>
 8009b16:	f240 2171 	movw	r1, #625	; 0x271
 8009b1a:	4630      	mov	r0, r6
 8009b1c:	f7ff ff12 	bl	8009944 <__i2b>
 8009b20:	2300      	movs	r3, #0
 8009b22:	f8c8 0008 	str.w	r0, [r8, #8]
 8009b26:	4604      	mov	r4, r0
 8009b28:	6003      	str	r3, [r0, #0]
 8009b2a:	f04f 0900 	mov.w	r9, #0
 8009b2e:	07eb      	lsls	r3, r5, #31
 8009b30:	d50a      	bpl.n	8009b48 <__pow5mult+0x84>
 8009b32:	4639      	mov	r1, r7
 8009b34:	4622      	mov	r2, r4
 8009b36:	4630      	mov	r0, r6
 8009b38:	f7ff ff1a 	bl	8009970 <__multiply>
 8009b3c:	4639      	mov	r1, r7
 8009b3e:	4680      	mov	r8, r0
 8009b40:	4630      	mov	r0, r6
 8009b42:	f7ff fdfd 	bl	8009740 <_Bfree>
 8009b46:	4647      	mov	r7, r8
 8009b48:	106d      	asrs	r5, r5, #1
 8009b4a:	d00b      	beq.n	8009b64 <__pow5mult+0xa0>
 8009b4c:	6820      	ldr	r0, [r4, #0]
 8009b4e:	b938      	cbnz	r0, 8009b60 <__pow5mult+0x9c>
 8009b50:	4622      	mov	r2, r4
 8009b52:	4621      	mov	r1, r4
 8009b54:	4630      	mov	r0, r6
 8009b56:	f7ff ff0b 	bl	8009970 <__multiply>
 8009b5a:	6020      	str	r0, [r4, #0]
 8009b5c:	f8c0 9000 	str.w	r9, [r0]
 8009b60:	4604      	mov	r4, r0
 8009b62:	e7e4      	b.n	8009b2e <__pow5mult+0x6a>
 8009b64:	4638      	mov	r0, r7
 8009b66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b6a:	bf00      	nop
 8009b6c:	0800bc48 	.word	0x0800bc48
 8009b70:	0800b9fe 	.word	0x0800b9fe
 8009b74:	0800bafc 	.word	0x0800bafc

08009b78 <__lshift>:
 8009b78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b7c:	460c      	mov	r4, r1
 8009b7e:	6849      	ldr	r1, [r1, #4]
 8009b80:	6923      	ldr	r3, [r4, #16]
 8009b82:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009b86:	68a3      	ldr	r3, [r4, #8]
 8009b88:	4607      	mov	r7, r0
 8009b8a:	4691      	mov	r9, r2
 8009b8c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b90:	f108 0601 	add.w	r6, r8, #1
 8009b94:	42b3      	cmp	r3, r6
 8009b96:	db0b      	blt.n	8009bb0 <__lshift+0x38>
 8009b98:	4638      	mov	r0, r7
 8009b9a:	f7ff fd91 	bl	80096c0 <_Balloc>
 8009b9e:	4605      	mov	r5, r0
 8009ba0:	b948      	cbnz	r0, 8009bb6 <__lshift+0x3e>
 8009ba2:	4602      	mov	r2, r0
 8009ba4:	4b2a      	ldr	r3, [pc, #168]	; (8009c50 <__lshift+0xd8>)
 8009ba6:	482b      	ldr	r0, [pc, #172]	; (8009c54 <__lshift+0xdc>)
 8009ba8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009bac:	f001 f8f4 	bl	800ad98 <__assert_func>
 8009bb0:	3101      	adds	r1, #1
 8009bb2:	005b      	lsls	r3, r3, #1
 8009bb4:	e7ee      	b.n	8009b94 <__lshift+0x1c>
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	f100 0114 	add.w	r1, r0, #20
 8009bbc:	f100 0210 	add.w	r2, r0, #16
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	4553      	cmp	r3, sl
 8009bc4:	db37      	blt.n	8009c36 <__lshift+0xbe>
 8009bc6:	6920      	ldr	r0, [r4, #16]
 8009bc8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009bcc:	f104 0314 	add.w	r3, r4, #20
 8009bd0:	f019 091f 	ands.w	r9, r9, #31
 8009bd4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009bd8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009bdc:	d02f      	beq.n	8009c3e <__lshift+0xc6>
 8009bde:	f1c9 0e20 	rsb	lr, r9, #32
 8009be2:	468a      	mov	sl, r1
 8009be4:	f04f 0c00 	mov.w	ip, #0
 8009be8:	681a      	ldr	r2, [r3, #0]
 8009bea:	fa02 f209 	lsl.w	r2, r2, r9
 8009bee:	ea42 020c 	orr.w	r2, r2, ip
 8009bf2:	f84a 2b04 	str.w	r2, [sl], #4
 8009bf6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bfa:	4298      	cmp	r0, r3
 8009bfc:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009c00:	d8f2      	bhi.n	8009be8 <__lshift+0x70>
 8009c02:	1b03      	subs	r3, r0, r4
 8009c04:	3b15      	subs	r3, #21
 8009c06:	f023 0303 	bic.w	r3, r3, #3
 8009c0a:	3304      	adds	r3, #4
 8009c0c:	f104 0215 	add.w	r2, r4, #21
 8009c10:	4290      	cmp	r0, r2
 8009c12:	bf38      	it	cc
 8009c14:	2304      	movcc	r3, #4
 8009c16:	f841 c003 	str.w	ip, [r1, r3]
 8009c1a:	f1bc 0f00 	cmp.w	ip, #0
 8009c1e:	d001      	beq.n	8009c24 <__lshift+0xac>
 8009c20:	f108 0602 	add.w	r6, r8, #2
 8009c24:	3e01      	subs	r6, #1
 8009c26:	4638      	mov	r0, r7
 8009c28:	612e      	str	r6, [r5, #16]
 8009c2a:	4621      	mov	r1, r4
 8009c2c:	f7ff fd88 	bl	8009740 <_Bfree>
 8009c30:	4628      	mov	r0, r5
 8009c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c36:	f842 0f04 	str.w	r0, [r2, #4]!
 8009c3a:	3301      	adds	r3, #1
 8009c3c:	e7c1      	b.n	8009bc2 <__lshift+0x4a>
 8009c3e:	3904      	subs	r1, #4
 8009c40:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c44:	f841 2f04 	str.w	r2, [r1, #4]!
 8009c48:	4298      	cmp	r0, r3
 8009c4a:	d8f9      	bhi.n	8009c40 <__lshift+0xc8>
 8009c4c:	e7ea      	b.n	8009c24 <__lshift+0xac>
 8009c4e:	bf00      	nop
 8009c50:	0800ba70 	.word	0x0800ba70
 8009c54:	0800bafc 	.word	0x0800bafc

08009c58 <__mcmp>:
 8009c58:	b530      	push	{r4, r5, lr}
 8009c5a:	6902      	ldr	r2, [r0, #16]
 8009c5c:	690c      	ldr	r4, [r1, #16]
 8009c5e:	1b12      	subs	r2, r2, r4
 8009c60:	d10e      	bne.n	8009c80 <__mcmp+0x28>
 8009c62:	f100 0314 	add.w	r3, r0, #20
 8009c66:	3114      	adds	r1, #20
 8009c68:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009c6c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009c70:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009c74:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009c78:	42a5      	cmp	r5, r4
 8009c7a:	d003      	beq.n	8009c84 <__mcmp+0x2c>
 8009c7c:	d305      	bcc.n	8009c8a <__mcmp+0x32>
 8009c7e:	2201      	movs	r2, #1
 8009c80:	4610      	mov	r0, r2
 8009c82:	bd30      	pop	{r4, r5, pc}
 8009c84:	4283      	cmp	r3, r0
 8009c86:	d3f3      	bcc.n	8009c70 <__mcmp+0x18>
 8009c88:	e7fa      	b.n	8009c80 <__mcmp+0x28>
 8009c8a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c8e:	e7f7      	b.n	8009c80 <__mcmp+0x28>

08009c90 <__mdiff>:
 8009c90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c94:	460c      	mov	r4, r1
 8009c96:	4606      	mov	r6, r0
 8009c98:	4611      	mov	r1, r2
 8009c9a:	4620      	mov	r0, r4
 8009c9c:	4690      	mov	r8, r2
 8009c9e:	f7ff ffdb 	bl	8009c58 <__mcmp>
 8009ca2:	1e05      	subs	r5, r0, #0
 8009ca4:	d110      	bne.n	8009cc8 <__mdiff+0x38>
 8009ca6:	4629      	mov	r1, r5
 8009ca8:	4630      	mov	r0, r6
 8009caa:	f7ff fd09 	bl	80096c0 <_Balloc>
 8009cae:	b930      	cbnz	r0, 8009cbe <__mdiff+0x2e>
 8009cb0:	4b3a      	ldr	r3, [pc, #232]	; (8009d9c <__mdiff+0x10c>)
 8009cb2:	4602      	mov	r2, r0
 8009cb4:	f240 2132 	movw	r1, #562	; 0x232
 8009cb8:	4839      	ldr	r0, [pc, #228]	; (8009da0 <__mdiff+0x110>)
 8009cba:	f001 f86d 	bl	800ad98 <__assert_func>
 8009cbe:	2301      	movs	r3, #1
 8009cc0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009cc4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cc8:	bfa4      	itt	ge
 8009cca:	4643      	movge	r3, r8
 8009ccc:	46a0      	movge	r8, r4
 8009cce:	4630      	mov	r0, r6
 8009cd0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009cd4:	bfa6      	itte	ge
 8009cd6:	461c      	movge	r4, r3
 8009cd8:	2500      	movge	r5, #0
 8009cda:	2501      	movlt	r5, #1
 8009cdc:	f7ff fcf0 	bl	80096c0 <_Balloc>
 8009ce0:	b920      	cbnz	r0, 8009cec <__mdiff+0x5c>
 8009ce2:	4b2e      	ldr	r3, [pc, #184]	; (8009d9c <__mdiff+0x10c>)
 8009ce4:	4602      	mov	r2, r0
 8009ce6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009cea:	e7e5      	b.n	8009cb8 <__mdiff+0x28>
 8009cec:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009cf0:	6926      	ldr	r6, [r4, #16]
 8009cf2:	60c5      	str	r5, [r0, #12]
 8009cf4:	f104 0914 	add.w	r9, r4, #20
 8009cf8:	f108 0514 	add.w	r5, r8, #20
 8009cfc:	f100 0e14 	add.w	lr, r0, #20
 8009d00:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009d04:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009d08:	f108 0210 	add.w	r2, r8, #16
 8009d0c:	46f2      	mov	sl, lr
 8009d0e:	2100      	movs	r1, #0
 8009d10:	f859 3b04 	ldr.w	r3, [r9], #4
 8009d14:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009d18:	fa1f f883 	uxth.w	r8, r3
 8009d1c:	fa11 f18b 	uxtah	r1, r1, fp
 8009d20:	0c1b      	lsrs	r3, r3, #16
 8009d22:	eba1 0808 	sub.w	r8, r1, r8
 8009d26:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009d2a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009d2e:	fa1f f888 	uxth.w	r8, r8
 8009d32:	1419      	asrs	r1, r3, #16
 8009d34:	454e      	cmp	r6, r9
 8009d36:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009d3a:	f84a 3b04 	str.w	r3, [sl], #4
 8009d3e:	d8e7      	bhi.n	8009d10 <__mdiff+0x80>
 8009d40:	1b33      	subs	r3, r6, r4
 8009d42:	3b15      	subs	r3, #21
 8009d44:	f023 0303 	bic.w	r3, r3, #3
 8009d48:	3304      	adds	r3, #4
 8009d4a:	3415      	adds	r4, #21
 8009d4c:	42a6      	cmp	r6, r4
 8009d4e:	bf38      	it	cc
 8009d50:	2304      	movcc	r3, #4
 8009d52:	441d      	add	r5, r3
 8009d54:	4473      	add	r3, lr
 8009d56:	469e      	mov	lr, r3
 8009d58:	462e      	mov	r6, r5
 8009d5a:	4566      	cmp	r6, ip
 8009d5c:	d30e      	bcc.n	8009d7c <__mdiff+0xec>
 8009d5e:	f10c 0203 	add.w	r2, ip, #3
 8009d62:	1b52      	subs	r2, r2, r5
 8009d64:	f022 0203 	bic.w	r2, r2, #3
 8009d68:	3d03      	subs	r5, #3
 8009d6a:	45ac      	cmp	ip, r5
 8009d6c:	bf38      	it	cc
 8009d6e:	2200      	movcc	r2, #0
 8009d70:	441a      	add	r2, r3
 8009d72:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009d76:	b17b      	cbz	r3, 8009d98 <__mdiff+0x108>
 8009d78:	6107      	str	r7, [r0, #16]
 8009d7a:	e7a3      	b.n	8009cc4 <__mdiff+0x34>
 8009d7c:	f856 8b04 	ldr.w	r8, [r6], #4
 8009d80:	fa11 f288 	uxtah	r2, r1, r8
 8009d84:	1414      	asrs	r4, r2, #16
 8009d86:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009d8a:	b292      	uxth	r2, r2
 8009d8c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009d90:	f84e 2b04 	str.w	r2, [lr], #4
 8009d94:	1421      	asrs	r1, r4, #16
 8009d96:	e7e0      	b.n	8009d5a <__mdiff+0xca>
 8009d98:	3f01      	subs	r7, #1
 8009d9a:	e7ea      	b.n	8009d72 <__mdiff+0xe2>
 8009d9c:	0800ba70 	.word	0x0800ba70
 8009da0:	0800bafc 	.word	0x0800bafc

08009da4 <__ulp>:
 8009da4:	b082      	sub	sp, #8
 8009da6:	ed8d 0b00 	vstr	d0, [sp]
 8009daa:	9b01      	ldr	r3, [sp, #4]
 8009dac:	4912      	ldr	r1, [pc, #72]	; (8009df8 <__ulp+0x54>)
 8009dae:	4019      	ands	r1, r3
 8009db0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009db4:	2900      	cmp	r1, #0
 8009db6:	dd05      	ble.n	8009dc4 <__ulp+0x20>
 8009db8:	2200      	movs	r2, #0
 8009dba:	460b      	mov	r3, r1
 8009dbc:	ec43 2b10 	vmov	d0, r2, r3
 8009dc0:	b002      	add	sp, #8
 8009dc2:	4770      	bx	lr
 8009dc4:	4249      	negs	r1, r1
 8009dc6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009dca:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009dce:	f04f 0200 	mov.w	r2, #0
 8009dd2:	f04f 0300 	mov.w	r3, #0
 8009dd6:	da04      	bge.n	8009de2 <__ulp+0x3e>
 8009dd8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009ddc:	fa41 f300 	asr.w	r3, r1, r0
 8009de0:	e7ec      	b.n	8009dbc <__ulp+0x18>
 8009de2:	f1a0 0114 	sub.w	r1, r0, #20
 8009de6:	291e      	cmp	r1, #30
 8009de8:	bfda      	itte	le
 8009dea:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009dee:	fa20 f101 	lsrle.w	r1, r0, r1
 8009df2:	2101      	movgt	r1, #1
 8009df4:	460a      	mov	r2, r1
 8009df6:	e7e1      	b.n	8009dbc <__ulp+0x18>
 8009df8:	7ff00000 	.word	0x7ff00000

08009dfc <__b2d>:
 8009dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dfe:	6905      	ldr	r5, [r0, #16]
 8009e00:	f100 0714 	add.w	r7, r0, #20
 8009e04:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009e08:	1f2e      	subs	r6, r5, #4
 8009e0a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009e0e:	4620      	mov	r0, r4
 8009e10:	f7ff fd48 	bl	80098a4 <__hi0bits>
 8009e14:	f1c0 0320 	rsb	r3, r0, #32
 8009e18:	280a      	cmp	r0, #10
 8009e1a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009e98 <__b2d+0x9c>
 8009e1e:	600b      	str	r3, [r1, #0]
 8009e20:	dc14      	bgt.n	8009e4c <__b2d+0x50>
 8009e22:	f1c0 0e0b 	rsb	lr, r0, #11
 8009e26:	fa24 f10e 	lsr.w	r1, r4, lr
 8009e2a:	42b7      	cmp	r7, r6
 8009e2c:	ea41 030c 	orr.w	r3, r1, ip
 8009e30:	bf34      	ite	cc
 8009e32:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009e36:	2100      	movcs	r1, #0
 8009e38:	3015      	adds	r0, #21
 8009e3a:	fa04 f000 	lsl.w	r0, r4, r0
 8009e3e:	fa21 f10e 	lsr.w	r1, r1, lr
 8009e42:	ea40 0201 	orr.w	r2, r0, r1
 8009e46:	ec43 2b10 	vmov	d0, r2, r3
 8009e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e4c:	42b7      	cmp	r7, r6
 8009e4e:	bf3a      	itte	cc
 8009e50:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009e54:	f1a5 0608 	subcc.w	r6, r5, #8
 8009e58:	2100      	movcs	r1, #0
 8009e5a:	380b      	subs	r0, #11
 8009e5c:	d017      	beq.n	8009e8e <__b2d+0x92>
 8009e5e:	f1c0 0c20 	rsb	ip, r0, #32
 8009e62:	fa04 f500 	lsl.w	r5, r4, r0
 8009e66:	42be      	cmp	r6, r7
 8009e68:	fa21 f40c 	lsr.w	r4, r1, ip
 8009e6c:	ea45 0504 	orr.w	r5, r5, r4
 8009e70:	bf8c      	ite	hi
 8009e72:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009e76:	2400      	movls	r4, #0
 8009e78:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009e7c:	fa01 f000 	lsl.w	r0, r1, r0
 8009e80:	fa24 f40c 	lsr.w	r4, r4, ip
 8009e84:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009e88:	ea40 0204 	orr.w	r2, r0, r4
 8009e8c:	e7db      	b.n	8009e46 <__b2d+0x4a>
 8009e8e:	ea44 030c 	orr.w	r3, r4, ip
 8009e92:	460a      	mov	r2, r1
 8009e94:	e7d7      	b.n	8009e46 <__b2d+0x4a>
 8009e96:	bf00      	nop
 8009e98:	3ff00000 	.word	0x3ff00000

08009e9c <__d2b>:
 8009e9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009ea0:	4689      	mov	r9, r1
 8009ea2:	2101      	movs	r1, #1
 8009ea4:	ec57 6b10 	vmov	r6, r7, d0
 8009ea8:	4690      	mov	r8, r2
 8009eaa:	f7ff fc09 	bl	80096c0 <_Balloc>
 8009eae:	4604      	mov	r4, r0
 8009eb0:	b930      	cbnz	r0, 8009ec0 <__d2b+0x24>
 8009eb2:	4602      	mov	r2, r0
 8009eb4:	4b25      	ldr	r3, [pc, #148]	; (8009f4c <__d2b+0xb0>)
 8009eb6:	4826      	ldr	r0, [pc, #152]	; (8009f50 <__d2b+0xb4>)
 8009eb8:	f240 310a 	movw	r1, #778	; 0x30a
 8009ebc:	f000 ff6c 	bl	800ad98 <__assert_func>
 8009ec0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009ec4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009ec8:	bb35      	cbnz	r5, 8009f18 <__d2b+0x7c>
 8009eca:	2e00      	cmp	r6, #0
 8009ecc:	9301      	str	r3, [sp, #4]
 8009ece:	d028      	beq.n	8009f22 <__d2b+0x86>
 8009ed0:	4668      	mov	r0, sp
 8009ed2:	9600      	str	r6, [sp, #0]
 8009ed4:	f7ff fd06 	bl	80098e4 <__lo0bits>
 8009ed8:	9900      	ldr	r1, [sp, #0]
 8009eda:	b300      	cbz	r0, 8009f1e <__d2b+0x82>
 8009edc:	9a01      	ldr	r2, [sp, #4]
 8009ede:	f1c0 0320 	rsb	r3, r0, #32
 8009ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8009ee6:	430b      	orrs	r3, r1
 8009ee8:	40c2      	lsrs	r2, r0
 8009eea:	6163      	str	r3, [r4, #20]
 8009eec:	9201      	str	r2, [sp, #4]
 8009eee:	9b01      	ldr	r3, [sp, #4]
 8009ef0:	61a3      	str	r3, [r4, #24]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	bf14      	ite	ne
 8009ef6:	2202      	movne	r2, #2
 8009ef8:	2201      	moveq	r2, #1
 8009efa:	6122      	str	r2, [r4, #16]
 8009efc:	b1d5      	cbz	r5, 8009f34 <__d2b+0x98>
 8009efe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009f02:	4405      	add	r5, r0
 8009f04:	f8c9 5000 	str.w	r5, [r9]
 8009f08:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009f0c:	f8c8 0000 	str.w	r0, [r8]
 8009f10:	4620      	mov	r0, r4
 8009f12:	b003      	add	sp, #12
 8009f14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009f1c:	e7d5      	b.n	8009eca <__d2b+0x2e>
 8009f1e:	6161      	str	r1, [r4, #20]
 8009f20:	e7e5      	b.n	8009eee <__d2b+0x52>
 8009f22:	a801      	add	r0, sp, #4
 8009f24:	f7ff fcde 	bl	80098e4 <__lo0bits>
 8009f28:	9b01      	ldr	r3, [sp, #4]
 8009f2a:	6163      	str	r3, [r4, #20]
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	6122      	str	r2, [r4, #16]
 8009f30:	3020      	adds	r0, #32
 8009f32:	e7e3      	b.n	8009efc <__d2b+0x60>
 8009f34:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009f38:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009f3c:	f8c9 0000 	str.w	r0, [r9]
 8009f40:	6918      	ldr	r0, [r3, #16]
 8009f42:	f7ff fcaf 	bl	80098a4 <__hi0bits>
 8009f46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009f4a:	e7df      	b.n	8009f0c <__d2b+0x70>
 8009f4c:	0800ba70 	.word	0x0800ba70
 8009f50:	0800bafc 	.word	0x0800bafc

08009f54 <__ratio>:
 8009f54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f58:	4688      	mov	r8, r1
 8009f5a:	4669      	mov	r1, sp
 8009f5c:	4681      	mov	r9, r0
 8009f5e:	f7ff ff4d 	bl	8009dfc <__b2d>
 8009f62:	a901      	add	r1, sp, #4
 8009f64:	4640      	mov	r0, r8
 8009f66:	ec55 4b10 	vmov	r4, r5, d0
 8009f6a:	f7ff ff47 	bl	8009dfc <__b2d>
 8009f6e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009f72:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009f76:	eba3 0c02 	sub.w	ip, r3, r2
 8009f7a:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009f7e:	1a9b      	subs	r3, r3, r2
 8009f80:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009f84:	ec51 0b10 	vmov	r0, r1, d0
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	bfd6      	itet	le
 8009f8c:	460a      	movle	r2, r1
 8009f8e:	462a      	movgt	r2, r5
 8009f90:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009f94:	468b      	mov	fp, r1
 8009f96:	462f      	mov	r7, r5
 8009f98:	bfd4      	ite	le
 8009f9a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009f9e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009fa2:	4620      	mov	r0, r4
 8009fa4:	ee10 2a10 	vmov	r2, s0
 8009fa8:	465b      	mov	r3, fp
 8009faa:	4639      	mov	r1, r7
 8009fac:	f7f6 fc4e 	bl	800084c <__aeabi_ddiv>
 8009fb0:	ec41 0b10 	vmov	d0, r0, r1
 8009fb4:	b003      	add	sp, #12
 8009fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009fba <__copybits>:
 8009fba:	3901      	subs	r1, #1
 8009fbc:	b570      	push	{r4, r5, r6, lr}
 8009fbe:	1149      	asrs	r1, r1, #5
 8009fc0:	6914      	ldr	r4, [r2, #16]
 8009fc2:	3101      	adds	r1, #1
 8009fc4:	f102 0314 	add.w	r3, r2, #20
 8009fc8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009fcc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009fd0:	1f05      	subs	r5, r0, #4
 8009fd2:	42a3      	cmp	r3, r4
 8009fd4:	d30c      	bcc.n	8009ff0 <__copybits+0x36>
 8009fd6:	1aa3      	subs	r3, r4, r2
 8009fd8:	3b11      	subs	r3, #17
 8009fda:	f023 0303 	bic.w	r3, r3, #3
 8009fde:	3211      	adds	r2, #17
 8009fe0:	42a2      	cmp	r2, r4
 8009fe2:	bf88      	it	hi
 8009fe4:	2300      	movhi	r3, #0
 8009fe6:	4418      	add	r0, r3
 8009fe8:	2300      	movs	r3, #0
 8009fea:	4288      	cmp	r0, r1
 8009fec:	d305      	bcc.n	8009ffa <__copybits+0x40>
 8009fee:	bd70      	pop	{r4, r5, r6, pc}
 8009ff0:	f853 6b04 	ldr.w	r6, [r3], #4
 8009ff4:	f845 6f04 	str.w	r6, [r5, #4]!
 8009ff8:	e7eb      	b.n	8009fd2 <__copybits+0x18>
 8009ffa:	f840 3b04 	str.w	r3, [r0], #4
 8009ffe:	e7f4      	b.n	8009fea <__copybits+0x30>

0800a000 <__any_on>:
 800a000:	f100 0214 	add.w	r2, r0, #20
 800a004:	6900      	ldr	r0, [r0, #16]
 800a006:	114b      	asrs	r3, r1, #5
 800a008:	4298      	cmp	r0, r3
 800a00a:	b510      	push	{r4, lr}
 800a00c:	db11      	blt.n	800a032 <__any_on+0x32>
 800a00e:	dd0a      	ble.n	800a026 <__any_on+0x26>
 800a010:	f011 011f 	ands.w	r1, r1, #31
 800a014:	d007      	beq.n	800a026 <__any_on+0x26>
 800a016:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a01a:	fa24 f001 	lsr.w	r0, r4, r1
 800a01e:	fa00 f101 	lsl.w	r1, r0, r1
 800a022:	428c      	cmp	r4, r1
 800a024:	d10b      	bne.n	800a03e <__any_on+0x3e>
 800a026:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a02a:	4293      	cmp	r3, r2
 800a02c:	d803      	bhi.n	800a036 <__any_on+0x36>
 800a02e:	2000      	movs	r0, #0
 800a030:	bd10      	pop	{r4, pc}
 800a032:	4603      	mov	r3, r0
 800a034:	e7f7      	b.n	800a026 <__any_on+0x26>
 800a036:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a03a:	2900      	cmp	r1, #0
 800a03c:	d0f5      	beq.n	800a02a <__any_on+0x2a>
 800a03e:	2001      	movs	r0, #1
 800a040:	e7f6      	b.n	800a030 <__any_on+0x30>

0800a042 <_calloc_r>:
 800a042:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a044:	fba1 2402 	umull	r2, r4, r1, r2
 800a048:	b94c      	cbnz	r4, 800a05e <_calloc_r+0x1c>
 800a04a:	4611      	mov	r1, r2
 800a04c:	9201      	str	r2, [sp, #4]
 800a04e:	f000 f87b 	bl	800a148 <_malloc_r>
 800a052:	9a01      	ldr	r2, [sp, #4]
 800a054:	4605      	mov	r5, r0
 800a056:	b930      	cbnz	r0, 800a066 <_calloc_r+0x24>
 800a058:	4628      	mov	r0, r5
 800a05a:	b003      	add	sp, #12
 800a05c:	bd30      	pop	{r4, r5, pc}
 800a05e:	220c      	movs	r2, #12
 800a060:	6002      	str	r2, [r0, #0]
 800a062:	2500      	movs	r5, #0
 800a064:	e7f8      	b.n	800a058 <_calloc_r+0x16>
 800a066:	4621      	mov	r1, r4
 800a068:	f7fc faf4 	bl	8006654 <memset>
 800a06c:	e7f4      	b.n	800a058 <_calloc_r+0x16>
	...

0800a070 <_free_r>:
 800a070:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a072:	2900      	cmp	r1, #0
 800a074:	d044      	beq.n	800a100 <_free_r+0x90>
 800a076:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a07a:	9001      	str	r0, [sp, #4]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	f1a1 0404 	sub.w	r4, r1, #4
 800a082:	bfb8      	it	lt
 800a084:	18e4      	addlt	r4, r4, r3
 800a086:	f001 f88b 	bl	800b1a0 <__malloc_lock>
 800a08a:	4a1e      	ldr	r2, [pc, #120]	; (800a104 <_free_r+0x94>)
 800a08c:	9801      	ldr	r0, [sp, #4]
 800a08e:	6813      	ldr	r3, [r2, #0]
 800a090:	b933      	cbnz	r3, 800a0a0 <_free_r+0x30>
 800a092:	6063      	str	r3, [r4, #4]
 800a094:	6014      	str	r4, [r2, #0]
 800a096:	b003      	add	sp, #12
 800a098:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a09c:	f001 b886 	b.w	800b1ac <__malloc_unlock>
 800a0a0:	42a3      	cmp	r3, r4
 800a0a2:	d908      	bls.n	800a0b6 <_free_r+0x46>
 800a0a4:	6825      	ldr	r5, [r4, #0]
 800a0a6:	1961      	adds	r1, r4, r5
 800a0a8:	428b      	cmp	r3, r1
 800a0aa:	bf01      	itttt	eq
 800a0ac:	6819      	ldreq	r1, [r3, #0]
 800a0ae:	685b      	ldreq	r3, [r3, #4]
 800a0b0:	1949      	addeq	r1, r1, r5
 800a0b2:	6021      	streq	r1, [r4, #0]
 800a0b4:	e7ed      	b.n	800a092 <_free_r+0x22>
 800a0b6:	461a      	mov	r2, r3
 800a0b8:	685b      	ldr	r3, [r3, #4]
 800a0ba:	b10b      	cbz	r3, 800a0c0 <_free_r+0x50>
 800a0bc:	42a3      	cmp	r3, r4
 800a0be:	d9fa      	bls.n	800a0b6 <_free_r+0x46>
 800a0c0:	6811      	ldr	r1, [r2, #0]
 800a0c2:	1855      	adds	r5, r2, r1
 800a0c4:	42a5      	cmp	r5, r4
 800a0c6:	d10b      	bne.n	800a0e0 <_free_r+0x70>
 800a0c8:	6824      	ldr	r4, [r4, #0]
 800a0ca:	4421      	add	r1, r4
 800a0cc:	1854      	adds	r4, r2, r1
 800a0ce:	42a3      	cmp	r3, r4
 800a0d0:	6011      	str	r1, [r2, #0]
 800a0d2:	d1e0      	bne.n	800a096 <_free_r+0x26>
 800a0d4:	681c      	ldr	r4, [r3, #0]
 800a0d6:	685b      	ldr	r3, [r3, #4]
 800a0d8:	6053      	str	r3, [r2, #4]
 800a0da:	4421      	add	r1, r4
 800a0dc:	6011      	str	r1, [r2, #0]
 800a0de:	e7da      	b.n	800a096 <_free_r+0x26>
 800a0e0:	d902      	bls.n	800a0e8 <_free_r+0x78>
 800a0e2:	230c      	movs	r3, #12
 800a0e4:	6003      	str	r3, [r0, #0]
 800a0e6:	e7d6      	b.n	800a096 <_free_r+0x26>
 800a0e8:	6825      	ldr	r5, [r4, #0]
 800a0ea:	1961      	adds	r1, r4, r5
 800a0ec:	428b      	cmp	r3, r1
 800a0ee:	bf04      	itt	eq
 800a0f0:	6819      	ldreq	r1, [r3, #0]
 800a0f2:	685b      	ldreq	r3, [r3, #4]
 800a0f4:	6063      	str	r3, [r4, #4]
 800a0f6:	bf04      	itt	eq
 800a0f8:	1949      	addeq	r1, r1, r5
 800a0fa:	6021      	streq	r1, [r4, #0]
 800a0fc:	6054      	str	r4, [r2, #4]
 800a0fe:	e7ca      	b.n	800a096 <_free_r+0x26>
 800a100:	b003      	add	sp, #12
 800a102:	bd30      	pop	{r4, r5, pc}
 800a104:	200008e0 	.word	0x200008e0

0800a108 <sbrk_aligned>:
 800a108:	b570      	push	{r4, r5, r6, lr}
 800a10a:	4e0e      	ldr	r6, [pc, #56]	; (800a144 <sbrk_aligned+0x3c>)
 800a10c:	460c      	mov	r4, r1
 800a10e:	6831      	ldr	r1, [r6, #0]
 800a110:	4605      	mov	r5, r0
 800a112:	b911      	cbnz	r1, 800a11a <sbrk_aligned+0x12>
 800a114:	f000 fd28 	bl	800ab68 <_sbrk_r>
 800a118:	6030      	str	r0, [r6, #0]
 800a11a:	4621      	mov	r1, r4
 800a11c:	4628      	mov	r0, r5
 800a11e:	f000 fd23 	bl	800ab68 <_sbrk_r>
 800a122:	1c43      	adds	r3, r0, #1
 800a124:	d00a      	beq.n	800a13c <sbrk_aligned+0x34>
 800a126:	1cc4      	adds	r4, r0, #3
 800a128:	f024 0403 	bic.w	r4, r4, #3
 800a12c:	42a0      	cmp	r0, r4
 800a12e:	d007      	beq.n	800a140 <sbrk_aligned+0x38>
 800a130:	1a21      	subs	r1, r4, r0
 800a132:	4628      	mov	r0, r5
 800a134:	f000 fd18 	bl	800ab68 <_sbrk_r>
 800a138:	3001      	adds	r0, #1
 800a13a:	d101      	bne.n	800a140 <sbrk_aligned+0x38>
 800a13c:	f04f 34ff 	mov.w	r4, #4294967295
 800a140:	4620      	mov	r0, r4
 800a142:	bd70      	pop	{r4, r5, r6, pc}
 800a144:	200008e4 	.word	0x200008e4

0800a148 <_malloc_r>:
 800a148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a14c:	1ccd      	adds	r5, r1, #3
 800a14e:	f025 0503 	bic.w	r5, r5, #3
 800a152:	3508      	adds	r5, #8
 800a154:	2d0c      	cmp	r5, #12
 800a156:	bf38      	it	cc
 800a158:	250c      	movcc	r5, #12
 800a15a:	2d00      	cmp	r5, #0
 800a15c:	4607      	mov	r7, r0
 800a15e:	db01      	blt.n	800a164 <_malloc_r+0x1c>
 800a160:	42a9      	cmp	r1, r5
 800a162:	d905      	bls.n	800a170 <_malloc_r+0x28>
 800a164:	230c      	movs	r3, #12
 800a166:	603b      	str	r3, [r7, #0]
 800a168:	2600      	movs	r6, #0
 800a16a:	4630      	mov	r0, r6
 800a16c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a170:	4e2e      	ldr	r6, [pc, #184]	; (800a22c <_malloc_r+0xe4>)
 800a172:	f001 f815 	bl	800b1a0 <__malloc_lock>
 800a176:	6833      	ldr	r3, [r6, #0]
 800a178:	461c      	mov	r4, r3
 800a17a:	bb34      	cbnz	r4, 800a1ca <_malloc_r+0x82>
 800a17c:	4629      	mov	r1, r5
 800a17e:	4638      	mov	r0, r7
 800a180:	f7ff ffc2 	bl	800a108 <sbrk_aligned>
 800a184:	1c43      	adds	r3, r0, #1
 800a186:	4604      	mov	r4, r0
 800a188:	d14d      	bne.n	800a226 <_malloc_r+0xde>
 800a18a:	6834      	ldr	r4, [r6, #0]
 800a18c:	4626      	mov	r6, r4
 800a18e:	2e00      	cmp	r6, #0
 800a190:	d140      	bne.n	800a214 <_malloc_r+0xcc>
 800a192:	6823      	ldr	r3, [r4, #0]
 800a194:	4631      	mov	r1, r6
 800a196:	4638      	mov	r0, r7
 800a198:	eb04 0803 	add.w	r8, r4, r3
 800a19c:	f000 fce4 	bl	800ab68 <_sbrk_r>
 800a1a0:	4580      	cmp	r8, r0
 800a1a2:	d13a      	bne.n	800a21a <_malloc_r+0xd2>
 800a1a4:	6821      	ldr	r1, [r4, #0]
 800a1a6:	3503      	adds	r5, #3
 800a1a8:	1a6d      	subs	r5, r5, r1
 800a1aa:	f025 0503 	bic.w	r5, r5, #3
 800a1ae:	3508      	adds	r5, #8
 800a1b0:	2d0c      	cmp	r5, #12
 800a1b2:	bf38      	it	cc
 800a1b4:	250c      	movcc	r5, #12
 800a1b6:	4629      	mov	r1, r5
 800a1b8:	4638      	mov	r0, r7
 800a1ba:	f7ff ffa5 	bl	800a108 <sbrk_aligned>
 800a1be:	3001      	adds	r0, #1
 800a1c0:	d02b      	beq.n	800a21a <_malloc_r+0xd2>
 800a1c2:	6823      	ldr	r3, [r4, #0]
 800a1c4:	442b      	add	r3, r5
 800a1c6:	6023      	str	r3, [r4, #0]
 800a1c8:	e00e      	b.n	800a1e8 <_malloc_r+0xa0>
 800a1ca:	6822      	ldr	r2, [r4, #0]
 800a1cc:	1b52      	subs	r2, r2, r5
 800a1ce:	d41e      	bmi.n	800a20e <_malloc_r+0xc6>
 800a1d0:	2a0b      	cmp	r2, #11
 800a1d2:	d916      	bls.n	800a202 <_malloc_r+0xba>
 800a1d4:	1961      	adds	r1, r4, r5
 800a1d6:	42a3      	cmp	r3, r4
 800a1d8:	6025      	str	r5, [r4, #0]
 800a1da:	bf18      	it	ne
 800a1dc:	6059      	strne	r1, [r3, #4]
 800a1de:	6863      	ldr	r3, [r4, #4]
 800a1e0:	bf08      	it	eq
 800a1e2:	6031      	streq	r1, [r6, #0]
 800a1e4:	5162      	str	r2, [r4, r5]
 800a1e6:	604b      	str	r3, [r1, #4]
 800a1e8:	4638      	mov	r0, r7
 800a1ea:	f104 060b 	add.w	r6, r4, #11
 800a1ee:	f000 ffdd 	bl	800b1ac <__malloc_unlock>
 800a1f2:	f026 0607 	bic.w	r6, r6, #7
 800a1f6:	1d23      	adds	r3, r4, #4
 800a1f8:	1af2      	subs	r2, r6, r3
 800a1fa:	d0b6      	beq.n	800a16a <_malloc_r+0x22>
 800a1fc:	1b9b      	subs	r3, r3, r6
 800a1fe:	50a3      	str	r3, [r4, r2]
 800a200:	e7b3      	b.n	800a16a <_malloc_r+0x22>
 800a202:	6862      	ldr	r2, [r4, #4]
 800a204:	42a3      	cmp	r3, r4
 800a206:	bf0c      	ite	eq
 800a208:	6032      	streq	r2, [r6, #0]
 800a20a:	605a      	strne	r2, [r3, #4]
 800a20c:	e7ec      	b.n	800a1e8 <_malloc_r+0xa0>
 800a20e:	4623      	mov	r3, r4
 800a210:	6864      	ldr	r4, [r4, #4]
 800a212:	e7b2      	b.n	800a17a <_malloc_r+0x32>
 800a214:	4634      	mov	r4, r6
 800a216:	6876      	ldr	r6, [r6, #4]
 800a218:	e7b9      	b.n	800a18e <_malloc_r+0x46>
 800a21a:	230c      	movs	r3, #12
 800a21c:	603b      	str	r3, [r7, #0]
 800a21e:	4638      	mov	r0, r7
 800a220:	f000 ffc4 	bl	800b1ac <__malloc_unlock>
 800a224:	e7a1      	b.n	800a16a <_malloc_r+0x22>
 800a226:	6025      	str	r5, [r4, #0]
 800a228:	e7de      	b.n	800a1e8 <_malloc_r+0xa0>
 800a22a:	bf00      	nop
 800a22c:	200008e0 	.word	0x200008e0

0800a230 <__ssputs_r>:
 800a230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a234:	688e      	ldr	r6, [r1, #8]
 800a236:	429e      	cmp	r6, r3
 800a238:	4682      	mov	sl, r0
 800a23a:	460c      	mov	r4, r1
 800a23c:	4690      	mov	r8, r2
 800a23e:	461f      	mov	r7, r3
 800a240:	d838      	bhi.n	800a2b4 <__ssputs_r+0x84>
 800a242:	898a      	ldrh	r2, [r1, #12]
 800a244:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a248:	d032      	beq.n	800a2b0 <__ssputs_r+0x80>
 800a24a:	6825      	ldr	r5, [r4, #0]
 800a24c:	6909      	ldr	r1, [r1, #16]
 800a24e:	eba5 0901 	sub.w	r9, r5, r1
 800a252:	6965      	ldr	r5, [r4, #20]
 800a254:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a258:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a25c:	3301      	adds	r3, #1
 800a25e:	444b      	add	r3, r9
 800a260:	106d      	asrs	r5, r5, #1
 800a262:	429d      	cmp	r5, r3
 800a264:	bf38      	it	cc
 800a266:	461d      	movcc	r5, r3
 800a268:	0553      	lsls	r3, r2, #21
 800a26a:	d531      	bpl.n	800a2d0 <__ssputs_r+0xa0>
 800a26c:	4629      	mov	r1, r5
 800a26e:	f7ff ff6b 	bl	800a148 <_malloc_r>
 800a272:	4606      	mov	r6, r0
 800a274:	b950      	cbnz	r0, 800a28c <__ssputs_r+0x5c>
 800a276:	230c      	movs	r3, #12
 800a278:	f8ca 3000 	str.w	r3, [sl]
 800a27c:	89a3      	ldrh	r3, [r4, #12]
 800a27e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a282:	81a3      	strh	r3, [r4, #12]
 800a284:	f04f 30ff 	mov.w	r0, #4294967295
 800a288:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a28c:	6921      	ldr	r1, [r4, #16]
 800a28e:	464a      	mov	r2, r9
 800a290:	f7ff fa08 	bl	80096a4 <memcpy>
 800a294:	89a3      	ldrh	r3, [r4, #12]
 800a296:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a29a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a29e:	81a3      	strh	r3, [r4, #12]
 800a2a0:	6126      	str	r6, [r4, #16]
 800a2a2:	6165      	str	r5, [r4, #20]
 800a2a4:	444e      	add	r6, r9
 800a2a6:	eba5 0509 	sub.w	r5, r5, r9
 800a2aa:	6026      	str	r6, [r4, #0]
 800a2ac:	60a5      	str	r5, [r4, #8]
 800a2ae:	463e      	mov	r6, r7
 800a2b0:	42be      	cmp	r6, r7
 800a2b2:	d900      	bls.n	800a2b6 <__ssputs_r+0x86>
 800a2b4:	463e      	mov	r6, r7
 800a2b6:	6820      	ldr	r0, [r4, #0]
 800a2b8:	4632      	mov	r2, r6
 800a2ba:	4641      	mov	r1, r8
 800a2bc:	f000 ff56 	bl	800b16c <memmove>
 800a2c0:	68a3      	ldr	r3, [r4, #8]
 800a2c2:	1b9b      	subs	r3, r3, r6
 800a2c4:	60a3      	str	r3, [r4, #8]
 800a2c6:	6823      	ldr	r3, [r4, #0]
 800a2c8:	4433      	add	r3, r6
 800a2ca:	6023      	str	r3, [r4, #0]
 800a2cc:	2000      	movs	r0, #0
 800a2ce:	e7db      	b.n	800a288 <__ssputs_r+0x58>
 800a2d0:	462a      	mov	r2, r5
 800a2d2:	f000 ff71 	bl	800b1b8 <_realloc_r>
 800a2d6:	4606      	mov	r6, r0
 800a2d8:	2800      	cmp	r0, #0
 800a2da:	d1e1      	bne.n	800a2a0 <__ssputs_r+0x70>
 800a2dc:	6921      	ldr	r1, [r4, #16]
 800a2de:	4650      	mov	r0, sl
 800a2e0:	f7ff fec6 	bl	800a070 <_free_r>
 800a2e4:	e7c7      	b.n	800a276 <__ssputs_r+0x46>
	...

0800a2e8 <_svfiprintf_r>:
 800a2e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ec:	4698      	mov	r8, r3
 800a2ee:	898b      	ldrh	r3, [r1, #12]
 800a2f0:	061b      	lsls	r3, r3, #24
 800a2f2:	b09d      	sub	sp, #116	; 0x74
 800a2f4:	4607      	mov	r7, r0
 800a2f6:	460d      	mov	r5, r1
 800a2f8:	4614      	mov	r4, r2
 800a2fa:	d50e      	bpl.n	800a31a <_svfiprintf_r+0x32>
 800a2fc:	690b      	ldr	r3, [r1, #16]
 800a2fe:	b963      	cbnz	r3, 800a31a <_svfiprintf_r+0x32>
 800a300:	2140      	movs	r1, #64	; 0x40
 800a302:	f7ff ff21 	bl	800a148 <_malloc_r>
 800a306:	6028      	str	r0, [r5, #0]
 800a308:	6128      	str	r0, [r5, #16]
 800a30a:	b920      	cbnz	r0, 800a316 <_svfiprintf_r+0x2e>
 800a30c:	230c      	movs	r3, #12
 800a30e:	603b      	str	r3, [r7, #0]
 800a310:	f04f 30ff 	mov.w	r0, #4294967295
 800a314:	e0d1      	b.n	800a4ba <_svfiprintf_r+0x1d2>
 800a316:	2340      	movs	r3, #64	; 0x40
 800a318:	616b      	str	r3, [r5, #20]
 800a31a:	2300      	movs	r3, #0
 800a31c:	9309      	str	r3, [sp, #36]	; 0x24
 800a31e:	2320      	movs	r3, #32
 800a320:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a324:	f8cd 800c 	str.w	r8, [sp, #12]
 800a328:	2330      	movs	r3, #48	; 0x30
 800a32a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a4d4 <_svfiprintf_r+0x1ec>
 800a32e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a332:	f04f 0901 	mov.w	r9, #1
 800a336:	4623      	mov	r3, r4
 800a338:	469a      	mov	sl, r3
 800a33a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a33e:	b10a      	cbz	r2, 800a344 <_svfiprintf_r+0x5c>
 800a340:	2a25      	cmp	r2, #37	; 0x25
 800a342:	d1f9      	bne.n	800a338 <_svfiprintf_r+0x50>
 800a344:	ebba 0b04 	subs.w	fp, sl, r4
 800a348:	d00b      	beq.n	800a362 <_svfiprintf_r+0x7a>
 800a34a:	465b      	mov	r3, fp
 800a34c:	4622      	mov	r2, r4
 800a34e:	4629      	mov	r1, r5
 800a350:	4638      	mov	r0, r7
 800a352:	f7ff ff6d 	bl	800a230 <__ssputs_r>
 800a356:	3001      	adds	r0, #1
 800a358:	f000 80aa 	beq.w	800a4b0 <_svfiprintf_r+0x1c8>
 800a35c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a35e:	445a      	add	r2, fp
 800a360:	9209      	str	r2, [sp, #36]	; 0x24
 800a362:	f89a 3000 	ldrb.w	r3, [sl]
 800a366:	2b00      	cmp	r3, #0
 800a368:	f000 80a2 	beq.w	800a4b0 <_svfiprintf_r+0x1c8>
 800a36c:	2300      	movs	r3, #0
 800a36e:	f04f 32ff 	mov.w	r2, #4294967295
 800a372:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a376:	f10a 0a01 	add.w	sl, sl, #1
 800a37a:	9304      	str	r3, [sp, #16]
 800a37c:	9307      	str	r3, [sp, #28]
 800a37e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a382:	931a      	str	r3, [sp, #104]	; 0x68
 800a384:	4654      	mov	r4, sl
 800a386:	2205      	movs	r2, #5
 800a388:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a38c:	4851      	ldr	r0, [pc, #324]	; (800a4d4 <_svfiprintf_r+0x1ec>)
 800a38e:	f7f5 ff27 	bl	80001e0 <memchr>
 800a392:	9a04      	ldr	r2, [sp, #16]
 800a394:	b9d8      	cbnz	r0, 800a3ce <_svfiprintf_r+0xe6>
 800a396:	06d0      	lsls	r0, r2, #27
 800a398:	bf44      	itt	mi
 800a39a:	2320      	movmi	r3, #32
 800a39c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a3a0:	0711      	lsls	r1, r2, #28
 800a3a2:	bf44      	itt	mi
 800a3a4:	232b      	movmi	r3, #43	; 0x2b
 800a3a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a3aa:	f89a 3000 	ldrb.w	r3, [sl]
 800a3ae:	2b2a      	cmp	r3, #42	; 0x2a
 800a3b0:	d015      	beq.n	800a3de <_svfiprintf_r+0xf6>
 800a3b2:	9a07      	ldr	r2, [sp, #28]
 800a3b4:	4654      	mov	r4, sl
 800a3b6:	2000      	movs	r0, #0
 800a3b8:	f04f 0c0a 	mov.w	ip, #10
 800a3bc:	4621      	mov	r1, r4
 800a3be:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a3c2:	3b30      	subs	r3, #48	; 0x30
 800a3c4:	2b09      	cmp	r3, #9
 800a3c6:	d94e      	bls.n	800a466 <_svfiprintf_r+0x17e>
 800a3c8:	b1b0      	cbz	r0, 800a3f8 <_svfiprintf_r+0x110>
 800a3ca:	9207      	str	r2, [sp, #28]
 800a3cc:	e014      	b.n	800a3f8 <_svfiprintf_r+0x110>
 800a3ce:	eba0 0308 	sub.w	r3, r0, r8
 800a3d2:	fa09 f303 	lsl.w	r3, r9, r3
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	9304      	str	r3, [sp, #16]
 800a3da:	46a2      	mov	sl, r4
 800a3dc:	e7d2      	b.n	800a384 <_svfiprintf_r+0x9c>
 800a3de:	9b03      	ldr	r3, [sp, #12]
 800a3e0:	1d19      	adds	r1, r3, #4
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	9103      	str	r1, [sp, #12]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	bfbb      	ittet	lt
 800a3ea:	425b      	neglt	r3, r3
 800a3ec:	f042 0202 	orrlt.w	r2, r2, #2
 800a3f0:	9307      	strge	r3, [sp, #28]
 800a3f2:	9307      	strlt	r3, [sp, #28]
 800a3f4:	bfb8      	it	lt
 800a3f6:	9204      	strlt	r2, [sp, #16]
 800a3f8:	7823      	ldrb	r3, [r4, #0]
 800a3fa:	2b2e      	cmp	r3, #46	; 0x2e
 800a3fc:	d10c      	bne.n	800a418 <_svfiprintf_r+0x130>
 800a3fe:	7863      	ldrb	r3, [r4, #1]
 800a400:	2b2a      	cmp	r3, #42	; 0x2a
 800a402:	d135      	bne.n	800a470 <_svfiprintf_r+0x188>
 800a404:	9b03      	ldr	r3, [sp, #12]
 800a406:	1d1a      	adds	r2, r3, #4
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	9203      	str	r2, [sp, #12]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	bfb8      	it	lt
 800a410:	f04f 33ff 	movlt.w	r3, #4294967295
 800a414:	3402      	adds	r4, #2
 800a416:	9305      	str	r3, [sp, #20]
 800a418:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a4e4 <_svfiprintf_r+0x1fc>
 800a41c:	7821      	ldrb	r1, [r4, #0]
 800a41e:	2203      	movs	r2, #3
 800a420:	4650      	mov	r0, sl
 800a422:	f7f5 fedd 	bl	80001e0 <memchr>
 800a426:	b140      	cbz	r0, 800a43a <_svfiprintf_r+0x152>
 800a428:	2340      	movs	r3, #64	; 0x40
 800a42a:	eba0 000a 	sub.w	r0, r0, sl
 800a42e:	fa03 f000 	lsl.w	r0, r3, r0
 800a432:	9b04      	ldr	r3, [sp, #16]
 800a434:	4303      	orrs	r3, r0
 800a436:	3401      	adds	r4, #1
 800a438:	9304      	str	r3, [sp, #16]
 800a43a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a43e:	4826      	ldr	r0, [pc, #152]	; (800a4d8 <_svfiprintf_r+0x1f0>)
 800a440:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a444:	2206      	movs	r2, #6
 800a446:	f7f5 fecb 	bl	80001e0 <memchr>
 800a44a:	2800      	cmp	r0, #0
 800a44c:	d038      	beq.n	800a4c0 <_svfiprintf_r+0x1d8>
 800a44e:	4b23      	ldr	r3, [pc, #140]	; (800a4dc <_svfiprintf_r+0x1f4>)
 800a450:	bb1b      	cbnz	r3, 800a49a <_svfiprintf_r+0x1b2>
 800a452:	9b03      	ldr	r3, [sp, #12]
 800a454:	3307      	adds	r3, #7
 800a456:	f023 0307 	bic.w	r3, r3, #7
 800a45a:	3308      	adds	r3, #8
 800a45c:	9303      	str	r3, [sp, #12]
 800a45e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a460:	4433      	add	r3, r6
 800a462:	9309      	str	r3, [sp, #36]	; 0x24
 800a464:	e767      	b.n	800a336 <_svfiprintf_r+0x4e>
 800a466:	fb0c 3202 	mla	r2, ip, r2, r3
 800a46a:	460c      	mov	r4, r1
 800a46c:	2001      	movs	r0, #1
 800a46e:	e7a5      	b.n	800a3bc <_svfiprintf_r+0xd4>
 800a470:	2300      	movs	r3, #0
 800a472:	3401      	adds	r4, #1
 800a474:	9305      	str	r3, [sp, #20]
 800a476:	4619      	mov	r1, r3
 800a478:	f04f 0c0a 	mov.w	ip, #10
 800a47c:	4620      	mov	r0, r4
 800a47e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a482:	3a30      	subs	r2, #48	; 0x30
 800a484:	2a09      	cmp	r2, #9
 800a486:	d903      	bls.n	800a490 <_svfiprintf_r+0x1a8>
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d0c5      	beq.n	800a418 <_svfiprintf_r+0x130>
 800a48c:	9105      	str	r1, [sp, #20]
 800a48e:	e7c3      	b.n	800a418 <_svfiprintf_r+0x130>
 800a490:	fb0c 2101 	mla	r1, ip, r1, r2
 800a494:	4604      	mov	r4, r0
 800a496:	2301      	movs	r3, #1
 800a498:	e7f0      	b.n	800a47c <_svfiprintf_r+0x194>
 800a49a:	ab03      	add	r3, sp, #12
 800a49c:	9300      	str	r3, [sp, #0]
 800a49e:	462a      	mov	r2, r5
 800a4a0:	4b0f      	ldr	r3, [pc, #60]	; (800a4e0 <_svfiprintf_r+0x1f8>)
 800a4a2:	a904      	add	r1, sp, #16
 800a4a4:	4638      	mov	r0, r7
 800a4a6:	f7fc f97d 	bl	80067a4 <_printf_float>
 800a4aa:	1c42      	adds	r2, r0, #1
 800a4ac:	4606      	mov	r6, r0
 800a4ae:	d1d6      	bne.n	800a45e <_svfiprintf_r+0x176>
 800a4b0:	89ab      	ldrh	r3, [r5, #12]
 800a4b2:	065b      	lsls	r3, r3, #25
 800a4b4:	f53f af2c 	bmi.w	800a310 <_svfiprintf_r+0x28>
 800a4b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a4ba:	b01d      	add	sp, #116	; 0x74
 800a4bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4c0:	ab03      	add	r3, sp, #12
 800a4c2:	9300      	str	r3, [sp, #0]
 800a4c4:	462a      	mov	r2, r5
 800a4c6:	4b06      	ldr	r3, [pc, #24]	; (800a4e0 <_svfiprintf_r+0x1f8>)
 800a4c8:	a904      	add	r1, sp, #16
 800a4ca:	4638      	mov	r0, r7
 800a4cc:	f7fc fc0e 	bl	8006cec <_printf_i>
 800a4d0:	e7eb      	b.n	800a4aa <_svfiprintf_r+0x1c2>
 800a4d2:	bf00      	nop
 800a4d4:	0800bc54 	.word	0x0800bc54
 800a4d8:	0800bc5e 	.word	0x0800bc5e
 800a4dc:	080067a5 	.word	0x080067a5
 800a4e0:	0800a231 	.word	0x0800a231
 800a4e4:	0800bc5a 	.word	0x0800bc5a

0800a4e8 <_sungetc_r>:
 800a4e8:	b538      	push	{r3, r4, r5, lr}
 800a4ea:	1c4b      	adds	r3, r1, #1
 800a4ec:	4614      	mov	r4, r2
 800a4ee:	d103      	bne.n	800a4f8 <_sungetc_r+0x10>
 800a4f0:	f04f 35ff 	mov.w	r5, #4294967295
 800a4f4:	4628      	mov	r0, r5
 800a4f6:	bd38      	pop	{r3, r4, r5, pc}
 800a4f8:	8993      	ldrh	r3, [r2, #12]
 800a4fa:	f023 0320 	bic.w	r3, r3, #32
 800a4fe:	8193      	strh	r3, [r2, #12]
 800a500:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a502:	6852      	ldr	r2, [r2, #4]
 800a504:	b2cd      	uxtb	r5, r1
 800a506:	b18b      	cbz	r3, 800a52c <_sungetc_r+0x44>
 800a508:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a50a:	4293      	cmp	r3, r2
 800a50c:	dd08      	ble.n	800a520 <_sungetc_r+0x38>
 800a50e:	6823      	ldr	r3, [r4, #0]
 800a510:	1e5a      	subs	r2, r3, #1
 800a512:	6022      	str	r2, [r4, #0]
 800a514:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a518:	6863      	ldr	r3, [r4, #4]
 800a51a:	3301      	adds	r3, #1
 800a51c:	6063      	str	r3, [r4, #4]
 800a51e:	e7e9      	b.n	800a4f4 <_sungetc_r+0xc>
 800a520:	4621      	mov	r1, r4
 800a522:	f000 fbf1 	bl	800ad08 <__submore>
 800a526:	2800      	cmp	r0, #0
 800a528:	d0f1      	beq.n	800a50e <_sungetc_r+0x26>
 800a52a:	e7e1      	b.n	800a4f0 <_sungetc_r+0x8>
 800a52c:	6921      	ldr	r1, [r4, #16]
 800a52e:	6823      	ldr	r3, [r4, #0]
 800a530:	b151      	cbz	r1, 800a548 <_sungetc_r+0x60>
 800a532:	4299      	cmp	r1, r3
 800a534:	d208      	bcs.n	800a548 <_sungetc_r+0x60>
 800a536:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a53a:	42a9      	cmp	r1, r5
 800a53c:	d104      	bne.n	800a548 <_sungetc_r+0x60>
 800a53e:	3b01      	subs	r3, #1
 800a540:	3201      	adds	r2, #1
 800a542:	6023      	str	r3, [r4, #0]
 800a544:	6062      	str	r2, [r4, #4]
 800a546:	e7d5      	b.n	800a4f4 <_sungetc_r+0xc>
 800a548:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800a54c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a550:	6363      	str	r3, [r4, #52]	; 0x34
 800a552:	2303      	movs	r3, #3
 800a554:	63a3      	str	r3, [r4, #56]	; 0x38
 800a556:	4623      	mov	r3, r4
 800a558:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a55c:	6023      	str	r3, [r4, #0]
 800a55e:	2301      	movs	r3, #1
 800a560:	e7dc      	b.n	800a51c <_sungetc_r+0x34>

0800a562 <__ssrefill_r>:
 800a562:	b510      	push	{r4, lr}
 800a564:	460c      	mov	r4, r1
 800a566:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a568:	b169      	cbz	r1, 800a586 <__ssrefill_r+0x24>
 800a56a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a56e:	4299      	cmp	r1, r3
 800a570:	d001      	beq.n	800a576 <__ssrefill_r+0x14>
 800a572:	f7ff fd7d 	bl	800a070 <_free_r>
 800a576:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a578:	6063      	str	r3, [r4, #4]
 800a57a:	2000      	movs	r0, #0
 800a57c:	6360      	str	r0, [r4, #52]	; 0x34
 800a57e:	b113      	cbz	r3, 800a586 <__ssrefill_r+0x24>
 800a580:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a582:	6023      	str	r3, [r4, #0]
 800a584:	bd10      	pop	{r4, pc}
 800a586:	6923      	ldr	r3, [r4, #16]
 800a588:	6023      	str	r3, [r4, #0]
 800a58a:	2300      	movs	r3, #0
 800a58c:	6063      	str	r3, [r4, #4]
 800a58e:	89a3      	ldrh	r3, [r4, #12]
 800a590:	f043 0320 	orr.w	r3, r3, #32
 800a594:	81a3      	strh	r3, [r4, #12]
 800a596:	f04f 30ff 	mov.w	r0, #4294967295
 800a59a:	e7f3      	b.n	800a584 <__ssrefill_r+0x22>

0800a59c <__ssvfiscanf_r>:
 800a59c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5a0:	460c      	mov	r4, r1
 800a5a2:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800a5a6:	2100      	movs	r1, #0
 800a5a8:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800a5ac:	49a6      	ldr	r1, [pc, #664]	; (800a848 <__ssvfiscanf_r+0x2ac>)
 800a5ae:	91a0      	str	r1, [sp, #640]	; 0x280
 800a5b0:	f10d 0804 	add.w	r8, sp, #4
 800a5b4:	49a5      	ldr	r1, [pc, #660]	; (800a84c <__ssvfiscanf_r+0x2b0>)
 800a5b6:	4fa6      	ldr	r7, [pc, #664]	; (800a850 <__ssvfiscanf_r+0x2b4>)
 800a5b8:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800a854 <__ssvfiscanf_r+0x2b8>
 800a5bc:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800a5c0:	4606      	mov	r6, r0
 800a5c2:	91a1      	str	r1, [sp, #644]	; 0x284
 800a5c4:	9300      	str	r3, [sp, #0]
 800a5c6:	7813      	ldrb	r3, [r2, #0]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	f000 815a 	beq.w	800a882 <__ssvfiscanf_r+0x2e6>
 800a5ce:	5dd9      	ldrb	r1, [r3, r7]
 800a5d0:	f011 0108 	ands.w	r1, r1, #8
 800a5d4:	f102 0501 	add.w	r5, r2, #1
 800a5d8:	d019      	beq.n	800a60e <__ssvfiscanf_r+0x72>
 800a5da:	6863      	ldr	r3, [r4, #4]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	dd0f      	ble.n	800a600 <__ssvfiscanf_r+0x64>
 800a5e0:	6823      	ldr	r3, [r4, #0]
 800a5e2:	781a      	ldrb	r2, [r3, #0]
 800a5e4:	5cba      	ldrb	r2, [r7, r2]
 800a5e6:	0712      	lsls	r2, r2, #28
 800a5e8:	d401      	bmi.n	800a5ee <__ssvfiscanf_r+0x52>
 800a5ea:	462a      	mov	r2, r5
 800a5ec:	e7eb      	b.n	800a5c6 <__ssvfiscanf_r+0x2a>
 800a5ee:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a5f0:	3201      	adds	r2, #1
 800a5f2:	9245      	str	r2, [sp, #276]	; 0x114
 800a5f4:	6862      	ldr	r2, [r4, #4]
 800a5f6:	3301      	adds	r3, #1
 800a5f8:	3a01      	subs	r2, #1
 800a5fa:	6062      	str	r2, [r4, #4]
 800a5fc:	6023      	str	r3, [r4, #0]
 800a5fe:	e7ec      	b.n	800a5da <__ssvfiscanf_r+0x3e>
 800a600:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a602:	4621      	mov	r1, r4
 800a604:	4630      	mov	r0, r6
 800a606:	4798      	blx	r3
 800a608:	2800      	cmp	r0, #0
 800a60a:	d0e9      	beq.n	800a5e0 <__ssvfiscanf_r+0x44>
 800a60c:	e7ed      	b.n	800a5ea <__ssvfiscanf_r+0x4e>
 800a60e:	2b25      	cmp	r3, #37	; 0x25
 800a610:	d012      	beq.n	800a638 <__ssvfiscanf_r+0x9c>
 800a612:	469a      	mov	sl, r3
 800a614:	6863      	ldr	r3, [r4, #4]
 800a616:	2b00      	cmp	r3, #0
 800a618:	f340 8091 	ble.w	800a73e <__ssvfiscanf_r+0x1a2>
 800a61c:	6822      	ldr	r2, [r4, #0]
 800a61e:	7813      	ldrb	r3, [r2, #0]
 800a620:	4553      	cmp	r3, sl
 800a622:	f040 812e 	bne.w	800a882 <__ssvfiscanf_r+0x2e6>
 800a626:	6863      	ldr	r3, [r4, #4]
 800a628:	3b01      	subs	r3, #1
 800a62a:	6063      	str	r3, [r4, #4]
 800a62c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a62e:	3201      	adds	r2, #1
 800a630:	3301      	adds	r3, #1
 800a632:	6022      	str	r2, [r4, #0]
 800a634:	9345      	str	r3, [sp, #276]	; 0x114
 800a636:	e7d8      	b.n	800a5ea <__ssvfiscanf_r+0x4e>
 800a638:	9141      	str	r1, [sp, #260]	; 0x104
 800a63a:	9143      	str	r1, [sp, #268]	; 0x10c
 800a63c:	7853      	ldrb	r3, [r2, #1]
 800a63e:	2b2a      	cmp	r3, #42	; 0x2a
 800a640:	bf02      	ittt	eq
 800a642:	2310      	moveq	r3, #16
 800a644:	1c95      	addeq	r5, r2, #2
 800a646:	9341      	streq	r3, [sp, #260]	; 0x104
 800a648:	220a      	movs	r2, #10
 800a64a:	46aa      	mov	sl, r5
 800a64c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800a650:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800a654:	2b09      	cmp	r3, #9
 800a656:	d91d      	bls.n	800a694 <__ssvfiscanf_r+0xf8>
 800a658:	487e      	ldr	r0, [pc, #504]	; (800a854 <__ssvfiscanf_r+0x2b8>)
 800a65a:	2203      	movs	r2, #3
 800a65c:	f7f5 fdc0 	bl	80001e0 <memchr>
 800a660:	b140      	cbz	r0, 800a674 <__ssvfiscanf_r+0xd8>
 800a662:	2301      	movs	r3, #1
 800a664:	eba0 0009 	sub.w	r0, r0, r9
 800a668:	fa03 f000 	lsl.w	r0, r3, r0
 800a66c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a66e:	4318      	orrs	r0, r3
 800a670:	9041      	str	r0, [sp, #260]	; 0x104
 800a672:	4655      	mov	r5, sl
 800a674:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a678:	2b78      	cmp	r3, #120	; 0x78
 800a67a:	d806      	bhi.n	800a68a <__ssvfiscanf_r+0xee>
 800a67c:	2b57      	cmp	r3, #87	; 0x57
 800a67e:	d810      	bhi.n	800a6a2 <__ssvfiscanf_r+0x106>
 800a680:	2b25      	cmp	r3, #37	; 0x25
 800a682:	d0c6      	beq.n	800a612 <__ssvfiscanf_r+0x76>
 800a684:	d856      	bhi.n	800a734 <__ssvfiscanf_r+0x198>
 800a686:	2b00      	cmp	r3, #0
 800a688:	d064      	beq.n	800a754 <__ssvfiscanf_r+0x1b8>
 800a68a:	2303      	movs	r3, #3
 800a68c:	9347      	str	r3, [sp, #284]	; 0x11c
 800a68e:	230a      	movs	r3, #10
 800a690:	9342      	str	r3, [sp, #264]	; 0x108
 800a692:	e071      	b.n	800a778 <__ssvfiscanf_r+0x1dc>
 800a694:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a696:	fb02 1103 	mla	r1, r2, r3, r1
 800a69a:	3930      	subs	r1, #48	; 0x30
 800a69c:	9143      	str	r1, [sp, #268]	; 0x10c
 800a69e:	4655      	mov	r5, sl
 800a6a0:	e7d3      	b.n	800a64a <__ssvfiscanf_r+0xae>
 800a6a2:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800a6a6:	2a20      	cmp	r2, #32
 800a6a8:	d8ef      	bhi.n	800a68a <__ssvfiscanf_r+0xee>
 800a6aa:	a101      	add	r1, pc, #4	; (adr r1, 800a6b0 <__ssvfiscanf_r+0x114>)
 800a6ac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a6b0:	0800a763 	.word	0x0800a763
 800a6b4:	0800a68b 	.word	0x0800a68b
 800a6b8:	0800a68b 	.word	0x0800a68b
 800a6bc:	0800a7c1 	.word	0x0800a7c1
 800a6c0:	0800a68b 	.word	0x0800a68b
 800a6c4:	0800a68b 	.word	0x0800a68b
 800a6c8:	0800a68b 	.word	0x0800a68b
 800a6cc:	0800a68b 	.word	0x0800a68b
 800a6d0:	0800a68b 	.word	0x0800a68b
 800a6d4:	0800a68b 	.word	0x0800a68b
 800a6d8:	0800a68b 	.word	0x0800a68b
 800a6dc:	0800a7d7 	.word	0x0800a7d7
 800a6e0:	0800a7ad 	.word	0x0800a7ad
 800a6e4:	0800a73b 	.word	0x0800a73b
 800a6e8:	0800a73b 	.word	0x0800a73b
 800a6ec:	0800a73b 	.word	0x0800a73b
 800a6f0:	0800a68b 	.word	0x0800a68b
 800a6f4:	0800a7b1 	.word	0x0800a7b1
 800a6f8:	0800a68b 	.word	0x0800a68b
 800a6fc:	0800a68b 	.word	0x0800a68b
 800a700:	0800a68b 	.word	0x0800a68b
 800a704:	0800a68b 	.word	0x0800a68b
 800a708:	0800a7e7 	.word	0x0800a7e7
 800a70c:	0800a7b9 	.word	0x0800a7b9
 800a710:	0800a75b 	.word	0x0800a75b
 800a714:	0800a68b 	.word	0x0800a68b
 800a718:	0800a68b 	.word	0x0800a68b
 800a71c:	0800a7e3 	.word	0x0800a7e3
 800a720:	0800a68b 	.word	0x0800a68b
 800a724:	0800a7ad 	.word	0x0800a7ad
 800a728:	0800a68b 	.word	0x0800a68b
 800a72c:	0800a68b 	.word	0x0800a68b
 800a730:	0800a763 	.word	0x0800a763
 800a734:	3b45      	subs	r3, #69	; 0x45
 800a736:	2b02      	cmp	r3, #2
 800a738:	d8a7      	bhi.n	800a68a <__ssvfiscanf_r+0xee>
 800a73a:	2305      	movs	r3, #5
 800a73c:	e01b      	b.n	800a776 <__ssvfiscanf_r+0x1da>
 800a73e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a740:	4621      	mov	r1, r4
 800a742:	4630      	mov	r0, r6
 800a744:	4798      	blx	r3
 800a746:	2800      	cmp	r0, #0
 800a748:	f43f af68 	beq.w	800a61c <__ssvfiscanf_r+0x80>
 800a74c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a74e:	2800      	cmp	r0, #0
 800a750:	f040 808d 	bne.w	800a86e <__ssvfiscanf_r+0x2d2>
 800a754:	f04f 30ff 	mov.w	r0, #4294967295
 800a758:	e08f      	b.n	800a87a <__ssvfiscanf_r+0x2de>
 800a75a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a75c:	f042 0220 	orr.w	r2, r2, #32
 800a760:	9241      	str	r2, [sp, #260]	; 0x104
 800a762:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a764:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a768:	9241      	str	r2, [sp, #260]	; 0x104
 800a76a:	2210      	movs	r2, #16
 800a76c:	2b6f      	cmp	r3, #111	; 0x6f
 800a76e:	9242      	str	r2, [sp, #264]	; 0x108
 800a770:	bf34      	ite	cc
 800a772:	2303      	movcc	r3, #3
 800a774:	2304      	movcs	r3, #4
 800a776:	9347      	str	r3, [sp, #284]	; 0x11c
 800a778:	6863      	ldr	r3, [r4, #4]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	dd42      	ble.n	800a804 <__ssvfiscanf_r+0x268>
 800a77e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a780:	0659      	lsls	r1, r3, #25
 800a782:	d404      	bmi.n	800a78e <__ssvfiscanf_r+0x1f2>
 800a784:	6823      	ldr	r3, [r4, #0]
 800a786:	781a      	ldrb	r2, [r3, #0]
 800a788:	5cba      	ldrb	r2, [r7, r2]
 800a78a:	0712      	lsls	r2, r2, #28
 800a78c:	d441      	bmi.n	800a812 <__ssvfiscanf_r+0x276>
 800a78e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a790:	2b02      	cmp	r3, #2
 800a792:	dc50      	bgt.n	800a836 <__ssvfiscanf_r+0x29a>
 800a794:	466b      	mov	r3, sp
 800a796:	4622      	mov	r2, r4
 800a798:	a941      	add	r1, sp, #260	; 0x104
 800a79a:	4630      	mov	r0, r6
 800a79c:	f000 f876 	bl	800a88c <_scanf_chars>
 800a7a0:	2801      	cmp	r0, #1
 800a7a2:	d06e      	beq.n	800a882 <__ssvfiscanf_r+0x2e6>
 800a7a4:	2802      	cmp	r0, #2
 800a7a6:	f47f af20 	bne.w	800a5ea <__ssvfiscanf_r+0x4e>
 800a7aa:	e7cf      	b.n	800a74c <__ssvfiscanf_r+0x1b0>
 800a7ac:	220a      	movs	r2, #10
 800a7ae:	e7dd      	b.n	800a76c <__ssvfiscanf_r+0x1d0>
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	9342      	str	r3, [sp, #264]	; 0x108
 800a7b4:	2303      	movs	r3, #3
 800a7b6:	e7de      	b.n	800a776 <__ssvfiscanf_r+0x1da>
 800a7b8:	2308      	movs	r3, #8
 800a7ba:	9342      	str	r3, [sp, #264]	; 0x108
 800a7bc:	2304      	movs	r3, #4
 800a7be:	e7da      	b.n	800a776 <__ssvfiscanf_r+0x1da>
 800a7c0:	4629      	mov	r1, r5
 800a7c2:	4640      	mov	r0, r8
 800a7c4:	f000 f9e0 	bl	800ab88 <__sccl>
 800a7c8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a7ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7ce:	9341      	str	r3, [sp, #260]	; 0x104
 800a7d0:	4605      	mov	r5, r0
 800a7d2:	2301      	movs	r3, #1
 800a7d4:	e7cf      	b.n	800a776 <__ssvfiscanf_r+0x1da>
 800a7d6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a7d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7dc:	9341      	str	r3, [sp, #260]	; 0x104
 800a7de:	2300      	movs	r3, #0
 800a7e0:	e7c9      	b.n	800a776 <__ssvfiscanf_r+0x1da>
 800a7e2:	2302      	movs	r3, #2
 800a7e4:	e7c7      	b.n	800a776 <__ssvfiscanf_r+0x1da>
 800a7e6:	9841      	ldr	r0, [sp, #260]	; 0x104
 800a7e8:	06c3      	lsls	r3, r0, #27
 800a7ea:	f53f aefe 	bmi.w	800a5ea <__ssvfiscanf_r+0x4e>
 800a7ee:	9b00      	ldr	r3, [sp, #0]
 800a7f0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a7f2:	1d19      	adds	r1, r3, #4
 800a7f4:	9100      	str	r1, [sp, #0]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	f010 0f01 	tst.w	r0, #1
 800a7fc:	bf14      	ite	ne
 800a7fe:	801a      	strhne	r2, [r3, #0]
 800a800:	601a      	streq	r2, [r3, #0]
 800a802:	e6f2      	b.n	800a5ea <__ssvfiscanf_r+0x4e>
 800a804:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a806:	4621      	mov	r1, r4
 800a808:	4630      	mov	r0, r6
 800a80a:	4798      	blx	r3
 800a80c:	2800      	cmp	r0, #0
 800a80e:	d0b6      	beq.n	800a77e <__ssvfiscanf_r+0x1e2>
 800a810:	e79c      	b.n	800a74c <__ssvfiscanf_r+0x1b0>
 800a812:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a814:	3201      	adds	r2, #1
 800a816:	9245      	str	r2, [sp, #276]	; 0x114
 800a818:	6862      	ldr	r2, [r4, #4]
 800a81a:	3a01      	subs	r2, #1
 800a81c:	2a00      	cmp	r2, #0
 800a81e:	6062      	str	r2, [r4, #4]
 800a820:	dd02      	ble.n	800a828 <__ssvfiscanf_r+0x28c>
 800a822:	3301      	adds	r3, #1
 800a824:	6023      	str	r3, [r4, #0]
 800a826:	e7ad      	b.n	800a784 <__ssvfiscanf_r+0x1e8>
 800a828:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a82a:	4621      	mov	r1, r4
 800a82c:	4630      	mov	r0, r6
 800a82e:	4798      	blx	r3
 800a830:	2800      	cmp	r0, #0
 800a832:	d0a7      	beq.n	800a784 <__ssvfiscanf_r+0x1e8>
 800a834:	e78a      	b.n	800a74c <__ssvfiscanf_r+0x1b0>
 800a836:	2b04      	cmp	r3, #4
 800a838:	dc0e      	bgt.n	800a858 <__ssvfiscanf_r+0x2bc>
 800a83a:	466b      	mov	r3, sp
 800a83c:	4622      	mov	r2, r4
 800a83e:	a941      	add	r1, sp, #260	; 0x104
 800a840:	4630      	mov	r0, r6
 800a842:	f000 f87d 	bl	800a940 <_scanf_i>
 800a846:	e7ab      	b.n	800a7a0 <__ssvfiscanf_r+0x204>
 800a848:	0800a4e9 	.word	0x0800a4e9
 800a84c:	0800a563 	.word	0x0800a563
 800a850:	0800b8f1 	.word	0x0800b8f1
 800a854:	0800bc5a 	.word	0x0800bc5a
 800a858:	4b0b      	ldr	r3, [pc, #44]	; (800a888 <__ssvfiscanf_r+0x2ec>)
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	f43f aec5 	beq.w	800a5ea <__ssvfiscanf_r+0x4e>
 800a860:	466b      	mov	r3, sp
 800a862:	4622      	mov	r2, r4
 800a864:	a941      	add	r1, sp, #260	; 0x104
 800a866:	4630      	mov	r0, r6
 800a868:	f7fc fb66 	bl	8006f38 <_scanf_float>
 800a86c:	e798      	b.n	800a7a0 <__ssvfiscanf_r+0x204>
 800a86e:	89a3      	ldrh	r3, [r4, #12]
 800a870:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a874:	bf18      	it	ne
 800a876:	f04f 30ff 	movne.w	r0, #4294967295
 800a87a:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800a87e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a882:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a884:	e7f9      	b.n	800a87a <__ssvfiscanf_r+0x2de>
 800a886:	bf00      	nop
 800a888:	08006f39 	.word	0x08006f39

0800a88c <_scanf_chars>:
 800a88c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a890:	4615      	mov	r5, r2
 800a892:	688a      	ldr	r2, [r1, #8]
 800a894:	4680      	mov	r8, r0
 800a896:	460c      	mov	r4, r1
 800a898:	b932      	cbnz	r2, 800a8a8 <_scanf_chars+0x1c>
 800a89a:	698a      	ldr	r2, [r1, #24]
 800a89c:	2a00      	cmp	r2, #0
 800a89e:	bf0c      	ite	eq
 800a8a0:	2201      	moveq	r2, #1
 800a8a2:	f04f 32ff 	movne.w	r2, #4294967295
 800a8a6:	608a      	str	r2, [r1, #8]
 800a8a8:	6822      	ldr	r2, [r4, #0]
 800a8aa:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800a93c <_scanf_chars+0xb0>
 800a8ae:	06d1      	lsls	r1, r2, #27
 800a8b0:	bf5f      	itttt	pl
 800a8b2:	681a      	ldrpl	r2, [r3, #0]
 800a8b4:	1d11      	addpl	r1, r2, #4
 800a8b6:	6019      	strpl	r1, [r3, #0]
 800a8b8:	6816      	ldrpl	r6, [r2, #0]
 800a8ba:	2700      	movs	r7, #0
 800a8bc:	69a0      	ldr	r0, [r4, #24]
 800a8be:	b188      	cbz	r0, 800a8e4 <_scanf_chars+0x58>
 800a8c0:	2801      	cmp	r0, #1
 800a8c2:	d107      	bne.n	800a8d4 <_scanf_chars+0x48>
 800a8c4:	682a      	ldr	r2, [r5, #0]
 800a8c6:	7811      	ldrb	r1, [r2, #0]
 800a8c8:	6962      	ldr	r2, [r4, #20]
 800a8ca:	5c52      	ldrb	r2, [r2, r1]
 800a8cc:	b952      	cbnz	r2, 800a8e4 <_scanf_chars+0x58>
 800a8ce:	2f00      	cmp	r7, #0
 800a8d0:	d031      	beq.n	800a936 <_scanf_chars+0xaa>
 800a8d2:	e022      	b.n	800a91a <_scanf_chars+0x8e>
 800a8d4:	2802      	cmp	r0, #2
 800a8d6:	d120      	bne.n	800a91a <_scanf_chars+0x8e>
 800a8d8:	682b      	ldr	r3, [r5, #0]
 800a8da:	781b      	ldrb	r3, [r3, #0]
 800a8dc:	f813 3009 	ldrb.w	r3, [r3, r9]
 800a8e0:	071b      	lsls	r3, r3, #28
 800a8e2:	d41a      	bmi.n	800a91a <_scanf_chars+0x8e>
 800a8e4:	6823      	ldr	r3, [r4, #0]
 800a8e6:	06da      	lsls	r2, r3, #27
 800a8e8:	bf5e      	ittt	pl
 800a8ea:	682b      	ldrpl	r3, [r5, #0]
 800a8ec:	781b      	ldrbpl	r3, [r3, #0]
 800a8ee:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a8f2:	682a      	ldr	r2, [r5, #0]
 800a8f4:	686b      	ldr	r3, [r5, #4]
 800a8f6:	3201      	adds	r2, #1
 800a8f8:	602a      	str	r2, [r5, #0]
 800a8fa:	68a2      	ldr	r2, [r4, #8]
 800a8fc:	3b01      	subs	r3, #1
 800a8fe:	3a01      	subs	r2, #1
 800a900:	606b      	str	r3, [r5, #4]
 800a902:	3701      	adds	r7, #1
 800a904:	60a2      	str	r2, [r4, #8]
 800a906:	b142      	cbz	r2, 800a91a <_scanf_chars+0x8e>
 800a908:	2b00      	cmp	r3, #0
 800a90a:	dcd7      	bgt.n	800a8bc <_scanf_chars+0x30>
 800a90c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a910:	4629      	mov	r1, r5
 800a912:	4640      	mov	r0, r8
 800a914:	4798      	blx	r3
 800a916:	2800      	cmp	r0, #0
 800a918:	d0d0      	beq.n	800a8bc <_scanf_chars+0x30>
 800a91a:	6823      	ldr	r3, [r4, #0]
 800a91c:	f013 0310 	ands.w	r3, r3, #16
 800a920:	d105      	bne.n	800a92e <_scanf_chars+0xa2>
 800a922:	68e2      	ldr	r2, [r4, #12]
 800a924:	3201      	adds	r2, #1
 800a926:	60e2      	str	r2, [r4, #12]
 800a928:	69a2      	ldr	r2, [r4, #24]
 800a92a:	b102      	cbz	r2, 800a92e <_scanf_chars+0xa2>
 800a92c:	7033      	strb	r3, [r6, #0]
 800a92e:	6923      	ldr	r3, [r4, #16]
 800a930:	443b      	add	r3, r7
 800a932:	6123      	str	r3, [r4, #16]
 800a934:	2000      	movs	r0, #0
 800a936:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a93a:	bf00      	nop
 800a93c:	0800b8f1 	.word	0x0800b8f1

0800a940 <_scanf_i>:
 800a940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a944:	4698      	mov	r8, r3
 800a946:	4b76      	ldr	r3, [pc, #472]	; (800ab20 <_scanf_i+0x1e0>)
 800a948:	460c      	mov	r4, r1
 800a94a:	4682      	mov	sl, r0
 800a94c:	4616      	mov	r6, r2
 800a94e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a952:	b087      	sub	sp, #28
 800a954:	ab03      	add	r3, sp, #12
 800a956:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a95a:	4b72      	ldr	r3, [pc, #456]	; (800ab24 <_scanf_i+0x1e4>)
 800a95c:	69a1      	ldr	r1, [r4, #24]
 800a95e:	4a72      	ldr	r2, [pc, #456]	; (800ab28 <_scanf_i+0x1e8>)
 800a960:	2903      	cmp	r1, #3
 800a962:	bf18      	it	ne
 800a964:	461a      	movne	r2, r3
 800a966:	68a3      	ldr	r3, [r4, #8]
 800a968:	9201      	str	r2, [sp, #4]
 800a96a:	1e5a      	subs	r2, r3, #1
 800a96c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a970:	bf88      	it	hi
 800a972:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a976:	4627      	mov	r7, r4
 800a978:	bf82      	ittt	hi
 800a97a:	eb03 0905 	addhi.w	r9, r3, r5
 800a97e:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a982:	60a3      	strhi	r3, [r4, #8]
 800a984:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a988:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800a98c:	bf98      	it	ls
 800a98e:	f04f 0900 	movls.w	r9, #0
 800a992:	6023      	str	r3, [r4, #0]
 800a994:	463d      	mov	r5, r7
 800a996:	f04f 0b00 	mov.w	fp, #0
 800a99a:	6831      	ldr	r1, [r6, #0]
 800a99c:	ab03      	add	r3, sp, #12
 800a99e:	7809      	ldrb	r1, [r1, #0]
 800a9a0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a9a4:	2202      	movs	r2, #2
 800a9a6:	f7f5 fc1b 	bl	80001e0 <memchr>
 800a9aa:	b328      	cbz	r0, 800a9f8 <_scanf_i+0xb8>
 800a9ac:	f1bb 0f01 	cmp.w	fp, #1
 800a9b0:	d159      	bne.n	800aa66 <_scanf_i+0x126>
 800a9b2:	6862      	ldr	r2, [r4, #4]
 800a9b4:	b92a      	cbnz	r2, 800a9c2 <_scanf_i+0x82>
 800a9b6:	6822      	ldr	r2, [r4, #0]
 800a9b8:	2308      	movs	r3, #8
 800a9ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a9be:	6063      	str	r3, [r4, #4]
 800a9c0:	6022      	str	r2, [r4, #0]
 800a9c2:	6822      	ldr	r2, [r4, #0]
 800a9c4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800a9c8:	6022      	str	r2, [r4, #0]
 800a9ca:	68a2      	ldr	r2, [r4, #8]
 800a9cc:	1e51      	subs	r1, r2, #1
 800a9ce:	60a1      	str	r1, [r4, #8]
 800a9d0:	b192      	cbz	r2, 800a9f8 <_scanf_i+0xb8>
 800a9d2:	6832      	ldr	r2, [r6, #0]
 800a9d4:	1c51      	adds	r1, r2, #1
 800a9d6:	6031      	str	r1, [r6, #0]
 800a9d8:	7812      	ldrb	r2, [r2, #0]
 800a9da:	f805 2b01 	strb.w	r2, [r5], #1
 800a9de:	6872      	ldr	r2, [r6, #4]
 800a9e0:	3a01      	subs	r2, #1
 800a9e2:	2a00      	cmp	r2, #0
 800a9e4:	6072      	str	r2, [r6, #4]
 800a9e6:	dc07      	bgt.n	800a9f8 <_scanf_i+0xb8>
 800a9e8:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800a9ec:	4631      	mov	r1, r6
 800a9ee:	4650      	mov	r0, sl
 800a9f0:	4790      	blx	r2
 800a9f2:	2800      	cmp	r0, #0
 800a9f4:	f040 8085 	bne.w	800ab02 <_scanf_i+0x1c2>
 800a9f8:	f10b 0b01 	add.w	fp, fp, #1
 800a9fc:	f1bb 0f03 	cmp.w	fp, #3
 800aa00:	d1cb      	bne.n	800a99a <_scanf_i+0x5a>
 800aa02:	6863      	ldr	r3, [r4, #4]
 800aa04:	b90b      	cbnz	r3, 800aa0a <_scanf_i+0xca>
 800aa06:	230a      	movs	r3, #10
 800aa08:	6063      	str	r3, [r4, #4]
 800aa0a:	6863      	ldr	r3, [r4, #4]
 800aa0c:	4947      	ldr	r1, [pc, #284]	; (800ab2c <_scanf_i+0x1ec>)
 800aa0e:	6960      	ldr	r0, [r4, #20]
 800aa10:	1ac9      	subs	r1, r1, r3
 800aa12:	f000 f8b9 	bl	800ab88 <__sccl>
 800aa16:	f04f 0b00 	mov.w	fp, #0
 800aa1a:	68a3      	ldr	r3, [r4, #8]
 800aa1c:	6822      	ldr	r2, [r4, #0]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d03d      	beq.n	800aa9e <_scanf_i+0x15e>
 800aa22:	6831      	ldr	r1, [r6, #0]
 800aa24:	6960      	ldr	r0, [r4, #20]
 800aa26:	f891 c000 	ldrb.w	ip, [r1]
 800aa2a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800aa2e:	2800      	cmp	r0, #0
 800aa30:	d035      	beq.n	800aa9e <_scanf_i+0x15e>
 800aa32:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800aa36:	d124      	bne.n	800aa82 <_scanf_i+0x142>
 800aa38:	0510      	lsls	r0, r2, #20
 800aa3a:	d522      	bpl.n	800aa82 <_scanf_i+0x142>
 800aa3c:	f10b 0b01 	add.w	fp, fp, #1
 800aa40:	f1b9 0f00 	cmp.w	r9, #0
 800aa44:	d003      	beq.n	800aa4e <_scanf_i+0x10e>
 800aa46:	3301      	adds	r3, #1
 800aa48:	f109 39ff 	add.w	r9, r9, #4294967295
 800aa4c:	60a3      	str	r3, [r4, #8]
 800aa4e:	6873      	ldr	r3, [r6, #4]
 800aa50:	3b01      	subs	r3, #1
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	6073      	str	r3, [r6, #4]
 800aa56:	dd1b      	ble.n	800aa90 <_scanf_i+0x150>
 800aa58:	6833      	ldr	r3, [r6, #0]
 800aa5a:	3301      	adds	r3, #1
 800aa5c:	6033      	str	r3, [r6, #0]
 800aa5e:	68a3      	ldr	r3, [r4, #8]
 800aa60:	3b01      	subs	r3, #1
 800aa62:	60a3      	str	r3, [r4, #8]
 800aa64:	e7d9      	b.n	800aa1a <_scanf_i+0xda>
 800aa66:	f1bb 0f02 	cmp.w	fp, #2
 800aa6a:	d1ae      	bne.n	800a9ca <_scanf_i+0x8a>
 800aa6c:	6822      	ldr	r2, [r4, #0]
 800aa6e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800aa72:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800aa76:	d1bf      	bne.n	800a9f8 <_scanf_i+0xb8>
 800aa78:	2310      	movs	r3, #16
 800aa7a:	6063      	str	r3, [r4, #4]
 800aa7c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800aa80:	e7a2      	b.n	800a9c8 <_scanf_i+0x88>
 800aa82:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800aa86:	6022      	str	r2, [r4, #0]
 800aa88:	780b      	ldrb	r3, [r1, #0]
 800aa8a:	f805 3b01 	strb.w	r3, [r5], #1
 800aa8e:	e7de      	b.n	800aa4e <_scanf_i+0x10e>
 800aa90:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800aa94:	4631      	mov	r1, r6
 800aa96:	4650      	mov	r0, sl
 800aa98:	4798      	blx	r3
 800aa9a:	2800      	cmp	r0, #0
 800aa9c:	d0df      	beq.n	800aa5e <_scanf_i+0x11e>
 800aa9e:	6823      	ldr	r3, [r4, #0]
 800aaa0:	05db      	lsls	r3, r3, #23
 800aaa2:	d50d      	bpl.n	800aac0 <_scanf_i+0x180>
 800aaa4:	42bd      	cmp	r5, r7
 800aaa6:	d909      	bls.n	800aabc <_scanf_i+0x17c>
 800aaa8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800aaac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800aab0:	4632      	mov	r2, r6
 800aab2:	4650      	mov	r0, sl
 800aab4:	4798      	blx	r3
 800aab6:	f105 39ff 	add.w	r9, r5, #4294967295
 800aaba:	464d      	mov	r5, r9
 800aabc:	42bd      	cmp	r5, r7
 800aabe:	d02d      	beq.n	800ab1c <_scanf_i+0x1dc>
 800aac0:	6822      	ldr	r2, [r4, #0]
 800aac2:	f012 0210 	ands.w	r2, r2, #16
 800aac6:	d113      	bne.n	800aaf0 <_scanf_i+0x1b0>
 800aac8:	702a      	strb	r2, [r5, #0]
 800aaca:	6863      	ldr	r3, [r4, #4]
 800aacc:	9e01      	ldr	r6, [sp, #4]
 800aace:	4639      	mov	r1, r7
 800aad0:	4650      	mov	r0, sl
 800aad2:	47b0      	blx	r6
 800aad4:	6821      	ldr	r1, [r4, #0]
 800aad6:	f8d8 3000 	ldr.w	r3, [r8]
 800aada:	f011 0f20 	tst.w	r1, #32
 800aade:	d013      	beq.n	800ab08 <_scanf_i+0x1c8>
 800aae0:	1d1a      	adds	r2, r3, #4
 800aae2:	f8c8 2000 	str.w	r2, [r8]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	6018      	str	r0, [r3, #0]
 800aaea:	68e3      	ldr	r3, [r4, #12]
 800aaec:	3301      	adds	r3, #1
 800aaee:	60e3      	str	r3, [r4, #12]
 800aaf0:	1bed      	subs	r5, r5, r7
 800aaf2:	44ab      	add	fp, r5
 800aaf4:	6925      	ldr	r5, [r4, #16]
 800aaf6:	445d      	add	r5, fp
 800aaf8:	6125      	str	r5, [r4, #16]
 800aafa:	2000      	movs	r0, #0
 800aafc:	b007      	add	sp, #28
 800aafe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab02:	f04f 0b00 	mov.w	fp, #0
 800ab06:	e7ca      	b.n	800aa9e <_scanf_i+0x15e>
 800ab08:	1d1a      	adds	r2, r3, #4
 800ab0a:	f8c8 2000 	str.w	r2, [r8]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f011 0f01 	tst.w	r1, #1
 800ab14:	bf14      	ite	ne
 800ab16:	8018      	strhne	r0, [r3, #0]
 800ab18:	6018      	streq	r0, [r3, #0]
 800ab1a:	e7e6      	b.n	800aaea <_scanf_i+0x1aa>
 800ab1c:	2001      	movs	r0, #1
 800ab1e:	e7ed      	b.n	800aafc <_scanf_i+0x1bc>
 800ab20:	0800b838 	.word	0x0800b838
 800ab24:	0800ad05 	.word	0x0800ad05
 800ab28:	08008225 	.word	0x08008225
 800ab2c:	0800bc7e 	.word	0x0800bc7e

0800ab30 <_read_r>:
 800ab30:	b538      	push	{r3, r4, r5, lr}
 800ab32:	4d07      	ldr	r5, [pc, #28]	; (800ab50 <_read_r+0x20>)
 800ab34:	4604      	mov	r4, r0
 800ab36:	4608      	mov	r0, r1
 800ab38:	4611      	mov	r1, r2
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	602a      	str	r2, [r5, #0]
 800ab3e:	461a      	mov	r2, r3
 800ab40:	f7f7 fd0a 	bl	8002558 <_read>
 800ab44:	1c43      	adds	r3, r0, #1
 800ab46:	d102      	bne.n	800ab4e <_read_r+0x1e>
 800ab48:	682b      	ldr	r3, [r5, #0]
 800ab4a:	b103      	cbz	r3, 800ab4e <_read_r+0x1e>
 800ab4c:	6023      	str	r3, [r4, #0]
 800ab4e:	bd38      	pop	{r3, r4, r5, pc}
 800ab50:	200008e8 	.word	0x200008e8
 800ab54:	00000000 	.word	0x00000000

0800ab58 <nan>:
 800ab58:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ab60 <nan+0x8>
 800ab5c:	4770      	bx	lr
 800ab5e:	bf00      	nop
 800ab60:	00000000 	.word	0x00000000
 800ab64:	7ff80000 	.word	0x7ff80000

0800ab68 <_sbrk_r>:
 800ab68:	b538      	push	{r3, r4, r5, lr}
 800ab6a:	4d06      	ldr	r5, [pc, #24]	; (800ab84 <_sbrk_r+0x1c>)
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	4604      	mov	r4, r0
 800ab70:	4608      	mov	r0, r1
 800ab72:	602b      	str	r3, [r5, #0]
 800ab74:	f7f7 fd5e 	bl	8002634 <_sbrk>
 800ab78:	1c43      	adds	r3, r0, #1
 800ab7a:	d102      	bne.n	800ab82 <_sbrk_r+0x1a>
 800ab7c:	682b      	ldr	r3, [r5, #0]
 800ab7e:	b103      	cbz	r3, 800ab82 <_sbrk_r+0x1a>
 800ab80:	6023      	str	r3, [r4, #0]
 800ab82:	bd38      	pop	{r3, r4, r5, pc}
 800ab84:	200008e8 	.word	0x200008e8

0800ab88 <__sccl>:
 800ab88:	b570      	push	{r4, r5, r6, lr}
 800ab8a:	780b      	ldrb	r3, [r1, #0]
 800ab8c:	4604      	mov	r4, r0
 800ab8e:	2b5e      	cmp	r3, #94	; 0x5e
 800ab90:	bf0b      	itete	eq
 800ab92:	784b      	ldrbeq	r3, [r1, #1]
 800ab94:	1c48      	addne	r0, r1, #1
 800ab96:	1c88      	addeq	r0, r1, #2
 800ab98:	2200      	movne	r2, #0
 800ab9a:	bf08      	it	eq
 800ab9c:	2201      	moveq	r2, #1
 800ab9e:	1e61      	subs	r1, r4, #1
 800aba0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800aba4:	f801 2f01 	strb.w	r2, [r1, #1]!
 800aba8:	42a9      	cmp	r1, r5
 800abaa:	d1fb      	bne.n	800aba4 <__sccl+0x1c>
 800abac:	b90b      	cbnz	r3, 800abb2 <__sccl+0x2a>
 800abae:	3801      	subs	r0, #1
 800abb0:	bd70      	pop	{r4, r5, r6, pc}
 800abb2:	f082 0201 	eor.w	r2, r2, #1
 800abb6:	54e2      	strb	r2, [r4, r3]
 800abb8:	4605      	mov	r5, r0
 800abba:	4628      	mov	r0, r5
 800abbc:	f810 1b01 	ldrb.w	r1, [r0], #1
 800abc0:	292d      	cmp	r1, #45	; 0x2d
 800abc2:	d006      	beq.n	800abd2 <__sccl+0x4a>
 800abc4:	295d      	cmp	r1, #93	; 0x5d
 800abc6:	d0f3      	beq.n	800abb0 <__sccl+0x28>
 800abc8:	b909      	cbnz	r1, 800abce <__sccl+0x46>
 800abca:	4628      	mov	r0, r5
 800abcc:	e7f0      	b.n	800abb0 <__sccl+0x28>
 800abce:	460b      	mov	r3, r1
 800abd0:	e7f1      	b.n	800abb6 <__sccl+0x2e>
 800abd2:	786e      	ldrb	r6, [r5, #1]
 800abd4:	2e5d      	cmp	r6, #93	; 0x5d
 800abd6:	d0fa      	beq.n	800abce <__sccl+0x46>
 800abd8:	42b3      	cmp	r3, r6
 800abda:	dcf8      	bgt.n	800abce <__sccl+0x46>
 800abdc:	3502      	adds	r5, #2
 800abde:	4619      	mov	r1, r3
 800abe0:	3101      	adds	r1, #1
 800abe2:	428e      	cmp	r6, r1
 800abe4:	5462      	strb	r2, [r4, r1]
 800abe6:	dcfb      	bgt.n	800abe0 <__sccl+0x58>
 800abe8:	1af1      	subs	r1, r6, r3
 800abea:	3901      	subs	r1, #1
 800abec:	1c58      	adds	r0, r3, #1
 800abee:	42b3      	cmp	r3, r6
 800abf0:	bfa8      	it	ge
 800abf2:	2100      	movge	r1, #0
 800abf4:	1843      	adds	r3, r0, r1
 800abf6:	e7e0      	b.n	800abba <__sccl+0x32>

0800abf8 <strncmp>:
 800abf8:	b510      	push	{r4, lr}
 800abfa:	b17a      	cbz	r2, 800ac1c <strncmp+0x24>
 800abfc:	4603      	mov	r3, r0
 800abfe:	3901      	subs	r1, #1
 800ac00:	1884      	adds	r4, r0, r2
 800ac02:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ac06:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ac0a:	4290      	cmp	r0, r2
 800ac0c:	d101      	bne.n	800ac12 <strncmp+0x1a>
 800ac0e:	42a3      	cmp	r3, r4
 800ac10:	d101      	bne.n	800ac16 <strncmp+0x1e>
 800ac12:	1a80      	subs	r0, r0, r2
 800ac14:	bd10      	pop	{r4, pc}
 800ac16:	2800      	cmp	r0, #0
 800ac18:	d1f3      	bne.n	800ac02 <strncmp+0xa>
 800ac1a:	e7fa      	b.n	800ac12 <strncmp+0x1a>
 800ac1c:	4610      	mov	r0, r2
 800ac1e:	e7f9      	b.n	800ac14 <strncmp+0x1c>

0800ac20 <_strtoul_l.constprop.0>:
 800ac20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ac24:	4f36      	ldr	r7, [pc, #216]	; (800ad00 <_strtoul_l.constprop.0+0xe0>)
 800ac26:	4686      	mov	lr, r0
 800ac28:	460d      	mov	r5, r1
 800ac2a:	4628      	mov	r0, r5
 800ac2c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac30:	5de6      	ldrb	r6, [r4, r7]
 800ac32:	f016 0608 	ands.w	r6, r6, #8
 800ac36:	d1f8      	bne.n	800ac2a <_strtoul_l.constprop.0+0xa>
 800ac38:	2c2d      	cmp	r4, #45	; 0x2d
 800ac3a:	d12f      	bne.n	800ac9c <_strtoul_l.constprop.0+0x7c>
 800ac3c:	782c      	ldrb	r4, [r5, #0]
 800ac3e:	2601      	movs	r6, #1
 800ac40:	1c85      	adds	r5, r0, #2
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d057      	beq.n	800acf6 <_strtoul_l.constprop.0+0xd6>
 800ac46:	2b10      	cmp	r3, #16
 800ac48:	d109      	bne.n	800ac5e <_strtoul_l.constprop.0+0x3e>
 800ac4a:	2c30      	cmp	r4, #48	; 0x30
 800ac4c:	d107      	bne.n	800ac5e <_strtoul_l.constprop.0+0x3e>
 800ac4e:	7828      	ldrb	r0, [r5, #0]
 800ac50:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800ac54:	2858      	cmp	r0, #88	; 0x58
 800ac56:	d149      	bne.n	800acec <_strtoul_l.constprop.0+0xcc>
 800ac58:	786c      	ldrb	r4, [r5, #1]
 800ac5a:	2310      	movs	r3, #16
 800ac5c:	3502      	adds	r5, #2
 800ac5e:	f04f 38ff 	mov.w	r8, #4294967295
 800ac62:	2700      	movs	r7, #0
 800ac64:	fbb8 f8f3 	udiv	r8, r8, r3
 800ac68:	fb03 f908 	mul.w	r9, r3, r8
 800ac6c:	ea6f 0909 	mvn.w	r9, r9
 800ac70:	4638      	mov	r0, r7
 800ac72:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800ac76:	f1bc 0f09 	cmp.w	ip, #9
 800ac7a:	d814      	bhi.n	800aca6 <_strtoul_l.constprop.0+0x86>
 800ac7c:	4664      	mov	r4, ip
 800ac7e:	42a3      	cmp	r3, r4
 800ac80:	dd22      	ble.n	800acc8 <_strtoul_l.constprop.0+0xa8>
 800ac82:	2f00      	cmp	r7, #0
 800ac84:	db1d      	blt.n	800acc2 <_strtoul_l.constprop.0+0xa2>
 800ac86:	4580      	cmp	r8, r0
 800ac88:	d31b      	bcc.n	800acc2 <_strtoul_l.constprop.0+0xa2>
 800ac8a:	d101      	bne.n	800ac90 <_strtoul_l.constprop.0+0x70>
 800ac8c:	45a1      	cmp	r9, r4
 800ac8e:	db18      	blt.n	800acc2 <_strtoul_l.constprop.0+0xa2>
 800ac90:	fb00 4003 	mla	r0, r0, r3, r4
 800ac94:	2701      	movs	r7, #1
 800ac96:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac9a:	e7ea      	b.n	800ac72 <_strtoul_l.constprop.0+0x52>
 800ac9c:	2c2b      	cmp	r4, #43	; 0x2b
 800ac9e:	bf04      	itt	eq
 800aca0:	782c      	ldrbeq	r4, [r5, #0]
 800aca2:	1c85      	addeq	r5, r0, #2
 800aca4:	e7cd      	b.n	800ac42 <_strtoul_l.constprop.0+0x22>
 800aca6:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800acaa:	f1bc 0f19 	cmp.w	ip, #25
 800acae:	d801      	bhi.n	800acb4 <_strtoul_l.constprop.0+0x94>
 800acb0:	3c37      	subs	r4, #55	; 0x37
 800acb2:	e7e4      	b.n	800ac7e <_strtoul_l.constprop.0+0x5e>
 800acb4:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800acb8:	f1bc 0f19 	cmp.w	ip, #25
 800acbc:	d804      	bhi.n	800acc8 <_strtoul_l.constprop.0+0xa8>
 800acbe:	3c57      	subs	r4, #87	; 0x57
 800acc0:	e7dd      	b.n	800ac7e <_strtoul_l.constprop.0+0x5e>
 800acc2:	f04f 37ff 	mov.w	r7, #4294967295
 800acc6:	e7e6      	b.n	800ac96 <_strtoul_l.constprop.0+0x76>
 800acc8:	2f00      	cmp	r7, #0
 800acca:	da07      	bge.n	800acdc <_strtoul_l.constprop.0+0xbc>
 800accc:	2322      	movs	r3, #34	; 0x22
 800acce:	f8ce 3000 	str.w	r3, [lr]
 800acd2:	f04f 30ff 	mov.w	r0, #4294967295
 800acd6:	b932      	cbnz	r2, 800ace6 <_strtoul_l.constprop.0+0xc6>
 800acd8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800acdc:	b106      	cbz	r6, 800ace0 <_strtoul_l.constprop.0+0xc0>
 800acde:	4240      	negs	r0, r0
 800ace0:	2a00      	cmp	r2, #0
 800ace2:	d0f9      	beq.n	800acd8 <_strtoul_l.constprop.0+0xb8>
 800ace4:	b107      	cbz	r7, 800ace8 <_strtoul_l.constprop.0+0xc8>
 800ace6:	1e69      	subs	r1, r5, #1
 800ace8:	6011      	str	r1, [r2, #0]
 800acea:	e7f5      	b.n	800acd8 <_strtoul_l.constprop.0+0xb8>
 800acec:	2430      	movs	r4, #48	; 0x30
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d1b5      	bne.n	800ac5e <_strtoul_l.constprop.0+0x3e>
 800acf2:	2308      	movs	r3, #8
 800acf4:	e7b3      	b.n	800ac5e <_strtoul_l.constprop.0+0x3e>
 800acf6:	2c30      	cmp	r4, #48	; 0x30
 800acf8:	d0a9      	beq.n	800ac4e <_strtoul_l.constprop.0+0x2e>
 800acfa:	230a      	movs	r3, #10
 800acfc:	e7af      	b.n	800ac5e <_strtoul_l.constprop.0+0x3e>
 800acfe:	bf00      	nop
 800ad00:	0800b8f1 	.word	0x0800b8f1

0800ad04 <_strtoul_r>:
 800ad04:	f7ff bf8c 	b.w	800ac20 <_strtoul_l.constprop.0>

0800ad08 <__submore>:
 800ad08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad0c:	460c      	mov	r4, r1
 800ad0e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800ad10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ad14:	4299      	cmp	r1, r3
 800ad16:	d11d      	bne.n	800ad54 <__submore+0x4c>
 800ad18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800ad1c:	f7ff fa14 	bl	800a148 <_malloc_r>
 800ad20:	b918      	cbnz	r0, 800ad2a <__submore+0x22>
 800ad22:	f04f 30ff 	mov.w	r0, #4294967295
 800ad26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad2e:	63a3      	str	r3, [r4, #56]	; 0x38
 800ad30:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800ad34:	6360      	str	r0, [r4, #52]	; 0x34
 800ad36:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800ad3a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800ad3e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800ad42:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800ad46:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800ad4a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800ad4e:	6020      	str	r0, [r4, #0]
 800ad50:	2000      	movs	r0, #0
 800ad52:	e7e8      	b.n	800ad26 <__submore+0x1e>
 800ad54:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800ad56:	0077      	lsls	r7, r6, #1
 800ad58:	463a      	mov	r2, r7
 800ad5a:	f000 fa2d 	bl	800b1b8 <_realloc_r>
 800ad5e:	4605      	mov	r5, r0
 800ad60:	2800      	cmp	r0, #0
 800ad62:	d0de      	beq.n	800ad22 <__submore+0x1a>
 800ad64:	eb00 0806 	add.w	r8, r0, r6
 800ad68:	4601      	mov	r1, r0
 800ad6a:	4632      	mov	r2, r6
 800ad6c:	4640      	mov	r0, r8
 800ad6e:	f7fe fc99 	bl	80096a4 <memcpy>
 800ad72:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800ad76:	f8c4 8000 	str.w	r8, [r4]
 800ad7a:	e7e9      	b.n	800ad50 <__submore+0x48>

0800ad7c <__ascii_wctomb>:
 800ad7c:	b149      	cbz	r1, 800ad92 <__ascii_wctomb+0x16>
 800ad7e:	2aff      	cmp	r2, #255	; 0xff
 800ad80:	bf85      	ittet	hi
 800ad82:	238a      	movhi	r3, #138	; 0x8a
 800ad84:	6003      	strhi	r3, [r0, #0]
 800ad86:	700a      	strbls	r2, [r1, #0]
 800ad88:	f04f 30ff 	movhi.w	r0, #4294967295
 800ad8c:	bf98      	it	ls
 800ad8e:	2001      	movls	r0, #1
 800ad90:	4770      	bx	lr
 800ad92:	4608      	mov	r0, r1
 800ad94:	4770      	bx	lr
	...

0800ad98 <__assert_func>:
 800ad98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ad9a:	4614      	mov	r4, r2
 800ad9c:	461a      	mov	r2, r3
 800ad9e:	4b09      	ldr	r3, [pc, #36]	; (800adc4 <__assert_func+0x2c>)
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	4605      	mov	r5, r0
 800ada4:	68d8      	ldr	r0, [r3, #12]
 800ada6:	b14c      	cbz	r4, 800adbc <__assert_func+0x24>
 800ada8:	4b07      	ldr	r3, [pc, #28]	; (800adc8 <__assert_func+0x30>)
 800adaa:	9100      	str	r1, [sp, #0]
 800adac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800adb0:	4906      	ldr	r1, [pc, #24]	; (800adcc <__assert_func+0x34>)
 800adb2:	462b      	mov	r3, r5
 800adb4:	f000 f9a6 	bl	800b104 <fiprintf>
 800adb8:	f000 fc46 	bl	800b648 <abort>
 800adbc:	4b04      	ldr	r3, [pc, #16]	; (800add0 <__assert_func+0x38>)
 800adbe:	461c      	mov	r4, r3
 800adc0:	e7f3      	b.n	800adaa <__assert_func+0x12>
 800adc2:	bf00      	nop
 800adc4:	200000ec 	.word	0x200000ec
 800adc8:	0800bc80 	.word	0x0800bc80
 800adcc:	0800bc8d 	.word	0x0800bc8d
 800add0:	0800bcbb 	.word	0x0800bcbb

0800add4 <__sflush_r>:
 800add4:	898a      	ldrh	r2, [r1, #12]
 800add6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adda:	4605      	mov	r5, r0
 800addc:	0710      	lsls	r0, r2, #28
 800adde:	460c      	mov	r4, r1
 800ade0:	d458      	bmi.n	800ae94 <__sflush_r+0xc0>
 800ade2:	684b      	ldr	r3, [r1, #4]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	dc05      	bgt.n	800adf4 <__sflush_r+0x20>
 800ade8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800adea:	2b00      	cmp	r3, #0
 800adec:	dc02      	bgt.n	800adf4 <__sflush_r+0x20>
 800adee:	2000      	movs	r0, #0
 800adf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adf4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800adf6:	2e00      	cmp	r6, #0
 800adf8:	d0f9      	beq.n	800adee <__sflush_r+0x1a>
 800adfa:	2300      	movs	r3, #0
 800adfc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ae00:	682f      	ldr	r7, [r5, #0]
 800ae02:	602b      	str	r3, [r5, #0]
 800ae04:	d032      	beq.n	800ae6c <__sflush_r+0x98>
 800ae06:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ae08:	89a3      	ldrh	r3, [r4, #12]
 800ae0a:	075a      	lsls	r2, r3, #29
 800ae0c:	d505      	bpl.n	800ae1a <__sflush_r+0x46>
 800ae0e:	6863      	ldr	r3, [r4, #4]
 800ae10:	1ac0      	subs	r0, r0, r3
 800ae12:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ae14:	b10b      	cbz	r3, 800ae1a <__sflush_r+0x46>
 800ae16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ae18:	1ac0      	subs	r0, r0, r3
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	4602      	mov	r2, r0
 800ae1e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ae20:	6a21      	ldr	r1, [r4, #32]
 800ae22:	4628      	mov	r0, r5
 800ae24:	47b0      	blx	r6
 800ae26:	1c43      	adds	r3, r0, #1
 800ae28:	89a3      	ldrh	r3, [r4, #12]
 800ae2a:	d106      	bne.n	800ae3a <__sflush_r+0x66>
 800ae2c:	6829      	ldr	r1, [r5, #0]
 800ae2e:	291d      	cmp	r1, #29
 800ae30:	d82c      	bhi.n	800ae8c <__sflush_r+0xb8>
 800ae32:	4a2a      	ldr	r2, [pc, #168]	; (800aedc <__sflush_r+0x108>)
 800ae34:	40ca      	lsrs	r2, r1
 800ae36:	07d6      	lsls	r6, r2, #31
 800ae38:	d528      	bpl.n	800ae8c <__sflush_r+0xb8>
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	6062      	str	r2, [r4, #4]
 800ae3e:	04d9      	lsls	r1, r3, #19
 800ae40:	6922      	ldr	r2, [r4, #16]
 800ae42:	6022      	str	r2, [r4, #0]
 800ae44:	d504      	bpl.n	800ae50 <__sflush_r+0x7c>
 800ae46:	1c42      	adds	r2, r0, #1
 800ae48:	d101      	bne.n	800ae4e <__sflush_r+0x7a>
 800ae4a:	682b      	ldr	r3, [r5, #0]
 800ae4c:	b903      	cbnz	r3, 800ae50 <__sflush_r+0x7c>
 800ae4e:	6560      	str	r0, [r4, #84]	; 0x54
 800ae50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ae52:	602f      	str	r7, [r5, #0]
 800ae54:	2900      	cmp	r1, #0
 800ae56:	d0ca      	beq.n	800adee <__sflush_r+0x1a>
 800ae58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ae5c:	4299      	cmp	r1, r3
 800ae5e:	d002      	beq.n	800ae66 <__sflush_r+0x92>
 800ae60:	4628      	mov	r0, r5
 800ae62:	f7ff f905 	bl	800a070 <_free_r>
 800ae66:	2000      	movs	r0, #0
 800ae68:	6360      	str	r0, [r4, #52]	; 0x34
 800ae6a:	e7c1      	b.n	800adf0 <__sflush_r+0x1c>
 800ae6c:	6a21      	ldr	r1, [r4, #32]
 800ae6e:	2301      	movs	r3, #1
 800ae70:	4628      	mov	r0, r5
 800ae72:	47b0      	blx	r6
 800ae74:	1c41      	adds	r1, r0, #1
 800ae76:	d1c7      	bne.n	800ae08 <__sflush_r+0x34>
 800ae78:	682b      	ldr	r3, [r5, #0]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d0c4      	beq.n	800ae08 <__sflush_r+0x34>
 800ae7e:	2b1d      	cmp	r3, #29
 800ae80:	d001      	beq.n	800ae86 <__sflush_r+0xb2>
 800ae82:	2b16      	cmp	r3, #22
 800ae84:	d101      	bne.n	800ae8a <__sflush_r+0xb6>
 800ae86:	602f      	str	r7, [r5, #0]
 800ae88:	e7b1      	b.n	800adee <__sflush_r+0x1a>
 800ae8a:	89a3      	ldrh	r3, [r4, #12]
 800ae8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae90:	81a3      	strh	r3, [r4, #12]
 800ae92:	e7ad      	b.n	800adf0 <__sflush_r+0x1c>
 800ae94:	690f      	ldr	r7, [r1, #16]
 800ae96:	2f00      	cmp	r7, #0
 800ae98:	d0a9      	beq.n	800adee <__sflush_r+0x1a>
 800ae9a:	0793      	lsls	r3, r2, #30
 800ae9c:	680e      	ldr	r6, [r1, #0]
 800ae9e:	bf08      	it	eq
 800aea0:	694b      	ldreq	r3, [r1, #20]
 800aea2:	600f      	str	r7, [r1, #0]
 800aea4:	bf18      	it	ne
 800aea6:	2300      	movne	r3, #0
 800aea8:	eba6 0807 	sub.w	r8, r6, r7
 800aeac:	608b      	str	r3, [r1, #8]
 800aeae:	f1b8 0f00 	cmp.w	r8, #0
 800aeb2:	dd9c      	ble.n	800adee <__sflush_r+0x1a>
 800aeb4:	6a21      	ldr	r1, [r4, #32]
 800aeb6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800aeb8:	4643      	mov	r3, r8
 800aeba:	463a      	mov	r2, r7
 800aebc:	4628      	mov	r0, r5
 800aebe:	47b0      	blx	r6
 800aec0:	2800      	cmp	r0, #0
 800aec2:	dc06      	bgt.n	800aed2 <__sflush_r+0xfe>
 800aec4:	89a3      	ldrh	r3, [r4, #12]
 800aec6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aeca:	81a3      	strh	r3, [r4, #12]
 800aecc:	f04f 30ff 	mov.w	r0, #4294967295
 800aed0:	e78e      	b.n	800adf0 <__sflush_r+0x1c>
 800aed2:	4407      	add	r7, r0
 800aed4:	eba8 0800 	sub.w	r8, r8, r0
 800aed8:	e7e9      	b.n	800aeae <__sflush_r+0xda>
 800aeda:	bf00      	nop
 800aedc:	20400001 	.word	0x20400001

0800aee0 <_fflush_r>:
 800aee0:	b538      	push	{r3, r4, r5, lr}
 800aee2:	690b      	ldr	r3, [r1, #16]
 800aee4:	4605      	mov	r5, r0
 800aee6:	460c      	mov	r4, r1
 800aee8:	b913      	cbnz	r3, 800aef0 <_fflush_r+0x10>
 800aeea:	2500      	movs	r5, #0
 800aeec:	4628      	mov	r0, r5
 800aeee:	bd38      	pop	{r3, r4, r5, pc}
 800aef0:	b118      	cbz	r0, 800aefa <_fflush_r+0x1a>
 800aef2:	6983      	ldr	r3, [r0, #24]
 800aef4:	b90b      	cbnz	r3, 800aefa <_fflush_r+0x1a>
 800aef6:	f000 f887 	bl	800b008 <__sinit>
 800aefa:	4b14      	ldr	r3, [pc, #80]	; (800af4c <_fflush_r+0x6c>)
 800aefc:	429c      	cmp	r4, r3
 800aefe:	d11b      	bne.n	800af38 <_fflush_r+0x58>
 800af00:	686c      	ldr	r4, [r5, #4]
 800af02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d0ef      	beq.n	800aeea <_fflush_r+0xa>
 800af0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800af0c:	07d0      	lsls	r0, r2, #31
 800af0e:	d404      	bmi.n	800af1a <_fflush_r+0x3a>
 800af10:	0599      	lsls	r1, r3, #22
 800af12:	d402      	bmi.n	800af1a <_fflush_r+0x3a>
 800af14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af16:	f000 f927 	bl	800b168 <__retarget_lock_acquire_recursive>
 800af1a:	4628      	mov	r0, r5
 800af1c:	4621      	mov	r1, r4
 800af1e:	f7ff ff59 	bl	800add4 <__sflush_r>
 800af22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af24:	07da      	lsls	r2, r3, #31
 800af26:	4605      	mov	r5, r0
 800af28:	d4e0      	bmi.n	800aeec <_fflush_r+0xc>
 800af2a:	89a3      	ldrh	r3, [r4, #12]
 800af2c:	059b      	lsls	r3, r3, #22
 800af2e:	d4dd      	bmi.n	800aeec <_fflush_r+0xc>
 800af30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af32:	f000 f91a 	bl	800b16a <__retarget_lock_release_recursive>
 800af36:	e7d9      	b.n	800aeec <_fflush_r+0xc>
 800af38:	4b05      	ldr	r3, [pc, #20]	; (800af50 <_fflush_r+0x70>)
 800af3a:	429c      	cmp	r4, r3
 800af3c:	d101      	bne.n	800af42 <_fflush_r+0x62>
 800af3e:	68ac      	ldr	r4, [r5, #8]
 800af40:	e7df      	b.n	800af02 <_fflush_r+0x22>
 800af42:	4b04      	ldr	r3, [pc, #16]	; (800af54 <_fflush_r+0x74>)
 800af44:	429c      	cmp	r4, r3
 800af46:	bf08      	it	eq
 800af48:	68ec      	ldreq	r4, [r5, #12]
 800af4a:	e7da      	b.n	800af02 <_fflush_r+0x22>
 800af4c:	0800bcdc 	.word	0x0800bcdc
 800af50:	0800bcfc 	.word	0x0800bcfc
 800af54:	0800bcbc 	.word	0x0800bcbc

0800af58 <std>:
 800af58:	2300      	movs	r3, #0
 800af5a:	b510      	push	{r4, lr}
 800af5c:	4604      	mov	r4, r0
 800af5e:	e9c0 3300 	strd	r3, r3, [r0]
 800af62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800af66:	6083      	str	r3, [r0, #8]
 800af68:	8181      	strh	r1, [r0, #12]
 800af6a:	6643      	str	r3, [r0, #100]	; 0x64
 800af6c:	81c2      	strh	r2, [r0, #14]
 800af6e:	6183      	str	r3, [r0, #24]
 800af70:	4619      	mov	r1, r3
 800af72:	2208      	movs	r2, #8
 800af74:	305c      	adds	r0, #92	; 0x5c
 800af76:	f7fb fb6d 	bl	8006654 <memset>
 800af7a:	4b05      	ldr	r3, [pc, #20]	; (800af90 <std+0x38>)
 800af7c:	6263      	str	r3, [r4, #36]	; 0x24
 800af7e:	4b05      	ldr	r3, [pc, #20]	; (800af94 <std+0x3c>)
 800af80:	62a3      	str	r3, [r4, #40]	; 0x28
 800af82:	4b05      	ldr	r3, [pc, #20]	; (800af98 <std+0x40>)
 800af84:	62e3      	str	r3, [r4, #44]	; 0x2c
 800af86:	4b05      	ldr	r3, [pc, #20]	; (800af9c <std+0x44>)
 800af88:	6224      	str	r4, [r4, #32]
 800af8a:	6323      	str	r3, [r4, #48]	; 0x30
 800af8c:	bd10      	pop	{r4, pc}
 800af8e:	bf00      	nop
 800af90:	080073fd 	.word	0x080073fd
 800af94:	08007423 	.word	0x08007423
 800af98:	0800745b 	.word	0x0800745b
 800af9c:	0800747f 	.word	0x0800747f

0800afa0 <_cleanup_r>:
 800afa0:	4901      	ldr	r1, [pc, #4]	; (800afa8 <_cleanup_r+0x8>)
 800afa2:	f000 b8c1 	b.w	800b128 <_fwalk_reent>
 800afa6:	bf00      	nop
 800afa8:	0800aee1 	.word	0x0800aee1

0800afac <__sfmoreglue>:
 800afac:	b570      	push	{r4, r5, r6, lr}
 800afae:	2268      	movs	r2, #104	; 0x68
 800afb0:	1e4d      	subs	r5, r1, #1
 800afb2:	4355      	muls	r5, r2
 800afb4:	460e      	mov	r6, r1
 800afb6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800afba:	f7ff f8c5 	bl	800a148 <_malloc_r>
 800afbe:	4604      	mov	r4, r0
 800afc0:	b140      	cbz	r0, 800afd4 <__sfmoreglue+0x28>
 800afc2:	2100      	movs	r1, #0
 800afc4:	e9c0 1600 	strd	r1, r6, [r0]
 800afc8:	300c      	adds	r0, #12
 800afca:	60a0      	str	r0, [r4, #8]
 800afcc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800afd0:	f7fb fb40 	bl	8006654 <memset>
 800afd4:	4620      	mov	r0, r4
 800afd6:	bd70      	pop	{r4, r5, r6, pc}

0800afd8 <__sfp_lock_acquire>:
 800afd8:	4801      	ldr	r0, [pc, #4]	; (800afe0 <__sfp_lock_acquire+0x8>)
 800afda:	f000 b8c5 	b.w	800b168 <__retarget_lock_acquire_recursive>
 800afde:	bf00      	nop
 800afe0:	200008ed 	.word	0x200008ed

0800afe4 <__sfp_lock_release>:
 800afe4:	4801      	ldr	r0, [pc, #4]	; (800afec <__sfp_lock_release+0x8>)
 800afe6:	f000 b8c0 	b.w	800b16a <__retarget_lock_release_recursive>
 800afea:	bf00      	nop
 800afec:	200008ed 	.word	0x200008ed

0800aff0 <__sinit_lock_acquire>:
 800aff0:	4801      	ldr	r0, [pc, #4]	; (800aff8 <__sinit_lock_acquire+0x8>)
 800aff2:	f000 b8b9 	b.w	800b168 <__retarget_lock_acquire_recursive>
 800aff6:	bf00      	nop
 800aff8:	200008ee 	.word	0x200008ee

0800affc <__sinit_lock_release>:
 800affc:	4801      	ldr	r0, [pc, #4]	; (800b004 <__sinit_lock_release+0x8>)
 800affe:	f000 b8b4 	b.w	800b16a <__retarget_lock_release_recursive>
 800b002:	bf00      	nop
 800b004:	200008ee 	.word	0x200008ee

0800b008 <__sinit>:
 800b008:	b510      	push	{r4, lr}
 800b00a:	4604      	mov	r4, r0
 800b00c:	f7ff fff0 	bl	800aff0 <__sinit_lock_acquire>
 800b010:	69a3      	ldr	r3, [r4, #24]
 800b012:	b11b      	cbz	r3, 800b01c <__sinit+0x14>
 800b014:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b018:	f7ff bff0 	b.w	800affc <__sinit_lock_release>
 800b01c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b020:	6523      	str	r3, [r4, #80]	; 0x50
 800b022:	4b13      	ldr	r3, [pc, #76]	; (800b070 <__sinit+0x68>)
 800b024:	4a13      	ldr	r2, [pc, #76]	; (800b074 <__sinit+0x6c>)
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	62a2      	str	r2, [r4, #40]	; 0x28
 800b02a:	42a3      	cmp	r3, r4
 800b02c:	bf04      	itt	eq
 800b02e:	2301      	moveq	r3, #1
 800b030:	61a3      	streq	r3, [r4, #24]
 800b032:	4620      	mov	r0, r4
 800b034:	f000 f820 	bl	800b078 <__sfp>
 800b038:	6060      	str	r0, [r4, #4]
 800b03a:	4620      	mov	r0, r4
 800b03c:	f000 f81c 	bl	800b078 <__sfp>
 800b040:	60a0      	str	r0, [r4, #8]
 800b042:	4620      	mov	r0, r4
 800b044:	f000 f818 	bl	800b078 <__sfp>
 800b048:	2200      	movs	r2, #0
 800b04a:	60e0      	str	r0, [r4, #12]
 800b04c:	2104      	movs	r1, #4
 800b04e:	6860      	ldr	r0, [r4, #4]
 800b050:	f7ff ff82 	bl	800af58 <std>
 800b054:	68a0      	ldr	r0, [r4, #8]
 800b056:	2201      	movs	r2, #1
 800b058:	2109      	movs	r1, #9
 800b05a:	f7ff ff7d 	bl	800af58 <std>
 800b05e:	68e0      	ldr	r0, [r4, #12]
 800b060:	2202      	movs	r2, #2
 800b062:	2112      	movs	r1, #18
 800b064:	f7ff ff78 	bl	800af58 <std>
 800b068:	2301      	movs	r3, #1
 800b06a:	61a3      	str	r3, [r4, #24]
 800b06c:	e7d2      	b.n	800b014 <__sinit+0xc>
 800b06e:	bf00      	nop
 800b070:	0800b864 	.word	0x0800b864
 800b074:	0800afa1 	.word	0x0800afa1

0800b078 <__sfp>:
 800b078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b07a:	4607      	mov	r7, r0
 800b07c:	f7ff ffac 	bl	800afd8 <__sfp_lock_acquire>
 800b080:	4b1e      	ldr	r3, [pc, #120]	; (800b0fc <__sfp+0x84>)
 800b082:	681e      	ldr	r6, [r3, #0]
 800b084:	69b3      	ldr	r3, [r6, #24]
 800b086:	b913      	cbnz	r3, 800b08e <__sfp+0x16>
 800b088:	4630      	mov	r0, r6
 800b08a:	f7ff ffbd 	bl	800b008 <__sinit>
 800b08e:	3648      	adds	r6, #72	; 0x48
 800b090:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b094:	3b01      	subs	r3, #1
 800b096:	d503      	bpl.n	800b0a0 <__sfp+0x28>
 800b098:	6833      	ldr	r3, [r6, #0]
 800b09a:	b30b      	cbz	r3, 800b0e0 <__sfp+0x68>
 800b09c:	6836      	ldr	r6, [r6, #0]
 800b09e:	e7f7      	b.n	800b090 <__sfp+0x18>
 800b0a0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b0a4:	b9d5      	cbnz	r5, 800b0dc <__sfp+0x64>
 800b0a6:	4b16      	ldr	r3, [pc, #88]	; (800b100 <__sfp+0x88>)
 800b0a8:	60e3      	str	r3, [r4, #12]
 800b0aa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b0ae:	6665      	str	r5, [r4, #100]	; 0x64
 800b0b0:	f000 f859 	bl	800b166 <__retarget_lock_init_recursive>
 800b0b4:	f7ff ff96 	bl	800afe4 <__sfp_lock_release>
 800b0b8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b0bc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b0c0:	6025      	str	r5, [r4, #0]
 800b0c2:	61a5      	str	r5, [r4, #24]
 800b0c4:	2208      	movs	r2, #8
 800b0c6:	4629      	mov	r1, r5
 800b0c8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b0cc:	f7fb fac2 	bl	8006654 <memset>
 800b0d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b0d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b0d8:	4620      	mov	r0, r4
 800b0da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0dc:	3468      	adds	r4, #104	; 0x68
 800b0de:	e7d9      	b.n	800b094 <__sfp+0x1c>
 800b0e0:	2104      	movs	r1, #4
 800b0e2:	4638      	mov	r0, r7
 800b0e4:	f7ff ff62 	bl	800afac <__sfmoreglue>
 800b0e8:	4604      	mov	r4, r0
 800b0ea:	6030      	str	r0, [r6, #0]
 800b0ec:	2800      	cmp	r0, #0
 800b0ee:	d1d5      	bne.n	800b09c <__sfp+0x24>
 800b0f0:	f7ff ff78 	bl	800afe4 <__sfp_lock_release>
 800b0f4:	230c      	movs	r3, #12
 800b0f6:	603b      	str	r3, [r7, #0]
 800b0f8:	e7ee      	b.n	800b0d8 <__sfp+0x60>
 800b0fa:	bf00      	nop
 800b0fc:	0800b864 	.word	0x0800b864
 800b100:	ffff0001 	.word	0xffff0001

0800b104 <fiprintf>:
 800b104:	b40e      	push	{r1, r2, r3}
 800b106:	b503      	push	{r0, r1, lr}
 800b108:	4601      	mov	r1, r0
 800b10a:	ab03      	add	r3, sp, #12
 800b10c:	4805      	ldr	r0, [pc, #20]	; (800b124 <fiprintf+0x20>)
 800b10e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b112:	6800      	ldr	r0, [r0, #0]
 800b114:	9301      	str	r3, [sp, #4]
 800b116:	f000 f8a7 	bl	800b268 <_vfiprintf_r>
 800b11a:	b002      	add	sp, #8
 800b11c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b120:	b003      	add	sp, #12
 800b122:	4770      	bx	lr
 800b124:	200000ec 	.word	0x200000ec

0800b128 <_fwalk_reent>:
 800b128:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b12c:	4606      	mov	r6, r0
 800b12e:	4688      	mov	r8, r1
 800b130:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b134:	2700      	movs	r7, #0
 800b136:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b13a:	f1b9 0901 	subs.w	r9, r9, #1
 800b13e:	d505      	bpl.n	800b14c <_fwalk_reent+0x24>
 800b140:	6824      	ldr	r4, [r4, #0]
 800b142:	2c00      	cmp	r4, #0
 800b144:	d1f7      	bne.n	800b136 <_fwalk_reent+0xe>
 800b146:	4638      	mov	r0, r7
 800b148:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b14c:	89ab      	ldrh	r3, [r5, #12]
 800b14e:	2b01      	cmp	r3, #1
 800b150:	d907      	bls.n	800b162 <_fwalk_reent+0x3a>
 800b152:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b156:	3301      	adds	r3, #1
 800b158:	d003      	beq.n	800b162 <_fwalk_reent+0x3a>
 800b15a:	4629      	mov	r1, r5
 800b15c:	4630      	mov	r0, r6
 800b15e:	47c0      	blx	r8
 800b160:	4307      	orrs	r7, r0
 800b162:	3568      	adds	r5, #104	; 0x68
 800b164:	e7e9      	b.n	800b13a <_fwalk_reent+0x12>

0800b166 <__retarget_lock_init_recursive>:
 800b166:	4770      	bx	lr

0800b168 <__retarget_lock_acquire_recursive>:
 800b168:	4770      	bx	lr

0800b16a <__retarget_lock_release_recursive>:
 800b16a:	4770      	bx	lr

0800b16c <memmove>:
 800b16c:	4288      	cmp	r0, r1
 800b16e:	b510      	push	{r4, lr}
 800b170:	eb01 0402 	add.w	r4, r1, r2
 800b174:	d902      	bls.n	800b17c <memmove+0x10>
 800b176:	4284      	cmp	r4, r0
 800b178:	4623      	mov	r3, r4
 800b17a:	d807      	bhi.n	800b18c <memmove+0x20>
 800b17c:	1e43      	subs	r3, r0, #1
 800b17e:	42a1      	cmp	r1, r4
 800b180:	d008      	beq.n	800b194 <memmove+0x28>
 800b182:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b186:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b18a:	e7f8      	b.n	800b17e <memmove+0x12>
 800b18c:	4402      	add	r2, r0
 800b18e:	4601      	mov	r1, r0
 800b190:	428a      	cmp	r2, r1
 800b192:	d100      	bne.n	800b196 <memmove+0x2a>
 800b194:	bd10      	pop	{r4, pc}
 800b196:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b19a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b19e:	e7f7      	b.n	800b190 <memmove+0x24>

0800b1a0 <__malloc_lock>:
 800b1a0:	4801      	ldr	r0, [pc, #4]	; (800b1a8 <__malloc_lock+0x8>)
 800b1a2:	f7ff bfe1 	b.w	800b168 <__retarget_lock_acquire_recursive>
 800b1a6:	bf00      	nop
 800b1a8:	200008ec 	.word	0x200008ec

0800b1ac <__malloc_unlock>:
 800b1ac:	4801      	ldr	r0, [pc, #4]	; (800b1b4 <__malloc_unlock+0x8>)
 800b1ae:	f7ff bfdc 	b.w	800b16a <__retarget_lock_release_recursive>
 800b1b2:	bf00      	nop
 800b1b4:	200008ec 	.word	0x200008ec

0800b1b8 <_realloc_r>:
 800b1b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1bc:	4680      	mov	r8, r0
 800b1be:	4614      	mov	r4, r2
 800b1c0:	460e      	mov	r6, r1
 800b1c2:	b921      	cbnz	r1, 800b1ce <_realloc_r+0x16>
 800b1c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b1c8:	4611      	mov	r1, r2
 800b1ca:	f7fe bfbd 	b.w	800a148 <_malloc_r>
 800b1ce:	b92a      	cbnz	r2, 800b1dc <_realloc_r+0x24>
 800b1d0:	f7fe ff4e 	bl	800a070 <_free_r>
 800b1d4:	4625      	mov	r5, r4
 800b1d6:	4628      	mov	r0, r5
 800b1d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1dc:	f000 faa0 	bl	800b720 <_malloc_usable_size_r>
 800b1e0:	4284      	cmp	r4, r0
 800b1e2:	4607      	mov	r7, r0
 800b1e4:	d802      	bhi.n	800b1ec <_realloc_r+0x34>
 800b1e6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b1ea:	d812      	bhi.n	800b212 <_realloc_r+0x5a>
 800b1ec:	4621      	mov	r1, r4
 800b1ee:	4640      	mov	r0, r8
 800b1f0:	f7fe ffaa 	bl	800a148 <_malloc_r>
 800b1f4:	4605      	mov	r5, r0
 800b1f6:	2800      	cmp	r0, #0
 800b1f8:	d0ed      	beq.n	800b1d6 <_realloc_r+0x1e>
 800b1fa:	42bc      	cmp	r4, r7
 800b1fc:	4622      	mov	r2, r4
 800b1fe:	4631      	mov	r1, r6
 800b200:	bf28      	it	cs
 800b202:	463a      	movcs	r2, r7
 800b204:	f7fe fa4e 	bl	80096a4 <memcpy>
 800b208:	4631      	mov	r1, r6
 800b20a:	4640      	mov	r0, r8
 800b20c:	f7fe ff30 	bl	800a070 <_free_r>
 800b210:	e7e1      	b.n	800b1d6 <_realloc_r+0x1e>
 800b212:	4635      	mov	r5, r6
 800b214:	e7df      	b.n	800b1d6 <_realloc_r+0x1e>

0800b216 <__sfputc_r>:
 800b216:	6893      	ldr	r3, [r2, #8]
 800b218:	3b01      	subs	r3, #1
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	b410      	push	{r4}
 800b21e:	6093      	str	r3, [r2, #8]
 800b220:	da08      	bge.n	800b234 <__sfputc_r+0x1e>
 800b222:	6994      	ldr	r4, [r2, #24]
 800b224:	42a3      	cmp	r3, r4
 800b226:	db01      	blt.n	800b22c <__sfputc_r+0x16>
 800b228:	290a      	cmp	r1, #10
 800b22a:	d103      	bne.n	800b234 <__sfputc_r+0x1e>
 800b22c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b230:	f000 b94a 	b.w	800b4c8 <__swbuf_r>
 800b234:	6813      	ldr	r3, [r2, #0]
 800b236:	1c58      	adds	r0, r3, #1
 800b238:	6010      	str	r0, [r2, #0]
 800b23a:	7019      	strb	r1, [r3, #0]
 800b23c:	4608      	mov	r0, r1
 800b23e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b242:	4770      	bx	lr

0800b244 <__sfputs_r>:
 800b244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b246:	4606      	mov	r6, r0
 800b248:	460f      	mov	r7, r1
 800b24a:	4614      	mov	r4, r2
 800b24c:	18d5      	adds	r5, r2, r3
 800b24e:	42ac      	cmp	r4, r5
 800b250:	d101      	bne.n	800b256 <__sfputs_r+0x12>
 800b252:	2000      	movs	r0, #0
 800b254:	e007      	b.n	800b266 <__sfputs_r+0x22>
 800b256:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b25a:	463a      	mov	r2, r7
 800b25c:	4630      	mov	r0, r6
 800b25e:	f7ff ffda 	bl	800b216 <__sfputc_r>
 800b262:	1c43      	adds	r3, r0, #1
 800b264:	d1f3      	bne.n	800b24e <__sfputs_r+0xa>
 800b266:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b268 <_vfiprintf_r>:
 800b268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b26c:	460d      	mov	r5, r1
 800b26e:	b09d      	sub	sp, #116	; 0x74
 800b270:	4614      	mov	r4, r2
 800b272:	4698      	mov	r8, r3
 800b274:	4606      	mov	r6, r0
 800b276:	b118      	cbz	r0, 800b280 <_vfiprintf_r+0x18>
 800b278:	6983      	ldr	r3, [r0, #24]
 800b27a:	b90b      	cbnz	r3, 800b280 <_vfiprintf_r+0x18>
 800b27c:	f7ff fec4 	bl	800b008 <__sinit>
 800b280:	4b89      	ldr	r3, [pc, #548]	; (800b4a8 <_vfiprintf_r+0x240>)
 800b282:	429d      	cmp	r5, r3
 800b284:	d11b      	bne.n	800b2be <_vfiprintf_r+0x56>
 800b286:	6875      	ldr	r5, [r6, #4]
 800b288:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b28a:	07d9      	lsls	r1, r3, #31
 800b28c:	d405      	bmi.n	800b29a <_vfiprintf_r+0x32>
 800b28e:	89ab      	ldrh	r3, [r5, #12]
 800b290:	059a      	lsls	r2, r3, #22
 800b292:	d402      	bmi.n	800b29a <_vfiprintf_r+0x32>
 800b294:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b296:	f7ff ff67 	bl	800b168 <__retarget_lock_acquire_recursive>
 800b29a:	89ab      	ldrh	r3, [r5, #12]
 800b29c:	071b      	lsls	r3, r3, #28
 800b29e:	d501      	bpl.n	800b2a4 <_vfiprintf_r+0x3c>
 800b2a0:	692b      	ldr	r3, [r5, #16]
 800b2a2:	b9eb      	cbnz	r3, 800b2e0 <_vfiprintf_r+0x78>
 800b2a4:	4629      	mov	r1, r5
 800b2a6:	4630      	mov	r0, r6
 800b2a8:	f000 f960 	bl	800b56c <__swsetup_r>
 800b2ac:	b1c0      	cbz	r0, 800b2e0 <_vfiprintf_r+0x78>
 800b2ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b2b0:	07dc      	lsls	r4, r3, #31
 800b2b2:	d50e      	bpl.n	800b2d2 <_vfiprintf_r+0x6a>
 800b2b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2b8:	b01d      	add	sp, #116	; 0x74
 800b2ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2be:	4b7b      	ldr	r3, [pc, #492]	; (800b4ac <_vfiprintf_r+0x244>)
 800b2c0:	429d      	cmp	r5, r3
 800b2c2:	d101      	bne.n	800b2c8 <_vfiprintf_r+0x60>
 800b2c4:	68b5      	ldr	r5, [r6, #8]
 800b2c6:	e7df      	b.n	800b288 <_vfiprintf_r+0x20>
 800b2c8:	4b79      	ldr	r3, [pc, #484]	; (800b4b0 <_vfiprintf_r+0x248>)
 800b2ca:	429d      	cmp	r5, r3
 800b2cc:	bf08      	it	eq
 800b2ce:	68f5      	ldreq	r5, [r6, #12]
 800b2d0:	e7da      	b.n	800b288 <_vfiprintf_r+0x20>
 800b2d2:	89ab      	ldrh	r3, [r5, #12]
 800b2d4:	0598      	lsls	r0, r3, #22
 800b2d6:	d4ed      	bmi.n	800b2b4 <_vfiprintf_r+0x4c>
 800b2d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b2da:	f7ff ff46 	bl	800b16a <__retarget_lock_release_recursive>
 800b2de:	e7e9      	b.n	800b2b4 <_vfiprintf_r+0x4c>
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	9309      	str	r3, [sp, #36]	; 0x24
 800b2e4:	2320      	movs	r3, #32
 800b2e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b2ea:	f8cd 800c 	str.w	r8, [sp, #12]
 800b2ee:	2330      	movs	r3, #48	; 0x30
 800b2f0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b4b4 <_vfiprintf_r+0x24c>
 800b2f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b2f8:	f04f 0901 	mov.w	r9, #1
 800b2fc:	4623      	mov	r3, r4
 800b2fe:	469a      	mov	sl, r3
 800b300:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b304:	b10a      	cbz	r2, 800b30a <_vfiprintf_r+0xa2>
 800b306:	2a25      	cmp	r2, #37	; 0x25
 800b308:	d1f9      	bne.n	800b2fe <_vfiprintf_r+0x96>
 800b30a:	ebba 0b04 	subs.w	fp, sl, r4
 800b30e:	d00b      	beq.n	800b328 <_vfiprintf_r+0xc0>
 800b310:	465b      	mov	r3, fp
 800b312:	4622      	mov	r2, r4
 800b314:	4629      	mov	r1, r5
 800b316:	4630      	mov	r0, r6
 800b318:	f7ff ff94 	bl	800b244 <__sfputs_r>
 800b31c:	3001      	adds	r0, #1
 800b31e:	f000 80aa 	beq.w	800b476 <_vfiprintf_r+0x20e>
 800b322:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b324:	445a      	add	r2, fp
 800b326:	9209      	str	r2, [sp, #36]	; 0x24
 800b328:	f89a 3000 	ldrb.w	r3, [sl]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	f000 80a2 	beq.w	800b476 <_vfiprintf_r+0x20e>
 800b332:	2300      	movs	r3, #0
 800b334:	f04f 32ff 	mov.w	r2, #4294967295
 800b338:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b33c:	f10a 0a01 	add.w	sl, sl, #1
 800b340:	9304      	str	r3, [sp, #16]
 800b342:	9307      	str	r3, [sp, #28]
 800b344:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b348:	931a      	str	r3, [sp, #104]	; 0x68
 800b34a:	4654      	mov	r4, sl
 800b34c:	2205      	movs	r2, #5
 800b34e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b352:	4858      	ldr	r0, [pc, #352]	; (800b4b4 <_vfiprintf_r+0x24c>)
 800b354:	f7f4 ff44 	bl	80001e0 <memchr>
 800b358:	9a04      	ldr	r2, [sp, #16]
 800b35a:	b9d8      	cbnz	r0, 800b394 <_vfiprintf_r+0x12c>
 800b35c:	06d1      	lsls	r1, r2, #27
 800b35e:	bf44      	itt	mi
 800b360:	2320      	movmi	r3, #32
 800b362:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b366:	0713      	lsls	r3, r2, #28
 800b368:	bf44      	itt	mi
 800b36a:	232b      	movmi	r3, #43	; 0x2b
 800b36c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b370:	f89a 3000 	ldrb.w	r3, [sl]
 800b374:	2b2a      	cmp	r3, #42	; 0x2a
 800b376:	d015      	beq.n	800b3a4 <_vfiprintf_r+0x13c>
 800b378:	9a07      	ldr	r2, [sp, #28]
 800b37a:	4654      	mov	r4, sl
 800b37c:	2000      	movs	r0, #0
 800b37e:	f04f 0c0a 	mov.w	ip, #10
 800b382:	4621      	mov	r1, r4
 800b384:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b388:	3b30      	subs	r3, #48	; 0x30
 800b38a:	2b09      	cmp	r3, #9
 800b38c:	d94e      	bls.n	800b42c <_vfiprintf_r+0x1c4>
 800b38e:	b1b0      	cbz	r0, 800b3be <_vfiprintf_r+0x156>
 800b390:	9207      	str	r2, [sp, #28]
 800b392:	e014      	b.n	800b3be <_vfiprintf_r+0x156>
 800b394:	eba0 0308 	sub.w	r3, r0, r8
 800b398:	fa09 f303 	lsl.w	r3, r9, r3
 800b39c:	4313      	orrs	r3, r2
 800b39e:	9304      	str	r3, [sp, #16]
 800b3a0:	46a2      	mov	sl, r4
 800b3a2:	e7d2      	b.n	800b34a <_vfiprintf_r+0xe2>
 800b3a4:	9b03      	ldr	r3, [sp, #12]
 800b3a6:	1d19      	adds	r1, r3, #4
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	9103      	str	r1, [sp, #12]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	bfbb      	ittet	lt
 800b3b0:	425b      	neglt	r3, r3
 800b3b2:	f042 0202 	orrlt.w	r2, r2, #2
 800b3b6:	9307      	strge	r3, [sp, #28]
 800b3b8:	9307      	strlt	r3, [sp, #28]
 800b3ba:	bfb8      	it	lt
 800b3bc:	9204      	strlt	r2, [sp, #16]
 800b3be:	7823      	ldrb	r3, [r4, #0]
 800b3c0:	2b2e      	cmp	r3, #46	; 0x2e
 800b3c2:	d10c      	bne.n	800b3de <_vfiprintf_r+0x176>
 800b3c4:	7863      	ldrb	r3, [r4, #1]
 800b3c6:	2b2a      	cmp	r3, #42	; 0x2a
 800b3c8:	d135      	bne.n	800b436 <_vfiprintf_r+0x1ce>
 800b3ca:	9b03      	ldr	r3, [sp, #12]
 800b3cc:	1d1a      	adds	r2, r3, #4
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	9203      	str	r2, [sp, #12]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	bfb8      	it	lt
 800b3d6:	f04f 33ff 	movlt.w	r3, #4294967295
 800b3da:	3402      	adds	r4, #2
 800b3dc:	9305      	str	r3, [sp, #20]
 800b3de:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b4c4 <_vfiprintf_r+0x25c>
 800b3e2:	7821      	ldrb	r1, [r4, #0]
 800b3e4:	2203      	movs	r2, #3
 800b3e6:	4650      	mov	r0, sl
 800b3e8:	f7f4 fefa 	bl	80001e0 <memchr>
 800b3ec:	b140      	cbz	r0, 800b400 <_vfiprintf_r+0x198>
 800b3ee:	2340      	movs	r3, #64	; 0x40
 800b3f0:	eba0 000a 	sub.w	r0, r0, sl
 800b3f4:	fa03 f000 	lsl.w	r0, r3, r0
 800b3f8:	9b04      	ldr	r3, [sp, #16]
 800b3fa:	4303      	orrs	r3, r0
 800b3fc:	3401      	adds	r4, #1
 800b3fe:	9304      	str	r3, [sp, #16]
 800b400:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b404:	482c      	ldr	r0, [pc, #176]	; (800b4b8 <_vfiprintf_r+0x250>)
 800b406:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b40a:	2206      	movs	r2, #6
 800b40c:	f7f4 fee8 	bl	80001e0 <memchr>
 800b410:	2800      	cmp	r0, #0
 800b412:	d03f      	beq.n	800b494 <_vfiprintf_r+0x22c>
 800b414:	4b29      	ldr	r3, [pc, #164]	; (800b4bc <_vfiprintf_r+0x254>)
 800b416:	bb1b      	cbnz	r3, 800b460 <_vfiprintf_r+0x1f8>
 800b418:	9b03      	ldr	r3, [sp, #12]
 800b41a:	3307      	adds	r3, #7
 800b41c:	f023 0307 	bic.w	r3, r3, #7
 800b420:	3308      	adds	r3, #8
 800b422:	9303      	str	r3, [sp, #12]
 800b424:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b426:	443b      	add	r3, r7
 800b428:	9309      	str	r3, [sp, #36]	; 0x24
 800b42a:	e767      	b.n	800b2fc <_vfiprintf_r+0x94>
 800b42c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b430:	460c      	mov	r4, r1
 800b432:	2001      	movs	r0, #1
 800b434:	e7a5      	b.n	800b382 <_vfiprintf_r+0x11a>
 800b436:	2300      	movs	r3, #0
 800b438:	3401      	adds	r4, #1
 800b43a:	9305      	str	r3, [sp, #20]
 800b43c:	4619      	mov	r1, r3
 800b43e:	f04f 0c0a 	mov.w	ip, #10
 800b442:	4620      	mov	r0, r4
 800b444:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b448:	3a30      	subs	r2, #48	; 0x30
 800b44a:	2a09      	cmp	r2, #9
 800b44c:	d903      	bls.n	800b456 <_vfiprintf_r+0x1ee>
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d0c5      	beq.n	800b3de <_vfiprintf_r+0x176>
 800b452:	9105      	str	r1, [sp, #20]
 800b454:	e7c3      	b.n	800b3de <_vfiprintf_r+0x176>
 800b456:	fb0c 2101 	mla	r1, ip, r1, r2
 800b45a:	4604      	mov	r4, r0
 800b45c:	2301      	movs	r3, #1
 800b45e:	e7f0      	b.n	800b442 <_vfiprintf_r+0x1da>
 800b460:	ab03      	add	r3, sp, #12
 800b462:	9300      	str	r3, [sp, #0]
 800b464:	462a      	mov	r2, r5
 800b466:	4b16      	ldr	r3, [pc, #88]	; (800b4c0 <_vfiprintf_r+0x258>)
 800b468:	a904      	add	r1, sp, #16
 800b46a:	4630      	mov	r0, r6
 800b46c:	f7fb f99a 	bl	80067a4 <_printf_float>
 800b470:	4607      	mov	r7, r0
 800b472:	1c78      	adds	r0, r7, #1
 800b474:	d1d6      	bne.n	800b424 <_vfiprintf_r+0x1bc>
 800b476:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b478:	07d9      	lsls	r1, r3, #31
 800b47a:	d405      	bmi.n	800b488 <_vfiprintf_r+0x220>
 800b47c:	89ab      	ldrh	r3, [r5, #12]
 800b47e:	059a      	lsls	r2, r3, #22
 800b480:	d402      	bmi.n	800b488 <_vfiprintf_r+0x220>
 800b482:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b484:	f7ff fe71 	bl	800b16a <__retarget_lock_release_recursive>
 800b488:	89ab      	ldrh	r3, [r5, #12]
 800b48a:	065b      	lsls	r3, r3, #25
 800b48c:	f53f af12 	bmi.w	800b2b4 <_vfiprintf_r+0x4c>
 800b490:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b492:	e711      	b.n	800b2b8 <_vfiprintf_r+0x50>
 800b494:	ab03      	add	r3, sp, #12
 800b496:	9300      	str	r3, [sp, #0]
 800b498:	462a      	mov	r2, r5
 800b49a:	4b09      	ldr	r3, [pc, #36]	; (800b4c0 <_vfiprintf_r+0x258>)
 800b49c:	a904      	add	r1, sp, #16
 800b49e:	4630      	mov	r0, r6
 800b4a0:	f7fb fc24 	bl	8006cec <_printf_i>
 800b4a4:	e7e4      	b.n	800b470 <_vfiprintf_r+0x208>
 800b4a6:	bf00      	nop
 800b4a8:	0800bcdc 	.word	0x0800bcdc
 800b4ac:	0800bcfc 	.word	0x0800bcfc
 800b4b0:	0800bcbc 	.word	0x0800bcbc
 800b4b4:	0800bc54 	.word	0x0800bc54
 800b4b8:	0800bc5e 	.word	0x0800bc5e
 800b4bc:	080067a5 	.word	0x080067a5
 800b4c0:	0800b245 	.word	0x0800b245
 800b4c4:	0800bc5a 	.word	0x0800bc5a

0800b4c8 <__swbuf_r>:
 800b4c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4ca:	460e      	mov	r6, r1
 800b4cc:	4614      	mov	r4, r2
 800b4ce:	4605      	mov	r5, r0
 800b4d0:	b118      	cbz	r0, 800b4da <__swbuf_r+0x12>
 800b4d2:	6983      	ldr	r3, [r0, #24]
 800b4d4:	b90b      	cbnz	r3, 800b4da <__swbuf_r+0x12>
 800b4d6:	f7ff fd97 	bl	800b008 <__sinit>
 800b4da:	4b21      	ldr	r3, [pc, #132]	; (800b560 <__swbuf_r+0x98>)
 800b4dc:	429c      	cmp	r4, r3
 800b4de:	d12b      	bne.n	800b538 <__swbuf_r+0x70>
 800b4e0:	686c      	ldr	r4, [r5, #4]
 800b4e2:	69a3      	ldr	r3, [r4, #24]
 800b4e4:	60a3      	str	r3, [r4, #8]
 800b4e6:	89a3      	ldrh	r3, [r4, #12]
 800b4e8:	071a      	lsls	r2, r3, #28
 800b4ea:	d52f      	bpl.n	800b54c <__swbuf_r+0x84>
 800b4ec:	6923      	ldr	r3, [r4, #16]
 800b4ee:	b36b      	cbz	r3, 800b54c <__swbuf_r+0x84>
 800b4f0:	6923      	ldr	r3, [r4, #16]
 800b4f2:	6820      	ldr	r0, [r4, #0]
 800b4f4:	1ac0      	subs	r0, r0, r3
 800b4f6:	6963      	ldr	r3, [r4, #20]
 800b4f8:	b2f6      	uxtb	r6, r6
 800b4fa:	4283      	cmp	r3, r0
 800b4fc:	4637      	mov	r7, r6
 800b4fe:	dc04      	bgt.n	800b50a <__swbuf_r+0x42>
 800b500:	4621      	mov	r1, r4
 800b502:	4628      	mov	r0, r5
 800b504:	f7ff fcec 	bl	800aee0 <_fflush_r>
 800b508:	bb30      	cbnz	r0, 800b558 <__swbuf_r+0x90>
 800b50a:	68a3      	ldr	r3, [r4, #8]
 800b50c:	3b01      	subs	r3, #1
 800b50e:	60a3      	str	r3, [r4, #8]
 800b510:	6823      	ldr	r3, [r4, #0]
 800b512:	1c5a      	adds	r2, r3, #1
 800b514:	6022      	str	r2, [r4, #0]
 800b516:	701e      	strb	r6, [r3, #0]
 800b518:	6963      	ldr	r3, [r4, #20]
 800b51a:	3001      	adds	r0, #1
 800b51c:	4283      	cmp	r3, r0
 800b51e:	d004      	beq.n	800b52a <__swbuf_r+0x62>
 800b520:	89a3      	ldrh	r3, [r4, #12]
 800b522:	07db      	lsls	r3, r3, #31
 800b524:	d506      	bpl.n	800b534 <__swbuf_r+0x6c>
 800b526:	2e0a      	cmp	r6, #10
 800b528:	d104      	bne.n	800b534 <__swbuf_r+0x6c>
 800b52a:	4621      	mov	r1, r4
 800b52c:	4628      	mov	r0, r5
 800b52e:	f7ff fcd7 	bl	800aee0 <_fflush_r>
 800b532:	b988      	cbnz	r0, 800b558 <__swbuf_r+0x90>
 800b534:	4638      	mov	r0, r7
 800b536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b538:	4b0a      	ldr	r3, [pc, #40]	; (800b564 <__swbuf_r+0x9c>)
 800b53a:	429c      	cmp	r4, r3
 800b53c:	d101      	bne.n	800b542 <__swbuf_r+0x7a>
 800b53e:	68ac      	ldr	r4, [r5, #8]
 800b540:	e7cf      	b.n	800b4e2 <__swbuf_r+0x1a>
 800b542:	4b09      	ldr	r3, [pc, #36]	; (800b568 <__swbuf_r+0xa0>)
 800b544:	429c      	cmp	r4, r3
 800b546:	bf08      	it	eq
 800b548:	68ec      	ldreq	r4, [r5, #12]
 800b54a:	e7ca      	b.n	800b4e2 <__swbuf_r+0x1a>
 800b54c:	4621      	mov	r1, r4
 800b54e:	4628      	mov	r0, r5
 800b550:	f000 f80c 	bl	800b56c <__swsetup_r>
 800b554:	2800      	cmp	r0, #0
 800b556:	d0cb      	beq.n	800b4f0 <__swbuf_r+0x28>
 800b558:	f04f 37ff 	mov.w	r7, #4294967295
 800b55c:	e7ea      	b.n	800b534 <__swbuf_r+0x6c>
 800b55e:	bf00      	nop
 800b560:	0800bcdc 	.word	0x0800bcdc
 800b564:	0800bcfc 	.word	0x0800bcfc
 800b568:	0800bcbc 	.word	0x0800bcbc

0800b56c <__swsetup_r>:
 800b56c:	4b32      	ldr	r3, [pc, #200]	; (800b638 <__swsetup_r+0xcc>)
 800b56e:	b570      	push	{r4, r5, r6, lr}
 800b570:	681d      	ldr	r5, [r3, #0]
 800b572:	4606      	mov	r6, r0
 800b574:	460c      	mov	r4, r1
 800b576:	b125      	cbz	r5, 800b582 <__swsetup_r+0x16>
 800b578:	69ab      	ldr	r3, [r5, #24]
 800b57a:	b913      	cbnz	r3, 800b582 <__swsetup_r+0x16>
 800b57c:	4628      	mov	r0, r5
 800b57e:	f7ff fd43 	bl	800b008 <__sinit>
 800b582:	4b2e      	ldr	r3, [pc, #184]	; (800b63c <__swsetup_r+0xd0>)
 800b584:	429c      	cmp	r4, r3
 800b586:	d10f      	bne.n	800b5a8 <__swsetup_r+0x3c>
 800b588:	686c      	ldr	r4, [r5, #4]
 800b58a:	89a3      	ldrh	r3, [r4, #12]
 800b58c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b590:	0719      	lsls	r1, r3, #28
 800b592:	d42c      	bmi.n	800b5ee <__swsetup_r+0x82>
 800b594:	06dd      	lsls	r5, r3, #27
 800b596:	d411      	bmi.n	800b5bc <__swsetup_r+0x50>
 800b598:	2309      	movs	r3, #9
 800b59a:	6033      	str	r3, [r6, #0]
 800b59c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b5a0:	81a3      	strh	r3, [r4, #12]
 800b5a2:	f04f 30ff 	mov.w	r0, #4294967295
 800b5a6:	e03e      	b.n	800b626 <__swsetup_r+0xba>
 800b5a8:	4b25      	ldr	r3, [pc, #148]	; (800b640 <__swsetup_r+0xd4>)
 800b5aa:	429c      	cmp	r4, r3
 800b5ac:	d101      	bne.n	800b5b2 <__swsetup_r+0x46>
 800b5ae:	68ac      	ldr	r4, [r5, #8]
 800b5b0:	e7eb      	b.n	800b58a <__swsetup_r+0x1e>
 800b5b2:	4b24      	ldr	r3, [pc, #144]	; (800b644 <__swsetup_r+0xd8>)
 800b5b4:	429c      	cmp	r4, r3
 800b5b6:	bf08      	it	eq
 800b5b8:	68ec      	ldreq	r4, [r5, #12]
 800b5ba:	e7e6      	b.n	800b58a <__swsetup_r+0x1e>
 800b5bc:	0758      	lsls	r0, r3, #29
 800b5be:	d512      	bpl.n	800b5e6 <__swsetup_r+0x7a>
 800b5c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b5c2:	b141      	cbz	r1, 800b5d6 <__swsetup_r+0x6a>
 800b5c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b5c8:	4299      	cmp	r1, r3
 800b5ca:	d002      	beq.n	800b5d2 <__swsetup_r+0x66>
 800b5cc:	4630      	mov	r0, r6
 800b5ce:	f7fe fd4f 	bl	800a070 <_free_r>
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	6363      	str	r3, [r4, #52]	; 0x34
 800b5d6:	89a3      	ldrh	r3, [r4, #12]
 800b5d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b5dc:	81a3      	strh	r3, [r4, #12]
 800b5de:	2300      	movs	r3, #0
 800b5e0:	6063      	str	r3, [r4, #4]
 800b5e2:	6923      	ldr	r3, [r4, #16]
 800b5e4:	6023      	str	r3, [r4, #0]
 800b5e6:	89a3      	ldrh	r3, [r4, #12]
 800b5e8:	f043 0308 	orr.w	r3, r3, #8
 800b5ec:	81a3      	strh	r3, [r4, #12]
 800b5ee:	6923      	ldr	r3, [r4, #16]
 800b5f0:	b94b      	cbnz	r3, 800b606 <__swsetup_r+0x9a>
 800b5f2:	89a3      	ldrh	r3, [r4, #12]
 800b5f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b5f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b5fc:	d003      	beq.n	800b606 <__swsetup_r+0x9a>
 800b5fe:	4621      	mov	r1, r4
 800b600:	4630      	mov	r0, r6
 800b602:	f000 f84d 	bl	800b6a0 <__smakebuf_r>
 800b606:	89a0      	ldrh	r0, [r4, #12]
 800b608:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b60c:	f010 0301 	ands.w	r3, r0, #1
 800b610:	d00a      	beq.n	800b628 <__swsetup_r+0xbc>
 800b612:	2300      	movs	r3, #0
 800b614:	60a3      	str	r3, [r4, #8]
 800b616:	6963      	ldr	r3, [r4, #20]
 800b618:	425b      	negs	r3, r3
 800b61a:	61a3      	str	r3, [r4, #24]
 800b61c:	6923      	ldr	r3, [r4, #16]
 800b61e:	b943      	cbnz	r3, 800b632 <__swsetup_r+0xc6>
 800b620:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b624:	d1ba      	bne.n	800b59c <__swsetup_r+0x30>
 800b626:	bd70      	pop	{r4, r5, r6, pc}
 800b628:	0781      	lsls	r1, r0, #30
 800b62a:	bf58      	it	pl
 800b62c:	6963      	ldrpl	r3, [r4, #20]
 800b62e:	60a3      	str	r3, [r4, #8]
 800b630:	e7f4      	b.n	800b61c <__swsetup_r+0xb0>
 800b632:	2000      	movs	r0, #0
 800b634:	e7f7      	b.n	800b626 <__swsetup_r+0xba>
 800b636:	bf00      	nop
 800b638:	200000ec 	.word	0x200000ec
 800b63c:	0800bcdc 	.word	0x0800bcdc
 800b640:	0800bcfc 	.word	0x0800bcfc
 800b644:	0800bcbc 	.word	0x0800bcbc

0800b648 <abort>:
 800b648:	b508      	push	{r3, lr}
 800b64a:	2006      	movs	r0, #6
 800b64c:	f000 f898 	bl	800b780 <raise>
 800b650:	2001      	movs	r0, #1
 800b652:	f7f6 ff77 	bl	8002544 <_exit>

0800b656 <__swhatbuf_r>:
 800b656:	b570      	push	{r4, r5, r6, lr}
 800b658:	460e      	mov	r6, r1
 800b65a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b65e:	2900      	cmp	r1, #0
 800b660:	b096      	sub	sp, #88	; 0x58
 800b662:	4614      	mov	r4, r2
 800b664:	461d      	mov	r5, r3
 800b666:	da08      	bge.n	800b67a <__swhatbuf_r+0x24>
 800b668:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b66c:	2200      	movs	r2, #0
 800b66e:	602a      	str	r2, [r5, #0]
 800b670:	061a      	lsls	r2, r3, #24
 800b672:	d410      	bmi.n	800b696 <__swhatbuf_r+0x40>
 800b674:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b678:	e00e      	b.n	800b698 <__swhatbuf_r+0x42>
 800b67a:	466a      	mov	r2, sp
 800b67c:	f000 f89c 	bl	800b7b8 <_fstat_r>
 800b680:	2800      	cmp	r0, #0
 800b682:	dbf1      	blt.n	800b668 <__swhatbuf_r+0x12>
 800b684:	9a01      	ldr	r2, [sp, #4]
 800b686:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b68a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b68e:	425a      	negs	r2, r3
 800b690:	415a      	adcs	r2, r3
 800b692:	602a      	str	r2, [r5, #0]
 800b694:	e7ee      	b.n	800b674 <__swhatbuf_r+0x1e>
 800b696:	2340      	movs	r3, #64	; 0x40
 800b698:	2000      	movs	r0, #0
 800b69a:	6023      	str	r3, [r4, #0]
 800b69c:	b016      	add	sp, #88	; 0x58
 800b69e:	bd70      	pop	{r4, r5, r6, pc}

0800b6a0 <__smakebuf_r>:
 800b6a0:	898b      	ldrh	r3, [r1, #12]
 800b6a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b6a4:	079d      	lsls	r5, r3, #30
 800b6a6:	4606      	mov	r6, r0
 800b6a8:	460c      	mov	r4, r1
 800b6aa:	d507      	bpl.n	800b6bc <__smakebuf_r+0x1c>
 800b6ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b6b0:	6023      	str	r3, [r4, #0]
 800b6b2:	6123      	str	r3, [r4, #16]
 800b6b4:	2301      	movs	r3, #1
 800b6b6:	6163      	str	r3, [r4, #20]
 800b6b8:	b002      	add	sp, #8
 800b6ba:	bd70      	pop	{r4, r5, r6, pc}
 800b6bc:	ab01      	add	r3, sp, #4
 800b6be:	466a      	mov	r2, sp
 800b6c0:	f7ff ffc9 	bl	800b656 <__swhatbuf_r>
 800b6c4:	9900      	ldr	r1, [sp, #0]
 800b6c6:	4605      	mov	r5, r0
 800b6c8:	4630      	mov	r0, r6
 800b6ca:	f7fe fd3d 	bl	800a148 <_malloc_r>
 800b6ce:	b948      	cbnz	r0, 800b6e4 <__smakebuf_r+0x44>
 800b6d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6d4:	059a      	lsls	r2, r3, #22
 800b6d6:	d4ef      	bmi.n	800b6b8 <__smakebuf_r+0x18>
 800b6d8:	f023 0303 	bic.w	r3, r3, #3
 800b6dc:	f043 0302 	orr.w	r3, r3, #2
 800b6e0:	81a3      	strh	r3, [r4, #12]
 800b6e2:	e7e3      	b.n	800b6ac <__smakebuf_r+0xc>
 800b6e4:	4b0d      	ldr	r3, [pc, #52]	; (800b71c <__smakebuf_r+0x7c>)
 800b6e6:	62b3      	str	r3, [r6, #40]	; 0x28
 800b6e8:	89a3      	ldrh	r3, [r4, #12]
 800b6ea:	6020      	str	r0, [r4, #0]
 800b6ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b6f0:	81a3      	strh	r3, [r4, #12]
 800b6f2:	9b00      	ldr	r3, [sp, #0]
 800b6f4:	6163      	str	r3, [r4, #20]
 800b6f6:	9b01      	ldr	r3, [sp, #4]
 800b6f8:	6120      	str	r0, [r4, #16]
 800b6fa:	b15b      	cbz	r3, 800b714 <__smakebuf_r+0x74>
 800b6fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b700:	4630      	mov	r0, r6
 800b702:	f000 f86b 	bl	800b7dc <_isatty_r>
 800b706:	b128      	cbz	r0, 800b714 <__smakebuf_r+0x74>
 800b708:	89a3      	ldrh	r3, [r4, #12]
 800b70a:	f023 0303 	bic.w	r3, r3, #3
 800b70e:	f043 0301 	orr.w	r3, r3, #1
 800b712:	81a3      	strh	r3, [r4, #12]
 800b714:	89a0      	ldrh	r0, [r4, #12]
 800b716:	4305      	orrs	r5, r0
 800b718:	81a5      	strh	r5, [r4, #12]
 800b71a:	e7cd      	b.n	800b6b8 <__smakebuf_r+0x18>
 800b71c:	0800afa1 	.word	0x0800afa1

0800b720 <_malloc_usable_size_r>:
 800b720:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b724:	1f18      	subs	r0, r3, #4
 800b726:	2b00      	cmp	r3, #0
 800b728:	bfbc      	itt	lt
 800b72a:	580b      	ldrlt	r3, [r1, r0]
 800b72c:	18c0      	addlt	r0, r0, r3
 800b72e:	4770      	bx	lr

0800b730 <_raise_r>:
 800b730:	291f      	cmp	r1, #31
 800b732:	b538      	push	{r3, r4, r5, lr}
 800b734:	4604      	mov	r4, r0
 800b736:	460d      	mov	r5, r1
 800b738:	d904      	bls.n	800b744 <_raise_r+0x14>
 800b73a:	2316      	movs	r3, #22
 800b73c:	6003      	str	r3, [r0, #0]
 800b73e:	f04f 30ff 	mov.w	r0, #4294967295
 800b742:	bd38      	pop	{r3, r4, r5, pc}
 800b744:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b746:	b112      	cbz	r2, 800b74e <_raise_r+0x1e>
 800b748:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b74c:	b94b      	cbnz	r3, 800b762 <_raise_r+0x32>
 800b74e:	4620      	mov	r0, r4
 800b750:	f000 f830 	bl	800b7b4 <_getpid_r>
 800b754:	462a      	mov	r2, r5
 800b756:	4601      	mov	r1, r0
 800b758:	4620      	mov	r0, r4
 800b75a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b75e:	f000 b817 	b.w	800b790 <_kill_r>
 800b762:	2b01      	cmp	r3, #1
 800b764:	d00a      	beq.n	800b77c <_raise_r+0x4c>
 800b766:	1c59      	adds	r1, r3, #1
 800b768:	d103      	bne.n	800b772 <_raise_r+0x42>
 800b76a:	2316      	movs	r3, #22
 800b76c:	6003      	str	r3, [r0, #0]
 800b76e:	2001      	movs	r0, #1
 800b770:	e7e7      	b.n	800b742 <_raise_r+0x12>
 800b772:	2400      	movs	r4, #0
 800b774:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b778:	4628      	mov	r0, r5
 800b77a:	4798      	blx	r3
 800b77c:	2000      	movs	r0, #0
 800b77e:	e7e0      	b.n	800b742 <_raise_r+0x12>

0800b780 <raise>:
 800b780:	4b02      	ldr	r3, [pc, #8]	; (800b78c <raise+0xc>)
 800b782:	4601      	mov	r1, r0
 800b784:	6818      	ldr	r0, [r3, #0]
 800b786:	f7ff bfd3 	b.w	800b730 <_raise_r>
 800b78a:	bf00      	nop
 800b78c:	200000ec 	.word	0x200000ec

0800b790 <_kill_r>:
 800b790:	b538      	push	{r3, r4, r5, lr}
 800b792:	4d07      	ldr	r5, [pc, #28]	; (800b7b0 <_kill_r+0x20>)
 800b794:	2300      	movs	r3, #0
 800b796:	4604      	mov	r4, r0
 800b798:	4608      	mov	r0, r1
 800b79a:	4611      	mov	r1, r2
 800b79c:	602b      	str	r3, [r5, #0]
 800b79e:	f7f6 fec1 	bl	8002524 <_kill>
 800b7a2:	1c43      	adds	r3, r0, #1
 800b7a4:	d102      	bne.n	800b7ac <_kill_r+0x1c>
 800b7a6:	682b      	ldr	r3, [r5, #0]
 800b7a8:	b103      	cbz	r3, 800b7ac <_kill_r+0x1c>
 800b7aa:	6023      	str	r3, [r4, #0]
 800b7ac:	bd38      	pop	{r3, r4, r5, pc}
 800b7ae:	bf00      	nop
 800b7b0:	200008e8 	.word	0x200008e8

0800b7b4 <_getpid_r>:
 800b7b4:	f7f6 beae 	b.w	8002514 <_getpid>

0800b7b8 <_fstat_r>:
 800b7b8:	b538      	push	{r3, r4, r5, lr}
 800b7ba:	4d07      	ldr	r5, [pc, #28]	; (800b7d8 <_fstat_r+0x20>)
 800b7bc:	2300      	movs	r3, #0
 800b7be:	4604      	mov	r4, r0
 800b7c0:	4608      	mov	r0, r1
 800b7c2:	4611      	mov	r1, r2
 800b7c4:	602b      	str	r3, [r5, #0]
 800b7c6:	f7f6 ff0c 	bl	80025e2 <_fstat>
 800b7ca:	1c43      	adds	r3, r0, #1
 800b7cc:	d102      	bne.n	800b7d4 <_fstat_r+0x1c>
 800b7ce:	682b      	ldr	r3, [r5, #0]
 800b7d0:	b103      	cbz	r3, 800b7d4 <_fstat_r+0x1c>
 800b7d2:	6023      	str	r3, [r4, #0]
 800b7d4:	bd38      	pop	{r3, r4, r5, pc}
 800b7d6:	bf00      	nop
 800b7d8:	200008e8 	.word	0x200008e8

0800b7dc <_isatty_r>:
 800b7dc:	b538      	push	{r3, r4, r5, lr}
 800b7de:	4d06      	ldr	r5, [pc, #24]	; (800b7f8 <_isatty_r+0x1c>)
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	4604      	mov	r4, r0
 800b7e4:	4608      	mov	r0, r1
 800b7e6:	602b      	str	r3, [r5, #0]
 800b7e8:	f7f6 ff0b 	bl	8002602 <_isatty>
 800b7ec:	1c43      	adds	r3, r0, #1
 800b7ee:	d102      	bne.n	800b7f6 <_isatty_r+0x1a>
 800b7f0:	682b      	ldr	r3, [r5, #0]
 800b7f2:	b103      	cbz	r3, 800b7f6 <_isatty_r+0x1a>
 800b7f4:	6023      	str	r3, [r4, #0]
 800b7f6:	bd38      	pop	{r3, r4, r5, pc}
 800b7f8:	200008e8 	.word	0x200008e8

0800b7fc <_init>:
 800b7fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7fe:	bf00      	nop
 800b800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b802:	bc08      	pop	{r3}
 800b804:	469e      	mov	lr, r3
 800b806:	4770      	bx	lr

0800b808 <_fini>:
 800b808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b80a:	bf00      	nop
 800b80c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b80e:	bc08      	pop	{r3}
 800b810:	469e      	mov	lr, r3
 800b812:	4770      	bx	lr
