\hypertarget{struct_x_m_c___u_s_i_c___c_h}{}\doxysection{X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+CH Struct Reference}
\label{struct_x_m_c___u_s_i_c___c_h}\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}}


{\ttfamily \#include $<$xmc\+\_\+usic.\+h$>$}



Collaboration diagram for X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+CH\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=175pt]{struct_x_m_c___u_s_i_c___c_h__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a1e12f98da981dc98db86102268323cfc}{R\+E\+S\+E\+R\+V\+E\+D0}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_afbeb927abee860b5d9de9a3724397f30}{C\+C\+FG}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a8e875a4afa3b3086c13b5a41dda6502d}{R\+E\+S\+E\+R\+V\+E\+D1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_ac74dc94e4d27fbb84dd33f782069f9b8}{K\+S\+C\+FG}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a846c03458ffeb003425751b527da98a9}{F\+DR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_ac24a3d149d1658f5a3d075e6e99a776c}{B\+RG}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a7603f163c676976523885317d3a92b60}{I\+N\+PR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a42a75789a0d6f9752730565f3ca91dab}{D\+X\+CR}} \mbox{[}6\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_ac0ca9662d3c3c3b5c87f18318490f241}{S\+C\+TR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_aed91bdd9eb261f45073545a110361ed9}{T\+C\+SR}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_ae69e2e881ef63d2f0d84e651dc674c41}{PCR\_IICMode}}\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_ae8dea81033cb91c14d0a233238f62356}{PCR\_IISMode}}\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_abdbc80cfff161570e3283e0588346943}{PCR\_SSCMode}}\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a756f5422ef36e8cfc119889c748fbb3f}{PCR}}\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a7380685f38cbbc82786aaa2415b0331b}{PCR\_ASCMode}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_aff38b4f4a85e60c7b1685672e90e3cb3}{C\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a52de05a7801e4ca48fca61f59c58c0f8}{C\+M\+TR}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a30af495cab43bdf1e2d78f75cb562f6f}{PSR\_IICMode}}\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a683aa709802608b8fbf0ae5c46bbbc57}{PSR\_IISMode}}\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a636e3db3e7fc2504bf2c681b225ecf30}{PSR\_SSCMode}}\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a8297fadc65710347c4c91d8bac8a5890}{PSR}}\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a263548090ecdaea04baffa641314961f}{PSR\_ASCMode}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a87e264c5b741951152b3da8cb7895361}{P\+S\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_aa75eed69ee85bb4eac9c5126ca06e5b0}{R\+B\+U\+F\+SR}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a25a4d847366f4f152785e71ef76af3e9}{R\+B\+UF}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a816ebbd45f0e51c58c34f5835bf16ee1}{R\+B\+U\+FD}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_afd3a3a673219ec5da172b8a8a5f1adc0}{R\+B\+U\+F0}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_abdb9415c9ab1015096a22963e43a7a16}{R\+B\+U\+F1}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_aa755e42f206e6aec18bdf212881ab672}{R\+B\+U\+F01\+SR}}
\item 
\mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a02f9c59f5463bf198029d3a83f081b98}{F\+MR}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_abefbb24d6a71a045eb44fb91194fb645}{R\+E\+S\+E\+R\+V\+E\+D2}} \mbox{[}5\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a5f39e470b5c1da9e71b14cfb79aeb5ba}{T\+B\+UF}} \mbox{[}32\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a069f33c158dacd47483e00258186fc94}{B\+YP}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_ab1dfbd7232bb227594d30bd53dba3c64}{B\+Y\+P\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_ab448d1338e17e82a62e4967c7af48239}{T\+B\+C\+TR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_af0d2a1ec3a324c33d43d458521569ec8}{R\+B\+C\+TR}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_ab47e07f1fd3be4d9494795fe6ee5c8c0}{T\+R\+B\+P\+TR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a598626dad52688979638d22e37be7ed0}{T\+R\+B\+SR}}
\item 
\mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_ae5bee7215e8854f822e89cae55052ef4}{T\+R\+B\+S\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a71624f3479ea926bdc85385ff1d23a80}{O\+U\+TR}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_aeb3a941cacc04c7849cff7770b80e582}{O\+U\+T\+DR}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_af6c692f675f68f5ba3a1f431b60513b8}{R\+E\+S\+E\+R\+V\+E\+D3}} \mbox{[}23\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h_a5c27f1c3562104bf69a690cf90622188}{IN}} \mbox{[}32\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
U\+S\+IC channel structure.~\newline
 The members of the structure are same as in the device header file, except for some registers. D\+X0\+CR, D\+X1\+CR, D\+X2\+CR, D\+X3\+CR, D\+X4\+CR and D\+X5\+CR are replaced with the array D\+X\+CR\mbox{[}6\mbox{]}. T\+B\+U\+F0 to T\+B\+U\+F31 are replaced with T\+B\+UF\mbox{[}32\mbox{]}. I\+N0 to I\+N31 are replaced with IN\mbox{[}32\mbox{]}. 

Definition at line 484 of file xmc\+\_\+usic.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_ad3ea67a6f24aebd4210b371c62d58d9a}\label{struct_x_m_c___u_s_i_c___c_h_ad3ea67a6f24aebd4210b371c62d58d9a}} 
\doxysubsubsection{\texorpdfstring{"@49}{@49}}
{\footnotesize\ttfamily union \{ ... \} }

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a360da966f6dba8991bb6e09cea03bd56}\label{struct_x_m_c___u_s_i_c___c_h_a360da966f6dba8991bb6e09cea03bd56}} 
\doxysubsubsection{\texorpdfstring{"@51}{@51}}
{\footnotesize\ttfamily union \{ ... \} }

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_ac24a3d149d1658f5a3d075e6e99a776c}\label{struct_x_m_c___u_s_i_c___c_h_ac24a3d149d1658f5a3d075e6e99a776c}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!BRG@{BRG}}
\index{BRG@{BRG}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{BRG}{BRG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+B\+RG}

Baud rate generator register 

Definition at line 491 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Set\+Baudrate(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Set\+System\+Word\+Length(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Set\+Interword\+Delay(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Set\+Slave\+Select\+Delay(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Config\+External\+Input\+Signal\+To\+B\+R\+G(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Configure\+Shift\+Clock\+Output(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Disable\+Time\+Measurement(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Enable\+Time\+Measurement(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Set\+Baudrate(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Set\+B\+R\+G\+Input\+Clock\+Source(), and X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Set\+Mclk\+Output\+Passive\+Level().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a069f33c158dacd47483e00258186fc94}\label{struct_x_m_c___u_s_i_c___c_h_a069f33c158dacd47483e00258186fc94}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!BYP@{BYP}}
\index{BYP@{BYP}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{BYP}{BYP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+B\+YP}

F\+I\+FO bypass register 

Definition at line 524 of file xmc\+\_\+usic.\+h.

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_ab1dfbd7232bb227594d30bd53dba3c64}\label{struct_x_m_c___u_s_i_c___c_h_ab1dfbd7232bb227594d30bd53dba3c64}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!BYPCR@{BYPCR}}
\index{BYPCR@{BYPCR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{BYPCR}{BYPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+B\+Y\+P\+CR}

F\+I\+FO bypass control register 

Definition at line 525 of file xmc\+\_\+usic.\+h.

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_afbeb927abee860b5d9de9a3724397f30}\label{struct_x_m_c___u_s_i_c___c_h_afbeb927abee860b5d9de9a3724397f30}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!CCFG@{CCFG}}
\index{CCFG@{CCFG}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{CCFG}{CCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+C\+C\+FG}

Channel configuration register 

Definition at line 487 of file xmc\+\_\+usic.\+h.

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_aff38b4f4a85e60c7b1685672e90e3cb3}\label{struct_x_m_c___u_s_i_c___c_h_aff38b4f4a85e60c7b1685672e90e3cb3}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!CCR@{CCR}}
\index{CCR@{CCR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+C\+CR}

Channel control register 

Definition at line 504 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Disable\+Event(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Enable\+Event(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Init(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Disable\+Event(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Enable\+Event(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Disable\+Event(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Enable\+Event(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Init(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Set\+Transmit\+Mode(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Transmit(), X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Disable\+Event(), X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Enable\+Event(), X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Init(), X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Start(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Disable\+Event(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Enable(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Enable\+Event(), and X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Set\+Mode().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a52de05a7801e4ca48fca61f59c58c0f8}\label{struct_x_m_c___u_s_i_c___c_h_a52de05a7801e4ca48fca61f59c58c0f8}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!CMTR@{CMTR}}
\index{CMTR@{CMTR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{CMTR}{CMTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+C\+M\+TR}

Capture mode timer register 

Definition at line 505 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Get\+Capture\+Timer\+Value().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a42a75789a0d6f9752730565f3ca91dab}\label{struct_x_m_c___u_s_i_c___c_h_a42a75789a0d6f9752730565f3ca91dab}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!DXCR@{DXCR}}
\index{DXCR@{DXCR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{DXCR}{DXCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+D\+X\+CR\mbox{[}6\mbox{]}}

Input control registers D\+X0 to D\+X5. 

Definition at line 493 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Set\+Input\+Source(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Set\+Input\+Source(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Set\+Input\+Source(), X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Set\+Input\+Source(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Connect\+Input\+Data\+Shift\+To\+Data\+Input(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Connect\+Input\+Data\+Shift\+To\+P\+P\+P(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Disable\+Delay\+Compensation(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Disable\+Input\+Digital\+Filter(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Disable\+Input\+Inversion(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Disable\+Input\+Sync(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Enable\+Delay\+Compensation(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Enable\+Input\+Digital\+Filter(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Enable\+Input\+Inversion(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Enable\+Input\+Sync(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Set\+Input\+Sampling\+Freq(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Set\+Input\+Source(), and X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Set\+Input\+Trigger\+Combination\+Mode().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a846c03458ffeb003425751b527da98a9}\label{struct_x_m_c___u_s_i_c___c_h_a846c03458ffeb003425751b527da98a9}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!FDR@{FDR}}
\index{FDR@{FDR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{FDR}{FDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+F\+DR}

Fractional divider configuration register 

Definition at line 490 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Set\+Interword\+Delay(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Set\+Baudrate(), and X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Set\+Fractional\+Divider().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a02f9c59f5463bf198029d3a83f081b98}\label{struct_x_m_c___u_s_i_c___c_h_a02f9c59f5463bf198029d3a83f081b98}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!FMR@{FMR}}
\index{FMR@{FMR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{FMR}{FMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+F\+MR}

Flag modification register 

Definition at line 521 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Set\+Transmit\+Buffer\+Status(), and X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Trigger\+Service\+Request().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a5c27f1c3562104bf69a690cf90622188}\label{struct_x_m_c___u_s_i_c___c_h_a5c27f1c3562104bf69a690cf90622188}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!IN@{IN}}
\index{IN@{IN}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{IN}{IN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+IN\mbox{[}32\mbox{]}}

Transmit F\+I\+FO input register 

Definition at line 534 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Master\+Receive\+Ack(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Master\+Receive\+Nack(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Master\+Repeated\+Start(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Master\+Start(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Master\+Stop(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Master\+Transmit(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Slave\+Transmit(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Transmit(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Transmit(), X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Transmit(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+T\+X\+F\+I\+F\+O\+\_\+\+Put\+Data(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+T\+X\+F\+I\+F\+O\+\_\+\+Put\+Data\+F\+L\+E\+Mode(), and X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+T\+X\+F\+I\+F\+O\+\_\+\+Put\+Data\+H\+P\+C\+Mode().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a7603f163c676976523885317d3a92b60}\label{struct_x_m_c___u_s_i_c___c_h_a7603f163c676976523885317d3a92b60}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!INPR@{INPR}}
\index{INPR@{INPR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{INPR}{INPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+I\+N\+PR}

Interrupt node pointer register 

Definition at line 492 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Set\+Interrupt\+Node\+Pointer().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_ac74dc94e4d27fbb84dd33f782069f9b8}\label{struct_x_m_c___u_s_i_c___c_h_ac74dc94e4d27fbb84dd33f782069f9b8}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!KSCFG@{KSCFG}}
\index{KSCFG@{KSCFG}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{KSCFG}{KSCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+K\+S\+C\+FG}

Kernel state configuration register 

Definition at line 489 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Disable(), and X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Enable().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_aeb3a941cacc04c7849cff7770b80e582}\label{struct_x_m_c___u_s_i_c___c_h_aeb3a941cacc04c7849cff7770b80e582}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!OUTDR@{OUTDR}}
\index{OUTDR@{OUTDR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{OUTDR}{OUTDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+O\+U\+T\+DR}

Receive F\+I\+FO debug output register 

Definition at line 532 of file xmc\+\_\+usic.\+h.

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a71624f3479ea926bdc85385ff1d23a80}\label{struct_x_m_c___u_s_i_c___c_h_a71624f3479ea926bdc85385ff1d23a80}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!OUTR@{OUTR}}
\index{OUTR@{OUTR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{OUTR}{OUTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+O\+U\+TR}

Receive F\+I\+FO output register 

Definition at line 531 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Get\+Received\+Data(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Get\+Received\+Data(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Get\+Received\+Data(), X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Get\+Received\+Data(), and X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+R\+X\+F\+I\+F\+O\+\_\+\+Get\+Data().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a756f5422ef36e8cfc119889c748fbb3f}\label{struct_x_m_c___u_s_i_c___c_h_a756f5422ef36e8cfc119889c748fbb3f}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!PCR@{PCR}}
\index{PCR@{PCR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{PCR}{PCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+P\+CR}

Protocol configuration register 

Definition at line 501 of file xmc\+\_\+usic.\+h.

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a7380685f38cbbc82786aaa2415b0331b}\label{struct_x_m_c___u_s_i_c___c_h_a7380685f38cbbc82786aaa2415b0331b}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!PCR\_ASCMode@{PCR\_ASCMode}}
\index{PCR\_ASCMode@{PCR\_ASCMode}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{PCR\_ASCMode}{PCR\_ASCMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+P\+C\+R\+\_\+\+A\+S\+C\+Mode}

\mbox{\hyperlink{struct_u_a_r_t}{U\+A\+RT}} protocol configuration register 

Definition at line 502 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Disable\+Event(), X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Disable\+Master\+Clock(), X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Enable\+Event(), X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Enable\+Master\+Clock(), X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Init(), X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Set\+Pulse\+Length(), and X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Set\+Sample\+Point().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_ae69e2e881ef63d2f0d84e651dc674c41}\label{struct_x_m_c___u_s_i_c___c_h_ae69e2e881ef63d2f0d84e651dc674c41}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!PCR\_IICMode@{PCR\_IICMode}}
\index{PCR\_IICMode@{PCR\_IICMode}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{PCR\_IICMode}{PCR\_IICMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+P\+C\+R\+\_\+\+I\+I\+C\+Mode}

I2C protocol configuration register 

Definition at line 498 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Disable\+Acknowledge\+Address0(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Disable\+Event(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Disable\+Master\+Clock(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Enable\+Acknowledge\+Address0(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Enable\+Event(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Enable\+Master\+Clock(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Get\+Slave\+Address(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Set\+Baudrate(), and X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Set\+Slave\+Address().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_ae8dea81033cb91c14d0a233238f62356}\label{struct_x_m_c___u_s_i_c___c_h_ae8dea81033cb91c14d0a233238f62356}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!PCR\_IISMode@{PCR\_IISMode}}
\index{PCR\_IISMode@{PCR\_IISMode}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{PCR\_IISMode}{PCR\_IISMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+P\+C\+R\+\_\+\+I\+I\+S\+Mode}

I2S protocol configuration register 

Definition at line 499 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Disable\+Event(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Disable\+Master\+Clock(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Enable\+Event(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Enable\+Master\+Clock(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Init(), and X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Word\+Address\+Signal\+Polarity().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_abdbc80cfff161570e3283e0588346943}\label{struct_x_m_c___u_s_i_c___c_h_abdbc80cfff161570e3283e0588346943}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!PCR\_SSCMode@{PCR\_SSCMode}}
\index{PCR\_SSCMode@{PCR\_SSCMode}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{PCR\_SSCMode}{PCR\_SSCMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+P\+C\+R\+\_\+\+S\+S\+C\+Mode}

S\+PI protocol configuration register 

Definition at line 500 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Disable\+Event(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Disable\+F\+E\+M(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Disable\+Interword\+Delay(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Disable\+Master\+Clock(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Disable\+Slave\+Select(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Disable\+Slave\+Select\+Coded\+Mode(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Enable\+Event(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Enable\+F\+E\+M(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Enable\+Interword\+Delay(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Enable\+Master\+Clock(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Enable\+Slave\+Select(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Enable\+Slave\+Select\+Coded\+Mode(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Init(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Set\+Interword\+Delay(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Set\+Interword\+Delay\+S\+C\+L\+K(), and X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Set\+Slave\+Select\+Polarity().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a87e264c5b741951152b3da8cb7895361}\label{struct_x_m_c___u_s_i_c___c_h_a87e264c5b741951152b3da8cb7895361}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!PSCR@{PSCR}}
\index{PSCR@{PSCR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{PSCR}{PSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+P\+S\+CR}

Protocol status clear register 

Definition at line 514 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Clear\+Status\+Flag(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Init(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Clear\+Status\+Flag(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Init(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Clear\+Status\+Flag(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Init(), X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Clear\+Status\+Flag(), and X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Init().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a8297fadc65710347c4c91d8bac8a5890}\label{struct_x_m_c___u_s_i_c___c_h_a8297fadc65710347c4c91d8bac8a5890}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!PSR@{PSR}}
\index{PSR@{PSR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{PSR}{PSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+P\+SR}

Protocol status register 

Definition at line 511 of file xmc\+\_\+usic.\+h.

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a263548090ecdaea04baffa641314961f}\label{struct_x_m_c___u_s_i_c___c_h_a263548090ecdaea04baffa641314961f}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!PSR\_ASCMode@{PSR\_ASCMode}}
\index{PSR\_ASCMode@{PSR\_ASCMode}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{PSR\_ASCMode}{PSR\_ASCMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+P\+S\+R\+\_\+\+A\+S\+C\+Mode}

\mbox{\hyperlink{struct_u_a_r_t}{U\+A\+RT}} protocol status register 

Definition at line 512 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Get\+Status\+Flag().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a30af495cab43bdf1e2d78f75cb562f6f}\label{struct_x_m_c___u_s_i_c___c_h_a30af495cab43bdf1e2d78f75cb562f6f}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!PSR\_IICMode@{PSR\_IICMode}}
\index{PSR\_IICMode@{PSR\_IICMode}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{PSR\_IICMode}{PSR\_IICMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+P\+S\+R\+\_\+\+I\+I\+C\+Mode}

I2C protocol status register 

Definition at line 508 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Get\+Status\+Flag().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a683aa709802608b8fbf0ae5c46bbbc57}\label{struct_x_m_c___u_s_i_c___c_h_a683aa709802608b8fbf0ae5c46bbbc57}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!PSR\_IISMode@{PSR\_IISMode}}
\index{PSR\_IISMode@{PSR\_IISMode}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{PSR\_IISMode}{PSR\_IISMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+P\+S\+R\+\_\+\+I\+I\+S\+Mode}

I2S protocol status register 

Definition at line 509 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Get\+Status\+Flag().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a636e3db3e7fc2504bf2c681b225ecf30}\label{struct_x_m_c___u_s_i_c___c_h_a636e3db3e7fc2504bf2c681b225ecf30}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!PSR\_SSCMode@{PSR\_SSCMode}}
\index{PSR\_SSCMode@{PSR\_SSCMode}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{PSR\_SSCMode}{PSR\_SSCMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+P\+S\+R\+\_\+\+S\+S\+C\+Mode}

S\+PI protocol status register 

Definition at line 510 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Get\+Status\+Flag().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_af0d2a1ec3a324c33d43d458521569ec8}\label{struct_x_m_c___u_s_i_c___c_h_af0d2a1ec3a324c33d43d458521569ec8}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!RBCTR@{RBCTR}}
\index{RBCTR@{RBCTR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{RBCTR}{RBCTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+R\+B\+C\+TR}

Receive F\+I\+FO control register 

Definition at line 527 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Get\+Received\+Data(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Get\+Received\+Data(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Get\+Received\+Data(), X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Get\+Received\+Data(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+R\+X\+F\+I\+F\+O\+\_\+\+Configure(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+R\+X\+F\+I\+F\+O\+\_\+\+Disable\+Event(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+R\+X\+F\+I\+F\+O\+\_\+\+Enable\+Event(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+R\+X\+F\+I\+F\+O\+\_\+\+Set\+Interrupt\+Node\+Pointer(), and X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+R\+X\+F\+I\+F\+O\+\_\+\+Set\+Size\+Trigger\+Limit().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a25a4d847366f4f152785e71ef76af3e9}\label{struct_x_m_c___u_s_i_c___c_h_a25a4d847366f4f152785e71ef76af3e9}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!RBUF@{RBUF}}
\index{RBUF@{RBUF}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{RBUF}{RBUF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+R\+B\+UF}

Receive buffer register 

Definition at line 516 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Get\+Received\+Data(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Get\+Receiver\+Status\+Flag(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Get\+Received\+Data(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Get\+Received\+Data(), and X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Get\+Received\+Data().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_afd3a3a673219ec5da172b8a8a5f1adc0}\label{struct_x_m_c___u_s_i_c___c_h_afd3a3a673219ec5da172b8a8a5f1adc0}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!RBUF0@{RBUF0}}
\index{RBUF0@{RBUF0}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{RBUF0}{RBUF0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+R\+B\+U\+F0}

Receive buffer 0 

Definition at line 518 of file xmc\+\_\+usic.\+h.

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_aa755e42f206e6aec18bdf212881ab672}\label{struct_x_m_c___u_s_i_c___c_h_aa755e42f206e6aec18bdf212881ab672}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!RBUF01SR@{RBUF01SR}}
\index{RBUF01SR@{RBUF01SR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{RBUF01SR}{RBUF01SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+R\+B\+U\+F01\+SR}

Receive buffer status register 

Definition at line 520 of file xmc\+\_\+usic.\+h.

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_abdb9415c9ab1015096a22963e43a7a16}\label{struct_x_m_c___u_s_i_c___c_h_abdb9415c9ab1015096a22963e43a7a16}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!RBUF1@{RBUF1}}
\index{RBUF1@{RBUF1}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{RBUF1}{RBUF1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+R\+B\+U\+F1}

Receive buffer 1 

Definition at line 519 of file xmc\+\_\+usic.\+h.

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a816ebbd45f0e51c58c34f5835bf16ee1}\label{struct_x_m_c___u_s_i_c___c_h_a816ebbd45f0e51c58c34f5835bf16ee1}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!RBUFD@{RBUFD}}
\index{RBUFD@{RBUFD}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{RBUFD}{RBUFD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+R\+B\+U\+FD}

Debug mode receive buffer register 

Definition at line 517 of file xmc\+\_\+usic.\+h.

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_aa75eed69ee85bb4eac9c5126ca06e5b0}\label{struct_x_m_c___u_s_i_c___c_h_aa75eed69ee85bb4eac9c5126ca06e5b0}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!RBUFSR@{RBUFSR}}
\index{RBUFSR@{RBUFSR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{RBUFSR}{RBUFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+R\+B\+U\+F\+SR}

Receive buffer status register 

Definition at line 515 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Get\+Receive\+Buffer\+Status().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a1e12f98da981dc98db86102268323cfc}\label{struct_x_m_c___u_s_i_c___c_h_a1e12f98da981dc98db86102268323cfc}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+R\+E\+S\+E\+R\+V\+E\+D0}



Definition at line 486 of file xmc\+\_\+usic.\+h.

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a8e875a4afa3b3086c13b5a41dda6502d}\label{struct_x_m_c___u_s_i_c___c_h_a8e875a4afa3b3086c13b5a41dda6502d}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+R\+E\+S\+E\+R\+V\+E\+D1}



Definition at line 488 of file xmc\+\_\+usic.\+h.

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_abefbb24d6a71a045eb44fb91194fb645}\label{struct_x_m_c___u_s_i_c___c_h_abefbb24d6a71a045eb44fb91194fb645}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+R\+E\+S\+E\+R\+V\+E\+D2\mbox{[}5\mbox{]}}



Definition at line 522 of file xmc\+\_\+usic.\+h.

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_af6c692f675f68f5ba3a1f431b60513b8}\label{struct_x_m_c___u_s_i_c___c_h_af6c692f675f68f5ba3a1f431b60513b8}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+R\+E\+S\+E\+R\+V\+E\+D3\mbox{[}23\mbox{]}}



Definition at line 533 of file xmc\+\_\+usic.\+h.

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_ac0ca9662d3c3c3b5c87f18318490f241}\label{struct_x_m_c___u_s_i_c___c_h_ac0ca9662d3c3c3b5c87f18318490f241}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!SCTR@{SCTR}}
\index{SCTR@{SCTR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{SCTR}{SCTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+S\+C\+TR}

Shift control register 

Definition at line 494 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Init(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Init(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Set\+Bit\+Order\+Lsb\+First(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Set\+Bit\+Order\+Msb\+First(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Init(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Set\+Bit\+Order\+Lsb\+First(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Set\+Bit\+Order\+Msb\+First(), X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Init(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Set\+Data\+Output\+Mode(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Set\+Frame\+Length(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Set\+Passive\+Data\+Level(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Set\+Shift\+Direction(), and X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Set\+Word\+Length().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_ab448d1338e17e82a62e4967c7af48239}\label{struct_x_m_c___u_s_i_c___c_h_ab448d1338e17e82a62e4967c7af48239}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!TBCTR@{TBCTR}}
\index{TBCTR@{TBCTR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{TBCTR}{TBCTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+T\+B\+C\+TR}

Transmit F\+I\+FO control register 

Definition at line 526 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Master\+Receive\+Ack(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Master\+Receive\+Nack(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Master\+Repeated\+Start(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Master\+Start(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Master\+Stop(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Master\+Transmit(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Slave\+Transmit(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Transmit(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Transmit(), X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Transmit(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+T\+X\+F\+I\+F\+O\+\_\+\+Configure(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+T\+X\+F\+I\+F\+O\+\_\+\+Disable\+Event(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+T\+X\+F\+I\+F\+O\+\_\+\+Enable\+Event(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+T\+X\+F\+I\+F\+O\+\_\+\+Set\+Interrupt\+Node\+Pointer(), and X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+T\+X\+F\+I\+F\+O\+\_\+\+Set\+Size\+Trigger\+Limit().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a5f39e470b5c1da9e71b14cfb79aeb5ba}\label{struct_x_m_c___u_s_i_c___c_h_a5f39e470b5c1da9e71b14cfb79aeb5ba}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!TBUF@{TBUF}}
\index{TBUF@{TBUF}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{TBUF}{TBUF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+T\+B\+UF\mbox{[}32\mbox{]}}

Tranmsit buffer registers 

Definition at line 523 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Master\+Receive\+Ack(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Master\+Receive\+Nack(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Master\+Repeated\+Start(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Master\+Start(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Master\+Stop(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Master\+Transmit(), X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Slave\+Transmit(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Transmit(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Transmit(), X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Transmit(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Write\+To\+T\+B\+U\+F(), and X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Write\+To\+T\+B\+U\+F\+T\+C\+I().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_aed91bdd9eb261f45073545a110361ed9}\label{struct_x_m_c___u_s_i_c___c_h_aed91bdd9eb261f45073545a110361ed9}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!TCSR@{TCSR}}
\index{TCSR@{TCSR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{TCSR}{TCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+T\+C\+SR}



Definition at line 495 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+Init(), X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+Init(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Disable\+E\+O\+F(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Disable\+S\+O\+F(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Enable\+E\+O\+F(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Enable\+S\+O\+F(), X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+Init(), X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+Init(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Disable\+Frame\+Length\+Control(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Disable\+T\+B\+U\+F\+Data\+Valid\+Trigger(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Enable\+Frame\+Length\+Control(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Enable\+T\+B\+U\+F\+Data\+Valid\+Trigger(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Get\+Transmit\+Buffer\+Status(), and X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Set\+Start\+Transmision\+Mode().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_ab47e07f1fd3be4d9494795fe6ee5c8c0}\label{struct_x_m_c___u_s_i_c___c_h_ab47e07f1fd3be4d9494795fe6ee5c8c0}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!TRBPTR@{TRBPTR}}
\index{TRBPTR@{TRBPTR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{TRBPTR}{TRBPTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+T\+R\+B\+P\+TR}

Transmit/recive buffer pointer register 

Definition at line 528 of file xmc\+\_\+usic.\+h.

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_ae5bee7215e8854f822e89cae55052ef4}\label{struct_x_m_c___u_s_i_c___c_h_ae5bee7215e8854f822e89cae55052ef4}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!TRBSCR@{TRBSCR}}
\index{TRBSCR@{TRBSCR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{TRBSCR}{TRBSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+T\+R\+B\+S\+CR}

Transmit/receive buffer status clear register 

Definition at line 530 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+R\+X\+F\+I\+F\+O\+\_\+\+Clear\+Event(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+R\+X\+F\+I\+F\+O\+\_\+\+Flush(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+T\+X\+F\+I\+F\+O\+\_\+\+Clear\+Event(), and X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+T\+X\+F\+I\+F\+O\+\_\+\+Flush().

\mbox{\Hypertarget{struct_x_m_c___u_s_i_c___c_h_a598626dad52688979638d22e37be7ed0}\label{struct_x_m_c___u_s_i_c___c_h_a598626dad52688979638d22e37be7ed0}} 
\index{XMC\_USIC\_CH@{XMC\_USIC\_CH}!TRBSR@{TRBSR}}
\index{TRBSR@{TRBSR}!XMC\_USIC\_CH@{XMC\_USIC\_CH}}
\doxysubsubsection{\texorpdfstring{TRBSR}{TRBSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+::\+T\+R\+B\+SR}

Transmit/receive buffer status register 

Definition at line 529 of file xmc\+\_\+usic.\+h.



Referenced by X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+R\+X\+F\+I\+F\+O\+\_\+\+Get\+Event(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+R\+X\+F\+I\+F\+O\+\_\+\+Get\+Level(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+R\+X\+F\+I\+F\+O\+\_\+\+Is\+Empty(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+R\+X\+F\+I\+F\+O\+\_\+\+Is\+Full(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+T\+X\+F\+I\+F\+O\+\_\+\+Get\+Event(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+T\+X\+F\+I\+F\+O\+\_\+\+Get\+Level(), X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+T\+X\+F\+I\+F\+O\+\_\+\+Is\+Empty(), and X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+T\+X\+F\+I\+F\+O\+\_\+\+Is\+Full().



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Libraries/\+X\+M\+C\+Lib/inc/\mbox{\hyperlink{xmc__usic_8h}{xmc\+\_\+usic.\+h}}\end{DoxyCompactItemize}
