
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003335                       # Number of seconds simulated
sim_ticks                                  3335313201                       # Number of ticks simulated
final_tick                               574838236320                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58999                       # Simulator instruction rate (inst/s)
host_op_rate                                    77417                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  93433                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899784                       # Number of bytes of host memory used
host_seconds                                 35697.25                       # Real time elapsed on the host
sim_insts                                  2106101387                       # Number of instructions simulated
sim_ops                                    2763571640                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       165120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       192896                       # Number of bytes read from this memory
system.physmem.bytes_read::total               361728                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        70528                       # Number of bytes written to this memory
system.physmem.bytes_written::total             70528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1290                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1507                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2826                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             551                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  551                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       614035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     49506595                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       498904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     57834449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               108453983                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       614035                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       498904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1112939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21145840                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21145840                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21145840                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       614035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     49506595                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       498904                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     57834449                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              129599823                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7998354                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2875371                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2510551                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185679                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1410265                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374623                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207571                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5912                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3385283                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15986367                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2875371                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582194                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3291377                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         909849                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        393064                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668982                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74520                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7792877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.364046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.173276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4501500     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163932      2.10%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          297607      3.82%     63.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281136      3.61%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456922      5.86%     73.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475441      6.10%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114217      1.47%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           87005      1.12%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415117     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7792877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359495                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.998707                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3494177                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       380521                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3182942                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12802                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        722425                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       315017                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          725                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17893284                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        722425                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3642918                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         136165                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43577                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3045449                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       202334                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17410121                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69166                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81584                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23128721                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79257851                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79257851                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8215671                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2047                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           544626                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2668594                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582869                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9798                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       203571                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16456153                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13844249                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18340                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5028941                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13787228                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7792877                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.776526                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840407                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2728117     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1446017     18.56%     53.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1260766     16.18%     69.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773919      9.93%     79.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       804924     10.33%     90.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472636      6.06%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211870      2.72%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56177      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38451      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7792877                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54803     66.23%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17822     21.54%     87.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10120     12.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10865232     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109698      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2373482     17.14%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494837      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13844249                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.730887                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82745                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005977                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35582459                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21487142                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13382722                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13926994                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34630                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       783640                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143928                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        722425                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          77992                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5624                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16458157                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19832                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2668594                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582869                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3022                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97740                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110503                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208243                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13578483                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2278738                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265765                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2761404                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2049094                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482666                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.697660                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13398100                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13382722                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8221293                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20107317                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.673185                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408871                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5086436                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185970                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7070452                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608352                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.308972                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3274440     46.31%     46.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494224     21.13%     67.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833606     11.79%     79.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283307      4.01%     83.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272851      3.86%     87.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113544      1.61%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298842      4.23%     92.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88859      1.26%     94.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410779      5.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7070452                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410779                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23117887                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33639472                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2862                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 205477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.799835                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.799835                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.250257                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.250257                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62783613                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17554095                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18411542                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7998354                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2851862                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2320500                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195921                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1157806                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1102997                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          299283                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8389                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2854491                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15816884                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2851862                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1402280                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3474018                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1049749                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        636206                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1396564                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82608                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7814232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.501228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4340214     55.54%     55.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          306123      3.92%     59.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          245754      3.14%     62.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          595798      7.62%     70.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          160277      2.05%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          207011      2.65%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152096      1.95%     76.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84260      1.08%     77.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1722699     22.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7814232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.356556                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.977517                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2987032                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       619769                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3338940                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23362                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        845124                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       484747                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4433                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18904119                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10186                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        845124                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3207267                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         126762                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       167902                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3136961                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       330211                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18234968                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2697                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        136191                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       103198                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          150                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25529505                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85109271                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85109271                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15594458                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9934916                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3821                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2193                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           910172                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1706581                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       866366                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13810                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       330749                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17230406                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3686                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13657164                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27206                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5983441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18309595                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          662                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7814232                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.747730                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.883290                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2749630     35.19%     35.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1656460     21.20%     56.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1119155     14.32%     70.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       808430     10.35%     81.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       687322      8.80%     89.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       360658      4.62%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       309131      3.96%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57828      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65618      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7814232                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          80220     70.83%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16994     15.01%     85.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16036     14.16%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11383063     83.35%     83.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193818      1.42%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1510      0.01%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1354920      9.92%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       723853      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13657164                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.707497                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             113251                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008292                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35269016                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23217599                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13308740                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13770415                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        51188                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       680223                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       224563                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        845124                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          53859                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7390                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17234093                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42441                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1706581                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       866366                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2174                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6539                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       114793                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112077                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226870                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13440557                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1271958                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       216606                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1978289                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1896709                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            706331                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.680415                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13317784                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13308740                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8673535                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24496591                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.663935                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354071                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9135586                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11219385                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6014721                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3024                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195822                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6969108                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.609874                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.133734                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2745601     39.40%     39.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1915081     27.48%     66.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       775900     11.13%     78.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       437716      6.28%     84.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       360014      5.17%     89.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       146636      2.10%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       175901      2.52%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87358      1.25%     95.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       324901      4.66%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6969108                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9135586                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11219385                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1668161                       # Number of memory references committed
system.switch_cpus1.commit.loads              1026358                       # Number of loads committed
system.switch_cpus1.commit.membars               1512                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1612000                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10109100                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       228411                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       324901                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23878313                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35313975                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 184122                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9135586                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11219385                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9135586                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.875516                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.875516                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.142183                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.142183                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60452865                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18397729                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17441730                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3024                       # number of misc regfile writes
system.l20.replacements                          1306                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          208545                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17690                       # Sample count of references to valid blocks.
system.l20.avg_refs                         11.788864                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          904.220972                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.066708                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   660.202241                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14804.510079                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055189                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000920                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.040296                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.903596                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3776                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3776                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1185                       # number of Writeback hits
system.l20.Writeback_hits::total                 1185                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3776                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3776                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3776                       # number of overall hits
system.l20.overall_hits::total                   3776                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1290                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1306                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1290                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1306                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1290                       # number of overall misses
system.l20.overall_misses::total                 1306                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1665913                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    129741115                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      131407028                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1665913                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    129741115                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       131407028                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1665913                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    129741115                       # number of overall miss cycles
system.l20.overall_miss_latency::total      131407028                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5066                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5082                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1185                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1185                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5066                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5082                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5066                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5082                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.254639                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.256985                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.254639                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.256985                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.254639                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.256985                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 104119.562500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100574.507752                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100617.938744                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 104119.562500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100574.507752                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100617.938744                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 104119.562500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100574.507752                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100617.938744                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 228                       # number of writebacks
system.l20.writebacks::total                      228                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1290                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1306                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1290                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1306                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1290                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1306                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1543852                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    120061519                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    121605371                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1543852                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    120061519                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    121605371                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1543852                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    120061519                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    121605371                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.254639                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.256985                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.254639                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.256985                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.254639                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.256985                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96490.750000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93070.944961                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93112.841501                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 96490.750000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93070.944961                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93112.841501                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 96490.750000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93070.944961                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93112.841501                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1520                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          802550                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17904                       # Sample count of references to valid blocks.
system.l21.avg_refs                         44.825179                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          836.916300                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.970008                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   758.006125                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         14776.107567                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.051081                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000792                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.046265                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.901862                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         5157                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5157                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1950                       # number of Writeback hits
system.l21.Writeback_hits::total                 1950                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         5157                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5157                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         5157                       # number of overall hits
system.l21.overall_hits::total                   5157                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1507                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1520                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1507                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1520                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1507                       # number of overall misses
system.l21.overall_misses::total                 1520                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1541943                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    154734114                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      156276057                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1541943                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    154734114                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       156276057                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1541943                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    154734114                       # number of overall miss cycles
system.l21.overall_miss_latency::total      156276057                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6664                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6677                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1950                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1950                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6664                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6677                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6664                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6677                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.226140                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.227647                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.226140                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.227647                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.226140                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.227647                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       118611                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 102676.917054                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 102813.195395                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       118611                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 102676.917054                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 102813.195395                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       118611                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 102676.917054                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 102813.195395                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 323                       # number of writebacks
system.l21.writebacks::total                      323                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1507                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1520                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1507                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1520                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1507                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1520                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1442028                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    143161153                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    144603181                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1442028                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    143161153                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    144603181                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1442028                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    143161153                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    144603181                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.226140                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.227647                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.226140                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.227647                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.226140                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.227647                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 110925.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94997.447246                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 95133.671711                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 110925.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 94997.447246                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 95133.671711                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 110925.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 94997.447246                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 95133.671711                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.066671                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701077                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844753.364641                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.066671                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024145                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868697                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668963                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668963                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668963                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668963                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668963                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668963                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2130306                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2130306                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2130306                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2130306                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2130306                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2130306                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668982                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668982                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668982                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668982                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668982                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668982                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 112121.368421                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 112121.368421                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 112121.368421                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 112121.368421                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 112121.368421                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 112121.368421                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1682190                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1682190                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1682190                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1682190                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1682190                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1682190                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105136.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 105136.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 105136.875000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 105136.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 105136.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 105136.875000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5066                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223935166                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5322                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42077.257798                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.073010                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.926990                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777629                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222371                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2066809                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2066809                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2503749                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2503749                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2503749                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2503749                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15449                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15449                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15449                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15449                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15449                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15449                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    938632096                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    938632096                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    938632096                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    938632096                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    938632096                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    938632096                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2082258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2082258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2519198                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2519198                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2519198                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2519198                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007419                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007419                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006133                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006133                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006133                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006133                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 60756.818953                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60756.818953                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 60756.818953                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60756.818953                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 60756.818953                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60756.818953                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1185                       # number of writebacks
system.cpu0.dcache.writebacks::total             1185                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10383                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10383                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10383                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10383                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5066                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5066                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5066                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5066                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5066                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5066                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    156848217                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    156848217                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    156848217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    156848217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    156848217                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    156848217                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002433                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002433                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002011                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002011                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002011                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002011                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30960.958745                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30960.958745                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30960.958745                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30960.958745                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30960.958745                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30960.958745                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969978                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088369960                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194294.274194                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969978                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020785                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1396546                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1396546                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1396546                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1396546                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1396546                       # number of overall hits
system.cpu1.icache.overall_hits::total        1396546                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2182880                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2182880                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2182880                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2182880                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2182880                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2182880                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1396564                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1396564                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1396564                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1396564                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1396564                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1396564                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 121271.111111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 121271.111111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 121271.111111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 121271.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 121271.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 121271.111111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1554943                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1554943                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1554943                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1554943                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1554943                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1554943                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       119611                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       119611                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       119611                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       119611                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       119611                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       119611                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6664                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177809367                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6920                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25694.995231                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.221488                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.778512                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.868053                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.131947                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       966340                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         966340                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       638781                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        638781                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2050                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2050                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1512                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1512                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1605121                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1605121                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1605121                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1605121                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14184                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14184                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14184                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14184                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14184                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14184                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    632277906                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    632277906                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    632277906                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    632277906                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    632277906                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    632277906                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       980524                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       980524                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       638781                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638781                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1512                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1512                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1619305                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1619305                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1619305                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1619305                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014466                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014466                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008759                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008759                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008759                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008759                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44576.840525                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44576.840525                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44576.840525                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44576.840525                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44576.840525                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44576.840525                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1950                       # number of writebacks
system.cpu1.dcache.writebacks::total             1950                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7520                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7520                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7520                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7520                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7520                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7520                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6664                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6664                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6664                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6664                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6664                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6664                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    197097695                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    197097695                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    197097695                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    197097695                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    197097695                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    197097695                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006796                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006796                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004115                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004115                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004115                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004115                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29576.484844                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29576.484844                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29576.484844                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29576.484844                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29576.484844                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29576.484844                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
