{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1596009313550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1596009313550 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "buks 10M25DAF256I7G " "Selected device 10M25DAF256I7G for design \"buks\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1596009313665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1596009313708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1596009313708 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 9021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1596009313791 ""}  } { { "db/pll_altpll.v" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 9021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1596009313791 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1596009314250 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256A7G " "Device 10M08DAF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596009314639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256C7G " "Device 10M08DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596009314639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256I7G " "Device 10M08DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596009314639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256A7G " "Device 10M04DAF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596009314639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256C7G " "Device 10M04DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596009314639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256I7G " "Device 10M04DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596009314639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256A7G " "Device 10M16DAF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596009314639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256C7G " "Device 10M16DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596009314639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256I7G " "Device 10M16DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596009314639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF256C7G " "Device 10M25DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596009314639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF256I7P " "Device 10M25DAF256I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596009314639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF256C7G " "Device 10M50DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596009314639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF256I7G " "Device 10M50DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596009314639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF256C7G " "Device 10M40DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596009314639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF256I7G " "Device 10M40DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596009314639 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1596009314639 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 46487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596009314871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ H3 " "Pin ~ALTERA_TCK~ is reserved at location H3" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 46489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596009314871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ G1 " "Pin ~ALTERA_TDI~ is reserved at location G1" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 46491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596009314871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H1 " "Pin ~ALTERA_TDO~ is reserved at location H1" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 46493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596009314871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ F8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location F8" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 46495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596009314871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 46497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596009314871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ F7 " "Pin ~ALTERA_nSTATUS~ is reserved at location F7" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 46499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596009314871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E7 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E7" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 46501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596009314871 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1596009314871 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1596009314871 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1596009314871 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1596009314871 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1596009314871 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1596009314883 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1596009316096 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "buks.sdc " "Synopsys Design Constraints File file not found: 'buks.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1596009320088 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1596009320089 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1596009320198 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1596009320555 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1596009320556 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1596009320564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596009323401 ""}  } { { "db/pll_altpll.v" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 9021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596009323401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_clk_b~input (placed in PIN P9 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed)) " "Automatically promoted node tx_clk_b~input (placed in PIN P9 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596009323401 ""}  } { { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 46460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596009323401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_clk_a~input (placed in PIN M9 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node tx_clk_a~input (placed in PIN M9 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596009323401 ""}  } { { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 46459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596009323401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_clk_b~input (placed in PIN P8 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed)) " "Automatically promoted node rx_clk_b~input (placed in PIN P8 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596009323401 ""}  } { { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 46468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596009323401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_clk_a~input (placed in PIN L3 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node rx_clk_a~input (placed in PIN L3 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596009323401 ""}  } { { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 46469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596009323401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "double_mac:double_mac_inst\|fifo_wr_clk  " "Automatically promoted node double_mac:double_mac_inst\|fifo_wr_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596009323401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "double_mac:double_mac_inst\|fifo_wr_clk~0 " "Destination node double_mac:double_mac_inst\|fifo_wr_clk~0" {  } { { "double_mac.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/double_mac.sv" 2341 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 44663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596009323401 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1596009323401 ""}  } { { "double_mac.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/double_mac.sv" 2341 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 7752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596009323401 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1596009326095 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1596009326156 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1596009326162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1596009326229 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1596009326336 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1596009326436 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1596009326437 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1596009326486 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1596009328002 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1596009328054 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1596009328054 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596009329737 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1596009329784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1596009332861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596009342232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1596009342472 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1596009436194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:34 " "Fitter placement operations ending: elapsed time is 00:01:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596009436194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1596009441057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "7e+02 ns 1.2% " "7e+02 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1596009463177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X36_Y0 X47_Y11 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X36_Y0 to location X47_Y11" {  } { { "loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X36_Y0 to location X47_Y11"} { { 12 { 0 ""} 36 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1596009465098 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1596009465098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1596009496274 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1596009496274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:54 " "Fitter routing operations ending: elapsed time is 00:00:54" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596009496279 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 39.91 " "Total time spent on timing analysis during the Fitter is 39.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1596009497297 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1596009497571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1596009506784 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1596009506802 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1596009515966 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:26 " "Fitter post-fit operations ending: elapsed time is 00:00:26" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596009523478 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "25 MAX 10 " "25 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "crs_dv_a 3.3-V LVTTL L2 " "Pin crs_dv_a uses I/O standard 3.3-V LVTTL at L2" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { crs_dv_a } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "crs_dv_a" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "crs_dv_b 3.3-V LVTTL P5 " "Pin crs_dv_b uses I/O standard 3.3-V LVTTL at P5" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { crs_dv_b } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "crs_dv_b" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DOUT1 3.3-V LVTTL G15 " "Pin AD_DOUT1 uses I/O standard 3.3-V LVTTL at G15" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { AD_DOUT1 } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD_DOUT1" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DOUT2 3.3-V LVTTL B16 " "Pin AD_DOUT2 uses I/O standard 3.3-V LVTTL at B16" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { AD_DOUT2 } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD_DOUT2" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tx_clk_a 3.3-V LVTTL M9 " "Pin tx_clk_a uses I/O standard 3.3-V LVTTL at M9" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { tx_clk_a } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_clk_a" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tx_clk_b 3.3-V LVTTL P9 " "Pin tx_clk_b uses I/O standard 3.3-V LVTTL at P9" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { tx_clk_b } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_clk_b" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_i 3.3-V LVTTL M3 " "Pin clk_i uses I/O standard 3.3-V LVTTL at M3" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { clk_i } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_i" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IP_ADDR\[4\] 3.3-V LVTTL A8 " "Pin IP_ADDR\[4\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { IP_ADDR[4] } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IP_ADDR\[4\]" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IP_ADDR\[0\] 3.3-V LVTTL A5 " "Pin IP_ADDR\[0\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { IP_ADDR[0] } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IP_ADDR\[0\]" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IP_ADDR\[1\] 3.3-V LVTTL A6 " "Pin IP_ADDR\[1\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { IP_ADDR[1] } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IP_ADDR\[1\]" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IP_ADDR\[2\] 3.3-V LVTTL A7 " "Pin IP_ADDR\[2\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { IP_ADDR[2] } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IP_ADDR\[2\]" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IP_ADDR\[3\] 3.3-V LVTTL L11 " "Pin IP_ADDR\[3\] uses I/O standard 3.3-V LVTTL at L11" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { IP_ADDR[3] } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IP_ADDR\[3\]" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_FD 3.3-V LVTTL A13 " "Pin AD_FD uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { AD_FD } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD_FD" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx_clk_b 3.3-V LVTTL P8 " "Pin rx_clk_b uses I/O standard 3.3-V LVTTL at P8" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rx_clk_b } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_clk_b" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx_clk_a 3.3-V LVTTL L3 " "Pin rx_clk_a uses I/O standard 3.3-V LVTTL at L3" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rx_clk_a } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_clk_a" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx_dv_b 3.3-V LVTTL P6 " "Pin rx_dv_b uses I/O standard 3.3-V LVTTL at P6" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rx_dv_b } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_dv_b" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx_dv_a 3.3-V LVTTL M2 " "Pin rx_dv_a uses I/O standard 3.3-V LVTTL at M2" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rx_dv_a } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_dv_a" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd_b\[1\] 3.3-V LVTTL T6 " "Pin rxd_b\[1\] uses I/O standard 3.3-V LVTTL at T6" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rxd_b[1] } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd_b\[1\]" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd_b\[0\] 3.3-V LVTTL T8 " "Pin rxd_b\[0\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rxd_b[0] } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd_b\[0\]" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd_b\[3\] 3.3-V LVTTL T4 " "Pin rxd_b\[3\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rxd_b[3] } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd_b\[3\]" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd_b\[2\] 3.3-V LVTTL T5 " "Pin rxd_b\[2\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rxd_b[2] } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd_b\[2\]" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd_a\[0\] 3.3-V LVTTL J2 " "Pin rxd_a\[0\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rxd_a[0] } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd_a\[0\]" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd_a\[3\] 3.3-V LVTTL G2 " "Pin rxd_a\[3\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rxd_a[3] } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd_a\[3\]" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd_a\[1\] 3.3-V LVTTL J3 " "Pin rxd_a\[1\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rxd_a[1] } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd_a\[1\]" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd_a\[2\] 3.3-V LVTTL H5 " "Pin rxd_a\[2\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vladimir/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { rxd_a[2] } } } { "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vladimir/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd_a\[2\]" } } } } { "buks.sv" "" { Text "/home/vladimir/Work/BUKS2_imitator32ch/buks.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vladimir/Work/BUKS2_imitator32ch/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596009525767 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1596009525767 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vladimir/Work/BUKS2_imitator32ch/output_files/buks.fit.smsg " "Generated suppressed messages file /home/vladimir/Work/BUKS2_imitator32ch/output_files/buks.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1596009527446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1880 " "Peak virtual memory: 1880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596009531015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 29 10:58:51 2020 " "Processing ended: Wed Jul 29 10:58:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596009531015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:39 " "Elapsed time: 00:03:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596009531015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:08 " "Total CPU time (on all processors): 00:06:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596009531015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1596009531015 ""}
