#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Agnd */
Agnd__0__DM__MASK EQU 0x07
Agnd__0__DM__SHIFT EQU 0
Agnd__0__DR EQU CYREG_PRT1_DR
Agnd__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Agnd__0__HSIOM_MASK EQU 0x0000000F
Agnd__0__HSIOM_SHIFT EQU 0
Agnd__0__INTCFG EQU CYREG_PRT1_INTCFG
Agnd__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Agnd__0__MASK EQU 0x01
Agnd__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Agnd__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Agnd__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Agnd__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Agnd__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Agnd__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Agnd__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Agnd__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Agnd__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Agnd__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Agnd__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Agnd__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Agnd__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Agnd__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Agnd__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Agnd__0__PC EQU CYREG_PRT1_PC
Agnd__0__PC2 EQU CYREG_PRT1_PC2
Agnd__0__PORT EQU 1
Agnd__0__PS EQU CYREG_PRT1_PS
Agnd__0__SHIFT EQU 0
Agnd__DR EQU CYREG_PRT1_DR
Agnd__INTCFG EQU CYREG_PRT1_INTCFG
Agnd__INTSTAT EQU CYREG_PRT1_INTSTAT
Agnd__MASK EQU 0x01
Agnd__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Agnd__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Agnd__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Agnd__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Agnd__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Agnd__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Agnd__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Agnd__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Agnd__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Agnd__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Agnd__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Agnd__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Agnd__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Agnd__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Agnd__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Agnd__PC EQU CYREG_PRT1_PC
Agnd__PC2 EQU CYREG_PRT1_PC2
Agnd__PORT EQU 1
Agnd__PS EQU CYREG_PRT1_PS
Agnd__SHIFT EQU 0

/* P1_6 */
P1_6__0__DM__MASK EQU 0x1C0000
P1_6__0__DM__SHIFT EQU 18
P1_6__0__DR EQU CYREG_PRT1_DR
P1_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_6__0__HSIOM_MASK EQU 0x0F000000
P1_6__0__HSIOM_SHIFT EQU 24
P1_6__0__INTCFG EQU CYREG_PRT1_INTCFG
P1_6__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_6__0__MASK EQU 0x40
P1_6__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_6__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_6__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_6__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_6__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_6__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_6__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_6__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_6__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_6__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_6__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_6__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_6__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_6__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_6__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_6__0__PC EQU CYREG_PRT1_PC
P1_6__0__PC2 EQU CYREG_PRT1_PC2
P1_6__0__PORT EQU 1
P1_6__0__PS EQU CYREG_PRT1_PS
P1_6__0__SHIFT EQU 6
P1_6__DR EQU CYREG_PRT1_DR
P1_6__INTCFG EQU CYREG_PRT1_INTCFG
P1_6__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_6__MASK EQU 0x40
P1_6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_6__PC EQU CYREG_PRT1_PC
P1_6__PC2 EQU CYREG_PRT1_PC2
P1_6__PORT EQU 1
P1_6__PS EQU CYREG_PRT1_PS
P1_6__SHIFT EQU 6

/* PWM_1_cy_m0s8_tcpwm_1 */
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* UD_Ref */
UD_Ref__0__DM__MASK EQU 0x38000
UD_Ref__0__DM__SHIFT EQU 15
UD_Ref__0__DR EQU CYREG_PRT2_DR
UD_Ref__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
UD_Ref__0__HSIOM_MASK EQU 0x00F00000
UD_Ref__0__HSIOM_SHIFT EQU 20
UD_Ref__0__INTCFG EQU CYREG_PRT2_INTCFG
UD_Ref__0__INTSTAT EQU CYREG_PRT2_INTSTAT
UD_Ref__0__MASK EQU 0x20
UD_Ref__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
UD_Ref__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
UD_Ref__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
UD_Ref__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
UD_Ref__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
UD_Ref__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
UD_Ref__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
UD_Ref__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
UD_Ref__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
UD_Ref__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
UD_Ref__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
UD_Ref__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
UD_Ref__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
UD_Ref__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
UD_Ref__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
UD_Ref__0__PC EQU CYREG_PRT2_PC
UD_Ref__0__PC2 EQU CYREG_PRT2_PC2
UD_Ref__0__PORT EQU 2
UD_Ref__0__PS EQU CYREG_PRT2_PS
UD_Ref__0__SHIFT EQU 5
UD_Ref__DR EQU CYREG_PRT2_DR
UD_Ref__INTCFG EQU CYREG_PRT2_INTCFG
UD_Ref__INTSTAT EQU CYREG_PRT2_INTSTAT
UD_Ref__MASK EQU 0x20
UD_Ref__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
UD_Ref__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
UD_Ref__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
UD_Ref__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
UD_Ref__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
UD_Ref__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
UD_Ref__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
UD_Ref__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
UD_Ref__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
UD_Ref__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
UD_Ref__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
UD_Ref__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
UD_Ref__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
UD_Ref__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
UD_Ref__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
UD_Ref__PC EQU CYREG_PRT2_PC
UD_Ref__PC2 EQU CYREG_PRT2_PC2
UD_Ref__PORT EQU 2
UD_Ref__PS EQU CYREG_PRT2_PS
UD_Ref__SHIFT EQU 5

/* UpDown_CounterUDB */
UpDown_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
UpDown_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
UpDown_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
UpDown_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
UpDown_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
UpDown_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
UpDown_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
UpDown_CounterUDB_sC32_counterdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
UpDown_CounterUDB_sC32_counterdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
UpDown_CounterUDB_sC32_counterdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
UpDown_CounterUDB_sC32_counterdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
UpDown_CounterUDB_sC32_counterdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
UpDown_CounterUDB_sC32_counterdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
UpDown_CounterUDB_sC32_counterdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
UpDown_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
UpDown_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
UpDown_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
UpDown_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
UpDown_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
UpDown_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
UpDown_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
UpDown_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
UpDown_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
UpDown_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
UpDown_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
UpDown_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
UpDown_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
UpDown_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
UpDown_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
UpDown_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
UpDown_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
UpDown_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
UpDown_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_UDB_W8_A0_01
UpDown_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_UDB_W8_A1_01
UpDown_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
UpDown_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_UDB_W8_D0_01
UpDown_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_UDB_W8_D1_01
UpDown_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
UpDown_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
UpDown_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_UDB_W8_F0_01
UpDown_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_UDB_W8_F1_01
UpDown_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
UpDown_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
UpDown_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
UpDown_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
UpDown_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
UpDown_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
UpDown_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
UpDown_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
UpDown_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
UpDown_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
UpDown_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_UDB_W8_A0_02
UpDown_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_UDB_W8_A1_02
UpDown_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
UpDown_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_UDB_W8_D0_02
UpDown_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_UDB_W8_D1_02
UpDown_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
UpDown_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
UpDown_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_UDB_W8_F0_02
UpDown_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_UDB_W8_F1_02
UpDown_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UpDown_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UpDown_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
UpDown_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_UDB_W8_A0_03
UpDown_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_UDB_W8_A1_03
UpDown_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
UpDown_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_UDB_W8_D0_03
UpDown_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_UDB_W8_D1_03
UpDown_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
UpDown_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
UpDown_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_UDB_W8_F0_03
UpDown_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_UDB_W8_F1_03
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
UpDown_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
UpDown_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
UpDown_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
UpDown_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
UpDown_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
UpDown_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
UpDown_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
UpDown_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
UpDown_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
UpDown_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
UpDown_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
UpDown_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
UpDown_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
UpDown_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
UpDown_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
UpDown_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
UpDown_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03

/* PWM_Pin */
PWM_Pin__0__DM__MASK EQU 0x07
PWM_Pin__0__DM__SHIFT EQU 0
PWM_Pin__0__DR EQU CYREG_PRT3_DR
PWM_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PWM_Pin__0__HSIOM_MASK EQU 0x0000000F
PWM_Pin__0__HSIOM_SHIFT EQU 0
PWM_Pin__0__INTCFG EQU CYREG_PRT3_INTCFG
PWM_Pin__0__INTSTAT EQU CYREG_PRT3_INTSTAT
PWM_Pin__0__MASK EQU 0x01
PWM_Pin__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
PWM_Pin__0__OUT_SEL_SHIFT EQU 0
PWM_Pin__0__OUT_SEL_VAL EQU 1
PWM_Pin__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWM_Pin__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWM_Pin__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWM_Pin__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWM_Pin__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWM_Pin__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWM_Pin__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWM_Pin__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWM_Pin__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWM_Pin__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWM_Pin__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWM_Pin__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWM_Pin__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWM_Pin__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWM_Pin__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWM_Pin__0__PC EQU CYREG_PRT3_PC
PWM_Pin__0__PC2 EQU CYREG_PRT3_PC2
PWM_Pin__0__PORT EQU 3
PWM_Pin__0__PS EQU CYREG_PRT3_PS
PWM_Pin__0__SHIFT EQU 0
PWM_Pin__DR EQU CYREG_PRT3_DR
PWM_Pin__INTCFG EQU CYREG_PRT3_INTCFG
PWM_Pin__INTSTAT EQU CYREG_PRT3_INTSTAT
PWM_Pin__MASK EQU 0x01
PWM_Pin__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWM_Pin__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWM_Pin__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWM_Pin__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWM_Pin__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWM_Pin__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWM_Pin__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWM_Pin__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWM_Pin__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWM_Pin__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWM_Pin__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWM_Pin__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWM_Pin__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWM_Pin__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWM_Pin__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWM_Pin__PC EQU CYREG_PRT3_PC
PWM_Pin__PC2 EQU CYREG_PRT3_PC2
PWM_Pin__PORT EQU 3
PWM_Pin__PS EQU CYREG_PRT3_PS
PWM_Pin__SHIFT EQU 0

/* CapSense_Cmod */
CapSense_Cmod__0__DM__MASK EQU 0x1C0
CapSense_Cmod__0__DM__SHIFT EQU 6
CapSense_Cmod__0__DR EQU CYREG_PRT4_DR
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_Cmod__0__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__0__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__0__MASK EQU 0x04
CapSense_Cmod__0__PC EQU CYREG_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 2
CapSense_Cmod__Cmod__DM__MASK EQU 0x1C0
CapSense_Cmod__Cmod__DM__SHIFT EQU 6
CapSense_Cmod__Cmod__DR EQU CYREG_PRT4_DR
CapSense_Cmod__Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__Cmod__MASK EQU 0x04
CapSense_Cmod__Cmod__PC EQU CYREG_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 2
CapSense_Cmod__DR EQU CYREG_PRT4_DR
CapSense_Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__MASK EQU 0x04
CapSense_Cmod__PC EQU CYREG_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_PRT4_PS
CapSense_Cmod__SHIFT EQU 2

/* CapSense_CSD_FFB */
CapSense_CSD_FFB__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD_FFB__CSD_COUNTER EQU CYREG_CSD_COUNTER
CapSense_CSD_FFB__CSD_ID EQU CYREG_CSD_ID
CapSense_CSD_FFB__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD_FFB__CSD_NUMBER EQU 0
CapSense_CSD_FFB__CSD_STATUS EQU CYREG_CSD_STATUS

/* CapSense_IDAC1_cy_psoc4_idac */
CapSense_IDAC1_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

/* CapSense_IDAC2_cy_psoc4_idac */
CapSense_IDAC2_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_IDAC2_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT EQU 17

/* CapSense_ISR */
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x8000
CapSense_ISR__INTC_NUMBER EQU 15
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC0000000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* CapSense_SampleClk */
CapSense_SampleClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_SampleClk__ENABLE EQU CYREG_CLK_DIVIDER_A00
CapSense_SampleClk__ENABLE_MASK EQU 0x80000000
CapSense_SampleClk__MASK EQU 0x80000000
CapSense_SampleClk__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* CapSense_SenseClk */
CapSense_SenseClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_SenseClk__ENABLE EQU CYREG_CLK_DIVIDER_B00
CapSense_SenseClk__ENABLE_MASK EQU 0x80000000
CapSense_SenseClk__MASK EQU 0x80000000
CapSense_SenseClk__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* CapSense_Sns */
CapSense_Sns__0__DM__MASK EQU 0x38
CapSense_Sns__0__DM__SHIFT EQU 3
CapSense_Sns__0__DR EQU CYREG_PRT3_DR
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__0__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__0__HSIOM_SHIFT EQU 4
CapSense_Sns__0__INTCFG EQU CYREG_PRT3_INTCFG
CapSense_Sns__0__INTSTAT EQU CYREG_PRT3_INTSTAT
CapSense_Sns__0__MASK EQU 0x02
CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__0__PC EQU CYREG_PRT3_PC
CapSense_Sns__0__PC2 EQU CYREG_PRT3_PC2
CapSense_Sns__0__PORT EQU 3
CapSense_Sns__0__PS EQU CYREG_PRT3_PS
CapSense_Sns__0__SHIFT EQU 1
CapSense_Sns__Button0__BTN__DM__MASK EQU 0x38
CapSense_Sns__Button0__BTN__DM__SHIFT EQU 3
CapSense_Sns__Button0__BTN__DR EQU CYREG_PRT3_DR
CapSense_Sns__Button0__BTN__INTCFG EQU CYREG_PRT3_INTCFG
CapSense_Sns__Button0__BTN__INTSTAT EQU CYREG_PRT3_INTSTAT
CapSense_Sns__Button0__BTN__MASK EQU 0x02
CapSense_Sns__Button0__BTN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__Button0__BTN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__Button0__BTN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__Button0__BTN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__Button0__BTN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__Button0__BTN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__Button0__BTN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__Button0__BTN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__Button0__BTN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__Button0__BTN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__Button0__BTN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__Button0__BTN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__Button0__BTN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__Button0__BTN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__Button0__BTN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__Button0__BTN__PC EQU CYREG_PRT3_PC
CapSense_Sns__Button0__BTN__PC2 EQU CYREG_PRT3_PC2
CapSense_Sns__Button0__BTN__PORT EQU 3
CapSense_Sns__Button0__BTN__PS EQU CYREG_PRT3_PS
CapSense_Sns__Button0__BTN__SHIFT EQU 1
CapSense_Sns__DR EQU CYREG_PRT3_DR
CapSense_Sns__INTCFG EQU CYREG_PRT3_INTCFG
CapSense_Sns__INTSTAT EQU CYREG_PRT3_INTSTAT
CapSense_Sns__MASK EQU 0x02
CapSense_Sns__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__PC EQU CYREG_PRT3_PC
CapSense_Sns__PC2 EQU CYREG_PRT3_PC2
CapSense_Sns__PORT EQU 3
CapSense_Sns__PS EQU CYREG_PRT3_PS
CapSense_Sns__SHIFT EQU 1

/* Feedback */
Feedback__0__DM__MASK EQU 0x1C0
Feedback__0__DM__SHIFT EQU 6
Feedback__0__DR EQU CYREG_PRT1_DR
Feedback__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Feedback__0__HSIOM_MASK EQU 0x00000F00
Feedback__0__HSIOM_SHIFT EQU 8
Feedback__0__INTCFG EQU CYREG_PRT1_INTCFG
Feedback__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Feedback__0__MASK EQU 0x04
Feedback__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Feedback__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Feedback__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Feedback__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Feedback__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Feedback__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Feedback__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Feedback__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Feedback__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Feedback__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Feedback__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Feedback__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Feedback__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Feedback__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Feedback__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Feedback__0__PC EQU CYREG_PRT1_PC
Feedback__0__PC2 EQU CYREG_PRT1_PC2
Feedback__0__PORT EQU 1
Feedback__0__PS EQU CYREG_PRT1_PS
Feedback__0__SHIFT EQU 2
Feedback__DR EQU CYREG_PRT1_DR
Feedback__INTCFG EQU CYREG_PRT1_INTCFG
Feedback__INTSTAT EQU CYREG_PRT1_INTSTAT
Feedback__MASK EQU 0x04
Feedback__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Feedback__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Feedback__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Feedback__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Feedback__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Feedback__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Feedback__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Feedback__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Feedback__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Feedback__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Feedback__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Feedback__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Feedback__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Feedback__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Feedback__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Feedback__PC EQU CYREG_PRT1_PC
Feedback__PC2 EQU CYREG_PRT1_PC2
Feedback__PORT EQU 1
Feedback__PS EQU CYREG_PRT1_PS
Feedback__SHIFT EQU 2

/* Step_A_N */
Step_A_N__0__DM__MASK EQU 0x38
Step_A_N__0__DM__SHIFT EQU 3
Step_A_N__0__DR EQU CYREG_PRT2_DR
Step_A_N__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Step_A_N__0__HSIOM_MASK EQU 0x000000F0
Step_A_N__0__HSIOM_SHIFT EQU 4
Step_A_N__0__INTCFG EQU CYREG_PRT2_INTCFG
Step_A_N__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Step_A_N__0__MASK EQU 0x02
Step_A_N__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Step_A_N__0__OUT_SEL_SHIFT EQU 2
Step_A_N__0__OUT_SEL_VAL EQU 0
Step_A_N__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Step_A_N__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Step_A_N__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Step_A_N__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Step_A_N__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Step_A_N__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Step_A_N__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Step_A_N__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Step_A_N__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Step_A_N__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Step_A_N__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Step_A_N__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Step_A_N__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Step_A_N__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Step_A_N__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Step_A_N__0__PC EQU CYREG_PRT2_PC
Step_A_N__0__PC2 EQU CYREG_PRT2_PC2
Step_A_N__0__PORT EQU 2
Step_A_N__0__PS EQU CYREG_PRT2_PS
Step_A_N__0__SHIFT EQU 1
Step_A_N__DR EQU CYREG_PRT2_DR
Step_A_N__INTCFG EQU CYREG_PRT2_INTCFG
Step_A_N__INTSTAT EQU CYREG_PRT2_INTSTAT
Step_A_N__MASK EQU 0x02
Step_A_N__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Step_A_N__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Step_A_N__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Step_A_N__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Step_A_N__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Step_A_N__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Step_A_N__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Step_A_N__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Step_A_N__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Step_A_N__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Step_A_N__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Step_A_N__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Step_A_N__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Step_A_N__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Step_A_N__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Step_A_N__PC EQU CYREG_PRT2_PC
Step_A_N__PC2 EQU CYREG_PRT2_PC2
Step_A_N__PORT EQU 2
Step_A_N__PS EQU CYREG_PRT2_PS
Step_A_N__SHIFT EQU 1

/* Step_A_P */
Step_A_P__0__DM__MASK EQU 0x07
Step_A_P__0__DM__SHIFT EQU 0
Step_A_P__0__DR EQU CYREG_PRT2_DR
Step_A_P__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Step_A_P__0__HSIOM_MASK EQU 0x0000000F
Step_A_P__0__HSIOM_SHIFT EQU 0
Step_A_P__0__INTCFG EQU CYREG_PRT2_INTCFG
Step_A_P__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Step_A_P__0__MASK EQU 0x01
Step_A_P__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Step_A_P__0__OUT_SEL_SHIFT EQU 0
Step_A_P__0__OUT_SEL_VAL EQU 1
Step_A_P__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Step_A_P__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Step_A_P__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Step_A_P__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Step_A_P__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Step_A_P__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Step_A_P__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Step_A_P__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Step_A_P__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Step_A_P__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Step_A_P__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Step_A_P__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Step_A_P__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Step_A_P__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Step_A_P__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Step_A_P__0__PC EQU CYREG_PRT2_PC
Step_A_P__0__PC2 EQU CYREG_PRT2_PC2
Step_A_P__0__PORT EQU 2
Step_A_P__0__PS EQU CYREG_PRT2_PS
Step_A_P__0__SHIFT EQU 0
Step_A_P__DR EQU CYREG_PRT2_DR
Step_A_P__INTCFG EQU CYREG_PRT2_INTCFG
Step_A_P__INTSTAT EQU CYREG_PRT2_INTSTAT
Step_A_P__MASK EQU 0x01
Step_A_P__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Step_A_P__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Step_A_P__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Step_A_P__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Step_A_P__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Step_A_P__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Step_A_P__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Step_A_P__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Step_A_P__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Step_A_P__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Step_A_P__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Step_A_P__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Step_A_P__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Step_A_P__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Step_A_P__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Step_A_P__PC EQU CYREG_PRT2_PC
Step_A_P__PC2 EQU CYREG_PRT2_PC2
Step_A_P__PORT EQU 2
Step_A_P__PS EQU CYREG_PRT2_PS
Step_A_P__SHIFT EQU 0

/* Step_B_N */
Step_B_N__0__DM__MASK EQU 0xE00
Step_B_N__0__DM__SHIFT EQU 9
Step_B_N__0__DR EQU CYREG_PRT2_DR
Step_B_N__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Step_B_N__0__HSIOM_MASK EQU 0x0000F000
Step_B_N__0__HSIOM_SHIFT EQU 12
Step_B_N__0__INTCFG EQU CYREG_PRT2_INTCFG
Step_B_N__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Step_B_N__0__MASK EQU 0x08
Step_B_N__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Step_B_N__0__OUT_SEL_SHIFT EQU 6
Step_B_N__0__OUT_SEL_VAL EQU 2
Step_B_N__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Step_B_N__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Step_B_N__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Step_B_N__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Step_B_N__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Step_B_N__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Step_B_N__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Step_B_N__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Step_B_N__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Step_B_N__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Step_B_N__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Step_B_N__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Step_B_N__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Step_B_N__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Step_B_N__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Step_B_N__0__PC EQU CYREG_PRT2_PC
Step_B_N__0__PC2 EQU CYREG_PRT2_PC2
Step_B_N__0__PORT EQU 2
Step_B_N__0__PS EQU CYREG_PRT2_PS
Step_B_N__0__SHIFT EQU 3
Step_B_N__DR EQU CYREG_PRT2_DR
Step_B_N__INTCFG EQU CYREG_PRT2_INTCFG
Step_B_N__INTSTAT EQU CYREG_PRT2_INTSTAT
Step_B_N__MASK EQU 0x08
Step_B_N__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Step_B_N__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Step_B_N__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Step_B_N__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Step_B_N__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Step_B_N__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Step_B_N__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Step_B_N__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Step_B_N__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Step_B_N__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Step_B_N__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Step_B_N__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Step_B_N__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Step_B_N__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Step_B_N__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Step_B_N__PC EQU CYREG_PRT2_PC
Step_B_N__PC2 EQU CYREG_PRT2_PC2
Step_B_N__PORT EQU 2
Step_B_N__PS EQU CYREG_PRT2_PS
Step_B_N__SHIFT EQU 3

/* Step_B_P */
Step_B_P__0__DM__MASK EQU 0x1C0
Step_B_P__0__DM__SHIFT EQU 6
Step_B_P__0__DR EQU CYREG_PRT2_DR
Step_B_P__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Step_B_P__0__HSIOM_MASK EQU 0x00000F00
Step_B_P__0__HSIOM_SHIFT EQU 8
Step_B_P__0__INTCFG EQU CYREG_PRT2_INTCFG
Step_B_P__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Step_B_P__0__MASK EQU 0x04
Step_B_P__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Step_B_P__0__OUT_SEL_SHIFT EQU 4
Step_B_P__0__OUT_SEL_VAL EQU 3
Step_B_P__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Step_B_P__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Step_B_P__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Step_B_P__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Step_B_P__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Step_B_P__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Step_B_P__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Step_B_P__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Step_B_P__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Step_B_P__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Step_B_P__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Step_B_P__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Step_B_P__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Step_B_P__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Step_B_P__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Step_B_P__0__PC EQU CYREG_PRT2_PC
Step_B_P__0__PC2 EQU CYREG_PRT2_PC2
Step_B_P__0__PORT EQU 2
Step_B_P__0__PS EQU CYREG_PRT2_PS
Step_B_P__0__SHIFT EQU 2
Step_B_P__DR EQU CYREG_PRT2_DR
Step_B_P__INTCFG EQU CYREG_PRT2_INTCFG
Step_B_P__INTSTAT EQU CYREG_PRT2_INTSTAT
Step_B_P__MASK EQU 0x04
Step_B_P__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Step_B_P__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Step_B_P__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Step_B_P__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Step_B_P__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Step_B_P__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Step_B_P__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Step_B_P__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Step_B_P__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Step_B_P__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Step_B_P__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Step_B_P__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Step_B_P__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Step_B_P__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Step_B_P__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Step_B_P__PC EQU CYREG_PRT2_PC
Step_B_P__PC2 EQU CYREG_PRT2_PC2
Step_B_P__PORT EQU 2
Step_B_P__PS EQU CYREG_PRT2_PS
Step_B_P__SHIFT EQU 2

/* Sum_node */
Sum_node__0__DM__MASK EQU 0x38
Sum_node__0__DM__SHIFT EQU 3
Sum_node__0__DR EQU CYREG_PRT1_DR
Sum_node__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Sum_node__0__HSIOM_MASK EQU 0x000000F0
Sum_node__0__HSIOM_SHIFT EQU 4
Sum_node__0__INTCFG EQU CYREG_PRT1_INTCFG
Sum_node__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Sum_node__0__MASK EQU 0x02
Sum_node__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Sum_node__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Sum_node__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Sum_node__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Sum_node__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Sum_node__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Sum_node__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Sum_node__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Sum_node__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Sum_node__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Sum_node__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Sum_node__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Sum_node__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Sum_node__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Sum_node__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Sum_node__0__PC EQU CYREG_PRT1_PC
Sum_node__0__PC2 EQU CYREG_PRT1_PC2
Sum_node__0__PORT EQU 1
Sum_node__0__PS EQU CYREG_PRT1_PS
Sum_node__0__SHIFT EQU 1
Sum_node__DR EQU CYREG_PRT1_DR
Sum_node__INTCFG EQU CYREG_PRT1_INTCFG
Sum_node__INTSTAT EQU CYREG_PRT1_INTSTAT
Sum_node__MASK EQU 0x02
Sum_node__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Sum_node__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Sum_node__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Sum_node__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Sum_node__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Sum_node__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Sum_node__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Sum_node__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Sum_node__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Sum_node__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Sum_node__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Sum_node__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Sum_node__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Sum_node__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Sum_node__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Sum_node__PC EQU CYREG_PRT1_PC
Sum_node__PC2 EQU CYREG_PRT1_PC2
Sum_node__PORT EQU 1
Sum_node__PS EQU CYREG_PRT1_PS
Sum_node__SHIFT EQU 1

/* Analog_In */
Analog_In__0__DM__MASK EQU 0xE00000
Analog_In__0__DM__SHIFT EQU 21
Analog_In__0__DR EQU CYREG_PRT2_DR
Analog_In__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Analog_In__0__HSIOM_MASK EQU 0xF0000000
Analog_In__0__HSIOM_SHIFT EQU 28
Analog_In__0__INTCFG EQU CYREG_PRT2_INTCFG
Analog_In__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Analog_In__0__MASK EQU 0x80
Analog_In__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Analog_In__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Analog_In__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Analog_In__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Analog_In__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Analog_In__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Analog_In__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Analog_In__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Analog_In__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Analog_In__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Analog_In__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Analog_In__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Analog_In__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Analog_In__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Analog_In__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Analog_In__0__PC EQU CYREG_PRT2_PC
Analog_In__0__PC2 EQU CYREG_PRT2_PC2
Analog_In__0__PORT EQU 2
Analog_In__0__PS EQU CYREG_PRT2_PS
Analog_In__0__SHIFT EQU 7
Analog_In__1__DM__MASK EQU 0x1C0000
Analog_In__1__DM__SHIFT EQU 18
Analog_In__1__DR EQU CYREG_PRT2_DR
Analog_In__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Analog_In__1__HSIOM_MASK EQU 0x0F000000
Analog_In__1__HSIOM_SHIFT EQU 24
Analog_In__1__INTCFG EQU CYREG_PRT2_INTCFG
Analog_In__1__INTSTAT EQU CYREG_PRT2_INTSTAT
Analog_In__1__MASK EQU 0x40
Analog_In__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Analog_In__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Analog_In__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Analog_In__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Analog_In__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Analog_In__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Analog_In__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Analog_In__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Analog_In__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Analog_In__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Analog_In__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Analog_In__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Analog_In__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Analog_In__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Analog_In__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Analog_In__1__PC EQU CYREG_PRT2_PC
Analog_In__1__PC2 EQU CYREG_PRT2_PC2
Analog_In__1__PORT EQU 2
Analog_In__1__PS EQU CYREG_PRT2_PS
Analog_In__1__SHIFT EQU 6
Analog_In__DR EQU CYREG_PRT2_DR
Analog_In__INTCFG EQU CYREG_PRT2_INTCFG
Analog_In__INTSTAT EQU CYREG_PRT2_INTSTAT
Analog_In__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Analog_In__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Analog_In__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Analog_In__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Analog_In__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Analog_In__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Analog_In__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Analog_In__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Analog_In__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Analog_In__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Analog_In__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Analog_In__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Analog_In__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Analog_In__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Analog_In__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Analog_In__PC EQU CYREG_PRT2_PC
Analog_In__PC2 EQU CYREG_PRT2_PC2
Analog_In__PORT EQU 2
Analog_In__PS EQU CYREG_PRT2_PS

/* Button_in */
Button_in__0__DM__MASK EQU 0xE00000
Button_in__0__DM__SHIFT EQU 21
Button_in__0__DR EQU CYREG_PRT0_DR
Button_in__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Button_in__0__HSIOM_MASK EQU 0xF0000000
Button_in__0__HSIOM_SHIFT EQU 28
Button_in__0__INTCFG EQU CYREG_PRT0_INTCFG
Button_in__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Button_in__0__MASK EQU 0x80
Button_in__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Button_in__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Button_in__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Button_in__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Button_in__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Button_in__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Button_in__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Button_in__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Button_in__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Button_in__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Button_in__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Button_in__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Button_in__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Button_in__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Button_in__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Button_in__0__PC EQU CYREG_PRT0_PC
Button_in__0__PC2 EQU CYREG_PRT0_PC2
Button_in__0__PORT EQU 0
Button_in__0__PS EQU CYREG_PRT0_PS
Button_in__0__SHIFT EQU 7
Button_in__DR EQU CYREG_PRT0_DR
Button_in__INTCFG EQU CYREG_PRT0_INTCFG
Button_in__INTSTAT EQU CYREG_PRT0_INTSTAT
Button_in__MASK EQU 0x80
Button_in__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Button_in__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Button_in__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Button_in__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Button_in__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Button_in__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Button_in__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Button_in__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Button_in__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Button_in__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Button_in__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Button_in__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Button_in__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Button_in__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Button_in__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Button_in__PC EQU CYREG_PRT0_PC
Button_in__PC2 EQU CYREG_PRT0_PC2
Button_in__PORT EQU 0
Button_in__PS EQU CYREG_PRT0_PS
Button_in__SHIFT EQU 7

/* I2CMaster_SCB */
I2CMaster_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
I2CMaster_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
I2CMaster_SCB__CTRL EQU CYREG_SCB1_CTRL
I2CMaster_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
I2CMaster_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
I2CMaster_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
I2CMaster_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
I2CMaster_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
I2CMaster_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
I2CMaster_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
I2CMaster_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
I2CMaster_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
I2CMaster_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
I2CMaster_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2CMaster_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2CMaster_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2CMaster_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2CMaster_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2CMaster_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2CMaster_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2CMaster_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2CMaster_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2CMaster_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2CMaster_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2CMaster_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2CMaster_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2CMaster_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2CMaster_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2CMaster_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2CMaster_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2CMaster_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2CMaster_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2CMaster_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2CMaster_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2CMaster_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2CMaster_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2CMaster_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2CMaster_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2CMaster_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2CMaster_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2CMaster_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2CMaster_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2CMaster_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2CMaster_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2CMaster_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2CMaster_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2CMaster_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2CMaster_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2CMaster_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2CMaster_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2CMaster_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2CMaster_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2CMaster_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2CMaster_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2CMaster_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2CMaster_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2CMaster_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2CMaster_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2CMaster_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2CMaster_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2CMaster_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2CMaster_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2CMaster_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2CMaster_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2CMaster_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2CMaster_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2CMaster_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2CMaster_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2CMaster_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2CMaster_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2CMaster_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2CMaster_SCB__SS0_POSISTION EQU 0
I2CMaster_SCB__SS1_POSISTION EQU 1
I2CMaster_SCB__SS2_POSISTION EQU 2
I2CMaster_SCB__SS3_POSISTION EQU 3
I2CMaster_SCB__STATUS EQU CYREG_SCB1_STATUS
I2CMaster_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2CMaster_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2CMaster_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2CMaster_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2CMaster_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2CMaster_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2CMaster_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2CMaster_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* I2CMaster_SCB_IRQ */
I2CMaster_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2CMaster_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2CMaster_SCB_IRQ__INTC_MASK EQU 0x800
I2CMaster_SCB_IRQ__INTC_NUMBER EQU 11
I2CMaster_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
I2CMaster_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2CMaster_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2CMaster_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2CMaster_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2CMaster_SCBCLK */
I2CMaster_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2CMaster_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C01
I2CMaster_SCBCLK__ENABLE_MASK EQU 0x80000000
I2CMaster_SCBCLK__MASK EQU 0x80000000
I2CMaster_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C01

/* I2CMaster_scl */
I2CMaster_scl__0__DM__MASK EQU 0x7000
I2CMaster_scl__0__DM__SHIFT EQU 12
I2CMaster_scl__0__DR EQU CYREG_PRT0_DR
I2CMaster_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
I2CMaster_scl__0__HSIOM_GPIO EQU 0
I2CMaster_scl__0__HSIOM_I2C EQU 14
I2CMaster_scl__0__HSIOM_I2C_SCL EQU 14
I2CMaster_scl__0__HSIOM_MASK EQU 0x000F0000
I2CMaster_scl__0__HSIOM_SHIFT EQU 16
I2CMaster_scl__0__HSIOM_SPI EQU 15
I2CMaster_scl__0__HSIOM_SPI_MOSI EQU 15
I2CMaster_scl__0__HSIOM_UART EQU 9
I2CMaster_scl__0__HSIOM_UART_RX EQU 9
I2CMaster_scl__0__INTCFG EQU CYREG_PRT0_INTCFG
I2CMaster_scl__0__INTSTAT EQU CYREG_PRT0_INTSTAT
I2CMaster_scl__0__MASK EQU 0x10
I2CMaster_scl__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2CMaster_scl__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2CMaster_scl__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2CMaster_scl__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2CMaster_scl__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2CMaster_scl__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2CMaster_scl__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2CMaster_scl__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2CMaster_scl__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2CMaster_scl__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2CMaster_scl__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2CMaster_scl__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2CMaster_scl__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2CMaster_scl__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2CMaster_scl__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2CMaster_scl__0__PC EQU CYREG_PRT0_PC
I2CMaster_scl__0__PC2 EQU CYREG_PRT0_PC2
I2CMaster_scl__0__PORT EQU 0
I2CMaster_scl__0__PS EQU CYREG_PRT0_PS
I2CMaster_scl__0__SHIFT EQU 4
I2CMaster_scl__DR EQU CYREG_PRT0_DR
I2CMaster_scl__INTCFG EQU CYREG_PRT0_INTCFG
I2CMaster_scl__INTSTAT EQU CYREG_PRT0_INTSTAT
I2CMaster_scl__MASK EQU 0x10
I2CMaster_scl__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2CMaster_scl__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2CMaster_scl__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2CMaster_scl__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2CMaster_scl__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2CMaster_scl__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2CMaster_scl__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2CMaster_scl__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2CMaster_scl__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2CMaster_scl__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2CMaster_scl__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2CMaster_scl__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2CMaster_scl__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2CMaster_scl__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2CMaster_scl__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2CMaster_scl__PC EQU CYREG_PRT0_PC
I2CMaster_scl__PC2 EQU CYREG_PRT0_PC2
I2CMaster_scl__PORT EQU 0
I2CMaster_scl__PS EQU CYREG_PRT0_PS
I2CMaster_scl__SHIFT EQU 4

/* I2CMaster_sda */
I2CMaster_sda__0__DM__MASK EQU 0x38000
I2CMaster_sda__0__DM__SHIFT EQU 15
I2CMaster_sda__0__DR EQU CYREG_PRT0_DR
I2CMaster_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
I2CMaster_sda__0__HSIOM_GPIO EQU 0
I2CMaster_sda__0__HSIOM_I2C EQU 14
I2CMaster_sda__0__HSIOM_I2C_SDA EQU 14
I2CMaster_sda__0__HSIOM_MASK EQU 0x00F00000
I2CMaster_sda__0__HSIOM_SHIFT EQU 20
I2CMaster_sda__0__HSIOM_SPI EQU 15
I2CMaster_sda__0__HSIOM_SPI_MISO EQU 15
I2CMaster_sda__0__HSIOM_UART EQU 9
I2CMaster_sda__0__HSIOM_UART_TX EQU 9
I2CMaster_sda__0__INTCFG EQU CYREG_PRT0_INTCFG
I2CMaster_sda__0__INTSTAT EQU CYREG_PRT0_INTSTAT
I2CMaster_sda__0__MASK EQU 0x20
I2CMaster_sda__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2CMaster_sda__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2CMaster_sda__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2CMaster_sda__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2CMaster_sda__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2CMaster_sda__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2CMaster_sda__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2CMaster_sda__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2CMaster_sda__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2CMaster_sda__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2CMaster_sda__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2CMaster_sda__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2CMaster_sda__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2CMaster_sda__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2CMaster_sda__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2CMaster_sda__0__PC EQU CYREG_PRT0_PC
I2CMaster_sda__0__PC2 EQU CYREG_PRT0_PC2
I2CMaster_sda__0__PORT EQU 0
I2CMaster_sda__0__PS EQU CYREG_PRT0_PS
I2CMaster_sda__0__SHIFT EQU 5
I2CMaster_sda__DR EQU CYREG_PRT0_DR
I2CMaster_sda__INTCFG EQU CYREG_PRT0_INTCFG
I2CMaster_sda__INTSTAT EQU CYREG_PRT0_INTSTAT
I2CMaster_sda__MASK EQU 0x20
I2CMaster_sda__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2CMaster_sda__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2CMaster_sda__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2CMaster_sda__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2CMaster_sda__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2CMaster_sda__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2CMaster_sda__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2CMaster_sda__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2CMaster_sda__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2CMaster_sda__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2CMaster_sda__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2CMaster_sda__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2CMaster_sda__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2CMaster_sda__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2CMaster_sda__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2CMaster_sda__PC EQU CYREG_PRT0_PC
I2CMaster_sda__PC2 EQU CYREG_PRT0_PC2
I2CMaster_sda__PORT EQU 0
I2CMaster_sda__PS EQU CYREG_PRT0_PS
I2CMaster_sda__SHIFT EQU 5

/* PWM_Clock */
PWM_Clock__DIVIDER_MASK EQU 0x0000FFFF
PWM_Clock__ENABLE EQU CYREG_CLK_DIVIDER_A02
PWM_Clock__ENABLE_MASK EQU 0x80000000
PWM_Clock__MASK EQU 0x80000000
PWM_Clock__REGISTER EQU CYREG_CLK_DIVIDER_A02

/* QuadDec_1_cy_m0s8_tcpwm_1 */
QuadDec_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
QuadDec_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
QuadDec_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
QuadDec_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
QuadDec_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
QuadDec_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
QuadDec_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
QuadDec_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
QuadDec_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
QuadDec_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
QuadDec_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
QuadDec_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
QuadDec_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
QuadDec_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Quad_In_A */
Quad_In_A__0__DM__MASK EQU 0x38000
Quad_In_A__0__DM__SHIFT EQU 15
Quad_In_A__0__DR EQU CYREG_PRT1_DR
Quad_In_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Quad_In_A__0__HSIOM_MASK EQU 0x00F00000
Quad_In_A__0__HSIOM_SHIFT EQU 20
Quad_In_A__0__INTCFG EQU CYREG_PRT1_INTCFG
Quad_In_A__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Quad_In_A__0__MASK EQU 0x20
Quad_In_A__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Quad_In_A__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Quad_In_A__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Quad_In_A__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Quad_In_A__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Quad_In_A__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Quad_In_A__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Quad_In_A__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Quad_In_A__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Quad_In_A__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Quad_In_A__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Quad_In_A__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Quad_In_A__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Quad_In_A__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Quad_In_A__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Quad_In_A__0__PC EQU CYREG_PRT1_PC
Quad_In_A__0__PC2 EQU CYREG_PRT1_PC2
Quad_In_A__0__PORT EQU 1
Quad_In_A__0__PS EQU CYREG_PRT1_PS
Quad_In_A__0__SHIFT EQU 5
Quad_In_A__DR EQU CYREG_PRT1_DR
Quad_In_A__INTCFG EQU CYREG_PRT1_INTCFG
Quad_In_A__INTSTAT EQU CYREG_PRT1_INTSTAT
Quad_In_A__MASK EQU 0x20
Quad_In_A__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Quad_In_A__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Quad_In_A__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Quad_In_A__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Quad_In_A__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Quad_In_A__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Quad_In_A__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Quad_In_A__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Quad_In_A__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Quad_In_A__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Quad_In_A__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Quad_In_A__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Quad_In_A__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Quad_In_A__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Quad_In_A__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Quad_In_A__PC EQU CYREG_PRT1_PC
Quad_In_A__PC2 EQU CYREG_PRT1_PC2
Quad_In_A__PORT EQU 1
Quad_In_A__PS EQU CYREG_PRT1_PS
Quad_In_A__SHIFT EQU 5

/* Quad_In_B */
Quad_In_B__0__DM__MASK EQU 0x7000
Quad_In_B__0__DM__SHIFT EQU 12
Quad_In_B__0__DR EQU CYREG_PRT1_DR
Quad_In_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Quad_In_B__0__HSIOM_MASK EQU 0x000F0000
Quad_In_B__0__HSIOM_SHIFT EQU 16
Quad_In_B__0__INTCFG EQU CYREG_PRT1_INTCFG
Quad_In_B__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Quad_In_B__0__MASK EQU 0x10
Quad_In_B__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Quad_In_B__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Quad_In_B__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Quad_In_B__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Quad_In_B__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Quad_In_B__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Quad_In_B__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Quad_In_B__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Quad_In_B__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Quad_In_B__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Quad_In_B__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Quad_In_B__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Quad_In_B__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Quad_In_B__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Quad_In_B__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Quad_In_B__0__PC EQU CYREG_PRT1_PC
Quad_In_B__0__PC2 EQU CYREG_PRT1_PC2
Quad_In_B__0__PORT EQU 1
Quad_In_B__0__PS EQU CYREG_PRT1_PS
Quad_In_B__0__SHIFT EQU 4
Quad_In_B__DR EQU CYREG_PRT1_DR
Quad_In_B__INTCFG EQU CYREG_PRT1_INTCFG
Quad_In_B__INTSTAT EQU CYREG_PRT1_INTSTAT
Quad_In_B__MASK EQU 0x10
Quad_In_B__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Quad_In_B__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Quad_In_B__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Quad_In_B__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Quad_In_B__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Quad_In_B__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Quad_In_B__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Quad_In_B__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Quad_In_B__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Quad_In_B__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Quad_In_B__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Quad_In_B__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Quad_In_B__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Quad_In_B__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Quad_In_B__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Quad_In_B__PC EQU CYREG_PRT1_PC
Quad_In_B__PC2 EQU CYREG_PRT1_PC2
Quad_In_B__PORT EQU 1
Quad_In_B__PS EQU CYREG_PRT1_PS
Quad_In_B__SHIFT EQU 4

/* UD_Signal */
UD_Signal__0__DM__MASK EQU 0x7000
UD_Signal__0__DM__SHIFT EQU 12
UD_Signal__0__DR EQU CYREG_PRT2_DR
UD_Signal__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
UD_Signal__0__HSIOM_MASK EQU 0x000F0000
UD_Signal__0__HSIOM_SHIFT EQU 16
UD_Signal__0__INTCFG EQU CYREG_PRT2_INTCFG
UD_Signal__0__INTSTAT EQU CYREG_PRT2_INTSTAT
UD_Signal__0__MASK EQU 0x10
UD_Signal__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
UD_Signal__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
UD_Signal__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
UD_Signal__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
UD_Signal__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
UD_Signal__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
UD_Signal__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
UD_Signal__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
UD_Signal__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
UD_Signal__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
UD_Signal__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
UD_Signal__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
UD_Signal__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
UD_Signal__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
UD_Signal__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
UD_Signal__0__PC EQU CYREG_PRT2_PC
UD_Signal__0__PC2 EQU CYREG_PRT2_PC2
UD_Signal__0__PORT EQU 2
UD_Signal__0__PS EQU CYREG_PRT2_PS
UD_Signal__0__SHIFT EQU 4
UD_Signal__DR EQU CYREG_PRT2_DR
UD_Signal__INTCFG EQU CYREG_PRT2_INTCFG
UD_Signal__INTSTAT EQU CYREG_PRT2_INTSTAT
UD_Signal__MASK EQU 0x10
UD_Signal__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
UD_Signal__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
UD_Signal__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
UD_Signal__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
UD_Signal__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
UD_Signal__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
UD_Signal__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
UD_Signal__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
UD_Signal__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
UD_Signal__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
UD_Signal__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
UD_Signal__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
UD_Signal__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
UD_Signal__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
UD_Signal__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
UD_Signal__PC EQU CYREG_PRT2_PC
UD_Signal__PC2 EQU CYREG_PRT2_PC2
UD_Signal__PORT EQU 2
UD_Signal__PS EQU CYREG_PRT2_PS
UD_Signal__SHIFT EQU 4

/* Quad_Clock */
Quad_Clock__DIVIDER_MASK EQU 0x0000FFFF
Quad_Clock__ENABLE EQU CYREG_CLK_DIVIDER_C00
Quad_Clock__ENABLE_MASK EQU 0x80000000
Quad_Clock__MASK EQU 0x80000000
Quad_Clock__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* ADC_SAR_SEQ_Bypass */
ADC_SAR_SEQ_Bypass__0__DM__MASK EQU 0xE00000
ADC_SAR_SEQ_Bypass__0__DM__SHIFT EQU 21
ADC_SAR_SEQ_Bypass__0__DR EQU CYREG_PRT1_DR
ADC_SAR_SEQ_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_SAR_SEQ_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_SAR_SEQ_Bypass__0__HSIOM_SHIFT EQU 28
ADC_SAR_SEQ_Bypass__0__INTCFG EQU CYREG_PRT1_INTCFG
ADC_SAR_SEQ_Bypass__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_SAR_SEQ_Bypass__0__MASK EQU 0x80
ADC_SAR_SEQ_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_SAR_SEQ_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_SAR_SEQ_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_SAR_SEQ_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_SAR_SEQ_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_SAR_SEQ_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_SAR_SEQ_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_SAR_SEQ_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_SAR_SEQ_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_SAR_SEQ_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_SAR_SEQ_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_SAR_SEQ_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_SAR_SEQ_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_SAR_SEQ_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_SAR_SEQ_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_SAR_SEQ_Bypass__0__PC EQU CYREG_PRT1_PC
ADC_SAR_SEQ_Bypass__0__PC2 EQU CYREG_PRT1_PC2
ADC_SAR_SEQ_Bypass__0__PORT EQU 1
ADC_SAR_SEQ_Bypass__0__PS EQU CYREG_PRT1_PS
ADC_SAR_SEQ_Bypass__0__SHIFT EQU 7
ADC_SAR_SEQ_Bypass__DR EQU CYREG_PRT1_DR
ADC_SAR_SEQ_Bypass__INTCFG EQU CYREG_PRT1_INTCFG
ADC_SAR_SEQ_Bypass__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_SAR_SEQ_Bypass__MASK EQU 0x80
ADC_SAR_SEQ_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_SAR_SEQ_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_SAR_SEQ_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_SAR_SEQ_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_SAR_SEQ_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_SAR_SEQ_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_SAR_SEQ_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_SAR_SEQ_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_SAR_SEQ_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_SAR_SEQ_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_SAR_SEQ_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_SAR_SEQ_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_SAR_SEQ_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_SAR_SEQ_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_SAR_SEQ_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_SAR_SEQ_Bypass__PC EQU CYREG_PRT1_PC
ADC_SAR_SEQ_Bypass__PC2 EQU CYREG_PRT1_PC2
ADC_SAR_SEQ_Bypass__PORT EQU 1
ADC_SAR_SEQ_Bypass__PS EQU CYREG_PRT1_PS
ADC_SAR_SEQ_Bypass__SHIFT EQU 7

/* ADC_SAR_SEQ_cy_psoc4_sar */
ADC_SAR_SEQ_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_SEQ_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_SEQ_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_SEQ_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_SEQ_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_SEQ_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

/* ADC_SAR_SEQ_cy_psoc4_sarmux_8 */
ADC_SAR_SEQ_cy_psoc4_sarmux_8__CH_0_PIN EQU 7
ADC_SAR_SEQ_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_SAR_SEQ_cy_psoc4_sarmux_8__CH_1_PIN EQU 6
ADC_SAR_SEQ_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_SAR_SEQ_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_SAR_SEQ_cy_psoc4_sarmux_8__CH_2_PORT EQU 1
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_SEQ_cy_psoc4_sarmux_8__VNEG EQU 0

/* ADC_SAR_SEQ_intClock */
ADC_SAR_SEQ_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_SAR_SEQ_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A01
ADC_SAR_SEQ_intClock__ENABLE_MASK EQU 0x80000000
ADC_SAR_SEQ_intClock__MASK EQU 0x80000000
ADC_SAR_SEQ_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* ADC_SAR_SEQ_IRQ */
ADC_SAR_SEQ_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_SEQ_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_SEQ_IRQ__INTC_MASK EQU 0x4000
ADC_SAR_SEQ_IRQ__INTC_NUMBER EQU 14
ADC_SAR_SEQ_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_SAR_SEQ_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_SEQ_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_SEQ_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_SEQ_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* ROSSerial_UART_Clock */
ROSSerial_UART_Clock__DIVIDER_MASK EQU 0x0000FFFF
ROSSerial_UART_Clock__ENABLE EQU CYREG_CLK_DIVIDER_B01
ROSSerial_UART_Clock__ENABLE_MASK EQU 0x80000000
ROSSerial_UART_Clock__MASK EQU 0x80000000
ROSSerial_UART_Clock__REGISTER EQU CYREG_CLK_DIVIDER_B01

/* ROSSerial_UART_rx */
ROSSerial_UART_rx__0__DM__MASK EQU 0x07
ROSSerial_UART_rx__0__DM__SHIFT EQU 0
ROSSerial_UART_rx__0__DR EQU CYREG_PRT4_DR
ROSSerial_UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
ROSSerial_UART_rx__0__HSIOM_GPIO EQU 0
ROSSerial_UART_rx__0__HSIOM_I2C EQU 14
ROSSerial_UART_rx__0__HSIOM_I2C_SCL EQU 14
ROSSerial_UART_rx__0__HSIOM_MASK EQU 0x0000000F
ROSSerial_UART_rx__0__HSIOM_SHIFT EQU 0
ROSSerial_UART_rx__0__HSIOM_SPI EQU 15
ROSSerial_UART_rx__0__HSIOM_SPI_MOSI EQU 15
ROSSerial_UART_rx__0__HSIOM_UART EQU 9
ROSSerial_UART_rx__0__HSIOM_UART_RX EQU 9
ROSSerial_UART_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
ROSSerial_UART_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
ROSSerial_UART_rx__0__MASK EQU 0x01
ROSSerial_UART_rx__0__PC EQU CYREG_PRT4_PC
ROSSerial_UART_rx__0__PC2 EQU CYREG_PRT4_PC2
ROSSerial_UART_rx__0__PORT EQU 4
ROSSerial_UART_rx__0__PS EQU CYREG_PRT4_PS
ROSSerial_UART_rx__0__SHIFT EQU 0
ROSSerial_UART_rx__DR EQU CYREG_PRT4_DR
ROSSerial_UART_rx__INTCFG EQU CYREG_PRT4_INTCFG
ROSSerial_UART_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
ROSSerial_UART_rx__MASK EQU 0x01
ROSSerial_UART_rx__PC EQU CYREG_PRT4_PC
ROSSerial_UART_rx__PC2 EQU CYREG_PRT4_PC2
ROSSerial_UART_rx__PORT EQU 4
ROSSerial_UART_rx__PS EQU CYREG_PRT4_PS
ROSSerial_UART_rx__SHIFT EQU 0

/* ROSSerial_UART_SCB */
ROSSerial_UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
ROSSerial_UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
ROSSerial_UART_SCB__CTRL EQU CYREG_SCB0_CTRL
ROSSerial_UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
ROSSerial_UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
ROSSerial_UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
ROSSerial_UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
ROSSerial_UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
ROSSerial_UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
ROSSerial_UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
ROSSerial_UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
ROSSerial_UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
ROSSerial_UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
ROSSerial_UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
ROSSerial_UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
ROSSerial_UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
ROSSerial_UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
ROSSerial_UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
ROSSerial_UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
ROSSerial_UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
ROSSerial_UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
ROSSerial_UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
ROSSerial_UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
ROSSerial_UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
ROSSerial_UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
ROSSerial_UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
ROSSerial_UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
ROSSerial_UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
ROSSerial_UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
ROSSerial_UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
ROSSerial_UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
ROSSerial_UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
ROSSerial_UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
ROSSerial_UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
ROSSerial_UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
ROSSerial_UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
ROSSerial_UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
ROSSerial_UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
ROSSerial_UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
ROSSerial_UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
ROSSerial_UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
ROSSerial_UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
ROSSerial_UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
ROSSerial_UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
ROSSerial_UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
ROSSerial_UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
ROSSerial_UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
ROSSerial_UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
ROSSerial_UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
ROSSerial_UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
ROSSerial_UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
ROSSerial_UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
ROSSerial_UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
ROSSerial_UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
ROSSerial_UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
ROSSerial_UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
ROSSerial_UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
ROSSerial_UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
ROSSerial_UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
ROSSerial_UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
ROSSerial_UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
ROSSerial_UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
ROSSerial_UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
ROSSerial_UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
ROSSerial_UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
ROSSerial_UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
ROSSerial_UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
ROSSerial_UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
ROSSerial_UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
ROSSerial_UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
ROSSerial_UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
ROSSerial_UART_SCB__SS0_POSISTION EQU 0
ROSSerial_UART_SCB__SS1_POSISTION EQU 1
ROSSerial_UART_SCB__SS2_POSISTION EQU 2
ROSSerial_UART_SCB__SS3_POSISTION EQU 3
ROSSerial_UART_SCB__STATUS EQU CYREG_SCB0_STATUS
ROSSerial_UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
ROSSerial_UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
ROSSerial_UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
ROSSerial_UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
ROSSerial_UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
ROSSerial_UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
ROSSerial_UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
ROSSerial_UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* ROSSerial_UART_SCB_IRQ */
ROSSerial_UART_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ROSSerial_UART_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ROSSerial_UART_SCB_IRQ__INTC_MASK EQU 0x400
ROSSerial_UART_SCB_IRQ__INTC_NUMBER EQU 10
ROSSerial_UART_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ROSSerial_UART_SCB_IRQ__INTC_PRIOR_NUM EQU 3
ROSSerial_UART_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
ROSSerial_UART_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ROSSerial_UART_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* ROSSerial_UART_tx */
ROSSerial_UART_tx__0__DM__MASK EQU 0x38
ROSSerial_UART_tx__0__DM__SHIFT EQU 3
ROSSerial_UART_tx__0__DR EQU CYREG_PRT4_DR
ROSSerial_UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
ROSSerial_UART_tx__0__HSIOM_GPIO EQU 0
ROSSerial_UART_tx__0__HSIOM_I2C EQU 14
ROSSerial_UART_tx__0__HSIOM_I2C_SDA EQU 14
ROSSerial_UART_tx__0__HSIOM_MASK EQU 0x000000F0
ROSSerial_UART_tx__0__HSIOM_SHIFT EQU 4
ROSSerial_UART_tx__0__HSIOM_SPI EQU 15
ROSSerial_UART_tx__0__HSIOM_SPI_MISO EQU 15
ROSSerial_UART_tx__0__HSIOM_UART EQU 9
ROSSerial_UART_tx__0__HSIOM_UART_TX EQU 9
ROSSerial_UART_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
ROSSerial_UART_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
ROSSerial_UART_tx__0__MASK EQU 0x02
ROSSerial_UART_tx__0__PC EQU CYREG_PRT4_PC
ROSSerial_UART_tx__0__PC2 EQU CYREG_PRT4_PC2
ROSSerial_UART_tx__0__PORT EQU 4
ROSSerial_UART_tx__0__PS EQU CYREG_PRT4_PS
ROSSerial_UART_tx__0__SHIFT EQU 1
ROSSerial_UART_tx__DR EQU CYREG_PRT4_DR
ROSSerial_UART_tx__INTCFG EQU CYREG_PRT4_INTCFG
ROSSerial_UART_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
ROSSerial_UART_tx__MASK EQU 0x02
ROSSerial_UART_tx__PC EQU CYREG_PRT4_PC
ROSSerial_UART_tx__PC2 EQU CYREG_PRT4_PC2
ROSSerial_UART_tx__PORT EQU 4
ROSSerial_UART_tx__PS EQU CYREG_PRT4_PS
ROSSerial_UART_tx__SHIFT EQU 1

/* Transimpedance_cy_psoc4_abuf */
Transimpedance_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
Transimpedance_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Transimpedance_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
Transimpedance_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
Transimpedance_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
Transimpedance_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Transimpedance_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
Transimpedance_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Transimpedance_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM_INTR_SET
Transimpedance_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Transimpedance_cy_psoc4_abuf__INTR_SHIFT EQU 0
Transimpedance_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA0_COMP_TRIM
Transimpedance_cy_psoc4_abuf__OA_NUMBER EQU 0
Transimpedance_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA0_OFFSET_TRIM
Transimpedance_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES0_CTRL
Transimpedance_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM
Transimpedance_cy_psoc4_abuf__OA_SW EQU CYREG_CTBM_OA0_SW
Transimpedance_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTBM_OA0_SW_CLEAR

/* Stepper_Control */
Stepper_Control_Sync_ctrl_reg__1__MASK EQU 0x02
Stepper_Control_Sync_ctrl_reg__1__POS EQU 1
Stepper_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Stepper_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Stepper_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Stepper_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Stepper_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Stepper_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
Stepper_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Stepper_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
Stepper_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Stepper_Control_Sync_ctrl_reg__2__MASK EQU 0x04
Stepper_Control_Sync_ctrl_reg__2__POS EQU 2
Stepper_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Stepper_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
Stepper_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Stepper_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
Stepper_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Stepper_Control_Sync_ctrl_reg__MASK EQU 0x06
Stepper_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Stepper_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Stepper_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
