// Seed: 2915209673
module module_0 ();
  wire id_1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output wand id_2,
    input uwire id_3,
    output wor id_4,
    input tri0 id_5,
    output wor id_6,
    output tri1 id_7,
    input wire id_8,
    input supply0 id_9,
    output uwire id_10,
    input supply0 id_11
);
  assign id_10 = -1;
  module_0 modCall_1 ();
  id_13 :
  assert property (@(posedge -1) -1 == id_11 * 1 - 1)
  else $signed(72);
  ;
  final begin : LABEL_0
    assert (-1);
  end
endmodule
