<html><body><samp><pre>
<!@TC:1434553746>
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

<a name=compilerReport1>Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1434553746> | Running in 32-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2>Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1434553746> | Running in 32-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1434553746> | Setting time resolution to ns
@N: : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:5:7:5:16:@N::@XP_MSG">SimpleVGA.vhdl(5)</a><!@TM:1434553746> | Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PixelClock.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:144:18:144:23:@W:CD266:@XP_MSG">SimpleVGA.vhdl(144)</a><!@TM:1434553746> | hsync is not readable.  This may cause a simulation mismatch.</font>
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:145:18:145:23:@W:CD266:@XP_MSG">SimpleVGA.vhdl(145)</a><!@TM:1434553746> | vsync is not readable.  This may cause a simulation mismatch.</font>
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:146:18:146:23:@W:CD266:@XP_MSG">SimpleVGA.vhdl(146)</a><!@TM:1434553746> | pixel is not readable.  This may cause a simulation mismatch.</font>
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:5:7:5:16:@N:CD630:@XP_MSG">SimpleVGA.vhdl(5)</a><!@TM:1434553746> | Synthesizing work.simplevga.vga 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\SimpleVGA_iCEstick\PixelClock.vhd:4:7:4:21:@N:CD630:@XP_MSG">PixelClock.vhd(4)</a><!@TM:1434553746> | Synthesizing work.pixelclock_pll.behavior 
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="U:\SimpleVGA_iCEstick\PixelClock.vhd:14:10:14:23:@W:CD280:@XP_MSG">PixelClock.vhd(14)</a><!@TM:1434553746> | Unbound component SB_PLL40_CORE mapped to black box</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\SimpleVGA_iCEstick\PixelClock.vhd:14:10:14:23:@N:CD630:@XP_MSG">PixelClock.vhd(14)</a><!@TM:1434553746> | Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pixelclock_pll.behavior
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PixelClock.vhd:55:0:55:15:@W:CL167:@XP_MSG">PixelClock.vhd(55)</a><!@TM:1434553746> | Input extfeedback of instance PixelClock_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PixelClock.vhd:55:0:55:15:@W:CL245:@XP_MSG">PixelClock.vhd(55)</a><!@TM:1434553746> | Bit 0 of input dynamicdelay of instance PixelClock_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PixelClock.vhd:55:0:55:15:@W:CL245:@XP_MSG">PixelClock.vhd(55)</a><!@TM:1434553746> | Bit 1 of input dynamicdelay of instance PixelClock_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PixelClock.vhd:55:0:55:15:@W:CL245:@XP_MSG">PixelClock.vhd(55)</a><!@TM:1434553746> | Bit 2 of input dynamicdelay of instance PixelClock_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PixelClock.vhd:55:0:55:15:@W:CL245:@XP_MSG">PixelClock.vhd(55)</a><!@TM:1434553746> | Bit 3 of input dynamicdelay of instance PixelClock_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PixelClock.vhd:55:0:55:15:@W:CL245:@XP_MSG">PixelClock.vhd(55)</a><!@TM:1434553746> | Bit 4 of input dynamicdelay of instance PixelClock_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PixelClock.vhd:55:0:55:15:@W:CL245:@XP_MSG">PixelClock.vhd(55)</a><!@TM:1434553746> | Bit 5 of input dynamicdelay of instance PixelClock_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PixelClock.vhd:55:0:55:15:@W:CL245:@XP_MSG">PixelClock.vhd(55)</a><!@TM:1434553746> | Bit 6 of input dynamicdelay of instance PixelClock_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PixelClock.vhd:55:0:55:15:@W:CL245:@XP_MSG">PixelClock.vhd(55)</a><!@TM:1434553746> | Bit 7 of input dynamicdelay of instance PixelClock_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PixelClock.vhd:55:0:55:15:@W:CL167:@XP_MSG">PixelClock.vhd(55)</a><!@TM:1434553746> | Input latchinputvalue of instance PixelClock_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PixelClock.vhd:55:0:55:15:@W:CL167:@XP_MSG">PixelClock.vhd(55)</a><!@TM:1434553746> | Input sdi of instance PixelClock_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PixelClock.vhd:55:0:55:15:@W:CL167:@XP_MSG">PixelClock.vhd(55)</a><!@TM:1434553746> | Input sclk of instance PixelClock_inst is floating</font>
Post processing for work.simplevga.vga
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:78:8:78:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(78)</a><!@TM:1434553746> | Register bit Reset is always 1, optimizing ...</font>

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:09:06 2015

###########################################################]
<a name=compilerReport3>Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1434553746> | Running in 32-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:5:7:5:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(5)</a><!@TM:1434553746> | Selected library: work cell: SimpleVGA view vga as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:5:7:5:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(5)</a><!@TM:1434553746> | Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:09:06 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:09:06 2015

###########################################################]
<a name=compilerReport4>Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1434553748> | Running in 32-bit mode 
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:5:7:5:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(5)</a><!@TM:1434553748> | Selected library: work cell: SimpleVGA view vga as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:5:7:5:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(5)</a><!@TM:1434553748> | Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:09:08 2015

###########################################################]
Pre-mapping Report

<a name=mapperReport5>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19</a>
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

Linked File: <a href="U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt:@XP_FILE">SimpleVGA_iCEstick_scck.rpt</a>
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1434553749> | Running in 32-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1434553749> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



<a name=mapperReport6>@S |Clock Summary</a>
****************

Start                                       Requested     Requested     Clock                                   Clock                
Clock                                       Frequency     Period        Type                                    Group                
-------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     187.5 MHz     5.333         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        40.0 MHz      25.001        inferred                                Autoconstr_clkgroup_0
System                                      1.0 MHz       1000.000      system                                  system_clkgroup      
=====================================================================================================================================


Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1434553749> | Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:09:09 2015

###########################################################]
Map & Optimize Report

<a name=mapperReport7>Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19</a>
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1434553754> | Running in 32-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1434553754> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1434553754> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:120:27:120:42:@N:MF237:@XP_MSG">simplevga.vhdl(120)</a><!@TM:1434553754> | Generating a type rem remainder 
@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:120:56:120:71:@N:MF237:@XP_MSG">simplevga.vhdl(120)</a><!@TM:1434553754> | Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -5.16ns		 131 /        23
   2		0h:00m:02s		    -4.16ns		 131 /        23
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.76ns		 131 /        23
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.76ns		 131 /        23
------------------------------------------------------------

@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:68:4:68:12:@N:FX1017:@XP_MSG">simplevga.vhdl(68)</a><!@TM:1434553754> | SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)



<a name=clockReport8>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element              Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------------
<a href="@|S:VGAClock.PixelClock_inst@|E:beamY[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       VGAClock.PixelClock_inst     SB_PLL40_CORE          23         beamY[0]       
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1434553754> | Synopsys Constraint File time units using default value of 1ns  
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1434553754> | Synopsys Constraint File capacitance units using default value of 1pF  
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1434553754> | Found inferred clock SimpleVGA|Clock12MHz with period 29.29ns. Please declare a user-defined clock on object "p:Clock12MHz"</font> 

Found clock PixelClock_PLL|PLLOUTCORE_derived_clock with period 29.29ns 


<a name=timingReport9>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Jun 17 17:09:14 2015
#


Top view:               SimpleVGA
Requested Frequency:    34.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1434553754> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1434553754> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10>Performance Summary </a>
*******************


Worst slack in design: -5.169

                                            Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock     34.1 MHz      29.0 MHz      29.294        34.463        -5.169      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz                        34.1 MHz      NA            29.294        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
=============================================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1434553754> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships11>Clock Relationships</a>
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PixelClock_PLL|PLLOUTCORE_derived_clock  PixelClock_PLL|PLLOUTCORE_derived_clock  |  29.294      -5.169  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13>Detailed Report for Clock: PixelClock_PLL|PLLOUTCORE_derived_clock</a>
====================================



<a name=startingSlack14>Starting Points with Worst Slack</a>
********************************

             Starting                                                                     Arrival           
Instance     Reference                                   Type        Pin     Net          Time        Slack 
             Clock                                                                                          
------------------------------------------------------------------------------------------------------------
beamY[0]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[0]     0.540       -5.169
beamY[1]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[1]     0.540       -5.029
beamY[2]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[2]     0.540       -4.889
beamY[3]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[3]     0.540       -4.749
beamY[4]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[4]     0.540       -4.609
beamY[5]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[5]     0.540       -4.468
beamY[6]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[6]     0.540       -4.328
beamY[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[9]     0.540       -4.303
beamY[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[7]     0.540       -4.188
beamY[8]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[8]     0.540       -4.048
============================================================================================================


<a name=endingSlack15>Ending Points with Worst Slack</a>
******************************

             Starting                                                                           Required           
Instance     Reference                                   Type        Pin     Net                Time         Slack 
             Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------
Pixel_1      PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       Pixel_0_sqmuxa     29.188       -5.169
beamX[6]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[6]         29.188       19.837
beamX[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[7]         29.188       19.837
beamX[8]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[8]         29.188       19.837
beamX[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[9]         29.188       19.872
VSync_1      PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFF      D       un1_beamy_i        29.188       21.587
beamY[2]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[2]         29.188       21.587
beamY[7]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]         29.188       21.587
beamY[0]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[0]         29.188       21.594
beamY[9]     PixelClock_PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[9]         29.188       21.622
===================================================================================================================



<a name=worstPaths16>Worst Path Information</a>
<a href="U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srr:srsfU:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srs:fp:23422:36988:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      29.294
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.188

    - Propagation time:                      34.358
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.169

    Number of logic level(s):                33
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      I1       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      O        Out     0.400     11.102      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.007      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.265      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.651      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     12.966      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.337      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.786      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.691      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.949      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      I3       In      -         16.335      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      O        Out     0.316     16.650      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4_0     SB_LUT4      I0       In      -         18.021      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4_0     SB_LUT4      O        Out     0.449     18.470      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.375      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.633      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      I3       In      -         20.019      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      O        Out     0.316     20.334      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8_0     SB_LUT4      I0       In      -         21.705      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8_0     SB_LUT4      O        Out     0.449     22.154      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.059      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.317      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      I3       In      -         23.703      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      O        Out     0.316     24.018      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIG8GC11      SB_LUT4      I0       In      -         25.389      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIG8GC11      SB_LUT4      O        Out     0.449     25.838      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      I0       In      -         27.209      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      O        Out     0.449     27.658      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                        SB_LUT4      I3       In      -         29.029      -         
Pixel_1_RNO_7                                                        SB_LUT4      O        Out     0.316     29.344      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         30.715      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     31.164      -         
un13_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         32.535      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     32.851      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.358      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.463 is 10.154(29.5%) logic and 24.309(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      29.294
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.188

    - Propagation time:                      34.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.156

    Number of logic level(s):                34
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       1.371     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_2_c_RNILH0I        SB_LUT4      I1       In      -         6.646       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_2_c_RNILH0I        SB_LUT4      O        Out     0.400     7.045       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_2_c_RNILH0I        Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         7.950       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     8.208       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CI       In      -         8.222       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CO       Out     0.126     8.348       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CI       In      -         8.362       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.126     8.488       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.874       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.274       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      I1       In      -         10.645      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      O        Out     0.400     11.044      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         11.950      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.207      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.593      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     12.909      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.280      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.728      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.633      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.891      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      I3       In      -         16.277      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      O        Out     0.316     16.593      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4_0     SB_LUT4      I0       In      -         17.964      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4_0     SB_LUT4      O        Out     0.449     18.412      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.317      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.575      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      I3       In      -         19.961      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      O        Out     0.316     20.276      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8_0     SB_LUT4      I0       In      -         21.647      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8_0     SB_LUT4      O        Out     0.449     22.096      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.001      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.259      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      I3       In      -         23.645      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      O        Out     0.316     23.960      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         25.331      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     25.780      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         26.685      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     26.943      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      I3       In      -         27.329      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      O        Out     0.316     27.644      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                        SB_LUT4      I3       In      -         29.015      -         
Pixel_1_RNO_7                                                        SB_LUT4      O        Out     0.316     29.331      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         30.702      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     31.151      -         
un13_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         32.522      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     32.837      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.344      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.449 is 10.126(29.4%) logic and 24.323(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      29.294
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.188

    - Propagation time:                      34.313
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.125

    Number of logic level(s):                32
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      I1       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      O        Out     0.400     11.102      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.007      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.265      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.651      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     12.966      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_5_c_RNI894A4       SB_LUT4      I0       In      -         14.337      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_5_c_RNI894A4       SB_LUT4      O        Out     0.449     14.786      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      I0       In      -         16.157      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      O        Out     0.449     16.606      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4_0     SB_LUT4      I0       In      -         17.977      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4_0     SB_LUT4      O        Out     0.449     18.426      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.331      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.588      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      I3       In      -         19.974      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      O        Out     0.316     20.290      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8_0     SB_LUT4      I0       In      -         21.661      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8_0     SB_LUT4      O        Out     0.449     22.110      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.015      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.272      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      I3       In      -         23.658      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      O        Out     0.316     23.974      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIG8GC11      SB_LUT4      I0       In      -         25.345      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIG8GC11      SB_LUT4      O        Out     0.449     25.794      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      I0       In      -         27.165      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      O        Out     0.449     27.613      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                        SB_LUT4      I3       In      -         28.984      -         
Pixel_1_RNO_7                                                        SB_LUT4      O        Out     0.316     29.300      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         30.671      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     31.120      -         
un13_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         32.491      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     32.806      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.313      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.419 is 10.030(29.1%) logic and 24.389(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      29.294
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.188

    - Propagation time:                      34.313
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.125

    Number of logic level(s):                32
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      I1       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      O        Out     0.400     11.102      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.007      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.265      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.651      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     12.966      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.337      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.786      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.691      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.949      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      I3       In      -         16.335      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      O        Out     0.316     16.650      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIMVQV7       SB_LUT4      I0       In      -         18.021      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIMVQV7       SB_LUT4      O        Out     0.449     18.470      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      I0       In      -         19.841      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      O        Out     0.449     20.290      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8_0     SB_LUT4      I0       In      -         21.661      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8_0     SB_LUT4      O        Out     0.449     22.110      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.015      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     23.272      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      I3       In      -         23.658      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      O        Out     0.316     23.974      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIG8GC11      SB_LUT4      I0       In      -         25.345      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIG8GC11      SB_LUT4      O        Out     0.449     25.794      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      I0       In      -         27.165      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      O        Out     0.449     27.613      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                        SB_LUT4      I3       In      -         28.984      -         
Pixel_1_RNO_7                                                        SB_LUT4      O        Out     0.316     29.300      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         30.671      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     31.120      -         
un13_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         32.491      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     32.806      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.313      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.419 is 10.030(29.1%) logic and 24.389(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      29.294
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.188

    - Propagation time:                      34.313
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.125

    Number of logic level(s):                32
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PixelClock_PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                             SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                             Net          -        -       0.834     -           5         
un5_visibley_cry_0_c                                                 SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                 SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                 SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                 SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                 SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                 SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                 SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                 SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                 SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                 SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                 SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                 SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                 SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                 SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                 SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                 SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                   Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                 SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                 SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                   Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                         SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_axb_3                  Net          -        -       1.371     -           3         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         6.963       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     7.412       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         8.317       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     8.546       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      I1       In      -         8.932       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        SB_LUT4      O        Out     0.400     9.332       -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI883I        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      I1       In      -         10.703      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       SB_LUT4      O        Out     0.400     11.102      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIG29G1       Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.007      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     12.265      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      I3       In      -         12.651      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       SB_LUT4      O        Out     0.316     12.966      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      I0       In      -         14.337      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIMFVC1_0     SB_LUT4      O        Out     0.449     14.786      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         15.691      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     15.949      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      I3       In      -         16.335      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       SB_LUT4      O        Out     0.316     16.650      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4_0     SB_LUT4      I0       In      -         18.021      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI1H2F4_0     SB_LUT4      O        Out     0.449     18.470      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         19.375      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     19.633      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      I3       In      -         20.019      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       SB_LUT4      O        Out     0.316     20.334      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIDG0B8       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_5_c_RNI2S0GG       SB_LUT4      I0       In      -         21.705      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_5_c_RNI2S0GG       SB_LUT4      O        Out     0.449     22.154      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      I0       In      -         23.525      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       SB_LUT4      O        Out     0.449     23.974      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI01NTG       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIG8GC11      SB_LUT4      I0       In      -         25.345      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIG8GC11      SB_LUT4      O        Out     0.449     25.794      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      I0       In      -         27.165      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      SB_LUT4      O        Out     0.449     27.613      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNICMDG11      Net          -        -       1.371     -           2         
Pixel_1_RNO_7                                                        SB_LUT4      I3       In      -         28.984      -         
Pixel_1_RNO_7                                                        SB_LUT4      O        Out     0.316     29.300      -         
N_8                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                        SB_LUT4      I0       In      -         30.671      -         
Pixel_1_RNO_3                                                        SB_LUT4      O        Out     0.449     31.120      -         
un13_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO                                                          SB_LUT4      I3       In      -         32.491      -         
Pixel_1_RNO                                                          SB_LUT4      O        Out     0.316     32.806      -         
Pixel_0_sqmuxa                                                       Net          -        -       1.507     -           1         
Pixel_1                                                              SB_DFF       D        In      -         34.313      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 34.419 is 10.030(29.1%) logic and 24.389(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

---------------------------------------
<a name=resourceUsage17>Resource Usage Report for SimpleVGA </a>

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        83 uses
SB_DFF          13 uses
SB_DFFE         10 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         131 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (1%)
Total load per clock:
   PixelClock_PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 131 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 131 = 131 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 79MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed Jun 17 17:09:14 2015

###########################################################]

</pre></samp></body></html>
