

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Wed Apr 12 23:10:33 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        gradient_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.62|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  8429|    1|  8429|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  8391|  8391|        72|          1|          1|  8321|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     563|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     52|    8432|    7806|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      89|
|Register         |        -|      -|    9717|     227|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     52|   18149|    8685|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|       2|       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |                     Instance                     |                    Module                    | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U15  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U16  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U17  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U18  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U19  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U20  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fdiv_32ns_32ns_32_16_U29          |gradient_kernel_fdiv_32ns_32ns_32_16          |        0|      0|  748|  800|
    |gradient_kernel_fdiv_32ns_32ns_32_16_U30          |gradient_kernel_fdiv_32ns_32ns_32_16          |        0|      0|  748|  800|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U21   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U22   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U23   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U24   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U25   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U26   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U27   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U28   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fsqrt_32ns_32ns_32_16_U31         |gradient_kernel_fsqrt_32ns_32ns_32_16         |        0|      0|  504|  530|
    |gradient_kernel_fsqrt_32ns_32ns_32_16_U32         |gradient_kernel_fsqrt_32ns_32ns_32_16         |        0|      0|  504|  530|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U7   |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U8   |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U9   |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U10  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U11  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U12  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U13  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U14  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_sdiv_32ns_32ns_32_36_seq_U34      |gradient_kernel_sdiv_32ns_32ns_32_36_seq      |        0|      0|  288|  320|
    |gradient_kernel_srem_32ns_32ns_32_36_seq_U33      |gradient_kernel_srem_32ns_32ns_32_36_seq      |        0|      0|  288|  320|
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |Total                                             |                                              |        0|     52| 8432| 7806|
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |input_index_1_fu_1391_p2         |     +    |      0|  0|  14|          14|           1|
    |output_index_cp_fu_3789_p2       |     +    |      0|  0|  15|          15|          10|
    |p_1_fu_1544_p2                   |     +    |      0|  0|  32|          32|          32|
    |p_fu_3693_p2                     |     +    |      0|  0|  32|          32|          32|
    |q_1_fu_1539_p2                   |     +    |      0|  0|  32|          32|          32|
    |q_fu_3688_p2                     |     +    |      0|  0|  32|          32|          32|
    |tmp_1_fu_1439_p2                 |     +    |      0|  0|  15|          15|          10|
    |tmp_3_fu_1453_p2                 |     +    |      0|  0|  15|          15|          10|
    |tmp_6_fu_1377_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp_7_fu_1381_p2                 |     +    |      0|  0|  32|          32|          32|
    |p_neg1_fu_1465_p2                |     -    |      0|  0|  15|           9|          15|
    |p_neg_t2_fu_1483_p2              |     -    |      0|  0|  15|           1|          15|
    |p_neg_t_fu_1507_p2               |     -    |      0|  0|  11|           1|          11|
    |tmp_fu_1355_p2                   |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_1371_p2                 |     -    |      0|  0|  32|          32|          32|
    |or_cond7_1_fu_3748_p2            |    and   |      0|  0|   1|           1|           1|
    |or_cond7_fu_3783_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_3773_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp2_fu_3779_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp3_fu_3737_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp4_fu_3743_p2                  |    and   |      0|  0|   1|           1|           1|
    |exitcond3_fu_1385_p2             |   icmp   |      0|  0|   5|          14|          14|
    |icmp_fu_1433_p2                  |   icmp   |      0|  0|   3|           7|           1|
    |slt1_fu_3703_p2                  |   icmp   |      0|  0|  11|          32|          32|
    |slt2_fu_1549_p2                  |   icmp   |      0|  0|  11|          32|          32|
    |slt3_fu_3723_p2                  |   icmp   |      0|  0|  11|          32|          32|
    |slt_fu_3698_p2                   |   icmp   |      0|  0|  11|          32|          32|
    |tmp_19_fu_3708_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_21_fu_3713_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_4_fu_1459_p2                 |   icmp   |      0|  0|   6|          15|           1|
    |tmp_56_1_fu_1554_p2              |   icmp   |      0|  0|  11|          32|          32|
    |tmp_57_1_fu_3733_p2              |   icmp   |      0|  0|  11|          32|          32|
    |ap_enable_pp0                    |    or    |      0|  0|   1|           1|           1|
    |i_fu_3649_p3                     |  select  |      0|  0|  15|           1|          15|
    |stencil_buf_load_254_fu_3607_p3  |  select  |      0|  0|  32|           1|          32|
    |stencil_buf_load_255_fu_3614_p3  |  select  |      0|  0|  32|           1|          32|
    |tmp_17_fu_3677_p3                |  select  |      0|  0|  11|           1|          11|
    |rev1_fu_3768_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_3718_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_3727_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_3763_p2                   |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 563|         633|         705|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  72|         40|    1|         40|
    |ap_enable_reg_pp0_iter1   |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter71  |   1|          2|    1|          2|
    |input_index_reg_1214      |  14|          2|   14|         28|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  89|         48|   18|         74|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  39|   0|   39|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                   |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_9_reg_5439  |  14|   0|   15|          1|
    |assign_101_1_reg_5596                     |  32|   0|   32|          0|
    |assign_103_1_reg_5602                     |  32|   0|   32|          0|
    |assign_10_reg_5709                        |  32|   0|   32|          0|
    |assign_110_1_reg_5632                     |  32|   0|   32|          0|
    |assign_113_1_reg_5638                     |  32|   0|   32|          0|
    |assign_114_1_reg_5644                     |  32|   0|   32|          0|
    |assign_115_1_reg_5649                     |  32|   0|   32|          0|
    |assign_116_1_reg_5664                     |  32|   0|   32|          0|
    |assign_117_1_reg_5669                     |  32|   0|   32|          0|
    |assign_118_1_reg_5684                     |  32|   0|   32|          0|
    |assign_119_1_reg_5689                     |  32|   0|   32|          0|
    |assign_11_reg_5719                        |  32|   0|   32|          0|
    |assign_120_1_reg_5704                     |  32|   0|   32|          0|
    |assign_121_1_reg_5714                     |  32|   0|   32|          0|
    |assign_122_1_reg_5724                     |  32|   0|   32|          0|
    |assign_12_reg_5729                        |  32|   0|   32|          0|
    |assign_1_reg_5614                         |  32|   0|   32|          0|
    |assign_2_reg_5620                         |  32|   0|   32|          0|
    |assign_3_reg_5626                         |  32|   0|   32|          0|
    |assign_4_reg_5654                         |  32|   0|   32|          0|
    |assign_5_reg_5659                         |  32|   0|   32|          0|
    |assign_6_reg_5674                         |  32|   0|   32|          0|
    |assign_7_reg_5679                         |  32|   0|   32|          0|
    |assign_8_reg_5694                         |  32|   0|   32|          0|
    |assign_9_reg_5699                         |  32|   0|   32|          0|
    |assign_s_reg_5608                         |  32|   0|   32|          0|
    |exitcond3_reg_5430                        |   1|   0|    1|          0|
    |icmp_reg_5460                             |   1|   0|    1|          0|
    |input_index_reg_1214                      |  14|   0|   14|          0|
    |input_u_1_fu_1100                         |  32|   0|   32|          0|
    |input_u_fu_1120                           |  32|   0|   32|          0|
    |input_u_load_reg_5543                     |  32|   0|   32|          0|
    |newIndex_reg_5582                         |  14|   0|   14|          0|
    |or_cond7_1_reg_5578                       |   1|   0|    1|          0|
    |or_cond7_reg_5587                         |   1|   0|    1|          0|
    |p_neg_t2_reg_5480                         |  14|   0|   15|          1|
    |p_neg_t_reg_5485                          |  11|   0|   11|          0|
    |q_1_reg_5494                              |  32|   0|   32|          0|
    |slt1_reg_5563                             |   1|   0|    1|          0|
    |slt2_reg_5500                             |   1|   0|    1|          0|
    |slt_reg_5558                              |   1|   0|    1|          0|
    |stencil_buf_load_100_fu_504               |  32|   0|   32|          0|
    |stencil_buf_load_101_fu_508               |  32|   0|   32|          0|
    |stencil_buf_load_102_fu_512               |  32|   0|   32|          0|
    |stencil_buf_load_103_fu_516               |  32|   0|   32|          0|
    |stencil_buf_load_104_fu_520               |  32|   0|   32|          0|
    |stencil_buf_load_105_fu_524               |  32|   0|   32|          0|
    |stencil_buf_load_106_fu_528               |  32|   0|   32|          0|
    |stencil_buf_load_107_fu_532               |  32|   0|   32|          0|
    |stencil_buf_load_108_fu_536               |  32|   0|   32|          0|
    |stencil_buf_load_109_fu_540               |  32|   0|   32|          0|
    |stencil_buf_load_10_fu_144                |  32|   0|   32|          0|
    |stencil_buf_load_110_fu_544               |  32|   0|   32|          0|
    |stencil_buf_load_111_fu_548               |  32|   0|   32|          0|
    |stencil_buf_load_112_fu_552               |  32|   0|   32|          0|
    |stencil_buf_load_113_fu_556               |  32|   0|   32|          0|
    |stencil_buf_load_114_fu_560               |  32|   0|   32|          0|
    |stencil_buf_load_115_fu_564               |  32|   0|   32|          0|
    |stencil_buf_load_116_fu_568               |  32|   0|   32|          0|
    |stencil_buf_load_117_fu_572               |  32|   0|   32|          0|
    |stencil_buf_load_118_fu_576               |  32|   0|   32|          0|
    |stencil_buf_load_119_fu_580               |  32|   0|   32|          0|
    |stencil_buf_load_11_fu_148                |  32|   0|   32|          0|
    |stencil_buf_load_120_fu_584               |  32|   0|   32|          0|
    |stencil_buf_load_121_fu_588               |  32|   0|   32|          0|
    |stencil_buf_load_122_fu_592               |  32|   0|   32|          0|
    |stencil_buf_load_123_fu_596               |  32|   0|   32|          0|
    |stencil_buf_load_124_fu_600               |  32|   0|   32|          0|
    |stencil_buf_load_125_fu_604               |  32|   0|   32|          0|
    |stencil_buf_load_126_fu_108               |  32|   0|   32|          0|
    |stencil_buf_load_127_fu_100               |  32|   0|   32|          0|
    |stencil_buf_load_128_fu_112               |  32|   0|   32|          0|
    |stencil_buf_load_129_fu_120               |  32|   0|   32|          0|
    |stencil_buf_load_12_fu_152                |  32|   0|   32|          0|
    |stencil_buf_load_130_fu_608               |  32|   0|   32|          0|
    |stencil_buf_load_131_fu_612               |  32|   0|   32|          0|
    |stencil_buf_load_132_fu_616               |  32|   0|   32|          0|
    |stencil_buf_load_133_fu_620               |  32|   0|   32|          0|
    |stencil_buf_load_134_fu_624               |  32|   0|   32|          0|
    |stencil_buf_load_135_fu_628               |  32|   0|   32|          0|
    |stencil_buf_load_136_fu_632               |  32|   0|   32|          0|
    |stencil_buf_load_137_fu_636               |  32|   0|   32|          0|
    |stencil_buf_load_138_fu_640               |  32|   0|   32|          0|
    |stencil_buf_load_139_fu_644               |  32|   0|   32|          0|
    |stencil_buf_load_13_fu_156                |  32|   0|   32|          0|
    |stencil_buf_load_140_fu_648               |  32|   0|   32|          0|
    |stencil_buf_load_141_fu_652               |  32|   0|   32|          0|
    |stencil_buf_load_142_fu_656               |  32|   0|   32|          0|
    |stencil_buf_load_143_fu_660               |  32|   0|   32|          0|
    |stencil_buf_load_144_fu_664               |  32|   0|   32|          0|
    |stencil_buf_load_145_fu_668               |  32|   0|   32|          0|
    |stencil_buf_load_146_fu_672               |  32|   0|   32|          0|
    |stencil_buf_load_147_fu_676               |  32|   0|   32|          0|
    |stencil_buf_load_148_fu_680               |  32|   0|   32|          0|
    |stencil_buf_load_149_fu_684               |  32|   0|   32|          0|
    |stencil_buf_load_14_fu_160                |  32|   0|   32|          0|
    |stencil_buf_load_150_fu_688               |  32|   0|   32|          0|
    |stencil_buf_load_151_fu_692               |  32|   0|   32|          0|
    |stencil_buf_load_152_fu_696               |  32|   0|   32|          0|
    |stencil_buf_load_153_fu_700               |  32|   0|   32|          0|
    |stencil_buf_load_154_fu_704               |  32|   0|   32|          0|
    |stencil_buf_load_155_fu_708               |  32|   0|   32|          0|
    |stencil_buf_load_156_fu_712               |  32|   0|   32|          0|
    |stencil_buf_load_157_fu_716               |  32|   0|   32|          0|
    |stencil_buf_load_158_fu_720               |  32|   0|   32|          0|
    |stencil_buf_load_159_fu_724               |  32|   0|   32|          0|
    |stencil_buf_load_15_fu_164                |  32|   0|   32|          0|
    |stencil_buf_load_160_fu_728               |  32|   0|   32|          0|
    |stencil_buf_load_161_fu_732               |  32|   0|   32|          0|
    |stencil_buf_load_162_fu_736               |  32|   0|   32|          0|
    |stencil_buf_load_163_fu_740               |  32|   0|   32|          0|
    |stencil_buf_load_164_fu_744               |  32|   0|   32|          0|
    |stencil_buf_load_165_fu_748               |  32|   0|   32|          0|
    |stencil_buf_load_166_fu_752               |  32|   0|   32|          0|
    |stencil_buf_load_167_fu_756               |  32|   0|   32|          0|
    |stencil_buf_load_168_fu_760               |  32|   0|   32|          0|
    |stencil_buf_load_169_fu_764               |  32|   0|   32|          0|
    |stencil_buf_load_16_fu_168                |  32|   0|   32|          0|
    |stencil_buf_load_170_fu_768               |  32|   0|   32|          0|
    |stencil_buf_load_171_fu_772               |  32|   0|   32|          0|
    |stencil_buf_load_172_fu_776               |  32|   0|   32|          0|
    |stencil_buf_load_173_fu_780               |  32|   0|   32|          0|
    |stencil_buf_load_174_fu_784               |  32|   0|   32|          0|
    |stencil_buf_load_175_fu_788               |  32|   0|   32|          0|
    |stencil_buf_load_176_fu_792               |  32|   0|   32|          0|
    |stencil_buf_load_177_fu_796               |  32|   0|   32|          0|
    |stencil_buf_load_178_fu_800               |  32|   0|   32|          0|
    |stencil_buf_load_179_fu_804               |  32|   0|   32|          0|
    |stencil_buf_load_17_fu_172                |  32|   0|   32|          0|
    |stencil_buf_load_180_fu_808               |  32|   0|   32|          0|
    |stencil_buf_load_181_fu_812               |  32|   0|   32|          0|
    |stencil_buf_load_182_fu_816               |  32|   0|   32|          0|
    |stencil_buf_load_183_fu_820               |  32|   0|   32|          0|
    |stencil_buf_load_184_fu_824               |  32|   0|   32|          0|
    |stencil_buf_load_185_fu_828               |  32|   0|   32|          0|
    |stencil_buf_load_186_fu_832               |  32|   0|   32|          0|
    |stencil_buf_load_187_fu_836               |  32|   0|   32|          0|
    |stencil_buf_load_188_fu_840               |  32|   0|   32|          0|
    |stencil_buf_load_189_fu_844               |  32|   0|   32|          0|
    |stencil_buf_load_18_fu_176                |  32|   0|   32|          0|
    |stencil_buf_load_190_fu_848               |  32|   0|   32|          0|
    |stencil_buf_load_191_fu_852               |  32|   0|   32|          0|
    |stencil_buf_load_192_fu_856               |  32|   0|   32|          0|
    |stencil_buf_load_193_fu_860               |  32|   0|   32|          0|
    |stencil_buf_load_194_fu_864               |  32|   0|   32|          0|
    |stencil_buf_load_195_fu_868               |  32|   0|   32|          0|
    |stencil_buf_load_196_fu_872               |  32|   0|   32|          0|
    |stencil_buf_load_197_fu_876               |  32|   0|   32|          0|
    |stencil_buf_load_198_fu_880               |  32|   0|   32|          0|
    |stencil_buf_load_199_fu_884               |  32|   0|   32|          0|
    |stencil_buf_load_19_fu_180                |  32|   0|   32|          0|
    |stencil_buf_load_1_fu_1104                |  32|   0|   32|          0|
    |stencil_buf_load_200_fu_888               |  32|   0|   32|          0|
    |stencil_buf_load_201_fu_892               |  32|   0|   32|          0|
    |stencil_buf_load_202_fu_896               |  32|   0|   32|          0|
    |stencil_buf_load_203_fu_900               |  32|   0|   32|          0|
    |stencil_buf_load_204_fu_904               |  32|   0|   32|          0|
    |stencil_buf_load_205_fu_908               |  32|   0|   32|          0|
    |stencil_buf_load_206_fu_912               |  32|   0|   32|          0|
    |stencil_buf_load_207_fu_916               |  32|   0|   32|          0|
    |stencil_buf_load_208_fu_920               |  32|   0|   32|          0|
    |stencil_buf_load_209_fu_924               |  32|   0|   32|          0|
    |stencil_buf_load_20_fu_184                |  32|   0|   32|          0|
    |stencil_buf_load_210_fu_928               |  32|   0|   32|          0|
    |stencil_buf_load_211_fu_932               |  32|   0|   32|          0|
    |stencil_buf_load_212_fu_936               |  32|   0|   32|          0|
    |stencil_buf_load_213_fu_940               |  32|   0|   32|          0|
    |stencil_buf_load_214_fu_944               |  32|   0|   32|          0|
    |stencil_buf_load_215_fu_948               |  32|   0|   32|          0|
    |stencil_buf_load_216_fu_952               |  32|   0|   32|          0|
    |stencil_buf_load_217_fu_956               |  32|   0|   32|          0|
    |stencil_buf_load_218_fu_960               |  32|   0|   32|          0|
    |stencil_buf_load_219_fu_964               |  32|   0|   32|          0|
    |stencil_buf_load_21_fu_188                |  32|   0|   32|          0|
    |stencil_buf_load_220_fu_968               |  32|   0|   32|          0|
    |stencil_buf_load_221_fu_972               |  32|   0|   32|          0|
    |stencil_buf_load_222_fu_976               |  32|   0|   32|          0|
    |stencil_buf_load_223_fu_980               |  32|   0|   32|          0|
    |stencil_buf_load_224_fu_984               |  32|   0|   32|          0|
    |stencil_buf_load_225_fu_988               |  32|   0|   32|          0|
    |stencil_buf_load_226_fu_992               |  32|   0|   32|          0|
    |stencil_buf_load_227_fu_996               |  32|   0|   32|          0|
    |stencil_buf_load_228_fu_1000              |  32|   0|   32|          0|
    |stencil_buf_load_229_fu_1004              |  32|   0|   32|          0|
    |stencil_buf_load_22_fu_192                |  32|   0|   32|          0|
    |stencil_buf_load_230_fu_1008              |  32|   0|   32|          0|
    |stencil_buf_load_231_fu_1012              |  32|   0|   32|          0|
    |stencil_buf_load_232_fu_1016              |  32|   0|   32|          0|
    |stencil_buf_load_233_fu_1020              |  32|   0|   32|          0|
    |stencil_buf_load_234_fu_1024              |  32|   0|   32|          0|
    |stencil_buf_load_235_fu_1028              |  32|   0|   32|          0|
    |stencil_buf_load_236_fu_1032              |  32|   0|   32|          0|
    |stencil_buf_load_237_fu_1036              |  32|   0|   32|          0|
    |stencil_buf_load_238_fu_1040              |  32|   0|   32|          0|
    |stencil_buf_load_239_fu_1044              |  32|   0|   32|          0|
    |stencil_buf_load_23_fu_196                |  32|   0|   32|          0|
    |stencil_buf_load_240_fu_1048              |  32|   0|   32|          0|
    |stencil_buf_load_241_fu_1052              |  32|   0|   32|          0|
    |stencil_buf_load_242_fu_1056              |  32|   0|   32|          0|
    |stencil_buf_load_243_fu_1060              |  32|   0|   32|          0|
    |stencil_buf_load_244_fu_1064              |  32|   0|   32|          0|
    |stencil_buf_load_245_fu_1068              |  32|   0|   32|          0|
    |stencil_buf_load_246_fu_1072              |  32|   0|   32|          0|
    |stencil_buf_load_247_fu_1076              |  32|   0|   32|          0|
    |stencil_buf_load_248_fu_1080              |  32|   0|   32|          0|
    |stencil_buf_load_249_fu_1084              |  32|   0|   32|          0|
    |stencil_buf_load_24_fu_200                |  32|   0|   32|          0|
    |stencil_buf_load_250_fu_1088              |  32|   0|   32|          0|
    |stencil_buf_load_251_fu_1092              |  32|   0|   32|          0|
    |stencil_buf_load_252_fu_116               |  32|   0|   32|          0|
    |stencil_buf_load_253_fu_104               |  32|   0|   32|          0|
    |stencil_buf_load_254_reg_5548             |  32|   0|   32|          0|
    |stencil_buf_load_255_reg_5553             |  32|   0|   32|          0|
    |stencil_buf_load_257_reg_5519             |  32|   0|   32|          0|
    |stencil_buf_load_258_reg_5524             |  32|   0|   32|          0|
    |stencil_buf_load_25_fu_204                |  32|   0|   32|          0|
    |stencil_buf_load_260_reg_5533             |  32|   0|   32|          0|
    |stencil_buf_load_26_fu_208                |  32|   0|   32|          0|
    |stencil_buf_load_27_fu_212                |  32|   0|   32|          0|
    |stencil_buf_load_28_fu_216                |  32|   0|   32|          0|
    |stencil_buf_load_29_fu_220                |  32|   0|   32|          0|
    |stencil_buf_load_2_fu_1108                |  32|   0|   32|          0|
    |stencil_buf_load_30_fu_224                |  32|   0|   32|          0|
    |stencil_buf_load_31_fu_228                |  32|   0|   32|          0|
    |stencil_buf_load_32_fu_232                |  32|   0|   32|          0|
    |stencil_buf_load_33_fu_236                |  32|   0|   32|          0|
    |stencil_buf_load_34_fu_240                |  32|   0|   32|          0|
    |stencil_buf_load_35_fu_244                |  32|   0|   32|          0|
    |stencil_buf_load_36_fu_248                |  32|   0|   32|          0|
    |stencil_buf_load_37_fu_252                |  32|   0|   32|          0|
    |stencil_buf_load_38_fu_256                |  32|   0|   32|          0|
    |stencil_buf_load_39_fu_260                |  32|   0|   32|          0|
    |stencil_buf_load_3_fu_1112                |  32|   0|   32|          0|
    |stencil_buf_load_40_fu_264                |  32|   0|   32|          0|
    |stencil_buf_load_41_fu_268                |  32|   0|   32|          0|
    |stencil_buf_load_42_fu_272                |  32|   0|   32|          0|
    |stencil_buf_load_43_fu_276                |  32|   0|   32|          0|
    |stencil_buf_load_44_fu_280                |  32|   0|   32|          0|
    |stencil_buf_load_45_fu_284                |  32|   0|   32|          0|
    |stencil_buf_load_46_fu_288                |  32|   0|   32|          0|
    |stencil_buf_load_47_fu_292                |  32|   0|   32|          0|
    |stencil_buf_load_48_fu_296                |  32|   0|   32|          0|
    |stencil_buf_load_49_fu_300                |  32|   0|   32|          0|
    |stencil_buf_load_4_fu_1116                |  32|   0|   32|          0|
    |stencil_buf_load_50_fu_304                |  32|   0|   32|          0|
    |stencil_buf_load_51_fu_308                |  32|   0|   32|          0|
    |stencil_buf_load_52_fu_312                |  32|   0|   32|          0|
    |stencil_buf_load_53_fu_316                |  32|   0|   32|          0|
    |stencil_buf_load_54_fu_320                |  32|   0|   32|          0|
    |stencil_buf_load_55_fu_324                |  32|   0|   32|          0|
    |stencil_buf_load_56_fu_328                |  32|   0|   32|          0|
    |stencil_buf_load_57_fu_332                |  32|   0|   32|          0|
    |stencil_buf_load_58_fu_336                |  32|   0|   32|          0|
    |stencil_buf_load_59_fu_340                |  32|   0|   32|          0|
    |stencil_buf_load_5_fu_124                 |  32|   0|   32|          0|
    |stencil_buf_load_60_fu_344                |  32|   0|   32|          0|
    |stencil_buf_load_61_fu_348                |  32|   0|   32|          0|
    |stencil_buf_load_62_fu_352                |  32|   0|   32|          0|
    |stencil_buf_load_63_fu_356                |  32|   0|   32|          0|
    |stencil_buf_load_64_fu_360                |  32|   0|   32|          0|
    |stencil_buf_load_65_fu_364                |  32|   0|   32|          0|
    |stencil_buf_load_66_fu_368                |  32|   0|   32|          0|
    |stencil_buf_load_67_fu_372                |  32|   0|   32|          0|
    |stencil_buf_load_68_fu_376                |  32|   0|   32|          0|
    |stencil_buf_load_69_fu_380                |  32|   0|   32|          0|
    |stencil_buf_load_6_fu_128                 |  32|   0|   32|          0|
    |stencil_buf_load_70_fu_384                |  32|   0|   32|          0|
    |stencil_buf_load_71_fu_388                |  32|   0|   32|          0|
    |stencil_buf_load_72_fu_392                |  32|   0|   32|          0|
    |stencil_buf_load_73_fu_396                |  32|   0|   32|          0|
    |stencil_buf_load_74_fu_400                |  32|   0|   32|          0|
    |stencil_buf_load_75_fu_404                |  32|   0|   32|          0|
    |stencil_buf_load_76_fu_408                |  32|   0|   32|          0|
    |stencil_buf_load_77_fu_412                |  32|   0|   32|          0|
    |stencil_buf_load_78_fu_416                |  32|   0|   32|          0|
    |stencil_buf_load_79_fu_420                |  32|   0|   32|          0|
    |stencil_buf_load_7_fu_132                 |  32|   0|   32|          0|
    |stencil_buf_load_80_fu_424                |  32|   0|   32|          0|
    |stencil_buf_load_81_fu_428                |  32|   0|   32|          0|
    |stencil_buf_load_82_fu_432                |  32|   0|   32|          0|
    |stencil_buf_load_83_fu_436                |  32|   0|   32|          0|
    |stencil_buf_load_84_fu_440                |  32|   0|   32|          0|
    |stencil_buf_load_85_fu_444                |  32|   0|   32|          0|
    |stencil_buf_load_86_fu_448                |  32|   0|   32|          0|
    |stencil_buf_load_87_fu_452                |  32|   0|   32|          0|
    |stencil_buf_load_88_fu_456                |  32|   0|   32|          0|
    |stencil_buf_load_89_fu_460                |  32|   0|   32|          0|
    |stencil_buf_load_8_fu_136                 |  32|   0|   32|          0|
    |stencil_buf_load_90_fu_464                |  32|   0|   32|          0|
    |stencil_buf_load_91_fu_468                |  32|   0|   32|          0|
    |stencil_buf_load_92_fu_472                |  32|   0|   32|          0|
    |stencil_buf_load_93_fu_476                |  32|   0|   32|          0|
    |stencil_buf_load_94_fu_480                |  32|   0|   32|          0|
    |stencil_buf_load_95_fu_484                |  32|   0|   32|          0|
    |stencil_buf_load_96_fu_488                |  32|   0|   32|          0|
    |stencil_buf_load_97_fu_492                |  32|   0|   32|          0|
    |stencil_buf_load_98_fu_496                |  32|   0|   32|          0|
    |stencil_buf_load_99_fu_500                |  32|   0|   32|          0|
    |stencil_buf_load_9_fu_140                 |  32|   0|   32|          0|
    |stencil_buf_load_reg_5510                 |  32|   0|   32|          0|
    |stencil_buf_load_s_fu_1096                |  32|   0|   32|          0|
    |tile_index_dim0_reg_5394                  |  32|   0|   32|          0|
    |tile_index_dim1_reg_5400                  |  32|   0|   32|          0|
    |tmp_19_reg_5568                           |   1|   0|    1|          0|
    |tmp_1_reg_5464                            |  14|   0|   15|          1|
    |tmp_21_reg_5573                           |   1|   0|    1|          0|
    |tmp_22_reg_5591                           |  14|   0|   14|          0|
    |tmp_24_reg_5444                           |   1|   0|    1|          0|
    |tmp_33_reg_5490                           |   1|   0|    1|          0|
    |tmp_3_reg_5471                            |  14|   0|   15|          1|
    |tmp_4_reg_5476                            |   1|   0|    1|          0|
    |tmp_56_1_reg_5505                         |   1|   0|    1|          0|
    |tmp_6_reg_5418                            |  32|   0|   32|          0|
    |tmp_7_reg_5424                            |  32|   0|   32|          0|
    |tmp_9_reg_5439                            |  14|   0|   15|          1|
    |tmp_reg_5406                              |  31|   0|   32|          1|
    |tmp_s_reg_5412                            |  31|   0|   32|          1|
    |assign_110_1_reg_5632                     |   0|  32|   32|          0|
    |assign_113_1_reg_5638                     |   0|  32|   32|          0|
    |assign_2_reg_5620                         |   0|  32|   32|          0|
    |assign_3_reg_5626                         |   0|  32|   32|          0|
    |icmp_reg_5460                             |   0|   3|    1|          0|
    |newIndex_reg_5582                         |   0|  42|   14|          0|
    |or_cond7_1_reg_5578                       |   0|   3|    1|          0|
    |or_cond7_reg_5587                         |   0|   3|    1|          0|
    |tmp_22_reg_5591                           |   0|  42|   14|          0|
    |tmp_33_reg_5490                           |   0|   3|    1|          0|
    |tmp_4_reg_5476                            |   0|   3|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |9717| 227| 9885|          7|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     compute    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     compute    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     compute    | return value |
|ap_done            | out |    1| ap_ctrl_hs |     compute    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     compute    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     compute    | return value |
|compute_flag       |  in |    1|   ap_none  |  compute_flag  |    scalar    |
|output_0_address0  | out |   13|  ap_memory |    output_0    |     array    |
|output_0_ce0       | out |    1|  ap_memory |    output_0    |     array    |
|output_0_we0       | out |    1|  ap_memory |    output_0    |     array    |
|output_0_d0        | out |   32|  ap_memory |    output_0    |     array    |
|output_1_address0  | out |   13|  ap_memory |    output_1    |     array    |
|output_1_ce0       | out |    1|  ap_memory |    output_1    |     array    |
|output_1_we0       | out |    1|  ap_memory |    output_1    |     array    |
|output_1_d0        | out |   32|  ap_memory |    output_1    |     array    |
|input_0_address0   | out |   13|  ap_memory |     input_0    |     array    |
|input_0_ce0        | out |    1|  ap_memory |     input_0    |     array    |
|input_0_q0         |  in |   32|  ap_memory |     input_0    |     array    |
|input_1_address0   | out |   13|  ap_memory |     input_1    |     array    |
|input_1_ce0        | out |    1|  ap_memory |     input_1    |     array    |
|input_1_q0         |  in |   32|  ap_memory |     input_1    |     array    |
|tile_index         |  in |   32|   ap_none  |   tile_index   |    scalar    |
|tile_num_dim0      |  in |   32|   ap_none  |  tile_num_dim0 |    scalar    |
|var_f_extent_0     |  in |   32|   ap_none  | var_f_extent_0 |    scalar    |
|var_f_extent_1     |  in |   32|   ap_none  | var_f_extent_1 |    scalar    |
|var_f_min_0        |  in |   32|   ap_none  |   var_f_min_0  |    scalar    |
|var_f_min_1        |  in |   32|   ap_none  |   var_f_min_1  |    scalar    |
+-------------------+-----+-----+------------+----------------+--------------+

