
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a68  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000694  08003c00  08003c00  00013c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004294  08004294  000263e4  2**0
                  CONTENTS
  4 .ARM          00000008  08004294  08004294  00014294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800429c  0800429c  000263e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800429c  0800429c  0001429c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080042a0  080042a0  000142a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000063e4  20000000  080042a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  200063e4  0800a688  000263e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006404  0800a688  00026404  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000263e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000801e  00000000  00000000  00026414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a9f  00000000  00000000  0002e432  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007d0  00000000  00000000  0002fed8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006e8  00000000  00000000  000306a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010c5a  00000000  00000000  00030d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006e2b  00000000  00000000  000419ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005db61  00000000  00000000  00048815  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a6376  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ef4  00000000  00000000  000a63c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200063e4 	.word	0x200063e4
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08003be8 	.word	0x08003be8

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200063e8 	.word	0x200063e8
 80001d4:	08003be8 	.word	0x08003be8

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b974 	b.w	80004d8 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468e      	mov	lr, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	d14d      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000216:	428a      	cmp	r2, r1
 8000218:	4694      	mov	ip, r2
 800021a:	d969      	bls.n	80002f0 <__udivmoddi4+0xe8>
 800021c:	fab2 f282 	clz	r2, r2
 8000220:	b152      	cbz	r2, 8000238 <__udivmoddi4+0x30>
 8000222:	fa01 f302 	lsl.w	r3, r1, r2
 8000226:	f1c2 0120 	rsb	r1, r2, #32
 800022a:	fa20 f101 	lsr.w	r1, r0, r1
 800022e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000232:	ea41 0e03 	orr.w	lr, r1, r3
 8000236:	4094      	lsls	r4, r2
 8000238:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800023c:	0c21      	lsrs	r1, r4, #16
 800023e:	fbbe f6f8 	udiv	r6, lr, r8
 8000242:	fa1f f78c 	uxth.w	r7, ip
 8000246:	fb08 e316 	mls	r3, r8, r6, lr
 800024a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800024e:	fb06 f107 	mul.w	r1, r6, r7
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f106 30ff 	add.w	r0, r6, #4294967295
 800025e:	f080 811f 	bcs.w	80004a0 <__udivmoddi4+0x298>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 811c 	bls.w	80004a0 <__udivmoddi4+0x298>
 8000268:	3e02      	subs	r6, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a5b      	subs	r3, r3, r1
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb3 f0f8 	udiv	r0, r3, r8
 8000274:	fb08 3310 	mls	r3, r8, r0, r3
 8000278:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800027c:	fb00 f707 	mul.w	r7, r0, r7
 8000280:	42a7      	cmp	r7, r4
 8000282:	d90a      	bls.n	800029a <__udivmoddi4+0x92>
 8000284:	eb1c 0404 	adds.w	r4, ip, r4
 8000288:	f100 33ff 	add.w	r3, r0, #4294967295
 800028c:	f080 810a 	bcs.w	80004a4 <__udivmoddi4+0x29c>
 8000290:	42a7      	cmp	r7, r4
 8000292:	f240 8107 	bls.w	80004a4 <__udivmoddi4+0x29c>
 8000296:	4464      	add	r4, ip
 8000298:	3802      	subs	r0, #2
 800029a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800029e:	1be4      	subs	r4, r4, r7
 80002a0:	2600      	movs	r6, #0
 80002a2:	b11d      	cbz	r5, 80002ac <__udivmoddi4+0xa4>
 80002a4:	40d4      	lsrs	r4, r2
 80002a6:	2300      	movs	r3, #0
 80002a8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ac:	4631      	mov	r1, r6
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d909      	bls.n	80002ca <__udivmoddi4+0xc2>
 80002b6:	2d00      	cmp	r5, #0
 80002b8:	f000 80ef 	beq.w	800049a <__udivmoddi4+0x292>
 80002bc:	2600      	movs	r6, #0
 80002be:	e9c5 0100 	strd	r0, r1, [r5]
 80002c2:	4630      	mov	r0, r6
 80002c4:	4631      	mov	r1, r6
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	fab3 f683 	clz	r6, r3
 80002ce:	2e00      	cmp	r6, #0
 80002d0:	d14a      	bne.n	8000368 <__udivmoddi4+0x160>
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xd4>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	f200 80f9 	bhi.w	80004ce <__udivmoddi4+0x2c6>
 80002dc:	1a84      	subs	r4, r0, r2
 80002de:	eb61 0303 	sbc.w	r3, r1, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	469e      	mov	lr, r3
 80002e6:	2d00      	cmp	r5, #0
 80002e8:	d0e0      	beq.n	80002ac <__udivmoddi4+0xa4>
 80002ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80002ee:	e7dd      	b.n	80002ac <__udivmoddi4+0xa4>
 80002f0:	b902      	cbnz	r2, 80002f4 <__udivmoddi4+0xec>
 80002f2:	deff      	udf	#255	; 0xff
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f040 8092 	bne.w	8000422 <__udivmoddi4+0x21a>
 80002fe:	eba1 010c 	sub.w	r1, r1, ip
 8000302:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000306:	fa1f fe8c 	uxth.w	lr, ip
 800030a:	2601      	movs	r6, #1
 800030c:	0c20      	lsrs	r0, r4, #16
 800030e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000312:	fb07 1113 	mls	r1, r7, r3, r1
 8000316:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800031a:	fb0e f003 	mul.w	r0, lr, r3
 800031e:	4288      	cmp	r0, r1
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x12c>
 8000322:	eb1c 0101 	adds.w	r1, ip, r1
 8000326:	f103 38ff 	add.w	r8, r3, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x12a>
 800032c:	4288      	cmp	r0, r1
 800032e:	f200 80cb 	bhi.w	80004c8 <__udivmoddi4+0x2c0>
 8000332:	4643      	mov	r3, r8
 8000334:	1a09      	subs	r1, r1, r0
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb1 f0f7 	udiv	r0, r1, r7
 800033c:	fb07 1110 	mls	r1, r7, r0, r1
 8000340:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000344:	fb0e fe00 	mul.w	lr, lr, r0
 8000348:	45a6      	cmp	lr, r4
 800034a:	d908      	bls.n	800035e <__udivmoddi4+0x156>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 31ff 	add.w	r1, r0, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x154>
 8000356:	45a6      	cmp	lr, r4
 8000358:	f200 80bb 	bhi.w	80004d2 <__udivmoddi4+0x2ca>
 800035c:	4608      	mov	r0, r1
 800035e:	eba4 040e 	sub.w	r4, r4, lr
 8000362:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000366:	e79c      	b.n	80002a2 <__udivmoddi4+0x9a>
 8000368:	f1c6 0720 	rsb	r7, r6, #32
 800036c:	40b3      	lsls	r3, r6
 800036e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000372:	ea4c 0c03 	orr.w	ip, ip, r3
 8000376:	fa20 f407 	lsr.w	r4, r0, r7
 800037a:	fa01 f306 	lsl.w	r3, r1, r6
 800037e:	431c      	orrs	r4, r3
 8000380:	40f9      	lsrs	r1, r7
 8000382:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000386:	fa00 f306 	lsl.w	r3, r0, r6
 800038a:	fbb1 f8f9 	udiv	r8, r1, r9
 800038e:	0c20      	lsrs	r0, r4, #16
 8000390:	fa1f fe8c 	uxth.w	lr, ip
 8000394:	fb09 1118 	mls	r1, r9, r8, r1
 8000398:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800039c:	fb08 f00e 	mul.w	r0, r8, lr
 80003a0:	4288      	cmp	r0, r1
 80003a2:	fa02 f206 	lsl.w	r2, r2, r6
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b8>
 80003a8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80003b0:	f080 8088 	bcs.w	80004c4 <__udivmoddi4+0x2bc>
 80003b4:	4288      	cmp	r0, r1
 80003b6:	f240 8085 	bls.w	80004c4 <__udivmoddi4+0x2bc>
 80003ba:	f1a8 0802 	sub.w	r8, r8, #2
 80003be:	4461      	add	r1, ip
 80003c0:	1a09      	subs	r1, r1, r0
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c8:	fb09 1110 	mls	r1, r9, r0, r1
 80003cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003d4:	458e      	cmp	lr, r1
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1e2>
 80003d8:	eb1c 0101 	adds.w	r1, ip, r1
 80003dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003e0:	d26c      	bcs.n	80004bc <__udivmoddi4+0x2b4>
 80003e2:	458e      	cmp	lr, r1
 80003e4:	d96a      	bls.n	80004bc <__udivmoddi4+0x2b4>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4461      	add	r1, ip
 80003ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003ee:	fba0 9402 	umull	r9, r4, r0, r2
 80003f2:	eba1 010e 	sub.w	r1, r1, lr
 80003f6:	42a1      	cmp	r1, r4
 80003f8:	46c8      	mov	r8, r9
 80003fa:	46a6      	mov	lr, r4
 80003fc:	d356      	bcc.n	80004ac <__udivmoddi4+0x2a4>
 80003fe:	d053      	beq.n	80004a8 <__udivmoddi4+0x2a0>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x212>
 8000402:	ebb3 0208 	subs.w	r2, r3, r8
 8000406:	eb61 010e 	sbc.w	r1, r1, lr
 800040a:	fa01 f707 	lsl.w	r7, r1, r7
 800040e:	fa22 f306 	lsr.w	r3, r2, r6
 8000412:	40f1      	lsrs	r1, r6
 8000414:	431f      	orrs	r7, r3
 8000416:	e9c5 7100 	strd	r7, r1, [r5]
 800041a:	2600      	movs	r6, #0
 800041c:	4631      	mov	r1, r6
 800041e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000422:	f1c2 0320 	rsb	r3, r2, #32
 8000426:	40d8      	lsrs	r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa21 f303 	lsr.w	r3, r1, r3
 8000430:	4091      	lsls	r1, r2
 8000432:	4301      	orrs	r1, r0
 8000434:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000440:	fb07 3610 	mls	r6, r7, r0, r3
 8000444:	0c0b      	lsrs	r3, r1, #16
 8000446:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800044a:	fb00 f60e 	mul.w	r6, r0, lr
 800044e:	429e      	cmp	r6, r3
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x260>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 38ff 	add.w	r8, r0, #4294967295
 800045e:	d22f      	bcs.n	80004c0 <__udivmoddi4+0x2b8>
 8000460:	429e      	cmp	r6, r3
 8000462:	d92d      	bls.n	80004c0 <__udivmoddi4+0x2b8>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1b9b      	subs	r3, r3, r6
 800046a:	b289      	uxth	r1, r1
 800046c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000470:	fb07 3316 	mls	r3, r7, r6, r3
 8000474:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000478:	fb06 f30e 	mul.w	r3, r6, lr
 800047c:	428b      	cmp	r3, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x28a>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f106 38ff 	add.w	r8, r6, #4294967295
 8000488:	d216      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 800048a:	428b      	cmp	r3, r1
 800048c:	d914      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800048e:	3e02      	subs	r6, #2
 8000490:	4461      	add	r1, ip
 8000492:	1ac9      	subs	r1, r1, r3
 8000494:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000498:	e738      	b.n	800030c <__udivmoddi4+0x104>
 800049a:	462e      	mov	r6, r5
 800049c:	4628      	mov	r0, r5
 800049e:	e705      	b.n	80002ac <__udivmoddi4+0xa4>
 80004a0:	4606      	mov	r6, r0
 80004a2:	e6e3      	b.n	800026c <__udivmoddi4+0x64>
 80004a4:	4618      	mov	r0, r3
 80004a6:	e6f8      	b.n	800029a <__udivmoddi4+0x92>
 80004a8:	454b      	cmp	r3, r9
 80004aa:	d2a9      	bcs.n	8000400 <__udivmoddi4+0x1f8>
 80004ac:	ebb9 0802 	subs.w	r8, r9, r2
 80004b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004b4:	3801      	subs	r0, #1
 80004b6:	e7a3      	b.n	8000400 <__udivmoddi4+0x1f8>
 80004b8:	4646      	mov	r6, r8
 80004ba:	e7ea      	b.n	8000492 <__udivmoddi4+0x28a>
 80004bc:	4620      	mov	r0, r4
 80004be:	e794      	b.n	80003ea <__udivmoddi4+0x1e2>
 80004c0:	4640      	mov	r0, r8
 80004c2:	e7d1      	b.n	8000468 <__udivmoddi4+0x260>
 80004c4:	46d0      	mov	r8, sl
 80004c6:	e77b      	b.n	80003c0 <__udivmoddi4+0x1b8>
 80004c8:	3b02      	subs	r3, #2
 80004ca:	4461      	add	r1, ip
 80004cc:	e732      	b.n	8000334 <__udivmoddi4+0x12c>
 80004ce:	4630      	mov	r0, r6
 80004d0:	e709      	b.n	80002e6 <__udivmoddi4+0xde>
 80004d2:	4464      	add	r4, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e742      	b.n	800035e <__udivmoddi4+0x156>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80004dc:	b480      	push	{r7}
 80004de:	b085      	sub	sp, #20
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80004e4:	4b08      	ldr	r3, [pc, #32]	; (8000508 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80004e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80004e8:	4907      	ldr	r1, [pc, #28]	; (8000508 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	4313      	orrs	r3, r2
 80004ee:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80004f0:	4b05      	ldr	r3, [pc, #20]	; (8000508 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80004f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	4013      	ands	r3, r2
 80004f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004fa:	68fb      	ldr	r3, [r7, #12]
}
 80004fc:	bf00      	nop
 80004fe:	3714      	adds	r7, #20
 8000500:	46bd      	mov	sp, r7
 8000502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000506:	4770      	bx	lr
 8000508:	40023800 	.word	0x40023800

0800050c <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800050c:	b480      	push	{r7}
 800050e:	b083      	sub	sp, #12
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
 8000514:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	683a      	ldr	r2, [r7, #0]
 800051a:	619a      	str	r2, [r3, #24]
}
 800051c:	bf00      	nop
 800051e:	370c      	adds	r7, #12
 8000520:	46bd      	mov	sp, r7
 8000522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000526:	4770      	bx	lr

08000528 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000528:	b480      	push	{r7}
 800052a:	b083      	sub	sp, #12
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
 8000530:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	041a      	lsls	r2, r3, #16
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	619a      	str	r2, [r3, #24]
}
 800053a:	bf00      	nop
 800053c:	370c      	adds	r7, #12
 800053e:	46bd      	mov	sp, r7
 8000540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000544:	4770      	bx	lr

08000546 <ILI9341_Init>:
#include<ili9341.h>

static void ILI9341_Init(struct ILI9341 *dispPtr)
{
 8000546:	b580      	push	{r7, lr}
 8000548:	b082      	sub	sp, #8
 800054a:	af00      	add	r7, sp, #0
 800054c:	6078      	str	r0, [r7, #4]
	LL_GPIO_SetOutputPin(dispPtr->RD_Port,dispPtr->RD_Pin);
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	6a1a      	ldr	r2, [r3, #32]
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000556:	4619      	mov	r1, r3
 8000558:	4610      	mov	r0, r2
 800055a:	f7ff ffd7 	bl	800050c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(dispPtr->WR_Port,dispPtr->WR_Pin);
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	699a      	ldr	r2, [r3, #24]
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	69db      	ldr	r3, [r3, #28]
 8000566:	4619      	mov	r1, r3
 8000568:	4610      	mov	r0, r2
 800056a:	f7ff ffcf 	bl	800050c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(dispPtr->RS_Port,dispPtr->RS_Pin);
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	691a      	ldr	r2, [r3, #16]
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	695b      	ldr	r3, [r3, #20]
 8000576:	4619      	mov	r1, r3
 8000578:	4610      	mov	r0, r2
 800057a:	f7ff ffc7 	bl	800050c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(dispPtr->CS_Port,dispPtr->CS_Pin);
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	681a      	ldr	r2, [r3, #0]
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	685b      	ldr	r3, [r3, #4]
 8000586:	4619      	mov	r1, r3
 8000588:	4610      	mov	r0, r2
 800058a:	f7ff ffbf 	bl	800050c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(dispPtr->RST_Port,dispPtr->RST_Pin);
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	689a      	ldr	r2, [r3, #8]
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	68db      	ldr	r3, [r3, #12]
 8000596:	4619      	mov	r1, r3
 8000598:	4610      	mov	r0, r2
 800059a:	f7ff ffb7 	bl	800050c <LL_GPIO_SetOutputPin>

	LL_GPIO_SetOutputPin(dispPtr->RST_Port,dispPtr->RST_Pin);
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	689a      	ldr	r2, [r3, #8]
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	68db      	ldr	r3, [r3, #12]
 80005a6:	4619      	mov	r1, r3
 80005a8:	4610      	mov	r0, r2
 80005aa:	f7ff ffaf 	bl	800050c <LL_GPIO_SetOutputPin>
	LL_mDelay(5);
 80005ae:	2005      	movs	r0, #5
 80005b0:	f003 faaa 	bl	8003b08 <LL_mDelay>
	LL_GPIO_ResetOutputPin(dispPtr->RST_Port,dispPtr->RST_Pin);
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	689a      	ldr	r2, [r3, #8]
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	68db      	ldr	r3, [r3, #12]
 80005bc:	4619      	mov	r1, r3
 80005be:	4610      	mov	r0, r2
 80005c0:	f7ff ffb2 	bl	8000528 <LL_GPIO_ResetOutputPin>
	LL_mDelay(15);
 80005c4:	200f      	movs	r0, #15
 80005c6:	f003 fa9f 	bl	8003b08 <LL_mDelay>
	LL_GPIO_SetOutputPin(dispPtr->RST_Port,dispPtr->RST_Pin);
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	689a      	ldr	r2, [r3, #8]
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	68db      	ldr	r3, [r3, #12]
 80005d2:	4619      	mov	r1, r3
 80005d4:	4610      	mov	r0, r2
 80005d6:	f7ff ff99 	bl	800050c <LL_GPIO_SetOutputPin>
	LL_mDelay(15);
 80005da:	200f      	movs	r0, #15
 80005dc:	f003 fa94 	bl	8003b08 <LL_mDelay>

	LL_GPIO_SetOutputPin(dispPtr->CS_Port,dispPtr->CS_Pin);
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	681a      	ldr	r2, [r3, #0]
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	685b      	ldr	r3, [r3, #4]
 80005e8:	4619      	mov	r1, r3
 80005ea:	4610      	mov	r0, r2
 80005ec:	f7ff ff8e 	bl	800050c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(dispPtr->WR_Port,dispPtr->WR_Pin);
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	699a      	ldr	r2, [r3, #24]
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	69db      	ldr	r3, [r3, #28]
 80005f8:	4619      	mov	r1, r3
 80005fa:	4610      	mov	r0, r2
 80005fc:	f7ff ff86 	bl	800050c <LL_GPIO_SetOutputPin>
	LL_GPIO_ResetOutputPin(dispPtr->CS_Port,dispPtr->CS_Pin);
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	681a      	ldr	r2, [r3, #0]
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	685b      	ldr	r3, [r3, #4]
 8000608:	4619      	mov	r1, r3
 800060a:	4610      	mov	r0, r2
 800060c:	f7ff ff8c 	bl	8000528 <LL_GPIO_ResetOutputPin>

	dispPtr->WriteCmd(dispPtr, 0xCB);
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000614:	21cb      	movs	r1, #203	; 0xcb
 8000616:	6878      	ldr	r0, [r7, #4]
 8000618:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x39);
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800061e:	2139      	movs	r1, #57	; 0x39
 8000620:	6878      	ldr	r0, [r7, #4]
 8000622:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x2C);
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000628:	212c      	movs	r1, #44	; 0x2c
 800062a:	6878      	ldr	r0, [r7, #4]
 800062c:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x00);
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000632:	2100      	movs	r1, #0
 8000634:	6878      	ldr	r0, [r7, #4]
 8000636:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x34);
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800063c:	2134      	movs	r1, #52	; 0x34
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x02);
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000646:	2102      	movs	r1, #2
 8000648:	6878      	ldr	r0, [r7, #4]
 800064a:	4798      	blx	r3

	dispPtr->WriteCmd(dispPtr, 0xCF);
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000650:	21cf      	movs	r1, #207	; 0xcf
 8000652:	6878      	ldr	r0, [r7, #4]
 8000654:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x00);
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800065a:	2100      	movs	r1, #0
 800065c:	6878      	ldr	r0, [r7, #4]
 800065e:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0XC1);
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000664:	21c1      	movs	r1, #193	; 0xc1
 8000666:	6878      	ldr	r0, [r7, #4]
 8000668:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0X30);
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800066e:	2130      	movs	r1, #48	; 0x30
 8000670:	6878      	ldr	r0, [r7, #4]
 8000672:	4798      	blx	r3

	dispPtr->WriteCmd(dispPtr, 0xE8);
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000678:	21e8      	movs	r1, #232	; 0xe8
 800067a:	6878      	ldr	r0, [r7, #4]
 800067c:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x85);
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000682:	2185      	movs	r1, #133	; 0x85
 8000684:	6878      	ldr	r0, [r7, #4]
 8000686:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x00);
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800068c:	2100      	movs	r1, #0
 800068e:	6878      	ldr	r0, [r7, #4]
 8000690:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x78);
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000696:	2178      	movs	r1, #120	; 0x78
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	4798      	blx	r3

	dispPtr->WriteCmd(dispPtr, 0xEA);
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80006a0:	21ea      	movs	r1, #234	; 0xea
 80006a2:	6878      	ldr	r0, [r7, #4]
 80006a4:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x00);
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006aa:	2100      	movs	r1, #0
 80006ac:	6878      	ldr	r0, [r7, #4]
 80006ae:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x00);
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006b4:	2100      	movs	r1, #0
 80006b6:	6878      	ldr	r0, [r7, #4]
 80006b8:	4798      	blx	r3

	dispPtr->WriteCmd(dispPtr, 0xED);
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80006be:	21ed      	movs	r1, #237	; 0xed
 80006c0:	6878      	ldr	r0, [r7, #4]
 80006c2:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x64);
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006c8:	2164      	movs	r1, #100	; 0x64
 80006ca:	6878      	ldr	r0, [r7, #4]
 80006cc:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x03);
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006d2:	2103      	movs	r1, #3
 80006d4:	6878      	ldr	r0, [r7, #4]
 80006d6:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0X12);
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006dc:	2112      	movs	r1, #18
 80006de:	6878      	ldr	r0, [r7, #4]
 80006e0:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0X81);
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006e6:	2181      	movs	r1, #129	; 0x81
 80006e8:	6878      	ldr	r0, [r7, #4]
 80006ea:	4798      	blx	r3

	dispPtr->WriteCmd(dispPtr, 0xF7);
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80006f0:	21f7      	movs	r1, #247	; 0xf7
 80006f2:	6878      	ldr	r0, [r7, #4]
 80006f4:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x20);
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006fa:	2120      	movs	r1, #32
 80006fc:	6878      	ldr	r0, [r7, #4]
 80006fe:	4798      	blx	r3

	dispPtr->WriteCmd(dispPtr, 0xC0);
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000704:	21c0      	movs	r1, #192	; 0xc0
 8000706:	6878      	ldr	r0, [r7, #4]
 8000708:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x23);
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800070e:	2123      	movs	r1, #35	; 0x23
 8000710:	6878      	ldr	r0, [r7, #4]
 8000712:	4798      	blx	r3

	dispPtr->WriteCmd(dispPtr, 0xC1);
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000718:	21c1      	movs	r1, #193	; 0xc1
 800071a:	6878      	ldr	r0, [r7, #4]
 800071c:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x10);
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000722:	2110      	movs	r1, #16
 8000724:	6878      	ldr	r0, [r7, #4]
 8000726:	4798      	blx	r3

	dispPtr->WriteCmd(dispPtr, 0xC5);
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800072c:	21c5      	movs	r1, #197	; 0xc5
 800072e:	6878      	ldr	r0, [r7, #4]
 8000730:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x3e);
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000736:	213e      	movs	r1, #62	; 0x3e
 8000738:	6878      	ldr	r0, [r7, #4]
 800073a:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x28);
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000740:	2128      	movs	r1, #40	; 0x28
 8000742:	6878      	ldr	r0, [r7, #4]
 8000744:	4798      	blx	r3

	dispPtr->WriteCmd(dispPtr, 0xC7);
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800074a:	21c7      	movs	r1, #199	; 0xc7
 800074c:	6878      	ldr	r0, [r7, #4]
 800074e:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x86);
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000754:	2186      	movs	r1, #134	; 0x86
 8000756:	6878      	ldr	r0, [r7, #4]
 8000758:	4798      	blx	r3

	dispPtr->WriteCmd(dispPtr, 0x36);
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800075e:	2136      	movs	r1, #54	; 0x36
 8000760:	6878      	ldr	r0, [r7, #4]
 8000762:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0xc8);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000768:	21c8      	movs	r1, #200	; 0xc8
 800076a:	6878      	ldr	r0, [r7, #4]
 800076c:	4798      	blx	r3

	dispPtr->WriteCmd(dispPtr ,0x3A);
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000772:	213a      	movs	r1, #58	; 0x3a
 8000774:	6878      	ldr	r0, [r7, #4]
 8000776:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x65);
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800077c:	2165      	movs	r1, #101	; 0x65
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	4798      	blx	r3

	dispPtr->WriteCmd(dispPtr, 0xB1);
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000786:	21b1      	movs	r1, #177	; 0xb1
 8000788:	6878      	ldr	r0, [r7, #4]
 800078a:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x00);
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000790:	2100      	movs	r1, #0
 8000792:	6878      	ldr	r0, [r7, #4]
 8000794:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x18);
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800079a:	2118      	movs	r1, #24
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	4798      	blx	r3

	dispPtr->WriteCmd(dispPtr, 0xB6);
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80007a4:	21b6      	movs	r1, #182	; 0xb6
 80007a6:	6878      	ldr	r0, [r7, #4]
 80007a8:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x08);
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80007ae:	2108      	movs	r1, #8
 80007b0:	6878      	ldr	r0, [r7, #4]
 80007b2:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x82);
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80007b8:	2182      	movs	r1, #130	; 0x82
 80007ba:	6878      	ldr	r0, [r7, #4]
 80007bc:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, 0x27);
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80007c2:	2127      	movs	r1, #39	; 0x27
 80007c4:	6878      	ldr	r0, [r7, #4]
 80007c6:	4798      	blx	r3

	dispPtr->WriteCmd(dispPtr, 0x11);
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80007cc:	2111      	movs	r1, #17
 80007ce:	6878      	ldr	r0, [r7, #4]
 80007d0:	4798      	blx	r3
	LL_mDelay(120);
 80007d2:	2078      	movs	r0, #120	; 0x78
 80007d4:	f003 f998 	bl	8003b08 <LL_mDelay>

	dispPtr->WriteCmd(dispPtr, 0x29);
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80007dc:	2129      	movs	r1, #41	; 0x29
 80007de:	6878      	ldr	r0, [r7, #4]
 80007e0:	4798      	blx	r3

}
 80007e2:	bf00      	nop
 80007e4:	3708      	adds	r7, #8
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}

080007ea <WriteCmd_8080>:
static void inline WriteCmd_8080(struct ILI9341 *dispPtr, uint8_t cmd)
{
 80007ea:	b580      	push	{r7, lr}
 80007ec:	b082      	sub	sp, #8
 80007ee:	af00      	add	r7, sp, #0
 80007f0:	6078      	str	r0, [r7, #4]
 80007f2:	460b      	mov	r3, r1
 80007f4:	70fb      	strb	r3, [r7, #3]
	LL_GPIO_ResetOutputPin(dispPtr->RS_Port,dispPtr->RS_Pin);
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	691a      	ldr	r2, [r3, #16]
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	695b      	ldr	r3, [r3, #20]
 80007fe:	4619      	mov	r1, r3
 8000800:	4610      	mov	r0, r2
 8000802:	f7ff fe91 	bl	8000528 <LL_GPIO_ResetOutputPin>
	dispPtr->DB_Port->BSRR = (uint32_t)(uint8_t)~cmd << 16 | (uint32_t)(uint8_t)cmd;
 8000806:	78fb      	ldrb	r3, [r7, #3]
 8000808:	43db      	mvns	r3, r3
 800080a:	b2db      	uxtb	r3, r3
 800080c:	0419      	lsls	r1, r3, #16
 800080e:	78fa      	ldrb	r2, [r7, #3]
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000814:	430a      	orrs	r2, r1
 8000816:	619a      	str	r2, [r3, #24]
	LL_GPIO_ResetOutputPin(dispPtr->WR_Port,dispPtr->WR_Pin);
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	699a      	ldr	r2, [r3, #24]
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	69db      	ldr	r3, [r3, #28]
 8000820:	4619      	mov	r1, r3
 8000822:	4610      	mov	r0, r2
 8000824:	f7ff fe80 	bl	8000528 <LL_GPIO_ResetOutputPin>
	LL_GPIO_SetOutputPin(dispPtr->WR_Port,dispPtr->WR_Pin);
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	699a      	ldr	r2, [r3, #24]
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	69db      	ldr	r3, [r3, #28]
 8000830:	4619      	mov	r1, r3
 8000832:	4610      	mov	r0, r2
 8000834:	f7ff fe6a 	bl	800050c <LL_GPIO_SetOutputPin>
}
 8000838:	bf00      	nop
 800083a:	3708      	adds	r7, #8
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}

08000840 <WriteData_8080>:
static void inline WriteData_8080(struct ILI9341 *dispPtr, uint8_t data)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
 8000848:	460b      	mov	r3, r1
 800084a:	70fb      	strb	r3, [r7, #3]
	LL_GPIO_SetOutputPin(dispPtr->RS_Port,dispPtr->RS_Pin);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	691a      	ldr	r2, [r3, #16]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	695b      	ldr	r3, [r3, #20]
 8000854:	4619      	mov	r1, r3
 8000856:	4610      	mov	r0, r2
 8000858:	f7ff fe58 	bl	800050c <LL_GPIO_SetOutputPin>
	dispPtr->DB_Port->BSRR = (uint32_t)(uint8_t)~data << 16 | (uint32_t)data;
 800085c:	78fb      	ldrb	r3, [r7, #3]
 800085e:	43db      	mvns	r3, r3
 8000860:	b2db      	uxtb	r3, r3
 8000862:	0419      	lsls	r1, r3, #16
 8000864:	78fa      	ldrb	r2, [r7, #3]
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800086a:	430a      	orrs	r2, r1
 800086c:	619a      	str	r2, [r3, #24]
	LL_GPIO_ResetOutputPin(dispPtr->WR_Port,dispPtr->WR_Pin);
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	699a      	ldr	r2, [r3, #24]
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	69db      	ldr	r3, [r3, #28]
 8000876:	4619      	mov	r1, r3
 8000878:	4610      	mov	r0, r2
 800087a:	f7ff fe55 	bl	8000528 <LL_GPIO_ResetOutputPin>
	LL_GPIO_SetOutputPin(dispPtr->WR_Port,dispPtr->WR_Pin);
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	699a      	ldr	r2, [r3, #24]
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	69db      	ldr	r3, [r3, #28]
 8000886:	4619      	mov	r1, r3
 8000888:	4610      	mov	r0, r2
 800088a:	f7ff fe3f 	bl	800050c <LL_GPIO_SetOutputPin>
}
 800088e:	bf00      	nop
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}

08000896 <FastFill_8080_8Bit_565>:

static void FastFill_8080_8Bit_565(struct ILI9341 *dispPtr, uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, struct Color *color)
{
 8000896:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800089a:	b091      	sub	sp, #68	; 0x44
 800089c:	af02      	add	r7, sp, #8
 800089e:	60f8      	str	r0, [r7, #12]
 80008a0:	4608      	mov	r0, r1
 80008a2:	4611      	mov	r1, r2
 80008a4:	461a      	mov	r2, r3
 80008a6:	4603      	mov	r3, r0
 80008a8:	817b      	strh	r3, [r7, #10]
 80008aa:	460b      	mov	r3, r1
 80008ac:	813b      	strh	r3, [r7, #8]
 80008ae:	4613      	mov	r3, r2
 80008b0:	80fb      	strh	r3, [r7, #6]
	uint64_t Cnt = 0;
 80008b2:	f04f 0200 	mov.w	r2, #0
 80008b6:	f04f 0300 	mov.w	r3, #0
 80008ba:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	uint64_t PxNum = (x2-x1+1)*(y2-y1+1);
 80008be:	88fa      	ldrh	r2, [r7, #6]
 80008c0:	897b      	ldrh	r3, [r7, #10]
 80008c2:	1ad3      	subs	r3, r2, r3
 80008c4:	3301      	adds	r3, #1
 80008c6:	f8b7 1058 	ldrh.w	r1, [r7, #88]	; 0x58
 80008ca:	893a      	ldrh	r2, [r7, #8]
 80008cc:	1a8a      	subs	r2, r1, r2
 80008ce:	3201      	adds	r2, #1
 80008d0:	fb02 f303 	mul.w	r3, r2, r3
 80008d4:	17da      	asrs	r2, r3, #31
 80008d6:	4698      	mov	r8, r3
 80008d8:	4691      	mov	r9, r2
 80008da:	e9c7 890a 	strd	r8, r9, [r7, #40]	; 0x28
	uint8_t MemData1 = (color->R & 0b11111000) | (color->G & 0b11100000)>>5;
 80008de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	b25b      	sxtb	r3, r3
 80008e4:	f023 0307 	bic.w	r3, r3, #7
 80008e8:	b25a      	sxtb	r2, r3
 80008ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80008ec:	785b      	ldrb	r3, [r3, #1]
 80008ee:	095b      	lsrs	r3, r3, #5
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	b25b      	sxtb	r3, r3
 80008f4:	4313      	orrs	r3, r2
 80008f6:	b25b      	sxtb	r3, r3
 80008f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t MemData2 = (color->G & 0b00011100)<<3 | (color->B & 0b11111000)>>3;
 80008fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80008fe:	785b      	ldrb	r3, [r3, #1]
 8000900:	00db      	lsls	r3, r3, #3
 8000902:	b25b      	sxtb	r3, r3
 8000904:	f023 031f 	bic.w	r3, r3, #31
 8000908:	b25a      	sxtb	r2, r3
 800090a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800090c:	789b      	ldrb	r3, [r3, #2]
 800090e:	08db      	lsrs	r3, r3, #3
 8000910:	b2db      	uxtb	r3, r3
 8000912:	b25b      	sxtb	r3, r3
 8000914:	4313      	orrs	r3, r2
 8000916:	b25b      	sxtb	r3, r3
 8000918:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint32_t DB_BSRR_Val1 = (uint32_t)(uint8_t)~MemData1 << 16 | (uint32_t)MemData1;
 800091c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000920:	43db      	mvns	r3, r3
 8000922:	b2db      	uxtb	r3, r3
 8000924:	041a      	lsls	r2, r3, #16
 8000926:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800092a:	4313      	orrs	r3, r2
 800092c:	623b      	str	r3, [r7, #32]
	uint32_t DB_BSRR_Val2 = (uint32_t)(uint8_t)~MemData2<< 16 | (uint32_t)MemData2;
 800092e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000932:	43db      	mvns	r3, r3
 8000934:	b2db      	uxtb	r3, r3
 8000936:	041a      	lsls	r2, r3, #16
 8000938:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800093c:	4313      	orrs	r3, r2
 800093e:	61fb      	str	r3, [r7, #28]
	uint32_t WR_BSRR_Val1 = (uint32_t)dispPtr->WR_Pin << 16;
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	69db      	ldr	r3, [r3, #28]
 8000944:	041b      	lsls	r3, r3, #16
 8000946:	61bb      	str	r3, [r7, #24]
	uint32_t WR_BSRR_Val2 = dispPtr->WR_Pin;
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	69db      	ldr	r3, [r3, #28]
 800094c:	617b      	str	r3, [r7, #20]

	dispPtr->SetWindow(dispPtr,x1, y1, x2, y2);
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	6ede      	ldr	r6, [r3, #108]	; 0x6c
 8000952:	88f8      	ldrh	r0, [r7, #6]
 8000954:	893a      	ldrh	r2, [r7, #8]
 8000956:	8979      	ldrh	r1, [r7, #10]
 8000958:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 800095c:	9300      	str	r3, [sp, #0]
 800095e:	4603      	mov	r3, r0
 8000960:	68f8      	ldr	r0, [r7, #12]
 8000962:	47b0      	blx	r6
	dispPtr->RS_Port->BSRR = (uint32_t)dispPtr->RS_Pin;
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	691b      	ldr	r3, [r3, #16]
 8000968:	68fa      	ldr	r2, [r7, #12]
 800096a:	6952      	ldr	r2, [r2, #20]
 800096c:	619a      	str	r2, [r3, #24]
	for(; Cnt < PxNum; Cnt++)
 800096e:	e01e      	b.n	80009ae <FastFill_8080_8Bit_565+0x118>
	{
		dispPtr->DB_Port->BSRR = DB_BSRR_Val1;
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000974:	6a3a      	ldr	r2, [r7, #32]
 8000976:	619a      	str	r2, [r3, #24]
		dispPtr->WR_Port->BSRR = WR_BSRR_Val1;
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	699b      	ldr	r3, [r3, #24]
 800097c:	69ba      	ldr	r2, [r7, #24]
 800097e:	619a      	str	r2, [r3, #24]
		dispPtr->WR_Port->BSRR = WR_BSRR_Val2;
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	699b      	ldr	r3, [r3, #24]
 8000984:	697a      	ldr	r2, [r7, #20]
 8000986:	619a      	str	r2, [r3, #24]

		dispPtr->DB_Port->BSRR = DB_BSRR_Val2;
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800098c:	69fa      	ldr	r2, [r7, #28]
 800098e:	619a      	str	r2, [r3, #24]
		dispPtr->WR_Port->BSRR = WR_BSRR_Val1;
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	699b      	ldr	r3, [r3, #24]
 8000994:	69ba      	ldr	r2, [r7, #24]
 8000996:	619a      	str	r2, [r3, #24]
		dispPtr->WR_Port->BSRR = WR_BSRR_Val2;
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	699b      	ldr	r3, [r3, #24]
 800099c:	697a      	ldr	r2, [r7, #20]
 800099e:	619a      	str	r2, [r3, #24]
	for(; Cnt < PxNum; Cnt++)
 80009a0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80009a4:	1c54      	adds	r4, r2, #1
 80009a6:	f143 0500 	adc.w	r5, r3, #0
 80009aa:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
 80009ae:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80009b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80009b6:	4290      	cmp	r0, r2
 80009b8:	eb71 0303 	sbcs.w	r3, r1, r3
 80009bc:	d3d8      	bcc.n	8000970 <FastFill_8080_8Bit_565+0xda>
	}
}
 80009be:	bf00      	nop
 80009c0:	bf00      	nop
 80009c2:	373c      	adds	r7, #60	; 0x3c
 80009c4:	46bd      	mov	sp, r7
 80009c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080009ca <WriteMem_8080_8Bit_565>:

static void inline WriteMem_8080_8Bit_565(struct ILI9341 *dispPtr, struct Color *color)
{	
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b084      	sub	sp, #16
 80009ce:	af00      	add	r7, sp, #0
 80009d0:	6078      	str	r0, [r7, #4]
 80009d2:	6039      	str	r1, [r7, #0]
	uint8_t MemData1 = (color->R & 0b11111000) | (color->G & 0b11100000)>>5;
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	b25b      	sxtb	r3, r3
 80009da:	f023 0307 	bic.w	r3, r3, #7
 80009de:	b25a      	sxtb	r2, r3
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	785b      	ldrb	r3, [r3, #1]
 80009e4:	095b      	lsrs	r3, r3, #5
 80009e6:	b2db      	uxtb	r3, r3
 80009e8:	b25b      	sxtb	r3, r3
 80009ea:	4313      	orrs	r3, r2
 80009ec:	b25b      	sxtb	r3, r3
 80009ee:	73fb      	strb	r3, [r7, #15]
	uint8_t MemData2 = (color->G & 0b00011100)<<3 | (color->B & 0b11111000)>>3;
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	785b      	ldrb	r3, [r3, #1]
 80009f4:	00db      	lsls	r3, r3, #3
 80009f6:	b25b      	sxtb	r3, r3
 80009f8:	f023 031f 	bic.w	r3, r3, #31
 80009fc:	b25a      	sxtb	r2, r3
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	789b      	ldrb	r3, [r3, #2]
 8000a02:	08db      	lsrs	r3, r3, #3
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	b25b      	sxtb	r3, r3
 8000a08:	4313      	orrs	r3, r2
 8000a0a:	b25b      	sxtb	r3, r3
 8000a0c:	73bb      	strb	r3, [r7, #14]
	LL_GPIO_SetOutputPin(dispPtr->RS_Port,dispPtr->RS_Pin);
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	691a      	ldr	r2, [r3, #16]
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	695b      	ldr	r3, [r3, #20]
 8000a16:	4619      	mov	r1, r3
 8000a18:	4610      	mov	r0, r2
 8000a1a:	f7ff fd77 	bl	800050c <LL_GPIO_SetOutputPin>

	//dispPtr->DB_Port->BSRR = (0xFFFFFF)&(~MemData1 << 16) | (uint32_t)MemData1; //uint8_t variable will be converted to int automatically when ~ calculate, equivalent to the statement below
	dispPtr->DB_Port->BSRR = (uint32_t)(uint8_t)~MemData1 << 16 | (uint32_t)MemData1; //the reason of (uint8_t) is uint8_t variable will be convert to int when ~ calculate
 8000a1e:	7bfb      	ldrb	r3, [r7, #15]
 8000a20:	43db      	mvns	r3, r3
 8000a22:	b2db      	uxtb	r3, r3
 8000a24:	0419      	lsls	r1, r3, #16
 8000a26:	7bfa      	ldrb	r2, [r7, #15]
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a2c:	430a      	orrs	r2, r1
 8000a2e:	619a      	str	r2, [r3, #24]
	LL_GPIO_ResetOutputPin(dispPtr->WR_Port,dispPtr->WR_Pin);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	699a      	ldr	r2, [r3, #24]
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	69db      	ldr	r3, [r3, #28]
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4610      	mov	r0, r2
 8000a3c:	f7ff fd74 	bl	8000528 <LL_GPIO_ResetOutputPin>
	LL_GPIO_SetOutputPin(dispPtr->WR_Port,dispPtr->WR_Pin);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	699a      	ldr	r2, [r3, #24]
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	69db      	ldr	r3, [r3, #28]
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	f7ff fd5e 	bl	800050c <LL_GPIO_SetOutputPin>

	dispPtr->DB_Port->BSRR = (uint32_t)(uint8_t)~MemData2 << 16 | (uint32_t)MemData2;
 8000a50:	7bbb      	ldrb	r3, [r7, #14]
 8000a52:	43db      	mvns	r3, r3
 8000a54:	b2db      	uxtb	r3, r3
 8000a56:	0419      	lsls	r1, r3, #16
 8000a58:	7bba      	ldrb	r2, [r7, #14]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	619a      	str	r2, [r3, #24]
	LL_GPIO_ResetOutputPin(dispPtr->WR_Port,dispPtr->WR_Pin);
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	699a      	ldr	r2, [r3, #24]
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	69db      	ldr	r3, [r3, #28]
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4610      	mov	r0, r2
 8000a6e:	f7ff fd5b 	bl	8000528 <LL_GPIO_ResetOutputPin>
	LL_GPIO_SetOutputPin(dispPtr->WR_Port,dispPtr->WR_Pin);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	699a      	ldr	r2, [r3, #24]
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	69db      	ldr	r3, [r3, #28]
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4610      	mov	r0, r2
 8000a7e:	f7ff fd45 	bl	800050c <LL_GPIO_SetOutputPin>
}
 8000a82:	bf00      	nop
 8000a84:	3710      	adds	r7, #16
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}

08000a8a <ILI9341_DispOn>:

static void ILI9341_DispOn(struct ILI9341 *dispPtr)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	b082      	sub	sp, #8
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	6078      	str	r0, [r7, #4]
	dispPtr->WriteCmd(dispPtr, 0x29);
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000a96:	2129      	movs	r1, #41	; 0x29
 8000a98:	6878      	ldr	r0, [r7, #4]
 8000a9a:	4798      	blx	r3
}
 8000a9c:	bf00      	nop
 8000a9e:	3708      	adds	r7, #8
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}

08000aa4 <ILI9341_DispOff>:
static void ILI9341_DispOff(struct ILI9341 *dispPtr)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
	dispPtr->WriteCmd(dispPtr, 0x28);
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ab0:	2128      	movs	r1, #40	; 0x28
 8000ab2:	6878      	ldr	r0, [r7, #4]
 8000ab4:	4798      	blx	r3
}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}

08000abe <ILI9341_SetWindow>:

static void ILI9341_SetWindow(struct ILI9341 *dispPtr, uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8000abe:	b580      	push	{r7, lr}
 8000ac0:	b084      	sub	sp, #16
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	60f8      	str	r0, [r7, #12]
 8000ac6:	4608      	mov	r0, r1
 8000ac8:	4611      	mov	r1, r2
 8000aca:	461a      	mov	r2, r3
 8000acc:	4603      	mov	r3, r0
 8000ace:	817b      	strh	r3, [r7, #10]
 8000ad0:	460b      	mov	r3, r1
 8000ad2:	813b      	strh	r3, [r7, #8]
 8000ad4:	4613      	mov	r3, r2
 8000ad6:	80fb      	strh	r3, [r7, #6]
	dispPtr->WriteCmd(dispPtr, 0x2a);
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000adc:	212a      	movs	r1, #42	; 0x2a
 8000ade:	68f8      	ldr	r0, [r7, #12]
 8000ae0:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, Y1 >> 8);
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ae6:	893a      	ldrh	r2, [r7, #8]
 8000ae8:	0a12      	lsrs	r2, r2, #8
 8000aea:	b292      	uxth	r2, r2
 8000aec:	b2d2      	uxtb	r2, r2
 8000aee:	4611      	mov	r1, r2
 8000af0:	68f8      	ldr	r0, [r7, #12]
 8000af2:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, Y1);
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000af8:	893a      	ldrh	r2, [r7, #8]
 8000afa:	b2d2      	uxtb	r2, r2
 8000afc:	4611      	mov	r1, r2
 8000afe:	68f8      	ldr	r0, [r7, #12]
 8000b00:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, Y2 >> 8);
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b06:	8b3a      	ldrh	r2, [r7, #24]
 8000b08:	0a12      	lsrs	r2, r2, #8
 8000b0a:	b292      	uxth	r2, r2
 8000b0c:	b2d2      	uxtb	r2, r2
 8000b0e:	4611      	mov	r1, r2
 8000b10:	68f8      	ldr	r0, [r7, #12]
 8000b12:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, Y2);
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b18:	8b3a      	ldrh	r2, [r7, #24]
 8000b1a:	b2d2      	uxtb	r2, r2
 8000b1c:	4611      	mov	r1, r2
 8000b1e:	68f8      	ldr	r0, [r7, #12]
 8000b20:	4798      	blx	r3
	dispPtr->WriteCmd(dispPtr, 0x2b);
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b26:	212b      	movs	r1, #43	; 0x2b
 8000b28:	68f8      	ldr	r0, [r7, #12]
 8000b2a:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, X1 >> 8);
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b30:	897a      	ldrh	r2, [r7, #10]
 8000b32:	0a12      	lsrs	r2, r2, #8
 8000b34:	b292      	uxth	r2, r2
 8000b36:	b2d2      	uxtb	r2, r2
 8000b38:	4611      	mov	r1, r2
 8000b3a:	68f8      	ldr	r0, [r7, #12]
 8000b3c:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, X1);
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b42:	897a      	ldrh	r2, [r7, #10]
 8000b44:	b2d2      	uxtb	r2, r2
 8000b46:	4611      	mov	r1, r2
 8000b48:	68f8      	ldr	r0, [r7, #12]
 8000b4a:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, X2 >> 8);
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b50:	88fa      	ldrh	r2, [r7, #6]
 8000b52:	0a12      	lsrs	r2, r2, #8
 8000b54:	b292      	uxth	r2, r2
 8000b56:	b2d2      	uxtb	r2, r2
 8000b58:	4611      	mov	r1, r2
 8000b5a:	68f8      	ldr	r0, [r7, #12]
 8000b5c:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, X2);
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b62:	88fa      	ldrh	r2, [r7, #6]
 8000b64:	b2d2      	uxtb	r2, r2
 8000b66:	4611      	mov	r1, r2
 8000b68:	68f8      	ldr	r0, [r7, #12]
 8000b6a:	4798      	blx	r3

	dispPtr->WriteCmd(dispPtr, 0x2c);
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b70:	212c      	movs	r1, #44	; 0x2c
 8000b72:	68f8      	ldr	r0, [r7, #12]
 8000b74:	4798      	blx	r3
}
 8000b76:	bf00      	nop
 8000b78:	3710      	adds	r7, #16
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}

08000b7e <ILI9341_SetCursor>:

static void ILI9341_SetCursor(struct ILI9341 *dispPtr, uint16_t x, uint16_t y)
{
 8000b7e:	b580      	push	{r7, lr}
 8000b80:	b082      	sub	sp, #8
 8000b82:	af00      	add	r7, sp, #0
 8000b84:	6078      	str	r0, [r7, #4]
 8000b86:	460b      	mov	r3, r1
 8000b88:	807b      	strh	r3, [r7, #2]
 8000b8a:	4613      	mov	r3, r2
 8000b8c:	803b      	strh	r3, [r7, #0]
	dispPtr->WriteCmd(dispPtr, 0x2A);
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b92:	212a      	movs	r1, #42	; 0x2a
 8000b94:	6878      	ldr	r0, [r7, #4]
 8000b96:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, y >> 8);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b9c:	883a      	ldrh	r2, [r7, #0]
 8000b9e:	0a12      	lsrs	r2, r2, #8
 8000ba0:	b292      	uxth	r2, r2
 8000ba2:	b2d2      	uxtb	r2, r2
 8000ba4:	4611      	mov	r1, r2
 8000ba6:	6878      	ldr	r0, [r7, #4]
 8000ba8:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, y);
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bae:	883a      	ldrh	r2, [r7, #0]
 8000bb0:	b2d2      	uxtb	r2, r2
 8000bb2:	4611      	mov	r1, r2
 8000bb4:	6878      	ldr	r0, [r7, #4]
 8000bb6:	4798      	blx	r3
	dispPtr->WriteCmd(dispPtr, 0x2B);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000bbc:	212b      	movs	r1, #43	; 0x2b
 8000bbe:	6878      	ldr	r0, [r7, #4]
 8000bc0:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, x >> 8);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bc6:	887a      	ldrh	r2, [r7, #2]
 8000bc8:	0a12      	lsrs	r2, r2, #8
 8000bca:	b292      	uxth	r2, r2
 8000bcc:	b2d2      	uxtb	r2, r2
 8000bce:	4611      	mov	r1, r2
 8000bd0:	6878      	ldr	r0, [r7, #4]
 8000bd2:	4798      	blx	r3
	dispPtr->WriteData(dispPtr, x);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bd8:	887a      	ldrh	r2, [r7, #2]
 8000bda:	b2d2      	uxtb	r2, r2
 8000bdc:	4611      	mov	r1, r2
 8000bde:	6878      	ldr	r0, [r7, #4]
 8000be0:	4798      	blx	r3

	dispPtr->WriteCmd(dispPtr, 0x2c);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000be6:	212c      	movs	r1, #44	; 0x2c
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	4798      	blx	r3
}
 8000bec:	bf00      	nop
 8000bee:	3708      	adds	r7, #8
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}

08000bf4 <DispRectangle>:
	}

}

static void DispRectangle(struct ILI9341 *dispPtr, uint16_t x, uint16_t y, uint16_t width, uint16_t Height, uint16_t Edge, struct Color *color)
{
 8000bf4:	b5b0      	push	{r4, r5, r7, lr}
 8000bf6:	b088      	sub	sp, #32
 8000bf8:	af02      	add	r7, sp, #8
 8000bfa:	60f8      	str	r0, [r7, #12]
 8000bfc:	4608      	mov	r0, r1
 8000bfe:	4611      	mov	r1, r2
 8000c00:	461a      	mov	r2, r3
 8000c02:	4603      	mov	r3, r0
 8000c04:	817b      	strh	r3, [r7, #10]
 8000c06:	460b      	mov	r3, r1
 8000c08:	813b      	strh	r3, [r7, #8]
 8000c0a:	4613      	mov	r3, r2
 8000c0c:	80fb      	strh	r3, [r7, #6]
	uint16_t X1 = x;
 8000c0e:	897b      	ldrh	r3, [r7, #10]
 8000c10:	82fb      	strh	r3, [r7, #22]
	uint16_t X2 = x + width;
 8000c12:	897a      	ldrh	r2, [r7, #10]
 8000c14:	88fb      	ldrh	r3, [r7, #6]
 8000c16:	4413      	add	r3, r2
 8000c18:	82bb      	strh	r3, [r7, #20]
	uint16_t Y1 = y;
 8000c1a:	893b      	ldrh	r3, [r7, #8]
 8000c1c:	827b      	strh	r3, [r7, #18]
	uint16_t Y2 = y + Height;
 8000c1e:	893a      	ldrh	r2, [r7, #8]
 8000c20:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c22:	4413      	add	r3, r2
 8000c24:	823b      	strh	r3, [r7, #16]
	if(x == DISP_CENTER)
 8000c26:	897b      	ldrh	r3, [r7, #10]
 8000c28:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d10d      	bne.n	8000c4c <DispRectangle+0x58>
	{
		X1 = (dispPtr->Width-width)/2;
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8000c36:	461a      	mov	r2, r3
 8000c38:	88fb      	ldrh	r3, [r7, #6]
 8000c3a:	1ad3      	subs	r3, r2, r3
 8000c3c:	0fda      	lsrs	r2, r3, #31
 8000c3e:	4413      	add	r3, r2
 8000c40:	105b      	asrs	r3, r3, #1
 8000c42:	82fb      	strh	r3, [r7, #22]
		X2 = X1 + width;
 8000c44:	8afa      	ldrh	r2, [r7, #22]
 8000c46:	88fb      	ldrh	r3, [r7, #6]
 8000c48:	4413      	add	r3, r2
 8000c4a:	82bb      	strh	r3, [r7, #20]
	}
	if(y == DISP_CENTER)
 8000c4c:	893b      	ldrh	r3, [r7, #8]
 8000c4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d10d      	bne.n	8000c72 <DispRectangle+0x7e>
	{
		Y1 = (dispPtr->Height-Height)/2;
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8000c5c:	461a      	mov	r2, r3
 8000c5e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c60:	1ad3      	subs	r3, r2, r3
 8000c62:	0fda      	lsrs	r2, r3, #31
 8000c64:	4413      	add	r3, r2
 8000c66:	105b      	asrs	r3, r3, #1
 8000c68:	827b      	strh	r3, [r7, #18]
		Y2 = Y1 + Height;
 8000c6a:	8a7a      	ldrh	r2, [r7, #18]
 8000c6c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c6e:	4413      	add	r3, r2
 8000c70:	823b      	strh	r3, [r7, #16]
	}

	if(Edge >= width || Edge >= Height )
 8000c72:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8000c74:	88fb      	ldrh	r3, [r7, #6]
 8000c76:	429a      	cmp	r2, r3
 8000c78:	d203      	bcs.n	8000c82 <DispRectangle+0x8e>
 8000c7a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8000c7c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c7e:	429a      	cmp	r2, r3
 8000c80:	d30c      	bcc.n	8000c9c <DispRectangle+0xa8>
	{
		dispPtr->FastFill(dispPtr, X1, Y1, X2, Y2, color);
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 8000c86:	8ab8      	ldrh	r0, [r7, #20]
 8000c88:	8a7a      	ldrh	r2, [r7, #18]
 8000c8a:	8af9      	ldrh	r1, [r7, #22]
 8000c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c8e:	9301      	str	r3, [sp, #4]
 8000c90:	8a3b      	ldrh	r3, [r7, #16]
 8000c92:	9300      	str	r3, [sp, #0]
 8000c94:	4603      	mov	r3, r0
 8000c96:	68f8      	ldr	r0, [r7, #12]
 8000c98:	47a0      	blx	r4
 8000c9a:	e03e      	b.n	8000d1a <DispRectangle+0x126>
	}
	else
	{
		dispPtr->FastFill(dispPtr, X1, Y1, X2, Y1+Edge, color);
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 8000ca0:	8a7a      	ldrh	r2, [r7, #18]
 8000ca2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000ca4:	4413      	add	r3, r2
 8000ca6:	b29b      	uxth	r3, r3
 8000ca8:	8abd      	ldrh	r5, [r7, #20]
 8000caa:	8a78      	ldrh	r0, [r7, #18]
 8000cac:	8af9      	ldrh	r1, [r7, #22]
 8000cae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000cb0:	9201      	str	r2, [sp, #4]
 8000cb2:	9300      	str	r3, [sp, #0]
 8000cb4:	462b      	mov	r3, r5
 8000cb6:	4602      	mov	r2, r0
 8000cb8:	68f8      	ldr	r0, [r7, #12]
 8000cba:	47a0      	blx	r4
		dispPtr->FastFill(dispPtr, X1, Y2, X2, Y2+Edge, color);
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 8000cc0:	8a3a      	ldrh	r2, [r7, #16]
 8000cc2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000cc4:	4413      	add	r3, r2
 8000cc6:	b29b      	uxth	r3, r3
 8000cc8:	8abd      	ldrh	r5, [r7, #20]
 8000cca:	8a38      	ldrh	r0, [r7, #16]
 8000ccc:	8af9      	ldrh	r1, [r7, #22]
 8000cce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000cd0:	9201      	str	r2, [sp, #4]
 8000cd2:	9300      	str	r3, [sp, #0]
 8000cd4:	462b      	mov	r3, r5
 8000cd6:	4602      	mov	r2, r0
 8000cd8:	68f8      	ldr	r0, [r7, #12]
 8000cda:	47a0      	blx	r4
		dispPtr->FastFill(dispPtr, X1, Y1, X1+Edge, Y2, color);
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 8000ce0:	8afa      	ldrh	r2, [r7, #22]
 8000ce2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000ce4:	4413      	add	r3, r2
 8000ce6:	b298      	uxth	r0, r3
 8000ce8:	8a7a      	ldrh	r2, [r7, #18]
 8000cea:	8af9      	ldrh	r1, [r7, #22]
 8000cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cee:	9301      	str	r3, [sp, #4]
 8000cf0:	8a3b      	ldrh	r3, [r7, #16]
 8000cf2:	9300      	str	r3, [sp, #0]
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	68f8      	ldr	r0, [r7, #12]
 8000cf8:	47a0      	blx	r4
		dispPtr->FastFill(dispPtr, X2, Y1, X2+Edge, Y2, color);
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 8000cfe:	8aba      	ldrh	r2, [r7, #20]
 8000d00:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000d02:	4413      	add	r3, r2
 8000d04:	b298      	uxth	r0, r3
 8000d06:	8a7a      	ldrh	r2, [r7, #18]
 8000d08:	8ab9      	ldrh	r1, [r7, #20]
 8000d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d0c:	9301      	str	r3, [sp, #4]
 8000d0e:	8a3b      	ldrh	r3, [r7, #16]
 8000d10:	9300      	str	r3, [sp, #0]
 8000d12:	4603      	mov	r3, r0
 8000d14:	68f8      	ldr	r0, [r7, #12]
 8000d16:	47a0      	blx	r4

	}
}
 8000d18:	bf00      	nop
 8000d1a:	bf00      	nop
 8000d1c:	3718      	adds	r7, #24
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bdb0      	pop	{r4, r5, r7, pc}

08000d22 <DispChar>:
static uint8_t DispChar(struct ILI9341* dispPtr, struct FontLib *fontLibPtr, char *index, uint16_t x, uint16_t y, struct Color *color)
{
 8000d22:	b580      	push	{r7, lr}
 8000d24:	b08a      	sub	sp, #40	; 0x28
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	60f8      	str	r0, [r7, #12]
 8000d2a:	60b9      	str	r1, [r7, #8]
 8000d2c:	607a      	str	r2, [r7, #4]
 8000d2e:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	uint8_t j;
	uint16_t tempX = x;
 8000d30:	887b      	ldrh	r3, [r7, #2]
 8000d32:	847b      	strh	r3, [r7, #34]	; 0x22

	uint8_t height = fontLibPtr->Height;
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	795b      	ldrb	r3, [r3, #5]
 8000d38:	f887 3020 	strb.w	r3, [r7, #32]
	uint8_t width;
	uint8_t bpp = fontLibPtr->Bpp;
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	791b      	ldrb	r3, [r3, #4]
 8000d40:	77fb      	strb	r3, [r7, #31]
	uint8_t* bitmap = fontLibPtr->GetFont(fontLibPtr, index);
 8000d42:	68bb      	ldr	r3, [r7, #8]
 8000d44:	689b      	ldr	r3, [r3, #8]
 8000d46:	6879      	ldr	r1, [r7, #4]
 8000d48:	68b8      	ldr	r0, [r7, #8]
 8000d4a:	4798      	blx	r3
 8000d4c:	61b8      	str	r0, [r7, #24]
	if (index[0] < 0x80) width = height / 2;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	b25b      	sxtb	r3, r3
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	db05      	blt.n	8000d64 <DispChar+0x42>
 8000d58:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000d5c:	085b      	lsrs	r3, r3, #1
 8000d5e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8000d62:	e003      	b.n	8000d6c <DispChar+0x4a>
	else width = height;
 8000d64:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000d68:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	uint16_t bitmapNum = width*height/8*bpp;
 8000d6c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000d70:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000d74:	fb02 f303 	mul.w	r3, r2, r3
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	da00      	bge.n	8000d7e <DispChar+0x5c>
 8000d7c:	3307      	adds	r3, #7
 8000d7e:	10db      	asrs	r3, r3, #3
 8000d80:	b29a      	uxth	r2, r3
 8000d82:	7ffb      	ldrb	r3, [r7, #31]
 8000d84:	b29b      	uxth	r3, r3
 8000d86:	fb12 f303 	smulbb	r3, r2, r3
 8000d8a:	82fb      	strh	r3, [r7, #22]
	uint8_t Msk = (int8_t)0b10000000>>(bpp-1);  //use signed int
 8000d8c:	7ffb      	ldrb	r3, [r7, #31]
 8000d8e:	3b01      	subs	r3, #1
 8000d90:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 8000d94:	fa42 f303 	asr.w	r3, r2, r3
 8000d98:	757b      	strb	r3, [r7, #21]

	for(i=0; i<bitmapNum; i++)
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000d9e:	e06f      	b.n	8000e80 <DispChar+0x15e>
	{
		for(j=0; j<8; j+=bpp)
 8000da0:	2300      	movs	r3, #0
 8000da2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000da6:	e064      	b.n	8000e72 <DispChar+0x150>
		{
			uint8_t maxGray = Msk>>j;
 8000da8:	7d7a      	ldrb	r2, [r7, #21]
 8000daa:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000dae:	fa42 f303 	asr.w	r3, r2, r3
 8000db2:	753b      	strb	r3, [r7, #20]
			uint8_t gray = bitmap[i] & maxGray;
 8000db4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000db6:	69ba      	ldr	r2, [r7, #24]
 8000db8:	4413      	add	r3, r2
 8000dba:	781a      	ldrb	r2, [r3, #0]
 8000dbc:	7d3b      	ldrb	r3, [r7, #20]
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	74fb      	strb	r3, [r7, #19]
			if(gray == maxGray)
 8000dc2:	7cfa      	ldrb	r2, [r7, #19]
 8000dc4:	7d3b      	ldrb	r3, [r7, #20]
 8000dc6:	429a      	cmp	r2, r3
 8000dc8:	d10b      	bne.n	8000de2 <DispChar+0xc0>
			{
				dispPtr->SetCursor(dispPtr, tempX, y);
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000dce:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8000dd0:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 8000dd2:	68f8      	ldr	r0, [r7, #12]
 8000dd4:	4798      	blx	r3
				dispPtr->WriteMem(dispPtr, color);
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000dda:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000ddc:	68f8      	ldr	r0, [r7, #12]
 8000dde:	4798      	blx	r3
 8000de0:	e030      	b.n	8000e44 <DispChar+0x122>
			}
			else if(gray == 0);
 8000de2:	7cfb      	ldrb	r3, [r7, #19]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d02d      	beq.n	8000e44 <DispChar+0x122>
			else
			{
				struct Color tempColor = {
					.R = (uint32_t)(color->R * gray / maxGray),
 8000de8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	461a      	mov	r2, r3
 8000dee:	7cfb      	ldrb	r3, [r7, #19]
 8000df0:	fb03 f202 	mul.w	r2, r3, r2
 8000df4:	7d3b      	ldrb	r3, [r7, #20]
 8000df6:	fb92 f3f3 	sdiv	r3, r2, r3
				struct Color tempColor = {
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	743b      	strb	r3, [r7, #16]
					.G = (uint32_t)(color->G * gray / maxGray),
 8000dfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e00:	785b      	ldrb	r3, [r3, #1]
 8000e02:	461a      	mov	r2, r3
 8000e04:	7cfb      	ldrb	r3, [r7, #19]
 8000e06:	fb03 f202 	mul.w	r2, r3, r2
 8000e0a:	7d3b      	ldrb	r3, [r7, #20]
 8000e0c:	fb92 f3f3 	sdiv	r3, r2, r3
				struct Color tempColor = {
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	747b      	strb	r3, [r7, #17]
					.B = (uint32_t)(color->B * gray / maxGray),
 8000e14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e16:	789b      	ldrb	r3, [r3, #2]
 8000e18:	461a      	mov	r2, r3
 8000e1a:	7cfb      	ldrb	r3, [r7, #19]
 8000e1c:	fb03 f202 	mul.w	r2, r3, r2
 8000e20:	7d3b      	ldrb	r3, [r7, #20]
 8000e22:	fb92 f3f3 	sdiv	r3, r2, r3
				struct Color tempColor = {
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	74bb      	strb	r3, [r7, #18]
				};//uint32 prevent from overflow
				dispPtr->SetCursor(dispPtr, tempX, y);
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e2e:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8000e30:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 8000e32:	68f8      	ldr	r0, [r7, #12]
 8000e34:	4798      	blx	r3
				dispPtr->WriteMem(dispPtr, &tempColor);
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000e3a:	f107 0210 	add.w	r2, r7, #16
 8000e3e:	4611      	mov	r1, r2
 8000e40:	68f8      	ldr	r0, [r7, #12]
 8000e42:	4798      	blx	r3
			}

			if(tempX == x + width - 1)
 8000e44:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8000e46:	8879      	ldrh	r1, [r7, #2]
 8000e48:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000e4c:	440b      	add	r3, r1
 8000e4e:	3b01      	subs	r3, #1
 8000e50:	429a      	cmp	r2, r3
 8000e52:	d105      	bne.n	8000e60 <DispChar+0x13e>
			{
				tempX=x;
 8000e54:	887b      	ldrh	r3, [r7, #2]
 8000e56:	847b      	strh	r3, [r7, #34]	; 0x22
				y++;
 8000e58:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	863b      	strh	r3, [r7, #48]	; 0x30
 8000e5e:	e002      	b.n	8000e66 <DispChar+0x144>
			}
			else tempX++;
 8000e60:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000e62:	3301      	adds	r3, #1
 8000e64:	847b      	strh	r3, [r7, #34]	; 0x22
		for(j=0; j<8; j+=bpp)
 8000e66:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8000e6a:	7ffb      	ldrb	r3, [r7, #31]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000e72:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000e76:	2b07      	cmp	r3, #7
 8000e78:	d996      	bls.n	8000da8 <DispChar+0x86>
	for(i=0; i<bitmapNum; i++)
 8000e7a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000e7c:	3301      	adds	r3, #1
 8000e7e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000e80:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000e82:	8afb      	ldrh	r3, [r7, #22]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d38b      	bcc.n	8000da0 <DispChar+0x7e>
		}
	}
	return width;
 8000e88:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3728      	adds	r7, #40	; 0x28
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <DispStr>:
static void DispStr(struct ILI9341* dispPtr, struct FontLib *fontLibPtr, char *indices, uint16_t x, uint16_t y, struct Color *color)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b08a      	sub	sp, #40	; 0x28
 8000e98:	af02      	add	r7, sp, #8
 8000e9a:	60f8      	str	r0, [r7, #12]
 8000e9c:	60b9      	str	r1, [r7, #8]
 8000e9e:	607a      	str	r2, [r7, #4]
 8000ea0:	807b      	strh	r3, [r7, #2]
	uint16_t tempX=x;
 8000ea2:	887b      	ldrh	r3, [r7, #2]
 8000ea4:	83fb      	strh	r3, [r7, #30]
	uint16_t tempY=y;
 8000ea6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000ea8:	83bb      	strh	r3, [r7, #28]
	uint8_t width;
	volatile char index[2];    //error in optimization level 3 without volatile
	if(x == DISP_CENTER)
 8000eaa:	887b      	ldrh	r3, [r7, #2]
 8000eac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000eb0:	4293      	cmp	r3, r2
 8000eb2:	d141      	bne.n	8000f38 <DispStr+0xa4>
	{
		uint16_t widthSum=0;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	837b      	strh	r3, [r7, #26]
		for(uint8_t Cnt = 0;indices[Cnt] != '\0';)
 8000eb8:	2300      	movs	r3, #0
 8000eba:	767b      	strb	r3, [r7, #25]
 8000ebc:	e02c      	b.n	8000f18 <DispStr+0x84>
		{
			if(indices[Cnt]<=0x80)
 8000ebe:	7e7b      	ldrb	r3, [r7, #25]
 8000ec0:	687a      	ldr	r2, [r7, #4]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2b80      	cmp	r3, #128	; 0x80
 8000ec8:	d812      	bhi.n	8000ef0 <DispStr+0x5c>
			{
				index[0] = indices[Cnt];
 8000eca:	7e7b      	ldrb	r3, [r7, #25]
 8000ecc:	687a      	ldr	r2, [r7, #4]
 8000ece:	4413      	add	r3, r2
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	743b      	strb	r3, [r7, #16]
				index[1] = '\0';
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	747b      	strb	r3, [r7, #17]
				Cnt++;
 8000ed8:	7e7b      	ldrb	r3, [r7, #25]
 8000eda:	3301      	adds	r3, #1
 8000edc:	767b      	strb	r3, [r7, #25]
				widthSum += fontLibPtr->Height / 2;
 8000ede:	68bb      	ldr	r3, [r7, #8]
 8000ee0:	795b      	ldrb	r3, [r3, #5]
 8000ee2:	085b      	lsrs	r3, r3, #1
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	b29a      	uxth	r2, r3
 8000ee8:	8b7b      	ldrh	r3, [r7, #26]
 8000eea:	4413      	add	r3, r2
 8000eec:	837b      	strh	r3, [r7, #26]
 8000eee:	e013      	b.n	8000f18 <DispStr+0x84>
			}
			else
			{
				index[0] = indices[Cnt];
 8000ef0:	7e7b      	ldrb	r3, [r7, #25]
 8000ef2:	687a      	ldr	r2, [r7, #4]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	743b      	strb	r3, [r7, #16]
				index[1] = indices[Cnt+1];
 8000efa:	7e7b      	ldrb	r3, [r7, #25]
 8000efc:	3301      	adds	r3, #1
 8000efe:	687a      	ldr	r2, [r7, #4]
 8000f00:	4413      	add	r3, r2
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	747b      	strb	r3, [r7, #17]
				Cnt+=2;
 8000f06:	7e7b      	ldrb	r3, [r7, #25]
 8000f08:	3302      	adds	r3, #2
 8000f0a:	767b      	strb	r3, [r7, #25]
				widthSum += fontLibPtr->Height;
 8000f0c:	68bb      	ldr	r3, [r7, #8]
 8000f0e:	795b      	ldrb	r3, [r3, #5]
 8000f10:	b29a      	uxth	r2, r3
 8000f12:	8b7b      	ldrh	r3, [r7, #26]
 8000f14:	4413      	add	r3, r2
 8000f16:	837b      	strh	r3, [r7, #26]
		for(uint8_t Cnt = 0;indices[Cnt] != '\0';)
 8000f18:	7e7b      	ldrb	r3, [r7, #25]
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d1cc      	bne.n	8000ebe <DispStr+0x2a>
			}
		}
		tempX=(dispPtr->Width-widthSum)/2;
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	8b7b      	ldrh	r3, [r7, #26]
 8000f2e:	1ad3      	subs	r3, r2, r3
 8000f30:	0fda      	lsrs	r2, r3, #31
 8000f32:	4413      	add	r3, r2
 8000f34:	105b      	asrs	r3, r3, #1
 8000f36:	83fb      	strh	r3, [r7, #30]
	}
	if(y == DISP_CENTER)
 8000f38:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000f3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d10c      	bne.n	8000f5c <DispStr+0xc8>
	{
		uint16_t height = fontLibPtr->Height;
 8000f42:	68bb      	ldr	r3, [r7, #8]
 8000f44:	795b      	ldrb	r3, [r3, #5]
 8000f46:	82fb      	strh	r3, [r7, #22]
		tempY = (dispPtr->Height-height)/2;
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8000f4e:	461a      	mov	r2, r3
 8000f50:	8afb      	ldrh	r3, [r7, #22]
 8000f52:	1ad3      	subs	r3, r2, r3
 8000f54:	0fda      	lsrs	r2, r3, #31
 8000f56:	4413      	add	r3, r2
 8000f58:	105b      	asrs	r3, r3, #1
 8000f5a:	83bb      	strh	r3, [r7, #28]
	}


	for(uint8_t Cnt = 0;indices[Cnt] != '\0';)
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	763b      	strb	r3, [r7, #24]
 8000f60:	e031      	b.n	8000fc6 <DispStr+0x132>
	{
		if(indices[Cnt]<=0x80)
 8000f62:	7e3b      	ldrb	r3, [r7, #24]
 8000f64:	687a      	ldr	r2, [r7, #4]
 8000f66:	4413      	add	r3, r2
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	2b80      	cmp	r3, #128	; 0x80
 8000f6c:	d80a      	bhi.n	8000f84 <DispStr+0xf0>
		{
			//index=&(char[]){indices[Cnt],'\0'};
			index[0] = indices[Cnt];
 8000f6e:	7e3b      	ldrb	r3, [r7, #24]
 8000f70:	687a      	ldr	r2, [r7, #4]
 8000f72:	4413      	add	r3, r2
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	743b      	strb	r3, [r7, #16]
			index[1] = '\0';
 8000f78:	2300      	movs	r3, #0
 8000f7a:	747b      	strb	r3, [r7, #17]
			Cnt++;
 8000f7c:	7e3b      	ldrb	r3, [r7, #24]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	763b      	strb	r3, [r7, #24]
 8000f82:	e00d      	b.n	8000fa0 <DispStr+0x10c>
		}
		else
		{
			//index=&(char[]){indices[Cnt],indices[Cnt+1],'\0'};
			index[0] = indices[Cnt];
 8000f84:	7e3b      	ldrb	r3, [r7, #24]
 8000f86:	687a      	ldr	r2, [r7, #4]
 8000f88:	4413      	add	r3, r2
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	743b      	strb	r3, [r7, #16]
			index[1] = indices[Cnt+1];
 8000f8e:	7e3b      	ldrb	r3, [r7, #24]
 8000f90:	3301      	adds	r3, #1
 8000f92:	687a      	ldr	r2, [r7, #4]
 8000f94:	4413      	add	r3, r2
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	747b      	strb	r3, [r7, #17]
			Cnt+=2;
 8000f9a:	7e3b      	ldrb	r3, [r7, #24]
 8000f9c:	3302      	adds	r3, #2
 8000f9e:	763b      	strb	r3, [r7, #24]
		}
		width = DispChar(dispPtr, fontLibPtr, index, tempX, tempY, color);
 8000fa0:	8bf9      	ldrh	r1, [r7, #30]
 8000fa2:	f107 0210 	add.w	r2, r7, #16
 8000fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fa8:	9301      	str	r3, [sp, #4]
 8000faa:	8bbb      	ldrh	r3, [r7, #28]
 8000fac:	9300      	str	r3, [sp, #0]
 8000fae:	460b      	mov	r3, r1
 8000fb0:	68b9      	ldr	r1, [r7, #8]
 8000fb2:	68f8      	ldr	r0, [r7, #12]
 8000fb4:	f7ff feb5 	bl	8000d22 <DispChar>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	757b      	strb	r3, [r7, #21]
		tempX += width;
 8000fbc:	7d7b      	ldrb	r3, [r7, #21]
 8000fbe:	b29a      	uxth	r2, r3
 8000fc0:	8bfb      	ldrh	r3, [r7, #30]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	83fb      	strh	r3, [r7, #30]
	for(uint8_t Cnt = 0;indices[Cnt] != '\0';)
 8000fc6:	7e3b      	ldrb	r3, [r7, #24]
 8000fc8:	687a      	ldr	r2, [r7, #4]
 8000fca:	4413      	add	r3, r2
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d1c7      	bne.n	8000f62 <DispStr+0xce>
	}
}
 8000fd2:	bf00      	nop
 8000fd4:	bf00      	nop
 8000fd6:	3720      	adds	r7, #32
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <CreateILI9341_8080_8Bit>:
		GPIO_TypeDef* RST_Port, uint16_t RST_Pin,
		GPIO_TypeDef* RS_Port, uint16_t RS_Pin,
		GPIO_TypeDef* WR_Port, uint16_t WR_Pin,
		GPIO_TypeDef* RD_Port, uint16_t RD_Pin,
		GPIO_TypeDef* DB_Port)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b0ae      	sub	sp, #184	; 0xb8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	60f8      	str	r0, [r7, #12]
 8000fe4:	60b9      	str	r1, [r7, #8]
 8000fe6:	603b      	str	r3, [r7, #0]
 8000fe8:	4613      	mov	r3, r2
 8000fea:	80fb      	strh	r3, [r7, #6]

	struct ILI9341 Disp = {
 8000fec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ff0:	2290      	movs	r2, #144	; 0x90
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f002 fdef 	bl	8003bd8 <memset>
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ffe:	88fb      	ldrh	r3, [r7, #6]
 8001000:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	633b      	str	r3, [r7, #48]	; 0x30
 8001006:	f8b7 30c0 	ldrh.w	r3, [r7, #192]	; 0xc0
 800100a:	637b      	str	r3, [r7, #52]	; 0x34
 800100c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001010:	63bb      	str	r3, [r7, #56]	; 0x38
 8001012:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	; 0xc8
 8001016:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001018:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800101c:	643b      	str	r3, [r7, #64]	; 0x40
 800101e:	f8b7 30d0 	ldrh.w	r3, [r7, #208]	; 0xd0
 8001022:	647b      	str	r3, [r7, #68]	; 0x44
 8001024:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001028:	64bb      	str	r3, [r7, #72]	; 0x48
 800102a:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 800102e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001030:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001034:	653b      	str	r3, [r7, #80]	; 0x50
 8001036:	23ff      	movs	r3, #255	; 0xff
 8001038:	657b      	str	r3, [r7, #84]	; 0x54
 800103a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800103e:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 8001042:	23f0      	movs	r3, #240	; 0xf0
 8001044:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8001048:	4b7f      	ldr	r3, [pc, #508]	; (8001248 <CreateILI9341_8080_8Bit+0x26c>)
 800104a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800104e:	4b7f      	ldr	r3, [pc, #508]	; (800124c <CreateILI9341_8080_8Bit+0x270>)
 8001050:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001054:	4b7e      	ldr	r3, [pc, #504]	; (8001250 <CreateILI9341_8080_8Bit+0x274>)
 8001056:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800105a:	4b7e      	ldr	r3, [pc, #504]	; (8001254 <CreateILI9341_8080_8Bit+0x278>)
 800105c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001060:	4b7d      	ldr	r3, [pc, #500]	; (8001258 <CreateILI9341_8080_8Bit+0x27c>)
 8001062:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001066:	4b7d      	ldr	r3, [pc, #500]	; (800125c <CreateILI9341_8080_8Bit+0x280>)
 8001068:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800106c:	4b7c      	ldr	r3, [pc, #496]	; (8001260 <CreateILI9341_8080_8Bit+0x284>)
 800106e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8001072:	4b7c      	ldr	r3, [pc, #496]	; (8001264 <CreateILI9341_8080_8Bit+0x288>)
 8001074:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001078:	4b7b      	ldr	r3, [pc, #492]	; (8001268 <CreateILI9341_8080_8Bit+0x28c>)
 800107a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800107e:	4b7b      	ldr	r3, [pc, #492]	; (800126c <CreateILI9341_8080_8Bit+0x290>)
 8001080:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001084:	4b7a      	ldr	r3, [pc, #488]	; (8001270 <CreateILI9341_8080_8Bit+0x294>)
 8001086:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
		.DispStr = DispStr,
	};


	//initial peripheral in stm32
	if(Disp.CS_Port == GPIOA || Disp.RST_Port == GPIOA || Disp.RD_Port == GPIOA ||
 800108a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800108c:	4a79      	ldr	r2, [pc, #484]	; (8001274 <CreateILI9341_8080_8Bit+0x298>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d013      	beq.n	80010ba <CreateILI9341_8080_8Bit+0xde>
 8001092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001094:	4a77      	ldr	r2, [pc, #476]	; (8001274 <CreateILI9341_8080_8Bit+0x298>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d00f      	beq.n	80010ba <CreateILI9341_8080_8Bit+0xde>
 800109a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800109c:	4a75      	ldr	r2, [pc, #468]	; (8001274 <CreateILI9341_8080_8Bit+0x298>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d00b      	beq.n	80010ba <CreateILI9341_8080_8Bit+0xde>
	   Disp.WR_Port == GPIOA || Disp.RS_Port == GPIOA || Disp.DB_Port == GPIOA)
 80010a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
	if(Disp.CS_Port == GPIOA || Disp.RST_Port == GPIOA || Disp.RD_Port == GPIOA ||
 80010a4:	4a73      	ldr	r2, [pc, #460]	; (8001274 <CreateILI9341_8080_8Bit+0x298>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d007      	beq.n	80010ba <CreateILI9341_8080_8Bit+0xde>
	   Disp.WR_Port == GPIOA || Disp.RS_Port == GPIOA || Disp.DB_Port == GPIOA)
 80010aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80010ac:	4a71      	ldr	r2, [pc, #452]	; (8001274 <CreateILI9341_8080_8Bit+0x298>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d003      	beq.n	80010ba <CreateILI9341_8080_8Bit+0xde>
 80010b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80010b4:	4a6f      	ldr	r2, [pc, #444]	; (8001274 <CreateILI9341_8080_8Bit+0x298>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d102      	bne.n	80010c0 <CreateILI9341_8080_8Bit+0xe4>
		LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80010ba:	2001      	movs	r0, #1
 80010bc:	f7ff fa0e 	bl	80004dc <LL_AHB1_GRP1_EnableClock>
	if(Disp.CS_Port == GPIOB || Disp.RST_Port == GPIOB || Disp.RD_Port == GPIOB ||
 80010c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010c2:	4a6d      	ldr	r2, [pc, #436]	; (8001278 <CreateILI9341_8080_8Bit+0x29c>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d013      	beq.n	80010f0 <CreateILI9341_8080_8Bit+0x114>
 80010c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010ca:	4a6b      	ldr	r2, [pc, #428]	; (8001278 <CreateILI9341_8080_8Bit+0x29c>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d00f      	beq.n	80010f0 <CreateILI9341_8080_8Bit+0x114>
 80010d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80010d2:	4a69      	ldr	r2, [pc, #420]	; (8001278 <CreateILI9341_8080_8Bit+0x29c>)
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d00b      	beq.n	80010f0 <CreateILI9341_8080_8Bit+0x114>
	   Disp.WR_Port == GPIOB || Disp.RS_Port == GPIOB || Disp.DB_Port == GPIOB)
 80010d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
	if(Disp.CS_Port == GPIOB || Disp.RST_Port == GPIOB || Disp.RD_Port == GPIOB ||
 80010da:	4a67      	ldr	r2, [pc, #412]	; (8001278 <CreateILI9341_8080_8Bit+0x29c>)
 80010dc:	4293      	cmp	r3, r2
 80010de:	d007      	beq.n	80010f0 <CreateILI9341_8080_8Bit+0x114>
	   Disp.WR_Port == GPIOB || Disp.RS_Port == GPIOB || Disp.DB_Port == GPIOB)
 80010e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80010e2:	4a65      	ldr	r2, [pc, #404]	; (8001278 <CreateILI9341_8080_8Bit+0x29c>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d003      	beq.n	80010f0 <CreateILI9341_8080_8Bit+0x114>
 80010e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80010ea:	4a63      	ldr	r2, [pc, #396]	; (8001278 <CreateILI9341_8080_8Bit+0x29c>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d102      	bne.n	80010f6 <CreateILI9341_8080_8Bit+0x11a>
		LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80010f0:	2002      	movs	r0, #2
 80010f2:	f7ff f9f3 	bl	80004dc <LL_AHB1_GRP1_EnableClock>
	if(Disp.CS_Port == GPIOC || Disp.RST_Port == GPIOC || Disp.RD_Port == GPIOC ||
 80010f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010f8:	4a60      	ldr	r2, [pc, #384]	; (800127c <CreateILI9341_8080_8Bit+0x2a0>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d013      	beq.n	8001126 <CreateILI9341_8080_8Bit+0x14a>
 80010fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001100:	4a5e      	ldr	r2, [pc, #376]	; (800127c <CreateILI9341_8080_8Bit+0x2a0>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d00f      	beq.n	8001126 <CreateILI9341_8080_8Bit+0x14a>
 8001106:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001108:	4a5c      	ldr	r2, [pc, #368]	; (800127c <CreateILI9341_8080_8Bit+0x2a0>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d00b      	beq.n	8001126 <CreateILI9341_8080_8Bit+0x14a>
	   Disp.WR_Port == GPIOC || Disp.RS_Port == GPIOC || Disp.DB_Port == GPIOC)
 800110e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
	if(Disp.CS_Port == GPIOC || Disp.RST_Port == GPIOC || Disp.RD_Port == GPIOC ||
 8001110:	4a5a      	ldr	r2, [pc, #360]	; (800127c <CreateILI9341_8080_8Bit+0x2a0>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d007      	beq.n	8001126 <CreateILI9341_8080_8Bit+0x14a>
	   Disp.WR_Port == GPIOC || Disp.RS_Port == GPIOC || Disp.DB_Port == GPIOC)
 8001116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001118:	4a58      	ldr	r2, [pc, #352]	; (800127c <CreateILI9341_8080_8Bit+0x2a0>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d003      	beq.n	8001126 <CreateILI9341_8080_8Bit+0x14a>
 800111e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001120:	4a56      	ldr	r2, [pc, #344]	; (800127c <CreateILI9341_8080_8Bit+0x2a0>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d102      	bne.n	800112c <CreateILI9341_8080_8Bit+0x150>
		LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001126:	2004      	movs	r0, #4
 8001128:	f7ff f9d8 	bl	80004dc <LL_AHB1_GRP1_EnableClock>
	if(Disp.CS_Port == GPIOD || Disp.RST_Port == GPIOD || Disp.RD_Port == GPIOD ||
 800112c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800112e:	4a54      	ldr	r2, [pc, #336]	; (8001280 <CreateILI9341_8080_8Bit+0x2a4>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d013      	beq.n	800115c <CreateILI9341_8080_8Bit+0x180>
 8001134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001136:	4a52      	ldr	r2, [pc, #328]	; (8001280 <CreateILI9341_8080_8Bit+0x2a4>)
 8001138:	4293      	cmp	r3, r2
 800113a:	d00f      	beq.n	800115c <CreateILI9341_8080_8Bit+0x180>
 800113c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800113e:	4a50      	ldr	r2, [pc, #320]	; (8001280 <CreateILI9341_8080_8Bit+0x2a4>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d00b      	beq.n	800115c <CreateILI9341_8080_8Bit+0x180>
	   Disp.WR_Port == GPIOD || Disp.RS_Port == GPIOD || Disp.DB_Port == GPIOD)
 8001144:	6c3b      	ldr	r3, [r7, #64]	; 0x40
	if(Disp.CS_Port == GPIOD || Disp.RST_Port == GPIOD || Disp.RD_Port == GPIOD ||
 8001146:	4a4e      	ldr	r2, [pc, #312]	; (8001280 <CreateILI9341_8080_8Bit+0x2a4>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d007      	beq.n	800115c <CreateILI9341_8080_8Bit+0x180>
	   Disp.WR_Port == GPIOD || Disp.RS_Port == GPIOD || Disp.DB_Port == GPIOD)
 800114c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800114e:	4a4c      	ldr	r2, [pc, #304]	; (8001280 <CreateILI9341_8080_8Bit+0x2a4>)
 8001150:	4293      	cmp	r3, r2
 8001152:	d003      	beq.n	800115c <CreateILI9341_8080_8Bit+0x180>
 8001154:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001156:	4a4a      	ldr	r2, [pc, #296]	; (8001280 <CreateILI9341_8080_8Bit+0x2a4>)
 8001158:	4293      	cmp	r3, r2
 800115a:	d102      	bne.n	8001162 <CreateILI9341_8080_8Bit+0x186>
		LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 800115c:	2008      	movs	r0, #8
 800115e:	f7ff f9bd 	bl	80004dc <LL_AHB1_GRP1_EnableClock>

	LL_GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001162:	2301      	movs	r3, #1
 8001164:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001166:	2300      	movs	r3, #0
 8001168:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800116a:	2300      	movs	r3, #0
 800116c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800116e:	2300      	movs	r3, #0
 8001170:	623b      	str	r3, [r7, #32]

	LL_GPIO_ResetOutputPin(Disp.CS_Port, Disp.CS_Pin);
 8001172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001174:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001176:	4611      	mov	r1, r2
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff f9d5 	bl	8000528 <LL_GPIO_ResetOutputPin>
	GPIO_InitStruct.Pin = Disp.CS_Pin;
 800117e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001180:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(Disp.CS_Port, &GPIO_InitStruct);
 8001182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001184:	f107 0210 	add.w	r2, r7, #16
 8001188:	4611      	mov	r1, r2
 800118a:	4618      	mov	r0, r3
 800118c:	f002 f81c 	bl	80031c8 <LL_GPIO_Init>

	LL_GPIO_ResetOutputPin(Disp.RST_Port, Disp.RST_Pin);
 8001190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001192:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001194:	4611      	mov	r1, r2
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff f9c6 	bl	8000528 <LL_GPIO_ResetOutputPin>
	GPIO_InitStruct.Pin = Disp.RST_Pin;
 800119c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800119e:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(Disp.RST_Port, &GPIO_InitStruct);
 80011a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011a2:	f107 0210 	add.w	r2, r7, #16
 80011a6:	4611      	mov	r1, r2
 80011a8:	4618      	mov	r0, r3
 80011aa:	f002 f80d 	bl	80031c8 <LL_GPIO_Init>

	LL_GPIO_ResetOutputPin(Disp.WR_Port, Disp.WR_Pin);
 80011ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80011b0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80011b2:	4611      	mov	r1, r2
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff f9b7 	bl	8000528 <LL_GPIO_ResetOutputPin>
	GPIO_InitStruct.Pin = Disp.WR_Pin;
 80011ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80011bc:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(Disp.WR_Port, &GPIO_InitStruct);
 80011be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80011c0:	f107 0210 	add.w	r2, r7, #16
 80011c4:	4611      	mov	r1, r2
 80011c6:	4618      	mov	r0, r3
 80011c8:	f001 fffe 	bl	80031c8 <LL_GPIO_Init>

	LL_GPIO_ResetOutputPin(Disp.RS_Port, Disp.RS_Pin);
 80011cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011ce:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80011d0:	4611      	mov	r1, r2
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff f9a8 	bl	8000528 <LL_GPIO_ResetOutputPin>
	GPIO_InitStruct.Pin = Disp.RS_Pin;
 80011d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011da:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(Disp.RS_Port, &GPIO_InitStruct);
 80011dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011de:	f107 0210 	add.w	r2, r7, #16
 80011e2:	4611      	mov	r1, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f001 ffef 	bl	80031c8 <LL_GPIO_Init>

	LL_GPIO_ResetOutputPin(Disp.RD_Port, Disp.RD_Pin);
 80011ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80011ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80011ee:	4611      	mov	r1, r2
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff f999 	bl	8000528 <LL_GPIO_ResetOutputPin>
	GPIO_InitStruct.Pin = Disp.RD_Pin;
 80011f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80011f8:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(Disp.RD_Port, &GPIO_InitStruct);
 80011fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80011fc:	f107 0210 	add.w	r2, r7, #16
 8001200:	4611      	mov	r1, r2
 8001202:	4618      	mov	r0, r3
 8001204:	f001 ffe0 	bl	80031c8 <LL_GPIO_Init>

	LL_GPIO_ResetOutputPin(Disp.DB_Port, Disp.DB_Pin);
 8001208:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800120a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800120c:	4611      	mov	r1, r2
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff f98a 	bl	8000528 <LL_GPIO_ResetOutputPin>
	GPIO_InitStruct.Pin = Disp.DB_Pin;
 8001214:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001216:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(Disp.DB_Port, &GPIO_InitStruct);
 8001218:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800121a:	f107 0210 	add.w	r2, r7, #16
 800121e:	4611      	mov	r1, r2
 8001220:	4618      	mov	r0, r3
 8001222:	f001 ffd1 	bl	80031c8 <LL_GPIO_Init>

	ILI9341_Init(&Disp);
 8001226:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff f98b 	bl	8000546 <ILI9341_Init>

	return Disp;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	4618      	mov	r0, r3
 8001234:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001238:	2290      	movs	r2, #144	; 0x90
 800123a:	4619      	mov	r1, r3
 800123c:	f002 fcbe 	bl	8003bbc <memcpy>
}
 8001240:	68f8      	ldr	r0, [r7, #12]
 8001242:	37b8      	adds	r7, #184	; 0xb8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	080007eb 	.word	0x080007eb
 800124c:	08000841 	.word	0x08000841
 8001250:	080009cb 	.word	0x080009cb
 8001254:	08000897 	.word	0x08000897
 8001258:	08000abf 	.word	0x08000abf
 800125c:	08000b7f 	.word	0x08000b7f
 8001260:	08000a8b 	.word	0x08000a8b
 8001264:	08000aa5 	.word	0x08000aa5
 8001268:	08000bf5 	.word	0x08000bf5
 800126c:	08000d23 	.word	0x08000d23
 8001270:	08000e95 	.word	0x08000e95
 8001274:	40020000 	.word	0x40020000
 8001278:	40020400 	.word	0x40020400
 800127c:	40020800 	.word	0x40020800
 8001280:	40020c00 	.word	0x40020c00

08001284 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	60da      	str	r2, [r3, #12]
}
 8001298:	bf00      	nop
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr

080012a4 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	691b      	ldr	r3, [r3, #16]
 80012b0:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	695b      	ldr	r3, [r3, #20]
 80012bc:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	615a      	str	r2, [r3, #20]
}
 80012c4:	bf00      	nop
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr

080012d0 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012e0:	2b80      	cmp	r3, #128	; 0x80
 80012e2:	bf0c      	ite	eq
 80012e4:	2301      	moveq	r3, #1
 80012e6:	2300      	movne	r3, #0
 80012e8:	b2db      	uxtb	r3, r3
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr

080012f6 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80012f6:	b480      	push	{r7}
 80012f8:	b083      	sub	sp, #12
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]
 80012fe:	460b      	mov	r3, r1
 8001300:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001302:	78fa      	ldrb	r2, [r7, #3]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	605a      	str	r2, [r3, #4]
}
 8001308:	bf00      	nop
 800130a:	370c      	adds	r7, #12
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr

08001314 <LL_AHB1_GRP1_EnableClock>:
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800131c:	4b08      	ldr	r3, [pc, #32]	; (8001340 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800131e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001320:	4907      	ldr	r1, [pc, #28]	; (8001340 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4313      	orrs	r3, r2
 8001326:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001328:	4b05      	ldr	r3, [pc, #20]	; (8001340 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800132a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	4013      	ands	r3, r2
 8001330:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001332:	68fb      	ldr	r3, [r7, #12]
}
 8001334:	bf00      	nop
 8001336:	3714      	adds	r7, #20
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr
 8001340:	40023800 	.word	0x40023800

08001344 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001344:	b480      	push	{r7}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800134c:	4b08      	ldr	r3, [pc, #32]	; (8001370 <LL_APB2_GRP1_EnableClock+0x2c>)
 800134e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001350:	4907      	ldr	r1, [pc, #28]	; (8001370 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4313      	orrs	r3, r2
 8001356:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001358:	4b05      	ldr	r3, [pc, #20]	; (8001370 <LL_APB2_GRP1_EnableClock+0x2c>)
 800135a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	4013      	ands	r3, r2
 8001360:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001362:	68fb      	ldr	r3, [r7, #12]
}
 8001364:	bf00      	nop
 8001366:	3714      	adds	r7, #20
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr
 8001370:	40023800 	.word	0x40023800

08001374 <LL_GPIO_ResetOutputPin>:
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	041a      	lsls	r2, r3, #16
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	619a      	str	r2, [r3, #24]
}
 8001386:	bf00      	nop
 8001388:	370c      	adds	r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr

08001392 <UART_WriteCmdData>:
#include <JQ8900.h>


static void UART_WriteCmdData(struct JQ8900* audioPtr, uint8_t cmd, uint8_t *data, uint8_t dataLen)
{
 8001392:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001396:	b089      	sub	sp, #36	; 0x24
 8001398:	af00      	add	r7, sp, #0
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	607a      	str	r2, [r7, #4]
 800139e:	461a      	mov	r2, r3
 80013a0:	460b      	mov	r3, r1
 80013a2:	72fb      	strb	r3, [r7, #11]
 80013a4:	4613      	mov	r3, r2
 80013a6:	72bb      	strb	r3, [r7, #10]
 80013a8:	466b      	mov	r3, sp
 80013aa:	461e      	mov	r6, r3
	uint8_t buffer[4 + dataLen];
 80013ac:	7abb      	ldrb	r3, [r7, #10]
 80013ae:	1d19      	adds	r1, r3, #4
 80013b0:	1e4b      	subs	r3, r1, #1
 80013b2:	61bb      	str	r3, [r7, #24]
 80013b4:	460a      	mov	r2, r1
 80013b6:	2300      	movs	r3, #0
 80013b8:	4690      	mov	r8, r2
 80013ba:	4699      	mov	r9, r3
 80013bc:	f04f 0200 	mov.w	r2, #0
 80013c0:	f04f 0300 	mov.w	r3, #0
 80013c4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80013c8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80013cc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80013d0:	460a      	mov	r2, r1
 80013d2:	2300      	movs	r3, #0
 80013d4:	4614      	mov	r4, r2
 80013d6:	461d      	mov	r5, r3
 80013d8:	f04f 0200 	mov.w	r2, #0
 80013dc:	f04f 0300 	mov.w	r3, #0
 80013e0:	00eb      	lsls	r3, r5, #3
 80013e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80013e6:	00e2      	lsls	r2, r4, #3
 80013e8:	460b      	mov	r3, r1
 80013ea:	3307      	adds	r3, #7
 80013ec:	08db      	lsrs	r3, r3, #3
 80013ee:	00db      	lsls	r3, r3, #3
 80013f0:	ebad 0d03 	sub.w	sp, sp, r3
 80013f4:	466b      	mov	r3, sp
 80013f6:	3300      	adds	r3, #0
 80013f8:	617b      	str	r3, [r7, #20]
	buffer[0] = 0xAA;
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	22aa      	movs	r2, #170	; 0xaa
 80013fe:	701a      	strb	r2, [r3, #0]
	buffer[1] = cmd;
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	7afa      	ldrb	r2, [r7, #11]
 8001404:	705a      	strb	r2, [r3, #1]
	buffer[2] = dataLen;
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	7aba      	ldrb	r2, [r7, #10]
 800140a:	709a      	strb	r2, [r3, #2]
	buffer[3 + dataLen] = buffer[0] + buffer[1] + buffer[2];
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	781a      	ldrb	r2, [r3, #0]
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	785b      	ldrb	r3, [r3, #1]
 8001414:	4413      	add	r3, r2
 8001416:	b2d9      	uxtb	r1, r3
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	789a      	ldrb	r2, [r3, #2]
 800141c:	7abb      	ldrb	r3, [r7, #10]
 800141e:	3303      	adds	r3, #3
 8001420:	440a      	add	r2, r1
 8001422:	b2d1      	uxtb	r1, r2
 8001424:	697a      	ldr	r2, [r7, #20]
 8001426:	54d1      	strb	r1, [r2, r3]
	uint8_t i;
	for (i = 0;i < dataLen;i++)
 8001428:	2300      	movs	r3, #0
 800142a:	77fb      	strb	r3, [r7, #31]
 800142c:	e018      	b.n	8001460 <UART_WriteCmdData+0xce>
	{
		buffer[3 + i] = data[i];
 800142e:	7ffb      	ldrb	r3, [r7, #31]
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	441a      	add	r2, r3
 8001434:	7ffb      	ldrb	r3, [r7, #31]
 8001436:	3303      	adds	r3, #3
 8001438:	7811      	ldrb	r1, [r2, #0]
 800143a:	697a      	ldr	r2, [r7, #20]
 800143c:	54d1      	strb	r1, [r2, r3]
		buffer[3 + dataLen] += data[i];
 800143e:	7abb      	ldrb	r3, [r7, #10]
 8001440:	3303      	adds	r3, #3
 8001442:	697a      	ldr	r2, [r7, #20]
 8001444:	5cd1      	ldrb	r1, [r2, r3]
 8001446:	7ffb      	ldrb	r3, [r7, #31]
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	4413      	add	r3, r2
 800144c:	781a      	ldrb	r2, [r3, #0]
 800144e:	7abb      	ldrb	r3, [r7, #10]
 8001450:	3303      	adds	r3, #3
 8001452:	440a      	add	r2, r1
 8001454:	b2d1      	uxtb	r1, r2
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	54d1      	strb	r1, [r2, r3]
	for (i = 0;i < dataLen;i++)
 800145a:	7ffb      	ldrb	r3, [r7, #31]
 800145c:	3301      	adds	r3, #1
 800145e:	77fb      	strb	r3, [r7, #31]
 8001460:	7ffa      	ldrb	r2, [r7, #31]
 8001462:	7abb      	ldrb	r3, [r7, #10]
 8001464:	429a      	cmp	r2, r3
 8001466:	d3e2      	bcc.n	800142e <UART_WriteCmdData+0x9c>
	}
	for(i = 0; i < 4+dataLen; i++)
 8001468:	2300      	movs	r3, #0
 800146a:	77fb      	strb	r3, [r7, #31]
 800146c:	e014      	b.n	8001498 <UART_WriteCmdData+0x106>
	{
		LL_USART_TransmitData8(audioPtr->USART, *(buffer+i));
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	6918      	ldr	r0, [r3, #16]
 8001472:	7ffb      	ldrb	r3, [r7, #31]
 8001474:	697a      	ldr	r2, [r7, #20]
 8001476:	4413      	add	r3, r2
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	4619      	mov	r1, r3
 800147c:	f7ff ff3b 	bl	80012f6 <LL_USART_TransmitData8>
		while(!LL_USART_IsActiveFlag_TXE(audioPtr->USART)); //confirm if Tx buffer is active, if not, wait
 8001480:	bf00      	nop
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	691b      	ldr	r3, [r3, #16]
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff ff22 	bl	80012d0 <LL_USART_IsActiveFlag_TXE>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d0f7      	beq.n	8001482 <UART_WriteCmdData+0xf0>
	for(i = 0; i < 4+dataLen; i++)
 8001492:	7ffb      	ldrb	r3, [r7, #31]
 8001494:	3301      	adds	r3, #1
 8001496:	77fb      	strb	r3, [r7, #31]
 8001498:	7abb      	ldrb	r3, [r7, #10]
 800149a:	1cda      	adds	r2, r3, #3
 800149c:	7ffb      	ldrb	r3, [r7, #31]
 800149e:	429a      	cmp	r2, r3
 80014a0:	dae5      	bge.n	800146e <UART_WriteCmdData+0xdc>
 80014a2:	46b5      	mov	sp, r6
	}
}
 80014a4:	bf00      	nop
 80014a6:	3724      	adds	r7, #36	; 0x24
 80014a8:	46bd      	mov	sp, r7
 80014aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080014ae <UART_PlayStart>:

static void UART_PlayStart(struct JQ8900* audioPtr)
{
 80014ae:	b590      	push	{r4, r7, lr}
 80014b0:	b083      	sub	sp, #12
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	6078      	str	r0, [r7, #4]
	audioPtr->WriteCmdData(audioPtr, 0x02, NULL, 0);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	695c      	ldr	r4, [r3, #20]
 80014ba:	2300      	movs	r3, #0
 80014bc:	2200      	movs	r2, #0
 80014be:	2102      	movs	r1, #2
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	47a0      	blx	r4
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd90      	pop	{r4, r7, pc}

080014cc <UART_PlayPause>:
static void UART_PlayPause(struct JQ8900* audioPtr)
{
 80014cc:	b590      	push	{r4, r7, lr}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
	audioPtr->WriteCmdData(audioPtr, 0x03, NULL, 0);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	695c      	ldr	r4, [r3, #20]
 80014d8:	2300      	movs	r3, #0
 80014da:	2200      	movs	r2, #0
 80014dc:	2103      	movs	r1, #3
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	47a0      	blx	r4
}
 80014e2:	bf00      	nop
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd90      	pop	{r4, r7, pc}

080014ea <UART_PlayStop>:
static void UART_PlayStop(struct JQ8900* audioPtr)
{
 80014ea:	b590      	push	{r4, r7, lr}
 80014ec:	b083      	sub	sp, #12
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	6078      	str	r0, [r7, #4]
	audioPtr->WriteCmdData(audioPtr, 0x04, NULL, 0);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	695c      	ldr	r4, [r3, #20]
 80014f6:	2300      	movs	r3, #0
 80014f8:	2200      	movs	r2, #0
 80014fa:	2104      	movs	r1, #4
 80014fc:	6878      	ldr	r0, [r7, #4]
 80014fe:	47a0      	blx	r4
}
 8001500:	bf00      	nop
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	bd90      	pop	{r4, r7, pc}

08001508 <UART_PlayPrevious>:
static void UART_PlayPrevious(struct JQ8900* audioPtr)
{
 8001508:	b590      	push	{r4, r7, lr}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
	audioPtr->WriteCmdData(audioPtr, 0x05, NULL, 0);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	695c      	ldr	r4, [r3, #20]
 8001514:	2300      	movs	r3, #0
 8001516:	2200      	movs	r2, #0
 8001518:	2105      	movs	r1, #5
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	47a0      	blx	r4
}
 800151e:	bf00      	nop
 8001520:	370c      	adds	r7, #12
 8001522:	46bd      	mov	sp, r7
 8001524:	bd90      	pop	{r4, r7, pc}

08001526 <UART_PlayNext>:
static void UART_PlayNext(struct JQ8900* audioPtr)
{
 8001526:	b590      	push	{r4, r7, lr}
 8001528:	b083      	sub	sp, #12
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
	audioPtr->WriteCmdData(audioPtr, 0x06, NULL, 0);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	695c      	ldr	r4, [r3, #20]
 8001532:	2300      	movs	r3, #0
 8001534:	2200      	movs	r2, #0
 8001536:	2106      	movs	r1, #6
 8001538:	6878      	ldr	r0, [r7, #4]
 800153a:	47a0      	blx	r4
}
 800153c:	bf00      	nop
 800153e:	370c      	adds	r7, #12
 8001540:	46bd      	mov	sp, r7
 8001542:	bd90      	pop	{r4, r7, pc}

08001544 <UART_PlaySelect>:
static void UART_PlaySelect(struct JQ8900 *audioPtr, uint8_t *soundName)
{
 8001544:	b590      	push	{r4, r7, lr}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	6039      	str	r1, [r7, #0]
	audioPtr->WriteCmdData(audioPtr, 0x07, soundName, 2);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	695c      	ldr	r4, [r3, #20]
 8001552:	2302      	movs	r3, #2
 8001554:	683a      	ldr	r2, [r7, #0]
 8001556:	2107      	movs	r1, #7
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	47a0      	blx	r4
}
 800155c:	bf00      	nop
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	bd90      	pop	{r4, r7, pc}

08001564 <UART_PlayCombine>:
static void UART_PlayCombine(struct JQ8900 *audioPtr, uint8_t *soundNames)
{
 8001564:	b590      	push	{r4, r7, lr}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	6039      	str	r1, [r7, #0]
	uint8_t dataLen=0;
 800156e:	2300      	movs	r3, #0
 8001570:	73fb      	strb	r3, [r7, #15]
	while(*(soundNames+dataLen)!= 0)
 8001572:	e002      	b.n	800157a <UART_PlayCombine+0x16>
	{
		dataLen++;
 8001574:	7bfb      	ldrb	r3, [r7, #15]
 8001576:	3301      	adds	r3, #1
 8001578:	73fb      	strb	r3, [r7, #15]
	while(*(soundNames+dataLen)!= 0)
 800157a:	7bfb      	ldrb	r3, [r7, #15]
 800157c:	683a      	ldr	r2, [r7, #0]
 800157e:	4413      	add	r3, r2
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d1f6      	bne.n	8001574 <UART_PlayCombine+0x10>
	}
	audioPtr->WriteCmdData(audioPtr, 0x1b, soundNames, dataLen);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	695c      	ldr	r4, [r3, #20]
 800158a:	7bfb      	ldrb	r3, [r7, #15]
 800158c:	683a      	ldr	r2, [r7, #0]
 800158e:	211b      	movs	r1, #27
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	47a0      	blx	r4
}
 8001594:	bf00      	nop
 8001596:	3714      	adds	r7, #20
 8001598:	46bd      	mov	sp, r7
 800159a:	bd90      	pop	{r4, r7, pc}

0800159c <UART_IncreaseVolume>:
static void UART_IncreaseVolume(struct JQ8900 *audioPtr)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
	//audioPtr->WriteCmdData(&audio, );
}
 80015a4:	bf00      	nop
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr

080015b0 <UART_ReduceVolume>:
static void UART_ReduceVolume(struct JQ8900 *audioPtr)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
	//audioPtr->WriteCmdData(&audio, );
}
 80015b8:	bf00      	nop
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <UART_SetVolume>:
static void UART_SetVolume(struct JQ8900 *audioPtr, uint8_t Volume)
{
 80015c4:	b590      	push	{r4, r7, lr}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	460b      	mov	r3, r1
 80015ce:	70fb      	strb	r3, [r7, #3]
	audioPtr->WriteCmdData(audioPtr,0x13,&Volume,1);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	695c      	ldr	r4, [r3, #20]
 80015d4:	1cfa      	adds	r2, r7, #3
 80015d6:	2301      	movs	r3, #1
 80015d8:	2113      	movs	r1, #19
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	47a0      	blx	r4
}
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd90      	pop	{r4, r7, pc}
	...

080015e8 <CreateJQ8900_UART>:


struct JQ8900 CreateJQ8900_UART(USART_TypeDef *USART, GPIO_TypeDef *TX_Port, uint16_t TX_Pin, GPIO_TypeDef *RX_Port, uint16_t RX_Pin)
{
 80015e8:	b5b0      	push	{r4, r5, r7, lr}
 80015ea:	b0a2      	sub	sp, #136	; 0x88
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
 80015f4:	807b      	strh	r3, [r7, #2]
	//function init:
	struct JQ8900 audio={
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	64bb      	str	r3, [r7, #72]	; 0x48
 80015fa:	887b      	ldrh	r3, [r7, #2]
 80015fc:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8001600:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001604:	653b      	str	r3, [r7, #80]	; 0x50
 8001606:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 800160a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	65bb      	str	r3, [r7, #88]	; 0x58
 8001612:	4b5b      	ldr	r3, [pc, #364]	; (8001780 <CreateJQ8900_UART+0x198>)
 8001614:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001616:	4b5b      	ldr	r3, [pc, #364]	; (8001784 <CreateJQ8900_UART+0x19c>)
 8001618:	663b      	str	r3, [r7, #96]	; 0x60
 800161a:	4b5b      	ldr	r3, [pc, #364]	; (8001788 <CreateJQ8900_UART+0x1a0>)
 800161c:	667b      	str	r3, [r7, #100]	; 0x64
 800161e:	4b5b      	ldr	r3, [pc, #364]	; (800178c <CreateJQ8900_UART+0x1a4>)
 8001620:	66bb      	str	r3, [r7, #104]	; 0x68
 8001622:	4b5b      	ldr	r3, [pc, #364]	; (8001790 <CreateJQ8900_UART+0x1a8>)
 8001624:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001626:	4b5b      	ldr	r3, [pc, #364]	; (8001794 <CreateJQ8900_UART+0x1ac>)
 8001628:	673b      	str	r3, [r7, #112]	; 0x70
 800162a:	4b5b      	ldr	r3, [pc, #364]	; (8001798 <CreateJQ8900_UART+0x1b0>)
 800162c:	677b      	str	r3, [r7, #116]	; 0x74
 800162e:	4b5b      	ldr	r3, [pc, #364]	; (800179c <CreateJQ8900_UART+0x1b4>)
 8001630:	67bb      	str	r3, [r7, #120]	; 0x78
 8001632:	4b5b      	ldr	r3, [pc, #364]	; (80017a0 <CreateJQ8900_UART+0x1b8>)
 8001634:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001636:	4b5b      	ldr	r3, [pc, #364]	; (80017a4 <CreateJQ8900_UART+0x1bc>)
 8001638:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800163c:	4b5a      	ldr	r3, [pc, #360]	; (80017a8 <CreateJQ8900_UART+0x1c0>)
 800163e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		.ReduceVolume = UART_ReduceVolume,
	};

	//hardware init:
	//Clock enable
	if(audio.TX_Port == GPIOA || audio.RX_Port == GPIOA) LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001642:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001644:	4a59      	ldr	r2, [pc, #356]	; (80017ac <CreateJQ8900_UART+0x1c4>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d003      	beq.n	8001652 <CreateJQ8900_UART+0x6a>
 800164a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800164c:	4a57      	ldr	r2, [pc, #348]	; (80017ac <CreateJQ8900_UART+0x1c4>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d102      	bne.n	8001658 <CreateJQ8900_UART+0x70>
 8001652:	2001      	movs	r0, #1
 8001654:	f7ff fe5e 	bl	8001314 <LL_AHB1_GRP1_EnableClock>
	if(audio.TX_Port == GPIOB || audio.RX_Port == GPIOB) LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001658:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800165a:	4a55      	ldr	r2, [pc, #340]	; (80017b0 <CreateJQ8900_UART+0x1c8>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d003      	beq.n	8001668 <CreateJQ8900_UART+0x80>
 8001660:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001662:	4a53      	ldr	r2, [pc, #332]	; (80017b0 <CreateJQ8900_UART+0x1c8>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d102      	bne.n	800166e <CreateJQ8900_UART+0x86>
 8001668:	2002      	movs	r0, #2
 800166a:	f7ff fe53 	bl	8001314 <LL_AHB1_GRP1_EnableClock>
	if(audio.TX_Port == GPIOC || audio.RX_Port == GPIOC) LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800166e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001670:	4a50      	ldr	r2, [pc, #320]	; (80017b4 <CreateJQ8900_UART+0x1cc>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d003      	beq.n	800167e <CreateJQ8900_UART+0x96>
 8001676:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001678:	4a4e      	ldr	r2, [pc, #312]	; (80017b4 <CreateJQ8900_UART+0x1cc>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d102      	bne.n	8001684 <CreateJQ8900_UART+0x9c>
 800167e:	2004      	movs	r0, #4
 8001680:	f7ff fe48 	bl	8001314 <LL_AHB1_GRP1_EnableClock>
	if(audio.TX_Port == GPIOD || audio.RX_Port == GPIOD) LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8001684:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001686:	4a4c      	ldr	r2, [pc, #304]	; (80017b8 <CreateJQ8900_UART+0x1d0>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d003      	beq.n	8001694 <CreateJQ8900_UART+0xac>
 800168c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800168e:	4a4a      	ldr	r2, [pc, #296]	; (80017b8 <CreateJQ8900_UART+0x1d0>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d102      	bne.n	800169a <CreateJQ8900_UART+0xb2>
 8001694:	2008      	movs	r0, #8
 8001696:	f7ff fe3d 	bl	8001314 <LL_AHB1_GRP1_EnableClock>
	//public initial configuration
	LL_GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800169a:	2302      	movs	r3, #2
 800169c:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800169e:	2303      	movs	r3, #3
 80016a0:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80016a2:	2300      	movs	r3, #0
 80016a4:	63fb      	str	r3, [r7, #60]	; 0x3c
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80016a6:	2300      	movs	r3, #0
 80016a8:	643b      	str	r3, [r7, #64]	; 0x40
	GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80016aa:	2308      	movs	r3, #8
 80016ac:	647b      	str	r3, [r7, #68]	; 0x44
	//TX Initial
	LL_GPIO_ResetOutputPin(audio.TX_Port, audio.TX_Pin);
 80016ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016b0:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 80016b4:	4611      	mov	r1, r2
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff fe5c 	bl	8001374 <LL_GPIO_ResetOutputPin>
	GPIO_InitStruct.Pin = audio.TX_Pin;
 80016bc:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80016c0:	633b      	str	r3, [r7, #48]	; 0x30
	LL_GPIO_Init(audio.TX_Port, &GPIO_InitStruct);
 80016c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016c4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80016c8:	4611      	mov	r1, r2
 80016ca:	4618      	mov	r0, r3
 80016cc:	f001 fd7c 	bl	80031c8 <LL_GPIO_Init>
	//RX Initial
	LL_GPIO_ResetOutputPin(audio.RX_Port, audio.RX_Pin);
 80016d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80016d2:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80016d6:	4611      	mov	r1, r2
 80016d8:	4618      	mov	r0, r3
 80016da:	f7ff fe4b 	bl	8001374 <LL_GPIO_ResetOutputPin>
	GPIO_InitStruct.Pin = audio.RX_Pin;
 80016de:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80016e2:	633b      	str	r3, [r7, #48]	; 0x30
	LL_GPIO_Init(audio.RX_Port, &GPIO_InitStruct);
 80016e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80016e6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80016ea:	4611      	mov	r1, r2
 80016ec:	4618      	mov	r0, r3
 80016ee:	f001 fd6b 	bl	80031c8 <LL_GPIO_Init>

	/*UART initial*/
	//Clock enable
	if (audio.USART == USART1) LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 80016f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80016f4:	4a31      	ldr	r2, [pc, #196]	; (80017bc <CreateJQ8900_UART+0x1d4>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d102      	bne.n	8001700 <CreateJQ8900_UART+0x118>
 80016fa:	2010      	movs	r0, #16
 80016fc:	f7ff fe22 	bl	8001344 <LL_APB2_GRP1_EnableClock>
	if (audio.USART == USART2) LL_APB2_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8001700:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001702:	4a2f      	ldr	r2, [pc, #188]	; (80017c0 <CreateJQ8900_UART+0x1d8>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d103      	bne.n	8001710 <CreateJQ8900_UART+0x128>
 8001708:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800170c:	f7ff fe1a 	bl	8001344 <LL_APB2_GRP1_EnableClock>
	if (audio.USART == USART6) LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8001710:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001712:	4a2c      	ldr	r2, [pc, #176]	; (80017c4 <CreateJQ8900_UART+0x1dc>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d102      	bne.n	800171e <CreateJQ8900_UART+0x136>
 8001718:	2020      	movs	r0, #32
 800171a:	f7ff fe13 	bl	8001344 <LL_APB2_GRP1_EnableClock>
	//initial configuration
	LL_USART_InitTypeDef USART_InitStruct;
	USART_InitStruct.BaudRate = 9600;
 800171e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001722:	617b      	str	r3, [r7, #20]
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001724:	2300      	movs	r3, #0
 8001726:	61bb      	str	r3, [r7, #24]
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001728:	2300      	movs	r3, #0
 800172a:	61fb      	str	r3, [r7, #28]
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800172c:	2300      	movs	r3, #0
 800172e:	623b      	str	r3, [r7, #32]
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001730:	230c      	movs	r3, #12
 8001732:	627b      	str	r3, [r7, #36]	; 0x24
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001734:	2300      	movs	r3, #0
 8001736:	62bb      	str	r3, [r7, #40]	; 0x28
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001738:	2300      	movs	r3, #0
 800173a:	62fb      	str	r3, [r7, #44]	; 0x2c
	LL_USART_Init(audio.USART, &(USART_InitStruct));
 800173c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800173e:	f107 0214 	add.w	r2, r7, #20
 8001742:	4611      	mov	r1, r2
 8001744:	4618      	mov	r0, r3
 8001746:	f002 f953 	bl	80039f0 <LL_USART_Init>
	LL_USART_ConfigAsyncMode(audio.USART);//Asynchronous mode
 800174a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff fda9 	bl	80012a4 <LL_USART_ConfigAsyncMode>
	LL_USART_Enable(audio.USART);
 8001752:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff fd95 	bl	8001284 <LL_USART_Enable>

	return audio;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	461d      	mov	r5, r3
 800175e:	f107 0448 	add.w	r4, r7, #72	; 0x48
 8001762:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001764:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001766:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001768:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800176a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800176c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800176e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001772:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8001776:	68f8      	ldr	r0, [r7, #12]
 8001778:	3788      	adds	r7, #136	; 0x88
 800177a:	46bd      	mov	sp, r7
 800177c:	bdb0      	pop	{r4, r5, r7, pc}
 800177e:	bf00      	nop
 8001780:	08001393 	.word	0x08001393
 8001784:	080014af 	.word	0x080014af
 8001788:	080014cd 	.word	0x080014cd
 800178c:	080014eb 	.word	0x080014eb
 8001790:	08001509 	.word	0x08001509
 8001794:	08001527 	.word	0x08001527
 8001798:	08001545 	.word	0x08001545
 800179c:	08001565 	.word	0x08001565
 80017a0:	080015c5 	.word	0x080015c5
 80017a4:	0800159d 	.word	0x0800159d
 80017a8:	080015b1 	.word	0x080015b1
 80017ac:	40020000 	.word	0x40020000
 80017b0:	40020400 	.word	0x40020400
 80017b4:	40020800 	.word	0x40020800
 80017b8:	40020c00 	.word	0x40020c00
 80017bc:	40011000 	.word	0x40011000
 80017c0:	40004400 	.word	0x40004400
 80017c4:	40011400 	.word	0x40011400

080017c8 <UpRstStopIndex>:
#include <Bus.h>

static void UpRstStopIndex(struct Bus* busPtr)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
	busPtr->IsRunning = 0;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2200      	movs	r2, #0
 80017d4:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	busPtr->CurrentDirection = BUS_DIR_UP;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2200      	movs	r2, #0
 80017dc:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	busPtr->NextDirection = BUS_DIR_UP;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2200      	movs	r2, #0
 80017e4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	busPtr->CurrentStopIndex = 0;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2200      	movs	r2, #0
 80017ec:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	busPtr->NextStopIndex = 1;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2201      	movs	r2, #1
 80017f4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 80017f8:	bf00      	nop
 80017fa:	370c      	adds	r7, #12
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr

08001804 <DownRstStopIndex>:
static void DownRstStopIndex(struct Bus* busPtr)
{
 8001804:	b480      	push	{r7}
 8001806:	b085      	sub	sp, #20
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
	busPtr->IsRunning = 0;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2200      	movs	r2, #0
 8001810:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	uint8_t routeIndex = busPtr->RouteIndex;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800181a:	73fb      	strb	r3, [r7, #15]
	busPtr->CurrentDirection = BUS_DIR_DOWN;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2201      	movs	r2, #1
 8001820:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	busPtr->NextDirection = BUS_DIR_DOWN;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2201      	movs	r2, #1
 8001828:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	busPtr->CurrentStopIndex = busPtr->Routes[routeIndex].StopNum - 1;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001830:	7bfa      	ldrb	r2, [r7, #15]
 8001832:	4613      	mov	r3, r2
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	4413      	add	r3, r2
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	440b      	add	r3, r1
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	3b01      	subs	r3, #1
 8001840:	b2da      	uxtb	r2, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	busPtr->NextStopIndex = busPtr->Routes[routeIndex].StopNum - 2;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800184c:	7bfa      	ldrb	r2, [r7, #15]
 800184e:	4613      	mov	r3, r2
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	4413      	add	r3, r2
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	440b      	add	r3, r1
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	3b02      	subs	r3, #2
 800185c:	b2da      	uxtb	r2, r3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 8001864:	bf00      	nop
 8001866:	3714      	adds	r7, #20
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr

08001870 <UpdateRouteIndex>:
static void UpdateRouteIndex(struct Bus* busPtr)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
	if (busPtr->RouteIndex == busPtr->RouteNum - 1)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800187e:	461a      	mov	r2, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001886:	3b01      	subs	r3, #1
 8001888:	429a      	cmp	r2, r3
 800188a:	d104      	bne.n	8001896 <UpdateRouteIndex+0x26>
		busPtr->RouteIndex = 0;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2200      	movs	r2, #0
 8001890:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	else
		busPtr->RouteIndex = busPtr->RouteIndex + 1;
}
 8001894:	e007      	b.n	80018a6 <UpdateRouteIndex+0x36>
		busPtr->RouteIndex = busPtr->RouteIndex + 1;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800189c:	3301      	adds	r3, #1
 800189e:	b2da      	uxtb	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
}
 80018a6:	bf00      	nop
 80018a8:	370c      	adds	r7, #12
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr

080018b2 <UpdateStopIndex>:
static void UpdateStopIndex(struct Bus* busPtr)
{
 80018b2:	b480      	push	{r7}
 80018b4:	b085      	sub	sp, #20
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	6078      	str	r0, [r7, #4]
	uint8_t routeIndex = busPtr->RouteIndex;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80018c0:	73fb      	strb	r3, [r7, #15]
	//update current stop count
	if (busPtr->CurrentDirection == BUS_DIR_DOWN)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d11a      	bne.n	8001902 <UpdateStopIndex+0x50>
	{
		if (busPtr->CurrentStopIndex == 0)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d10c      	bne.n	80018f0 <UpdateStopIndex+0x3e>
		{
			busPtr->CurrentDirection = BUS_DIR_UP;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2200      	movs	r2, #0
 80018da:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
			busPtr->CurrentStopIndex++;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80018e4:	3301      	adds	r3, #1
 80018e6:	b2da      	uxtb	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 80018ee:	e032      	b.n	8001956 <UpdateStopIndex+0xa4>
		}
		else
		{
			busPtr->CurrentStopIndex--;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80018f6:	3b01      	subs	r3, #1
 80018f8:	b2da      	uxtb	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 8001900:	e029      	b.n	8001956 <UpdateStopIndex+0xa4>
		}
	}
	else if (busPtr->CurrentDirection == BUS_DIR_UP)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001908:	2b00      	cmp	r3, #0
 800190a:	d124      	bne.n	8001956 <UpdateStopIndex+0xa4>
	{
		if (busPtr->CurrentStopIndex == busPtr->Routes[routeIndex].StopNum - 1)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8001912:	4618      	mov	r0, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001918:	7bfa      	ldrb	r2, [r7, #15]
 800191a:	4613      	mov	r3, r2
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	4413      	add	r3, r2
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	440b      	add	r3, r1
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	3b01      	subs	r3, #1
 8001928:	4298      	cmp	r0, r3
 800192a:	d10c      	bne.n	8001946 <UpdateStopIndex+0x94>
		{
			busPtr->CurrentDirection = BUS_DIR_DOWN;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2201      	movs	r2, #1
 8001930:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
			busPtr->CurrentStopIndex--;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800193a:	3b01      	subs	r3, #1
 800193c:	b2da      	uxtb	r2, r3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 8001944:	e007      	b.n	8001956 <UpdateStopIndex+0xa4>
		}
		else
		{
			busPtr->CurrentStopIndex++;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800194c:	3301      	adds	r3, #1
 800194e:	b2da      	uxtb	r2, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		}
	}
	//update next stop count
	if (busPtr->NextDirection == BUS_DIR_DOWN)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800195c:	2b01      	cmp	r3, #1
 800195e:	d11a      	bne.n	8001996 <UpdateStopIndex+0xe4>
	{
		if (busPtr->NextStopIndex == 0)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001966:	2b00      	cmp	r3, #0
 8001968:	d10c      	bne.n	8001984 <UpdateStopIndex+0xd2>
		{
			busPtr->NextDirection = BUS_DIR_UP;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			busPtr->NextStopIndex++;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001978:	3301      	adds	r3, #1
 800197a:	b2da      	uxtb	r2, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		else
		{
			busPtr->NextStopIndex++;
		}
	}
}
 8001982:	e032      	b.n	80019ea <UpdateStopIndex+0x138>
			busPtr->NextStopIndex--;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800198a:	3b01      	subs	r3, #1
 800198c:	b2da      	uxtb	r2, r3
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 8001994:	e029      	b.n	80019ea <UpdateStopIndex+0x138>
	else if (busPtr->NextDirection == BUS_DIR_UP)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800199c:	2b00      	cmp	r3, #0
 800199e:	d124      	bne.n	80019ea <UpdateStopIndex+0x138>
		if (busPtr->NextStopIndex == busPtr->Routes[routeIndex].StopNum - 1)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80019a6:	4618      	mov	r0, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80019ac:	7bfa      	ldrb	r2, [r7, #15]
 80019ae:	4613      	mov	r3, r2
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	4413      	add	r3, r2
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	440b      	add	r3, r1
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	3b01      	subs	r3, #1
 80019bc:	4298      	cmp	r0, r3
 80019be:	d10c      	bne.n	80019da <UpdateStopIndex+0x128>
			busPtr->NextDirection = BUS_DIR_DOWN;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2201      	movs	r2, #1
 80019c4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			busPtr->NextStopIndex--;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80019ce:	3b01      	subs	r3, #1
 80019d0:	b2da      	uxtb	r2, r3
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 80019d8:	e007      	b.n	80019ea <UpdateStopIndex+0x138>
			busPtr->NextStopIndex++;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80019e0:	3301      	adds	r3, #1
 80019e2:	b2da      	uxtb	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 80019ea:	bf00      	nop
 80019ec:	3714      	adds	r7, #20
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr

080019f6 <ReportCurrentStop>:

static void ReportCurrentStop(struct Bus* busPtr)
{
 80019f6:	b580      	push	{r7, lr}
 80019f8:	b088      	sub	sp, #32
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	6078      	str	r0, [r7, #4]
	uint8_t routeIndex = busPtr->RouteIndex;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001a04:	77fb      	strb	r3, [r7, #31]
	uint8_t currentStopCnt = busPtr->CurrentStopIndex;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8001a0c:	77bb      	strb	r3, [r7, #30]
	char* stopAudioName = busPtr->Routes[routeIndex].StopAudioNames[currentStopCnt];
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001a12:	7ffa      	ldrb	r2, [r7, #31]
 8001a14:	4613      	mov	r3, r2
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	4413      	add	r3, r2
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	440b      	add	r3, r1
 8001a1e:	691a      	ldr	r2, [r3, #16]
 8001a20:	7fbb      	ldrb	r3, [r7, #30]
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	4413      	add	r3, r2
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	61bb      	str	r3, [r7, #24]
	char* inAudioName = busPtr->InAudioName;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a2e:	617b      	str	r3, [r7, #20]
	char* audioNames = (char[]){ stopAudioName[0],stopAudioName[1],inAudioName[0],inAudioName[1] };
 8001a30:	69bb      	ldr	r3, [r7, #24]
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	733b      	strb	r3, [r7, #12]
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	785b      	ldrb	r3, [r3, #1]
 8001a3a:	737b      	strb	r3, [r7, #13]
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	73bb      	strb	r3, [r7, #14]
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	785b      	ldrb	r3, [r3, #1]
 8001a46:	73fb      	strb	r3, [r7, #15]
 8001a48:	f107 030c 	add.w	r3, r7, #12
 8001a4c:	613b      	str	r3, [r7, #16]
	busPtr->audioPtr->PlayCombine(busPtr->audioPtr, audioNames);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	69db      	ldr	r3, [r3, #28]
 8001a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a54:	687a      	ldr	r2, [r7, #4]
 8001a56:	69d2      	ldr	r2, [r2, #28]
 8001a58:	6939      	ldr	r1, [r7, #16]
 8001a5a:	4610      	mov	r0, r2
 8001a5c:	4798      	blx	r3
}
 8001a5e:	bf00      	nop
 8001a60:	3720      	adds	r7, #32
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <ReportNextStop>:
static void ReportNextStop(struct Bus* busPtr)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b088      	sub	sp, #32
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
	uint8_t routeIndex = busPtr->RouteIndex;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001a74:	77fb      	strb	r3, [r7, #31]
	uint8_t nextStopIndex = busPtr->NextStopIndex;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001a7c:	77bb      	strb	r3, [r7, #30]
	char* stopAudioIndex = busPtr->Routes[routeIndex].StopAudioNames[nextStopIndex];
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001a82:	7ffa      	ldrb	r2, [r7, #31]
 8001a84:	4613      	mov	r3, r2
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	4413      	add	r3, r2
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	440b      	add	r3, r1
 8001a8e:	691a      	ldr	r2, [r3, #16]
 8001a90:	7fbb      	ldrb	r3, [r7, #30]
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	4413      	add	r3, r2
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	61bb      	str	r3, [r7, #24]
	char* outAudioName = busPtr->OutAudioName;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a9e:	617b      	str	r3, [r7, #20]
	char* audioNames = (char[]){ outAudioName[0],outAudioName[1],stopAudioIndex[0],stopAudioIndex[1] };
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	733b      	strb	r3, [r7, #12]
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	785b      	ldrb	r3, [r3, #1]
 8001aaa:	737b      	strb	r3, [r7, #13]
 8001aac:	69bb      	ldr	r3, [r7, #24]
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	73bb      	strb	r3, [r7, #14]
 8001ab2:	69bb      	ldr	r3, [r7, #24]
 8001ab4:	785b      	ldrb	r3, [r3, #1]
 8001ab6:	73fb      	strb	r3, [r7, #15]
 8001ab8:	f107 030c 	add.w	r3, r7, #12
 8001abc:	613b      	str	r3, [r7, #16]
	busPtr->audioPtr->PlayCombine(busPtr->audioPtr, audioNames);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac4:	687a      	ldr	r2, [r7, #4]
 8001ac6:	69d2      	ldr	r2, [r2, #28]
 8001ac8:	6939      	ldr	r1, [r7, #16]
 8001aca:	4610      	mov	r0, r2
 8001acc:	4798      	blx	r3
}
 8001ace:	bf00      	nop
 8001ad0:	3720      	adds	r7, #32
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <ReportTips>:
static void ReportTips(struct Bus* busPtr)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b082      	sub	sp, #8
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
	busPtr->audioPtr->PlayCombine(busPtr->audioPtr, busPtr->TipsAudioName);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae4:	687a      	ldr	r2, [r7, #4]
 8001ae6:	69d0      	ldr	r0, [r2, #28]
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001aec:	4611      	mov	r1, r2
 8001aee:	4798      	blx	r3
}
 8001af0:	bf00      	nop
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <DispCurrentStop>:

static void DispCurrentStop(struct Bus* busPtr)
{
 8001af8:	b590      	push	{r4, r7, lr}
 8001afa:	b089      	sub	sp, #36	; 0x24
 8001afc:	af02      	add	r7, sp, #8
 8001afe:	6078      	str	r0, [r7, #4]
	struct ILI9341* dispPtr = busPtr->DispPtr;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	699b      	ldr	r3, [r3, #24]
 8001b04:	617b      	str	r3, [r7, #20]
	uint8_t routeIndex = busPtr->RouteIndex;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001b0c:	74fb      	strb	r3, [r7, #19]
	uint8_t currentStopCnt = busPtr->CurrentStopIndex;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8001b14:	74bb      	strb	r3, [r7, #18]
	char* stopName = busPtr->Routes[routeIndex].StopNames[currentStopCnt];
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001b1a:	7cfa      	ldrb	r2, [r7, #19]
 8001b1c:	4613      	mov	r3, r2
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	4413      	add	r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	440b      	add	r3, r1
 8001b26:	689a      	ldr	r2, [r3, #8]
 8001b28:	7cbb      	ldrb	r3, [r7, #18]
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	4413      	add	r3, r2
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	60fb      	str	r3, [r7, #12]
	dispPtr->FastFill(dispPtr, 16, 100, 304, 132, &(busPtr->BackColor));
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	3323      	adds	r3, #35	; 0x23
 8001b3a:	9301      	str	r3, [sp, #4]
 8001b3c:	2384      	movs	r3, #132	; 0x84
 8001b3e:	9300      	str	r3, [sp, #0]
 8001b40:	f44f 7398 	mov.w	r3, #304	; 0x130
 8001b44:	2264      	movs	r2, #100	; 0x64
 8001b46:	2110      	movs	r1, #16
 8001b48:	6978      	ldr	r0, [r7, #20]
 8001b4a:	47a0      	blx	r4
	dispPtr->DispStr(dispPtr, &SimHei32, stopName, DISP_CENTER, 100, &(busPtr->ForeColor));//display bus stop now
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	3320      	adds	r3, #32
 8001b56:	9301      	str	r3, [sp, #4]
 8001b58:	2364      	movs	r3, #100	; 0x64
 8001b5a:	9300      	str	r3, [sp, #0]
 8001b5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b60:	68fa      	ldr	r2, [r7, #12]
 8001b62:	4903      	ldr	r1, [pc, #12]	; (8001b70 <DispCurrentStop+0x78>)
 8001b64:	6978      	ldr	r0, [r7, #20]
 8001b66:	47a0      	blx	r4
}
 8001b68:	bf00      	nop
 8001b6a:	371c      	adds	r7, #28
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd90      	pop	{r4, r7, pc}
 8001b70:	080040d0 	.word	0x080040d0

08001b74 <DispNextStop>:
static void DispNextStop(struct Bus* busPtr)
{
 8001b74:	b590      	push	{r4, r7, lr}
 8001b76:	b089      	sub	sp, #36	; 0x24
 8001b78:	af02      	add	r7, sp, #8
 8001b7a:	6078      	str	r0, [r7, #4]
	struct ILI9341* dispPtr = busPtr->DispPtr;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	699b      	ldr	r3, [r3, #24]
 8001b80:	617b      	str	r3, [r7, #20]
	uint8_t routeIndex = busPtr->RouteIndex;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001b88:	74fb      	strb	r3, [r7, #19]
	uint8_t nextStopIndex = busPtr->NextStopIndex;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001b90:	74bb      	strb	r3, [r7, #18]
	char* stopName = busPtr->Routes[routeIndex].StopNames[nextStopIndex];
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001b96:	7cfa      	ldrb	r2, [r7, #19]
 8001b98:	4613      	mov	r3, r2
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	4413      	add	r3, r2
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	440b      	add	r3, r1
 8001ba2:	689a      	ldr	r2, [r3, #8]
 8001ba4:	7cbb      	ldrb	r3, [r7, #18]
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	4413      	add	r3, r2
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	60fb      	str	r3, [r7, #12]
	dispPtr->FastFill(dispPtr, 88, 147, 232, 163, &(busPtr->BackColor));
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	3323      	adds	r3, #35	; 0x23
 8001bb6:	9301      	str	r3, [sp, #4]
 8001bb8:	23a3      	movs	r3, #163	; 0xa3
 8001bba:	9300      	str	r3, [sp, #0]
 8001bbc:	23e8      	movs	r3, #232	; 0xe8
 8001bbe:	2293      	movs	r2, #147	; 0x93
 8001bc0:	2158      	movs	r1, #88	; 0x58
 8001bc2:	6978      	ldr	r0, [r7, #20]
 8001bc4:	47a0      	blx	r4
	dispPtr->DispStr(dispPtr, &SimSun16, stopName, DISP_CENTER, 147, &(busPtr->ForeColor));//display next bus stop
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	3320      	adds	r3, #32
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	2393      	movs	r3, #147	; 0x93
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bda:	68fa      	ldr	r2, [r7, #12]
 8001bdc:	4903      	ldr	r1, [pc, #12]	; (8001bec <DispNextStop+0x78>)
 8001bde:	6978      	ldr	r0, [r7, #20]
 8001be0:	47a0      	blx	r4
}
 8001be2:	bf00      	nop
 8001be4:	371c      	adds	r7, #28
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd90      	pop	{r4, r7, pc}
 8001bea:	bf00      	nop
 8001bec:	08003f24 	.word	0x08003f24

08001bf0 <DispRoute>:
static void DispRoute(struct Bus* busPtr)
{
 8001bf0:	b590      	push	{r4, r7, lr}
 8001bf2:	b089      	sub	sp, #36	; 0x24
 8001bf4:	af02      	add	r7, sp, #8
 8001bf6:	6078      	str	r0, [r7, #4]
	struct ILI9341* dispPtr = busPtr->DispPtr;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	699b      	ldr	r3, [r3, #24]
 8001bfc:	617b      	str	r3, [r7, #20]
	uint8_t routeIndex = busPtr->RouteIndex;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001c04:	74fb      	strb	r3, [r7, #19]
	char* routeName = busPtr->Routes[routeIndex].RouteName;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001c0a:	7cfa      	ldrb	r2, [r7, #19]
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	4413      	add	r3, r2
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	440b      	add	r3, r1
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	60fb      	str	r3, [r7, #12]
	dispPtr->FastFill(dispPtr, 140, 68, 180, 84, &(busPtr->BackColor));
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	3323      	adds	r3, #35	; 0x23
 8001c22:	9301      	str	r3, [sp, #4]
 8001c24:	2354      	movs	r3, #84	; 0x54
 8001c26:	9300      	str	r3, [sp, #0]
 8001c28:	23b4      	movs	r3, #180	; 0xb4
 8001c2a:	2244      	movs	r2, #68	; 0x44
 8001c2c:	218c      	movs	r1, #140	; 0x8c
 8001c2e:	6978      	ldr	r0, [r7, #20]
 8001c30:	47a0      	blx	r4
	dispPtr->DispStr(dispPtr, &SimSun16, routeName, DISP_CENTER, 68, &(busPtr->ForeColor)); //display bus route now
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	3320      	adds	r3, #32
 8001c3c:	9301      	str	r3, [sp, #4]
 8001c3e:	2344      	movs	r3, #68	; 0x44
 8001c40:	9300      	str	r3, [sp, #0]
 8001c42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	4903      	ldr	r1, [pc, #12]	; (8001c58 <DispRoute+0x68>)
 8001c4a:	6978      	ldr	r0, [r7, #20]
 8001c4c:	47a0      	blx	r4
}
 8001c4e:	bf00      	nop
 8001c50:	371c      	adds	r7, #28
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd90      	pop	{r4, r7, pc}
 8001c56:	bf00      	nop
 8001c58:	08003f24 	.word	0x08003f24

08001c5c <DispRunStatus>:
static void DispRunStatus(struct Bus* busPtr)
{
 8001c5c:	b590      	push	{r4, r7, lr}
 8001c5e:	b08d      	sub	sp, #52	; 0x34
 8001c60:	af04      	add	r7, sp, #16
 8001c62:	6078      	str	r0, [r7, #4]
	if (busPtr->IsRunning == 1)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d138      	bne.n	8001ce0 <DispRunStatus+0x84>
	{
		struct Color color = {130, 0, 0};
 8001c6e:	2382      	movs	r3, #130	; 0x82
 8001c70:	743b      	strb	r3, [r7, #16]
 8001c72:	2300      	movs	r3, #0
 8001c74:	747b      	strb	r3, [r7, #17]
 8001c76:	2300      	movs	r3, #0
 8001c78:	74bb      	strb	r3, [r7, #18]
		struct ILI9341 *dispPtr = busPtr->DispPtr;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	699b      	ldr	r3, [r3, #24]
 8001c7e:	617b      	str	r3, [r7, #20]
		for (uint8_t i = 0; i < 13; i++)
 8001c80:	2300      	movs	r3, #0
 8001c82:	77fb      	strb	r3, [r7, #31]
 8001c84:	e028      	b.n	8001cd8 <DispRunStatus+0x7c>
		{
			color.R -= 10;
 8001c86:	7c3b      	ldrb	r3, [r7, #16]
 8001c88:	3b0a      	subs	r3, #10
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	743b      	strb	r3, [r7, #16]
			dispPtr->DispRectangle(dispPtr, DISP_CENTER, DISP_CENTER, dispPtr->Width - 1 - i, dispPtr->Height - 1 - i, 0, &color);
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8001c9a:	7ffb      	ldrb	r3, [r7, #31]
 8001c9c:	b29b      	uxth	r3, r3
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	3b01      	subs	r3, #1
 8001ca4:	b299      	uxth	r1, r3
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	f8b3 2052 	ldrh.w	r2, [r3, #82]	; 0x52
 8001cac:	7ffb      	ldrb	r3, [r7, #31]
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	3b01      	subs	r3, #1
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	f107 0210 	add.w	r2, r7, #16
 8001cbc:	9202      	str	r2, [sp, #8]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	9201      	str	r2, [sp, #4]
 8001cc2:	9300      	str	r3, [sp, #0]
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cca:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001cce:	6978      	ldr	r0, [r7, #20]
 8001cd0:	47a0      	blx	r4
		for (uint8_t i = 0; i < 13; i++)
 8001cd2:	7ffb      	ldrb	r3, [r7, #31]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	77fb      	strb	r3, [r7, #31]
 8001cd8:	7ffb      	ldrb	r3, [r7, #31]
 8001cda:	2b0c      	cmp	r3, #12
 8001cdc:	d9d3      	bls.n	8001c86 <DispRunStatus+0x2a>
		{
			color.G -= 6;
			dispPtr->DispRectangle(dispPtr, DISP_CENTER, DISP_CENTER, dispPtr->Width - 1 - i, dispPtr->Height - 1 - i, 0, &color);
		}
	}
}
 8001cde:	e037      	b.n	8001d50 <DispRunStatus+0xf4>
		struct Color color = {0, 78, 0};
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	733b      	strb	r3, [r7, #12]
 8001ce4:	234e      	movs	r3, #78	; 0x4e
 8001ce6:	737b      	strb	r3, [r7, #13]
 8001ce8:	2300      	movs	r3, #0
 8001cea:	73bb      	strb	r3, [r7, #14]
		struct ILI9341 *dispPtr = busPtr->DispPtr;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	699b      	ldr	r3, [r3, #24]
 8001cf0:	61bb      	str	r3, [r7, #24]
		for (uint8_t i = 0; i < 10; i++)
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	77bb      	strb	r3, [r7, #30]
 8001cf6:	e028      	b.n	8001d4a <DispRunStatus+0xee>
			color.G -= 6;
 8001cf8:	7b7b      	ldrb	r3, [r7, #13]
 8001cfa:	3b06      	subs	r3, #6
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	737b      	strb	r3, [r7, #13]
			dispPtr->DispRectangle(dispPtr, DISP_CENTER, DISP_CENTER, dispPtr->Width - 1 - i, dispPtr->Height - 1 - i, 0, &color);
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8001d0c:	7fbb      	ldrb	r3, [r7, #30]
 8001d0e:	b29b      	uxth	r3, r3
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	b29b      	uxth	r3, r3
 8001d14:	3b01      	subs	r3, #1
 8001d16:	b299      	uxth	r1, r3
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	f8b3 2052 	ldrh.w	r2, [r3, #82]	; 0x52
 8001d1e:	7fbb      	ldrb	r3, [r7, #30]
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	b29b      	uxth	r3, r3
 8001d26:	3b01      	subs	r3, #1
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	f107 020c 	add.w	r2, r7, #12
 8001d2e:	9202      	str	r2, [sp, #8]
 8001d30:	2200      	movs	r2, #0
 8001d32:	9201      	str	r2, [sp, #4]
 8001d34:	9300      	str	r3, [sp, #0]
 8001d36:	460b      	mov	r3, r1
 8001d38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d3c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001d40:	69b8      	ldr	r0, [r7, #24]
 8001d42:	47a0      	blx	r4
		for (uint8_t i = 0; i < 10; i++)
 8001d44:	7fbb      	ldrb	r3, [r7, #30]
 8001d46:	3301      	adds	r3, #1
 8001d48:	77bb      	strb	r3, [r7, #30]
 8001d4a:	7fbb      	ldrb	r3, [r7, #30]
 8001d4c:	2b09      	cmp	r3, #9
 8001d4e:	d9d3      	bls.n	8001cf8 <DispRunStatus+0x9c>
}
 8001d50:	bf00      	nop
 8001d52:	3724      	adds	r7, #36	; 0x24
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd90      	pop	{r4, r7, pc}

08001d58 <InitGUI>:

static void InitGUI(struct Bus* busPtr)
{
 8001d58:	b590      	push	{r4, r7, lr}
 8001d5a:	b089      	sub	sp, #36	; 0x24
 8001d5c:	af04      	add	r7, sp, #16
 8001d5e:	6078      	str	r0, [r7, #4]
	struct ILI9341* dispPtr = busPtr->DispPtr;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	60fb      	str	r3, [r7, #12]
	dispPtr->FastFill(dispPtr, 0, 0, 319, 239, &(busPtr->BackColor));
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	3323      	adds	r3, #35	; 0x23
 8001d6e:	9301      	str	r3, [sp, #4]
 8001d70:	23ef      	movs	r3, #239	; 0xef
 8001d72:	9300      	str	r3, [sp, #0]
 8001d74:	f240 133f 	movw	r3, #319	; 0x13f
 8001d78:	2200      	movs	r2, #0
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	68f8      	ldr	r0, [r7, #12]
 8001d7e:	47a0      	blx	r4
	dispPtr->DispRectangle(dispPtr, DISP_CENTER, 65, 43, 22, 0, &(busPtr->ForeColor));
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	3320      	adds	r3, #32
 8001d8a:	9302      	str	r3, [sp, #8]
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	9301      	str	r3, [sp, #4]
 8001d90:	2316      	movs	r3, #22
 8001d92:	9300      	str	r3, [sp, #0]
 8001d94:	232b      	movs	r3, #43	; 0x2b
 8001d96:	2241      	movs	r2, #65	; 0x41
 8001d98:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001d9c:	68f8      	ldr	r0, [r7, #12]
 8001d9e:	47a0      	blx	r4
	DispRoute(busPtr);
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f7ff ff25 	bl	8001bf0 <DispRoute>
	DispCurrentStop(busPtr);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f7ff fea6 	bl	8001af8 <DispCurrentStop>
	DispNextStop(busPtr);
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f7ff fee1 	bl	8001b74 <DispNextStop>
	DispRunStatus(busPtr);
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f7ff ff52 	bl	8001c5c <DispRunStatus>
}
 8001db8:	bf00      	nop
 8001dba:	3714      	adds	r7, #20
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd90      	pop	{r4, r7, pc}

08001dc0 <In>:

static void In(struct Bus* busPtr)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
	if (busPtr->IsRunning == 1)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d109      	bne.n	8001de6 <In+0x26>
	{
		busPtr->IsRunning = 0;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		ReportCurrentStop(busPtr);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f7ff fe0b 	bl	80019f6 <ReportCurrentStop>

		DispRunStatus(busPtr);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f7ff ff3b 	bl	8001c5c <DispRunStatus>
	}
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <Out>:

static void Out(struct Bus* busPtr)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b082      	sub	sp, #8
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
	if (busPtr->IsRunning == 0)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d112      	bne.n	8001e26 <Out+0x38>
	{
		busPtr->IsRunning = 1;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2201      	movs	r2, #1
 8001e04:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		ReportNextStop(busPtr);
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f7ff fe2c 	bl	8001a66 <ReportNextStop>

		UpdateStopIndex(busPtr);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f7ff fd4f 	bl	80018b2 <UpdateStopIndex>
		DispCurrentStop(busPtr);
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f7ff fe6f 	bl	8001af8 <DispCurrentStop>
		DispNextStop(busPtr);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f7ff feaa 	bl	8001b74 <DispNextStop>

		DispRunStatus(busPtr);
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f7ff ff1b 	bl	8001c5c <DispRunStatus>

	}
}
 8001e26:	bf00      	nop
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <ChangeRoute>:
static void ChangeRoute(struct Bus* busPtr)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b082      	sub	sp, #8
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
	UpdateRouteIndex(busPtr);
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f7ff fd1a 	bl	8001870 <UpdateRouteIndex>
	UpRstStopIndex(busPtr);
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f7ff fcc3 	bl	80017c8 <UpRstStopIndex>
	DispRoute(busPtr);
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f7ff fed4 	bl	8001bf0 <DispRoute>
	DispCurrentStop(busPtr);
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f7ff fe55 	bl	8001af8 <DispCurrentStop>
	DispNextStop(busPtr);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f7ff fe90 	bl	8001b74 <DispNextStop>
}
 8001e54:	bf00      	nop
 8001e56:	3708      	adds	r7, #8
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <UpRst>:
static void UpRst(struct Bus* busPtr)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
	UpRstStopIndex(busPtr);
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f7ff fcaf 	bl	80017c8 <UpRstStopIndex>
	DispCurrentStop(busPtr);
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f7ff fe44 	bl	8001af8 <DispCurrentStop>
	DispNextStop(busPtr);
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	f7ff fe7f 	bl	8001b74 <DispNextStop>
}
 8001e76:	bf00      	nop
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <DownRst>:
static void DownRst(struct Bus* busPtr)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b082      	sub	sp, #8
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
	DownRstStopIndex(busPtr);
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f7ff fcbc 	bl	8001804 <DownRstStopIndex>
	DispCurrentStop(busPtr);
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f7ff fe33 	bl	8001af8 <DispCurrentStop>
	DispNextStop(busPtr);
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f7ff fe6e 	bl	8001b74 <DispNextStop>
}
 8001e98:	bf00      	nop
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <CreateBus>:

struct Bus CreateBus(struct JQ8900* audioPtr, struct ILI9341* dispPtr, struct Route* routes, char* tipsAudioName, char* inAudioName, char* outAudioName)
{
 8001ea0:	b5b0      	push	{r4, r5, r7, lr}
 8001ea2:	b094      	sub	sp, #80	; 0x50
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	607a      	str	r2, [r7, #4]
 8001eac:	603b      	str	r3, [r7, #0]
	struct Bus bus = {
 8001eae:	4b2b      	ldr	r3, [pc, #172]	; (8001f5c <CreateBus+0xbc>)
 8001eb0:	613b      	str	r3, [r7, #16]
 8001eb2:	4b2b      	ldr	r3, [pc, #172]	; (8001f60 <CreateBus+0xc0>)
 8001eb4:	617b      	str	r3, [r7, #20]
 8001eb6:	4b2b      	ldr	r3, [pc, #172]	; (8001f64 <CreateBus+0xc4>)
 8001eb8:	61bb      	str	r3, [r7, #24]
 8001eba:	4b2b      	ldr	r3, [pc, #172]	; (8001f68 <CreateBus+0xc8>)
 8001ebc:	61fb      	str	r3, [r7, #28]
 8001ebe:	4b2b      	ldr	r3, [pc, #172]	; (8001f6c <CreateBus+0xcc>)
 8001ec0:	623b      	str	r3, [r7, #32]
 8001ec2:	4b2b      	ldr	r3, [pc, #172]	; (8001f70 <CreateBus+0xd0>)
 8001ec4:	627b      	str	r3, [r7, #36]	; 0x24
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	62bb      	str	r3, [r7, #40]	; 0x28
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ece:	23ff      	movs	r3, #255	; 0xff
 8001ed0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001ed4:	23ff      	movs	r3, #255	; 0xff
 8001ed6:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 8001eda:	23ff      	movs	r3, #255	; 0xff
 8001edc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8001eec:	2300      	movs	r3, #0
 8001eee:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001ef8:	2300      	movs	r3, #0
 8001efa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001efe:	2300      	movs	r3, #0
 8001f00:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8001f04:	2302      	movs	r3, #2
 8001f06:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 8001f10:	2300      	movs	r3, #0
 8001f12:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8001f16:	2301      	movs	r3, #1
 8001f18:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8001f1c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f1e:	643b      	str	r3, [r7, #64]	; 0x40
 8001f20:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001f22:	647b      	str	r3, [r7, #68]	; 0x44
 8001f24:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f26:	64bb      	str	r3, [r7, #72]	; 0x48
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	64fb      	str	r3, [r7, #76]	; 0x4c
		.TipsAudioName = tipsAudioName,
		.InAudioName = inAudioName,
		.OutAudioName = outAudioName,
		.Routes = routes,
	};
	InitGUI(&bus);
 8001f2c:	f107 0310 	add.w	r3, r7, #16
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff ff11 	bl	8001d58 <InitGUI>
	return bus;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	461d      	mov	r5, r3
 8001f3a:	f107 0410 	add.w	r4, r7, #16
 8001f3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f46:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f48:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f4a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001f4e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8001f52:	68f8      	ldr	r0, [r7, #12]
 8001f54:	3750      	adds	r7, #80	; 0x50
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bdb0      	pop	{r4, r5, r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	08001dc1 	.word	0x08001dc1
 8001f60:	08001def 	.word	0x08001def
 8001f64:	08001e2f 	.word	0x08001e2f
 8001f68:	08001e5d 	.word	0x08001e5d
 8001f6c:	08001e7f 	.word	0x08001e7f
 8001f70:	08001ad7 	.word	0x08001ad7

08001f74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f78:	4b04      	ldr	r3, [pc, #16]	; (8001f8c <__NVIC_GetPriorityGrouping+0x18>)
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	0a1b      	lsrs	r3, r3, #8
 8001f7e:	f003 0307 	and.w	r3, r3, #7
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr
 8001f8c:	e000ed00 	.word	0xe000ed00

08001f90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	db0b      	blt.n	8001fba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fa2:	79fb      	ldrb	r3, [r7, #7]
 8001fa4:	f003 021f 	and.w	r2, r3, #31
 8001fa8:	4907      	ldr	r1, [pc, #28]	; (8001fc8 <__NVIC_EnableIRQ+0x38>)
 8001faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fae:	095b      	lsrs	r3, r3, #5
 8001fb0:	2001      	movs	r0, #1
 8001fb2:	fa00 f202 	lsl.w	r2, r0, r2
 8001fb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001fba:	bf00      	nop
 8001fbc:	370c      	adds	r7, #12
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	e000e100 	.word	0xe000e100

08001fcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	6039      	str	r1, [r7, #0]
 8001fd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	db0a      	blt.n	8001ff6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	b2da      	uxtb	r2, r3
 8001fe4:	490c      	ldr	r1, [pc, #48]	; (8002018 <__NVIC_SetPriority+0x4c>)
 8001fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fea:	0112      	lsls	r2, r2, #4
 8001fec:	b2d2      	uxtb	r2, r2
 8001fee:	440b      	add	r3, r1
 8001ff0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ff4:	e00a      	b.n	800200c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	b2da      	uxtb	r2, r3
 8001ffa:	4908      	ldr	r1, [pc, #32]	; (800201c <__NVIC_SetPriority+0x50>)
 8001ffc:	79fb      	ldrb	r3, [r7, #7]
 8001ffe:	f003 030f 	and.w	r3, r3, #15
 8002002:	3b04      	subs	r3, #4
 8002004:	0112      	lsls	r2, r2, #4
 8002006:	b2d2      	uxtb	r2, r2
 8002008:	440b      	add	r3, r1
 800200a:	761a      	strb	r2, [r3, #24]
}
 800200c:	bf00      	nop
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr
 8002018:	e000e100 	.word	0xe000e100
 800201c:	e000ed00 	.word	0xe000ed00

08002020 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002020:	b480      	push	{r7}
 8002022:	b089      	sub	sp, #36	; 0x24
 8002024:	af00      	add	r7, sp, #0
 8002026:	60f8      	str	r0, [r7, #12]
 8002028:	60b9      	str	r1, [r7, #8]
 800202a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	f003 0307 	and.w	r3, r3, #7
 8002032:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	f1c3 0307 	rsb	r3, r3, #7
 800203a:	2b04      	cmp	r3, #4
 800203c:	bf28      	it	cs
 800203e:	2304      	movcs	r3, #4
 8002040:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	3304      	adds	r3, #4
 8002046:	2b06      	cmp	r3, #6
 8002048:	d902      	bls.n	8002050 <NVIC_EncodePriority+0x30>
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	3b03      	subs	r3, #3
 800204e:	e000      	b.n	8002052 <NVIC_EncodePriority+0x32>
 8002050:	2300      	movs	r3, #0
 8002052:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002054:	f04f 32ff 	mov.w	r2, #4294967295
 8002058:	69bb      	ldr	r3, [r7, #24]
 800205a:	fa02 f303 	lsl.w	r3, r2, r3
 800205e:	43da      	mvns	r2, r3
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	401a      	ands	r2, r3
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002068:	f04f 31ff 	mov.w	r1, #4294967295
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	fa01 f303 	lsl.w	r3, r1, r3
 8002072:	43d9      	mvns	r1, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002078:	4313      	orrs	r3, r2
         );
}
 800207a:	4618      	mov	r0, r3
 800207c:	3724      	adds	r7, #36	; 0x24
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
	...

08002088 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8002090:	4b07      	ldr	r3, [pc, #28]	; (80020b0 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8002092:	695a      	ldr	r2, [r3, #20]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4013      	ands	r3, r2
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	429a      	cmp	r2, r3
 800209c:	bf0c      	ite	eq
 800209e:	2301      	moveq	r3, #1
 80020a0:	2300      	movne	r3, #0
 80020a2:	b2db      	uxtb	r3, r3
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr
 80020b0:	40013c00 	.word	0x40013c00

080020b4 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 80020bc:	4a04      	ldr	r2, [pc, #16]	; (80020d0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6153      	str	r3, [r2, #20]
}
 80020c2:	bf00      	nop
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	40013c00 	.word	0x40013c00

080020d4 <LL_AHB1_GRP1_EnableClock>:
{
 80020d4:	b480      	push	{r7}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80020dc:	4b08      	ldr	r3, [pc, #32]	; (8002100 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020e0:	4907      	ldr	r1, [pc, #28]	; (8002100 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80020e8:	4b05      	ldr	r3, [pc, #20]	; (8002100 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	4013      	ands	r3, r2
 80020f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020f2:	68fb      	ldr	r3, [r7, #12]
}
 80020f4:	bf00      	nop
 80020f6:	3714      	adds	r7, #20
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	40023800 	.word	0x40023800

08002104 <LL_GPIO_SetPinMode>:
{
 8002104:	b480      	push	{r7}
 8002106:	b089      	sub	sp, #36	; 0x24
 8002108:	af00      	add	r7, sp, #0
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	fa93 f3a3 	rbit	r3, r3
 800211e:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	fab3 f383 	clz	r3, r3
 8002126:	b2db      	uxtb	r3, r3
 8002128:	005b      	lsls	r3, r3, #1
 800212a:	2103      	movs	r1, #3
 800212c:	fa01 f303 	lsl.w	r3, r1, r3
 8002130:	43db      	mvns	r3, r3
 8002132:	401a      	ands	r2, r3
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	fa93 f3a3 	rbit	r3, r3
 800213e:	61bb      	str	r3, [r7, #24]
  return result;
 8002140:	69bb      	ldr	r3, [r7, #24]
 8002142:	fab3 f383 	clz	r3, r3
 8002146:	b2db      	uxtb	r3, r3
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	6879      	ldr	r1, [r7, #4]
 800214c:	fa01 f303 	lsl.w	r3, r1, r3
 8002150:	431a      	orrs	r2, r3
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	601a      	str	r2, [r3, #0]
}
 8002156:	bf00      	nop
 8002158:	3724      	adds	r7, #36	; 0x24
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr

08002162 <LL_GPIO_SetPinPull>:
{
 8002162:	b480      	push	{r7}
 8002164:	b089      	sub	sp, #36	; 0x24
 8002166:	af00      	add	r7, sp, #0
 8002168:	60f8      	str	r0, [r7, #12]
 800216a:	60b9      	str	r1, [r7, #8]
 800216c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	68da      	ldr	r2, [r3, #12]
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	fa93 f3a3 	rbit	r3, r3
 800217c:	613b      	str	r3, [r7, #16]
  return result;
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	fab3 f383 	clz	r3, r3
 8002184:	b2db      	uxtb	r3, r3
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	2103      	movs	r1, #3
 800218a:	fa01 f303 	lsl.w	r3, r1, r3
 800218e:	43db      	mvns	r3, r3
 8002190:	401a      	ands	r2, r3
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	fa93 f3a3 	rbit	r3, r3
 800219c:	61bb      	str	r3, [r7, #24]
  return result;
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	fab3 f383 	clz	r3, r3
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	005b      	lsls	r3, r3, #1
 80021a8:	6879      	ldr	r1, [r7, #4]
 80021aa:	fa01 f303 	lsl.w	r3, r1, r3
 80021ae:	431a      	orrs	r2, r3
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	60da      	str	r2, [r3, #12]
}
 80021b4:	bf00      	nop
 80021b6:	3724      	adds	r7, #36	; 0x24
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr

080021c0 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 80021ca:	4a13      	ldr	r2, [pc, #76]	; (8002218 <LL_SYSCFG_SetEXTISource+0x58>)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	3302      	adds	r3, #2
 80021d2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	0c1b      	lsrs	r3, r3, #16
 80021da:	43db      	mvns	r3, r3
 80021dc:	ea02 0103 	and.w	r1, r2, r3
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	0c1b      	lsrs	r3, r3, #16
 80021e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	fa93 f3a3 	rbit	r3, r3
 80021ec:	60bb      	str	r3, [r7, #8]
  return result;
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	fab3 f383 	clz	r3, r3
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	461a      	mov	r2, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	fa03 f202 	lsl.w	r2, r3, r2
 80021fe:	4806      	ldr	r0, [pc, #24]	; (8002218 <LL_SYSCFG_SetEXTISource+0x58>)
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	b2db      	uxtb	r3, r3
 8002204:	430a      	orrs	r2, r1
 8002206:	3302      	adds	r3, #2
 8002208:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800220c:	bf00      	nop
 800220e:	3714      	adds	r7, #20
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr
 8002218:	40013800 	.word	0x40013800

0800221c <EXTIConfig>:
}
*/


void EXTIConfig(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
	  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8002222:	463b      	mov	r3, r7
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	605a      	str	r2, [r3, #4]

	  /* GPIO Ports Clock Enable */
	  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 800222a:	2080      	movs	r0, #128	; 0x80
 800222c:	f7ff ff52 	bl	80020d4 <LL_AHB1_GRP1_EnableClock>
	  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002230:	2004      	movs	r0, #4
 8002232:	f7ff ff4f 	bl	80020d4 <LL_AHB1_GRP1_EnableClock>
	  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002236:	2001      	movs	r0, #1
 8002238:	f7ff ff4c 	bl	80020d4 <LL_AHB1_GRP1_EnableClock>
	  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE0);
 800223c:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8002240:	2002      	movs	r0, #2
 8002242:	f7ff ffbd 	bl	80021c0 <LL_SYSCFG_SetEXTISource>
	  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE1);
 8002246:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 800224a:	2002      	movs	r0, #2
 800224c:	f7ff ffb8 	bl	80021c0 <LL_SYSCFG_SetEXTISource>
	  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 8002250:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8002254:	2002      	movs	r0, #2
 8002256:	f7ff ffb3 	bl	80021c0 <LL_SYSCFG_SetEXTISource>
	  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE3);
 800225a:	f04f 4170 	mov.w	r1, #4026531840	; 0xf0000000
 800225e:	2002      	movs	r0, #2
 8002260:	f7ff ffae 	bl	80021c0 <LL_SYSCFG_SetEXTISource>

	  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8002264:	2301      	movs	r3, #1
 8002266:	603b      	str	r3, [r7, #0]
	  EXTI_InitStruct.LineCommand = ENABLE;
 8002268:	2301      	movs	r3, #1
 800226a:	713b      	strb	r3, [r7, #4]
	  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800226c:	2300      	movs	r3, #0
 800226e:	717b      	strb	r3, [r7, #5]
	  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8002270:	2301      	movs	r3, #1
 8002272:	71bb      	strb	r3, [r7, #6]
	  LL_EXTI_Init(&EXTI_InitStruct);
 8002274:	463b      	mov	r3, r7
 8002276:	4618      	mov	r0, r3
 8002278:	f000 fe20 	bl	8002ebc <LL_EXTI_Init>

	  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 800227c:	2302      	movs	r3, #2
 800227e:	603b      	str	r3, [r7, #0]
	  EXTI_InitStruct.LineCommand = ENABLE;
 8002280:	2301      	movs	r3, #1
 8002282:	713b      	strb	r3, [r7, #4]
	  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8002284:	2300      	movs	r3, #0
 8002286:	717b      	strb	r3, [r7, #5]
	  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8002288:	2301      	movs	r3, #1
 800228a:	71bb      	strb	r3, [r7, #6]
	  LL_EXTI_Init(&EXTI_InitStruct);
 800228c:	463b      	mov	r3, r7
 800228e:	4618      	mov	r0, r3
 8002290:	f000 fe14 	bl	8002ebc <LL_EXTI_Init>

	  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 8002294:	2304      	movs	r3, #4
 8002296:	603b      	str	r3, [r7, #0]
	  EXTI_InitStruct.LineCommand = ENABLE;
 8002298:	2301      	movs	r3, #1
 800229a:	713b      	strb	r3, [r7, #4]
	  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800229c:	2300      	movs	r3, #0
 800229e:	717b      	strb	r3, [r7, #5]
	  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 80022a0:	2301      	movs	r3, #1
 80022a2:	71bb      	strb	r3, [r7, #6]
	  LL_EXTI_Init(&EXTI_InitStruct);
 80022a4:	463b      	mov	r3, r7
 80022a6:	4618      	mov	r0, r3
 80022a8:	f000 fe08 	bl	8002ebc <LL_EXTI_Init>

	  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_3;
 80022ac:	2308      	movs	r3, #8
 80022ae:	603b      	str	r3, [r7, #0]
	  EXTI_InitStruct.LineCommand = ENABLE;
 80022b0:	2301      	movs	r3, #1
 80022b2:	713b      	strb	r3, [r7, #4]
	  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80022b4:	2300      	movs	r3, #0
 80022b6:	717b      	strb	r3, [r7, #5]
	  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 80022b8:	2301      	movs	r3, #1
 80022ba:	71bb      	strb	r3, [r7, #6]
	  LL_EXTI_Init(&EXTI_InitStruct);
 80022bc:	463b      	mov	r3, r7
 80022be:	4618      	mov	r0, r3
 80022c0:	f000 fdfc 	bl	8002ebc <LL_EXTI_Init>

	  LL_GPIO_SetPinPull(GPIOC, LL_GPIO_PIN_0, LL_GPIO_PULL_UP);
 80022c4:	2201      	movs	r2, #1
 80022c6:	2101      	movs	r1, #1
 80022c8:	4834      	ldr	r0, [pc, #208]	; (800239c <EXTIConfig+0x180>)
 80022ca:	f7ff ff4a 	bl	8002162 <LL_GPIO_SetPinPull>
	  LL_GPIO_SetPinPull(GPIOC, LL_GPIO_PIN_1, LL_GPIO_PULL_UP);
 80022ce:	2201      	movs	r2, #1
 80022d0:	2102      	movs	r1, #2
 80022d2:	4832      	ldr	r0, [pc, #200]	; (800239c <EXTIConfig+0x180>)
 80022d4:	f7ff ff45 	bl	8002162 <LL_GPIO_SetPinPull>
	  LL_GPIO_SetPinPull(GPIOC, LL_GPIO_PIN_2, LL_GPIO_PULL_UP);
 80022d8:	2201      	movs	r2, #1
 80022da:	2104      	movs	r1, #4
 80022dc:	482f      	ldr	r0, [pc, #188]	; (800239c <EXTIConfig+0x180>)
 80022de:	f7ff ff40 	bl	8002162 <LL_GPIO_SetPinPull>
	  LL_GPIO_SetPinPull(GPIOC, LL_GPIO_PIN_3, LL_GPIO_PULL_UP);
 80022e2:	2201      	movs	r2, #1
 80022e4:	2108      	movs	r1, #8
 80022e6:	482d      	ldr	r0, [pc, #180]	; (800239c <EXTIConfig+0x180>)
 80022e8:	f7ff ff3b 	bl	8002162 <LL_GPIO_SetPinPull>
	  LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_0, LL_GPIO_MODE_INPUT);
 80022ec:	2200      	movs	r2, #0
 80022ee:	2101      	movs	r1, #1
 80022f0:	482a      	ldr	r0, [pc, #168]	; (800239c <EXTIConfig+0x180>)
 80022f2:	f7ff ff07 	bl	8002104 <LL_GPIO_SetPinMode>
	  LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_1, LL_GPIO_MODE_INPUT);
 80022f6:	2200      	movs	r2, #0
 80022f8:	2102      	movs	r1, #2
 80022fa:	4828      	ldr	r0, [pc, #160]	; (800239c <EXTIConfig+0x180>)
 80022fc:	f7ff ff02 	bl	8002104 <LL_GPIO_SetPinMode>
	  LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_2, LL_GPIO_MODE_INPUT);
 8002300:	2200      	movs	r2, #0
 8002302:	2104      	movs	r1, #4
 8002304:	4825      	ldr	r0, [pc, #148]	; (800239c <EXTIConfig+0x180>)
 8002306:	f7ff fefd 	bl	8002104 <LL_GPIO_SetPinMode>
	  LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_3, LL_GPIO_MODE_INPUT);
 800230a:	2200      	movs	r2, #0
 800230c:	2108      	movs	r1, #8
 800230e:	4823      	ldr	r0, [pc, #140]	; (800239c <EXTIConfig+0x180>)
 8002310:	f7ff fef8 	bl	8002104 <LL_GPIO_SetPinMode>

	  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002314:	f7ff fe2e 	bl	8001f74 <__NVIC_GetPriorityGrouping>
 8002318:	4603      	mov	r3, r0
 800231a:	2200      	movs	r2, #0
 800231c:	2100      	movs	r1, #0
 800231e:	4618      	mov	r0, r3
 8002320:	f7ff fe7e 	bl	8002020 <NVIC_EncodePriority>
 8002324:	4603      	mov	r3, r0
 8002326:	4619      	mov	r1, r3
 8002328:	2006      	movs	r0, #6
 800232a:	f7ff fe4f 	bl	8001fcc <__NVIC_SetPriority>
	  NVIC_EnableIRQ(EXTI0_IRQn);
 800232e:	2006      	movs	r0, #6
 8002330:	f7ff fe2e 	bl	8001f90 <__NVIC_EnableIRQ>
	  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002334:	f7ff fe1e 	bl	8001f74 <__NVIC_GetPriorityGrouping>
 8002338:	4603      	mov	r3, r0
 800233a:	2200      	movs	r2, #0
 800233c:	2100      	movs	r1, #0
 800233e:	4618      	mov	r0, r3
 8002340:	f7ff fe6e 	bl	8002020 <NVIC_EncodePriority>
 8002344:	4603      	mov	r3, r0
 8002346:	4619      	mov	r1, r3
 8002348:	2007      	movs	r0, #7
 800234a:	f7ff fe3f 	bl	8001fcc <__NVIC_SetPriority>
	  NVIC_EnableIRQ(EXTI1_IRQn);
 800234e:	2007      	movs	r0, #7
 8002350:	f7ff fe1e 	bl	8001f90 <__NVIC_EnableIRQ>
	  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002354:	f7ff fe0e 	bl	8001f74 <__NVIC_GetPriorityGrouping>
 8002358:	4603      	mov	r3, r0
 800235a:	2200      	movs	r2, #0
 800235c:	2100      	movs	r1, #0
 800235e:	4618      	mov	r0, r3
 8002360:	f7ff fe5e 	bl	8002020 <NVIC_EncodePriority>
 8002364:	4603      	mov	r3, r0
 8002366:	4619      	mov	r1, r3
 8002368:	2008      	movs	r0, #8
 800236a:	f7ff fe2f 	bl	8001fcc <__NVIC_SetPriority>
	  NVIC_EnableIRQ(EXTI2_IRQn);
 800236e:	2008      	movs	r0, #8
 8002370:	f7ff fe0e 	bl	8001f90 <__NVIC_EnableIRQ>
	  NVIC_SetPriority(EXTI3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002374:	f7ff fdfe 	bl	8001f74 <__NVIC_GetPriorityGrouping>
 8002378:	4603      	mov	r3, r0
 800237a:	2200      	movs	r2, #0
 800237c:	2100      	movs	r1, #0
 800237e:	4618      	mov	r0, r3
 8002380:	f7ff fe4e 	bl	8002020 <NVIC_EncodePriority>
 8002384:	4603      	mov	r3, r0
 8002386:	4619      	mov	r1, r3
 8002388:	2009      	movs	r0, #9
 800238a:	f7ff fe1f 	bl	8001fcc <__NVIC_SetPriority>
	  NVIC_EnableIRQ(EXTI3_IRQn);
 800238e:	2009      	movs	r0, #9
 8002390:	f7ff fdfe 	bl	8001f90 <__NVIC_EnableIRQ>
}
 8002394:	bf00      	nop
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	40020800 	.word	0x40020800

080023a0 <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0

  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 80023a4:	2001      	movs	r0, #1
 80023a6:	f7ff fe6f 	bl	8002088 <LL_EXTI_IsActiveFlag_0_31>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d005      	beq.n	80023bc <EXTI0_IRQHandler+0x1c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 80023b0:	2001      	movs	r0, #1
 80023b2:	f7ff fe7f 	bl	80020b4 <LL_EXTI_ClearFlag_0_31>
    EXTI_Callback(LL_EXTI_LINE_0);
 80023b6:	2001      	movs	r0, #1
 80023b8:	f000 faa2 	bl	8002900 <EXTI_Callback>
  }

}
 80023bc:	bf00      	nop
 80023be:	bd80      	pop	{r7, pc}

080023c0 <EXTI1_IRQHandler>:
void EXTI1_IRQHandler(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0

  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 80023c4:	2002      	movs	r0, #2
 80023c6:	f7ff fe5f 	bl	8002088 <LL_EXTI_IsActiveFlag_0_31>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d005      	beq.n	80023dc <EXTI1_IRQHandler+0x1c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 80023d0:	2002      	movs	r0, #2
 80023d2:	f7ff fe6f 	bl	80020b4 <LL_EXTI_ClearFlag_0_31>
    EXTI_Callback(LL_EXTI_LINE_1);
 80023d6:	2002      	movs	r0, #2
 80023d8:	f000 fa92 	bl	8002900 <EXTI_Callback>
  }

}
 80023dc:	bf00      	nop
 80023de:	bd80      	pop	{r7, pc}

080023e0 <EXTI2_IRQHandler>:
void EXTI2_IRQHandler(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0

  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 80023e4:	2004      	movs	r0, #4
 80023e6:	f7ff fe4f 	bl	8002088 <LL_EXTI_IsActiveFlag_0_31>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d005      	beq.n	80023fc <EXTI2_IRQHandler+0x1c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 80023f0:	2004      	movs	r0, #4
 80023f2:	f7ff fe5f 	bl	80020b4 <LL_EXTI_ClearFlag_0_31>
    EXTI_Callback(LL_EXTI_LINE_2);
 80023f6:	2004      	movs	r0, #4
 80023f8:	f000 fa82 	bl	8002900 <EXTI_Callback>
  }

}
 80023fc:	bf00      	nop
 80023fe:	bd80      	pop	{r7, pc}

08002400 <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0

  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_3) != RESET)
 8002404:	2008      	movs	r0, #8
 8002406:	f7ff fe3f 	bl	8002088 <LL_EXTI_IsActiveFlag_0_31>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d005      	beq.n	800241c <EXTI3_IRQHandler+0x1c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_3);
 8002410:	2008      	movs	r0, #8
 8002412:	f7ff fe4f 	bl	80020b4 <LL_EXTI_ClearFlag_0_31>
    EXTI_Callback(LL_EXTI_LINE_3);
 8002416:	2008      	movs	r0, #8
 8002418:	f000 fa72 	bl	8002900 <EXTI_Callback>
  }

}
 800241c:	bf00      	nop
 800241e:	bd80      	pop	{r7, pc}

08002420 <GetFont>:
#include "font_lib.h"
static uint8_t *GetFont(struct FontLib *fontLibPtr, char* index)
{
 8002420:	b480      	push	{r7}
 8002422:	b085      	sub	sp, #20
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
	uint32_t i = 0;
 800242a:	2300      	movs	r3, #0
 800242c:	60fb      	str	r3, [r7, #12]
	uint8_t FontNum = fontLibPtr->FontNum;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	72fb      	strb	r3, [r7, #11]
	for(; i<FontNum; i++)
 8002434:	e021      	b.n	800247a <GetFont+0x5a>
	{
		if(index[0] == fontLibPtr->Font[i].Index[0] && index[1] == fontLibPtr->Font[i].Index[1])
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	781a      	ldrb	r2, [r3, #0]
 800243a:	6879      	ldr	r1, [r7, #4]
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	3301      	adds	r3, #1
 8002440:	00db      	lsls	r3, r3, #3
 8002442:	440b      	add	r3, r1
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	429a      	cmp	r2, r3
 800244a:	d113      	bne.n	8002474 <GetFont+0x54>
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	3301      	adds	r3, #1
 8002450:	781a      	ldrb	r2, [r3, #0]
 8002452:	6879      	ldr	r1, [r7, #4]
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	3301      	adds	r3, #1
 8002458:	00db      	lsls	r3, r3, #3
 800245a:	440b      	add	r3, r1
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	3301      	adds	r3, #1
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	429a      	cmp	r2, r3
 8002464:	d106      	bne.n	8002474 <GetFont+0x54>
			return fontLibPtr->Font[i].Bitmap;
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	3301      	adds	r3, #1
 800246c:	00db      	lsls	r3, r3, #3
 800246e:	4413      	add	r3, r2
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	e007      	b.n	8002484 <GetFont+0x64>
	for(; i<FontNum; i++)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	3301      	adds	r3, #1
 8002478:	60fb      	str	r3, [r7, #12]
 800247a:	7afb      	ldrb	r3, [r7, #11]
 800247c:	68fa      	ldr	r2, [r7, #12]
 800247e:	429a      	cmp	r2, r3
 8002480:	d3d9      	bcc.n	8002436 <GetFont+0x16>
	}
	return (void *)0;
 8002482:	2300      	movs	r3, #0
}
 8002484:	4618      	mov	r0, r3
 8002486:	3714      	adds	r7, #20
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <__NVIC_SetPriorityGrouping>:
{
 8002490:	b480      	push	{r7}
 8002492:	b085      	sub	sp, #20
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f003 0307 	and.w	r3, r3, #7
 800249e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024a0:	4b0c      	ldr	r3, [pc, #48]	; (80024d4 <__NVIC_SetPriorityGrouping+0x44>)
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024a6:	68ba      	ldr	r2, [r7, #8]
 80024a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024ac:	4013      	ands	r3, r2
 80024ae:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024c2:	4a04      	ldr	r2, [pc, #16]	; (80024d4 <__NVIC_SetPriorityGrouping+0x44>)
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	60d3      	str	r3, [r2, #12]
}
 80024c8:	bf00      	nop
 80024ca:	3714      	adds	r7, #20
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	e000ed00 	.word	0xe000ed00

080024d8 <__NVIC_GetPriorityGrouping>:
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024dc:	4b04      	ldr	r3, [pc, #16]	; (80024f0 <__NVIC_GetPriorityGrouping+0x18>)
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	0a1b      	lsrs	r3, r3, #8
 80024e2:	f003 0307 	and.w	r3, r3, #7
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr
 80024f0:	e000ed00 	.word	0xe000ed00

080024f4 <__NVIC_SetPriority>:
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	4603      	mov	r3, r0
 80024fc:	6039      	str	r1, [r7, #0]
 80024fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002504:	2b00      	cmp	r3, #0
 8002506:	db0a      	blt.n	800251e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	b2da      	uxtb	r2, r3
 800250c:	490c      	ldr	r1, [pc, #48]	; (8002540 <__NVIC_SetPriority+0x4c>)
 800250e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002512:	0112      	lsls	r2, r2, #4
 8002514:	b2d2      	uxtb	r2, r2
 8002516:	440b      	add	r3, r1
 8002518:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800251c:	e00a      	b.n	8002534 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	b2da      	uxtb	r2, r3
 8002522:	4908      	ldr	r1, [pc, #32]	; (8002544 <__NVIC_SetPriority+0x50>)
 8002524:	79fb      	ldrb	r3, [r7, #7]
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	3b04      	subs	r3, #4
 800252c:	0112      	lsls	r2, r2, #4
 800252e:	b2d2      	uxtb	r2, r2
 8002530:	440b      	add	r3, r1
 8002532:	761a      	strb	r2, [r3, #24]
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	e000e100 	.word	0xe000e100
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <NVIC_EncodePriority>:
{
 8002548:	b480      	push	{r7}
 800254a:	b089      	sub	sp, #36	; 0x24
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f003 0307 	and.w	r3, r3, #7
 800255a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	f1c3 0307 	rsb	r3, r3, #7
 8002562:	2b04      	cmp	r3, #4
 8002564:	bf28      	it	cs
 8002566:	2304      	movcs	r3, #4
 8002568:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	3304      	adds	r3, #4
 800256e:	2b06      	cmp	r3, #6
 8002570:	d902      	bls.n	8002578 <NVIC_EncodePriority+0x30>
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	3b03      	subs	r3, #3
 8002576:	e000      	b.n	800257a <NVIC_EncodePriority+0x32>
 8002578:	2300      	movs	r3, #0
 800257a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800257c:	f04f 32ff 	mov.w	r2, #4294967295
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	fa02 f303 	lsl.w	r3, r2, r3
 8002586:	43da      	mvns	r2, r3
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	401a      	ands	r2, r3
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002590:	f04f 31ff 	mov.w	r1, #4294967295
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	fa01 f303 	lsl.w	r3, r1, r3
 800259a:	43d9      	mvns	r1, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a0:	4313      	orrs	r3, r2
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3724      	adds	r7, #36	; 0x24
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
	...

080025b0 <LL_APB1_GRP1_EnableClock>:
{
 80025b0:	b480      	push	{r7}
 80025b2:	b085      	sub	sp, #20
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80025b8:	4b08      	ldr	r3, [pc, #32]	; (80025dc <LL_APB1_GRP1_EnableClock+0x2c>)
 80025ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025bc:	4907      	ldr	r1, [pc, #28]	; (80025dc <LL_APB1_GRP1_EnableClock+0x2c>)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80025c4:	4b05      	ldr	r3, [pc, #20]	; (80025dc <LL_APB1_GRP1_EnableClock+0x2c>)
 80025c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4013      	ands	r3, r2
 80025cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80025ce:	68fb      	ldr	r3, [r7, #12]
}
 80025d0:	bf00      	nop
 80025d2:	3714      	adds	r7, #20
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr
 80025dc:	40023800 	.word	0x40023800

080025e0 <LL_APB2_GRP1_EnableClock>:
{
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80025e8:	4b08      	ldr	r3, [pc, #32]	; (800260c <LL_APB2_GRP1_EnableClock+0x2c>)
 80025ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80025ec:	4907      	ldr	r1, [pc, #28]	; (800260c <LL_APB2_GRP1_EnableClock+0x2c>)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80025f4:	4b05      	ldr	r3, [pc, #20]	; (800260c <LL_APB2_GRP1_EnableClock+0x2c>)
 80025f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	4013      	ands	r3, r2
 80025fc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80025fe:	68fb      	ldr	r3, [r7, #12]
}
 8002600:	bf00      	nop
 8002602:	3714      	adds	r7, #20
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr
 800260c:	40023800 	.word	0x40023800

08002610 <LL_GPIO_IsInputPinSet>:
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
 8002618:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	691a      	ldr	r2, [r3, #16]
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	4013      	ands	r3, r2
 8002622:	683a      	ldr	r2, [r7, #0]
 8002624:	429a      	cmp	r2, r3
 8002626:	bf0c      	ite	eq
 8002628:	2301      	moveq	r3, #1
 800262a:	2300      	movne	r3, #0
 800262c:	b2db      	uxtb	r3, r3
}
 800262e:	4618      	mov	r0, r3
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
	...

0800263c <main>:
uint8_t B2Flag = 0;
uint8_t B3Flag = 0;
uint8_t B4Flag = 0;

int main(void)
{
 800263c:	b5b0      	push	{r4, r5, r7, lr}
 800263e:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
 8002642:	af08      	add	r7, sp, #32
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8002644:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002648:	f7ff ffca 	bl	80025e0 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 800264c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002650:	f7ff ffae 	bl	80025b0 <LL_APB1_GRP1_EnableClock>
	NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002654:	2003      	movs	r0, #3
 8002656:	f7ff ff1b 	bl	8002490 <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 800265a:	f7ff ff3d 	bl	80024d8 <__NVIC_GetPriorityGrouping>
 800265e:	4603      	mov	r3, r0
 8002660:	2200      	movs	r2, #0
 8002662:	210f      	movs	r1, #15
 8002664:	4618      	mov	r0, r3
 8002666:	f7ff ff6f 	bl	8002548 <NVIC_EncodePriority>
 800266a:	4603      	mov	r3, r0
 800266c:	4619      	mov	r1, r3
 800266e:	f04f 30ff 	mov.w	r0, #4294967295
 8002672:	f7ff ff3f 	bl	80024f4 <__NVIC_SetPriority>
	/* Configure the system clock */
	SystemClockConfig();
 8002676:	f000 fb05 	bl	8002c84 <SystemClockConfig>
	/* System interrupt init*/
	EXTIConfig();
 800267a:	f7ff fdcf 	bl	800221c <EXTIConfig>
	/*peripherals Configuration----------------------------------------------------*/
	struct ILI9341 disp1 = CreateILI9341_8080_8Bit(
 800267e:	f507 70b2 	add.w	r0, r7, #356	; 0x164
 8002682:	4b8d      	ldr	r3, [pc, #564]	; (80028b8 <main+0x27c>)
 8002684:	9307      	str	r3, [sp, #28]
 8002686:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800268a:	9306      	str	r3, [sp, #24]
 800268c:	4b8a      	ldr	r3, [pc, #552]	; (80028b8 <main+0x27c>)
 800268e:	9305      	str	r3, [sp, #20]
 8002690:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002694:	9304      	str	r3, [sp, #16]
 8002696:	4b88      	ldr	r3, [pc, #544]	; (80028b8 <main+0x27c>)
 8002698:	9303      	str	r3, [sp, #12]
 800269a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800269e:	9302      	str	r3, [sp, #8]
 80026a0:	4b85      	ldr	r3, [pc, #532]	; (80028b8 <main+0x27c>)
 80026a2:	9301      	str	r3, [sp, #4]
 80026a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026a8:	9300      	str	r3, [sp, #0]
 80026aa:	4b83      	ldr	r3, [pc, #524]	; (80028b8 <main+0x27c>)
 80026ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026b0:	4981      	ldr	r1, [pc, #516]	; (80028b8 <main+0x27c>)
 80026b2:	f7fe fc93 	bl	8000fdc <CreateILI9341_8080_8Bit>
		GPIOB,LL_GPIO_PIN_10,	//RS
		GPIOB,LL_GPIO_PIN_12,	//WR
		GPIOB,LL_GPIO_PIN_13,	//RD
		GPIOB);			   		//DB

	struct JQ8900 audio1 = CreateJQ8900_UART(USART6, GPIOC, LL_GPIO_PIN_6, GPIOC, LL_GPIO_PIN_7);
 80026b6:	f507 7092 	add.w	r0, r7, #292	; 0x124
 80026ba:	2380      	movs	r3, #128	; 0x80
 80026bc:	9301      	str	r3, [sp, #4]
 80026be:	4b7f      	ldr	r3, [pc, #508]	; (80028bc <main+0x280>)
 80026c0:	9300      	str	r3, [sp, #0]
 80026c2:	2340      	movs	r3, #64	; 0x40
 80026c4:	4a7d      	ldr	r2, [pc, #500]	; (80028bc <main+0x280>)
 80026c6:	497e      	ldr	r1, [pc, #504]	; (80028c0 <main+0x284>)
 80026c8:	f7fe ff8e 	bl	80015e8 <CreateJQ8900_UART>
	audio1.SetVolume(&audio1,15);
 80026cc:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80026d0:	f507 7292 	add.w	r2, r7, #292	; 0x124
 80026d4:	210f      	movs	r1, #15
 80026d6:	4610      	mov	r0, r2
 80026d8:	4798      	blx	r3
	struct Route routes[2] = {
 80026da:	2307      	movs	r3, #7
 80026dc:	f887 30fc 	strb.w	r3, [r7, #252]	; 0xfc
 80026e0:	4b78      	ldr	r3, [pc, #480]	; (80028c4 <main+0x288>)
 80026e2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
		{
			.StopNum = 7,
			.RouteName = "302",
			.RouteAudioName = "00",
			.StopNames = (char*[]){"","","","",
 80026e6:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 80026ea:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80026ee:	4a76      	ldr	r2, [pc, #472]	; (80028c8 <main+0x28c>)
 80026f0:	461c      	mov	r4, r3
 80026f2:	4615      	mov	r5, r2
 80026f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80026fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	struct Route routes[2] = {
 8002700:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002704:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002708:	4b70      	ldr	r3, [pc, #448]	; (80028cc <main+0x290>)
 800270a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
						"","",""},
			.StopAudioNames = (char*[]){"01","02","03","04","05","06","07"},//
 800270e:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 8002712:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002716:	4a6e      	ldr	r2, [pc, #440]	; (80028d0 <main+0x294>)
 8002718:	461c      	mov	r4, r3
 800271a:	4615      	mov	r5, r2
 800271c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800271e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002720:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002724:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	struct Route routes[2] = {
 8002728:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800272c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002730:	2310      	movs	r3, #16
 8002732:	f887 3110 	strb.w	r3, [r7, #272]	; 0x110
 8002736:	4b67      	ldr	r3, [pc, #412]	; (80028d4 <main+0x298>)
 8002738:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
		},
		{
			.StopNum = 16,
			.RouteName = "205",
			.RouteAudioName = "10",
			.StopNames = (char*[]){"","","","",
 800273c:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 8002740:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002744:	4a64      	ldr	r2, [pc, #400]	; (80028d8 <main+0x29c>)
 8002746:	461c      	mov	r4, r3
 8002748:	4615      	mov	r5, r2
 800274a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800274c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800274e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002750:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002752:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002754:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002756:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800275a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	struct Route routes[2] = {
 800275e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002762:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8002766:	4b5d      	ldr	r3, [pc, #372]	; (80028dc <main+0x2a0>)
 8002768:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
						"","","","","",
						"","","","",
						"","",""},
			.StopAudioNames = (char*[]){"11","12","13","14","15","16","17","18","19","1A","1B","1C","1D","1F","1G","1H"},
 800276c:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 8002770:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002774:	4a5a      	ldr	r2, [pc, #360]	; (80028e0 <main+0x2a4>)
 8002776:	461c      	mov	r4, r3
 8002778:	4615      	mov	r5, r2
 800277a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800277c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800277e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002780:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002782:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002784:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002786:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800278a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	struct Route routes[2] = {
 800278e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002792:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
		}
	};
	struct Bus bus = CreateBus(&audio1, &disp1, routes, "TI", "IN", "OU");
 8002796:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 800279a:	f5a3 70fa 	sub.w	r0, r3, #500	; 0x1f4
 800279e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80027a2:	f507 72b2 	add.w	r2, r7, #356	; 0x164
 80027a6:	f507 7192 	add.w	r1, r7, #292	; 0x124
 80027aa:	4c4e      	ldr	r4, [pc, #312]	; (80028e4 <main+0x2a8>)
 80027ac:	9402      	str	r4, [sp, #8]
 80027ae:	4c4e      	ldr	r4, [pc, #312]	; (80028e8 <main+0x2ac>)
 80027b0:	9401      	str	r4, [sp, #4]
 80027b2:	4c4e      	ldr	r4, [pc, #312]	; (80028ec <main+0x2b0>)
 80027b4:	9400      	str	r4, [sp, #0]
 80027b6:	f7ff fb73 	bl	8001ea0 <CreateBus>
	uint8_t Mode = MODE_NORMAL;
 80027ba:	2300      	movs	r3, #0
 80027bc:	f887 31f7 	strb.w	r3, [r7, #503]	; 0x1f7
	while (1)
	{
		switch(Mode)
 80027c0:	f897 31f7 	ldrb.w	r3, [r7, #503]	; 0x1f7
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d002      	beq.n	80027ce <main+0x192>
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d038      	beq.n	800283e <main+0x202>
 80027cc:	e7f8      	b.n	80027c0 <main+0x184>
		{
			case MODE_NORMAL:
				if(B1Flag)
 80027ce:	4b48      	ldr	r3, [pc, #288]	; (80028f0 <main+0x2b4>)
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d00a      	beq.n	80027ec <main+0x1b0>
				{
					B1Flag = 0;
 80027d6:	4b46      	ldr	r3, [pc, #280]	; (80028f0 <main+0x2b4>)
 80027d8:	2200      	movs	r2, #0
 80027da:	701a      	strb	r2, [r3, #0]
					bus.Out(&bus);
 80027dc:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 80027e0:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	1d3a      	adds	r2, r7, #4
 80027e8:	4610      	mov	r0, r2
 80027ea:	4798      	blx	r3
				}
				if(B2Flag)
 80027ec:	4b41      	ldr	r3, [pc, #260]	; (80028f4 <main+0x2b8>)
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d00a      	beq.n	800280a <main+0x1ce>
				{
					B2Flag = 0;
 80027f4:	4b3f      	ldr	r3, [pc, #252]	; (80028f4 <main+0x2b8>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	701a      	strb	r2, [r3, #0]
					bus.In(&bus);
 80027fa:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 80027fe:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	1d3a      	adds	r2, r7, #4
 8002806:	4610      	mov	r0, r2
 8002808:	4798      	blx	r3
				}
				if(B3Flag)
 800280a:	4b3b      	ldr	r3, [pc, #236]	; (80028f8 <main+0x2bc>)
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d00a      	beq.n	8002828 <main+0x1ec>
				{
					B3Flag = 0;
 8002812:	4b39      	ldr	r3, [pc, #228]	; (80028f8 <main+0x2bc>)
 8002814:	2200      	movs	r2, #0
 8002816:	701a      	strb	r2, [r3, #0]
					bus.Tips(&bus);
 8002818:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 800281c:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8002820:	695b      	ldr	r3, [r3, #20]
 8002822:	1d3a      	adds	r2, r7, #4
 8002824:	4610      	mov	r0, r2
 8002826:	4798      	blx	r3
				}
				if(B4Flag)
 8002828:	4b34      	ldr	r3, [pc, #208]	; (80028fc <main+0x2c0>)
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d03e      	beq.n	80028ae <main+0x272>
				{
					B4Flag = 0;
 8002830:	4b32      	ldr	r3, [pc, #200]	; (80028fc <main+0x2c0>)
 8002832:	2200      	movs	r2, #0
 8002834:	701a      	strb	r2, [r3, #0]
					Mode = MODE_SETTING;
 8002836:	2301      	movs	r3, #1
 8002838:	f887 31f7 	strb.w	r3, [r7, #503]	; 0x1f7
				}
				break;
 800283c:	e037      	b.n	80028ae <main+0x272>
			case MODE_SETTING:
				if(B1Flag)
 800283e:	4b2c      	ldr	r3, [pc, #176]	; (80028f0 <main+0x2b4>)
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d00a      	beq.n	800285c <main+0x220>
				{
					B1Flag = 0;
 8002846:	4b2a      	ldr	r3, [pc, #168]	; (80028f0 <main+0x2b4>)
 8002848:	2200      	movs	r2, #0
 800284a:	701a      	strb	r2, [r3, #0]
					bus.ChangeRoute(&bus);
 800284c:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 8002850:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	1d3a      	adds	r2, r7, #4
 8002858:	4610      	mov	r0, r2
 800285a:	4798      	blx	r3
				}
				if(B2Flag)
 800285c:	4b25      	ldr	r3, [pc, #148]	; (80028f4 <main+0x2b8>)
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d00a      	beq.n	800287a <main+0x23e>
				{
					B2Flag = 0;
 8002864:	4b23      	ldr	r3, [pc, #140]	; (80028f4 <main+0x2b8>)
 8002866:	2200      	movs	r2, #0
 8002868:	701a      	strb	r2, [r3, #0]
					bus.UpRst(&bus);
 800286a:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 800286e:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	1d3a      	adds	r2, r7, #4
 8002876:	4610      	mov	r0, r2
 8002878:	4798      	blx	r3
				}
				if(B3Flag)
 800287a:	4b1f      	ldr	r3, [pc, #124]	; (80028f8 <main+0x2bc>)
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d00a      	beq.n	8002898 <main+0x25c>
				{
					B3Flag = 0;
 8002882:	4b1d      	ldr	r3, [pc, #116]	; (80028f8 <main+0x2bc>)
 8002884:	2200      	movs	r2, #0
 8002886:	701a      	strb	r2, [r3, #0]
					bus.DownRst(&bus);
 8002888:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 800288c:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	1d3a      	adds	r2, r7, #4
 8002894:	4610      	mov	r0, r2
 8002896:	4798      	blx	r3
				}
				if(B4Flag)
 8002898:	4b18      	ldr	r3, [pc, #96]	; (80028fc <main+0x2c0>)
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d008      	beq.n	80028b2 <main+0x276>
				{
					B4Flag = 0;
 80028a0:	4b16      	ldr	r3, [pc, #88]	; (80028fc <main+0x2c0>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	701a      	strb	r2, [r3, #0]
					Mode = MODE_NORMAL;
 80028a6:	2300      	movs	r3, #0
 80028a8:	f887 31f7 	strb.w	r3, [r7, #503]	; 0x1f7
				}
				break;
 80028ac:	e001      	b.n	80028b2 <main+0x276>
				break;
 80028ae:	bf00      	nop
 80028b0:	e786      	b.n	80027c0 <main+0x184>
				break;
 80028b2:	bf00      	nop
		switch(Mode)
 80028b4:	e784      	b.n	80027c0 <main+0x184>
 80028b6:	bf00      	nop
 80028b8:	40020400 	.word	0x40020400
 80028bc:	40020800 	.word	0x40020800
 80028c0:	40011400 	.word	0x40011400
 80028c4:	08003e48 	.word	0x08003e48
 80028c8:	08003e6c 	.word	0x08003e6c
 80028cc:	08003e50 	.word	0x08003e50
 80028d0:	08003e88 	.word	0x08003e88
 80028d4:	08003e54 	.word	0x08003e54
 80028d8:	08003ea4 	.word	0x08003ea4
 80028dc:	08003e5c 	.word	0x08003e5c
 80028e0:	08003ee4 	.word	0x08003ee4
 80028e4:	08003e60 	.word	0x08003e60
 80028e8:	08003e64 	.word	0x08003e64
 80028ec:	08003e68 	.word	0x08003e68
 80028f0:	20006400 	.word	0x20006400
 80028f4:	20006401 	.word	0x20006401
 80028f8:	20006402 	.word	0x20006402
 80028fc:	20006403 	.word	0x20006403

08002900 <EXTI_Callback>:
		}

	}
}
void EXTI_Callback(uint32_t EXTI_Line)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
	switch(EXTI_Line)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	3b01      	subs	r3, #1
 800290c:	2b07      	cmp	r3, #7
 800290e:	d852      	bhi.n	80029b6 <EXTI_Callback+0xb6>
 8002910:	a201      	add	r2, pc, #4	; (adr r2, 8002918 <EXTI_Callback+0x18>)
 8002912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002916:	bf00      	nop
 8002918:	08002939 	.word	0x08002939
 800291c:	08002955 	.word	0x08002955
 8002920:	080029b7 	.word	0x080029b7
 8002924:	08002971 	.word	0x08002971
 8002928:	080029b7 	.word	0x080029b7
 800292c:	080029b7 	.word	0x080029b7
 8002930:	080029b7 	.word	0x080029b7
 8002934:	0800298d 	.word	0x0800298d
	{
		case LL_EXTI_LINE_0:
			LL_mDelay(10);
 8002938:	200a      	movs	r0, #10
 800293a:	f001 f8e5 	bl	8003b08 <LL_mDelay>
			if(LL_GPIO_IsInputPinSet(GPIOC,LL_GPIO_PIN_0))
 800293e:	2101      	movs	r1, #1
 8002940:	481f      	ldr	r0, [pc, #124]	; (80029c0 <EXTI_Callback+0xc0>)
 8002942:	f7ff fe65 	bl	8002610 <LL_GPIO_IsInputPinSet>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d02d      	beq.n	80029a8 <EXTI_Callback+0xa8>
				B1Flag = 1;
 800294c:	4b1d      	ldr	r3, [pc, #116]	; (80029c4 <EXTI_Callback+0xc4>)
 800294e:	2201      	movs	r2, #1
 8002950:	701a      	strb	r2, [r3, #0]
			break;
 8002952:	e029      	b.n	80029a8 <EXTI_Callback+0xa8>
		case LL_EXTI_LINE_1:
			LL_mDelay(10);
 8002954:	200a      	movs	r0, #10
 8002956:	f001 f8d7 	bl	8003b08 <LL_mDelay>
			if(LL_GPIO_IsInputPinSet(GPIOC,LL_GPIO_PIN_1))
 800295a:	2102      	movs	r1, #2
 800295c:	4818      	ldr	r0, [pc, #96]	; (80029c0 <EXTI_Callback+0xc0>)
 800295e:	f7ff fe57 	bl	8002610 <LL_GPIO_IsInputPinSet>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d021      	beq.n	80029ac <EXTI_Callback+0xac>
				B2Flag = 1;
 8002968:	4b17      	ldr	r3, [pc, #92]	; (80029c8 <EXTI_Callback+0xc8>)
 800296a:	2201      	movs	r2, #1
 800296c:	701a      	strb	r2, [r3, #0]
			break;
 800296e:	e01d      	b.n	80029ac <EXTI_Callback+0xac>
		case LL_EXTI_LINE_2:
			LL_mDelay(10);
 8002970:	200a      	movs	r0, #10
 8002972:	f001 f8c9 	bl	8003b08 <LL_mDelay>
			if(LL_GPIO_IsInputPinSet(GPIOC,LL_GPIO_PIN_2))
 8002976:	2104      	movs	r1, #4
 8002978:	4811      	ldr	r0, [pc, #68]	; (80029c0 <EXTI_Callback+0xc0>)
 800297a:	f7ff fe49 	bl	8002610 <LL_GPIO_IsInputPinSet>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d015      	beq.n	80029b0 <EXTI_Callback+0xb0>
				B3Flag = 1;
 8002984:	4b11      	ldr	r3, [pc, #68]	; (80029cc <EXTI_Callback+0xcc>)
 8002986:	2201      	movs	r2, #1
 8002988:	701a      	strb	r2, [r3, #0]
			break;
 800298a:	e011      	b.n	80029b0 <EXTI_Callback+0xb0>
		case LL_EXTI_LINE_3:
			LL_mDelay(10);
 800298c:	200a      	movs	r0, #10
 800298e:	f001 f8bb 	bl	8003b08 <LL_mDelay>
			if(LL_GPIO_IsInputPinSet(GPIOC,LL_GPIO_PIN_3))
 8002992:	2108      	movs	r1, #8
 8002994:	480a      	ldr	r0, [pc, #40]	; (80029c0 <EXTI_Callback+0xc0>)
 8002996:	f7ff fe3b 	bl	8002610 <LL_GPIO_IsInputPinSet>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d009      	beq.n	80029b4 <EXTI_Callback+0xb4>
				B4Flag = 1;
 80029a0:	4b0b      	ldr	r3, [pc, #44]	; (80029d0 <EXTI_Callback+0xd0>)
 80029a2:	2201      	movs	r2, #1
 80029a4:	701a      	strb	r2, [r3, #0]
			break;
 80029a6:	e005      	b.n	80029b4 <EXTI_Callback+0xb4>
			break;
 80029a8:	bf00      	nop
 80029aa:	e004      	b.n	80029b6 <EXTI_Callback+0xb6>
			break;
 80029ac:	bf00      	nop
 80029ae:	e002      	b.n	80029b6 <EXTI_Callback+0xb6>
			break;
 80029b0:	bf00      	nop
 80029b2:	e000      	b.n	80029b6 <EXTI_Callback+0xb6>
			break;
 80029b4:	bf00      	nop
	}
}
 80029b6:	bf00      	nop
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	40020800 	.word	0x40020800
 80029c4:	20006400 	.word	0x20006400
 80029c8:	20006401 	.word	0x20006401
 80029cc:	20006402 	.word	0x20006402
 80029d0:	20006403 	.word	0x20006403

080029d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029d8:	e7fe      	b.n	80029d8 <NMI_Handler+0x4>

080029da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029da:	b480      	push	{r7}
 80029dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029de:	e7fe      	b.n	80029de <HardFault_Handler+0x4>

080029e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029e4:	e7fe      	b.n	80029e4 <MemManage_Handler+0x4>

080029e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029e6:	b480      	push	{r7}
 80029e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029ea:	e7fe      	b.n	80029ea <BusFault_Handler+0x4>

080029ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029f0:	e7fe      	b.n	80029f0 <UsageFault_Handler+0x4>

080029f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029f2:	b480      	push	{r7}
 80029f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029f6:	bf00      	nop
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a04:	bf00      	nop
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr

08002a0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a0e:	b480      	push	{r7}
 8002a10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a12:	bf00      	nop
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a20:	bf00      	nop
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
	...

08002a2c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002a30:	4b05      	ldr	r3, [pc, #20]	; (8002a48 <LL_RCC_HSI_Enable+0x1c>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a04      	ldr	r2, [pc, #16]	; (8002a48 <LL_RCC_HSI_Enable+0x1c>)
 8002a36:	f043 0301 	orr.w	r3, r3, #1
 8002a3a:	6013      	str	r3, [r2, #0]
}
 8002a3c:	bf00      	nop
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	40023800 	.word	0x40023800

08002a4c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8002a50:	4b06      	ldr	r3, [pc, #24]	; (8002a6c <LL_RCC_HSI_IsReady+0x20>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	bf0c      	ite	eq
 8002a5c:	2301      	moveq	r3, #1
 8002a5e:	2300      	movne	r3, #0
 8002a60:	b2db      	uxtb	r3, r3
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr
 8002a6c:	40023800 	.word	0x40023800

08002a70 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8002a78:	4b07      	ldr	r3, [pc, #28]	; (8002a98 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	00db      	lsls	r3, r3, #3
 8002a84:	4904      	ldr	r1, [pc, #16]	; (8002a98 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8002a86:	4313      	orrs	r3, r2
 8002a88:	600b      	str	r3, [r1, #0]
}
 8002a8a:	bf00      	nop
 8002a8c:	370c      	adds	r7, #12
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	40023800 	.word	0x40023800

08002a9c <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002aa4:	4b06      	ldr	r3, [pc, #24]	; (8002ac0 <LL_RCC_SetSysClkSource+0x24>)
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	f023 0203 	bic.w	r2, r3, #3
 8002aac:	4904      	ldr	r1, [pc, #16]	; (8002ac0 <LL_RCC_SetSysClkSource+0x24>)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	608b      	str	r3, [r1, #8]
}
 8002ab4:	bf00      	nop
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr
 8002ac0:	40023800 	.word	0x40023800

08002ac4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002ac8:	4b04      	ldr	r3, [pc, #16]	; (8002adc <LL_RCC_GetSysClkSource+0x18>)
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f003 030c 	and.w	r3, r3, #12
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	40023800 	.word	0x40023800

08002ae0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002ae8:	4b06      	ldr	r3, [pc, #24]	; (8002b04 <LL_RCC_SetAHBPrescaler+0x24>)
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002af0:	4904      	ldr	r1, [pc, #16]	; (8002b04 <LL_RCC_SetAHBPrescaler+0x24>)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	608b      	str	r3, [r1, #8]
}
 8002af8:	bf00      	nop
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr
 8002b04:	40023800 	.word	0x40023800

08002b08 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002b10:	4b06      	ldr	r3, [pc, #24]	; (8002b2c <LL_RCC_SetAPB1Prescaler+0x24>)
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002b18:	4904      	ldr	r1, [pc, #16]	; (8002b2c <LL_RCC_SetAPB1Prescaler+0x24>)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	608b      	str	r3, [r1, #8]
}
 8002b20:	bf00      	nop
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr
 8002b2c:	40023800 	.word	0x40023800

08002b30 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002b38:	4b06      	ldr	r3, [pc, #24]	; (8002b54 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b40:	4904      	ldr	r1, [pc, #16]	; (8002b54 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	608b      	str	r3, [r1, #8]
}
 8002b48:	bf00      	nop
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr
 8002b54:	40023800 	.word	0x40023800

08002b58 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8002b60:	4b07      	ldr	r3, [pc, #28]	; (8002b80 <LL_RCC_SetTIMPrescaler+0x28>)
 8002b62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b66:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002b6a:	4905      	ldr	r1, [pc, #20]	; (8002b80 <LL_RCC_SetTIMPrescaler+0x28>)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
}
 8002b74:	bf00      	nop
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr
 8002b80:	40023800 	.word	0x40023800

08002b84 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002b88:	4b05      	ldr	r3, [pc, #20]	; (8002ba0 <LL_RCC_PLL_Enable+0x1c>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a04      	ldr	r2, [pc, #16]	; (8002ba0 <LL_RCC_PLL_Enable+0x1c>)
 8002b8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b92:	6013      	str	r3, [r2, #0]
}
 8002b94:	bf00      	nop
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	40023800 	.word	0x40023800

08002ba4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8002ba8:	4b07      	ldr	r3, [pc, #28]	; (8002bc8 <LL_RCC_PLL_IsReady+0x24>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bb0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002bb4:	bf0c      	ite	eq
 8002bb6:	2301      	moveq	r3, #1
 8002bb8:	2300      	movne	r3, #0
 8002bba:	b2db      	uxtb	r3, r3
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	40023800 	.word	0x40023800

08002bcc <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b085      	sub	sp, #20
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	60b9      	str	r1, [r7, #8]
 8002bd6:	607a      	str	r2, [r7, #4]
 8002bd8:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8002bda:	4b0d      	ldr	r3, [pc, #52]	; (8002c10 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8002bdc:	685a      	ldr	r2, [r3, #4]
 8002bde:	4b0d      	ldr	r3, [pc, #52]	; (8002c14 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 8002be0:	4013      	ands	r3, r2
 8002be2:	68f9      	ldr	r1, [r7, #12]
 8002be4:	68ba      	ldr	r2, [r7, #8]
 8002be6:	4311      	orrs	r1, r2
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	0192      	lsls	r2, r2, #6
 8002bec:	430a      	orrs	r2, r1
 8002bee:	4908      	ldr	r1, [pc, #32]	; (8002c10 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8002bf4:	4b06      	ldr	r3, [pc, #24]	; (8002c10 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002bfc:	4904      	ldr	r1, [pc, #16]	; (8002c10 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8002c04:	bf00      	nop
 8002c06:	3714      	adds	r7, #20
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr
 8002c10:	40023800 	.word	0x40023800
 8002c14:	ffbf8000 	.word	0xffbf8000

08002c18 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002c20:	4b06      	ldr	r3, [pc, #24]	; (8002c3c <LL_FLASH_SetLatency+0x24>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f023 0207 	bic.w	r2, r3, #7
 8002c28:	4904      	ldr	r1, [pc, #16]	; (8002c3c <LL_FLASH_SetLatency+0x24>)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	600b      	str	r3, [r1, #0]
}
 8002c30:	bf00      	nop
 8002c32:	370c      	adds	r7, #12
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr
 8002c3c:	40023c00 	.word	0x40023c00

08002c40 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8002c44:	4b04      	ldr	r3, [pc, #16]	; (8002c58 <LL_FLASH_GetLatency+0x18>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0307 	and.w	r3, r3, #7
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	40023c00 	.word	0x40023c00

08002c5c <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8002c64:	4b06      	ldr	r3, [pc, #24]	; (8002c80 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002c6c:	4904      	ldr	r1, [pc, #16]	; (8002c80 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	600b      	str	r3, [r1, #0]
}
 8002c74:	bf00      	nop
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr
 8002c80:	40007000 	.word	0x40007000

08002c84 <SystemClockConfig>:
#include <sys_clk.h>
void SystemClockConfig(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
	  LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8002c88:	2003      	movs	r0, #3
 8002c8a:	f7ff ffc5 	bl	8002c18 <LL_FLASH_SetLatency>
	  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_3)
 8002c8e:	bf00      	nop
 8002c90:	f7ff ffd6 	bl	8002c40 <LL_FLASH_GetLatency>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b03      	cmp	r3, #3
 8002c98:	d1fa      	bne.n	8002c90 <SystemClockConfig+0xc>
	  {
	  }
	  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8002c9a:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 8002c9e:	f7ff ffdd 	bl	8002c5c <LL_PWR_SetRegulVoltageScaling>
	  LL_RCC_HSI_SetCalibTrimming(16);
 8002ca2:	2010      	movs	r0, #16
 8002ca4:	f7ff fee4 	bl	8002a70 <LL_RCC_HSI_SetCalibTrimming>
	  LL_RCC_HSI_Enable();
 8002ca8:	f7ff fec0 	bl	8002a2c <LL_RCC_HSI_Enable>

	   /* Wait till HSI is ready */
	  while(LL_RCC_HSI_IsReady() != 1)
 8002cac:	bf00      	nop
 8002cae:	f7ff fecd 	bl	8002a4c <LL_RCC_HSI_IsReady>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d1fa      	bne.n	8002cae <SystemClockConfig+0x2a>
	  {

	  }
	  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_8, 100, LL_RCC_PLLP_DIV_2);
 8002cb8:	2300      	movs	r3, #0
 8002cba:	2264      	movs	r2, #100	; 0x64
 8002cbc:	2108      	movs	r1, #8
 8002cbe:	2000      	movs	r0, #0
 8002cc0:	f7ff ff84 	bl	8002bcc <LL_RCC_PLL_ConfigDomain_SYS>
	  LL_RCC_PLL_Enable();
 8002cc4:	f7ff ff5e 	bl	8002b84 <LL_RCC_PLL_Enable>

	   /* Wait till PLL is ready */
	  while(LL_RCC_PLL_IsReady() != 1)
 8002cc8:	bf00      	nop
 8002cca:	f7ff ff6b 	bl	8002ba4 <LL_RCC_PLL_IsReady>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d1fa      	bne.n	8002cca <SystemClockConfig+0x46>
	  {

	  }
	  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8002cd4:	2000      	movs	r0, #0
 8002cd6:	f7ff ff03 	bl	8002ae0 <LL_RCC_SetAHBPrescaler>
	  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8002cda:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002cde:	f7ff ff13 	bl	8002b08 <LL_RCC_SetAPB1Prescaler>
	  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8002ce2:	2000      	movs	r0, #0
 8002ce4:	f7ff ff24 	bl	8002b30 <LL_RCC_SetAPB2Prescaler>
	  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8002ce8:	2002      	movs	r0, #2
 8002cea:	f7ff fed7 	bl	8002a9c <LL_RCC_SetSysClkSource>

	   /* Wait till System clock is ready */
	  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002cee:	bf00      	nop
 8002cf0:	f7ff fee8 	bl	8002ac4 <LL_RCC_GetSysClkSource>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b08      	cmp	r3, #8
 8002cf8:	d1fa      	bne.n	8002cf0 <SystemClockConfig+0x6c>
	  {

	  }
	  LL_Init1msTick(100000000);
 8002cfa:	4805      	ldr	r0, [pc, #20]	; (8002d10 <SystemClockConfig+0x8c>)
 8002cfc:	f000 fef6 	bl	8003aec <LL_Init1msTick>
	  LL_SetSystemCoreClock(100000000);
 8002d00:	4803      	ldr	r0, [pc, #12]	; (8002d10 <SystemClockConfig+0x8c>)
 8002d02:	f000 ff27 	bl	8003b54 <LL_SetSystemCoreClock>
	  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8002d06:	2000      	movs	r0, #0
 8002d08:	f7ff ff26 	bl	8002b58 <LL_RCC_SetTIMPrescaler>
}
 8002d0c:	bf00      	nop
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	05f5e100 	.word	0x05f5e100

08002d14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d18:	4b06      	ldr	r3, [pc, #24]	; (8002d34 <SystemInit+0x20>)
 8002d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d1e:	4a05      	ldr	r2, [pc, #20]	; (8002d34 <SystemInit+0x20>)
 8002d20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d28:	bf00      	nop
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr
 8002d32:	bf00      	nop
 8002d34:	e000ed00 	.word	0xe000ed00

08002d38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d70 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d3c:	480d      	ldr	r0, [pc, #52]	; (8002d74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002d3e:	490e      	ldr	r1, [pc, #56]	; (8002d78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002d40:	4a0e      	ldr	r2, [pc, #56]	; (8002d7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d44:	e002      	b.n	8002d4c <LoopCopyDataInit>

08002d46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d4a:	3304      	adds	r3, #4

08002d4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d50:	d3f9      	bcc.n	8002d46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d52:	4a0b      	ldr	r2, [pc, #44]	; (8002d80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d54:	4c0b      	ldr	r4, [pc, #44]	; (8002d84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d58:	e001      	b.n	8002d5e <LoopFillZerobss>

08002d5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d5c:	3204      	adds	r2, #4

08002d5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d60:	d3fb      	bcc.n	8002d5a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002d62:	f7ff ffd7 	bl	8002d14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d66:	f000 ff05 	bl	8003b74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d6a:	f7ff fc67 	bl	800263c <main>
  bx  lr    
 8002d6e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d78:	200063e4 	.word	0x200063e4
  ldr r2, =_sidata
 8002d7c:	080042a4 	.word	0x080042a4
  ldr r2, =_sbss
 8002d80:	200063e4 	.word	0x200063e4
  ldr r4, =_ebss
 8002d84:	20006404 	.word	0x20006404

08002d88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d88:	e7fe      	b.n	8002d88 <ADC_IRQHandler>
	...

08002d8c <LL_EXTI_EnableIT_0_31>:
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8002d94:	4b05      	ldr	r3, [pc, #20]	; (8002dac <LL_EXTI_EnableIT_0_31+0x20>)
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	4904      	ldr	r1, [pc, #16]	; (8002dac <LL_EXTI_EnableIT_0_31+0x20>)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	600b      	str	r3, [r1, #0]
}
 8002da0:	bf00      	nop
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr
 8002dac:	40013c00 	.word	0x40013c00

08002db0 <LL_EXTI_DisableIT_0_31>:
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8002db8:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <LL_EXTI_DisableIT_0_31+0x24>)
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	43db      	mvns	r3, r3
 8002dc0:	4904      	ldr	r1, [pc, #16]	; (8002dd4 <LL_EXTI_DisableIT_0_31+0x24>)
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	600b      	str	r3, [r1, #0]
}
 8002dc6:	bf00      	nop
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	40013c00 	.word	0x40013c00

08002dd8 <LL_EXTI_EnableEvent_0_31>:
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8002de0:	4b05      	ldr	r3, [pc, #20]	; (8002df8 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002de2:	685a      	ldr	r2, [r3, #4]
 8002de4:	4904      	ldr	r1, [pc, #16]	; (8002df8 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	604b      	str	r3, [r1, #4]
}
 8002dec:	bf00      	nop
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr
 8002df8:	40013c00 	.word	0x40013c00

08002dfc <LL_EXTI_DisableEvent_0_31>:
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8002e04:	4b06      	ldr	r3, [pc, #24]	; (8002e20 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002e06:	685a      	ldr	r2, [r3, #4]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	43db      	mvns	r3, r3
 8002e0c:	4904      	ldr	r1, [pc, #16]	; (8002e20 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002e0e:	4013      	ands	r3, r2
 8002e10:	604b      	str	r3, [r1, #4]
}
 8002e12:	bf00      	nop
 8002e14:	370c      	adds	r7, #12
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	40013c00 	.word	0x40013c00

08002e24 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8002e2c:	4b05      	ldr	r3, [pc, #20]	; (8002e44 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002e2e:	689a      	ldr	r2, [r3, #8]
 8002e30:	4904      	ldr	r1, [pc, #16]	; (8002e44 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	608b      	str	r3, [r1, #8]
}
 8002e38:	bf00      	nop
 8002e3a:	370c      	adds	r7, #12
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr
 8002e44:	40013c00 	.word	0x40013c00

08002e48 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8002e50:	4b06      	ldr	r3, [pc, #24]	; (8002e6c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002e52:	689a      	ldr	r2, [r3, #8]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	43db      	mvns	r3, r3
 8002e58:	4904      	ldr	r1, [pc, #16]	; (8002e6c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	608b      	str	r3, [r1, #8]
}
 8002e5e:	bf00      	nop
 8002e60:	370c      	adds	r7, #12
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	40013c00 	.word	0x40013c00

08002e70 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8002e78:	4b05      	ldr	r3, [pc, #20]	; (8002e90 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002e7a:	68da      	ldr	r2, [r3, #12]
 8002e7c:	4904      	ldr	r1, [pc, #16]	; (8002e90 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	60cb      	str	r3, [r1, #12]
}
 8002e84:	bf00      	nop
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr
 8002e90:	40013c00 	.word	0x40013c00

08002e94 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8002e9c:	4b06      	ldr	r3, [pc, #24]	; (8002eb8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002e9e:	68da      	ldr	r2, [r3, #12]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	43db      	mvns	r3, r3
 8002ea4:	4904      	ldr	r1, [pc, #16]	; (8002eb8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	60cb      	str	r3, [r1, #12]
}
 8002eaa:	bf00      	nop
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	40013c00 	.word	0x40013c00

08002ebc <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	791b      	ldrb	r3, [r3, #4]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d065      	beq.n	8002f9c <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d06c      	beq.n	8002fb2 <LL_EXTI_Init+0xf6>
    {
      switch (EXTI_InitStruct->Mode)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	795b      	ldrb	r3, [r3, #5]
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d01c      	beq.n	8002f1a <LL_EXTI_Init+0x5e>
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	dc25      	bgt.n	8002f30 <LL_EXTI_Init+0x74>
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d002      	beq.n	8002eee <LL_EXTI_Init+0x32>
 8002ee8:	2b01      	cmp	r3, #1
 8002eea:	d00b      	beq.n	8002f04 <LL_EXTI_Init+0x48>
 8002eec:	e020      	b.n	8002f30 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f7ff ff82 	bl	8002dfc <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7ff ff45 	bl	8002d8c <LL_EXTI_EnableIT_0_31>
          break;
 8002f02:	e018      	b.n	8002f36 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7ff ff51 	bl	8002db0 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4618      	mov	r0, r3
 8002f14:	f7ff ff60 	bl	8002dd8 <LL_EXTI_EnableEvent_0_31>
          break;
 8002f18:	e00d      	b.n	8002f36 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7ff ff34 	bl	8002d8c <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7ff ff55 	bl	8002dd8 <LL_EXTI_EnableEvent_0_31>
          break;
 8002f2e:	e002      	b.n	8002f36 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	73fb      	strb	r3, [r7, #15]
          break;
 8002f34:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	799b      	ldrb	r3, [r3, #6]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d039      	beq.n	8002fb2 <LL_EXTI_Init+0xf6>
      {
        switch (EXTI_InitStruct->Trigger)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	799b      	ldrb	r3, [r3, #6]
 8002f42:	2b03      	cmp	r3, #3
 8002f44:	d01c      	beq.n	8002f80 <LL_EXTI_Init+0xc4>
 8002f46:	2b03      	cmp	r3, #3
 8002f48:	dc25      	bgt.n	8002f96 <LL_EXTI_Init+0xda>
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d002      	beq.n	8002f54 <LL_EXTI_Init+0x98>
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d00b      	beq.n	8002f6a <LL_EXTI_Init+0xae>
 8002f52:	e020      	b.n	8002f96 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7ff ff9b 	bl	8002e94 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7ff ff5e 	bl	8002e24 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8002f68:	e024      	b.n	8002fb4 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7ff ff6a 	bl	8002e48 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f7ff ff79 	bl	8002e70 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002f7e:	e019      	b.n	8002fb4 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7ff ff4d 	bl	8002e24 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff ff6e 	bl	8002e70 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002f94:	e00e      	b.n	8002fb4 <LL_EXTI_Init+0xf8>
          default:
            status = ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	73fb      	strb	r3, [r7, #15]
            break;
 8002f9a:	e00b      	b.n	8002fb4 <LL_EXTI_Init+0xf8>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f7ff ff05 	bl	8002db0 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7ff ff26 	bl	8002dfc <LL_EXTI_DisableEvent_0_31>
 8002fb0:	e000      	b.n	8002fb4 <LL_EXTI_Init+0xf8>
      }
 8002fb2:	bf00      	nop
  }
  return status;
 8002fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3710      	adds	r7, #16
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}

08002fbe <LL_GPIO_SetPinMode>:
{
 8002fbe:	b480      	push	{r7}
 8002fc0:	b089      	sub	sp, #36	; 0x24
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	60f8      	str	r0, [r7, #12]
 8002fc6:	60b9      	str	r1, [r7, #8]
 8002fc8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	fa93 f3a3 	rbit	r3, r3
 8002fd8:	613b      	str	r3, [r7, #16]
  return result;
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	fab3 f383 	clz	r3, r3
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	2103      	movs	r1, #3
 8002fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8002fea:	43db      	mvns	r3, r3
 8002fec:	401a      	ands	r2, r3
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff2:	69fb      	ldr	r3, [r7, #28]
 8002ff4:	fa93 f3a3 	rbit	r3, r3
 8002ff8:	61bb      	str	r3, [r7, #24]
  return result;
 8002ffa:	69bb      	ldr	r3, [r7, #24]
 8002ffc:	fab3 f383 	clz	r3, r3
 8003000:	b2db      	uxtb	r3, r3
 8003002:	005b      	lsls	r3, r3, #1
 8003004:	6879      	ldr	r1, [r7, #4]
 8003006:	fa01 f303 	lsl.w	r3, r1, r3
 800300a:	431a      	orrs	r2, r3
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	601a      	str	r2, [r3, #0]
}
 8003010:	bf00      	nop
 8003012:	3724      	adds	r7, #36	; 0x24
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <LL_GPIO_SetPinOutputType>:
{
 800301c:	b480      	push	{r7}
 800301e:	b085      	sub	sp, #20
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	685a      	ldr	r2, [r3, #4]
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	43db      	mvns	r3, r3
 8003030:	401a      	ands	r2, r3
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	6879      	ldr	r1, [r7, #4]
 8003036:	fb01 f303 	mul.w	r3, r1, r3
 800303a:	431a      	orrs	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	605a      	str	r2, [r3, #4]
}
 8003040:	bf00      	nop
 8003042:	3714      	adds	r7, #20
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <LL_GPIO_SetPinSpeed>:
{
 800304c:	b480      	push	{r7}
 800304e:	b089      	sub	sp, #36	; 0x24
 8003050:	af00      	add	r7, sp, #0
 8003052:	60f8      	str	r0, [r7, #12]
 8003054:	60b9      	str	r1, [r7, #8]
 8003056:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	689a      	ldr	r2, [r3, #8]
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	fa93 f3a3 	rbit	r3, r3
 8003066:	613b      	str	r3, [r7, #16]
  return result;
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	fab3 f383 	clz	r3, r3
 800306e:	b2db      	uxtb	r3, r3
 8003070:	005b      	lsls	r3, r3, #1
 8003072:	2103      	movs	r1, #3
 8003074:	fa01 f303 	lsl.w	r3, r1, r3
 8003078:	43db      	mvns	r3, r3
 800307a:	401a      	ands	r2, r3
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	fa93 f3a3 	rbit	r3, r3
 8003086:	61bb      	str	r3, [r7, #24]
  return result;
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	fab3 f383 	clz	r3, r3
 800308e:	b2db      	uxtb	r3, r3
 8003090:	005b      	lsls	r3, r3, #1
 8003092:	6879      	ldr	r1, [r7, #4]
 8003094:	fa01 f303 	lsl.w	r3, r1, r3
 8003098:	431a      	orrs	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	609a      	str	r2, [r3, #8]
}
 800309e:	bf00      	nop
 80030a0:	3724      	adds	r7, #36	; 0x24
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr

080030aa <LL_GPIO_SetPinPull>:
{
 80030aa:	b480      	push	{r7}
 80030ac:	b089      	sub	sp, #36	; 0x24
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	60f8      	str	r0, [r7, #12]
 80030b2:	60b9      	str	r1, [r7, #8]
 80030b4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	68da      	ldr	r2, [r3, #12]
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	fa93 f3a3 	rbit	r3, r3
 80030c4:	613b      	str	r3, [r7, #16]
  return result;
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	fab3 f383 	clz	r3, r3
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	005b      	lsls	r3, r3, #1
 80030d0:	2103      	movs	r1, #3
 80030d2:	fa01 f303 	lsl.w	r3, r1, r3
 80030d6:	43db      	mvns	r3, r3
 80030d8:	401a      	ands	r2, r3
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	fa93 f3a3 	rbit	r3, r3
 80030e4:	61bb      	str	r3, [r7, #24]
  return result;
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	fab3 f383 	clz	r3, r3
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	005b      	lsls	r3, r3, #1
 80030f0:	6879      	ldr	r1, [r7, #4]
 80030f2:	fa01 f303 	lsl.w	r3, r1, r3
 80030f6:	431a      	orrs	r2, r3
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	60da      	str	r2, [r3, #12]
}
 80030fc:	bf00      	nop
 80030fe:	3724      	adds	r7, #36	; 0x24
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <LL_GPIO_SetAFPin_0_7>:
{
 8003108:	b480      	push	{r7}
 800310a:	b089      	sub	sp, #36	; 0x24
 800310c:	af00      	add	r7, sp, #0
 800310e:	60f8      	str	r0, [r7, #12]
 8003110:	60b9      	str	r1, [r7, #8]
 8003112:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6a1a      	ldr	r2, [r3, #32]
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	fa93 f3a3 	rbit	r3, r3
 8003122:	613b      	str	r3, [r7, #16]
  return result;
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	fab3 f383 	clz	r3, r3
 800312a:	b2db      	uxtb	r3, r3
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	210f      	movs	r1, #15
 8003130:	fa01 f303 	lsl.w	r3, r1, r3
 8003134:	43db      	mvns	r3, r3
 8003136:	401a      	ands	r2, r3
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	fa93 f3a3 	rbit	r3, r3
 8003142:	61bb      	str	r3, [r7, #24]
  return result;
 8003144:	69bb      	ldr	r3, [r7, #24]
 8003146:	fab3 f383 	clz	r3, r3
 800314a:	b2db      	uxtb	r3, r3
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	6879      	ldr	r1, [r7, #4]
 8003150:	fa01 f303 	lsl.w	r3, r1, r3
 8003154:	431a      	orrs	r2, r3
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	621a      	str	r2, [r3, #32]
}
 800315a:	bf00      	nop
 800315c:	3724      	adds	r7, #36	; 0x24
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr

08003166 <LL_GPIO_SetAFPin_8_15>:
{
 8003166:	b480      	push	{r7}
 8003168:	b089      	sub	sp, #36	; 0x24
 800316a:	af00      	add	r7, sp, #0
 800316c:	60f8      	str	r0, [r7, #12]
 800316e:	60b9      	str	r1, [r7, #8]
 8003170:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	0a1b      	lsrs	r3, r3, #8
 800317a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	fa93 f3a3 	rbit	r3, r3
 8003182:	613b      	str	r3, [r7, #16]
  return result;
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	fab3 f383 	clz	r3, r3
 800318a:	b2db      	uxtb	r3, r3
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	210f      	movs	r1, #15
 8003190:	fa01 f303 	lsl.w	r3, r1, r3
 8003194:	43db      	mvns	r3, r3
 8003196:	401a      	ands	r2, r3
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	0a1b      	lsrs	r3, r3, #8
 800319c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	fa93 f3a3 	rbit	r3, r3
 80031a4:	61bb      	str	r3, [r7, #24]
  return result;
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	fab3 f383 	clz	r3, r3
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	6879      	ldr	r1, [r7, #4]
 80031b2:	fa01 f303 	lsl.w	r3, r1, r3
 80031b6:	431a      	orrs	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	625a      	str	r2, [r3, #36]	; 0x24
}
 80031bc:	bf00      	nop
 80031be:	3724      	adds	r7, #36	; 0x24
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b088      	sub	sp, #32
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80031d2:	2300      	movs	r3, #0
 80031d4:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80031d6:	2300      	movs	r3, #0
 80031d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	fa93 f3a3 	rbit	r3, r3
 80031e6:	613b      	str	r3, [r7, #16]
  return result;
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	fab3 f383 	clz	r3, r3
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80031f2:	e050      	b.n	8003296 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	2101      	movs	r1, #1
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003200:	4013      	ands	r3, r2
 8003202:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 8003204:	69bb      	ldr	r3, [r7, #24]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d042      	beq.n	8003290 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	2b01      	cmp	r3, #1
 8003210:	d003      	beq.n	800321a <LL_GPIO_Init+0x52>
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	2b02      	cmp	r3, #2
 8003218:	d10d      	bne.n	8003236 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	461a      	mov	r2, r3
 8003220:	69b9      	ldr	r1, [r7, #24]
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f7ff ff12 	bl	800304c <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	461a      	mov	r2, r3
 800322e:	69b9      	ldr	r1, [r7, #24]
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f7ff fef3 	bl	800301c <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	691b      	ldr	r3, [r3, #16]
 800323a:	461a      	mov	r2, r3
 800323c:	69b9      	ldr	r1, [r7, #24]
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f7ff ff33 	bl	80030aa <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	2b02      	cmp	r3, #2
 800324a:	d11a      	bne.n	8003282 <LL_GPIO_Init+0xba>
 800324c:	69bb      	ldr	r3, [r7, #24]
 800324e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	fa93 f3a3 	rbit	r3, r3
 8003256:	60bb      	str	r3, [r7, #8]
  return result;
 8003258:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800325a:	fab3 f383 	clz	r3, r3
 800325e:	b2db      	uxtb	r3, r3
 8003260:	2b07      	cmp	r3, #7
 8003262:	d807      	bhi.n	8003274 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	695b      	ldr	r3, [r3, #20]
 8003268:	461a      	mov	r2, r3
 800326a:	69b9      	ldr	r1, [r7, #24]
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f7ff ff4b 	bl	8003108 <LL_GPIO_SetAFPin_0_7>
 8003272:	e006      	b.n	8003282 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	695b      	ldr	r3, [r3, #20]
 8003278:	461a      	mov	r2, r3
 800327a:	69b9      	ldr	r1, [r7, #24]
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f7ff ff72 	bl	8003166 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	461a      	mov	r2, r3
 8003288:	69b9      	ldr	r1, [r7, #24]
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f7ff fe97 	bl	8002fbe <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	3301      	adds	r3, #1
 8003294:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	fa22 f303 	lsr.w	r3, r2, r3
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d1a7      	bne.n	80031f4 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 80032a4:	2300      	movs	r3, #0
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3720      	adds	r7, #32
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
	...

080032b0 <LL_RCC_GetSysClkSource>:
{
 80032b0:	b480      	push	{r7}
 80032b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80032b4:	4b04      	ldr	r3, [pc, #16]	; (80032c8 <LL_RCC_GetSysClkSource+0x18>)
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f003 030c 	and.w	r3, r3, #12
}
 80032bc:	4618      	mov	r0, r3
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	40023800 	.word	0x40023800

080032cc <LL_RCC_GetAHBPrescaler>:
{
 80032cc:	b480      	push	{r7}
 80032ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80032d0:	4b04      	ldr	r3, [pc, #16]	; (80032e4 <LL_RCC_GetAHBPrescaler+0x18>)
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	40023800 	.word	0x40023800

080032e8 <LL_RCC_GetAPB1Prescaler>:
{
 80032e8:	b480      	push	{r7}
 80032ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80032ec:	4b04      	ldr	r3, [pc, #16]	; (8003300 <LL_RCC_GetAPB1Prescaler+0x18>)
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	40023800 	.word	0x40023800

08003304 <LL_RCC_GetAPB2Prescaler>:
{
 8003304:	b480      	push	{r7}
 8003306:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003308:	4b04      	ldr	r3, [pc, #16]	; (800331c <LL_RCC_GetAPB2Prescaler+0x18>)
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003310:	4618      	mov	r0, r3
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	40023800 	.word	0x40023800

08003320 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003320:	b480      	push	{r7}
 8003322:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003324:	4b04      	ldr	r3, [pc, #16]	; (8003338 <LL_RCC_PLL_GetMainSource+0x18>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 800332c:	4618      	mov	r0, r3
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	40023800 	.word	0x40023800

0800333c <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800333c:	b480      	push	{r7}
 800333e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003340:	4b04      	ldr	r3, [pc, #16]	; (8003354 <LL_RCC_PLL_GetN+0x18>)
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	099b      	lsrs	r3, r3, #6
 8003346:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800334a:	4618      	mov	r0, r3
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr
 8003354:	40023800 	.word	0x40023800

08003358 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 800335c:	4b04      	ldr	r3, [pc, #16]	; (8003370 <LL_RCC_PLL_GetP+0x18>)
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8003364:	4618      	mov	r0, r3
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	40023800 	.word	0x40023800

08003374 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003378:	4b04      	ldr	r3, [pc, #16]	; (800338c <LL_RCC_PLL_GetDivider+0x18>)
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8003380:	4618      	mov	r0, r3
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	40023800 	.word	0x40023800

08003390 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8003398:	f000 f820 	bl	80033dc <RCC_GetSystemClockFreq>
 800339c:	4602      	mov	r2, r0
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f000 f840 	bl	800342c <RCC_GetHCLKClockFreq>
 80033ac:	4602      	mov	r2, r0
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	4618      	mov	r0, r3
 80033b8:	f000 f84e 	bl	8003458 <RCC_GetPCLK1ClockFreq>
 80033bc:	4602      	mov	r2, r0
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f000 f85a 	bl	8003480 <RCC_GetPCLK2ClockFreq>
 80033cc:	4602      	mov	r2, r0
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	60da      	str	r2, [r3, #12]
}
 80033d2:	bf00      	nop
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
	...

080033dc <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80033e2:	2300      	movs	r3, #0
 80033e4:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80033e6:	f7ff ff63 	bl	80032b0 <LL_RCC_GetSysClkSource>
 80033ea:	4603      	mov	r3, r0
 80033ec:	2b08      	cmp	r3, #8
 80033ee:	d00c      	beq.n	800340a <RCC_GetSystemClockFreq+0x2e>
 80033f0:	2b08      	cmp	r3, #8
 80033f2:	d80f      	bhi.n	8003414 <RCC_GetSystemClockFreq+0x38>
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d002      	beq.n	80033fe <RCC_GetSystemClockFreq+0x22>
 80033f8:	2b04      	cmp	r3, #4
 80033fa:	d003      	beq.n	8003404 <RCC_GetSystemClockFreq+0x28>
 80033fc:	e00a      	b.n	8003414 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80033fe:	4b09      	ldr	r3, [pc, #36]	; (8003424 <RCC_GetSystemClockFreq+0x48>)
 8003400:	607b      	str	r3, [r7, #4]
      break;
 8003402:	e00a      	b.n	800341a <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003404:	4b08      	ldr	r3, [pc, #32]	; (8003428 <RCC_GetSystemClockFreq+0x4c>)
 8003406:	607b      	str	r3, [r7, #4]
      break;
 8003408:	e007      	b.n	800341a <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 800340a:	2008      	movs	r0, #8
 800340c:	f000 f84c 	bl	80034a8 <RCC_PLL_GetFreqDomain_SYS>
 8003410:	6078      	str	r0, [r7, #4]
      break;
 8003412:	e002      	b.n	800341a <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8003414:	4b03      	ldr	r3, [pc, #12]	; (8003424 <RCC_GetSystemClockFreq+0x48>)
 8003416:	607b      	str	r3, [r7, #4]
      break;
 8003418:	bf00      	nop
  }

  return frequency;
 800341a:	687b      	ldr	r3, [r7, #4]
}
 800341c:	4618      	mov	r0, r3
 800341e:	3708      	adds	r7, #8
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	00f42400 	.word	0x00f42400
 8003428:	017d7840 	.word	0x017d7840

0800342c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003434:	f7ff ff4a 	bl	80032cc <LL_RCC_GetAHBPrescaler>
 8003438:	4603      	mov	r3, r0
 800343a:	091b      	lsrs	r3, r3, #4
 800343c:	f003 030f 	and.w	r3, r3, #15
 8003440:	4a04      	ldr	r2, [pc, #16]	; (8003454 <RCC_GetHCLKClockFreq+0x28>)
 8003442:	5cd3      	ldrb	r3, [r2, r3]
 8003444:	461a      	mov	r2, r3
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	40d3      	lsrs	r3, r2
}
 800344a:	4618      	mov	r0, r3
 800344c:	3708      	adds	r7, #8
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	0800427c 	.word	0x0800427c

08003458 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003460:	f7ff ff42 	bl	80032e8 <LL_RCC_GetAPB1Prescaler>
 8003464:	4603      	mov	r3, r0
 8003466:	0a9b      	lsrs	r3, r3, #10
 8003468:	4a04      	ldr	r2, [pc, #16]	; (800347c <RCC_GetPCLK1ClockFreq+0x24>)
 800346a:	5cd3      	ldrb	r3, [r2, r3]
 800346c:	461a      	mov	r2, r3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	40d3      	lsrs	r3, r2
}
 8003472:	4618      	mov	r0, r3
 8003474:	3708      	adds	r7, #8
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	0800428c 	.word	0x0800428c

08003480 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003488:	f7ff ff3c 	bl	8003304 <LL_RCC_GetAPB2Prescaler>
 800348c:	4603      	mov	r3, r0
 800348e:	0b5b      	lsrs	r3, r3, #13
 8003490:	4a04      	ldr	r2, [pc, #16]	; (80034a4 <RCC_GetPCLK2ClockFreq+0x24>)
 8003492:	5cd3      	ldrb	r3, [r2, r3]
 8003494:	461a      	mov	r2, r3
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	40d3      	lsrs	r3, r2
}
 800349a:	4618      	mov	r0, r3
 800349c:	3708      	adds	r7, #8
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	0800428c 	.word	0x0800428c

080034a8 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80034a8:	b590      	push	{r4, r7, lr}
 80034aa:	b087      	sub	sp, #28
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 80034b0:	2300      	movs	r3, #0
 80034b2:	617b      	str	r3, [r7, #20]
 80034b4:	2300      	movs	r3, #0
 80034b6:	60fb      	str	r3, [r7, #12]
 80034b8:	2300      	movs	r3, #0
 80034ba:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80034bc:	f7ff ff30 	bl	8003320 <LL_RCC_PLL_GetMainSource>
 80034c0:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d004      	beq.n	80034d2 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034ce:	d003      	beq.n	80034d8 <RCC_PLL_GetFreqDomain_SYS+0x30>
 80034d0:	e005      	b.n	80034de <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80034d2:	4b12      	ldr	r3, [pc, #72]	; (800351c <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80034d4:	617b      	str	r3, [r7, #20]
      break;
 80034d6:	e005      	b.n	80034e4 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80034d8:	4b11      	ldr	r3, [pc, #68]	; (8003520 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80034da:	617b      	str	r3, [r7, #20]
      break;
 80034dc:	e002      	b.n	80034e4 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 80034de:	4b0f      	ldr	r3, [pc, #60]	; (800351c <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80034e0:	617b      	str	r3, [r7, #20]
      break;
 80034e2:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2b08      	cmp	r3, #8
 80034e8:	d113      	bne.n	8003512 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80034ea:	f7ff ff43 	bl	8003374 <LL_RCC_PLL_GetDivider>
 80034ee:	4602      	mov	r2, r0
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	fbb3 f4f2 	udiv	r4, r3, r2
 80034f6:	f7ff ff21 	bl	800333c <LL_RCC_PLL_GetN>
 80034fa:	4603      	mov	r3, r0
 80034fc:	fb03 f404 	mul.w	r4, r3, r4
 8003500:	f7ff ff2a 	bl	8003358 <LL_RCC_PLL_GetP>
 8003504:	4603      	mov	r3, r0
 8003506:	0c1b      	lsrs	r3, r3, #16
 8003508:	3301      	adds	r3, #1
 800350a:	005b      	lsls	r3, r3, #1
 800350c:	fbb4 f3f3 	udiv	r3, r4, r3
 8003510:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8003512:	693b      	ldr	r3, [r7, #16]
}
 8003514:	4618      	mov	r0, r3
 8003516:	371c      	adds	r7, #28
 8003518:	46bd      	mov	sp, r7
 800351a:	bd90      	pop	{r4, r7, pc}
 800351c:	00f42400 	.word	0x00f42400
 8003520:	017d7840 	.word	0x017d7840

08003524 <LL_USART_IsEnabled>:
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003534:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003538:	bf0c      	ite	eq
 800353a:	2301      	moveq	r3, #1
 800353c:	2300      	movne	r3, #0
 800353e:	b2db      	uxtb	r3, r3
}
 8003540:	4618      	mov	r0, r3
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr

0800354c <LL_USART_SetStopBitsLength>:
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	691b      	ldr	r3, [r3, #16]
 800355a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	431a      	orrs	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	611a      	str	r2, [r3, #16]
}
 8003566:	bf00      	nop
 8003568:	370c      	adds	r7, #12
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr

08003572 <LL_USART_SetHWFlowCtrl>:
{
 8003572:	b480      	push	{r7}
 8003574:	b083      	sub	sp, #12
 8003576:	af00      	add	r7, sp, #0
 8003578:	6078      	str	r0, [r7, #4]
 800357a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	695b      	ldr	r3, [r3, #20]
 8003580:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	431a      	orrs	r2, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	615a      	str	r2, [r3, #20]
}
 800358c:	bf00      	nop
 800358e:	370c      	adds	r7, #12
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr

08003598 <LL_USART_SetBaudRate>:
{
 8003598:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800359c:	b0c0      	sub	sp, #256	; 0x100
 800359e:	af00      	add	r7, sp, #0
 80035a0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80035a4:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 80035a8:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 80035ac:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80035b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035b8:	f040 810c 	bne.w	80037d4 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80035bc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80035c0:	2200      	movs	r2, #0
 80035c2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80035c6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80035ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80035ce:	4622      	mov	r2, r4
 80035d0:	462b      	mov	r3, r5
 80035d2:	1891      	adds	r1, r2, r2
 80035d4:	6639      	str	r1, [r7, #96]	; 0x60
 80035d6:	415b      	adcs	r3, r3
 80035d8:	667b      	str	r3, [r7, #100]	; 0x64
 80035da:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80035de:	4621      	mov	r1, r4
 80035e0:	eb12 0801 	adds.w	r8, r2, r1
 80035e4:	4629      	mov	r1, r5
 80035e6:	eb43 0901 	adc.w	r9, r3, r1
 80035ea:	f04f 0200 	mov.w	r2, #0
 80035ee:	f04f 0300 	mov.w	r3, #0
 80035f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80035fe:	4690      	mov	r8, r2
 8003600:	4699      	mov	r9, r3
 8003602:	4623      	mov	r3, r4
 8003604:	eb18 0303 	adds.w	r3, r8, r3
 8003608:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800360c:	462b      	mov	r3, r5
 800360e:	eb49 0303 	adc.w	r3, r9, r3
 8003612:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003616:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800361a:	2200      	movs	r2, #0
 800361c:	469a      	mov	sl, r3
 800361e:	4693      	mov	fp, r2
 8003620:	eb1a 030a 	adds.w	r3, sl, sl
 8003624:	65bb      	str	r3, [r7, #88]	; 0x58
 8003626:	eb4b 030b 	adc.w	r3, fp, fp
 800362a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800362c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003630:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003634:	f7fc fdd0 	bl	80001d8 <__aeabi_uldivmod>
 8003638:	4602      	mov	r2, r0
 800363a:	460b      	mov	r3, r1
 800363c:	4b64      	ldr	r3, [pc, #400]	; (80037d0 <LL_USART_SetBaudRate+0x238>)
 800363e:	fba3 2302 	umull	r2, r3, r3, r2
 8003642:	095b      	lsrs	r3, r3, #5
 8003644:	b29b      	uxth	r3, r3
 8003646:	011b      	lsls	r3, r3, #4
 8003648:	b29c      	uxth	r4, r3
 800364a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800364e:	2200      	movs	r2, #0
 8003650:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003654:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003658:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 800365c:	4642      	mov	r2, r8
 800365e:	464b      	mov	r3, r9
 8003660:	1891      	adds	r1, r2, r2
 8003662:	6539      	str	r1, [r7, #80]	; 0x50
 8003664:	415b      	adcs	r3, r3
 8003666:	657b      	str	r3, [r7, #84]	; 0x54
 8003668:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800366c:	4641      	mov	r1, r8
 800366e:	1851      	adds	r1, r2, r1
 8003670:	64b9      	str	r1, [r7, #72]	; 0x48
 8003672:	4649      	mov	r1, r9
 8003674:	414b      	adcs	r3, r1
 8003676:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003678:	f04f 0200 	mov.w	r2, #0
 800367c:	f04f 0300 	mov.w	r3, #0
 8003680:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8003684:	4659      	mov	r1, fp
 8003686:	00cb      	lsls	r3, r1, #3
 8003688:	4651      	mov	r1, sl
 800368a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800368e:	4651      	mov	r1, sl
 8003690:	00ca      	lsls	r2, r1, #3
 8003692:	4610      	mov	r0, r2
 8003694:	4619      	mov	r1, r3
 8003696:	4603      	mov	r3, r0
 8003698:	4642      	mov	r2, r8
 800369a:	189b      	adds	r3, r3, r2
 800369c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80036a0:	464b      	mov	r3, r9
 80036a2:	460a      	mov	r2, r1
 80036a4:	eb42 0303 	adc.w	r3, r2, r3
 80036a8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80036ac:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80036b0:	2200      	movs	r2, #0
 80036b2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80036b6:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 80036ba:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 80036be:	460b      	mov	r3, r1
 80036c0:	18db      	adds	r3, r3, r3
 80036c2:	643b      	str	r3, [r7, #64]	; 0x40
 80036c4:	4613      	mov	r3, r2
 80036c6:	eb42 0303 	adc.w	r3, r2, r3
 80036ca:	647b      	str	r3, [r7, #68]	; 0x44
 80036cc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80036d0:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 80036d4:	f7fc fd80 	bl	80001d8 <__aeabi_uldivmod>
 80036d8:	4602      	mov	r2, r0
 80036da:	460b      	mov	r3, r1
 80036dc:	4611      	mov	r1, r2
 80036de:	4b3c      	ldr	r3, [pc, #240]	; (80037d0 <LL_USART_SetBaudRate+0x238>)
 80036e0:	fba3 2301 	umull	r2, r3, r3, r1
 80036e4:	095b      	lsrs	r3, r3, #5
 80036e6:	2264      	movs	r2, #100	; 0x64
 80036e8:	fb02 f303 	mul.w	r3, r2, r3
 80036ec:	1acb      	subs	r3, r1, r3
 80036ee:	00db      	lsls	r3, r3, #3
 80036f0:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80036f4:	4b36      	ldr	r3, [pc, #216]	; (80037d0 <LL_USART_SetBaudRate+0x238>)
 80036f6:	fba3 2302 	umull	r2, r3, r3, r2
 80036fa:	095b      	lsrs	r3, r3, #5
 80036fc:	b29b      	uxth	r3, r3
 80036fe:	005b      	lsls	r3, r3, #1
 8003700:	b29b      	uxth	r3, r3
 8003702:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003706:	b29b      	uxth	r3, r3
 8003708:	4423      	add	r3, r4
 800370a:	b29c      	uxth	r4, r3
 800370c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003710:	2200      	movs	r2, #0
 8003712:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003716:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800371a:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 800371e:	4642      	mov	r2, r8
 8003720:	464b      	mov	r3, r9
 8003722:	1891      	adds	r1, r2, r2
 8003724:	63b9      	str	r1, [r7, #56]	; 0x38
 8003726:	415b      	adcs	r3, r3
 8003728:	63fb      	str	r3, [r7, #60]	; 0x3c
 800372a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800372e:	4641      	mov	r1, r8
 8003730:	1851      	adds	r1, r2, r1
 8003732:	6339      	str	r1, [r7, #48]	; 0x30
 8003734:	4649      	mov	r1, r9
 8003736:	414b      	adcs	r3, r1
 8003738:	637b      	str	r3, [r7, #52]	; 0x34
 800373a:	f04f 0200 	mov.w	r2, #0
 800373e:	f04f 0300 	mov.w	r3, #0
 8003742:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003746:	4659      	mov	r1, fp
 8003748:	00cb      	lsls	r3, r1, #3
 800374a:	4651      	mov	r1, sl
 800374c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003750:	4651      	mov	r1, sl
 8003752:	00ca      	lsls	r2, r1, #3
 8003754:	4610      	mov	r0, r2
 8003756:	4619      	mov	r1, r3
 8003758:	4603      	mov	r3, r0
 800375a:	4642      	mov	r2, r8
 800375c:	189b      	adds	r3, r3, r2
 800375e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003762:	464b      	mov	r3, r9
 8003764:	460a      	mov	r2, r1
 8003766:	eb42 0303 	adc.w	r3, r2, r3
 800376a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800376e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003772:	2200      	movs	r2, #0
 8003774:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003778:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 800377c:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8003780:	460b      	mov	r3, r1
 8003782:	18db      	adds	r3, r3, r3
 8003784:	62bb      	str	r3, [r7, #40]	; 0x28
 8003786:	4613      	mov	r3, r2
 8003788:	eb42 0303 	adc.w	r3, r2, r3
 800378c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800378e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003792:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8003796:	f7fc fd1f 	bl	80001d8 <__aeabi_uldivmod>
 800379a:	4602      	mov	r2, r0
 800379c:	460b      	mov	r3, r1
 800379e:	4b0c      	ldr	r3, [pc, #48]	; (80037d0 <LL_USART_SetBaudRate+0x238>)
 80037a0:	fba3 1302 	umull	r1, r3, r3, r2
 80037a4:	095b      	lsrs	r3, r3, #5
 80037a6:	2164      	movs	r1, #100	; 0x64
 80037a8:	fb01 f303 	mul.w	r3, r1, r3
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	00db      	lsls	r3, r3, #3
 80037b0:	3332      	adds	r3, #50	; 0x32
 80037b2:	4a07      	ldr	r2, [pc, #28]	; (80037d0 <LL_USART_SetBaudRate+0x238>)
 80037b4:	fba2 2303 	umull	r2, r3, r2, r3
 80037b8:	095b      	lsrs	r3, r3, #5
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	f003 0307 	and.w	r3, r3, #7
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	4423      	add	r3, r4
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	461a      	mov	r2, r3
 80037c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037cc:	609a      	str	r2, [r3, #8]
}
 80037ce:	e107      	b.n	80039e0 <LL_USART_SetBaudRate+0x448>
 80037d0:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80037d4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80037d8:	2200      	movs	r2, #0
 80037da:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80037de:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80037e2:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 80037e6:	4642      	mov	r2, r8
 80037e8:	464b      	mov	r3, r9
 80037ea:	1891      	adds	r1, r2, r2
 80037ec:	6239      	str	r1, [r7, #32]
 80037ee:	415b      	adcs	r3, r3
 80037f0:	627b      	str	r3, [r7, #36]	; 0x24
 80037f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80037f6:	4641      	mov	r1, r8
 80037f8:	1854      	adds	r4, r2, r1
 80037fa:	4649      	mov	r1, r9
 80037fc:	eb43 0501 	adc.w	r5, r3, r1
 8003800:	f04f 0200 	mov.w	r2, #0
 8003804:	f04f 0300 	mov.w	r3, #0
 8003808:	00eb      	lsls	r3, r5, #3
 800380a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800380e:	00e2      	lsls	r2, r4, #3
 8003810:	4614      	mov	r4, r2
 8003812:	461d      	mov	r5, r3
 8003814:	4643      	mov	r3, r8
 8003816:	18e3      	adds	r3, r4, r3
 8003818:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800381c:	464b      	mov	r3, r9
 800381e:	eb45 0303 	adc.w	r3, r5, r3
 8003822:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8003826:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800382a:	2200      	movs	r2, #0
 800382c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003830:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003834:	f04f 0200 	mov.w	r2, #0
 8003838:	f04f 0300 	mov.w	r3, #0
 800383c:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8003840:	4629      	mov	r1, r5
 8003842:	008b      	lsls	r3, r1, #2
 8003844:	4621      	mov	r1, r4
 8003846:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800384a:	4621      	mov	r1, r4
 800384c:	008a      	lsls	r2, r1, #2
 800384e:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8003852:	f7fc fcc1 	bl	80001d8 <__aeabi_uldivmod>
 8003856:	4602      	mov	r2, r0
 8003858:	460b      	mov	r3, r1
 800385a:	4b64      	ldr	r3, [pc, #400]	; (80039ec <LL_USART_SetBaudRate+0x454>)
 800385c:	fba3 2302 	umull	r2, r3, r3, r2
 8003860:	095b      	lsrs	r3, r3, #5
 8003862:	b29b      	uxth	r3, r3
 8003864:	011b      	lsls	r3, r3, #4
 8003866:	b29c      	uxth	r4, r3
 8003868:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800386c:	2200      	movs	r2, #0
 800386e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003872:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003876:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 800387a:	4642      	mov	r2, r8
 800387c:	464b      	mov	r3, r9
 800387e:	1891      	adds	r1, r2, r2
 8003880:	61b9      	str	r1, [r7, #24]
 8003882:	415b      	adcs	r3, r3
 8003884:	61fb      	str	r3, [r7, #28]
 8003886:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800388a:	4641      	mov	r1, r8
 800388c:	1851      	adds	r1, r2, r1
 800388e:	6139      	str	r1, [r7, #16]
 8003890:	4649      	mov	r1, r9
 8003892:	414b      	adcs	r3, r1
 8003894:	617b      	str	r3, [r7, #20]
 8003896:	f04f 0200 	mov.w	r2, #0
 800389a:	f04f 0300 	mov.w	r3, #0
 800389e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80038a2:	4659      	mov	r1, fp
 80038a4:	00cb      	lsls	r3, r1, #3
 80038a6:	4651      	mov	r1, sl
 80038a8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038ac:	4651      	mov	r1, sl
 80038ae:	00ca      	lsls	r2, r1, #3
 80038b0:	4610      	mov	r0, r2
 80038b2:	4619      	mov	r1, r3
 80038b4:	4603      	mov	r3, r0
 80038b6:	4642      	mov	r2, r8
 80038b8:	189b      	adds	r3, r3, r2
 80038ba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80038be:	464b      	mov	r3, r9
 80038c0:	460a      	mov	r2, r1
 80038c2:	eb42 0303 	adc.w	r3, r2, r3
 80038c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80038ca:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80038ce:	2200      	movs	r2, #0
 80038d0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80038d4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80038d8:	f04f 0200 	mov.w	r2, #0
 80038dc:	f04f 0300 	mov.w	r3, #0
 80038e0:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 80038e4:	4649      	mov	r1, r9
 80038e6:	008b      	lsls	r3, r1, #2
 80038e8:	4641      	mov	r1, r8
 80038ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038ee:	4641      	mov	r1, r8
 80038f0:	008a      	lsls	r2, r1, #2
 80038f2:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80038f6:	f7fc fc6f 	bl	80001d8 <__aeabi_uldivmod>
 80038fa:	4602      	mov	r2, r0
 80038fc:	460b      	mov	r3, r1
 80038fe:	4b3b      	ldr	r3, [pc, #236]	; (80039ec <LL_USART_SetBaudRate+0x454>)
 8003900:	fba3 1302 	umull	r1, r3, r3, r2
 8003904:	095b      	lsrs	r3, r3, #5
 8003906:	2164      	movs	r1, #100	; 0x64
 8003908:	fb01 f303 	mul.w	r3, r1, r3
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	011b      	lsls	r3, r3, #4
 8003910:	3332      	adds	r3, #50	; 0x32
 8003912:	4a36      	ldr	r2, [pc, #216]	; (80039ec <LL_USART_SetBaudRate+0x454>)
 8003914:	fba2 2303 	umull	r2, r3, r2, r3
 8003918:	095b      	lsrs	r3, r3, #5
 800391a:	b29b      	uxth	r3, r3
 800391c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003920:	b29b      	uxth	r3, r3
 8003922:	4423      	add	r3, r4
 8003924:	b29c      	uxth	r4, r3
 8003926:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800392a:	2200      	movs	r2, #0
 800392c:	67bb      	str	r3, [r7, #120]	; 0x78
 800392e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003930:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003934:	4642      	mov	r2, r8
 8003936:	464b      	mov	r3, r9
 8003938:	1891      	adds	r1, r2, r2
 800393a:	60b9      	str	r1, [r7, #8]
 800393c:	415b      	adcs	r3, r3
 800393e:	60fb      	str	r3, [r7, #12]
 8003940:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003944:	4641      	mov	r1, r8
 8003946:	1851      	adds	r1, r2, r1
 8003948:	6039      	str	r1, [r7, #0]
 800394a:	4649      	mov	r1, r9
 800394c:	414b      	adcs	r3, r1
 800394e:	607b      	str	r3, [r7, #4]
 8003950:	f04f 0200 	mov.w	r2, #0
 8003954:	f04f 0300 	mov.w	r3, #0
 8003958:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800395c:	4659      	mov	r1, fp
 800395e:	00cb      	lsls	r3, r1, #3
 8003960:	4651      	mov	r1, sl
 8003962:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003966:	4651      	mov	r1, sl
 8003968:	00ca      	lsls	r2, r1, #3
 800396a:	4610      	mov	r0, r2
 800396c:	4619      	mov	r1, r3
 800396e:	4603      	mov	r3, r0
 8003970:	4642      	mov	r2, r8
 8003972:	189b      	adds	r3, r3, r2
 8003974:	673b      	str	r3, [r7, #112]	; 0x70
 8003976:	464b      	mov	r3, r9
 8003978:	460a      	mov	r2, r1
 800397a:	eb42 0303 	adc.w	r3, r2, r3
 800397e:	677b      	str	r3, [r7, #116]	; 0x74
 8003980:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003984:	2200      	movs	r2, #0
 8003986:	66bb      	str	r3, [r7, #104]	; 0x68
 8003988:	66fa      	str	r2, [r7, #108]	; 0x6c
 800398a:	f04f 0200 	mov.w	r2, #0
 800398e:	f04f 0300 	mov.w	r3, #0
 8003992:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 8003996:	4649      	mov	r1, r9
 8003998:	008b      	lsls	r3, r1, #2
 800399a:	4641      	mov	r1, r8
 800399c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039a0:	4641      	mov	r1, r8
 80039a2:	008a      	lsls	r2, r1, #2
 80039a4:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80039a8:	f7fc fc16 	bl	80001d8 <__aeabi_uldivmod>
 80039ac:	4602      	mov	r2, r0
 80039ae:	460b      	mov	r3, r1
 80039b0:	4b0e      	ldr	r3, [pc, #56]	; (80039ec <LL_USART_SetBaudRate+0x454>)
 80039b2:	fba3 1302 	umull	r1, r3, r3, r2
 80039b6:	095b      	lsrs	r3, r3, #5
 80039b8:	2164      	movs	r1, #100	; 0x64
 80039ba:	fb01 f303 	mul.w	r3, r1, r3
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	011b      	lsls	r3, r3, #4
 80039c2:	3332      	adds	r3, #50	; 0x32
 80039c4:	4a09      	ldr	r2, [pc, #36]	; (80039ec <LL_USART_SetBaudRate+0x454>)
 80039c6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ca:	095b      	lsrs	r3, r3, #5
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	f003 030f 	and.w	r3, r3, #15
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	4423      	add	r3, r4
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	461a      	mov	r2, r3
 80039da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80039de:	609a      	str	r2, [r3, #8]
}
 80039e0:	bf00      	nop
 80039e2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80039e6:	46bd      	mov	sp, r7
 80039e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039ec:	51eb851f 	.word	0x51eb851f

080039f0 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b088      	sub	sp, #32
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80039fe:	2300      	movs	r3, #0
 8003a00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7ff fd8e 	bl	8003524 <LL_USART_IsEnabled>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d149      	bne.n	8003aa2 <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003a16:	f023 030c 	bic.w	r3, r3, #12
 8003a1a:	683a      	ldr	r2, [r7, #0]
 8003a1c:	6851      	ldr	r1, [r2, #4]
 8003a1e:	683a      	ldr	r2, [r7, #0]
 8003a20:	68d2      	ldr	r2, [r2, #12]
 8003a22:	4311      	orrs	r1, r2
 8003a24:	683a      	ldr	r2, [r7, #0]
 8003a26:	6912      	ldr	r2, [r2, #16]
 8003a28:	4311      	orrs	r1, r2
 8003a2a:	683a      	ldr	r2, [r7, #0]
 8003a2c:	6992      	ldr	r2, [r2, #24]
 8003a2e:	430a      	orrs	r2, r1
 8003a30:	431a      	orrs	r2, r3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	4619      	mov	r1, r3
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f7ff fd85 	bl	800354c <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	695b      	ldr	r3, [r3, #20]
 8003a46:	4619      	mov	r1, r3
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	f7ff fd92 	bl	8003572 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8003a4e:	f107 0308 	add.w	r3, r7, #8
 8003a52:	4618      	mov	r0, r3
 8003a54:	f7ff fc9c 	bl	8003390 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	4a14      	ldr	r2, [pc, #80]	; (8003aac <LL_USART_Init+0xbc>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d102      	bne.n	8003a66 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	61bb      	str	r3, [r7, #24]
 8003a64:	e00c      	b.n	8003a80 <LL_USART_Init+0x90>
    }
    else if (USARTx == USART2)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	4a11      	ldr	r2, [pc, #68]	; (8003ab0 <LL_USART_Init+0xc0>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d102      	bne.n	8003a74 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	61bb      	str	r3, [r7, #24]
 8003a72:	e005      	b.n	8003a80 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a0f      	ldr	r2, [pc, #60]	; (8003ab4 <LL_USART_Init+0xc4>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d101      	bne.n	8003a80 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003a80:	69bb      	ldr	r3, [r7, #24]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d00d      	beq.n	8003aa2 <LL_USART_Init+0xb2>
        && (USART_InitStruct->BaudRate != 0U))
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d009      	beq.n	8003aa2 <LL_USART_Init+0xb2>
    {
      status = SUCCESS;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	699a      	ldr	r2, [r3, #24]
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	69b9      	ldr	r1, [r7, #24]
 8003a9c:	6878      	ldr	r0, [r7, #4]
 8003a9e:	f7ff fd7b 	bl	8003598 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003aa2:	7ffb      	ldrb	r3, [r7, #31]
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3720      	adds	r7, #32
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	40011000 	.word	0x40011000
 8003ab0:	40004400 	.word	0x40004400
 8003ab4:	40011400 	.word	0x40011400

08003ab8 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aca:	4a07      	ldr	r2, [pc, #28]	; (8003ae8 <LL_InitTick+0x30>)
 8003acc:	3b01      	subs	r3, #1
 8003ace:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8003ad0:	4b05      	ldr	r3, [pc, #20]	; (8003ae8 <LL_InitTick+0x30>)
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ad6:	4b04      	ldr	r3, [pc, #16]	; (8003ae8 <LL_InitTick+0x30>)
 8003ad8:	2205      	movs	r2, #5
 8003ada:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8003adc:	bf00      	nop
 8003ade:	370c      	adds	r7, #12
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr
 8003ae8:	e000e010 	.word	0xe000e010

08003aec <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8003af4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f7ff ffdd 	bl	8003ab8 <LL_InitTick>
}
 8003afe:	bf00      	nop
 8003b00:	3708      	adds	r7, #8
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
	...

08003b08 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8003b10:	4b0f      	ldr	r3, [pc, #60]	; (8003b50 <LL_mDelay+0x48>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8003b16:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if(Delay < LL_MAX_DELAY)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b1e:	d00c      	beq.n	8003b3a <LL_mDelay+0x32>
  {
    Delay++;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	3301      	adds	r3, #1
 8003b24:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8003b26:	e008      	b.n	8003b3a <LL_mDelay+0x32>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8003b28:	4b09      	ldr	r3, [pc, #36]	; (8003b50 <LL_mDelay+0x48>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d002      	beq.n	8003b3a <LL_mDelay+0x32>
    {
      Delay--;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	3b01      	subs	r3, #1
 8003b38:	607b      	str	r3, [r7, #4]
  while (Delay)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d1f3      	bne.n	8003b28 <LL_mDelay+0x20>
    }
  }
}
 8003b40:	bf00      	nop
 8003b42:	bf00      	nop
 8003b44:	3714      	adds	r7, #20
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	e000e010 	.word	0xe000e010

08003b54 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003b5c:	4a04      	ldr	r2, [pc, #16]	; (8003b70 <LL_SetSystemCoreClock+0x1c>)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6013      	str	r3, [r2, #0]
}
 8003b62:	bf00      	nop
 8003b64:	370c      	adds	r7, #12
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	200063e0 	.word	0x200063e0

08003b74 <__libc_init_array>:
 8003b74:	b570      	push	{r4, r5, r6, lr}
 8003b76:	4d0d      	ldr	r5, [pc, #52]	; (8003bac <__libc_init_array+0x38>)
 8003b78:	4c0d      	ldr	r4, [pc, #52]	; (8003bb0 <__libc_init_array+0x3c>)
 8003b7a:	1b64      	subs	r4, r4, r5
 8003b7c:	10a4      	asrs	r4, r4, #2
 8003b7e:	2600      	movs	r6, #0
 8003b80:	42a6      	cmp	r6, r4
 8003b82:	d109      	bne.n	8003b98 <__libc_init_array+0x24>
 8003b84:	4d0b      	ldr	r5, [pc, #44]	; (8003bb4 <__libc_init_array+0x40>)
 8003b86:	4c0c      	ldr	r4, [pc, #48]	; (8003bb8 <__libc_init_array+0x44>)
 8003b88:	f000 f82e 	bl	8003be8 <_init>
 8003b8c:	1b64      	subs	r4, r4, r5
 8003b8e:	10a4      	asrs	r4, r4, #2
 8003b90:	2600      	movs	r6, #0
 8003b92:	42a6      	cmp	r6, r4
 8003b94:	d105      	bne.n	8003ba2 <__libc_init_array+0x2e>
 8003b96:	bd70      	pop	{r4, r5, r6, pc}
 8003b98:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b9c:	4798      	blx	r3
 8003b9e:	3601      	adds	r6, #1
 8003ba0:	e7ee      	b.n	8003b80 <__libc_init_array+0xc>
 8003ba2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ba6:	4798      	blx	r3
 8003ba8:	3601      	adds	r6, #1
 8003baa:	e7f2      	b.n	8003b92 <__libc_init_array+0x1e>
 8003bac:	0800429c 	.word	0x0800429c
 8003bb0:	0800429c 	.word	0x0800429c
 8003bb4:	0800429c 	.word	0x0800429c
 8003bb8:	080042a0 	.word	0x080042a0

08003bbc <memcpy>:
 8003bbc:	440a      	add	r2, r1
 8003bbe:	4291      	cmp	r1, r2
 8003bc0:	f100 33ff 	add.w	r3, r0, #4294967295
 8003bc4:	d100      	bne.n	8003bc8 <memcpy+0xc>
 8003bc6:	4770      	bx	lr
 8003bc8:	b510      	push	{r4, lr}
 8003bca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003bce:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003bd2:	4291      	cmp	r1, r2
 8003bd4:	d1f9      	bne.n	8003bca <memcpy+0xe>
 8003bd6:	bd10      	pop	{r4, pc}

08003bd8 <memset>:
 8003bd8:	4402      	add	r2, r0
 8003bda:	4603      	mov	r3, r0
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d100      	bne.n	8003be2 <memset+0xa>
 8003be0:	4770      	bx	lr
 8003be2:	f803 1b01 	strb.w	r1, [r3], #1
 8003be6:	e7f9      	b.n	8003bdc <memset+0x4>

08003be8 <_init>:
 8003be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bea:	bf00      	nop
 8003bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bee:	bc08      	pop	{r3}
 8003bf0:	469e      	mov	lr, r3
 8003bf2:	4770      	bx	lr

08003bf4 <_fini>:
 8003bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bf6:	bf00      	nop
 8003bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bfa:	bc08      	pop	{r3}
 8003bfc:	469e      	mov	lr, r3
 8003bfe:	4770      	bx	lr
