$date
  Thu Sep 29 14:52:13 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux2 $end
$var reg 8 ! d0[7:0] $end
$var reg 8 " d1[7:0] $end
$var reg 1 # s $end
$var reg 8 $ y[7:0] $end
$upscope $end
$enddefinitions $end
#0
b01011111 !
b00110000 "
0#
b01011111 $
#2000000
b11010011 !
b11100000 "
b11010011 $
#4000000
b11001001 !
b11100001 "
b11001001 $
#6000000
