\section{Class Hierarchy}
This inheritance list is sorted roughly, but not completely, alphabetically:\begin{CompactList}
\item \contentsline{section}{DRAMsimII::Address}{\pageref{class_d_r_a_msim_i_i_1_1_address}}{}
\item \contentsline{section}{DRAMsimII::AMB}{\pageref{class_d_r_a_msim_i_i_1_1_a_m_b}}{}
\item \contentsline{section}{DRAMsimII::Bank}{\pageref{class_d_r_a_msim_i_i_1_1_bank}}{}
\item \contentsline{section}{DRAMsimII::Channel}{\pageref{class_d_r_a_msim_i_i_1_1_channel}}{}
\begin{CompactList}
\item \contentsline{section}{DRAMsimII::fbdChannel}{\pageref{class_d_r_a_msim_i_i_1_1fbd_channel}}{}
\end{CompactList}
\item \contentsline{section}{DRAMsimII::Event}{\pageref{class_d_r_a_msim_i_i_1_1_event}}{}
\begin{CompactList}
\item \contentsline{section}{DRAMsimII::Command}{\pageref{class_d_r_a_msim_i_i_1_1_command}}{}
\item \contentsline{section}{DRAMsimII::Transaction}{\pageref{class_d_r_a_msim_i_i_1_1_transaction}}{}
\end{CompactList}
\item \contentsline{section}{DRAMsimII::fbdFrame}{\pageref{class_d_r_a_msim_i_i_1_1fbd_frame}}{}
\item \contentsline{section}{DRAMsimII::InputStream}{\pageref{class_d_r_a_msim_i_i_1_1_input_stream}}{}
\item \contentsline{section}{M5dramSystem}{\pageref{class_m5dram_system}}{}
\item \contentsline{section}{DRAMsimII::PowerConfig}{\pageref{class_d_r_a_msim_i_i_1_1_power_config}}{}
\item \contentsline{section}{DRAMsimII::Queue$<$ T $>$}{\pageref{class_d_r_a_msim_i_i_1_1_queue}}{}
\item \contentsline{section}{DRAMsimII::Rank}{\pageref{class_d_r_a_msim_i_i_1_1_rank}}{}
\item \contentsline{section}{DRAMsimII::Settings}{\pageref{class_d_r_a_msim_i_i_1_1_settings}}{}
\item \contentsline{section}{DRAMsimII::SimulationParameters}{\pageref{class_d_r_a_msim_i_i_1_1_simulation_parameters}}{}
\item \contentsline{section}{DRAMsimII::Statistics}{\pageref{class_d_r_a_msim_i_i_1_1_statistics}}{}
\item \contentsline{section}{DRAMsimII::System}{\pageref{class_d_r_a_msim_i_i_1_1_system}}{}
\begin{CompactList}
\item \contentsline{section}{DRAMsimII::fbdSystem}{\pageref{class_d_r_a_msim_i_i_1_1fbd_system}}{}
\end{CompactList}
\item \contentsline{section}{DRAMsimII::SystemConfiguration}{\pageref{class_d_r_a_msim_i_i_1_1_system_configuration}}{}
\item \contentsline{section}{DRAMsimII::TimingSpecification}{\pageref{class_d_r_a_msim_i_i_1_1_timing_specification}}{}
\end{CompactList}
