  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/scrail/changsha/vadd/vadd 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/scrail/changsha/vadd/vadd/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/scrail/changsha/vadd/vadd'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/scrail/changsha/vadd/hls_config.cfg
WARNING: [HLS 200-2001] file not found '../vadd_app/vadd.cpp' see [hls] from /home/scrail/changsha/vadd/hls_config.cfg(7)
WARNING: [HLS 200-2001] file not found '../vadd_app/vadd.h' see [hls] from /home/scrail/changsha/vadd/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../vadd_app/vadd.cpp' from /home/scrail/changsha/vadd/hls_config.cfg(7)
WARNING: [HLS 200-40] Cannot find design file '../vadd_app/vadd.cpp'
INFO: [HLS 200-1465] Applying config ini 'syn.file=../vadd_app/vadd.h' from /home/scrail/changsha/vadd/hls_config.cfg(8)
WARNING: [HLS 200-40] Cannot find design file '../vadd_app/vadd.h'
INFO: [HLS 200-1465] Applying config ini 'syn.file=vadd.cpp' from /home/scrail/changsha/vadd/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/scrail/changsha/vadd/vadd.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=vadd.h' from /home/scrail/changsha/vadd/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/scrail/changsha/vadd/vadd.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=vadd' from /home/scrail/changsha/vadd/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vitis' from /home/scrail/changsha/vadd/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying config ini 'part=xcu50-fsvh2104-2-e' from /home/scrail/changsha/vadd/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=xo' from /home/scrail/changsha/vadd/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/scrail/changsha/vadd/vadd/vitis-comp.json
WARNING: [HLS 200-40] Cannot find source file ../vadd_app/vadd.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file ../vadd_app/vadd.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.13 seconds. CPU system time: 1.63 seconds. Elapsed time: 4.39 seconds; current allocated memory: 457.086 MB.
INFO: [HLS 200-10] Analyzing design file 'vadd.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.43 seconds. Elapsed time: 0.79 seconds; current allocated memory: 458.973 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 112 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_1' is marked as complete unroll implied by the pipeline pragma (vadd.cpp:60:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_1' is marked as complete unroll implied by the pipeline pragma (vadd.cpp:49:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_1' is marked as complete unroll implied by the pipeline pragma (vadd.cpp:41:19)
ERROR: [HLS 214-219] Vitis kernel mode requires that all s_axilite ports must be bundled into one bundle. The following ports ('size,return' and 'in1,in2,out', in function 'vadd') have different bundle names: 'control' and 'control_r'. Consider removing the bundle names on these ports. (vadd.cpp:5:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'in1'. (vadd.cpp:5:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'in2'. (vadd.cpp:5:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'out'. (vadd.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_41_1'(vadd.cpp:41:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vadd.cpp:41:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_41_1'(vadd.cpp:41:19) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vadd.cpp:41:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_60_1'(vadd.cpp:60:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vadd.cpp:60:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_60_1' (vadd.cpp:60:19) in function 'store_data' as it has a variable trip count (vadd.cpp:60:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_49_1' (vadd.cpp:49:19) in function 'compute_add' as it has a variable trip count (vadd.cpp:49:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_41_1' (vadd.cpp:41:19) in function 'load_data' as it has a variable trip count (vadd.cpp:41:19)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: Pre-synthesis failed.
INFO: [HLS 200-112] Total CPU user time: 2.63 seconds. Total CPU system time: 2.81 seconds. Total elapsed time: 12.72 seconds; peak allocated memory: 462.324 MB.
