$date
	Wed Jan 29 22:45:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SRAM_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " CS $end
$var reg 1 # WE $end
$var reg 4 $ addr [3:0] $end
$var reg 1 % clk $end
$var reg 8 & data_in [7:0] $end
$var integer 32 ' i [31:0] $end
$scope module u_sram $end
$var wire 1 " CS $end
$var wire 1 # WE $end
$var wire 4 ( addr [3:0] $end
$var wire 1 % clk $end
$var wire 8 ) data_in [7:0] $end
$var reg 8 * data_out [7:0] $end
$upscope $end
$scope task my_task $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
bx '
bx &
0%
bx $
x#
1"
bx !
$end
#1
1%
#2
0%
#3
1%
#4
0%
#5
b11111111 !
b11111111 *
1%
b1111 $
b1111 (
b100000 '
