<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—dbg—el2_dbg.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    17-12-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ff4800;">
        14.2%
    </td>
    <td class="headerCovSummaryEntry">
        22
    </td>
    <td class="headerCovSummaryEntry">
        155
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    axi_csr_mstatus
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ff9600;">
        29.6%
    </td>
    <td class="headerCovSummaryEntry">
        34
    </td>
    <td class="headerCovSummaryEntry">
        115
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L2"><span class="lineNum">       2</span>              : // Copyright 2020 Western Digital Corporation or its affiliates.</span>
<span id="L3"><span class="lineNum">       3</span>              : //</span>
<span id="L4"><span class="lineNum">       4</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L5"><span class="lineNum">       5</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L6"><span class="lineNum">       6</span>              : // You may obtain a copy of the License at</span>
<span id="L7"><span class="lineNum">       7</span>              : //</span>
<span id="L8"><span class="lineNum">       8</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L9"><span class="lineNum">       9</span>              : //</span>
<span id="L10"><span class="lineNum">      10</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L11"><span class="lineNum">      11</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L12"><span class="lineNum">      12</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L13"><span class="lineNum">      13</span>              : // See the License for the specific language governing permissions and</span>
<span id="L14"><span class="lineNum">      14</span>              : // limitations under the License.</span>
<span id="L15"><span class="lineNum">      15</span>              : //********************************************************************************</span>
<span id="L16"><span class="lineNum">      16</span>              : // $Id$</span>
<span id="L17"><span class="lineNum">      17</span>              : //</span>
<span id="L18"><span class="lineNum">      18</span>              : // Function: Top level VeeR core file to control the debug mode</span>
<span id="L19"><span class="lineNum">      19</span>              : // Comments: Responsible to put the rest of the core in quiesce mode,</span>
<span id="L20"><span class="lineNum">      20</span>              : //           Send the commands/address. sends WrData and Recieve read Data.</span>
<span id="L21"><span class="lineNum">      21</span>              : //           And then Resume the core to do the normal mode</span>
<span id="L22"><span class="lineNum">      22</span>              : // Author  :</span>
<span id="L23"><span class="lineNum">      23</span>              : //********************************************************************************</span>
<span id="L24"><span class="lineNum">      24</span>              : module el2_dbg</span>
<span id="L25"><span class="lineNum">      25</span>              : import el2_pkg::*;</span>
<span id="L26"><span class="lineNum">      26</span>              : #(</span>
<span id="L27"><span class="lineNum">      27</span>              : `include "el2_param.vh"</span>
<span id="L28"><span class="lineNum">      28</span>              :  )(</span>
<span id="L29"><span class="lineNum">      29</span>              :    // outputs to the core for command and data interface</span>
<span id="L30"><span class="lineNum">      30</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [31:0]                 dbg_cmd_addr,</span></span>
<span id="L31"><span class="lineNum">      31</span> <span class="tlaUNC">           0 :    output logic [31:0]                 dbg_cmd_wrdata,</span></span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaUNC">           0 :    output logic                        dbg_cmd_valid,</span></span>
<span id="L33"><span class="lineNum">      33</span> <span class="tlaUNC">           0 :    output logic                        dbg_cmd_write,             // 1: write command, 0: read_command</span></span>
<span id="L34"><span class="lineNum">      34</span> <span class="tlaUNC">           0 :    output logic [1:0]                  dbg_cmd_type,              // 0:gpr 1:csr 2: memory</span></span>
<span id="L35"><span class="lineNum">      35</span> <span class="tlaUNC">           0 :    output logic [1:0]                  dbg_cmd_size,              // size of the abstract mem access debug command</span></span>
<span id="L36"><span class="lineNum">      36</span> <span class="tlaGNC tlaBgGNC">           1 :    output logic                        dbg_core_rst_l,            // core reset from dm</span></span>
<span id="L37"><span class="lineNum">      37</span>              : </span>
<span id="L38"><span class="lineNum">      38</span>              :    // inputs back from the core/dec</span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaGNC">          10 :    input logic [31:0]                  core_dbg_rddata,</span></span>
<span id="L40"><span class="lineNum">      40</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                         core_dbg_cmd_done,         // This will be treated like a valid signal</span></span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaUNC">           0 :    input logic                         core_dbg_cmd_fail,         // Exception during command run</span></span>
<span id="L42"><span class="lineNum">      42</span>              : </span>
<span id="L43"><span class="lineNum">      43</span>              :    // Signals to dma to get a bubble</span>
<span id="L44"><span class="lineNum">      44</span> <span class="tlaUNC">           0 :    output logic                        dbg_dma_bubble,            // Debug needs a bubble to send a valid</span></span>
<span id="L45"><span class="lineNum">      45</span> <span class="tlaUNC">           0 :    input  logic                        dma_dbg_ready,             // DMA is ready to accept debug request</span></span>
<span id="L46"><span class="lineNum">      46</span>              : </span>
<span id="L47"><span class="lineNum">      47</span>              :    // interface with the rest of the core to halt/resume handshaking</span>
<span id="L48"><span class="lineNum">      48</span> <span class="tlaUNC">           0 :    output logic                        dbg_halt_req,              // This is a pulse</span></span>
<span id="L49"><span class="lineNum">      49</span> <span class="tlaUNC">           0 :    output logic                        dbg_resume_req,            // Debug sends a resume requests. Pulse</span></span>
<span id="L50"><span class="lineNum">      50</span> <span class="tlaGNC tlaBgGNC">           2 :    input  logic                        dec_tlu_debug_mode,        // Core is in debug mode</span></span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaGNC">           2 :    input  logic                        dec_tlu_dbg_halted,        // The core has finished the queiscing sequence. Core is halted now</span></span>
<span id="L52"><span class="lineNum">      52</span> <span class="tlaGNC">           2 :    input  logic                        dec_tlu_mpc_halted_only,   // Only halted due to MPC</span></span>
<span id="L53"><span class="lineNum">      53</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic                        dec_tlu_resume_ack,        // core sends back an ack for the resume (pulse)</span></span>
<span id="L54"><span class="lineNum">      54</span>              : </span>
<span id="L55"><span class="lineNum">      55</span>              :    // inputs from the JTAG</span>
<span id="L56"><span class="lineNum">      56</span> <span class="tlaUNC">           0 :    input logic                         dmi_reg_en,                // read or write</span></span>
<span id="L57"><span class="lineNum">      57</span> <span class="tlaUNC">           0 :    input logic [6:0]                   dmi_reg_addr,              // address of DM register</span></span>
<span id="L58"><span class="lineNum">      58</span> <span class="tlaUNC">           0 :    input logic                         dmi_reg_wr_en,             // write instruction</span></span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaUNC">           0 :    input logic [31:0]                  dmi_reg_wdata,             // write data</span></span>
<span id="L60"><span class="lineNum">      60</span>              : </span>
<span id="L61"><span class="lineNum">      61</span>              :    // output</span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaUNC">           0 :    output logic [31:0]                 dmi_reg_rdata,             // read data</span></span>
<span id="L63"><span class="lineNum">      63</span>              : </span>
<span id="L64"><span class="lineNum">      64</span>              :    // AXI Write Channels</span>
<span id="L65"><span class="lineNum">      65</span> <span class="tlaUNC">           0 :    output logic                        sb_axi_awvalid,</span></span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaUNC">           0 :    input  logic                        sb_axi_awready,</span></span>
<span id="L67"><span class="lineNum">      67</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L68"><span class="lineNum">      68</span>              :    /*verilator coverage_off*/</span>
<span id="L69"><span class="lineNum">      69</span>              :    output logic [pt.SB_BUS_TAG-1:0]    sb_axi_awid,</span>
<span id="L70"><span class="lineNum">      70</span>              :    /*verilator coverage_on*/</span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaUNC">           0 :    output logic [31:0]                 sb_axi_awaddr,</span></span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaUNC">           0 :    output logic [3:0]                  sb_axi_awregion,</span></span>
<span id="L73"><span class="lineNum">      73</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L74"><span class="lineNum">      74</span>              :    /*verilator coverage_off*/</span>
<span id="L75"><span class="lineNum">      75</span>              :    output logic [7:0]                  sb_axi_awlen,</span>
<span id="L76"><span class="lineNum">      76</span>              :    /*verilator coverage_on*/</span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaUNC">           0 :    output logic [2:0]                  sb_axi_awsize,</span></span>
<span id="L78"><span class="lineNum">      78</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L79"><span class="lineNum">      79</span>              :    /*verilator coverage_off*/</span>
<span id="L80"><span class="lineNum">      80</span>              :    output logic [1:0]                  sb_axi_awburst,</span>
<span id="L81"><span class="lineNum">      81</span>              :    output logic                        sb_axi_awlock,</span>
<span id="L82"><span class="lineNum">      82</span>              :    output logic [3:0]                  sb_axi_awcache,</span>
<span id="L83"><span class="lineNum">      83</span>              :    output logic [2:0]                  sb_axi_awprot,</span>
<span id="L84"><span class="lineNum">      84</span>              :    output logic [3:0]                  sb_axi_awqos,</span>
<span id="L85"><span class="lineNum">      85</span>              :    /*verilator coverage_on*/</span>
<span id="L86"><span class="lineNum">      86</span>              : </span>
<span id="L87"><span class="lineNum">      87</span> <span class="tlaUNC">           0 :    output logic                        sb_axi_wvalid,</span></span>
<span id="L88"><span class="lineNum">      88</span> <span class="tlaUNC">           0 :    input  logic                        sb_axi_wready,</span></span>
<span id="L89"><span class="lineNum">      89</span> <span class="tlaUNC">           0 :    output logic [63:0]                 sb_axi_wdata,</span></span>
<span id="L90"><span class="lineNum">      90</span> <span class="tlaUNC">           0 :    output logic [7:0]                  sb_axi_wstrb,</span></span>
<span id="L91"><span class="lineNum">      91</span> <span class="tlaGNC tlaBgGNC">           1 :    output logic                        sb_axi_wlast,</span></span>
<span id="L92"><span class="lineNum">      92</span>              : </span>
<span id="L93"><span class="lineNum">      93</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic                        sb_axi_bvalid,</span></span>
<span id="L94"><span class="lineNum">      94</span> <span class="tlaGNC tlaBgGNC">           1 :    output logic                        sb_axi_bready,</span></span>
<span id="L95"><span class="lineNum">      95</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [1:0]                  sb_axi_bresp,</span></span>
<span id="L96"><span class="lineNum">      96</span>              : </span>
<span id="L97"><span class="lineNum">      97</span>              :    // AXI Read Channels</span>
<span id="L98"><span class="lineNum">      98</span> <span class="tlaUNC">           0 :    output logic                        sb_axi_arvalid,</span></span>
<span id="L99"><span class="lineNum">      99</span> <span class="tlaUNC">           0 :    input  logic                        sb_axi_arready,</span></span>
<span id="L100"><span class="lineNum">     100</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L101"><span class="lineNum">     101</span>              :    /*verilator coverage_off*/</span>
<span id="L102"><span class="lineNum">     102</span>              :    output logic [pt.SB_BUS_TAG-1:0]    sb_axi_arid,</span>
<span id="L103"><span class="lineNum">     103</span>              :    /*verilator coverage_on*/</span>
<span id="L104"><span class="lineNum">     104</span> <span class="tlaUNC">           0 :    output logic [31:0]                 sb_axi_araddr,</span></span>
<span id="L105"><span class="lineNum">     105</span> <span class="tlaUNC">           0 :    output logic [3:0]                  sb_axi_arregion,</span></span>
<span id="L106"><span class="lineNum">     106</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L107"><span class="lineNum">     107</span>              :    /*verilator coverage_off*/</span>
<span id="L108"><span class="lineNum">     108</span>              :    output logic [7:0]                  sb_axi_arlen,</span>
<span id="L109"><span class="lineNum">     109</span>              :    /*verilator coverage_on*/</span>
<span id="L110"><span class="lineNum">     110</span> <span class="tlaUNC">           0 :    output logic [2:0]                  sb_axi_arsize,</span></span>
<span id="L111"><span class="lineNum">     111</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L112"><span class="lineNum">     112</span>              :    /*verilator coverage_off*/</span>
<span id="L113"><span class="lineNum">     113</span>              :    output logic [1:0]                  sb_axi_arburst,</span>
<span id="L114"><span class="lineNum">     114</span>              :    output logic                        sb_axi_arlock,</span>
<span id="L115"><span class="lineNum">     115</span>              :    output logic [3:0]                  sb_axi_arcache,</span>
<span id="L116"><span class="lineNum">     116</span>              :    output logic [2:0]                  sb_axi_arprot,</span>
<span id="L117"><span class="lineNum">     117</span>              :    output logic [3:0]                  sb_axi_arqos,</span>
<span id="L118"><span class="lineNum">     118</span>              :    /*verilator coverage_on*/</span>
<span id="L119"><span class="lineNum">     119</span>              : </span>
<span id="L120"><span class="lineNum">     120</span> <span class="tlaUNC">           0 :    input  logic                        sb_axi_rvalid,</span></span>
<span id="L121"><span class="lineNum">     121</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L122"><span class="lineNum">     122</span>              :    /*verilator coverage_off*/</span>
<span id="L123"><span class="lineNum">     123</span>              :    output logic                        sb_axi_rready,</span>
<span id="L124"><span class="lineNum">     124</span>              :    /*verilator coverage_on*/</span>
<span id="L125"><span class="lineNum">     125</span> <span class="tlaUNC">           0 :    input  logic [63:0]                 sb_axi_rdata,</span></span>
<span id="L126"><span class="lineNum">     126</span> <span class="tlaUNC">           0 :    input  logic [1:0]                  sb_axi_rresp,</span></span>
<span id="L127"><span class="lineNum">     127</span>              : </span>
<span id="L128"><span class="lineNum">     128</span> <span class="tlaGNC tlaBgGNC">           1 :    input logic                         dbg_bus_clk_en,</span></span>
<span id="L129"><span class="lineNum">     129</span>              : </span>
<span id="L130"><span class="lineNum">     130</span>              :    // general inputs</span>
<span id="L131"><span class="lineNum">     131</span> <span class="tlaGNC">       25188 :    input logic                         clk,</span></span>
<span id="L132"><span class="lineNum">     132</span> <span class="tlaGNC">       25188 :    input logic                         free_clk,</span></span>
<span id="L133"><span class="lineNum">     133</span> <span class="tlaGNC">           1 :    input logic                         rst_l,        // This includes both top rst and debug rst</span></span>
<span id="L134"><span class="lineNum">     134</span> <span class="tlaGNC">           1 :    input logic                         dbg_rst_l,</span></span>
<span id="L135"><span class="lineNum">     135</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                         clk_override,</span></span>
<span id="L136"><span class="lineNum">     136</span>              :    // Excluding scan_mode from coverage as its usage is determined by the integrator of the VeeR core.</span>
<span id="L137"><span class="lineNum">     137</span>              :    /*verilator coverage_off*/</span>
<span id="L138"><span class="lineNum">     138</span>              :    input logic                         scan_mode</span>
<span id="L139"><span class="lineNum">     139</span>              :    /*verilator coverage_on*/</span>
<span id="L140"><span class="lineNum">     140</span>              : );</span>
<span id="L141"><span class="lineNum">     141</span>              : </span>
<span id="L142"><span class="lineNum">     142</span>              : </span>
<span id="L143"><span class="lineNum">     143</span>              :    typedef enum logic [3:0] {IDLE=4'h0, HALTING=4'h1, HALTED=4'h2, CORE_CMD_START=4'h3, CORE_CMD_WAIT=4'h4, SB_CMD_START=4'h5, SB_CMD_SEND=4'h6, SB_CMD_RESP=4'h7, CMD_DONE=4'h8, RESUMING=4'h9} state_t;</span>
<span id="L144"><span class="lineNum">     144</span>              :    typedef enum logic [3:0] {SBIDLE=4'h0, WAIT_RD=4'h1, WAIT_WR=4'h2, CMD_RD=4'h3, CMD_WR=4'h4, CMD_WR_ADDR=4'h5, CMD_WR_DATA=4'h6, RSP_RD=4'h7, RSP_WR=4'h8, DONE=4'h9} sb_state_t;</span>
<span id="L145"><span class="lineNum">     145</span>              : </span>
<span id="L146"><span class="lineNum">     146</span> <span class="tlaUNC">           0 :    state_t       dbg_state;</span></span>
<span id="L147"><span class="lineNum">     147</span> <span class="tlaUNC">           0 :    state_t       dbg_nxtstate;</span></span>
<span id="L148"><span class="lineNum">     148</span> <span class="tlaGNC tlaBgGNC">           2 :    logic         dbg_state_en;</span></span>
<span id="L149"><span class="lineNum">     149</span>              :    // these are the registers that the debug module implements</span>
<span id="L150"><span class="lineNum">     150</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:0]  dmstatus_reg;        // [26:24]-dmerr, [17:16]-resume ack, [9:8]-halted, [3:0]-version</span></span>
<span id="L151"><span class="lineNum">     151</span> <span class="tlaUNC">           0 :    logic [31:0]  dmcontrol_reg;       // dmcontrol register has only 6 bits implemented. 31: haltreq, 30: resumereq, 29: haltreset, 28: ackhavereset, 1: ndmreset, 0: dmactive.</span></span>
<span id="L152"><span class="lineNum">     152</span> <span class="tlaUNC">           0 :    logic [31:0]  command_reg;</span></span>
<span id="L153"><span class="lineNum">     153</span> <span class="tlaUNC">           0 :    logic [31:0]  abstractcs_reg;      // bits implemted are [12] - busy and [10:8]= command error</span></span>
<span id="L154"><span class="lineNum">     154</span> <span class="tlaUNC">           0 :    logic [31:0]  haltsum0_reg;</span></span>
<span id="L155"><span class="lineNum">     155</span> <span class="tlaUNC">           0 :    logic [31:0]  data0_reg;</span></span>
<span id="L156"><span class="lineNum">     156</span> <span class="tlaUNC">           0 :    logic [31:0]  data1_reg;</span></span>
<span id="L157"><span class="lineNum">     157</span>              : </span>
<span id="L158"><span class="lineNum">     158</span>              :    // data 0</span>
<span id="L159"><span class="lineNum">     159</span> <span class="tlaUNC">           0 :    logic [31:0]  data0_din;</span></span>
<span id="L160"><span class="lineNum">     160</span> <span class="tlaUNC">           0 :    logic         data0_reg_wren, data0_reg_wren0, data0_reg_wren1, data0_reg_wren2;</span></span>
<span id="L161"><span class="lineNum">     161</span>              :    // data 1</span>
<span id="L162"><span class="lineNum">     162</span> <span class="tlaUNC">           0 :    logic [31:0]  data1_din;</span></span>
<span id="L163"><span class="lineNum">     163</span> <span class="tlaUNC">           0 :    logic         data1_reg_wren, data1_reg_wren0, data1_reg_wren1;</span></span>
<span id="L164"><span class="lineNum">     164</span>              :    // abstractcs</span>
<span id="L165"><span class="lineNum">     165</span> <span class="tlaUNC">           0 :    logic         abstractcs_busy_wren;</span></span>
<span id="L166"><span class="lineNum">     166</span> <span class="tlaUNC">           0 :    logic         abstractcs_busy_din;</span></span>
<span id="L167"><span class="lineNum">     167</span> <span class="tlaUNC">           0 :    logic [2:0]   abstractcs_error_din;</span></span>
<span id="L168"><span class="lineNum">     168</span> <span class="tlaUNC">           0 :    logic         abstractcs_error_sel0, abstractcs_error_sel1, abstractcs_error_sel2, abstractcs_error_sel3, abstractcs_error_sel4, abstractcs_error_sel5, abstractcs_error_sel6;</span></span>
<span id="L169"><span class="lineNum">     169</span> <span class="tlaUNC">           0 :    logic         dbg_sb_bus_error;</span></span>
<span id="L170"><span class="lineNum">     170</span>              :    // abstractauto</span>
<span id="L171"><span class="lineNum">     171</span> <span class="tlaUNC">           0 :    logic         abstractauto_reg_wren;</span></span>
<span id="L172"><span class="lineNum">     172</span> <span class="tlaUNC">           0 :    logic [1:0]   abstractauto_reg;</span></span>
<span id="L173"><span class="lineNum">     173</span>              : </span>
<span id="L174"><span class="lineNum">     174</span>              :    // dmstatus</span>
<span id="L175"><span class="lineNum">     175</span> <span class="tlaUNC">           0 :    logic         dmstatus_resumeack_wren;</span></span>
<span id="L176"><span class="lineNum">     176</span> <span class="tlaUNC">           0 :    logic         dmstatus_resumeack_din;</span></span>
<span id="L177"><span class="lineNum">     177</span> <span class="tlaUNC">           0 :    logic         dmstatus_haveresetn_wren;</span></span>
<span id="L178"><span class="lineNum">     178</span> <span class="tlaUNC">           0 :    logic         dmstatus_resumeack;</span></span>
<span id="L179"><span class="lineNum">     179</span> <span class="tlaGNC tlaBgGNC">           2 :    logic         dmstatus_unavail;</span></span>
<span id="L180"><span class="lineNum">     180</span> <span class="tlaGNC">           1 :    logic         dmstatus_running;</span></span>
<span id="L181"><span class="lineNum">     181</span> <span class="tlaUNC tlaBgUNC">           0 :    logic         dmstatus_halted;</span></span>
<span id="L182"><span class="lineNum">     182</span> <span class="tlaUNC">           0 :    logic         dmstatus_havereset, dmstatus_haveresetn;</span></span>
<span id="L183"><span class="lineNum">     183</span>              : </span>
<span id="L184"><span class="lineNum">     184</span>              :    // dmcontrol</span>
<span id="L185"><span class="lineNum">     185</span> <span class="tlaUNC">           0 :    logic         resumereq;</span></span>
<span id="L186"><span class="lineNum">     186</span> <span class="tlaUNC">           0 :    logic         dmcontrol_wren, dmcontrol_wren_Q;</span></span>
<span id="L187"><span class="lineNum">     187</span>              :    // command</span>
<span id="L188"><span class="lineNum">     188</span> <span class="tlaUNC">           0 :    logic         execute_command_ns, execute_command;</span></span>
<span id="L189"><span class="lineNum">     189</span> <span class="tlaUNC">           0 :    logic         command_wren, command_regno_wren;</span></span>
<span id="L190"><span class="lineNum">     190</span> <span class="tlaUNC">           0 :    logic         command_transfer_din;</span></span>
<span id="L191"><span class="lineNum">     191</span> <span class="tlaUNC">           0 :    logic         command_postexec_din;</span></span>
<span id="L192"><span class="lineNum">     192</span> <span class="tlaUNC">           0 :    logic [31:0]  command_din;</span></span>
<span id="L193"><span class="lineNum">     193</span> <span class="tlaUNC">           0 :    logic [3:0]   dbg_cmd_addr_incr;</span></span>
<span id="L194"><span class="lineNum">     194</span> <span class="tlaUNC">           0 :    logic [31:0]  dbg_cmd_curr_addr;</span></span>
<span id="L195"><span class="lineNum">     195</span> <span class="tlaUNC">           0 :    logic [31:0]  dbg_cmd_next_addr;</span></span>
<span id="L196"><span class="lineNum">     196</span>              : </span>
<span id="L197"><span class="lineNum">     197</span>              :    // needed to send the read data back for dmi reads</span>
<span id="L198"><span class="lineNum">     198</span> <span class="tlaUNC">           0 :    logic  [31:0] dmi_reg_rdata_din;</span></span>
<span id="L199"><span class="lineNum">     199</span>              : </span>
<span id="L200"><span class="lineNum">     200</span> <span class="tlaUNC">           0 :    sb_state_t    sb_state;</span></span>
<span id="L201"><span class="lineNum">     201</span> <span class="tlaUNC">           0 :    sb_state_t    sb_nxtstate;</span></span>
<span id="L202"><span class="lineNum">     202</span> <span class="tlaUNC">           0 :    logic         sb_state_en;</span></span>
<span id="L203"><span class="lineNum">     203</span>              : </span>
<span id="L204"><span class="lineNum">     204</span>              :    //System bus section</span>
<span id="L205"><span class="lineNum">     205</span> <span class="tlaUNC">           0 :    logic              sbcs_wren;</span></span>
<span id="L206"><span class="lineNum">     206</span> <span class="tlaUNC">           0 :    logic              sbcs_sbbusy_wren;</span></span>
<span id="L207"><span class="lineNum">     207</span> <span class="tlaGNC tlaBgGNC">           1 :    logic              sbcs_sbbusy_din;</span></span>
<span id="L208"><span class="lineNum">     208</span> <span class="tlaUNC tlaBgUNC">           0 :    logic              sbcs_sbbusyerror_wren;</span></span>
<span id="L209"><span class="lineNum">     209</span> <span class="tlaGNC tlaBgGNC">           1 :    logic              sbcs_sbbusyerror_din;</span></span>
<span id="L210"><span class="lineNum">     210</span>              : </span>
<span id="L211"><span class="lineNum">     211</span> <span class="tlaUNC tlaBgUNC">           0 :    logic              sbcs_sberror_wren;</span></span>
<span id="L212"><span class="lineNum">     212</span> <span class="tlaUNC">           0 :    logic [2:0]        sbcs_sberror_din;</span></span>
<span id="L213"><span class="lineNum">     213</span> <span class="tlaUNC">           0 :    logic              sbcs_unaligned;</span></span>
<span id="L214"><span class="lineNum">     214</span> <span class="tlaUNC">           0 :    logic              sbcs_illegal_size;</span></span>
<span id="L215"><span class="lineNum">     215</span> <span class="tlaUNC">           0 :    logic [19:15]      sbcs_reg_int;</span></span>
<span id="L216"><span class="lineNum">     216</span>              : </span>
<span id="L217"><span class="lineNum">     217</span>              :    // data</span>
<span id="L218"><span class="lineNum">     218</span> <span class="tlaUNC">           0 :    logic              sbdata0_reg_wren0;</span></span>
<span id="L219"><span class="lineNum">     219</span> <span class="tlaUNC">           0 :    logic              sbdata0_reg_wren1;</span></span>
<span id="L220"><span class="lineNum">     220</span> <span class="tlaUNC">           0 :    logic              sbdata0_reg_wren;</span></span>
<span id="L221"><span class="lineNum">     221</span> <span class="tlaUNC">           0 :    logic [31:0]       sbdata0_din;</span></span>
<span id="L222"><span class="lineNum">     222</span>              : </span>
<span id="L223"><span class="lineNum">     223</span> <span class="tlaUNC">           0 :    logic              sbdata1_reg_wren0;</span></span>
<span id="L224"><span class="lineNum">     224</span> <span class="tlaUNC">           0 :    logic              sbdata1_reg_wren1;</span></span>
<span id="L225"><span class="lineNum">     225</span> <span class="tlaUNC">           0 :    logic              sbdata1_reg_wren;</span></span>
<span id="L226"><span class="lineNum">     226</span> <span class="tlaUNC">           0 :    logic [31:0]       sbdata1_din;</span></span>
<span id="L227"><span class="lineNum">     227</span>              : </span>
<span id="L228"><span class="lineNum">     228</span> <span class="tlaUNC">           0 :    logic              sbaddress0_reg_wren0;</span></span>
<span id="L229"><span class="lineNum">     229</span> <span class="tlaUNC">           0 :    logic              sbaddress0_reg_wren1;</span></span>
<span id="L230"><span class="lineNum">     230</span> <span class="tlaUNC">           0 :    logic              sbaddress0_reg_wren;</span></span>
<span id="L231"><span class="lineNum">     231</span> <span class="tlaUNC">           0 :    logic [31:0]       sbaddress0_reg_din;</span></span>
<span id="L232"><span class="lineNum">     232</span> <span class="tlaUNC">           0 :    logic [3:0]        sbaddress0_incr;</span></span>
<span id="L233"><span class="lineNum">     233</span> <span class="tlaUNC">           0 :    logic              sbreadonaddr_access;</span></span>
<span id="L234"><span class="lineNum">     234</span> <span class="tlaUNC">           0 :    logic              sbreadondata_access;</span></span>
<span id="L235"><span class="lineNum">     235</span> <span class="tlaUNC">           0 :    logic              sbdata0wr_access;</span></span>
<span id="L236"><span class="lineNum">     236</span>              : </span>
<span id="L237"><span class="lineNum">     237</span> <span class="tlaUNC">           0 :    logic              sb_abmem_cmd_done_in, sb_abmem_data_done_in;</span></span>
<span id="L238"><span class="lineNum">     238</span> <span class="tlaUNC">           0 :    logic              sb_abmem_cmd_done_en, sb_abmem_data_done_en;</span></span>
<span id="L239"><span class="lineNum">     239</span> <span class="tlaUNC">           0 :    logic              sb_abmem_cmd_done, sb_abmem_data_done;</span></span>
<span id="L240"><span class="lineNum">     240</span> <span class="tlaUNC">           0 :    logic [31:0]       abmem_addr;</span></span>
<span id="L241"><span class="lineNum">     241</span> <span class="tlaUNC">           0 :    logic              abmem_addr_in_dccm_region, abmem_addr_in_iccm_region, abmem_addr_in_pic_region;</span></span>
<span id="L242"><span class="lineNum">     242</span> <span class="tlaUNC">           0 :    logic              abmem_addr_core_local;</span></span>
<span id="L243"><span class="lineNum">     243</span> <span class="tlaGNC tlaBgGNC">           1 :    logic              abmem_addr_external;</span></span>
<span id="L244"><span class="lineNum">     244</span>              : </span>
<span id="L245"><span class="lineNum">     245</span> <span class="tlaUNC tlaBgUNC">           0 :    logic              sb_cmd_pending, sb_abmem_cmd_pending;</span></span>
<span id="L246"><span class="lineNum">     246</span> <span class="tlaUNC">           0 :    logic              sb_abmem_cmd_write;</span></span>
<span id="L247"><span class="lineNum">     247</span> <span class="tlaUNC">           0 :    logic [2:0]        sb_abmem_cmd_size;</span></span>
<span id="L248"><span class="lineNum">     248</span> <span class="tlaUNC">           0 :    logic [31:0]       sb_abmem_cmd_addr;</span></span>
<span id="L249"><span class="lineNum">     249</span> <span class="tlaUNC">           0 :    logic [31:0]       sb_abmem_cmd_wdata;</span></span>
<span id="L250"><span class="lineNum">     250</span>              : </span>
<span id="L251"><span class="lineNum">     251</span> <span class="tlaUNC">           0 :    logic [2:0]        sb_cmd_size;</span></span>
<span id="L252"><span class="lineNum">     252</span> <span class="tlaUNC">           0 :    logic [31:0]       sb_cmd_addr;</span></span>
<span id="L253"><span class="lineNum">     253</span> <span class="tlaUNC">           0 :    logic [63:0]       sb_cmd_wdata;</span></span>
<span id="L254"><span class="lineNum">     254</span>              : </span>
<span id="L255"><span class="lineNum">     255</span> <span class="tlaUNC">           0 :    logic              sb_bus_cmd_read, sb_bus_cmd_write_addr, sb_bus_cmd_write_data;</span></span>
<span id="L256"><span class="lineNum">     256</span> <span class="tlaUNC">           0 :    logic              sb_bus_rsp_read, sb_bus_rsp_write;</span></span>
<span id="L257"><span class="lineNum">     257</span> <span class="tlaUNC">           0 :    logic              sb_bus_rsp_error;</span></span>
<span id="L258"><span class="lineNum">     258</span> <span class="tlaUNC">           0 :    logic [63:0]       sb_bus_rdata;</span></span>
<span id="L259"><span class="lineNum">     259</span>              : </span>
<span id="L260"><span class="lineNum">     260</span>              :    //registers</span>
<span id="L261"><span class="lineNum">     261</span> <span class="tlaUNC">           0 :    logic [31:0]       sbcs_reg;</span></span>
<span id="L262"><span class="lineNum">     262</span> <span class="tlaUNC">           0 :    logic [31:0]       sbaddress0_reg;</span></span>
<span id="L263"><span class="lineNum">     263</span> <span class="tlaUNC">           0 :    logic [31:0]       sbdata0_reg;</span></span>
<span id="L264"><span class="lineNum">     264</span> <span class="tlaUNC">           0 :    logic [31:0]       sbdata1_reg;</span></span>
<span id="L265"><span class="lineNum">     265</span>              : </span>
<span id="L266"><span class="lineNum">     266</span> <span class="tlaUNC">           0 :    logic              sb_abmem_cmd_arvalid, sb_abmem_cmd_awvalid, sb_abmem_cmd_wvalid;</span></span>
<span id="L267"><span class="lineNum">     267</span> <span class="tlaUNC">           0 :    logic              sb_abmem_read_pend;</span></span>
<span id="L268"><span class="lineNum">     268</span> <span class="tlaUNC">           0 :    logic              sb_cmd_awvalid, sb_cmd_wvalid, sb_cmd_arvalid;</span></span>
<span id="L269"><span class="lineNum">     269</span> <span class="tlaUNC">           0 :    logic              sb_read_pend;</span></span>
<span id="L270"><span class="lineNum">     270</span> <span class="tlaUNC">           0 :    logic [31:0]       sb_axi_addr;</span></span>
<span id="L271"><span class="lineNum">     271</span> <span class="tlaUNC">           0 :    logic [63:0]       sb_axi_wrdata;</span></span>
<span id="L272"><span class="lineNum">     272</span> <span class="tlaUNC">           0 :    logic [2:0]        sb_axi_size;</span></span>
<span id="L273"><span class="lineNum">     273</span>              : </span>
<span id="L274"><span class="lineNum">     274</span> <span class="tlaUNC">           0 :    logic              dbg_dm_rst_l;</span></span>
<span id="L275"><span class="lineNum">     275</span> <span class="tlaGNC tlaBgGNC">           1 :    logic              rst_l_sync;</span></span>
<span id="L276"><span class="lineNum">     276</span>              : </span>
<span id="L277"><span class="lineNum">     277</span>              :    //clken</span>
<span id="L278"><span class="lineNum">     278</span> <span class="tlaGNC">           2 :    logic              dbg_free_clken;</span></span>
<span id="L279"><span class="lineNum">     279</span> <span class="tlaGNC">       25188 :    logic              dbg_free_clk;</span></span>
<span id="L280"><span class="lineNum">     280</span>              : </span>
<span id="L281"><span class="lineNum">     281</span> <span class="tlaUNC tlaBgUNC">           0 :    logic              sb_free_clken;</span></span>
<span id="L282"><span class="lineNum">     282</span> <span class="tlaGNC tlaBgGNC">       25188 :    logic              sb_free_clk;</span></span>
<span id="L283"><span class="lineNum">     283</span>              : </span>
<span id="L284"><span class="lineNum">     284</span>              :    // clocking</span>
<span id="L285"><span class="lineNum">     285</span>              :    // used for the abstract commands.</span>
<span id="L286"><span class="lineNum">     286</span>              :    assign dbg_free_clken  = dmi_reg_en | execute_command | (dbg_state != IDLE) | dbg_state_en | dec_tlu_dbg_halted | dec_tlu_mpc_halted_only | dec_tlu_debug_mode | dbg_halt_req | clk_override;</span>
<span id="L287"><span class="lineNum">     287</span>              : </span>
<span id="L288"><span class="lineNum">     288</span>              :    // used for the system bus</span>
<span id="L289"><span class="lineNum">     289</span>              :    assign sb_free_clken = dmi_reg_en | execute_command | sb_state_en | (sb_state != SBIDLE) | clk_override;</span>
<span id="L290"><span class="lineNum">     290</span>              : </span>
<span id="L291"><span class="lineNum">     291</span>              :    rvoclkhdr dbg_free_cgc    (.en(dbg_free_clken), .l1clk(dbg_free_clk), .*);</span>
<span id="L292"><span class="lineNum">     292</span>              :    rvoclkhdr sb_free_cgc     (.en(sb_free_clken), .l1clk(sb_free_clk), .*);</span>
<span id="L293"><span class="lineNum">     293</span>              : </span>
<span id="L294"><span class="lineNum">     294</span>              :    // end clocking section</span>
<span id="L295"><span class="lineNum">     295</span>              : </span>
<span id="L296"><span class="lineNum">     296</span>              :    // Reset logic</span>
<span id="L297"><span class="lineNum">     297</span>              :    assign dbg_dm_rst_l = dbg_rst_l &amp; (dmcontrol_reg[0] | scan_mode);</span>
<span id="L298"><span class="lineNum">     298</span>              :    assign dbg_core_rst_l = ~dmcontrol_reg[1] | scan_mode;</span>
<span id="L299"><span class="lineNum">     299</span>              : </span>
<span id="L300"><span class="lineNum">     300</span>              :    // synchronize the rst</span>
<span id="L301"><span class="lineNum">     301</span>              :    rvsyncss #(1) rstl_syncff (.din(rst_l), .dout(rst_l_sync), .clk(free_clk), .rst_l(dbg_rst_l));</span>
<span id="L302"><span class="lineNum">     302</span>              : </span>
<span id="L303"><span class="lineNum">     303</span>              :    // system bus register</span>
<span id="L304"><span class="lineNum">     304</span>              :    // sbcs[31:29], sbcs - [22]:sbbusyerror, [21]: sbbusy, [20]:sbreadonaddr, [19:17]:sbaccess, [16]:sbautoincrement, [15]:sbreadondata, [14:12]:sberror, sbsize=32, 128=0, 64/32/16/8 are legal</span>
<span id="L305"><span class="lineNum">     305</span>              :    assign        sbcs_reg[31:29] = 3'b1;</span>
<span id="L306"><span class="lineNum">     306</span>              :    assign        sbcs_reg[28:23] = '0;</span>
<span id="L307"><span class="lineNum">     307</span>              :    assign        sbcs_reg[19:15] = {sbcs_reg_int[19], ~sbcs_reg_int[18], sbcs_reg_int[17:15]};</span>
<span id="L308"><span class="lineNum">     308</span>              :    assign        sbcs_reg[11:5]  = 7'h20;</span>
<span id="L309"><span class="lineNum">     309</span>              :    assign        sbcs_reg[4:0]   = 5'b01111;</span>
<span id="L310"><span class="lineNum">     310</span>              :    assign        sbcs_wren = (dmi_reg_addr ==  7'h38) &amp; dmi_reg_en &amp; dmi_reg_wr_en &amp; (sb_state == SBIDLE);</span>
<span id="L311"><span class="lineNum">     311</span>              :    assign        sbcs_sbbusyerror_wren = (sbcs_wren &amp; dmi_reg_wdata[22]) |</span>
<span id="L312"><span class="lineNum">     312</span>              :                                          (sbcs_reg[21] &amp; dmi_reg_en &amp; ((dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h39)) | (dmi_reg_addr == 7'h3c) | (dmi_reg_addr == 7'h3d)));</span>
<span id="L313"><span class="lineNum">     313</span>              :    assign        sbcs_sbbusyerror_din = ~(sbcs_wren &amp; dmi_reg_wdata[22]);   // Clear when writing one</span>
<span id="L314"><span class="lineNum">     314</span>              : </span>
<span id="L315"><span class="lineNum">     315</span>              :    rvdffs #(1) sbcs_sbbusyerror_reg  (.din(sbcs_sbbusyerror_din),  .dout(sbcs_reg[22]),    .en(sbcs_sbbusyerror_wren), .rst_l(dbg_dm_rst_l), .clk(sb_free_clk));</span>
<span id="L316"><span class="lineNum">     316</span>              :    rvdffs #(1) sbcs_sbbusy_reg       (.din(sbcs_sbbusy_din),       .dout(sbcs_reg[21]),    .en(sbcs_sbbusy_wren),      .rst_l(dbg_dm_rst_l), .clk(sb_free_clk));</span>
<span id="L317"><span class="lineNum">     317</span>              :    rvdffs #(1) sbcs_sbreadonaddr_reg (.din(dmi_reg_wdata[20]),     .dout(sbcs_reg[20]),    .en(sbcs_wren),             .rst_l(dbg_dm_rst_l), .clk(sb_free_clk));</span>
<span id="L318"><span class="lineNum">     318</span>              :    rvdffs #(5) sbcs_misc_reg         (.din({dmi_reg_wdata[19],~dmi_reg_wdata[18],dmi_reg_wdata[17:15]}),</span>
<span id="L319"><span class="lineNum">     319</span>              :                                       .dout(sbcs_reg_int[19:15]), .en(sbcs_wren),             .rst_l(dbg_dm_rst_l), .clk(sb_free_clk));</span>
<span id="L320"><span class="lineNum">     320</span>              :    rvdffs #(3) sbcs_error_reg        (.din(sbcs_sberror_din[2:0]), .dout(sbcs_reg[14:12]), .en(sbcs_sberror_wren),     .rst_l(dbg_dm_rst_l), .clk(sb_free_clk));</span>
<span id="L321"><span class="lineNum">     321</span>              : </span>
<span id="L322"><span class="lineNum">     322</span>              :    assign sbcs_unaligned =    ((sbcs_reg[19:17] == 3'b001) &amp;  sbaddress0_reg[0]) |</span>
<span id="L323"><span class="lineNum">     323</span>              :                               ((sbcs_reg[19:17] == 3'b010) &amp;  (|sbaddress0_reg[1:0])) |</span>
<span id="L324"><span class="lineNum">     324</span>              :                               ((sbcs_reg[19:17] == 3'b011) &amp;  (|sbaddress0_reg[2:0]));</span>
<span id="L325"><span class="lineNum">     325</span>              : </span>
<span id="L326"><span class="lineNum">     326</span>              :    assign sbcs_illegal_size = sbcs_reg[19];    // Anything bigger than 64 bits is illegal</span>
<span id="L327"><span class="lineNum">     327</span>              : </span>
<span id="L328"><span class="lineNum">     328</span>              :    assign sbaddress0_incr[3:0] = ({4{(sbcs_reg[19:17] == 3'h0)}} &amp;  4'b0001) |</span>
<span id="L329"><span class="lineNum">     329</span>              :                                  ({4{(sbcs_reg[19:17] == 3'h1)}} &amp;  4'b0010) |</span>
<span id="L330"><span class="lineNum">     330</span>              :                                  ({4{(sbcs_reg[19:17] == 3'h2)}} &amp;  4'b0100) |</span>
<span id="L331"><span class="lineNum">     331</span>              :                                  ({4{(sbcs_reg[19:17] == 3'h3)}} &amp;  4'b1000);</span>
<span id="L332"><span class="lineNum">     332</span>              : </span>
<span id="L333"><span class="lineNum">     333</span>              :    // sbdata</span>
<span id="L334"><span class="lineNum">     334</span>              :    assign        sbdata0_reg_wren0   = dmi_reg_en &amp; dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h3c);   // write data only when single read is 0</span>
<span id="L335"><span class="lineNum">     335</span>              :    assign        sbdata0_reg_wren1   = (sb_state == RSP_RD) &amp; sb_state_en &amp; ~sbcs_sberror_wren;</span>
<span id="L336"><span class="lineNum">     336</span>              :    assign        sbdata0_reg_wren    = sbdata0_reg_wren0 | sbdata0_reg_wren1;</span>
<span id="L337"><span class="lineNum">     337</span>              : </span>
<span id="L338"><span class="lineNum">     338</span>              :    assign        sbdata1_reg_wren0   = dmi_reg_en &amp; dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h3d);   // write data only when single read is 0;</span>
<span id="L339"><span class="lineNum">     339</span>              :    assign        sbdata1_reg_wren1   = (sb_state == RSP_RD) &amp; sb_state_en &amp; ~sbcs_sberror_wren;</span>
<span id="L340"><span class="lineNum">     340</span>              :    assign        sbdata1_reg_wren    = sbdata1_reg_wren0 | sbdata1_reg_wren1;</span>
<span id="L341"><span class="lineNum">     341</span>              : </span>
<span id="L342"><span class="lineNum">     342</span>              :    assign        sbdata0_din[31:0]   = ({32{sbdata0_reg_wren0}} &amp; dmi_reg_wdata[31:0]) |</span>
<span id="L343"><span class="lineNum">     343</span>              :                                        ({32{sbdata0_reg_wren1}} &amp; sb_bus_rdata[31:0]);</span>
<span id="L344"><span class="lineNum">     344</span>              :    assign        sbdata1_din[31:0]   = ({32{sbdata1_reg_wren0}} &amp; dmi_reg_wdata[31:0]) |</span>
<span id="L345"><span class="lineNum">     345</span>              :                                        ({32{sbdata1_reg_wren1}} &amp; sb_bus_rdata[63:32]);</span>
<span id="L346"><span class="lineNum">     346</span>              : </span>
<span id="L347"><span class="lineNum">     347</span>              :    rvdffe #(32)    dbg_sbdata0_reg    (.*, .din(sbdata0_din[31:0]), .dout(sbdata0_reg[31:0]), .en(sbdata0_reg_wren), .rst_l(dbg_dm_rst_l));</span>
<span id="L348"><span class="lineNum">     348</span>              :    rvdffe #(32)    dbg_sbdata1_reg    (.*, .din(sbdata1_din[31:0]), .dout(sbdata1_reg[31:0]), .en(sbdata1_reg_wren), .rst_l(dbg_dm_rst_l));</span>
<span id="L349"><span class="lineNum">     349</span>              : </span>
<span id="L350"><span class="lineNum">     350</span>              :     // sbaddress</span>
<span id="L351"><span class="lineNum">     351</span>              :    assign        sbaddress0_reg_wren0   = dmi_reg_en &amp; dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h39);</span>
<span id="L352"><span class="lineNum">     352</span>              :    assign        sbaddress0_reg_wren    = sbaddress0_reg_wren0 | sbaddress0_reg_wren1;</span>
<span id="L353"><span class="lineNum">     353</span>              :    assign        sbaddress0_reg_din[31:0]= ({32{sbaddress0_reg_wren0}} &amp; dmi_reg_wdata[31:0]) |</span>
<span id="L354"><span class="lineNum">     354</span>              :                                            ({32{sbaddress0_reg_wren1}} &amp; (32'(sbaddress0_reg[31:0] + {28'b0,sbaddress0_incr[3:0]})));</span>
<span id="L355"><span class="lineNum">     355</span>              :    rvdffe #(32)    dbg_sbaddress0_reg    (.*, .din(sbaddress0_reg_din[31:0]), .dout(sbaddress0_reg[31:0]), .en(sbaddress0_reg_wren), .rst_l(dbg_dm_rst_l));</span>
<span id="L356"><span class="lineNum">     356</span>              : </span>
<span id="L357"><span class="lineNum">     357</span>              :    assign sbreadonaddr_access = dmi_reg_en &amp; dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h39) &amp; sbcs_reg[20];   // if readonaddr is set the next command will start upon writing of addr0</span>
<span id="L358"><span class="lineNum">     358</span>              :    assign sbreadondata_access = dmi_reg_en &amp; ~dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h3c) &amp; sbcs_reg[15];  // if readondata is set the next command will start upon reading of data0</span>
<span id="L359"><span class="lineNum">     359</span>              :    assign sbdata0wr_access  = dmi_reg_en &amp;  dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h3c);                   // write to sbdata0 will start write command to system bus</span>
<span id="L360"><span class="lineNum">     360</span>              : </span>
<span id="L361"><span class="lineNum">     361</span>              :    // memory mapped registers</span>
<span id="L362"><span class="lineNum">     362</span>              :    // dmcontrol register has only 5 bits implemented. 31: haltreq, 30: resumereq, 28: ackhavereset, 1: ndmreset, 0: dmactive.</span>
<span id="L363"><span class="lineNum">     363</span>              :    // rest all the bits are zeroed out</span>
<span id="L364"><span class="lineNum">     364</span>              :    // dmactive flop is reset based on core rst_l, all other flops use dm_rst_l</span>
<span id="L365"><span class="lineNum">     365</span>              :    assign dmcontrol_wren      = (dmi_reg_addr ==  7'h10) &amp; dmi_reg_en &amp; dmi_reg_wr_en;</span>
<span id="L366"><span class="lineNum">     366</span>              :    assign dmcontrol_reg[29]   = '0;</span>
<span id="L367"><span class="lineNum">     367</span>              :    assign dmcontrol_reg[27:2] = '0;</span>
<span id="L368"><span class="lineNum">     368</span>              :    assign resumereq           = dmcontrol_reg[30] &amp; ~dmcontrol_reg[31] &amp; dmcontrol_wren_Q;</span>
<span id="L369"><span class="lineNum">     369</span>              :    rvdffs #(4) dmcontrolff (.din({dmi_reg_wdata[31:30],dmi_reg_wdata[28],dmi_reg_wdata[1]}), .dout({dmcontrol_reg[31:30], dmcontrol_reg[28], dmcontrol_reg[1]}), .en(dmcontrol_wren), .rst_l(dbg_dm_rst_l), .clk(dbg_free_clk));</span>
<span id="L370"><span class="lineNum">     370</span>              :    rvdffs #(1) dmcontrol_dmactive_ff (.din(dmi_reg_wdata[0]), .dout(dmcontrol_reg[0]), .en(dmcontrol_wren), .rst_l(dbg_rst_l), .clk(dbg_free_clk));</span>
<span id="L371"><span class="lineNum">     371</span>              :    rvdff  #(1) dmcontrol_wrenff(.din(dmcontrol_wren), .dout(dmcontrol_wren_Q), .rst_l(dbg_dm_rst_l), .clk(dbg_free_clk));</span>
<span id="L372"><span class="lineNum">     372</span>              : </span>
<span id="L373"><span class="lineNum">     373</span>              :    // dmstatus register bits that are implemented</span>
<span id="L374"><span class="lineNum">     374</span>              :    // [19:18]-havereset,[17:16]-resume ack, [9:8]-halted, [3:0]-version</span>
<span id="L375"><span class="lineNum">     375</span>              :    // rest all the bits are zeroed out</span>
<span id="L376"><span class="lineNum">     376</span>              :    //assign dmstatus_wren       = (dmi_reg_addr[31:0] ==  32'h11) &amp; dmi_reg_en;</span>
<span id="L377"><span class="lineNum">     377</span>              :    assign dmstatus_reg[31:20] = '0;</span>
<span id="L378"><span class="lineNum">     378</span>              :    assign dmstatus_reg[19:18] = {2{dmstatus_havereset}};</span>
<span id="L379"><span class="lineNum">     379</span>              :    assign dmstatus_reg[15:14] = '0;</span>
<span id="L380"><span class="lineNum">     380</span>              :    assign dmstatus_reg[7]     = '1;</span>
<span id="L381"><span class="lineNum">     381</span>              :    assign dmstatus_reg[6:4]   = '0;</span>
<span id="L382"><span class="lineNum">     382</span>              :    assign dmstatus_reg[17:16] = {2{dmstatus_resumeack}};</span>
<span id="L383"><span class="lineNum">     383</span>              :    assign dmstatus_reg[13:12] = {2{dmstatus_unavail}};</span>
<span id="L384"><span class="lineNum">     384</span>              :    assign dmstatus_reg[11:10] = {2{dmstatus_running}};</span>
<span id="L385"><span class="lineNum">     385</span>              :    assign dmstatus_reg[9:8]   = {2{dmstatus_halted}};</span>
<span id="L386"><span class="lineNum">     386</span>              :    assign dmstatus_reg[3:0]   = 4'h2;</span>
<span id="L387"><span class="lineNum">     387</span>              : </span>
<span id="L388"><span class="lineNum">     388</span>              :    assign dmstatus_resumeack_wren = ((dbg_state == RESUMING) &amp; dec_tlu_resume_ack) | (dmstatus_resumeack &amp; resumereq &amp; dmstatus_halted);</span>
<span id="L389"><span class="lineNum">     389</span>              :    assign dmstatus_resumeack_din  = (dbg_state == RESUMING) &amp; dec_tlu_resume_ack;</span>
<span id="L390"><span class="lineNum">     390</span>              : </span>
<span id="L391"><span class="lineNum">     391</span>              :    assign dmstatus_haveresetn_wren  = (dmi_reg_addr == 7'h10) &amp; dmi_reg_wdata[28] &amp; dmi_reg_en &amp; dmi_reg_wr_en &amp; dmcontrol_reg[0];   // clear the havereset</span>
<span id="L392"><span class="lineNum">     392</span>              :    assign dmstatus_havereset        = ~dmstatus_haveresetn;</span>
<span id="L393"><span class="lineNum">     393</span>              : </span>
<span id="L394"><span class="lineNum">     394</span>              :    assign dmstatus_unavail = dmcontrol_reg[1] | ~rst_l_sync;</span>
<span id="L395"><span class="lineNum">     395</span>              :    assign dmstatus_running = ~(dmstatus_unavail | dmstatus_halted);</span>
<span id="L396"><span class="lineNum">     396</span>              : </span>
<span id="L397"><span class="lineNum">     397</span>              :    rvdffs  #(1) dmstatus_resumeack_reg  (.din(dmstatus_resumeack_din), .dout(dmstatus_resumeack), .en(dmstatus_resumeack_wren), .rst_l(dbg_dm_rst_l), .clk(dbg_free_clk));</span>
<span id="L398"><span class="lineNum">     398</span>              :    rvdff   #(1) dmstatus_halted_reg     (.din(dec_tlu_dbg_halted &amp; ~dec_tlu_mpc_halted_only),     .dout(dmstatus_halted), .rst_l(dbg_dm_rst_l), .clk(dbg_free_clk));</span>
<span id="L399"><span class="lineNum">     399</span>              :    rvdffs  #(1) dmstatus_haveresetn_reg (.din(1'b1), .dout(dmstatus_haveresetn), .en(dmstatus_haveresetn_wren), .rst_l(rst_l), .clk(dbg_free_clk));</span>
<span id="L400"><span class="lineNum">     400</span>              : </span>
<span id="L401"><span class="lineNum">     401</span>              :    // haltsum0 register</span>
<span id="L402"><span class="lineNum">     402</span>              :    assign haltsum0_reg[31:1] = '0;</span>
<span id="L403"><span class="lineNum">     403</span>              :    assign haltsum0_reg[0]    = dmstatus_halted;</span>
<span id="L404"><span class="lineNum">     404</span>              : </span>
<span id="L405"><span class="lineNum">     405</span>              :    // abstractcs register</span>
<span id="L406"><span class="lineNum">     406</span>              :    // bits implemted are [12] - busy and [10:8]= command error</span>
<span id="L407"><span class="lineNum">     407</span>              :    assign        abstractcs_reg[31:13] = '0;</span>
<span id="L408"><span class="lineNum">     408</span>              :    assign        abstractcs_reg[11]    = '0;</span>
<span id="L409"><span class="lineNum">     409</span>              :    assign        abstractcs_reg[7:4]   = '0;</span>
<span id="L410"><span class="lineNum">     410</span>              :    assign        abstractcs_reg[3:0]   = 4'h2;    // One data register</span>
<span id="L411"><span class="lineNum">     411</span>              : </span>
<span id="L412"><span class="lineNum">     412</span>              :    assign        abstractcs_error_sel0 = abstractcs_reg[12] &amp; ~(|abstractcs_reg[10:8]) &amp; dmi_reg_en &amp; ((dmi_reg_wr_en &amp; ((dmi_reg_addr == 7'h16) | (dmi_reg_addr == 7'h17)) | (dmi_reg_addr == 7'h18)) |</span>
<span id="L413"><span class="lineNum">     413</span>              :                                                                                                        (dmi_reg_addr == 7'h4) | (dmi_reg_addr == 7'h5));</span>
<span id="L414"><span class="lineNum">     414</span>              :    assign        abstractcs_error_sel1 = execute_command &amp; ~(|abstractcs_reg[10:8]) &amp;</span>
<span id="L415"><span class="lineNum">     415</span>              :                                          ((~((command_reg[31:24] == 8'b0) | (command_reg[31:24] == 8'h2)))                      |   // Illegal command</span>
<span id="L416"><span class="lineNum">     416</span>              :                                           (((command_reg[22:20] == 3'b011) | (command_reg[22])) &amp; (command_reg[31:24] == 8'h2)) |   // Illegal abstract memory size (can't be DW or higher)</span>
<span id="L417"><span class="lineNum">     417</span>              :                                           ((command_reg[22:20] != 3'b010) &amp; ((command_reg[31:24] == 8'h0) &amp; command_reg[17]))   |   // Illegal abstract reg size</span>
<span id="L418"><span class="lineNum">     418</span>              :                                           ((command_reg[31:24] == 8'h0) &amp; command_reg[18]));                                          //postexec for abstract register access</span>
<span id="L419"><span class="lineNum">     419</span>              :    assign        abstractcs_error_sel2 = ((core_dbg_cmd_done &amp; core_dbg_cmd_fail) |                   // exception from core</span>
<span id="L420"><span class="lineNum">     420</span>              :                                           (execute_command &amp; (command_reg[31:24] == 8'h0) &amp;           // unimplemented regs</span>
<span id="L421"><span class="lineNum">     421</span>              :                                                 (((command_reg[15:12] == 4'h1) &amp; (command_reg[11:5] != 0)) | (command_reg[15:13] != 0)))) &amp; ~(|abstractcs_reg[10:8]);</span>
<span id="L422"><span class="lineNum">     422</span>              :    assign        abstractcs_error_sel3 = execute_command &amp; (dbg_state != HALTED) &amp; ~(|abstractcs_reg[10:8]);</span>
<span id="L423"><span class="lineNum">     423</span>              :    assign        abstractcs_error_sel4 = dbg_sb_bus_error &amp; dbg_bus_clk_en &amp; ~(|abstractcs_reg[10:8]);// sb bus error for abstract memory command</span>
<span id="L424"><span class="lineNum">     424</span>              :    assign        abstractcs_error_sel5 = execute_command &amp; (command_reg[31:24] == 8'h2) &amp; ~(|abstractcs_reg[10:8]) &amp;</span>
<span id="L425"><span class="lineNum">     425</span>              :                                          (((command_reg[22:20] == 3'b001) &amp; data1_reg[0]) | ((command_reg[22:20] == 3'b010) &amp; (|data1_reg[1:0])));  //Unaligned address for abstract memory</span>
<span id="L426"><span class="lineNum">     426</span>              :    assign        abstractcs_error_sel6 = (dmi_reg_addr ==  7'h16) &amp; dmi_reg_en &amp; dmi_reg_wr_en;</span>
<span id="L427"><span class="lineNum">     427</span>              : </span>
<span id="L428"><span class="lineNum">     428</span>              :    assign        abstractcs_error_din[2:0]  = abstractcs_error_sel0 ? 3'b001 :                  // writing command or abstractcs while a command was executing. Or accessing data0</span>
<span id="L429"><span class="lineNum">     429</span>              :                                                  abstractcs_error_sel1 ? 3'b010 :               // writing a illegal command type to cmd field of command</span>
<span id="L430"><span class="lineNum">     430</span>              :                                                     abstractcs_error_sel2 ? 3'b011 :            // exception while running command</span>
<span id="L431"><span class="lineNum">     431</span>              :                                                        abstractcs_error_sel3 ? 3'b100 :         // writing a comnand when not in the halted state</span>
<span id="L432"><span class="lineNum">     432</span>              :                                                           abstractcs_error_sel4 ? 3'b101 :      // Bus error</span>
<span id="L433"><span class="lineNum">     433</span>              :                                                              abstractcs_error_sel5 ? 3'b111 :   // unaligned or illegal size abstract memory command</span>
<span id="L434"><span class="lineNum">     434</span>              :                                                                 abstractcs_error_sel6 ? (~dmi_reg_wdata[10:8] &amp; abstractcs_reg[10:8]) :   //W1C</span>
<span id="L435"><span class="lineNum">     435</span>              :                                                                                         abstractcs_reg[10:8];                             //hold</span>
<span id="L436"><span class="lineNum">     436</span>              : </span>
<span id="L437"><span class="lineNum">     437</span>              :    rvdffs #(1) dmabstractcs_busy_reg  (.din(abstractcs_busy_din), .dout(abstractcs_reg[12]), .en(abstractcs_busy_wren), .rst_l(dbg_dm_rst_l), .clk(dbg_free_clk));</span>
<span id="L438"><span class="lineNum">     438</span>              :    rvdff  #(3) dmabstractcs_error_reg (.din(abstractcs_error_din[2:0]), .dout(abstractcs_reg[10:8]), .rst_l(dbg_dm_rst_l), .clk(dbg_free_clk));</span>
<span id="L439"><span class="lineNum">     439</span>              : </span>
<span id="L440"><span class="lineNum">     440</span>              :     // abstract auto reg</span>
<span id="L441"><span class="lineNum">     441</span>              :    assign abstractauto_reg_wren  = dmi_reg_en &amp; dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h18) &amp; ~abstractcs_reg[12];</span>
<span id="L442"><span class="lineNum">     442</span>              :    rvdffs #(2) dbg_abstractauto_reg (.*, .din(dmi_reg_wdata[1:0]), .dout(abstractauto_reg[1:0]), .en(abstractauto_reg_wren), .rst_l(dbg_dm_rst_l), .clk(dbg_free_clk));</span>
<span id="L443"><span class="lineNum">     443</span>              : </span>
<span id="L444"><span class="lineNum">     444</span>              :    // command register - implemented all the bits in this register</span>
<span id="L445"><span class="lineNum">     445</span>              :    // command[16] = 1: write, 0: read</span>
<span id="L446"><span class="lineNum">     446</span>              :    assign execute_command_ns = command_wren |</span>
<span id="L447"><span class="lineNum">     447</span>              :                                (dmi_reg_en &amp; ~abstractcs_reg[12] &amp; (((dmi_reg_addr == 7'h4) &amp; abstractauto_reg[0]) | ((dmi_reg_addr == 7'h5) &amp; abstractauto_reg[1])));</span>
<span id="L448"><span class="lineNum">     448</span>              :    assign command_wren = (dmi_reg_addr ==  7'h17) &amp; dmi_reg_en &amp; dmi_reg_wr_en;</span>
<span id="L449"><span class="lineNum">     449</span>              :    assign command_regno_wren = command_wren | ((command_reg[31:24] == 8'h0) &amp; command_reg[19] &amp; (dbg_state == CMD_DONE) &amp; ~(|abstractcs_reg[10:8]));  // aarpostincrement</span>
<span id="L450"><span class="lineNum">     450</span>              :    assign command_postexec_din = (dmi_reg_wdata[31:24] == 8'h0) &amp; dmi_reg_wdata[18];</span>
<span id="L451"><span class="lineNum">     451</span>              :    assign command_transfer_din = (dmi_reg_wdata[31:24] == 8'h0) &amp; dmi_reg_wdata[17];</span>
<span id="L452"><span class="lineNum">     452</span>              :    assign command_din[31:16] = {dmi_reg_wdata[31:24],1'b0,dmi_reg_wdata[22:19],command_postexec_din,command_transfer_din, dmi_reg_wdata[16]};</span>
<span id="L453"><span class="lineNum">     453</span>              :    assign command_din[15:0] =  command_wren ? dmi_reg_wdata[15:0] : dbg_cmd_next_addr[15:0];</span>
<span id="L454"><span class="lineNum">     454</span>              :    rvdff  #(1)  execute_commandff   (.*, .din(execute_command_ns), .dout(execute_command), .clk(dbg_free_clk), .rst_l(dbg_dm_rst_l));</span>
<span id="L455"><span class="lineNum">     455</span>              :    rvdffe #(16) dmcommand_reg       (.*, .din(command_din[31:16]), .dout(command_reg[31:16]), .en(command_wren), .rst_l(dbg_dm_rst_l));</span>
<span id="L456"><span class="lineNum">     456</span>              :    rvdffe #(16) dmcommand_regno_reg (.*, .din(command_din[15:0]),  .dout(command_reg[15:0]),  .en(command_regno_wren), .rst_l(dbg_dm_rst_l));</span>
<span id="L457"><span class="lineNum">     457</span>              : </span>
<span id="L458"><span class="lineNum">     458</span>              :   // data0 reg</span>
<span id="L459"><span class="lineNum">     459</span>              :    assign data0_reg_wren0   = (dmi_reg_en &amp; dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h4) &amp; (dbg_state == HALTED) &amp; ~abstractcs_reg[12]);</span>
<span id="L460"><span class="lineNum">     460</span>              :    assign data0_reg_wren1   = core_dbg_cmd_done &amp; (dbg_state == CORE_CMD_WAIT) &amp; ~command_reg[16];</span>
<span id="L461"><span class="lineNum">     461</span>              :    assign data0_reg_wren    = data0_reg_wren0 | data0_reg_wren1 | data0_reg_wren2;</span>
<span id="L462"><span class="lineNum">     462</span>              : </span>
<span id="L463"><span class="lineNum">     463</span>              :    assign data0_din[31:0]   = ({32{data0_reg_wren0}} &amp; dmi_reg_wdata[31:0])   |</span>
<span id="L464"><span class="lineNum">     464</span>              :                               ({32{data0_reg_wren1}} &amp; core_dbg_rddata[31:0]) |</span>
<span id="L465"><span class="lineNum">     465</span>              :                               ({32{data0_reg_wren2}} &amp; sb_bus_rdata[31:0]);</span>
<span id="L466"><span class="lineNum">     466</span>              : </span>
<span id="L467"><span class="lineNum">     467</span>              :    rvdffe #(32) dbg_data0_reg (.*, .din(data0_din[31:0]), .dout(data0_reg[31:0]), .en(data0_reg_wren), .rst_l(dbg_dm_rst_l));</span>
<span id="L468"><span class="lineNum">     468</span>              : </span>
<span id="L469"><span class="lineNum">     469</span>              :    // data 1</span>
<span id="L470"><span class="lineNum">     470</span>              :    assign data1_reg_wren0   = (dmi_reg_en &amp; dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h5) &amp; (dbg_state == HALTED) &amp; ~abstractcs_reg[12]);</span>
<span id="L471"><span class="lineNum">     471</span>              :    assign data1_reg_wren1   = (dbg_state == CMD_DONE) &amp; (command_reg[31:24] == 8'h2) &amp; command_reg[19] &amp; ~(|abstractcs_reg[10:8]);   // aampostincrement</span>
<span id="L472"><span class="lineNum">     472</span>              :    assign data1_reg_wren    = data1_reg_wren0 | data1_reg_wren1;</span>
<span id="L473"><span class="lineNum">     473</span>              : </span>
<span id="L474"><span class="lineNum">     474</span>              :    assign data1_din[31:0]   = ({32{data1_reg_wren0}} &amp; dmi_reg_wdata[31:0]) |</span>
<span id="L475"><span class="lineNum">     475</span>              :                               ({32{data1_reg_wren1}} &amp; dbg_cmd_next_addr[31:0]);</span>
<span id="L476"><span class="lineNum">     476</span>              : </span>
<span id="L477"><span class="lineNum">     477</span>              :    rvdffe #(32)    dbg_data1_reg    (.*, .din(data1_din[31:0]), .dout(data1_reg[31:0]), .en(data1_reg_wren), .rst_l(dbg_dm_rst_l));</span>
<span id="L478"><span class="lineNum">     478</span>              : </span>
<span id="L479"><span class="lineNum">     479</span>              :    rvdffs #(1) sb_abmem_cmd_doneff  (.din(sb_abmem_cmd_done_in),  .dout(sb_abmem_cmd_done),  .en(sb_abmem_cmd_done_en),  .clk(dbg_free_clk), .rst_l(dbg_dm_rst_l), .*);</span>
<span id="L480"><span class="lineNum">     480</span>              :    rvdffs #(1) sb_abmem_data_doneff (.din(sb_abmem_data_done_in), .dout(sb_abmem_data_done), .en(sb_abmem_data_done_en), .clk(dbg_free_clk), .rst_l(dbg_dm_rst_l), .*);</span>
<span id="L481"><span class="lineNum">     481</span>              : </span>
<span id="L482"><span class="lineNum">     482</span>              :    // FSM to control the debug mode entry, command send/recieve, and Resume flow.</span>
<span id="L483"><span class="lineNum">     483</span> <span class="tlaGNC">           1 :    always_comb begin</span></span>
<span id="L484"><span class="lineNum">     484</span> <span class="tlaGNC">           1 :       dbg_nxtstate            = IDLE;</span></span>
<span id="L485"><span class="lineNum">     485</span> <span class="tlaGNC">           1 :       dbg_state_en            = 1'b0;</span></span>
<span id="L486"><span class="lineNum">     486</span> <span class="tlaGNC">           1 :       abstractcs_busy_wren    = 1'b0;</span></span>
<span id="L487"><span class="lineNum">     487</span> <span class="tlaGNC">           1 :       abstractcs_busy_din     = 1'b0;</span></span>
<span id="L488"><span class="lineNum">     488</span> <span class="tlaGNC">           1 :       dbg_halt_req            = dmcontrol_wren_Q &amp; dmcontrol_reg[31];      // single pulse output to the core. Need to drive every time this register is written since core might be halted due to MPC</span></span>
<span id="L489"><span class="lineNum">     489</span> <span class="tlaGNC">           1 :       dbg_resume_req          = 1'b0;                                      // single pulse output to the core</span></span>
<span id="L490"><span class="lineNum">     490</span> <span class="tlaGNC">           1 :       dbg_sb_bus_error        = 1'b0;</span></span>
<span id="L491"><span class="lineNum">     491</span> <span class="tlaGNC">           1 :       data0_reg_wren2         = 1'b0;</span></span>
<span id="L492"><span class="lineNum">     492</span> <span class="tlaGNC">           1 :       sb_abmem_cmd_done_in    = 1'b0;</span></span>
<span id="L493"><span class="lineNum">     493</span> <span class="tlaGNC">           1 :       sb_abmem_data_done_in   = 1'b0;</span></span>
<span id="L494"><span class="lineNum">     494</span> <span class="tlaGNC">           1 :       sb_abmem_cmd_done_en    = 1'b0;</span></span>
<span id="L495"><span class="lineNum">     495</span> <span class="tlaGNC">           1 :       sb_abmem_data_done_en   = 1'b0;</span></span>
<span id="L496"><span class="lineNum">     496</span>              : </span>
<span id="L497"><span class="lineNum">     497</span> <span class="tlaGNC">           1 :        case (dbg_state)</span></span>
<span id="L498"><span class="lineNum">     498</span> <span class="tlaGNC">       12594 :             IDLE: begin</span></span>
<span id="L499"><span class="lineNum">     499</span> <span class="tlaGNC">       12594 :                      dbg_nxtstate         = (dmstatus_reg[9] | dec_tlu_mpc_halted_only) ? HALTED : HALTING;         // initiate the halt command to the core</span></span>
<span id="L500"><span class="lineNum">     500</span> <span class="tlaGNC">       12594 :                      dbg_state_en         = dmcontrol_reg[31] | dmstatus_reg[9] | dec_tlu_mpc_halted_only;      // when the jtag writes the halt bit in the DM register, OR when the status indicates H</span></span>
<span id="L501"><span class="lineNum">     501</span> <span class="tlaGNC">       12594 :                      dbg_halt_req         = dmcontrol_reg[31];               // only when jtag has written the halt_req bit in the control. Removed debug mode qualification during MPC changes</span></span>
<span id="L502"><span class="lineNum">     502</span>              :             end</span>
<span id="L503"><span class="lineNum">     503</span> <span class="tlaUNC tlaBgUNC">           0 :             HALTING : begin</span></span>
<span id="L504"><span class="lineNum">     504</span> <span class="tlaUNC">           0 :                      dbg_nxtstate         = HALTED;                                 // Goto HALTED once the core sends an ACK</span></span>
<span id="L505"><span class="lineNum">     505</span> <span class="tlaUNC">           0 :                      dbg_state_en         = dmstatus_reg[9] | dec_tlu_mpc_halted_only;     // core indicates halted</span></span>
<span id="L506"><span class="lineNum">     506</span>              :             end</span>
<span id="L507"><span class="lineNum">     507</span> <span class="tlaUNC">           0 :             HALTED: begin</span></span>
<span id="L508"><span class="lineNum">     508</span>              :                      // wait for halted to go away before send to resume. Else start of new command</span>
<span id="L509"><span class="lineNum">     509</span> <span class="tlaUNC">           0 :                      dbg_nxtstate         = dmstatus_reg[9] ? (resumereq ? RESUMING : (((command_reg[31:24] == 8'h2) &amp; abmem_addr_external) ? SB_CMD_START : CORE_CMD_START)) :</span></span>
<span id="L510"><span class="lineNum">     510</span> <span class="tlaUNC">           0 :                                                                                     (dmcontrol_reg[31] ? HALTING : IDLE);       // This is MPC halted case</span></span>
<span id="L511"><span class="lineNum">     511</span> <span class="tlaUNC">           0 :                      dbg_state_en         = (dmstatus_reg[9] &amp; resumereq) | execute_command | ~(dmstatus_reg[9] | dec_tlu_mpc_halted_only);</span></span>
<span id="L512"><span class="lineNum">     512</span> <span class="tlaUNC">           0 :                      abstractcs_busy_wren = dbg_state_en &amp; ((dbg_nxtstate == CORE_CMD_START) | (dbg_nxtstate == SB_CMD_START));                 // write busy when a new command was written by jtag</span></span>
<span id="L513"><span class="lineNum">     513</span> <span class="tlaUNC">           0 :                      abstractcs_busy_din  = 1'b1;</span></span>
<span id="L514"><span class="lineNum">     514</span> <span class="tlaUNC">           0 :                      dbg_resume_req       = dbg_state_en &amp; (dbg_nxtstate == RESUMING);                       // single cycle pulse to core if resuming</span></span>
<span id="L515"><span class="lineNum">     515</span>              :             end</span>
<span id="L516"><span class="lineNum">     516</span> <span class="tlaUNC">           0 :             CORE_CMD_START: begin</span></span>
<span id="L517"><span class="lineNum">     517</span>              :                      // Don't execute the command if cmderror or transfer=0 for abstract register access</span>
<span id="L518"><span class="lineNum">     518</span> <span class="tlaUNC">           0 :                      dbg_nxtstate         = ((|abstractcs_reg[10:8]) | ((command_reg[31:24] == 8'h0) &amp; ~command_reg[17])) ? CMD_DONE : CORE_CMD_WAIT;     // new command sent to the core</span></span>
<span id="L519"><span class="lineNum">     519</span> <span class="tlaUNC">           0 :                      dbg_state_en         = dbg_cmd_valid | (|abstractcs_reg[10:8]) | ((command_reg[31:24] == 8'h0) &amp; ~command_reg[17]);</span></span>
<span id="L520"><span class="lineNum">     520</span>              :             end</span>
<span id="L521"><span class="lineNum">     521</span> <span class="tlaUNC">           0 :             CORE_CMD_WAIT: begin</span></span>
<span id="L522"><span class="lineNum">     522</span> <span class="tlaUNC">           0 :                      dbg_nxtstate         = CMD_DONE;</span></span>
<span id="L523"><span class="lineNum">     523</span> <span class="tlaUNC">           0 :                      dbg_state_en         = core_dbg_cmd_done;                   // go to done state for one cycle after completing current command</span></span>
<span id="L524"><span class="lineNum">     524</span>              :             end</span>
<span id="L525"><span class="lineNum">     525</span> <span class="tlaUNC">           0 :             SB_CMD_START: begin</span></span>
<span id="L526"><span class="lineNum">     526</span> <span class="tlaUNC">           0 :                      dbg_nxtstate         = (|abstractcs_reg[10:8]) ? CMD_DONE : SB_CMD_SEND;</span></span>
<span id="L527"><span class="lineNum">     527</span> <span class="tlaUNC">           0 :                      dbg_state_en         = (dbg_bus_clk_en &amp; ~sb_cmd_pending) | (|abstractcs_reg[10:8]);</span></span>
<span id="L528"><span class="lineNum">     528</span>              :             end</span>
<span id="L529"><span class="lineNum">     529</span> <span class="tlaUNC">           0 :             SB_CMD_SEND: begin</span></span>
<span id="L530"><span class="lineNum">     530</span> <span class="tlaUNC">           0 :                      sb_abmem_cmd_done_in = 1'b1;</span></span>
<span id="L531"><span class="lineNum">     531</span> <span class="tlaUNC">           0 :                      sb_abmem_data_done_in= 1'b1;</span></span>
<span id="L532"><span class="lineNum">     532</span> <span class="tlaUNC">           0 :                      sb_abmem_cmd_done_en = (sb_bus_cmd_read | sb_bus_cmd_write_addr) &amp; dbg_bus_clk_en;</span></span>
<span id="L533"><span class="lineNum">     533</span> <span class="tlaUNC">           0 :                      sb_abmem_data_done_en= (sb_bus_cmd_read | sb_bus_cmd_write_data) &amp; dbg_bus_clk_en;</span></span>
<span id="L534"><span class="lineNum">     534</span> <span class="tlaUNC">           0 :                      dbg_nxtstate         = SB_CMD_RESP;</span></span>
<span id="L535"><span class="lineNum">     535</span> <span class="tlaUNC">           0 :                      dbg_state_en         = (sb_abmem_cmd_done | sb_abmem_cmd_done_en) &amp; (sb_abmem_data_done | sb_abmem_data_done_en) &amp; dbg_bus_clk_en;</span></span>
<span id="L536"><span class="lineNum">     536</span>              :             end</span>
<span id="L537"><span class="lineNum">     537</span> <span class="tlaUNC">           0 :             SB_CMD_RESP: begin</span></span>
<span id="L538"><span class="lineNum">     538</span> <span class="tlaUNC">           0 :                      dbg_nxtstate         = CMD_DONE;</span></span>
<span id="L539"><span class="lineNum">     539</span> <span class="tlaUNC">           0 :                      dbg_state_en         = (sb_bus_rsp_read | sb_bus_rsp_write) &amp; dbg_bus_clk_en;</span></span>
<span id="L540"><span class="lineNum">     540</span> <span class="tlaUNC">           0 :                      dbg_sb_bus_error     = (sb_bus_rsp_read | sb_bus_rsp_write) &amp; sb_bus_rsp_error &amp; dbg_bus_clk_en;</span></span>
<span id="L541"><span class="lineNum">     541</span> <span class="tlaUNC">           0 :                      data0_reg_wren2      = dbg_state_en &amp; ~sb_abmem_cmd_write &amp; ~dbg_sb_bus_error;</span></span>
<span id="L542"><span class="lineNum">     542</span>              :             end</span>
<span id="L543"><span class="lineNum">     543</span> <span class="tlaUNC">           0 :             CMD_DONE: begin</span></span>
<span id="L544"><span class="lineNum">     544</span> <span class="tlaUNC">           0 :                      dbg_nxtstate         = HALTED;</span></span>
<span id="L545"><span class="lineNum">     545</span> <span class="tlaUNC">           0 :                      dbg_state_en         = 1'b1;</span></span>
<span id="L546"><span class="lineNum">     546</span> <span class="tlaUNC">           0 :                      abstractcs_busy_wren = dbg_state_en;                    // remove the busy bit from the abstracts ( bit 12 )</span></span>
<span id="L547"><span class="lineNum">     547</span> <span class="tlaUNC">           0 :                      abstractcs_busy_din  = 1'b0;</span></span>
<span id="L548"><span class="lineNum">     548</span> <span class="tlaUNC">           0 :                      sb_abmem_cmd_done_in = 1'b0;</span></span>
<span id="L549"><span class="lineNum">     549</span> <span class="tlaUNC">           0 :                      sb_abmem_data_done_in= 1'b0;</span></span>
<span id="L550"><span class="lineNum">     550</span> <span class="tlaUNC">           0 :                      sb_abmem_cmd_done_en = 1'b1;</span></span>
<span id="L551"><span class="lineNum">     551</span> <span class="tlaUNC">           0 :                      sb_abmem_data_done_en= 1'b1;</span></span>
<span id="L552"><span class="lineNum">     552</span>              :             end</span>
<span id="L553"><span class="lineNum">     553</span> <span class="tlaUNC">           0 :             RESUMING : begin</span></span>
<span id="L554"><span class="lineNum">     554</span> <span class="tlaUNC">           0 :                      dbg_nxtstate            = IDLE;</span></span>
<span id="L555"><span class="lineNum">     555</span> <span class="tlaUNC">           0 :                      dbg_state_en            = dmstatus_reg[17];             // resume ack has been updated in the dmstatus register</span></span>
<span id="L556"><span class="lineNum">     556</span>              :            end</span>
<span id="L557"><span class="lineNum">     557</span>              :            /* All legal values are handled above. Exclude the default part from coverage. */</span>
<span id="L558"><span class="lineNum">     558</span>              :            /*verilator coverage_off*/</span>
<span id="L559"><span class="lineNum">     559</span>              :            default : begin</span>
<span id="L560"><span class="lineNum">     560</span>              :                      dbg_nxtstate            = IDLE;</span>
<span id="L561"><span class="lineNum">     561</span>              :                      dbg_state_en            = 1'b0;</span>
<span id="L562"><span class="lineNum">     562</span>              :                      abstractcs_busy_wren    = 1'b0;</span>
<span id="L563"><span class="lineNum">     563</span>              :                      abstractcs_busy_din     = 1'b0;</span>
<span id="L564"><span class="lineNum">     564</span>              :                      dbg_halt_req            = 1'b0;         // single pulse output to the core</span>
<span id="L565"><span class="lineNum">     565</span>              :                      dbg_resume_req          = 1'b0;         // single pulse output to the core</span>
<span id="L566"><span class="lineNum">     566</span>              :                      dbg_sb_bus_error        = 1'b0;</span>
<span id="L567"><span class="lineNum">     567</span>              :                      data0_reg_wren2         = 1'b0;</span>
<span id="L568"><span class="lineNum">     568</span>              :                      sb_abmem_cmd_done_in    = 1'b0;</span>
<span id="L569"><span class="lineNum">     569</span>              :                      sb_abmem_data_done_in   = 1'b0;</span>
<span id="L570"><span class="lineNum">     570</span>              :                      sb_abmem_cmd_done_en    = 1'b0;</span>
<span id="L571"><span class="lineNum">     571</span>              :                      sb_abmem_data_done_en   = 1'b0;</span>
<span id="L572"><span class="lineNum">     572</span>              :           end</span>
<span id="L573"><span class="lineNum">     573</span>              :           /*verilator coverage_on*/</span>
<span id="L574"><span class="lineNum">     574</span>              :          endcase</span>
<span id="L575"><span class="lineNum">     575</span>              :    end // always_comb begin</span>
<span id="L576"><span class="lineNum">     576</span>              : </span>
<span id="L577"><span class="lineNum">     577</span>              :    assign dmi_reg_rdata_din[31:0] = ({32{dmi_reg_addr == 7'h4}}  &amp; data0_reg[31:0])      |</span>
<span id="L578"><span class="lineNum">     578</span>              :                                     ({32{dmi_reg_addr == 7'h5}}  &amp; data1_reg[31:0])      |</span>
<span id="L579"><span class="lineNum">     579</span>              :                                     ({32{dmi_reg_addr == 7'h10}} &amp; {2'b0,dmcontrol_reg[29],1'b0,dmcontrol_reg[27:0]})  |  // Read0 to Write only bits</span>
<span id="L580"><span class="lineNum">     580</span>              :                                     ({32{dmi_reg_addr == 7'h11}} &amp; dmstatus_reg[31:0])   |</span>
<span id="L581"><span class="lineNum">     581</span>              :                                     ({32{dmi_reg_addr == 7'h16}} &amp; abstractcs_reg[31:0]) |</span>
<span id="L582"><span class="lineNum">     582</span>              :                                     ({32{dmi_reg_addr == 7'h17}} &amp; command_reg[31:0])    |</span>
<span id="L583"><span class="lineNum">     583</span>              :                                     ({32{dmi_reg_addr == 7'h18}} &amp; {30'h0,abstractauto_reg[1:0]})    |</span>
<span id="L584"><span class="lineNum">     584</span>              :                                     ({32{dmi_reg_addr == 7'h40}} &amp; haltsum0_reg[31:0])   |</span>
<span id="L585"><span class="lineNum">     585</span>              :                                     ({32{dmi_reg_addr == 7'h38}} &amp; sbcs_reg[31:0])       |</span>
<span id="L586"><span class="lineNum">     586</span>              :                                     ({32{dmi_reg_addr == 7'h39}} &amp; sbaddress0_reg[31:0]) |</span>
<span id="L587"><span class="lineNum">     587</span>              :                                     ({32{dmi_reg_addr == 7'h3c}} &amp; sbdata0_reg[31:0])    |</span>
<span id="L588"><span class="lineNum">     588</span>              :                                     ({32{dmi_reg_addr == 7'h3d}} &amp; sbdata1_reg[31:0]);</span>
<span id="L589"><span class="lineNum">     589</span>              : </span>
<span id="L590"><span class="lineNum">     590</span>              : </span>
<span id="L591"><span class="lineNum">     591</span>              :    rvdffs #($bits(state_t)) dbg_state_reg    (.din(dbg_nxtstate), .dout({dbg_state}), .en(dbg_state_en), .rst_l(dbg_dm_rst_l &amp; rst_l), .clk(dbg_free_clk));</span>
<span id="L592"><span class="lineNum">     592</span>              :    rvdffe #(32)             dmi_rddata_reg   (.din(dmi_reg_rdata_din[31:0]), .dout(dmi_reg_rdata[31:0]), .en(dmi_reg_en), .rst_l(dbg_dm_rst_l), .clk(clk), .*);</span>
<span id="L593"><span class="lineNum">     593</span>              : </span>
<span id="L594"><span class="lineNum">     594</span>              :    assign abmem_addr[31:0]      = data1_reg[31:0];</span>
<span id="L595"><span class="lineNum">     595</span>              :    assign abmem_addr_core_local = (abmem_addr_in_dccm_region | abmem_addr_in_iccm_region | abmem_addr_in_pic_region);</span>
<span id="L596"><span class="lineNum">     596</span>              :    assign abmem_addr_external   = ~abmem_addr_core_local;</span>
<span id="L597"><span class="lineNum">     597</span>              : </span>
<span id="L598"><span class="lineNum">     598</span>              :    assign abmem_addr_in_dccm_region = (abmem_addr[31:28] == pt.DCCM_REGION) &amp; pt.DCCM_ENABLE;</span>
<span id="L599"><span class="lineNum">     599</span>              :    assign abmem_addr_in_iccm_region = (abmem_addr[31:28] == pt.ICCM_REGION) &amp; pt.ICCM_ENABLE;</span>
<span id="L600"><span class="lineNum">     600</span>              :    assign abmem_addr_in_pic_region  = (abmem_addr[31:28] == pt.PIC_REGION);</span>
<span id="L601"><span class="lineNum">     601</span>              : </span>
<span id="L602"><span class="lineNum">     602</span>              :    // interface for the core</span>
<span id="L603"><span class="lineNum">     603</span>              :    assign dbg_cmd_addr[31:0]    = (command_reg[31:24] == 8'h2) ? data1_reg[31:0]  : {20'b0, command_reg[11:0]};</span>
<span id="L604"><span class="lineNum">     604</span>              :    assign dbg_cmd_wrdata[31:0]  = data0_reg[31:0];</span>
<span id="L605"><span class="lineNum">     605</span>              :    assign dbg_cmd_valid         = (dbg_state == CORE_CMD_START) &amp; ~((|abstractcs_reg[10:8]) | ((command_reg[31:24] == 8'h0) &amp; ~command_reg[17]) | ((command_reg[31:24] == 8'h2) &amp; abmem_addr_external)) &amp; dma_dbg_ready;</span>
<span id="L606"><span class="lineNum">     606</span>              :    assign dbg_cmd_write         = command_reg[16];</span>
<span id="L607"><span class="lineNum">     607</span>              :    assign dbg_cmd_type[1:0]     = (command_reg[31:24] == 8'h2) ? 2'b10 : {1'b0, (command_reg[15:12] == 4'b0)};</span>
<span id="L608"><span class="lineNum">     608</span>              :    assign dbg_cmd_size[1:0]     = command_reg[21:20];</span>
<span id="L609"><span class="lineNum">     609</span>              : </span>
<span id="L610"><span class="lineNum">     610</span>              :    assign dbg_cmd_addr_incr[3:0]  = (command_reg[31:24] == 8'h2) ? (4'h1 &lt;&lt; sb_abmem_cmd_size[1:0]) : 4'h1;</span>
<span id="L611"><span class="lineNum">     611</span>              :    assign dbg_cmd_curr_addr[31:0] = (command_reg[31:24] == 8'h2) ? data1_reg[31:0]  : {16'b0, command_reg[15:0]};</span>
<span id="L612"><span class="lineNum">     612</span>              :    assign dbg_cmd_next_addr[31:0] = dbg_cmd_curr_addr[31:0] + {28'h0,dbg_cmd_addr_incr[3:0]};</span>
<span id="L613"><span class="lineNum">     613</span>              : </span>
<span id="L614"><span class="lineNum">     614</span>              :    // Ask DMA to stop taking bus trxns since debug request is done</span>
<span id="L615"><span class="lineNum">     615</span>              :    assign dbg_dma_bubble = ((dbg_state == CORE_CMD_START) &amp; ~(|abstractcs_reg[10:8])) | (dbg_state == CORE_CMD_WAIT);</span>
<span id="L616"><span class="lineNum">     616</span>              : </span>
<span id="L617"><span class="lineNum">     617</span>              :    assign sb_cmd_pending       = (sb_state == CMD_RD) | (sb_state == CMD_WR) | (sb_state == CMD_WR_ADDR) | (sb_state == CMD_WR_DATA) | (sb_state == RSP_RD) | (sb_state == RSP_WR);</span>
<span id="L618"><span class="lineNum">     618</span>              :    assign sb_abmem_cmd_pending = (dbg_state == SB_CMD_START) | (dbg_state == SB_CMD_SEND) | (dbg_state== SB_CMD_RESP);</span>
<span id="L619"><span class="lineNum">     619</span>              : </span>
<span id="L620"><span class="lineNum">     620</span>              : </span>
<span id="L621"><span class="lineNum">     621</span>              :   // system bus FSM</span>
<span id="L622"><span class="lineNum">     622</span> <span class="tlaGNC tlaBgGNC">           1 :   always_comb begin</span></span>
<span id="L623"><span class="lineNum">     623</span> <span class="tlaGNC">           1 :       sb_nxtstate            = SBIDLE;</span></span>
<span id="L624"><span class="lineNum">     624</span> <span class="tlaGNC">           1 :       sb_state_en            = 1'b0;</span></span>
<span id="L625"><span class="lineNum">     625</span> <span class="tlaGNC">           1 :       sbcs_sbbusy_wren       = 1'b0;</span></span>
<span id="L626"><span class="lineNum">     626</span> <span class="tlaGNC">           1 :       sbcs_sbbusy_din        = 1'b0;</span></span>
<span id="L627"><span class="lineNum">     627</span> <span class="tlaGNC">           1 :       sbcs_sberror_wren      = 1'b0;</span></span>
<span id="L628"><span class="lineNum">     628</span> <span class="tlaGNC">           1 :       sbcs_sberror_din[2:0]  = 3'b0;</span></span>
<span id="L629"><span class="lineNum">     629</span> <span class="tlaGNC">           1 :       sbaddress0_reg_wren1   = 1'b0;</span></span>
<span id="L630"><span class="lineNum">     630</span> <span class="tlaGNC">           1 :       case (sb_state)</span></span>
<span id="L631"><span class="lineNum">     631</span> <span class="tlaGNC">       12594 :             SBIDLE: begin</span></span>
<span id="L632"><span class="lineNum">     632</span> <span class="tlaGNC">       12594 :                      sb_nxtstate            = sbdata0wr_access ? WAIT_WR : WAIT_RD;</span></span>
<span id="L633"><span class="lineNum">     633</span> <span class="tlaGNC">       12594 :                      sb_state_en            = (sbdata0wr_access | sbreadondata_access | sbreadonaddr_access) &amp; ~(|sbcs_reg[14:12]) &amp; ~sbcs_reg[22];</span></span>
<span id="L634"><span class="lineNum">     634</span> <span class="tlaGNC">       12594 :                      sbcs_sbbusy_wren       = sb_state_en;                                                 // set the single read bit if it is a singlread command</span></span>
<span id="L635"><span class="lineNum">     635</span> <span class="tlaGNC">       12594 :                      sbcs_sbbusy_din        = 1'b1;</span></span>
<span id="L636"><span class="lineNum">     636</span> <span class="tlaGNC">       12594 :                      sbcs_sberror_wren      = sbcs_wren &amp; (|dmi_reg_wdata[14:12]);                                            // write to clear the error bits</span></span>
<span id="L637"><span class="lineNum">     637</span> <span class="tlaGNC">       12594 :                      sbcs_sberror_din[2:0]  = ~dmi_reg_wdata[14:12] &amp; sbcs_reg[14:12];</span></span>
<span id="L638"><span class="lineNum">     638</span>              :             end</span>
<span id="L639"><span class="lineNum">     639</span> <span class="tlaUNC tlaBgUNC">           0 :             WAIT_RD: begin</span></span>
<span id="L640"><span class="lineNum">     640</span> <span class="tlaUNC">           0 :                      sb_nxtstate           = (sbcs_unaligned | sbcs_illegal_size) ? DONE : CMD_RD;</span></span>
<span id="L641"><span class="lineNum">     641</span> <span class="tlaUNC">           0 :                      sb_state_en           = (dbg_bus_clk_en &amp; ~sb_abmem_cmd_pending) | sbcs_unaligned | sbcs_illegal_size;</span></span>
<span id="L642"><span class="lineNum">     642</span> <span class="tlaUNC">           0 :                      sbcs_sberror_wren     = sbcs_unaligned | sbcs_illegal_size;</span></span>
<span id="L643"><span class="lineNum">     643</span> <span class="tlaUNC">           0 :                      sbcs_sberror_din[2:0] = sbcs_unaligned ? 3'b011 : 3'b100;</span></span>
<span id="L644"><span class="lineNum">     644</span>              :             end</span>
<span id="L645"><span class="lineNum">     645</span> <span class="tlaUNC">           0 :             WAIT_WR: begin</span></span>
<span id="L646"><span class="lineNum">     646</span> <span class="tlaUNC">           0 :                      sb_nxtstate           = (sbcs_unaligned | sbcs_illegal_size) ? DONE : CMD_WR;</span></span>
<span id="L647"><span class="lineNum">     647</span> <span class="tlaUNC">           0 :                      sb_state_en           = (dbg_bus_clk_en &amp; ~sb_abmem_cmd_pending) | sbcs_unaligned | sbcs_illegal_size;</span></span>
<span id="L648"><span class="lineNum">     648</span> <span class="tlaUNC">           0 :                      sbcs_sberror_wren     = sbcs_unaligned | sbcs_illegal_size;</span></span>
<span id="L649"><span class="lineNum">     649</span> <span class="tlaUNC">           0 :                      sbcs_sberror_din[2:0] = sbcs_unaligned ? 3'b011 : 3'b100;</span></span>
<span id="L650"><span class="lineNum">     650</span>              :             end</span>
<span id="L651"><span class="lineNum">     651</span> <span class="tlaUNC">           0 :             CMD_RD : begin</span></span>
<span id="L652"><span class="lineNum">     652</span> <span class="tlaUNC">           0 :                      sb_nxtstate           = RSP_RD;</span></span>
<span id="L653"><span class="lineNum">     653</span> <span class="tlaUNC">           0 :                      sb_state_en           = sb_bus_cmd_read &amp; dbg_bus_clk_en;</span></span>
<span id="L654"><span class="lineNum">     654</span>              :             end</span>
<span id="L655"><span class="lineNum">     655</span> <span class="tlaUNC">           0 :             CMD_WR : begin</span></span>
<span id="L656"><span class="lineNum">     656</span> <span class="tlaUNC">           0 :                      sb_nxtstate           = (sb_bus_cmd_write_addr &amp; sb_bus_cmd_write_data) ? RSP_WR : (sb_bus_cmd_write_data ? CMD_WR_ADDR : CMD_WR_DATA);</span></span>
<span id="L657"><span class="lineNum">     657</span> <span class="tlaUNC">           0 :                      sb_state_en           = (sb_bus_cmd_write_addr | sb_bus_cmd_write_data) &amp; dbg_bus_clk_en;</span></span>
<span id="L658"><span class="lineNum">     658</span>              :             end</span>
<span id="L659"><span class="lineNum">     659</span> <span class="tlaUNC">           0 :             CMD_WR_ADDR : begin</span></span>
<span id="L660"><span class="lineNum">     660</span> <span class="tlaUNC">           0 :                      sb_nxtstate           = RSP_WR;</span></span>
<span id="L661"><span class="lineNum">     661</span> <span class="tlaUNC">           0 :                      sb_state_en           = sb_bus_cmd_write_addr &amp; dbg_bus_clk_en;</span></span>
<span id="L662"><span class="lineNum">     662</span>              :             end</span>
<span id="L663"><span class="lineNum">     663</span> <span class="tlaUNC">           0 :             CMD_WR_DATA : begin</span></span>
<span id="L664"><span class="lineNum">     664</span> <span class="tlaUNC">           0 :                      sb_nxtstate           = RSP_WR;</span></span>
<span id="L665"><span class="lineNum">     665</span> <span class="tlaUNC">           0 :                      sb_state_en           = sb_bus_cmd_write_data &amp; dbg_bus_clk_en;</span></span>
<span id="L666"><span class="lineNum">     666</span>              :             end</span>
<span id="L667"><span class="lineNum">     667</span> <span class="tlaUNC">           0 :             RSP_RD: begin</span></span>
<span id="L668"><span class="lineNum">     668</span> <span class="tlaUNC">           0 :                      sb_nxtstate           = DONE;</span></span>
<span id="L669"><span class="lineNum">     669</span> <span class="tlaUNC">           0 :                      sb_state_en           = sb_bus_rsp_read &amp; dbg_bus_clk_en;</span></span>
<span id="L670"><span class="lineNum">     670</span> <span class="tlaUNC">           0 :                      sbcs_sberror_wren     = sb_state_en &amp; sb_bus_rsp_error;</span></span>
<span id="L671"><span class="lineNum">     671</span> <span class="tlaUNC">           0 :                      sbcs_sberror_din[2:0] = 3'b010;</span></span>
<span id="L672"><span class="lineNum">     672</span>              :             end</span>
<span id="L673"><span class="lineNum">     673</span> <span class="tlaUNC">           0 :             RSP_WR: begin</span></span>
<span id="L674"><span class="lineNum">     674</span> <span class="tlaUNC">           0 :                      sb_nxtstate           = DONE;</span></span>
<span id="L675"><span class="lineNum">     675</span> <span class="tlaUNC">           0 :                      sb_state_en           = sb_bus_rsp_write &amp; dbg_bus_clk_en;</span></span>
<span id="L676"><span class="lineNum">     676</span> <span class="tlaUNC">           0 :                      sbcs_sberror_wren     = sb_state_en &amp; sb_bus_rsp_error;</span></span>
<span id="L677"><span class="lineNum">     677</span> <span class="tlaUNC">           0 :                      sbcs_sberror_din[2:0] = 3'b010;</span></span>
<span id="L678"><span class="lineNum">     678</span>              :             end</span>
<span id="L679"><span class="lineNum">     679</span> <span class="tlaUNC">           0 :             DONE: begin</span></span>
<span id="L680"><span class="lineNum">     680</span> <span class="tlaUNC">           0 :                      sb_nxtstate            = SBIDLE;</span></span>
<span id="L681"><span class="lineNum">     681</span> <span class="tlaUNC">           0 :                      sb_state_en            = 1'b1;</span></span>
<span id="L682"><span class="lineNum">     682</span> <span class="tlaUNC">           0 :                      sbcs_sbbusy_wren       = 1'b1;                           // reset the single read</span></span>
<span id="L683"><span class="lineNum">     683</span> <span class="tlaUNC">           0 :                      sbcs_sbbusy_din        = 1'b0;</span></span>
<span id="L684"><span class="lineNum">     684</span> <span class="tlaUNC">           0 :                      sbaddress0_reg_wren1   = sbcs_reg[16] &amp; (sbcs_reg[14:12] == 3'b0);    // auto increment was set and no error. Update to new address after completing the current command</span></span>
<span id="L685"><span class="lineNum">     685</span>              :             end</span>
<span id="L686"><span class="lineNum">     686</span>              :             /* All legal values are handled above. Exclude the default part from coverage. */</span>
<span id="L687"><span class="lineNum">     687</span>              :             /*verilator coverage_off*/</span>
<span id="L688"><span class="lineNum">     688</span>              :             default : begin</span>
<span id="L689"><span class="lineNum">     689</span>              :                      sb_nxtstate            = SBIDLE;</span>
<span id="L690"><span class="lineNum">     690</span>              :                      sb_state_en            = 1'b0;</span>
<span id="L691"><span class="lineNum">     691</span>              :                      sbcs_sbbusy_wren       = 1'b0;</span>
<span id="L692"><span class="lineNum">     692</span>              :                      sbcs_sbbusy_din        = 1'b0;</span>
<span id="L693"><span class="lineNum">     693</span>              :                      sbcs_sberror_wren      = 1'b0;</span>
<span id="L694"><span class="lineNum">     694</span>              :                      sbcs_sberror_din[2:0]  = 3'b0;</span>
<span id="L695"><span class="lineNum">     695</span>              :                      sbaddress0_reg_wren1   = 1'b0;</span>
<span id="L696"><span class="lineNum">     696</span>              :            end</span>
<span id="L697"><span class="lineNum">     697</span>              :             /*verilator coverage_on*/</span>
<span id="L698"><span class="lineNum">     698</span>              :          endcase</span>
<span id="L699"><span class="lineNum">     699</span>              :    end // always_comb begin</span>
<span id="L700"><span class="lineNum">     700</span>              : </span>
<span id="L701"><span class="lineNum">     701</span>              :    rvdffs #($bits(sb_state_t)) sb_state_reg (.din(sb_nxtstate), .dout({sb_state}), .en(sb_state_en), .rst_l(dbg_dm_rst_l), .clk(sb_free_clk));</span>
<span id="L702"><span class="lineNum">     702</span>              : </span>
<span id="L703"><span class="lineNum">     703</span>              :    assign sb_abmem_cmd_write      = command_reg[16];</span>
<span id="L704"><span class="lineNum">     704</span>              :    assign sb_abmem_cmd_size[2:0]  = {1'b0, command_reg[21:20]};</span>
<span id="L705"><span class="lineNum">     705</span>              :    assign sb_abmem_cmd_addr[31:0] = abmem_addr[31:0];</span>
<span id="L706"><span class="lineNum">     706</span>              :    assign sb_abmem_cmd_wdata[31:0] = data0_reg[31:0];</span>
<span id="L707"><span class="lineNum">     707</span>              : </span>
<span id="L708"><span class="lineNum">     708</span>              :    assign sb_cmd_size[2:0]   = sbcs_reg[19:17];</span>
<span id="L709"><span class="lineNum">     709</span>              :    assign sb_cmd_wdata[63:0] = {sbdata1_reg[31:0], sbdata0_reg[31:0]};</span>
<span id="L710"><span class="lineNum">     710</span>              :    assign sb_cmd_addr[31:0]  = sbaddress0_reg[31:0];</span>
<span id="L711"><span class="lineNum">     711</span>              : </span>
<span id="L712"><span class="lineNum">     712</span>              :    assign sb_abmem_cmd_awvalid    = (dbg_state == SB_CMD_SEND) &amp; sb_abmem_cmd_write &amp; ~sb_abmem_cmd_done;</span>
<span id="L713"><span class="lineNum">     713</span>              :    assign sb_abmem_cmd_wvalid     = (dbg_state == SB_CMD_SEND) &amp; sb_abmem_cmd_write &amp; ~sb_abmem_data_done;</span>
<span id="L714"><span class="lineNum">     714</span>              :    assign sb_abmem_cmd_arvalid    = (dbg_state == SB_CMD_SEND) &amp; ~sb_abmem_cmd_write &amp; ~sb_abmem_cmd_done &amp; ~sb_abmem_data_done;</span>
<span id="L715"><span class="lineNum">     715</span>              :    assign sb_abmem_read_pend      = (dbg_state == SB_CMD_RESP) &amp; ~sb_abmem_cmd_write;</span>
<span id="L716"><span class="lineNum">     716</span>              : </span>
<span id="L717"><span class="lineNum">     717</span>              :    assign sb_cmd_awvalid     = ((sb_state == CMD_WR) | (sb_state == CMD_WR_ADDR));</span>
<span id="L718"><span class="lineNum">     718</span>              :    assign sb_cmd_wvalid      = ((sb_state == CMD_WR) | (sb_state == CMD_WR_DATA));</span>
<span id="L719"><span class="lineNum">     719</span>              :    assign sb_cmd_arvalid     = (sb_state == CMD_RD);</span>
<span id="L720"><span class="lineNum">     720</span>              :    assign sb_read_pend       = (sb_state == RSP_RD);</span>
<span id="L721"><span class="lineNum">     721</span>              : </span>
<span id="L722"><span class="lineNum">     722</span>              :    assign sb_axi_size[2:0]    = (sb_abmem_cmd_awvalid | sb_abmem_cmd_wvalid | sb_abmem_cmd_arvalid | sb_abmem_read_pend) ? sb_abmem_cmd_size[2:0] : sb_cmd_size[2:0];</span>
<span id="L723"><span class="lineNum">     723</span>              :    assign sb_axi_addr[31:0]   = (sb_abmem_cmd_awvalid | sb_abmem_cmd_wvalid | sb_abmem_cmd_arvalid | sb_abmem_read_pend) ? sb_abmem_cmd_addr[31:0] : sb_cmd_addr[31:0];</span>
<span id="L724"><span class="lineNum">     724</span>              :    assign sb_axi_wrdata[63:0] = (sb_abmem_cmd_awvalid | sb_abmem_cmd_wvalid) ? {2{sb_abmem_cmd_wdata[31:0]}} : sb_cmd_wdata[63:0];</span>
<span id="L725"><span class="lineNum">     725</span>              : </span>
<span id="L726"><span class="lineNum">     726</span>              :    // Generic bus response signals</span>
<span id="L727"><span class="lineNum">     727</span>              :    assign sb_bus_cmd_read       = sb_axi_arvalid &amp; sb_axi_arready;</span>
<span id="L728"><span class="lineNum">     728</span>              :    assign sb_bus_cmd_write_addr = sb_axi_awvalid &amp; sb_axi_awready;</span>
<span id="L729"><span class="lineNum">     729</span>              :    assign sb_bus_cmd_write_data = sb_axi_wvalid  &amp; sb_axi_wready;</span>
<span id="L730"><span class="lineNum">     730</span>              : </span>
<span id="L731"><span class="lineNum">     731</span>              :    assign sb_bus_rsp_read  = sb_axi_rvalid &amp; sb_axi_rready;</span>
<span id="L732"><span class="lineNum">     732</span>              :    assign sb_bus_rsp_write = sb_axi_bvalid &amp; sb_axi_bready;</span>
<span id="L733"><span class="lineNum">     733</span>              :    assign sb_bus_rsp_error = (sb_bus_rsp_read &amp; (|(sb_axi_rresp[1:0]))) | (sb_bus_rsp_write &amp; (|(sb_axi_bresp[1:0])));</span>
<span id="L734"><span class="lineNum">     734</span>              : </span>
<span id="L735"><span class="lineNum">     735</span>              :    // AXI Request signals</span>
<span id="L736"><span class="lineNum">     736</span>              :    assign sb_axi_awvalid              = sb_abmem_cmd_awvalid | sb_cmd_awvalid;</span>
<span id="L737"><span class="lineNum">     737</span>              :    assign sb_axi_awaddr[31:0]         = sb_axi_addr[31:0];</span>
<span id="L738"><span class="lineNum">     738</span>              :    assign sb_axi_awid[pt.SB_BUS_TAG-1:0] = '0;</span>
<span id="L739"><span class="lineNum">     739</span>              :    assign sb_axi_awsize[2:0]          = sb_axi_size[2:0];</span>
<span id="L740"><span class="lineNum">     740</span>              :    assign sb_axi_awprot[2:0]          = 3'b001;</span>
<span id="L741"><span class="lineNum">     741</span>              :    assign sb_axi_awcache[3:0]         = 4'b1111;</span>
<span id="L742"><span class="lineNum">     742</span>              :    assign sb_axi_awregion[3:0]        = sb_axi_addr[31:28];</span>
<span id="L743"><span class="lineNum">     743</span>              :    assign sb_axi_awlen[7:0]           = '0;</span>
<span id="L744"><span class="lineNum">     744</span>              :    assign sb_axi_awburst[1:0]         = 2'b01;</span>
<span id="L745"><span class="lineNum">     745</span>              :    assign sb_axi_awqos[3:0]           = '0;</span>
<span id="L746"><span class="lineNum">     746</span>              :    assign sb_axi_awlock               = '0;</span>
<span id="L747"><span class="lineNum">     747</span>              : </span>
<span id="L748"><span class="lineNum">     748</span>              :    assign sb_axi_wvalid       = sb_abmem_cmd_wvalid | sb_cmd_wvalid;</span>
<span id="L749"><span class="lineNum">     749</span>              :    assign sb_axi_wdata[63:0]  = ({64{(sb_axi_size[2:0] == 3'h0)}} &amp; {8{sb_axi_wrdata[7:0]}}) |</span>
<span id="L750"><span class="lineNum">     750</span>              :                                 ({64{(sb_axi_size[2:0] == 3'h1)}} &amp; {4{sb_axi_wrdata[15:0]}}) |</span>
<span id="L751"><span class="lineNum">     751</span>              :                                 ({64{(sb_axi_size[2:0] == 3'h2)}} &amp; {2{sb_axi_wrdata[31:0]}}) |</span>
<span id="L752"><span class="lineNum">     752</span>              :                                 ({64{(sb_axi_size[2:0] == 3'h3)}} &amp; {sb_axi_wrdata[63:0]});</span>
<span id="L753"><span class="lineNum">     753</span>              :    assign sb_axi_wstrb[7:0]   = ({8{(sb_axi_size[2:0] == 3'h0)}} &amp; (8'h1 &lt;&lt; sb_axi_addr[2:0])) |</span>
<span id="L754"><span class="lineNum">     754</span>              :                                 ({8{(sb_axi_size[2:0] == 3'h1)}} &amp; (8'h3 &lt;&lt; {sb_axi_addr[2:1],1'b0})) |</span>
<span id="L755"><span class="lineNum">     755</span>              :                                 ({8{(sb_axi_size[2:0] == 3'h2)}} &amp; (8'hf &lt;&lt; {sb_axi_addr[2],2'b0})) |</span>
<span id="L756"><span class="lineNum">     756</span>              :                                 ({8{(sb_axi_size[2:0] == 3'h3)}} &amp; 8'hff);</span>
<span id="L757"><span class="lineNum">     757</span>              :    assign sb_axi_wlast        = '1;</span>
<span id="L758"><span class="lineNum">     758</span>              : </span>
<span id="L759"><span class="lineNum">     759</span>              :    assign sb_axi_arvalid              = sb_abmem_cmd_arvalid | sb_cmd_arvalid;</span>
<span id="L760"><span class="lineNum">     760</span>              :    assign sb_axi_araddr[31:0]         = sb_axi_addr[31:0];</span>
<span id="L761"><span class="lineNum">     761</span>              :    assign sb_axi_arid[pt.SB_BUS_TAG-1:0] = '0;</span>
<span id="L762"><span class="lineNum">     762</span>              :    assign sb_axi_arsize[2:0]          = sb_axi_size[2:0];</span>
<span id="L763"><span class="lineNum">     763</span>              :    assign sb_axi_arprot[2:0]          = 3'b001;</span>
<span id="L764"><span class="lineNum">     764</span>              :    assign sb_axi_arcache[3:0]         = 4'b0;</span>
<span id="L765"><span class="lineNum">     765</span>              :    assign sb_axi_arregion[3:0]        = sb_axi_addr[31:28];</span>
<span id="L766"><span class="lineNum">     766</span>              :    assign sb_axi_arlen[7:0]           = '0;</span>
<span id="L767"><span class="lineNum">     767</span>              :    assign sb_axi_arburst[1:0]         = 2'b01;</span>
<span id="L768"><span class="lineNum">     768</span>              :    assign sb_axi_arqos[3:0]           = '0;</span>
<span id="L769"><span class="lineNum">     769</span>              :    assign sb_axi_arlock               = '0;</span>
<span id="L770"><span class="lineNum">     770</span>              : </span>
<span id="L771"><span class="lineNum">     771</span>              :    // AXI Response signals</span>
<span id="L772"><span class="lineNum">     772</span>              :    assign sb_axi_bready = 1'b1;</span>
<span id="L773"><span class="lineNum">     773</span>              : </span>
<span id="L774"><span class="lineNum">     774</span>              :    assign sb_axi_rready = 1'b1;</span>
<span id="L775"><span class="lineNum">     775</span>              :    assign sb_bus_rdata[63:0] = ({64{sb_axi_size == 3'h0}} &amp; ((sb_axi_rdata[63:0] &gt;&gt;  8*sb_axi_addr[2:0]) &amp; 64'hff))       |</span>
<span id="L776"><span class="lineNum">     776</span>              :                                ({64{sb_axi_size == 3'h1}} &amp; ((sb_axi_rdata[63:0] &gt;&gt; 16*sb_axi_addr[2:1]) &amp; 64'hffff))    |</span>
<span id="L777"><span class="lineNum">     777</span>              :                                ({64{sb_axi_size == 3'h2}} &amp; ((sb_axi_rdata[63:0] &gt;&gt; 32*sb_axi_addr[2]) &amp; 64'hffff_ffff)) |</span>
<span id="L778"><span class="lineNum">     778</span>              :                                ({64{sb_axi_size == 3'h3}} &amp; sb_axi_rdata[63:0]);</span>
<span id="L779"><span class="lineNum">     779</span>              : </span>
<span id="L780"><span class="lineNum">     780</span>              : `ifdef RV_ASSERT_ON</span>
<span id="L781"><span class="lineNum">     781</span>              : // assertion.</span>
<span id="L782"><span class="lineNum">     782</span>              : //  when the resume_ack is asserted then the dec_tlu_dbg_halted should be 0</span>
<span id="L783"><span class="lineNum">     783</span>              :    dm_check_resume_and_halted: assert property (@(posedge clk)  disable iff(~rst_l) (~dec_tlu_resume_ack | ~dec_tlu_dbg_halted));</span>
<span id="L784"><span class="lineNum">     784</span>              : </span>
<span id="L785"><span class="lineNum">     785</span>              :    assert_b2b_haltreq: assert property (@(posedge clk) disable iff (~(rst_l)) (##1 dbg_halt_req |=&gt; ~dbg_halt_req));  // One cycle delay to fix weird issue around reset</span>
<span id="L786"><span class="lineNum">     786</span>              :    assert_halt_resume_onehot: assert #0 ($onehot0({dbg_halt_req, dbg_resume_req}));</span>
<span id="L787"><span class="lineNum">     787</span>              : `endif</span>
<span id="L788"><span class="lineNum">     788</span>              : endmodule</span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
