* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Sep 25 2024 17:56:31

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN  --package  SG48  --outdir  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer\MAIN_pl.sdc  --dst_sdc_file  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer\MAIN_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: MAIN
Used Logic Cell: 1612/5280
Used Logic Tile: 256/660
Used IO Cell:    13/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 1/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_100mhz_0
Clock Source: GB_BUFFER_reset_c_g_THRU_CO GB_BUFFER_clk_12mhz_THRU_CO GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 
Clock Driver: pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst (SB_PLL40_CORE)
Driver Position: (12, 31, 1)
Fanout to FF: 615
Fanout to Tile: 120

Clock Domain: delay_tr_input_c_g
Clock Source: delay_tr_input_ibuf_gb_io_gb_input 
Clock Driver: delay_tr_input_ibuf_gb_io_gb (ICE_GB)
Driver Position: (19, 31, 0)
Fanout to FF: 2
Fanout to Tile: 1

Clock Domain: delay_hc_input_c_g
Clock Source: delay_hc_input_ibuf_gb_io_gb_input 
Clock Driver: delay_hc_input_ibuf_gb_io_gb (ICE_GB)
Driver Position: (6, 0, 1)
Fanout to FF: 2
Fanout to Tile: 1


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
29|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
27|   0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0   
26|   0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
25|   5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
24|   8 0 0 0 0 0 0 0 1 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0   
23|   8 0 0 0 0 0 0 0 2 2 0 7 7 5 2 0 0 0 0 0 0 0 0 0   
22|   2 0 0 0 1 0 0 8 4 1 0 8 6 8 6 2 0 0 0 0 0 0 0 0   
21|   2 0 0 0 0 0 0 8 7 6 6 8 5 8 7 8 8 1 0 0 0 0 0 0   
20|   8 0 0 0 0 0 6 8 8 7 4 8 8 8 8 8 8 8 0 0 0 0 0 0   
19|   8 0 0 2 4 0 8 8 8 7 6 8 8 8 8 6 8 8 0 0 0 0 0 0   
18|   5 5 3 8 8 0 8 8 8 5 2 6 8 8 8 8 8 8 0 1 0 0 0 0   
17|   8 8 8 4 1 0 8 8 8 4 7 4 8 8 8 8 8 8 0 0 0 1 1 1   
16|   8 1 0 0 4 0 7 5 5 8 8 6 8 8 8 8 8 6 0 2 2 4 2 5   
15|   8 4 0 0 8 0 8 8 8 8 8 7 6 8 8 8 8 7 0 0 0 0 0 5   
14|   8 0 0 0 0 0 8 8 8 8 8 7 2 6 8 8 8 6 0 4 0 0 0 0   
13|   0 0 0 0 0 0 3 8 8 8 8 7 7 8 8 8 5 7 0 0 0 0 0 0   
12|   0 0 0 0 0 0 4 8 8 7 8 4 5 8 6 7 8 8 0 0 0 0 0 0   
11|   0 0 0 0 0 0 8 5 8 6 8 5 8 8 5 8 8 8 0 3 0 0 0 0   
10|   0 0 0 0 0 0 6 8 8 5 8 7 8 8 7 8 8 6 0 2 0 0 0 1   
 9|   0 0 0 0 0 0 8 8 8 8 8 5 8 6 8 8 8 8 0 2 0 0 0 0   
 8|   0 0 0 0 0 0 8 8 6 1 8 4 8 8 8 8 8 8 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 8 1 6 6 8 6 8 8 8 3 6 8 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 2 8 8 6 8 8 1 2 3 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 1 0 8 8 0 8 7 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 6.30

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  0  0  0  0  0  1  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|    12  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|    16  0  0  0  0  0  0  0  1  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0    
23|    16  0  0  0  0  0  0  0  4  6  0 21  7 14  8  0  0  0  0  0  0  0  0  0    
22|     6  0  0  0  0  0  0 16  6  3  0 24  6 15 12  8  0  0  0  0  0  0  0  0    
21|     5  0  0  0  0  0  0 20 22  8 20 24 14 16 15 17 19  3  0  0  0  0  0  0    
20|    16  0  0  0  0  0  8 17 24  9 13 23 16 16 17 19 17 17  0  0  0  0  0  0    
19|    23  0  0  5  8  0 16 17 24 16 20  8 16 16 10 11 17 17  0  0  0  0  0  0    
18|     5 12  7 17 12  0 24 17 24 13  4  6 16 14  9 17 17 17  0  3  0  0  0  0    
17|    15 16 24 13  1  0 24 17 12  5 11  4 16 18  9 17 16 16  0  0  0  2  2  4    
16|    15  4  0  0  4  0 11 10 10 16 17  8  9 18 10 16 16 13  0  2  6  8  8 13    
15|    15 13  0  0 12  0  8 17 20 24 17  7 10 17 10 16 10 16  0  0  0  0  0  8    
14|    16  0  0  0  0  0  8 17 16 24 17 16  5 13 12 16 17 13  0  5  0  0  0  0    
13|     0  0  0  0  0  0  4 18 16  8 17 10 12 17 15 16 11 12  0  0  0  0  0  0    
12|     0  0  0  0  0  0  8  9 16  8 17  6  9 17  9  9 18 21  0  0  0  0  0  0    
11|     0  0  0  0  0  0 11 11 17 10 17  6  9 17 11 17 18 22  0  6  0  0  0  0    
10|     0  0  0  0  0  0 13 18 19  8 17 11 17 12 15 16 17 13  0  2  0  0  0  1    
 9|     0  0  0  0  0  0 17 18 20 17 17  6 17  8 17 16  9 17  0  3  0  0  0  0    
 8|     0  0  0  0  0  0 17 17 15  1 15  4 17 14 17 17  9 17  0  0  0  0  0  0    
 7|     0  0  0  0  0  0 17  1 12 13 16 11 17 16 18  6  7 17  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  8 24  8  8 24  9  1  3  5  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  3  0 24  8  0 24  7  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 12.68

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  0  0  0  0  0  1  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|    12  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|    16  0  0  0  0  0  0  0  1  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0    
23|    18  0  0  0  0  0  0  0  6  6  0 21  7 18  8  0  0  0  0  0  0  0  0  0    
22|     6  0  0  0  0  0  0 22 12  3  0 24  6 15 16  8  0  0  0  0  0  0  0  0    
21|     5  0  0  0  0  0  0 23 22 18 24 24 18 16 21 27 25  3  0  0  0  0  0  0    
20|    20  0  0  0  0  0 15 24 24 21 13 23 16 16 24 27 24 24  0  0  0  0  0  0    
19|    23  0  0  6 16  0 16 24 24 22 20  8 16 17 16 15 24 24  0  0  0  0  0  0    
18|     5 15  7 24 20  0 24 24 26 17  4  6 16 16 16 23 23 24  0  3  0  0  0  0    
17|    16 22 24 13  1  0 24 25 20  7 19  4 16 24 16 23 32 21  0  0  0  2  2  4    
16|    15  4  0  0  4  0 19 17 13 16 24 15  9 24 16 17 32 24  0  2  6 15  8 17    
15|    15 16  0  0 20  0  8 32 23 24 24  7 11 23 14 16 24 26  0  0  0  0  0 13    
14|    16  0  0  0  0  0  8 32 16 24 24 26  5 18 14 16 29 20  0 11  0  0  0  0    
13|     0  0  0  0  0  0  5 31 16  8 25 19 19 24 22 17 13 17  0  0  0  0  0  0    
12|     0  0  0  0  0  0  9 12 16 11 24  9 16 24 15 15 24 24  0  0  0  0  0  0    
11|     0  0  0  0  0  0 18 13 17 14 24 13 16 24 12 17 24 25  0  7  0  0  0  0    
10|     0  0  0  0  0  0 18 24 23  9 24 19 24 20 22 16 23 18  0  2  0  0  0  1    
 9|     0  0  0  0  0  0 24 24 25 22 25 13 24 12 32 16 16 24  0  4  0  0  0  0    
 8|     0  0  0  0  0  0 24 23 15  1 24  4 24 23 32 17 16 24  0  0  0  0  0  0    
 7|     0  0  0  0  0  0 24  1 21 21 16 15 25 16 31  8 10 24  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  8 24  8 12 24  9  1  4  7  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  3  0 24  8  0 24  7  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 16.49

***** Run Time Info *****
Run Time:  1
