Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Wed Dec 15 12:46:13 2021
| Host         : DESKTOP-DI8QI9A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TestingSystem_timing_summary_routed.rpt -pb TestingSystem_timing_summary_routed.pb -rpx TestingSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : TestingSystem
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.332        0.000                      0                  246        0.098        0.000                      0                  246        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.332        0.000                      0                  246        0.098        0.000                      0                  246        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 b_deb_read/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_read/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.828ns (20.363%)  route 3.238ns (79.637%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.725     5.328    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  b_deb_read/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  b_deb_read/count_reg[15]/Q
                         net (fo=2, routed)           0.976     6.760    b_deb_read/sel0__0[15]
    SLICE_X4Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  b_deb_read/count[31]_i_8__0/O
                         net (fo=2, routed)           0.984     7.868    b_deb_read/count[31]_i_8__0_n_0
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.992 f  b_deb_read/count[31]_i_6__0/O
                         net (fo=2, routed)           0.601     8.593    b_deb_read/count[31]_i_6__0_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I3_O)        0.124     8.717 r  b_deb_read/count[31]_i_1/O
                         net (fo=31, routed)          0.677     9.394    b_deb_read/count[31]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  b_deb_read/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.588    15.010    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  b_deb_read/count_reg[29]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y101         FDRE (Setup_fdre_C_R)       -0.429    14.726    b_deb_read/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 b_deb_read/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_read/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.828ns (20.363%)  route 3.238ns (79.637%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.725     5.328    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  b_deb_read/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  b_deb_read/count_reg[15]/Q
                         net (fo=2, routed)           0.976     6.760    b_deb_read/sel0__0[15]
    SLICE_X4Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  b_deb_read/count[31]_i_8__0/O
                         net (fo=2, routed)           0.984     7.868    b_deb_read/count[31]_i_8__0_n_0
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.992 f  b_deb_read/count[31]_i_6__0/O
                         net (fo=2, routed)           0.601     8.593    b_deb_read/count[31]_i_6__0_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I3_O)        0.124     8.717 r  b_deb_read/count[31]_i_1/O
                         net (fo=31, routed)          0.677     9.394    b_deb_read/count[31]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  b_deb_read/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.588    15.010    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  b_deb_read/count_reg[30]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y101         FDRE (Setup_fdre_C_R)       -0.429    14.726    b_deb_read/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 b_deb_read/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_read/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.828ns (20.363%)  route 3.238ns (79.637%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.725     5.328    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  b_deb_read/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  b_deb_read/count_reg[15]/Q
                         net (fo=2, routed)           0.976     6.760    b_deb_read/sel0__0[15]
    SLICE_X4Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  b_deb_read/count[31]_i_8__0/O
                         net (fo=2, routed)           0.984     7.868    b_deb_read/count[31]_i_8__0_n_0
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.992 f  b_deb_read/count[31]_i_6__0/O
                         net (fo=2, routed)           0.601     8.593    b_deb_read/count[31]_i_6__0_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I3_O)        0.124     8.717 r  b_deb_read/count[31]_i_1/O
                         net (fo=31, routed)          0.677     9.394    b_deb_read/count[31]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  b_deb_read/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.588    15.010    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  b_deb_read/count_reg[31]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y101         FDRE (Setup_fdre_C_R)       -0.429    14.726    b_deb_read/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 b_deb_read/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_read/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.828ns (20.289%)  route 3.253ns (79.711%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.725     5.328    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  b_deb_read/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  b_deb_read/count_reg[15]/Q
                         net (fo=2, routed)           0.976     6.760    b_deb_read/sel0__0[15]
    SLICE_X4Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  b_deb_read/count[31]_i_8__0/O
                         net (fo=2, routed)           0.984     7.868    b_deb_read/count[31]_i_8__0_n_0
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.992 f  b_deb_read/count[31]_i_6__0/O
                         net (fo=2, routed)           0.601     8.593    b_deb_read/count[31]_i_6__0_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I3_O)        0.124     8.717 r  b_deb_read/count[31]_i_1/O
                         net (fo=31, routed)          0.692     9.409    b_deb_read/count[31]_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  b_deb_read/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.603    15.026    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  b_deb_read/count_reg[5]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y95          FDRE (Setup_fdre_C_R)       -0.429    14.837    b_deb_read/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 b_deb_read/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_read/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.828ns (20.289%)  route 3.253ns (79.711%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.725     5.328    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  b_deb_read/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  b_deb_read/count_reg[15]/Q
                         net (fo=2, routed)           0.976     6.760    b_deb_read/sel0__0[15]
    SLICE_X4Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  b_deb_read/count[31]_i_8__0/O
                         net (fo=2, routed)           0.984     7.868    b_deb_read/count[31]_i_8__0_n_0
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.992 f  b_deb_read/count[31]_i_6__0/O
                         net (fo=2, routed)           0.601     8.593    b_deb_read/count[31]_i_6__0_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I3_O)        0.124     8.717 r  b_deb_read/count[31]_i_1/O
                         net (fo=31, routed)          0.692     9.409    b_deb_read/count[31]_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  b_deb_read/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.603    15.026    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  b_deb_read/count_reg[6]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y95          FDRE (Setup_fdre_C_R)       -0.429    14.837    b_deb_read/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 b_deb_read/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_read/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.828ns (20.289%)  route 3.253ns (79.711%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.725     5.328    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  b_deb_read/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  b_deb_read/count_reg[15]/Q
                         net (fo=2, routed)           0.976     6.760    b_deb_read/sel0__0[15]
    SLICE_X4Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  b_deb_read/count[31]_i_8__0/O
                         net (fo=2, routed)           0.984     7.868    b_deb_read/count[31]_i_8__0_n_0
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.992 f  b_deb_read/count[31]_i_6__0/O
                         net (fo=2, routed)           0.601     8.593    b_deb_read/count[31]_i_6__0_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I3_O)        0.124     8.717 r  b_deb_read/count[31]_i_1/O
                         net (fo=31, routed)          0.692     9.409    b_deb_read/count[31]_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  b_deb_read/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.603    15.026    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  b_deb_read/count_reg[7]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y95          FDRE (Setup_fdre_C_R)       -0.429    14.837    b_deb_read/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 b_deb_read/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_read/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.828ns (20.289%)  route 3.253ns (79.711%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.725     5.328    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  b_deb_read/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  b_deb_read/count_reg[15]/Q
                         net (fo=2, routed)           0.976     6.760    b_deb_read/sel0__0[15]
    SLICE_X4Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  b_deb_read/count[31]_i_8__0/O
                         net (fo=2, routed)           0.984     7.868    b_deb_read/count[31]_i_8__0_n_0
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.992 f  b_deb_read/count[31]_i_6__0/O
                         net (fo=2, routed)           0.601     8.593    b_deb_read/count[31]_i_6__0_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I3_O)        0.124     8.717 r  b_deb_read/count[31]_i_1/O
                         net (fo=31, routed)          0.692     9.409    b_deb_read/count[31]_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  b_deb_read/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.603    15.026    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  b_deb_read/count_reg[8]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y95          FDRE (Setup_fdre_C_R)       -0.429    14.837    b_deb_read/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 b_deb_read/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_read/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.828ns (21.099%)  route 3.096ns (78.901%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.725     5.328    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  b_deb_read/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  b_deb_read/count_reg[15]/Q
                         net (fo=2, routed)           0.976     6.760    b_deb_read/sel0__0[15]
    SLICE_X4Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  b_deb_read/count[31]_i_8__0/O
                         net (fo=2, routed)           0.984     7.868    b_deb_read/count[31]_i_8__0_n_0
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.992 f  b_deb_read/count[31]_i_6__0/O
                         net (fo=2, routed)           0.601     8.593    b_deb_read/count[31]_i_6__0_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I3_O)        0.124     8.717 r  b_deb_read/count[31]_i_1/O
                         net (fo=31, routed)          0.535     9.252    b_deb_read/count[31]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  b_deb_read/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.588    15.010    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  b_deb_read/count_reg[25]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_R)       -0.429    14.726    b_deb_read/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 b_deb_read/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_read/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.828ns (21.099%)  route 3.096ns (78.901%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.725     5.328    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  b_deb_read/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  b_deb_read/count_reg[15]/Q
                         net (fo=2, routed)           0.976     6.760    b_deb_read/sel0__0[15]
    SLICE_X4Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  b_deb_read/count[31]_i_8__0/O
                         net (fo=2, routed)           0.984     7.868    b_deb_read/count[31]_i_8__0_n_0
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.992 f  b_deb_read/count[31]_i_6__0/O
                         net (fo=2, routed)           0.601     8.593    b_deb_read/count[31]_i_6__0_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I3_O)        0.124     8.717 r  b_deb_read/count[31]_i_1/O
                         net (fo=31, routed)          0.535     9.252    b_deb_read/count[31]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  b_deb_read/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.588    15.010    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  b_deb_read/count_reg[26]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_R)       -0.429    14.726    b_deb_read/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 b_deb_read/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_read/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.828ns (21.099%)  route 3.096ns (78.901%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.725     5.328    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  b_deb_read/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  b_deb_read/count_reg[15]/Q
                         net (fo=2, routed)           0.976     6.760    b_deb_read/sel0__0[15]
    SLICE_X4Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  b_deb_read/count[31]_i_8__0/O
                         net (fo=2, routed)           0.984     7.868    b_deb_read/count[31]_i_8__0_n_0
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.992 f  b_deb_read/count[31]_i_6__0/O
                         net (fo=2, routed)           0.601     8.593    b_deb_read/count[31]_i_6__0_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I3_O)        0.124     8.717 r  b_deb_read/count[31]_i_1/O
                         net (fo=31, routed)          0.535     9.252    b_deb_read/count[31]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  b_deb_read/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.588    15.010    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  b_deb_read/count_reg[27]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_R)       -0.429    14.726    b_deb_read/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 b_deb_reset/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_reset/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.605     1.524    b_deb_reset/clock_in_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  b_deb_reset/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  b_deb_reset/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.814    b_deb_reset/sel0[23]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  b_deb_reset/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.971    b_deb_reset/count0_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.024 r  b_deb_reset/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.024    b_deb_reset/data0[25]
    SLICE_X2Y100         FDRE                                         r  b_deb_reset/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.872     2.037    b_deb_reset/clock_in_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  b_deb_reset/count_reg[25]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    b_deb_reset/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 b_deb_read/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_read/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.604     1.523    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  b_deb_read/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  b_deb_read/count_reg[24]/Q
                         net (fo=2, routed)           0.118     1.782    b_deb_read/sel0__0[24]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  b_deb_read/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.943    b_deb_read/count0_carry__4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  b_deb_read/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.997    b_deb_read/count0_carry__5_n_7
    SLICE_X5Y100         FDRE                                         r  b_deb_read/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.868     2.034    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  b_deb_read/count_reg[25]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    b_deb_read/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 b_deb_reset/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_reset/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.605     1.524    b_deb_reset/clock_in_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  b_deb_reset/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  b_deb_reset/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.814    b_deb_reset/sel0[23]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  b_deb_reset/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.971    b_deb_reset/count0_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.037 r  b_deb_reset/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.037    b_deb_reset/data0[27]
    SLICE_X2Y100         FDRE                                         r  b_deb_reset/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.872     2.037    b_deb_reset/clock_in_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  b_deb_reset/count_reg[27]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    b_deb_reset/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 b_deb_read/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_read/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.604     1.523    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  b_deb_read/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  b_deb_read/count_reg[24]/Q
                         net (fo=2, routed)           0.118     1.782    b_deb_read/sel0__0[24]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  b_deb_read/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.943    b_deb_read/count0_carry__4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  b_deb_read/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.008    b_deb_read/count0_carry__5_n_5
    SLICE_X5Y100         FDRE                                         r  b_deb_read/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.868     2.034    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  b_deb_read/count_reg[27]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    b_deb_read/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 b_deb_reset/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_reset/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.605     1.524    b_deb_reset/clock_in_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  b_deb_reset/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  b_deb_reset/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.814    b_deb_reset/sel0[23]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  b_deb_reset/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.971    b_deb_reset/count0_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.060 r  b_deb_reset/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.060    b_deb_reset/data0[26]
    SLICE_X2Y100         FDRE                                         r  b_deb_reset/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.872     2.037    b_deb_reset/clock_in_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  b_deb_reset/count_reg[26]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    b_deb_reset/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 b_deb_reset/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_reset/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.605     1.524    b_deb_reset/clock_in_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  b_deb_reset/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  b_deb_reset/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.814    b_deb_reset/sel0[23]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  b_deb_reset/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.971    b_deb_reset/count0_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.062 r  b_deb_reset/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.062    b_deb_reset/data0[28]
    SLICE_X2Y100         FDRE                                         r  b_deb_reset/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.872     2.037    b_deb_reset/clock_in_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  b_deb_reset/count_reg[28]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    b_deb_reset/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 b_deb_reset/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_reset/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.605     1.524    b_deb_reset/clock_in_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  b_deb_reset/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  b_deb_reset/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.814    b_deb_reset/sel0[23]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  b_deb_reset/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.971    b_deb_reset/count0_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.011 r  b_deb_reset/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.011    b_deb_reset/count0_carry__5_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.064 r  b_deb_reset/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.064    b_deb_reset/data0[29]
    SLICE_X2Y101         FDRE                                         r  b_deb_reset/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.872     2.037    b_deb_reset/clock_in_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  b_deb_reset/count_reg[29]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    b_deb_reset/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 b_deb_read/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_read/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.604     1.523    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  b_deb_read/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  b_deb_read/count_reg[24]/Q
                         net (fo=2, routed)           0.118     1.782    b_deb_read/sel0__0[24]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  b_deb_read/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.943    b_deb_read/count0_carry__4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.033 r  b_deb_read/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.033    b_deb_read/count0_carry__5_n_6
    SLICE_X5Y100         FDRE                                         r  b_deb_read/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.868     2.034    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  b_deb_read/count_reg[26]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    b_deb_read/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 b_deb_read/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_read/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.604     1.523    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  b_deb_read/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  b_deb_read/count_reg[24]/Q
                         net (fo=2, routed)           0.118     1.782    b_deb_read/sel0__0[24]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  b_deb_read/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.943    b_deb_read/count0_carry__4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.033 r  b_deb_read/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.033    b_deb_read/count0_carry__5_n_4
    SLICE_X5Y100         FDRE                                         r  b_deb_read/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.868     2.034    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  b_deb_read/count_reg[28]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    b_deb_read/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 b_deb_read/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_deb_read/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.842%)  route 0.119ns (23.158%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.604     1.523    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  b_deb_read/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  b_deb_read/count_reg[24]/Q
                         net (fo=2, routed)           0.118     1.782    b_deb_read/sel0__0[24]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  b_deb_read/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.943    b_deb_read/count0_carry__4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  b_deb_read/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.982    b_deb_read/count0_carry__5_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.036 r  b_deb_read/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.036    b_deb_read/count0_carry__6_n_7
    SLICE_X5Y101         FDRE                                         r  b_deb_read/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.868     2.034    b_deb_read/clock_in_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  b_deb_read/count_reg[29]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    b_deb_read/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97     b_deb_read/BTN_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97     b_deb_read/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y96     b_deb_read/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     b_deb_read/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     b_deb_read/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     b_deb_read/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y97     b_deb_read/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y97     b_deb_read/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y98     b_deb_read/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     b_deb_read/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     b_deb_read/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     b_deb_read/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     b_deb_read/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     b_deb_read/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    b_deb_read/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    b_deb_read/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    b_deb_read/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    b_deb_read/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y101    b_deb_read/count_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     b_deb_read/BTN_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     b_deb_read/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     b_deb_read/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     b_deb_read/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     b_deb_read/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     b_deb_read/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     b_deb_read/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     b_deb_read/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     b_deb_read/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     b_deb_read/count_reg[12]/C



