// Seed: 3303398147
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout tri1 id_8;
  inout wire id_7;
  module_0 modCall_1 ();
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = -1'h0;
endmodule
module module_2 #(
    parameter id_4 = 32'd88
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout logic [7:0] id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire _id_4;
  input wire id_3;
  output supply0 id_2;
  module_0 modCall_1 ();
  output tri1 id_1;
  assign id_4 = id_3;
  assign id_1 = 1 - id_7 ? id_2++ : id_6 ? id_8 & 1'b0 : id_3;
  assign id_8[id_4] = "" ? id_3 : 1;
endmodule
