\newacronym{CPU}{CPU}{Central Processing Unit}
\newacronym{DCLS}{DCLS}{Dual core Lockstep}
\newacronym{DD}{DD}{Displacement Damage}
\newacronym{DLD}{DLD}{Deep Level detector}
\newacronym{ECC}{ECC}{Error Correction Codes}
\newacronym{FI}{FI}{Functional Interrupts}
\newacronym{FTM}{FTM}{Fault Tolerance Monitor}
\newacronym{MCU}{MCU}{Microcontroller Unit}
\newacronym{NMR}{NMR}{N-Modular Redundancy}
\newacronym{PC}{PC}{Program Counter}
\newacronym{QOS}{QOS}{Quality of Service}
\newacronym{SDC}{SDC}{Silent Data Corruption}
\newacronym{SEEs}{SEEs}{Single-Event Effects}
\newacronym{SEFIs}{SEFIs}{Single-Event Functional Interrupts}
\newacronym{SET}{SET}{Single-Event Transient}
\newacronym{SEU}{SEU}{Single-Even Upset}
\newacronym{TID}{TID}{Total Ionizing Dose}
\newacronym{TMR}{TMR}{Triple Modular Redundancy}
\newacronym{DWC}{DWC}{Duplication with Comparisson}
\newacronym{SIHFT}{SIHFT}{Software-implemented hardware fault tolerance}
\newacronym{ABFT}{ABFT}{Algorithm-Based Fault Tolerance}
\newacronym{HETA}{HETA}{Hybrid Error-Detection Technique Using Assertions}
\newacronym{SSETA}{S-SETA}{Selective Software-Only Error-Detection Technique
Using Assertions}
\newacronym{SWIFT}{SWIFT}{Software Implemented Fault Tolerance}
\newacronym{SWIFTR}{SWIFT-R}{Software Implemented Fault Tolerance with Recovery}
\newacronym{SSWIFTR}{S-SWIFT-R}{Selective Software Implemented Fault Tolerance 
with Recovery}
\newacronym{IP}{IP}{Intellectual Property}
\newacronym{ISA}{ISA}{Instruction Set Architecture}
