;redcode
;assert 1
	SPL 0, <402
	CMP -209, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB 210, 31
	SUB 361, @160
	SPL 611, 600
	SUB 361, @160
	SUB 611, 600
	SUB #12, @202
	JMN 361, #160
	SUB 0, 10
	DJN -1, @-20
	DJN -1, @-20
	SUB 361, @160
	DJN -1, @-20
	SUB 401, @800
	SUB @-11, -0
	SUB 361, @160
	SUB 401, @800
	SUB @-11, -0
	SPL -11, @-0
	SUB @127, 106
	SUB 361, @160
	CMP @-129, 100
	MOV 209, <-120
	ADD 30, 9
	ADD 30, 9
	MOV -7, <-20
	SPL 361, #160
	JMP -7, @-20
	CMP #0, 0
	SUB #0, 0
	ADD 12, @10
	CMP 12, @10
	CMP @-129, 100
	SUB -1, <-20
	SPL <-129, 100
	SUB 0, 10
	SUB -209, <-120
	SPL <121, 103
	JMN @12, #202
	JMN @12, #202
	SUB 300, 90
	SUB 0, 10
	CMP @127, 106
	JMN @12, #202
	SUB 361, @160
	ADD 30, 9
	ADD 30, 9
	SUB 361, @160
	ADD 30, 9
	MOV -7, <-20
