// Seed: 1703850313
module module_0 (
    output id_0,
    input logic id_1
);
  assign id_0 = 1;
endmodule
`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_1 (
    id_1
);
  inout id_1;
  logic id_2 = 1;
  assign id_2 = id_2;
endmodule
