# _MULTI_TARGETS:
#   0 - for debug single CPU. Start openocd locally.
#   1 - for debug multiple CPUs. Start openocd (need version >= 0.11.0 for e24) before and set "Remote Target" port.
set _MULTI_TARGETS	0
set _JLINK		0
set _CHIPNAME		JH8100

# "adapter_khz" is DEPRECATED in openocd v0.11.0, replace with "adapter speed" if not available
adapter_khz   8000
#adapter speed   2000
# listen on all interfaces for incoming TCP/IP connections, useful for multiple targets (_MULTI_TARGETS == 1)
bindto 0.0.0.0

if { $_JLINK } {
	#interface jlink
	adapter driver jlink
	# Select a specific device if more than one connected
	#jlink serial 4294967295
} else {
	#source [find interface/ftdi/olimex-arm-usb-tiny-h.cfg]
	#source olimex-arm-usb-tiny-h.cfg
	# Select a specific device if more than one connected
	interface ftdi
	ftdi_device_desc "Olimex OpenOCD JTAG ARM-USB-TINY-H"
	ftdi_vid_pid 0x15ba 0x002a
	#F1
	#ftdi serial "OL3EBABB"
	#F2
	ftdi_serial "OL570962"
	#adapter driver ftdi
	
	ftdi_layout_init 0x0808 0x0a1b
	ftdi_layout_signal nSRST -oe 0x0200
	ftdi_layout_signal nTRST -data 0x0100 -oe 0x0100
	ftdi_layout_signal LED -data 0x0800
	#ftdi_tdo_sample_edge falling
	# set 1 to use MDC F1 , set 0 to use MDC F2
	
}


transport select jtag

#set remote interrupt-on-connect off
## Follow chain order
jtag newtap RV64ABCDFHIMSU cpu -irlen 5 -expected-id 0x08100cfd -disable
jtag newtap RV32ACFIMUX cpu -irlen 5 -expected-id 0x08100cfd -disable

jtag newtap CHIP jrc -irlen 4 -expected-id 0x08100cfd -enable

## E24 enable handler
jtag configure RV32ACFIMUX.cpu -event tap-enable {
    irscan CHIP.jrc 0x2 -endstate RUN/IDLE 
    drscan CHIP.jrc 16 0x4102 -endstate RUN/IDLE 
    runtest 10
    ## Place jrc in bypass
    irscan CHIP.jrc 0xF -endstate RUN/IDLE 
    runtest 10
}

## E24 disable handler 
jtag configure RV32ACFIMUX.cpu -event tap-disable {
    irscan CHIP.jrc 0x2 -endstate RUN/IDLE
    drscan CHIP.jrc 16 0x4100 -endstate RUN/IDLE
    runtest 10
    ## Place jrc in bypass
    irscan CHIP.jrc 0xF -endstate RUN/IDLE 
}

## BC enable handler 
jtag configure RV64ABCDFHIMSU.cpu -event tap-enable {
    irscan CHIP.jrc 0x2 -endstate RUN/IDLE 
    drscan CHIP.jrc 16 0x4402 -endstate RUN/IDLE 
    runtest 10
    ## Place jrc in bypass
    irscan CHIP.jrc 0xF -endstate RUN/IDLE
}

## BC disable handler 
jtag configure RV64ABCDFHIMSU.cpu -event tap-disable {
    irscan CHIP.jrc 0x2 -endstate RUN/IDLE 
    drscan CHIP.jrc 16 0x4400 -endstate RUN/IDLE 
    runtest 10
    ## Place jrc in bypass
    irscan CHIP.jrc 0xF -endstate RUN/IDLE 
}

jtag configure CHIP.jrc -event post-reset "runtest 20"
jtag configure CHIP.jrc -event setup "jtag tapenable RV64ABCDFHIMSU.cpu; jtag tapenable RV32ACFIMUX.cpu"

target create RV32ACFIMUX.hart0 riscv -chain-position RV32ACFIMUX.cpu -coreid 0 -gdb-port 3334
target create RV64ABCDFHIMSU.core0 riscv -chain-position RV64ABCDFHIMSU.cpu -coreid 2 -rtos hwthread -gdb-port 3333

init

RV32ACFIMUX.hart0 configure -event gdb-detach {
    jtag tapdisable RV32ACFIMUX.cpu
    jtag tapdisable RV64ABCDFHIMSU.cpu
    shutdown
}

RV64ABCDFHIMSU.core0 configure -event gdb-detach {
    jtag tapdisable RV64ABCDFHIMSU.cpu
    jtag tapdisable RV32ACFIMUX.cpu
    shutdown
}

halt
scan_chain

echo "load U-Boot SPL and Uboot images .................."
fast_load_image u-boot-spl.bin 0xb000000
fast_load

echo "Finish loading images.................."


echo "Ready for Remote Connections"
