Library IEEE;
use IEE.STD_LOGIC_1164.all;

entity tb_RAM_top is

end entity tb_RAM_top;

architecture behavior of tb_RAM_top is

signal data		: STD_LOGIC_VECTOR (31 downto 0);
signal address		: STD_LOGIC_VECTOR (7 downto 0);
signal clock		: STD_LOGIC := '0';
signal resetn		: STD_LOGIC;
signal wren		: STD_LOGIC;
signal q		: STD_LOGIC_VECTOR (31 downto 0);

component RAM_top is

port (
	  data			: in STD_LOGIC_VECTOR (31 downto 0);
	  address		: in STD_LOGIC_VECTOR (7 downto 0);
	  clock, resetn 	: in STD_LOGIC;
	  wren			: in STD_LOGIC;
	  q			: out STD_LOGIC_VECTOR(31 downto 0));

end component;

begin

DUT: RAM_top port map (data, address, clock, resetn, wren, q);
	clock <= not clock after 50 ns;
	resetn <= '0',
		'1' after 75 ns;
		
	address <= "00000000",
		"00000001" after 125 ns,
			"00000010" after 225 ns,
			"00000011" after 325 ns,
			"00000100" after 425 ns,
			
		"00000101" after 525 ns,
			"00000110" after 625 ns,
			"00000111" after 725 ns,
			"00000000" after 825 ns,
		
		"00000001" after 925 ns,
			"00000010" after 1025 ns,
			"00000011" after 1125 ns,
			"00000100" after 1225 ns,
		
		"00000101" after 1325 ns,
			"00000110" after 1425 ns,
			"00000111" after 1525 ns,
			"00000000" after 1625 ns,
			
		data <= "00000000000000000000000000110011",
			"00000000000000000000000000111111" after 125 ns,
			"00000000000000000000000001011100" after 225 ns,
			"00000000000000000000000001011100" after 325 ns,
			"00000000000000000000000000110011" after 425 ns,
			"00000000000000000000000000111111" after 525 ns,
			"00000000000000000000000001011100" after 625 ns,
			"00000000000000000000000001011100" after 725 ns;
				
		wren <= '1' after 20ns,
			'0' after 825 ns;
