[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADC08200CIMT/NOPB production of TEXAS INSTRUMENTS from the text:ADC08200\nwww.ti.com SNAS136M –APRIL2001–REVISED MARCH2013\nADC082008-Bit,20Mspsto200Msps,LowPowerA/DConverterwithInternalSample-\nand-Hold\nCheckforSamples: ADC08200\n1FEATURES DESCRIPTION\nTheADC08200 isalow-power, 8-bit,monolithic\n2•Single-Ended Input\nanalog-to-digital converter withanon-chiptrack-and-•InternalSample-and-Hold Functionholdcircuit.Optimized forlowcost,lowpower,small\n•LowVoltage(Single+3V)Operation sizeandeaseofuse,thisproductoperates at\nconversion ratesupto230Mspswhileconsuming •SmallPackage\njust1.05mWperMHzofclockfrequency, or210mW•Power-Down Featureat200Msps.RaisingthePDpinputstheADC08200\nintoaPowerDownmodewhereitconsumes about1KEYSPECIFICATIONSmW.\n•Resolution 8BitsTheuniquearchitecture achieves 7.3Effective Bits\n•Maximum sampling frequency 200Msps(min) with50MHzinputfrequency. TheADC08200 is\nresistant tolatch-upandtheoutputsareshort-circuit •DNL±0.4LSB(typ)\nproof.ThetopandbottomoftheADC08200\'s•ENOB(fIN=50MHz)7.3bits(typ)reference ladderareavailable forconnections,\n•THD(fIN=50MHz)61dB(typ) enabling awiderangeofinputpossibilities. The\ndigitaloutputsareTTL/CMOS compatible witha •PowerConsumption\nseparate outputpowersupplypintosupport–Operating 1.05mW/Msps (typ)interfacing with3Vor2.5Vlogic.Thedigitalinputs\n–PowerDown1mW(typ) (CLKandPD)areTTL/CMOS compatible. Theoutput\ndataformatisstraightbinary.\nAPPLICATIONSTheADC08200 isofferedina24-leadTSSOP\n•FlatPanelDisplays package and,whilespecified overtheindustrial\ntemperature rangeof−40°Cto+85°C,itwillfunction •Projection Systems\novertheto−40°Cto+105°Ctemperature range.•Set-TopBoxes\n•Battery-Powered Instruments\n•Communications\n•MedicalImaging\n•Astronomy\n1\nPleasebeawarethatanimportant noticeconcerning availability, standard warranty, anduseincriticalapplications of\nTexasInstruments semiconductor productsanddisclaimers theretoappearsattheendofthisdatasheet.\n2Alltrademarks arethepropertyoftheirrespective owners.\nPRODUCTION DATAinformation iscurrentasofpublication date. Copyright ©2001–2013,TexasInstruments IncorporatedProducts conform tospecifications perthetermsoftheTexas\nInstruments standard warranty. Production processing doesnot\nnecessarily includetestingofallparameters.\nVRT\nVRM\n2561\nSWITCHES\nCLOCK\nGENCOARSE/FINE\nCOMPARATORSENCODER\n& ERROR\nCORRECTION17\nCLK17COARSE/FINE\nCOMPARATORSENCODER\n& ERROR\nCORRECTION17VA (pin 18)\nAGND VIN88\nOUTPUT\nDRIVERSMUX8 8\nDATA\nOUT\nPDDR VD\nDR GND\n(pin 17)VRB\nVIN GND\nADC08200\nSNAS136M –APRIL2001–REVISED MARCH2013 www.ti.com\nBlockDiagram\nPinConfiguration\nFigure1.24-LeadTSSOP\nSeePWPackage\n2SubmitDocumentation Feedback Copyright ©2001–2013,TexasInstruments Incorporated\nProductFolderLinks:ADC08200\nVD\nDGND\n ADC08200\nwww.ti.com SNAS136M –APRIL2001–REVISED MARCH2013\nPINDESCRIPTIONS ANDEQUIVALENT CIRCUITS\nPinNo. Symbol Equivalent Circuit Description\n6 VIN Analogsignalinput.Conversion rangeisVRBtoVRT.\nAnalogInputthatisthehigh(top)sideofthereference ladder\noftheADC.Nominalrangeis0.5VtoVA.VoltageonVRTand3 VRTVRBinputsdefinetheVINconversion range.Bypasswell.See\nTHEANALOG INPUTformoreinformation.\nMid-point ofthereference ladder.Thispinshouldbebypassed9 VRMtoaquietpointinthegroundplanewitha0.1µFcapacitor.\nAnalogInputthatisthelowside(bottom)ofthereference\nladderoftheADC.Nominalrangeis0.0Vto(VRT–0.5V).\n10 VRB VoltageonVRTandVRBinputsdefinetheVINconversion\nrange.Bypasswell.SeeTHEANALOG INPUTformore\ninformation.\nPowerDowninput.Whenthispinishigh,theconverter isin\n23 PD thePowerDownmodeandthedataoutputpinsholdthelast\nconversion result.\nCMOS/TTL compatible digitalclockInput.VINissampledon24 CLKtherisingedgeofCLKinput.\n13thru16 Conversion datadigitalOutputpins.D0istheLSB,D7isthe\nand D0–D7 MSB.ValiddataisoutputjustaftertherisingedgeoftheCLK\n19thru22 input.\n7 VINGND Reference groundforthesingle-ended analoginput,VIN.\nPositiveanalogsupplypin.Connecttoaquietvoltagesource\nof+3V.VAshouldbebypassed witha0.1µFceramicchip1,4,12 VAcapacitor foreachpin,plusone10µFcapacitor. SeePOWER\nSUPPLY CONSIDERATIONS formoreinformation.\nPowersupplyfortheoutputdrivers.Ifconnected toVA,18 VDRdecouple wellfromVA.\n17 DRGND Thegroundreturnfortheoutputdriversupply.\n2,5,8,11 AGND Thegroundreturnfortheanalogsupply.\nCopyright ©2001–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 3\nProductFolderLinks:ADC08200\nADC08200\nSNAS136M –APRIL2001–REVISED MARCH2013 www.ti.com\nThesedeviceshavelimitedbuilt-inESDprotection. Theleadsshouldbeshortedtogetherorthedeviceplacedinconductive foam\nduringstorageorhandlingtopreventelectrostatic damagetotheMOSgates.\nAbsolute Maximum Ratings(1)(2)(3)\nSupplyVoltage(VA) 3.8V\nDriverSupplyVoltage(VDR) VA+0.3V\nVoltageonAnyInputorOutputPin −0.3VtoVA\nReference Voltage(VRT,VRB) VAtoAGND\nCLK,PDVoltageRange −0.05Vto\n(VA+0.05V)\nInputCurrentatAnyPin(4)±25mA\nPackage InputCurrent(4)±50mA\nPowerDissipation atTA=25°C See(5)\nESDSusceptibility(6)HumanBodyModel 2500V\nMachineModel 200V\nSoldering Temperature, Infrared,\n10seconds(7)235°C\nStorageTemperature −65°Cto+150°C\n(1)Allvoltagesaremeasured withrespecttoGND=AGND=DRGND=0V,unlessotherwise specified.\n(2)Absolute Maximum Ratingsindicatelimitsbeyondwhichdamagetothedevicemayoccur.Operating Ratingsindicateconditions for\nwhichthedeviceisfunctional, butdonotensurespecificperformance limits.Forensuredspecifications andtestconditions, seethe\nElectrical Characteristics. Theensuredspecifications applyonlyforthetestconditions listed.Someperformance characteristics may\ndegradewhenthedeviceisnotoperated underthelistedtestconditions.\n(3)IfMilitary/Aerospace specified devicesarerequired, pleasecontacttheTexasInstruments SalesOffice/Distributors foravailability and\nspecifications.\n(4)Whentheinputvoltageatanypinexceedsthepowersupplies(thatis,lessthanAGNDorDRGND,orgreaterthanVAorVDR),the\ncurrentatthatpinshouldbelimitedto25mA.The50mAmaximum packageinputcurrentratinglimitsthenumberofpinsthatcan\nsafelyexceedthepowersupplieswithaninputcurrentof25mAtotwo.\n(5)Theabsolutemaximum junctiontemperature (TJmax)forthisdeviceis150°C.Themaximum allowable powerdissipation isdictatedby\nTJmax,thejunction-to-ambient thermalresistance (θJA),andtheambienttemperature (TA),andcanbecalculated usingtheformula\nPDMAX=(TJmax−TA)/θJA.Thevaluesformaximum powerdissipation listedabovewillbereachedonlywhenthisdeviceisoperated\ninaseverefaultcondition (e.g.,wheninputoroutputpinsaredrivenbeyondthepowersupplyvoltages, orthepowersupplypolarityis\nreversed). Obviously, suchconditions shouldalwaysbeavoided.\n(6)Humanbodymodelis100pFcapacitor discharged througha1.5kΩresistor.Machinemodelis220pFdischarged throughZERO\nOhms.\n(7)SeeAN-450,“SurfaceMounting MethodsandTheirEffectonProductReliability ”(SNOA742 ).\nOperating Ratings(1)(2)\nOperating Temperature Range −40°C≤TA≤+105°C\nSupplyVoltage(VA) +2.7Vto+3.6V\nDriverSupplyVoltage(VDR) +2.4VtoVA\nGroundDifference |GND-DRGND| 0Vto300mV\nUpperReference Voltage(VRT) 0.5Vto(VA−0.3V)\nLowerReference Voltage(VRB) 0Vto(VRT−0.5V)\nVINVoltageRange VRBtoVRT\n(1)Absolute Maximum Ratingsindicatelimitsbeyondwhichdamagetothedevicemayoccur.Operating Ratingsindicateconditions for\nwhichthedeviceisfunctional, butdonotensurespecificperformance limits.Forensuredspecifications andtestconditions, seethe\nElectrical Characteristics. Theensuredspecifications applyonlyforthetestconditions listed.Someperformance characteristics may\ndegradewhenthedeviceisnotoperated underthelistedtestconditions.\n(2)Allvoltagesaremeasured withrespecttoGND=AGND=DRGND=0V,unlessotherwise specified.\nPackage Thermal Resistance\nPackage θJA\n24-LeadTSSOP 92°C/W\n4SubmitDocumentation Feedback Copyright ©2001–2013,TexasInstruments Incorporated\nProductFolderLinks:ADC08200\nADC08200\nwww.ti.com SNAS136M –APRIL2001–REVISED MARCH2013\nConverter Electrical Characteristics\nThefollowing specifications applyforVA=VDR=+3.0VDC,VRT=+1.9V,VRB=0.3V,CL=5pF,fCLK=200MHzat50%duty\ncycle.Boldface limitsapplyforTJ=TMINtoTMAX:allotherlimitsTJ=25°C(1)(2)(3)\nUnitsSymbol Parameter Conditions Typical(4)Limits(4)\n(Limits)\nDCACCURACY\n+1.0 +1.9 LSB(max)INL IntegralNon-Linearity−0.3 −1.2 LSB(min)\nDNL Differential Non-Linearity ±0.4 ±0.95 LSB(max)\nMissingCodes 0 (max)\nFSE FullScaleError 36 50 mV(max)\nVOFF ZeroScaleOffsetError 46 60 mV(max)\nANALOG INPUTANDREFERENCE CHARACTERISTICS\nVRB V(min)VIN InputVoltage 1.6VRT V(max)\n(CLKLOW) 3 pF\nCIN VINInputCapacitance VIN=0.75V+0.5Vrms\n(CLKHIGH) 4 pF\nRIN RINInputResistance >1 MΩ\nBW FullPowerBandwidth 500 MHz\nVA V(max)\nVRT TopReference Voltage 1.9\n0.5 V(min)\nVRT−0.5 V(max)\nVRB BottomReference Voltage 0.3\n0 V(min)\n1.0 V(min)\nVRT-VRBReference VoltageDelta 1.6\n2.3 V(max)\n120 Ω(min)\nRREF Reference LadderResistance VRTtoVRB 160\n200 Ω(max)\nCLK,PDDIGITAL INPUTCHARACTERISTICS\nVIH LogicalHighInputVoltage VDR=VA=3.6V 2.0 V(min)\nVIL LogicalLowInputVoltage VDR=VA=2.7V 0.8 V(max)\nIIH LogicalHighInputCurrent VIH=VDR=VA=3.6V 10 nA\nIIL LogicalLowInputCurrent VIL=0V,VDR=VA=2.7V −50 nA\nCIN LogicInputCapacitance 3 pF\n(1)TheElectrical characteristics tableslistensuredspecifications underthelistedRecommended Conditions exceptasotherwise modified\norspecified bytheElectrical Characteristics Conditions and/orNotes.Typicalspecifications areestimations forroomtemperature only\nandarenotensured.\n(2)Theanaloginputsareprotected asshownbelow.Inputvoltagemagnitudes uptoVA+300mVorto300mVbelowGNDwillnot\ndamagethisdevice.However, errorsintheA/Dconversion canoccuriftheinputgoesaboveVDRorbelowGNDbymorethan100mV.\nForexample, ifVAis2.7VDCthefull-scale inputvoltagemustbe≤2.8VDCtoensureaccurateconversions.\n(3)Toensureaccuracy, itisrequiredthatVAandVDRbewellbypassed. Eachsupplypinmustbedecoupled withseparate bypass\ncapacitors.\n(4)TypicalfiguresareatTJ=25°C,andrepresent mostlikelyparametric norms.TestlimitsarespecifidtoTI\'sAOQL(Average Outgoing\nQualityLevel).\nCopyright ©2001–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 5\nProductFolderLinks:ADC08200\nADC08200\nSNAS136M –APRIL2001–REVISED MARCH2013 www.ti.com\nConverter Electrical Characteristics (continued)\nThefollowing specifications applyforVA=VDR=+3.0VDC,VRT=+1.9V,VRB=0.3V,CL=5pF,fCLK=200MHzat50%duty\ncycle.Boldface limitsapplyforTJ=TMINtoTMAX:allotherlimitsTJ=25°C(1)(2)(3)\nUnitsSymbol Parameter Conditions Typical(4)Limits(4)\n(Limits)\nDIGITAL OUTPUT CHARACTERISTICS\nVOH HighLevelOutputVoltage VA=VDR=2.7V,IOH=−400µA 2.6 2.4 V(min)\nVOL LowLevelOutputVoltage VA=VDR=2.7V,IOL=1.0mA 0.4 0.5 V(max)\nDYNAMIC PERFORMANCE\nfIN=4MHz,VIN=FS−0.25dB 7.5 Bits\nfIN=20MHz,VIN=FS−0.25dB 7.4 Bits\nENOB EffectiveNumberofBits fIN=50MHz,VIN=FS−0.25dB 7.3 6.9 Bits(min)\nfIN=70MHz,VIN=FS−0.25dB 7.2 Bits\nfIN=100MHz,VIN=FS−0.25dB 7.0 Bits\nfIN=4MHz,VIN=FS−0.25dB 47 dB\nfIN=20MHz,VIN=FS−0.25dB 46 dB\nSINAD Signal-to-Noise &Distortion fIN=50MHz,VIN=FS−0.25dB 46 43.3 dB(min)\nfIN=70MHz,VIN=FS−0.25dB 45 dB\nfIN=100MHz,VIN=FS−0.25dB 44 dB\nfIN=4MHz,VIN=FS−0.25dB 47 dB\nfIN=20MHz,VIN=FS−0.25dB 46 dB\nSNR Signal-to-Noise Ratio fIN=50MHz,VIN=FS−0.25dB 46 43.4 dB(min)\nfIN=70MHz,VIN=FS−0.25dB 45 dB\nfIN=100MHz,VIN=FS−0.25dB 44 dB\nfIN=4MHz,VIN=FS−0.25dB 60 dBc\nfIN=20MHz,VIN=FS−0.25dB 58 dBc\nSFDR Spurious FreeDynamic Range fIN=50MHz,VIN=FS−0.25dB 60 dBc\nfIN=70MHz,VIN=FS−0.25dB 57 dBc\nfIN=100MHz,VIN=FS−0.25dB 54 dBc\nfIN=4MHz,VIN=FS−0.25dB −60 dBc\nfIN=20MHz,VIN=FS−0.25dB −58 dBc\nTHD TotalHarmonic Distortion fIN=50MHz,VIN=FS−0.25dB −60 dBc\nfIN=70MHz,VIN=FS−0.25dB -56 dBc\nfIN=100MHz,VIN=FS−0.25dB −53 dBc\nfIN=4MHz,VIN=FS−0.25dB −66 dBc\nfIN=20MHz,VIN=FS−0.25dB -68 dBc\nHD2 2ndHarmonic Distortion fIN=50MHz,VIN=FS−0.25dB −66 dBc\nfIN=70MHz,VIN=FS−0.25dB -60 dBc\nfIN=100MHz,VIN=FS−0.25dB −55 dBc\nfIN=4MHz,VIN=FS−0.25dB −72 dBc\nfIN=20MHz,VIN=FS−0.25dB −58 dBc\nHD3 3rdHarmonic Distortion fIN=50MHz,VIN=FS−0.25dB −72 dBc\nfIN=70MHz,VIN=FS−0.25dB -58 dBc\nfIN=100MHz,VIN=FS−0.25dB −60 dBc\nf1=11MHz,VIN=FS−6.25dBIMD Intermodulation Distortion -55 dBcf2=12MHz,VIN=FS−6.25dB\n6SubmitDocumentation Feedback Copyright ©2001–2013,TexasInstruments Incorporated\nProductFolderLinks:ADC08200\nADC08200\nwww.ti.com SNAS136M –APRIL2001–REVISED MARCH2013\nConverter Electrical Characteristics (continued)\nThefollowing specifications applyforVA=VDR=+3.0VDC,VRT=+1.9V,VRB=0.3V,CL=5pF,fCLK=200MHzat50%duty\ncycle.Boldface limitsapplyforTJ=TMINtoTMAX:allotherlimitsTJ=25°C(1)(2)(3)\nUnitsSymbol Parameter Conditions Typical(4)Limits(4)\n(Limits)\nPOWERSUPPLY CHARACTERISTICS\nDCInput 69.75 86 mA(max)\nIA AnalogSupplyCurrent\nfIN=10MHz,VIN=FS−3dB 69.75 mA\nIDR OutputDriverSupplyCurrent DCInput,PD=Low 0.25 0.6 mA(max)\nDCInput,PD=Low 70 86.6 mA(max)\nIA+IDRTotalOperating Current\nCLKLow,PD=Hi 0.3 mA\nDCInput,Excluding Reference 210 260 mW(max)\nPC PowerConsumption\nCLKLow,PD=Hi 1 mW\nFSEchangewith2.7Vto3.3VchangeinPSRR1PowerSupplyRejection Ratio 54 dBVA\nSNRreduction with200mVat1MHzonPSRR2PowerSupplyRejection Ratio 45 dBsupply\nACELECTRICAL CHARACTERISTICS\nfC1 Maximum Conversion Rate 230 200 MHz(min)\nfC2 Minimum Conversion Rate 10 MHz\ntCL Minimum ClockLowTime 0.87 1.0 ns(min)\ntCH Minimum ClockHighTime 0.65 0.75 ns(min)\nCLKtoDataInvalid,VA=3.3Vto3.6V,tAOutputHoldTime,OutputFalling(5)2.4 3.3 ns(max)=−40°Cto+105°C,CL=8pF\ntOHCLKtoDataInvalid,VA=3.3Vto3.6V,tAOutputHoldTime,OutputRising(5)1.9 2.5 ns(max)=−40°Cto+105°C,CL=8pF\n2.4 ns(min) CLKtoDataTransition, VA=3.3VtoOutputDelay,OutputFalling(5)3.93.6V,VA=−40°Cto+105°C,CL=8pF 5.1 ns(max)\ntOD2.4 ns(min) CLKtoDataTransition, VA=3.3VtoOutputDelay,OutputRising(5)3.33.6V,tA=−40°Cto+105°C,CL=8pF 4.0 ns(max)\nOutputFalling,VA=3.3V,CL=8pF,0.73 V/nstA=−40°Cto+105°C\ntSLEW OutputSlewRate(6)\nOutputRising,VA=3.3V,CL=8pF,0.88 V/nstA=−40°Cto+105°C\nPipelineDelay(Latency) 6 ClockCycles\ntAD Sampling (Aperture) Delay CLKRisetoAcquisition ofData 2.6 ns\ntAJ ApertureJitter 2 psrms\n(5)Thesespecifications areensuredbydesignandnottested.\n(6)Typicaloutputslewrateisbaseduponthemaximum tODandtOHfigures.\nCopyright ©2001–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 7\nProductFolderLinks:ADC08200\nADC08200\nSNAS136M –APRIL2001–REVISED MARCH2013 www.ti.com\nSpecification Definitions\nAPERTURE (SAMPLING) DELAYisthattimerequiredaftertheriseoftheclockinputforthesampling switchto\nopen.TheSample/Hold circuiteffectively stopscapturing theinputsignalandgoesintothe“hold”mode\ntADaftertheclockgoeshigh.\nAPERTURE JITTERisthevariationinaperturedelayfromsampletosample.Aperturejittershowsupasinput\nnoise.\nCLOCKDUTYCYCLEistheratioofthetimethattheclockwaveformisatalogichightothetotaltimeofone\nclockperiod.\nDIFFERENTIAL NON-LINEARITY (DNL)isthemeasure ofthemaximum deviation fromtheidealstepsizeof1\nLSB.Measured at200Mspswitharampinput.\nEFFECTIVE NUMBER OFBITS(ENOB,orEFFECTIVE BITS)isanothermethodofspecifying Signal-to-Noise\nandDistortion Ratio,orSINAD.ENOBisdefinedas(SINAD–1.76)/6.02andsaysthattheconverter is\nequivalent toaperfectADCofthis(ENOB)numberofbits.\nFULLPOWERBANDWIDTH isameasure ofthefrequency atwhichthereconstructed outputfundamental\ndrops3dBbelowitslowfrequency valueforafullscaleinput.\nFULL-SCALE ERRORisameasure ofhowfarthelastcodetransition isfromtheideal1½LSBbelowVRTandis\ndefinedas:\nVmax+1.5LSB–VRT\nwhere\n•Vmaxisthevoltageatwhichthetransition tothemaximum (fullscale)codeoccurs (1)\nINTEGRAL NON-LINEARITY (INL)isameasure ofthedeviation ofeachindividual codefromalinedrawnfrom\nzeroscale(½LSBbelowthefirstcodetransition) throughpositivefullscale(½LSBabovethelastcode\ntransition). Thedeviation ofanygivencodefromthisstraightlineismeasured fromthecenterofthatcode\nvalue.Theendpointtestmethodisused.Measured at200Mspswitharampinput.\nINTERMODULATION DISTORTION (IMD)isthecreationofadditional spectralcomponents asaresultoftwo\nsinusoidal frequencies beingappliedtotheADCinputatthesametime.itisdefinedastheratioofthe\npowerinthesecondandthirdorderintermodulation productstothepowerinoneoftheoriginal\nfrequencies. IMDisusuallyexpressed indBFS.\nMISSING CODESarethoseoutputcodesthatareskippedandwillneverappearattheADCoutputs.These\ncodescannotbereachedwithanyinputvalue.\nOUTPUT DELAYisthetimedelayaftertherisingedgeoftheinputclockbeforethedataupdateispresentat\ntheoutputpins.\nOUTPUT HOLDTIMEisthelengthoftimethattheoutputdataisvalidaftertheriseoftheinputclock.\nPIPELINE DELAY(LATENCY) isthenumberofclockcyclesbetweeninitiationofconversion andwhenthat\ndataispresented totheoutputdriverstage.Newdataisavailable ateveryclockcycle,butthedatalags\ntheconversion bythePipelineDelayplustheOutputDelay.\nPOWERSUPPLY REJECTION RATIO(PSRR)isameasure ofhowwelltheADCrejectsachangeinthepower\nsupplyvoltage.FortheADC08200, PSRR1istheratioofthechangeinFull-Scale Errorthatresultsfroma\nchangeintheDCpowersupplyvoltage,expressed indB.PSRR2isameasure ofhowwellanACsignal\nridinguponthepowersupplyisrejectedfromtheoutputandisheredefinedas\nwhere\n•SNR0istheSNRmeasured withnonoiseorsignalonthesupplyline\n•SNR1istheSNRmeasured witha1MHz,200mVP-Psignalridinguponthesupplylines (2)\nSIGNALTONOISERATIO(SNR)istheratio,expressed indB,ofthermsvalueoftheinputsignalattheoutput\ntothermsvalueofthesumofallotherspectralcomponents belowone-halfthesampling frequency, not\nincluding harmonics ord.c.\n8SubmitDocumentation Feedback Copyright ©2001–2013,TexasInstruments Incorporated\nProductFolderLinks:ADC08200\nTHD = 20 x log + . . .  + AAf22\n  f102\n Af12\n ADC08200\nwww.ti.com SNAS136M –APRIL2001–REVISED MARCH2013\nSIGNALTONOISEPLUSDISTORTION (S/(N+D) orSINAD)istheratio,expressed indB,ofthermsvalueof\ntheinputsignalattheoutputtothermsvalueofalloftheotherspectralcomponents belowhalftheclock\nfrequency, including harmonics butexcluding d.c.\nSPURIOUS FREEDYNAMIC RANGE(SFDR)isthedifference, expressed indB,betweenthermsvaluesofthe\ninputsignalattheoutputandthepeakspurioussignal,whereaspurioussignalisanysignalpresentin\ntheoutputspectrum thatisnotpresentattheinput.\nTOTALHARMONIC DISTORTION (THD)istheratioexpressed indB,ofthermstotalofthefirstnineharmonic\nlevelsattheoutputtothelevelofthefundamental attheoutput.THDiscalculated as\nwhere\n•Af1istheRMSpowerofthefundamental (output)frequency\n•Af2throughAf10aretheRMSpowerofthefirst9harmonic frequencies intheoutputspectrum (3)\nZEROSCALEOFFSET ERRORistheerrorintheinputvoltagerequiredtocausethefirstcodetransition. Itis\ndefinedas\nVOFF=VZT−VRB\nwhere\n•VZTisthefirstcodetransition inputvoltage (4)\nTimingDiagram\nFigure2.ADC08200 TimingDiagram\nCopyright ©2001–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 9\nProductFolderLinks:ADC08200\nADC08200\nSNAS136M –APRIL2001–REVISED MARCH2013 www.ti.com\nTypicalPerformance Characteristics\nVA=VDR=3V,fCLK=200MHz,fIN=50MHz,unlessotherwise stated\nINL\nvs.\nINL Temperature\nFigure3. Figure4.\nINL INL\nvs. vs.\nSupplyVoltage SampleRate\nFigure5. Figure6.\nDNL\nvs.\nDNL Temperature\nFigure7. Figure8.\n10SubmitDocumentation Feedback Copyright ©2001–2013,TexasInstruments Incorporated\nProductFolderLinks:ADC08200\nADC08200\nwww.ti.com SNAS136M –APRIL2001–REVISED MARCH2013\nTypicalPerformance Characteristics (continued)\nVA=VDR=3V,fCLK=200MHz,fIN=50MHz,unlessotherwise stated\nDNL DNL\nvs. vs.\nSupplyVoltage SampleRate\nFigure9. Figure10.\nSNR SNR\nvs. vs.\nTemperature SupplyVoltage\nFigure11. Figure12.\nSNR SNR\nvs. vs.\nSampleRate InputFrequency\nFigure13. Figure14.\nCopyright ©2001–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 11\nProductFolderLinks:ADC08200\nADC08200\nSNAS136M –APRIL2001–REVISED MARCH2013 www.ti.com\nTypicalPerformance Characteristics (continued)\nVA=VDR=3V,fCLK=200MHz,fIN=50MHz,unlessotherwise stated\nSNR Distortion\nvs. vs.\nClockDutyCycle Temperature\nFigure15. Figure16.\nDistortion Distortion\nvs. vs.\nSupplyVoltage SampleRate\nFigure17. Figure18.\nDistortion Distortion\nvs. vs.\nInputFrequency ClockDutyCycle\nFigure19. Figure20.\n12SubmitDocumentation Feedback Copyright ©2001–2013,TexasInstruments Incorporated\nProductFolderLinks:ADC08200\nADC08200\nwww.ti.com SNAS136M –APRIL2001–REVISED MARCH2013\nTypicalPerformance Characteristics (continued)\nVA=VDR=3V,fCLK=200MHz,fIN=50MHz,unlessotherwise stated\nSINAD/ENOB SINAD/ENOB\nvs. vs.\nTemperature SupplyVoltage\nFigure21. Figure22.\nSINAD/ENOB SINAD/ENOB\nvs. vs.\nSampleRate InputFrequency\nFigure23. Figure24.\nSINAD/ENOB PowerConsumption\nvs. vs.\nClockDutyCycle SampleRate\nFigure25. Figure26.\nCopyright ©2001–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 13\nProductFolderLinks:ADC08200\nADC08200\nSNAS136M –APRIL2001–REVISED MARCH2013 www.ti.com\nTypicalPerformance Characteristics (continued)\nVA=VDR=3V,fCLK=200MHz,fIN=50MHz,unlessotherwise stated\nSpectral Response @fIN=50MHz Spectral Response @fIN=76MHz\nFigure27. Figure28.\nSpectral Response @fIN=99MHz Intermodulation Distortion\nFigure29. Figure30.\n14SubmitDocumentation Feedback Copyright ©2001–2013,TexasInstruments Incorporated\nProductFolderLinks:ADC08200\n8 11AGNDADC08200D713\nD614\nD515\nD022D121D220D319D4166\n3+3V\n110\n5 17DR GND10VRTVIN\n10 PF+\n220\n2VRB\n24CLK0.1 PF9\n23\nPD0.1 PF10 PF + +\n1 4 180.1 PF10 PF\nDR VDVAChoke\n0.1 PF10 PF+\n12+3V\n1%\n1%0.1 PF1.5V,\nnominal7\nVIN GND\n ADC08200\nwww.ti.com SNAS136M –APRIL2001–REVISED MARCH2013\nFUNCTIONAL DESCRIPTION\nTheADC08200 usesanew,uniquearchitecture thatachieves over7effectivebitsatinputfrequencies uptoand\nbeyond100MHz.\nTheanaloginputsignalthatiswithinthevoltagerangesetbyVRTandVRBisdigitizedtoeightbits.Inputvoltages\nbelowVRBwillcausetheoutputwordtoconsistofallzeroes.InputvoltagesaboveVRTwillcausetheoutputword\ntoconsistofallones.\nIncorporating aswitched capacitor bandgap, theADC08200 exhibitsapowerconsumption thatisproportional to\nfrequency, limitingpowerconsumption towhatisneededattheclockratethatisused.Thisanditsexcellent\nperformance overawiderangeofclockfrequencies makesitanidealchoiceasasingleADCformany8-bit\nneeds.\nDataisacquired attherisingedgeoftheclockandthedigitalequivalent ofthatdataisavailable atthedigital\noutputs6clockcyclesplustODlater.TheADC08200 willconvertaslongastheclocksignalispresent.The\noutputcodingisstraightbinary.\nThedeviceisintheactivestatewhenthePowerDownpin(PD)islow.WhenthePDpinishigh,thedeviceisin\nthepowerdownmode,wheretheoutputpinsholdthelastconversion beforethePDpinwenthighandthe\ndeviceconsumes just1.4mW.Holdingtheclockinputlowwillfurtherreducethepowerconsumption inthe\npowerdownmodetoabout1mW.\nAPPLICATIONS INFORMATION\nREFERENCE INPUTS\nThereference inputsVRTandVRBarethetopandbottomofthereference ladder,respectively. Inputsignals\nbetweenthesetwovoltageswillbedigitizedto8bits.Externalvoltagesappliedtothereference inputpinsshould\nbewithintherangespecified intheOperating RatingsTable.Anydeviceusedtodrivethereference pinsshould\nbeabletosourcesufficient currentintotheVRTpinandsinksufficient currentfromtheVRBpintomaintainthe\ndesiredvoltages.\nBecause oftheladderandexternalresistortolerances, thereference voltageofthiscircuitcanvarytoomuchfor\nsomeapplications.\nFigure31.Simple,lowcomponent countreference biasing.\nCopyright ©2001–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 15\nProductFolderLinks:ADC08200\n8 11AGNDADC08200D713\nD614\nD515\nD022D121D220D319D4166\n4.7k30.1 PF\n309:+3V\n470:\n5 17DR GND10VRTVIN1/2 \nLM8272\n-+18\n43\n210 PF++3V\n0.01 PF\n1 PF\n1/2 \nLM8272+-6\n51.62k\n0.01 PF\n7604:LM4040-2.5\n20.1 PF10 PF + +\n12 4 180.1 PF10 PF\nDR VD VAChoke\n1\nVRB\n24CLK0.1 PF9\n23\nPD0.1 PF7\nVIN GND\n1 PF4.7k1 PF\nADC08200\nSNAS136M –APRIL2001–REVISED MARCH2013 www.ti.com\nThereference biascircuitofFigure31isverysimpleandtheperformance isadequate formanyapplications.\nHowever, circuittolerances willleadtoawidereference voltagerange.Betterreference stabilitycanbeachieved\nbydrivingthereference pinswithlowimpedance sources.\nThecircuitofFigure32willallowamoreaccuratesettingofthereference voltages. Theupperamplifiermustbe\nabletosourcethereference currentasdetermined bythevalueofthereference resistorandthevalueof(VRT−\nVRB).Theloweramplifier mustbeabletosinkthisreference current.Bothamplifiers shouldbestablewitha\ncapacitive load.TheLM8272waschosenbecause ofitsrail-to-rail inputandoutputcapability, itshighcurrent\noutputanditsabilitytodrivelargecapacitive loads.\nThedividerresistors attheinputstotheamplifiers couldbechanged tosuittheapplication reference voltage\nneeds,orthedividercanbereplacedwithpotentiometers orDACsforprecisesettings.Thebottomoftheladder\n(VRB)maybereturnedtogroundiftheminimum inputsignalexcursion is0V.\nVRTshouldalwaysbemorepositivethanVRBbytheminimum VRT-VRBdifference inElectrical Characteristics to\nminimize noise.WhileVRTmaybeashighastheVAsupplyvoltageandVRBmaybeaslowasground,the\ndifference betweenthesetwovoltages(VRT−VRB)shouldnotexceed2.3Vtopreventwaveform distortion.\nTheVRMpinisthecenterofthereference ladderandshouldbebypassed toaquietpointinthegroundplane\nwitha0.1µFcapacitor. DONOTleavethispinopenandDONOTloadthispinwithmorethan10µA.\nFigure32.Drivingthereference toforcedesiredvaluesrequires drivingwithalowimpedance source.\nTHEANALOG INPUT\nTheanaloginputoftheADC08200 isaswitchfollowedbyanintegrator. Theinputcapacitance changeswiththe\nclocklevel,appearing as3pFwhentheclockislow,and4pFwhentheclockishigh.Thesampling natureof\ntheanaloginputcausescurrentspikesattheinputthatresultinvoltagespikesthere.Anyamplifierusedtodrive\ntheanaloginputmustbeabletosettlewithintheclockhightime.TheLMH6702 andtheLMH6628 havebeen\nfoundtobegoodamplifiers todrivetheADC08200.\n16SubmitDocumentation Feedback Copyright ©2001–2013,TexasInstruments Incorporated\nProductFolderLinks:ADC08200\n22\n+-200 12\n240\n47 10010 pFSignal\nInput\n8 11AGNDADC08200 D713\nD614\nD515\nD022D121D220D319D4166\n3\n710VRT\n50.1 PF10 PF +\n+\n12 4 180.1 PF10 PF\nDR VD VAChoke\n1\nVRB\n24CLK9\n23\nPD+3V\nLMH6702\n217\nDR GND+5V\n-5V0.1 PF\n0.1 PF10Gain \nAdjust\n4.7k\n1k1k0.33 PF\n+3V**\nOffset \nAdjust*\n*URXQG\x03FRQQHFWLRQV\x03PDUNHG\x03ZLWK\x03³ *´\x03\nshould enter the ground plane at a \ncommon pointVIN\n7\nVIN GND\nVRM\n ADC08200\nwww.ti.com SNAS136M –APRIL2001–REVISED MARCH2013\nFigure33showsanexampleofaninputcircuitusingtheLMH6702. Anyinputamplifiershouldincorporate some\ngainasoperational amplifiers exhibitbetterphasemarginandtransient response withgainsabove2or3than\nwithunitygain.Ifanoverallgainoflessthan3isrequired, attenuate theinputandoperatetheamplifier ata\nhighergain,asshowninFigure33.\nTheRCattheamplifieroutputfilterstheclockrateenergythatcomesoutoftheanaloginputduetotheinput\nsampling circuit.Theoptimum timeconstant forthiscircuitdepends notonlyupontheamplifier andADC,but\nalsoonthecircuitlayoutandboardmaterial. Aresistorvalueshouldbechosenbetween18Ωand47Ωandthe\ncapacitor valuechoseaccording totheformula\n(5)\nThevalueof"C"intheformulaaboveshouldincludetheADCinputcapacitance whentheclockishigh\nThiswillprovideoptimumSNRperformance forNyquistapplications. BestTHDperformance isrealizedwhenthe\ncapacitor andresistorvaluesarebothzero,butthiswouldcompromise SNRandSINADperformance. Generally,\nthecapacitor shouldnotbeaddedforundersampling applications.\nThecircuitofFigure33hasbothgainandoffsetadjustments. Ifyoueliminate theseadjustments normalcircuit\ntolerances mayresultinsignalclippingunlesscareisexercised intheworstcaseanalysisofcomponent\ntolerances andtheinputsignalexcursion isappropriately limitedtoaccountfortheworstcaseconditions.\nFullscaleandoffsetadjustments mayalsobemadebyadjusting VRTandVRB,perhapswiththeaidofapairof\nDACs.\nFigure33.Theinputamplifier shouldincorporate somegainforbestperformance (seetext).\nPOWERSUPPLY CONSIDERATIONS\nA/Dconverters drawsufficient transientcurrenttocorrupttheirownpowersuppliesifnotadequately bypassed. A\n10µFtantalum oraluminum electrolytic capacitor shouldbeplacedwithinaninch(2.5cm)oftheA/Dpower\npins,witha0.1µFceramicchipcapacitor placedwithinonecentimeter oftheconverter\'s powersupplypins.\nLeadless chipcapacitors arepreferred becausetheyhavelowleadinductance.\nCopyright ©2001–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 17\nProductFolderLinks:ADC08200\nADC08200\nSNAS136M –APRIL2001–REVISED MARCH2013 www.ti.com\nWhileasinglevoltagesourceisrecommended fortheVAandVDRsuppliesoftheADC08200, thesesupplypins\nshouldbewellisolatedfromeachothertopreventanydigitalnoisefrombeingcoupledintotheanalogportions\noftheADC.Achokeor27Ωresistorisrecommended between thesesupplylineswithadequate bypass\ncapacitors closetothesupplypins.\nAsisthecasewithallhighspeedconverters, theADC08200 shouldbeassumed tohavelittlepowersupply\nrejection. Noneofthesuppliesfortheconverter shouldbethesupplythatisusedforotherdigitalcircuitryinany\nsystemwithalotofdigitalpowerbeingconsumed. TheADCsuppliesshouldbethesamesupplyusedforother\nanalogcircuitry.\nNopinshouldeverhaveavoltageonitthatisinexcessofthesupplyvoltageorbelowgroundbymorethan300\nmV,notevenonatransient basis.Thiscanbeaproblemuponapplication ofpowerandpowershut-down. Be\nsurethatthesuppliestocircuitsdrivinganyoftheinputpins,analogordigital,donotcomeupanyfasterthan\ndoesthevoltageattheADC08200 powerpins.\nTHEDIGITAL INPUTPINS\nTheADC08200 hastwodigitalinputpins:ThePDpinandtheClockpin.\nThePDPin\nThePowerDown(PD)pin,whenhigh,putstheADC08200 intoalowpowermodewherepowerconsumption is\nreducedtoabout1.4mWwiththeclockrunning,ortoabout1mWwiththeclockheldlow.Outputdataisvalid\nandaccurateabout1microsecond afterthePDpinisbroughtlow.\nThedigitaloutputpinsretainthelastconversion outputcodewheneithertheclockisstoppedorthePDpinis\nhigh.\nTheADC08200 Clock\nAlthough theADC08200 istestedanditsperformance isensuredwitha200MHzclock,ittypicallywillfunction\nwellwithclockfrequencies from10MHzto230MHz.\nThelowandhightimesoftheclocksignalcanaffecttheperformance ofanyA/DConverter. Because achieving\naprecisedutycycleisdifficult,theADC08200 isdesigned tomaintainperformance overarangeofdutycycles.\nWhileitisspecified andperformance isensuredwitha50%clockdutycycleand200Msps,ADC08200\nperformance istypicallymaintained withclockhighandlowtimesof0.65nsand0.87ns,respectively,\ncorresponding toaclockdutycyclerangeof13%to82.5%witha200MHzclock.Notethatminimum lowand\nhightimesmaynotbesimultaneously asserted.\nTheCLOCKlineshouldbeseriesterminated attheclocksourceinthecharacteristic impedance ofthatlineifthe\nclocklineislongerthan\nwhere\n•tristheclockrisetime\n•tpropisthepropagation rateofthesignalalongthetrace\n• (6)\nTypicaltpropisabout150ps/inch(59ps/cm)onFR-4boardmaterial.\nIftheclocksourceisusedtodrivemorethanjusttheADC08200, theCLOCKpinshouldbea.c.terminated with\naseriesRCtogroundsuchthattheresistorvalueisequaltothecharacteristic impedance oftheclocklineand\nthecapacitor valueis\nwhere\n•tPDisthesignalpropagation ratedowntheclockline\n•"L"isthelinelength\n•ZOisthecharacteristic impedance oftheclockline (7)\n18SubmitDocumentation Feedback Copyright ©2001–2013,TexasInstruments Incorporated\nProductFolderLinks:ADC08200\nR\nC\nLMH6702ADC Clock\nSource\nLocate Clock Source\nnear ADC clock pinRF\nRINSingle\nGround\nPlane\nADC\n08200\nLocate power supply on\nthe digital side of the\nADCLocate driving amplifier\nnear ADC input pin\n ADC08200\nwww.ti.com SNAS136M –APRIL2001–REVISED MARCH2013\nThistermination shouldbelocatedascloseaspossibleto,butwithinonecentimeter of,theADC08200 clockpin.\nFurther,thistermination shouldbeclosetobutbeyondtheADC08200 clockpinasseenfromtheclocksource.\nTypicaltpropisabout150ps/inchonFR-4boardmaterial.ForFR-4boardmaterial,thevalueofCbecomes\nwhere\n•Listhelengthoftheclocklineininches (8)\nThistermination shouldbelocatedascloseaspossibleto,butwithinonecentimeter of,theADC08200 clockpin.\nLAYOUT ANDGROUNDING\nPropergrounding andproperroutingofallsignalsareessential toensureaccurate conversion. Acombined\nanaloganddigitalgroundplaneshouldbeused.\nCoupling between thetypically noisydigitalcircuitryandthesensitive analogcircuitrycanleadtopoor\nperformance thatmayseemimpossible toisolateandremedy.Thesolutionistokeepalllinesseparated from\neachotherbyatleastsixtimestheheightabovethereference plane,andtokeeptheanalogcircuitrywell\nseparated fromthedigitalcircuitry.\nTheDRGNDconnection tothegroundplaneshouldnotusethesamefeedthrough usedbyotherground\nconnections.\nHighpowerdigitalcomponents shouldnotbelocatedonornearastraightlinebetweentheADCoranylinear\ncomponent andthepowersupplyareaastheresultingcommonreturncurrentpathcouldcausefluctuation inthe\nanaloginput“ground”returnoftheADC.\nGenerally, analoganddigitallinesshouldcrosseachotherat90°toavoidgettingdigitalnoiseintotheanalog\npath.Inhighfrequency systems, however, avoidcrossinganaloganddigitallinesaltogether. Clocklinesshould\nbeisolatedfromALLotherlines,analogANDdigital.Eventhegenerally accepted 90°crossing shouldbe\navoidedasevenalittlecouplingcancauseproblems athighfrequencies. Bestperformance athighfrequencies\nisobtainedwithastraightsignalpath.\nTheanaloginputshouldbeisolatedfromnoisysignaltracestoavoidcouplingofspurioussignalsintotheinput.\nAnyexternalcomponent (e.g.,afiltercapacitor) connected betweentheconverter\'s inputandgroundshouldbe\nconnected toaverycleanpointinthegroundplane.\nFigure34.LayoutExample\nCopyright ©2001–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 19\nProductFolderLinks:ADC08200\nADC08200\nSNAS136M –APRIL2001–REVISED MARCH2013 www.ti.com\nFigure34givesanexample ofasuitablelayout.Allanalogcircuitry(inputamplifiers, filters,reference\ncomponents, etc.)shouldbeplacedtogetherawayfromanydigitalcomponents.\nDYNAMIC PERFORMANCE\nTheADC08200 isa.c.testedanditsdynamicperformance isensured. Tomeetthepublished specifications, the\nclocksourcedrivingtheCLKinputmustexhibitlessthan2ps(rms)ofjitter.Forbesta.c.performance, isolating\ntheADCclockfromanydigitalcircuitryshouldbedonewithadequate buffers,aswithaclocktree.See\nFigure35.\nItisgoodpracticetokeeptheADCclocklineasshortaspossibleandtokeepitwellawayfromanyother\nsignals.Othersignalscanintroduce jitterintotheclocksignal.Theclocksignalcanalsointroduce noiseintothe\nanalogpath.\nFigure35.Isolating theADCClockfromDigitalCircuitry\nCOMMON APPLICATION PITFALLS\nDrivingtheinputs(analogordigital)beyondthepowersupplyrails.Forproperoperation, allinputsshould\nnotgomorethan300mVbelowthegroundpinsor300mVabovethesupplypins.Exceeding theselimitson\nevenatransient basismaycausefaultyorerraticoperation. Itisnotuncommon forhighspeeddigitalcircuits\n(e.g.,74Fand74ACdevices)toexhibitundershoot thatgoesmorethanavoltbelowground.A51Ωresistorin\nserieswiththeoffending digitalinputwillusuallyeliminate theproblem.\nCareshouldbetakennottooverdrive theinputsoftheADC08200. Suchpracticemayleadtoconversion\ninaccuracies andeventodevicedamage.\nAttempting todriveahighcapacitance digitaldatabus.Themorecapacitance theoutputdriversmust\nchargeforeachconversion, themoreinstantaneous digitalcurrentisrequiredfromVDRandDRGND.These\nlargecharging currentspikescancoupleintotheanalogsection,degrading dynamicperformance. Buffering the\ndigitaldataoutputs(witha74AF541, forexample) maybenecessary ifthedatabuscapacitance exceeds5pF.\nDynamic performance canalsobeimproved byadding47Ωto56Ωseriesresistors ateachdigitaloutput,\nreducingtheenergycoupledbackintotheconverter inputpins.\nUsinganinadequate amplifier todrivetheanaloginput.Asexplained inTHEANALOG INPUT,the\ncapacitance seenattheinputalternates between 3pFand4pFwiththeclock.Thisdynamiccapacitance is\nmoredifficulttodrivethanisafixedcapacitance, andshouldbeconsidered whenchoosing adrivingdevice.\nDrivingtheVRTpinortheVRBpinwithdevicesthatcannotsourceorsinkthecurrentrequired bythe\nladder.Asmentioned inREFERENCE INPUTS,careshouldbetakentoseethatanydrivingdevicescansource\nsufficient currentintotheVRTpinandsinksufficient currentfromtheVRBpin.Ifthesepinsarenotdrivenwith\ndevicesthancanhandletherequiredcurrent,thesereference pinswillnotbestable,resultinginareduction of\ndynamicperformance.\nUsingaclocksourcewithexcessive jitter,usinganexcessively longclocksignaltrace,orhavingother\nsignalscoupled totheclocksignaltrace.Thiswillcausethesampling intervaltovary,causingexcessive\noutputnoiseandareduction inSNRperformance. TheuseofsimplegateswithRCtimingisgenerally\ninadequate asaclocksource.\n20SubmitDocumentation Feedback Copyright ©2001–2013,TexasInstruments Incorporated\nProductFolderLinks:ADC08200\nADC08200\nwww.ti.com SNAS136M –APRIL2001–REVISED MARCH2013\nREVISION HISTORY\nChanges fromRevision L(March2013)toRevision M Page\n•Changed layoutofNationalDataSheettoTIformat.......................................................................................................... 20\nCopyright ©2001–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 21\nProductFolderLinks:ADC08200\nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Sep-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nADC08200CIMT ACTIVE TSSOP PW2461Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 85 ADC08200\nCIMT\nADC08200CIMT/NOPB ACTIVE TSSOP PW2461RoHS & Green SN Level-1-260C-UNLIM -40 to 85 ADC08200\nCIMT\nADC08200CIMTX/NOPB ACTIVE TSSOP PW242500RoHS & Green SN Level-1-260C-UNLIM -40 to 85 ADC08200\nCIMT\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Sep-2021\nAddendum-Page 2 \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nADC08200CIMTX/NOPB TSSOP PW242500 330.0 16.46.958.31.68.016.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nADC08200CIMTX/NOPB TSSOP PW 242500 367.0 367.0 35.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nADC08200CIMT PW TSSOP 24 61 495 82514.6 4.06\nADC08200CIMT PW TSSOP 24 61 495 82514.6 4.06\nADC08200CIMT/NOPB PW TSSOP 24 61 495 82514.6 4.06PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n22X 0.65\n2X\n7.15\n24X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 37.97.7\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/20171\n12\n1324\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND24X (1.5)\n24X (0.45)\n22X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n12 1324\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n24X (1.5)\n24X (0.45)\n22X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n12 1324\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ADC08200CIMT/NOPB

**Key Specifications:**
- **Voltage Ratings:**
  - Supply Voltage (VA): +2.7V to +3.6V
  - Driver Supply Voltage (VDR): +2.4V to VA
  - Reference Voltage (VRT): 0.5V to (VA - 0.3V)
  - Reference Voltage (VRB): 0V to (VRT - 0.5V)

- **Current Ratings:**
  - Operating Current: 69.75 mA (max)
  - Power-Down Current: 1 mW (typ)

- **Power Consumption:**
  - Operating: 1.05 mW/Msps (typ)
  - Power-Down: 1 mW (typ)

- **Operating Temperature Range:**
  - -40°C to +105°C

- **Package Type:**
  - 24-lead TSSOP (Thin Shrink Small Outline Package)

- **Special Features:**
  - 8-bit resolution
  - Maximum sampling frequency: 200 Msps
  - Internal sample-and-hold function
  - Power-down feature
  - TTL/CMOS compatible digital outputs
  - Short-circuit proof outputs
  - Moisture Sensitive Level: MSL Level 1 (JEDEC J-STD-020E)

**Description:**
The ADC08200 is a low-power, 8-bit analog-to-digital converter (ADC) designed for high-speed applications. It features an internal sample-and-hold circuit and operates at conversion rates up to 230 Msps while consuming minimal power. The device is optimized for low cost and small size, making it suitable for various applications. The ADC08200 is capable of converting single-ended analog signals into digital data, with a straight binary output format.

**Typical Applications:**
The ADC08200 is commonly used in:
- Flat panel displays
- Projection systems
- Set-top boxes
- Battery-powered instruments
- Communications systems
- Medical imaging
- Astronomy applications

This ADC is particularly well-suited for applications requiring high-speed data acquisition and low power consumption, making it ideal for portable and battery-operated devices.