# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab16_Task3.srcs/sources_1/new/Multiplier.v" \
"../../../../Lab16_Task3.srcs/sources_1/new/Multiplier_4x4.v" \
"../../../../Lab16_Task3.srcs/sources_1/new/ROM.v" \
"../../../../Lab16_Task3.srcs/sim_1/new/Multiplier_4x4_Sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
