library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity CounterUpN is
   port(clk   : in  std_logic;
        count : out std_logic_vector(N-1 downto 0));
end CounterDownN;

architecture Behavioral of CounterDownN is
   signal s_count : unsigned(N-1 downto 0);
begin

   process(clk)
   begin
     if (rising_edge(clk)) then
        s_count <= s_count + 1;
     end if;
   end process;
	
   count <= std_logic_vector(s_count);
	
end Behavioral;