// Seed: 2456339342
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout tri id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_10;
  ;
  assign id_7 = -1'b0;
  assign id_7 = id_7;
  wire id_11;
endmodule
module module_1 (
    output tri id_0
    , id_14,
    input uwire id_1,
    input wor id_2,
    input supply1 id_3,
    output logic id_4,
    input tri id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input wand id_9,
    output tri0 id_10,
    input wand id_11,
    input wire id_12
);
  always @(posedge 1) begin : LABEL_0
    id_4 <= -1;
  end
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
