Release 14.4 Map P.49d (nt64)
Xilinx Mapping Report File for Design 'MOSES_FPGA_Design'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx50t-ff665-1 -w -logic_opt off -ol high -t 1 -register_duplication off
-global_opt off -mt off -cm area -ir off -pr off -lc off -power off -o MOSES_FPGA_Design_map.ncd MOSES_FPGA_Design.ngd
MOSES_FPGA_Design.pcf 
Target Device  : xc5vlx50t
Target Package : ff665
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Sun Feb 01 15:57:12 2015

Design Summary
--------------
Number of errors:      0
Number of warnings:   69
Slice Logic Utilization:
  Number of Slice Registers:                 6,279 out of  28,800   21%
    Number used as Flip Flops:               6,277
    Number used as Latches:                      2
  Number of Slice LUTs:                      4,061 out of  28,800   14%
    Number used as logic:                    2,418 out of  28,800    8%
      Number using O6 output only:           1,923
      Number using O5 output only:             292
      Number using O5 and O6:                  203
    Number used as Memory:                   1,618 out of   7,680   21%
      Number used as Shift Register:         1,618
        Number using O6 output only:         1,616
        Number using O5 and O6:                  2
    Number used as exclusive route-thru:        25
  Number of route-thrus:                       317
    Number using O6 output only:               317

Slice Logic Distribution:
  Number of occupied Slices:                 2,742 out of   7,200   38%
  Number of LUT Flip Flop pairs used:        7,915
    Number with an unused Flip Flop:         1,636 out of   7,915   20%
    Number with an unused LUT:               3,854 out of   7,915   48%
    Number of fully used LUT-FF pairs:       2,425 out of   7,915   30%
    Number of unique control sets:             241
    Number of slice register sites lost
      to control set restrictions:             409 out of  28,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       207 out of     360   57%
    Number of LOCed IOBs:                      206 out of     207   99%
    IOB Flip Flops:                            144

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      35 out of      60   58%
    Number using BlockRAM only:                 30
    Number using FIFO only:                      5
    Total primitives used:
      Number of 36k BlockRAM used:              28
      Number of 18k BlockRAM used:               2
      Number of 36k FIFO used:                   5
    Total Memory used (KB):                  1,224 out of   2,160   56%
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
  Number of IDELAYCTRLs:                         2 out of      16   12%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFIOs:                              4 out of      56    7%
  Number of DCM_ADVs:                            2 out of      12   16%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:           10
Average Fanout of Non-Clock Nets:                2.60

Peak Memory Usage:  681 MB
Total REAL time to MAP completion:  1 mins 33 secs 
Total CPU time to MAP completion:   1 mins 32 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:701 - Signal lb_useri connected to top level port lb_useri has
   been removed.
WARNING:MapLib:701 - Signal lb_pmereon connected to top level port lb_pmereon
   has been removed.
WARNING:MapLib:701 - Signal lb_breqi connected to top level port lb_breqi has
   been removed.
WARNING:MapLib:701 - Signal lb_dp<3> connected to top level port lb_dp<3> has
   been removed.
WARNING:MapLib:701 - Signal lb_dp<2> connected to top level port lb_dp<2> has
   been removed.
WARNING:MapLib:701 - Signal lb_dp<1> connected to top level port lb_dp<1> has
   been removed.
WARNING:MapLib:701 - Signal lb_dp<0> connected to top level port lb_dp<0> has
   been removed.
WARNING:MapLib:701 - Signal lb_dreqn<1> connected to top level port lb_dreqn<1>
   has been removed.
WARNING:MapLib:701 - Signal lb_dreqn<0> connected to top level port lb_dreqn<0>
   has been removed.
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_T
   B.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I
   _B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb3
   6/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb3
   6/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb3
   6/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb3
   6/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb3
   6/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb3
   6/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb3
   6/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb3
   6/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb3
   6/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb3
   6/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb3
   6/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb3
   6/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb3
   6/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb3
   6/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb3
   6/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb3
   6/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb3
   6/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb3
   6/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb3
   6/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb3
   6/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb3
   6/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb3
   6/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb3
   6/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb3
   6/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb3
   6/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb3
   6/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb3
   6/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.
   U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb3
   6/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2515 - The LUT-1 inverter "dmAck_inv1_INV_0_split_1" failed to join
   the OLOGIC comp matched to output buffer "lb_adsn_IOBUF/OBUFT".  This may
   result in suboptimal timing.  Symbol dmAck_inv1_INV_0_split_1 is not under
   the same hierarchy region as symbol PLX_MASTER/ctrlState_FSM_Out91_INV_0.
   There are three ways to fix the problem:
   1. Put both symbols under the same hierarchy region and process the design.
   If the I/O buffer is being inferred by the synthesis tool, it is suggested to
   code I/O registers on the top level of code. If this can not be done, it is
   suggested to instantiate the proper I/O buffer in the lower level of code and
   disable I/O buffer inference for that port in the design.
   2. Remove KEEP_HIERARCHY constraint or add KEEP_HIERARCHY = FALSE to block
   PLX_MASTER in the UCF file.
   3. Run map with the option -ignore_keep_hierarchy (TCL/ProjNav command:
   process set "Allow Logic Optimization Across Hierarchy" TRUE). This option
   will dissolve all hierarchy in the design.

WARNING:PhysDesignRules:372 - Gated clock. Clock net ddr2_data_manager_icon_signal<13> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net local_bus_icon_signal<13> is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/phy_init_addr<4>>
   is incomplete. The signal does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network N421 has no load.
INFO:LIT:395 - The above info message is repeated 348 more times for the
   following (max. 5 shown):
   N422,
   N423,
   N424,
   N425,
   N426
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:950 - SAVE has been detected on block "gen_cke[0].u_ff_cke"
INFO:MapLib:950 - SAVE has been detected on block
   "gen_cs_n[0].gen_cs_two_t_1.u_ff_cs_n"
INFO:MapLib:950 - SAVE has been detected on block
   "gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt"
INFO:MapLib:856 - PLL_ADV gen_pll_adv.u_pll_adv CLKIN2 pin was disconnected
   because a constant 1 is driving the CLKINSEL pin.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV gen_pll_adv.u_pll_adv.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 207 IOs, 206 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  80 block(s) removed
1703 block(s) optimized away
 376 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "local_bus_icon_signal<10>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[6].U_LCE" (ROM)
removed.
The signal "local_bus_icon_signal<11>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[7].U_LCE" (ROM)
removed.
The signal "local_bus_icon_signal<15>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[11].U_LCE"
(ROM) removed.
The signal "local_bus_icon_signal<16>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[12].U_LCE"
(ROM) removed.
The signal "local_bus_icon_signal<17>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[13].U_LCE"
(ROM) removed.
The signal "local_bus_icon_signal<18>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[14].U_LCE"
(ROM) removed.
The signal "local_bus_icon_signal<19>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[15].U_LCE"
(ROM) removed.
The signal "local_bus_icon_signal<21>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_HCE" (ROM)
removed.
The signal "local_bus_icon_signal<22>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[2].U_HCE" (ROM)
removed.
The signal "local_bus_icon_signal<23>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[3].U_HCE" (ROM)
removed.
The signal "local_bus_icon_signal<24>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[4].U_HCE" (ROM)
removed.
The signal "local_bus_icon_signal<25>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_HCE" (ROM)
removed.
The signal "local_bus_icon_signal<26>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[6].U_HCE" (ROM)
removed.
The signal "local_bus_icon_signal<27>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[7].U_HCE" (ROM)
removed.
The signal "local_bus_icon_signal<28>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[8].U_HCE" (ROM)
removed.
The signal "local_bus_icon_signal<29>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_HCE" (ROM)
removed.
The signal "local_bus_icon_signal<30>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_HCE"
(ROM) removed.
The signal "local_bus_icon_signal<31>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[11].U_HCE"
(ROM) removed.
The signal "local_bus_icon_signal<32>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[12].U_HCE"
(ROM) removed.
The signal "local_bus_icon_signal<33>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[13].U_HCE"
(ROM) removed.
The signal "local_bus_icon_signal<34>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[14].U_HCE"
(ROM) removed.
The signal "local_bus_icon_signal<35>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[15].U_HCE"
(ROM) removed.
The signal "local_bus_icon_signal<7>" is loadless and has been removed.
 Loadless block "CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[3].U_LCE" (ROM)
removed.
The signal
"LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_
GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAN
D_SRL_SET/SRL_Q_O" is loadless and has been removed.
Loadless block "CAMERA_ICON0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT"
(ROM) removed.
Loadless block "CAMERA_ICON0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT"
(ROM) removed.
Loadless block "CAMERA_ICON0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT"
(ROM) removed.
Loadless block "CAMERA_ICON0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT"
(ROM) removed.
Loadless block "CAMERA_ICON0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT"
(ROM) removed.
Loadless block "CAMERA_ICON0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "CAMERA_ICON0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "CAMERA_ICON0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "CAMERA_ICON0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "CAMERA_ICON0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "CAMERA_ICON0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "CAMERA_ICON0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "CAMERA_ICON0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "LB_ILA0/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B"
(ROM) removed.
Loadless block
"DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM)
removed.
Loadless block
"DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.
U_CAP_B" (ROM) removed.
The signal
"DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAN
D_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/SRL_Q_O" is sourceless and has been
removed.
The signal
"DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAN
D_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/SRL_Q_O" is sourceless and has been
removed.
The signal
"DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAN
D_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/SRL_Q_O" is sourceless and has been
removed.
The signal "u_DDR2_CORE/app_af_afull" is sourceless and has been removed.
The signal "u_DDR2_CORE/app_wdf_afull" is sourceless and has been removed.
The signal "u_DDR2_CORE/phy_init_done" is sourceless and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_done<0>" is sourceless and has
been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_done<1>" is sourceless and has
been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_done<2>" is sourceless and has
been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_done<3>" is sourceless and has
been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<0>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<100>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<101>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<102>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<103>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<104>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<105>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<106>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<107>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<108>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<109>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<10>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<110>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<111>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<112>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<113>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<114>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<115>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<116>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<117>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<118>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<119>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<11>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<120>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<121>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<122>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<123>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<124>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<125>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<126>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<127>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<128>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<129>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<12>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<130>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<131>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<132>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<133>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<134>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<135>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<136>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<137>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<138>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<139>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<13>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<140>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<141>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<142>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<143>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<144>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<145>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<146>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<147>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<148>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<149>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<14>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<150>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<151>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<152>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<153>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<154>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<155>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<156>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<157>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<158>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<159>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<15>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<160>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<161>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<162>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<163>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<164>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<165>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<166>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<167>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<168>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<169>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<16>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<170>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<171>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<172>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<173>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<174>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<175>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<176>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<177>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<178>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<179>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<17>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<180>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<181>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<182>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<183>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<184>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<185>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<186>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<187>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<188>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<189>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<18>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<190>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<191>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<19>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<1>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<20>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<21>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<22>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<23>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<24>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<25>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<26>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<27>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<28>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<29>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<2>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<30>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<31>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<32>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<33>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<34>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<35>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<36>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<37>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<38>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<39>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<3>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<40>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<41>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<42>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<43>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<44>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<45>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<46>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<47>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<48>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<49>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<4>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<50>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<51>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<52>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<53>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<54>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<55>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<56>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<57>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<58>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<59>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<5>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<60>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<61>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<62>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<63>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<64>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<65>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<66>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<67>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<68>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<69>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<6>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<70>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<71>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<72>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<73>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<74>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<75>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<76>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<77>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<78>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<79>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<7>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<80>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<81>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<82>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<83>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<84>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<85>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<86>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<87>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<88>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<89>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<8>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<90>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<91>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<92>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<93>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<94>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<95>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<96>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<97>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<98>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<99>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dq_tap_cnt<9>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<0>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<10>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<11>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<12>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<13>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<14>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<15>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<16>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<17>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<18>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<19>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<1>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<20>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<21>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<22>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<23>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<2>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<3>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<4>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<5>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<6>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<7>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<8>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_dqs_tap_cnt<9>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_err<0>" is sourceless and has
been removed.
 Sourceless block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_d
ly[5].u_ff_rden_dly" (SFF) removed.
  The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r
<5>" is sourceless and has been removed.
 Sourceless block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_d
ly[6].u_ff_rden_dly" (SFF) removed.
  The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r
<6>" is sourceless and has been removed.
 Sourceless block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_d
ly[7].u_ff_rden_dly" (SFF) removed.
  The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r
<7>" is sourceless and has been removed.
 Sourceless block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_d
ly[8].u_ff_rden_dly" (SFF) removed.
  The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r
<8>" is sourceless and has been removed.
 Sourceless block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_d
ly[9].u_ff_rden_dly" (SFF) removed.
  The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r
<9>" is sourceless and has been removed.
 Sourceless block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_d
ly[10].u_ff_rden_dly" (SFF) removed.
  The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r
<10>" is sourceless and has been removed.
 Sourceless block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_d
ly[11].u_ff_rden_dly" (SFF) removed.
  The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r
<11>" is sourceless and has been removed.
 Sourceless block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_d
ly[12].u_ff_rden_dly" (SFF) removed.
  The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r
<12>" is sourceless and has been removed.
 Sourceless block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_d
ly[13].u_ff_rden_dly" (SFF) removed.
  The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r
<13>" is sourceless and has been removed.
 Sourceless block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_d
ly[14].u_ff_rden_dly" (SFF) removed.
  The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r
<14>" is sourceless and has been removed.
 Sourceless block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_d
ly[15].u_ff_rden_dly" (SFF) removed.
  The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r
<15>" is sourceless and has been removed.
 Sourceless block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_d
ly[16].u_ff_rden_dly" (SFF) removed.
  The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r
<16>" is sourceless and has been removed.
 Sourceless block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_d
ly[17].u_ff_rden_dly" (SFF) removed.
  The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r
<17>" is sourceless and has been removed.
 Sourceless block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_d
ly[18].u_ff_rden_dly" (SFF) removed.
  The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r
<18>" is sourceless and has been removed.
 Sourceless block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_d
ly[19].u_ff_rden_dly" (SFF) removed.
  The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r
<19>" is sourceless and has been removed.
 Sourceless block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[1
].u_calib_rden_r" (SFF) removed.
  The signal "u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<1>" is
sourceless and has been removed.
 Sourceless block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[2
].u_calib_rden_r" (SFF) removed.
  The signal "u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<2>" is
sourceless and has been removed.
 Sourceless block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[3
].u_calib_rden_r" (SFF) removed.
  The signal "u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<3>" is
sourceless and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_err<2>" is sourceless and has
been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_err<3>" is sourceless and has
been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<0>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<10>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<11>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<12>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<13>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<14>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<15>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<16>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<17>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<18>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<19>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<1>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<2>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<3>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<4>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<5>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<6>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<7>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<8>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_dly<9>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<0>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<10>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<11>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<12>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<13>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<14>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<15>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<16>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<17>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<18>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<19>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<1>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<20>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<21>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<22>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<23>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<2>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<3>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<4>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<5>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<6>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<7>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<8>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_gate_tap_cnt<9>" is sourceless
and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rd_data_sel<0>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rd_data_sel<1>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rd_data_sel<2>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rd_data_sel<3>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<0>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<10>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<11>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<12>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<13>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<14>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<15>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<16>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<17>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<18>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<19>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<1>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<2>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<3>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<4>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<5>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<6>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<7>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<8>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/dbg_calib_rden_dly<9>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/rd_ecc_error<0>" is sourceless and has been
removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/af_addr<25>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/af_addr<26>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/af_addr<27>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/af_addr<28>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/af_addr<29>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/af_addr<30>" is sourceless and
has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/N1" is
sourceless and has been removed.
The signal "u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_addr<0>" is
sourceless and has been removed.
The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_srl_o
ut<1>" is sourceless and has been removed.
The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_srl_o
ut<2>" is sourceless and has been removed.
The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_srl_o
ut<3>" is sourceless and has been removed.
The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].
u_iob_dm/N0" is sourceless and has been removed.
The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].
u_iob_dm/N1" is sourceless and has been removed.
The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].
u_iob_dm/N0" is sourceless and has been removed.
The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].
u_iob_dm/N1" is sourceless and has been removed.
The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].
u_iob_dm/N0" is sourceless and has been removed.
The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].
u_iob_dm/N1" is sourceless and has been removed.
The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].
u_iob_dm/N0" is sourceless and has been removed.
The signal
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].
u_iob_dm/N1" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "cfgRomDout<36>" is unused and has been removed.
The signal "cfgRomDout<37>" is unused and has been removed.
The signal "cfgRomDout<3>" is unused and has been removed.
The signal "cfgRomDout<45>" is unused and has been removed.
The signal "cfgRomDout<46>" is unused and has been removed.
The signal "cfgRomDout<47>" is unused and has been removed.
The signal "cfgRomDout<4>" is unused and has been removed.
The signal "cfgRomDout<5>" is unused and has been removed.
The signal "lb_breqi" is unused and has been removed.
 Unused block "lb_breqi_OBUFT" (TRI) removed.
The signal "lb_dp<0>" is unused and has been removed.
 Unused block "lb_dp_0_OBUFT" (TRI) removed.
The signal "lb_dp<1>" is unused and has been removed.
 Unused block "lb_dp_1_OBUFT" (TRI) removed.
The signal "lb_dp<2>" is unused and has been removed.
 Unused block "lb_dp_2_OBUFT" (TRI) removed.
The signal "lb_dp<3>" is unused and has been removed.
 Unused block "lb_dp_3_OBUFT" (TRI) removed.
The signal "lb_dreqn<0>" is unused and has been removed.
 Unused block "lb_dreqn_0_OBUFT" (TRI) removed.
The signal "lb_dreqn<1>" is unused and has been removed.
 Unused block "lb_dreqn_1_OBUFT" (TRI) removed.
The signal "lb_pmereon" is unused and has been removed.
 Unused block "lb_pmereon_OBUFT" (TRI) removed.
The signal "lb_useri" is unused and has been removed.
 Unused block "lb_useri_OBUFT" (TRI) removed.
Unused block "lb_breqi" (PAD) removed.
Unused block "lb_dp<0>" (PAD) removed.
Unused block "lb_dp<1>" (PAD) removed.
Unused block "lb_dp<2>" (PAD) removed.
Unused block "lb_dp<3>" (PAD) removed.
Unused block "lb_dreqn<0>" (PAD) removed.
Unused block "lb_dreqn<1>" (PAD) removed.
Unused block "lb_eotn_IOBUF/OBUFT" (TRI) removed.
Unused block "lb_pmereon" (PAD) removed.
Unused block "lb_useri" (PAD) removed.
Unused block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[1
].u_rden_srl" (SRLC32E) removed.
Unused block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[2
].u_rden_srl" (SRLC32E) removed.
Unused block
"u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[3
].u_rden_srl" (SRLC32E) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		CAMERA_ICON0/XST_GND
VCC 		CAMERA_ICON0/XST_VCC
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U
_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.
U_GAND_SRL_SLICE/XST_GND
VCC
		LB_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U
_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.
U_GAND_SRL_SLICE/XST_VCC
VCC
		LB_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U
_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/XST_VCC
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.
U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE
.U_GAND_SRL_SLICE/XST_GND
VCC
		LB_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.
U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE
.U_GAND_SRL_SLICE/XST_VCC
VCC
		LB_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.
U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/XST_VCC
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.
U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE
.U_GAND_SRL_SLICE/XST_GND
VCC
		LB_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.
U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE
.U_GAND_SRL_SLICE/XST_VCC
VCC
		LB_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.
U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/XST_VCC
LUT4 		LB_ILA0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
   optimized to 0
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[10].I_IN_RANGE.I_USE_IN
PUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[11].I_IN_RANGE.I_USE_IN
PUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[12].I_IN_RANGE.I_USE_IN
PUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[134].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[135].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[136].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[137].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[138].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[139].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[13].I_IN_RANGE.I_USE_IN
PUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[140].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[141].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[142].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[143].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[144].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[145].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[146].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[147].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[148].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[149].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[14].I_IN_RANGE.I_USE_IN
PUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[150].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[151].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[152].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[153].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[154].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[155].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[156].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[157].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[158].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[159].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[15].I_IN_RANGE.I_USE_IN
PUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[160].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[161].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[162].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[163].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[164].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[165].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[166].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[167].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[168].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[169].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[170].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[171].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[172].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[173].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[174].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[175].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[176].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[177].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[178].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[179].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[180].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[181].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[182].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[183].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[184].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[185].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[186].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[187].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[188].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[189].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[190].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[191].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[192].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[193].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[194].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[195].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[196].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[197].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[198].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[199].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INP
UT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[200].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[201].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[202].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[203].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[204].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[205].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[206].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[207].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[208].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[209].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[210].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[211].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[212].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[213].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[214].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[215].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[216].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[217].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[218].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[219].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[220].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[221].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[222].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[223].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[224].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[225].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[226].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[227].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[228].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[229].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[230].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[231].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[232].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[233].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[234].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[235].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[236].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[237].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[238].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[239].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[240].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[241].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[242].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[243].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[244].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[245].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[246].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[247].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[248].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[249].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[250].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[251].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[252].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[253].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[254].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[255].I_IN_RANGE.I_USE_I
NPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INP
UT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INP
UT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[89].I_IN_RANGE.I_USE_IN
PUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[91].I_IN_RANGE.I_USE_IN
PUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_D
LY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_D
LY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_D
LY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[134].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[135].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[136].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[137].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[138].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[139].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_D
LY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[140].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[141].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[142].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[143].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[144].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[145].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[146].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[147].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[148].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[149].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_D
LY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[150].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[151].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[152].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[153].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[154].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[155].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[156].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[157].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[158].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[159].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_D
LY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[160].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[161].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[162].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[163].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[164].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[165].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[166].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[167].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[168].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[169].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[170].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[171].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[172].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[173].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[174].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[175].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[176].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[177].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[178].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[179].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[180].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[181].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[182].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[183].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[184].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[185].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[186].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[187].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[188].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[189].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[190].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[191].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[192].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[193].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[194].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[195].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[196].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[197].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[198].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[199].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DL
Y2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[200].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[201].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[202].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[203].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[204].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[205].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[206].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[207].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[208].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[209].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[210].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[211].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[212].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[213].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[214].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[215].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[216].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[217].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[218].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[219].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[220].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[221].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[222].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[223].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[224].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[225].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[226].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[227].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[228].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[229].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[230].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[231].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[232].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[233].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[234].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[235].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[236].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[237].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[238].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[239].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[240].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[241].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[242].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[243].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[244].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[245].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[246].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[247].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[248].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[249].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[250].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[251].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[252].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[253].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[254].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[255].I_IN_RANGE.U_GAND_
DLY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DL
Y2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DL
Y2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[89].I_IN_RANGE.U_GAND_D
LY2
   optimized to 1
FDPE
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[91].I_IN_RANGE.U_GAND_D
LY2
   optimized to 1
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[30].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/XST_GND
VCC
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/XST_VCC
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/XST_GND
GND
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/XST_GND
VCC
		LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS
_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/XST_VCC
FDP 		LB_ILA0/U0/I_TQ0.G_TW[10].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[11].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[12].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[134].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[135].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[136].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[137].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[138].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[139].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[13].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[140].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[141].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[142].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[143].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[144].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[145].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[146].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[147].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[148].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[149].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[14].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[150].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[151].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[152].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[153].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[154].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[155].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[156].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[157].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[158].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[159].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[15].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[160].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[161].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[162].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[163].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[164].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[165].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[166].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[167].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[168].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[169].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[170].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[171].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[172].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[173].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[174].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[175].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[176].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[177].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[178].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[179].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[180].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[181].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[182].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[183].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[184].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[185].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[186].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[187].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[188].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[189].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[190].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[191].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[192].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[193].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[194].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[195].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[196].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[197].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[198].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[199].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[1].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[200].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[201].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[202].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[203].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[204].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[205].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[206].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[207].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[208].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[209].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[210].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[211].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[212].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[213].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[214].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[215].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[216].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[217].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[218].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[219].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[220].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[221].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[222].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[223].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[224].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[225].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[226].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[227].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[228].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[229].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[230].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[231].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[232].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[233].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[234].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[235].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[236].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[237].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[238].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[239].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[240].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[241].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[242].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[243].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[244].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[245].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[246].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[247].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[248].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[249].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[250].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[251].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[252].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[253].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[254].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[255].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[3].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[5].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[89].U_TQ
   optimized to 1
FDP 		LB_ILA0/U0/I_TQ0.G_TW[91].U_TQ
   optimized to 1
GND 		LB_ILA0/XST_GND
VCC 		LB_ILA0/XST_VCC
GND 		XST_GND
VCC 		XST_VCC
GND 		CAMERA_INTERFACE0/COUNTER3/XST_GND
GND 		CAMERA_SIM0/XST_GND
VCC 		CAMERA_SIM0/XST_VCC
GND 		CAMERA_SIM0/PXL_DATA_GEN0/XST_GND
VCC 		CAMERA_SIM0/PXL_DATA_GEN0/XST_VCC
GND 		CLK_CONTROL/XST_GND
GND 		COUNTER0/XST_GND
VCC 		COUNTER0/XST_VCC
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_AD
DRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_AD
DRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_AD
DRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_G
AND_SRL_SET/XST_VCC
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_AD
DRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_
GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_AD
DRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_
GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_AD
DRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_
GAND_SRL_SET/XST_VCC
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_AD
DRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_
GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_AD
DRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_
GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_AD
DRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_
GAND_SRL_SET/XST_VCC
FDPE
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_
DLY1[113].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDPE
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_
DLY2[113].I_IN_RANGE.U_GAND_DLY2
   optimized to 1
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[30].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_
SLICE/XST_GND
VCC
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_
SLICE/XST_VCC
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_S
LICE/XST_GND
VCC
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/XST_VCC
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[30].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_
SLICE/XST_GND
VCC
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_
SLICE/XST_VCC
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_S
LICE/XST_GND
VCC
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/XST_VCC
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[30].U_GAND_SRL_
SLICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_
SLICE/XST_GND
VCC
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_
SLICE/XST_VCC
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_S
LICE/XST_GND
GND
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_S
LICE/XST_GND
VCC
		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U
_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GA
ND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/XST_VCC
FDP 		DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_TQ0.G_TW[113].U_TQ
   optimized to 1
GND 		DDR2_Manager0/DDR2_DataManager_ILA0/XST_GND
VCC 		DDR2_Manager0/DDR2_DataManager_ILA0/XST_VCC
GND 		DDR2_Manager0/XST_GND
VCC 		DDR2_Manager0/XST_VCC
GND 		DDR2_Manager0/DDR2_BC0/XST_GND
VCC 		DDR2_Manager0/DDR2_BC0/XST_VCC
GND 		PLX_MASTER/XST_GND
VCC 		PLX_MASTER/XST_VCC
GND 		SELF_DESTRUCT0/XST_GND
GND 		u_DDR2_CORE/u_ddr2_infrastructure/XST_GND
VCC 		u_DDR2_CORE/u_ddr2_infrastructure/XST_VCC
GND 		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/XST_GND
VCC 		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/XST_VCC
GND 		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/XST_GND
VCC 		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/XST_VCC
GND 		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/XST_GND
VCC 		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/XST_VCC
GND 		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/XST_GND
VCC 		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/XST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0]
.u_iob_dm/XST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0]
.u_iob_dm/XST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1]
.u_iob_dm/XST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1]
.u_iob_dm/XST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2]
.u_iob_dm/XST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2]
.u_iob_dm/XST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3]
.u_iob_dm/XST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3]
.u_iob_dm/XST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/XS
T_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/XS
T_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/XS
T_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/XS
T_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/XS
T_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/XS
T_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/X
ST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/X
ST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/XS
T_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/XS
T_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/XS
T_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/XS
T_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/XS
T_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/XS
T_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/XS
T_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/XS
T_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/XS
T_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/XS
T_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/XS
T_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/XS
T_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/XS
T_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/XS
T_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/
XST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/
XST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/
XST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/
XST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/
XST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/
XST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/
XST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/
XST_VCC
GND
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/XST_GND
VCC
		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/XST_VCC
GND 		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/XST_GND
VCC 		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/XST_VCC
GND 		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/XST_GND
VCC 		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/XST_VCC
GND 		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/XST_GND
VCC 		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/XST_VCC
VCC 		u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| camera_data_in<0>                  | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camera_data_in<1>                  | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camera_data_in<2>                  | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camera_data_in<3>                  | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camera_data_in<4>                  | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camera_data_in<5>                  | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camera_data_in<6>                  | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camera_data_in<7>                  | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camera_data_in<8>                  | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camera_data_in<9>                  | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camera_data_in<10>                 | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camera_data_in<11>                 | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camera_data_in<12>                 | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camera_data_in<13>                 | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camera_data_in<14>                 | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camera_data_in<15>                 | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camera_pxl_clk_in                  | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ddr2_a<0>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<1>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<2>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<3>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<4>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<5>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<6>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<7>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<8>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<9>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<10>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<11>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<12>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_ba<0>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_ba<1>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_cas_n                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_ck<0>                         | IOB              | OUTPUT    | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
| ddr2_ck_n<0>                       | IOB              | OUTPUT    | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
| ddr2_cke<0>                        | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_cs_n<0>                       | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_dm<0>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | ODDR         |          |          |
| ddr2_dm<1>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | ODDR         |          |          |
| ddr2_dm<2>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | ODDR         |          |          |
| ddr2_dm<3>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | ODDR         |          |          |
| ddr2_dq<0>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<1>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<2>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<3>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<4>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<5>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<6>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<7>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<8>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<9>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<10>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<11>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<12>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<13>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<14>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<15>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<16>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<17>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<18>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<19>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<20>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<21>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<22>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<23>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<24>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<25>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<26>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<27>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<28>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<29>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<30>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<31>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dqs<0>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs<1>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs<2>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs<3>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs_n<0>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs_n<1>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs_n<2>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs_n<3>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_odt<0>                        | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_ras_n                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_we_n                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| gpio_in<0>                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpio_in<1>                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpio_in<2>                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpio_in<3>                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpio_in<4>                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpio_in<5>                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpio_in<6>                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpio_in<7>                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpio_in<8>                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpio_in<9>                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpio_in<10>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpio_in<11>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpio_in<12>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpio_in<13>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpio_in<14>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpio_out<0>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_out<1>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_out<2>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_out<3>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_out<4>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_out<5>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_out<6>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_out<7>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_out<8>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_out<9>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_out<10>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_out<11>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_adsn                            | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_bigendn                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_blastn                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_breqo                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lb_btermn                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ccsn                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_dackn<0>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lb_dackn<1>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lb_eotn                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lb_la<2>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<3>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<4>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<5>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<6>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<7>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<8>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<9>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<10>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<11>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<12>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<13>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<14>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<15>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<16>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<17>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<18>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<19>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<20>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<21>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<22>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<23>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<24>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<25>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<26>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<27>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<28>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<29>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<30>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<31>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_lben<0>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_lben<1>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_lben<2>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_lben<3>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_lclko_fb                        | IOB              | INPUT     | LVDCI_33             |       |          |      |              |          |          |
| lb_lclko_loop                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_lclko_plx                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<0>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<1>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<2>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<3>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<4>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<5>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<6>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<7>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<8>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<9>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<10>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<11>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<12>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<13>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<14>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<15>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<16>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<17>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<18>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<19>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<20>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<21>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<22>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<23>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<24>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<25>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<26>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<27>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<28>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<29>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<30>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<31>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_lhold                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lb_lholda                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_lintin                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_linton                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lb_lresetn                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lb_lserrn                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lb_lw_rn                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_readyn                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_usero                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lb_waitn                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| mainclkn                           | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| mainclkp                           | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| plx_hostenn                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| self_destruct                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| user_led<0>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| user_led<1>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| user_led<2>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| user_led<3>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAN
D_SRL_SET/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0
.U_GAND_SRL_SET_MSET
DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_E
Q0.U_GAND_SRL_SET_MSET
DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GA
ND_SRL_SET/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_E
Q0.U_GAND_SRL_SET_MSET
DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND
_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_S
ET_MSET
DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND
_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_S
ET_MSET
DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND
_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_S
ET_MSET
LB_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_C
S_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET_MSET
LB_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/U_WCNT_HCMP/I_CS_
GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET_MSET
LB_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/U_WCNT_LCMP/I_CS_
GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET_MSET
LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND
_SRL_SET/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET_MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
