# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../UART.srcs/sources_1/new/UART_Receiver.v" \
"../../../../UART.srcs/sources_1/new/UART_Receiver_Baud16Generator.v" \
"../../../../UART.srcs/sources_1/new/UART_Receiver_DataOutRegister.v" \
"../../../../UART.srcs/sources_1/new/UART_Receiver_FSM.v" \
"../../../../UART.srcs/sources_1/new/UART_Receiver_MidBitGenerator.v" \
"../../../../UART.srcs/sources_1/new/UART_Receiver_ShiftRegister.v" \
"../../../../../../../OneDrive - VITO/Jasper/Master/_Cursussen/Programmeerbare componenten/Oef UART/uartgen.v" \
"../../../../UART.srcs/sim_1/new/UART_Receiver_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
