[2025-09-17 00:21:10] START suite=qualcomm_srv trace=srv79_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv79_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2655926 heartbeat IPC: 3.765 cumulative IPC: 3.765 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5073930 heartbeat IPC: 4.136 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5073930 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5073930 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13265102 heartbeat IPC: 1.221 cumulative IPC: 1.221 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 21713403 heartbeat IPC: 1.184 cumulative IPC: 1.202 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 30193625 heartbeat IPC: 1.179 cumulative IPC: 1.194 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 38729856 heartbeat IPC: 1.171 cumulative IPC: 1.188 (Simulation time: 00 hr 05 min 28 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 47107809 heartbeat IPC: 1.194 cumulative IPC: 1.19 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 55366478 heartbeat IPC: 1.211 cumulative IPC: 1.193 (Simulation time: 00 hr 07 min 46 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 63629088 heartbeat IPC: 1.21 cumulative IPC: 1.195 (Simulation time: 00 hr 08 min 52 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 72091192 heartbeat IPC: 1.182 cumulative IPC: 1.194 (Simulation time: 00 hr 09 min 54 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv79_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000019 cycles: 80749385 heartbeat IPC: 1.155 cumulative IPC: 1.189 (Simulation time: 00 hr 11 min 00 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 84082878 cumulative IPC: 1.189 (Simulation time: 00 hr 12 min 08 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 84082878 cumulative IPC: 1.189 (Simulation time: 00 hr 12 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv79_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.189 instructions: 100000000 cycles: 84082878
CPU 0 Branch Prediction Accuracy: 91.51% MPKI: 14.99 Average ROB Occupancy at Mispredict: 27.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2852
BRANCH_INDIRECT: 0.4177
BRANCH_CONDITIONAL: 12.57
BRANCH_DIRECT_CALL: 0.7331
BRANCH_INDIRECT_CALL: 0.5177
BRANCH_RETURN: 0.47


====Backend Stall Breakdown====
ROB_STALL: 177268
LQ_STALL: 0
SQ_STALL: 534782


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 135.06557
REPLAY_LOAD: 71.87417
NON_REPLAY_LOAD: 14.606625

== Total ==
ADDR_TRANS: 16478
REPLAY_LOAD: 10853
NON_REPLAY_LOAD: 149937

== Counts ==
ADDR_TRANS: 122
REPLAY_LOAD: 151
NON_REPLAY_LOAD: 10265

cpu0->cpu0_STLB TOTAL        ACCESS:    1765063 HIT:    1759442 MISS:       5621 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1765063 HIT:    1759442 MISS:       5621 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 179.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7723946 HIT:    6843785 MISS:     880161 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6258218 HIT:    5527126 MISS:     731092 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     539835 HIT:     408655 MISS:     131180 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     915841 HIT:     906642 MISS:       9199 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10052 HIT:       1362 MISS:       8690 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.61 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14435201 HIT:    8045953 MISS:    6389248 MSHR_MERGE:    1539955
cpu0->cpu0_L1I LOAD         ACCESS:   14435201 HIT:    8045953 MISS:    6389248 MSHR_MERGE:    1539955
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.24 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29906890 HIT:   26563421 MISS:    3343469 MSHR_MERGE:    1384605
cpu0->cpu0_L1D LOAD         ACCESS:   16867233 HIT:   15121125 MISS:    1746108 MSHR_MERGE:     337153
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13028051 HIT:   11440756 MISS:    1587295 MSHR_MERGE:    1047438
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11606 HIT:       1540 MISS:      10066 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.19 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12067716 HIT:   10331978 MISS:    1735738 MSHR_MERGE:     874290
cpu0->cpu0_ITLB LOAD         ACCESS:   12067716 HIT:   10331978 MISS:    1735738 MSHR_MERGE:     874290
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.111 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28276095 HIT:   27071473 MISS:    1204622 MSHR_MERGE:     301007
cpu0->cpu0_DTLB LOAD         ACCESS:   28276095 HIT:   27071473 MISS:    1204622 MSHR_MERGE:     301007
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.019 cycles
cpu0->LLC TOTAL        ACCESS:    1071917 HIT:    1004374 MISS:      67543 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     731092 HIT:     704506 MISS:      26586 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     131179 HIT:      94711 MISS:      36468 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     200956 HIT:     200718 MISS:        238 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8690 HIT:       4439 MISS:       4251 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3460
  ROW_BUFFER_MISS:      63842
  AVG DBUS CONGESTED CYCLE: 3.622
Channel 0 WQ ROW_BUFFER_HIT:       1647
  ROW_BUFFER_MISS:      33277
  FULL:          0
Channel 0 REFRESHES ISSUED:       7007

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       532315       412752        72785         4912
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          489          387          234
  STLB miss resolved @ L2C                0          252          312          659          187
  STLB miss resolved @ LLC                0          442          764         2090          905
  STLB miss resolved @ MEM                0            2          317         2051         2325

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156508        48760      1152339       112214          552
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          330          120           45
  STLB miss resolved @ L2C                0          221          270           57            3
  STLB miss resolved @ LLC                0          136          338          466           70
  STLB miss resolved @ MEM                0            1           91          264          163
[2025-09-17 00:33:18] END   suite=qualcomm_srv trace=srv79_ap (rc=0)
