Time resolution is 1 ps
$finish called at time : 25 ns : File "D:/verilog/Full_Adder/Full_Adder.srcs/sim_1/new/full_adder_tb.v" Line 44
