Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\Lab4_12_5_18\vga640x480.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "C:\Users\152\Lab4_12_5_18\SegDisp.v" into library work
Parsing module <digit_display>.
Parsing module <levelscore>.
Parsing module <altfull_display>.
Analyzing Verilog file "C:\Users\152\Lab4_12_5_18\rdebouncer.v" into library work
Parsing module <rdebouncer>.
WARNING:HDLCompiler:751 - "C:\Users\152\Lab4_12_5_18\rdebouncer.v" Line 25: Redeclaration of ansi port debouncedbutton is not allowed
Analyzing Verilog file "C:\Users\152\Lab4_12_5_18\obstacles.v" into library work
Parsing module <obstacles>.
WARNING:HDLCompiler:751 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 162: Redeclaration of ansi port lev is not allowed
WARNING:HDLCompiler:751 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 164: Redeclaration of ansi port score is not allowed
WARNING:HDLCompiler:751 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 165: Redeclaration of ansi port color is not allowed
Analyzing Verilog file "C:\Users\152\Lab4_12_5_18\clockdiv.v" into library work
Parsing module <clockdiv>.
WARNING:HDLCompiler:751 - "C:\Users\152\Lab4_12_5_18\clockdiv.v" Line 29: Redeclaration of ansi port segclk is not allowed
WARNING:HDLCompiler:751 - "C:\Users\152\Lab4_12_5_18\clockdiv.v" Line 30: Redeclaration of ansi port clk_db is not allowed
WARNING:HDLCompiler:751 - "C:\Users\152\Lab4_12_5_18\clockdiv.v" Line 31: Redeclaration of ansi port clk_db_d is not allowed
Analyzing Verilog file "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" into library work
Parsing module <characters>.
WARNING:HDLCompiler:1591 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 129: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <character>.
Parsing module <characterpartshl>.
Parsing module <characterpartshr>.
Parsing module <characterpartsll>.
Parsing module <characterpartslr>.
Parsing module <characterpartsbody>.
Parsing module <characterpartshead>.
Analyzing Verilog file "C:\Users\152\Lab4_12_5_18\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\152\Lab4_12_5_18\top.v" Line 150: Port o_blanking is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\152\Lab4_12_5_18\top.v" Line 263: Port sel is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "C:\Users\152\Lab4_12_5_18\top.v" Line 136: Using initial value of lose_r since it is never assigned

Elaborating module <rdebouncer>.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\rdebouncer.v" Line 37: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <vga640x480>.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\vga640x480.v" Line 56: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\vga640x480.v" Line 57: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\vga640x480.v" Line 83: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\vga640x480.v" Line 86: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <clockdiv>.
WARNING:HDLCompiler:1127 - "C:\Users\152\Lab4_12_5_18\clockdiv.v" Line 35: Assignment to clk_dv ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\152\Lab4_12_5_18\clockdiv.v" Line 25: Net <clk_dv_inc[17]> does not have a driver.
WARNING:HDLCompiler:1127 - "C:\Users\152\Lab4_12_5_18\top.v" Line 176: Assignment to dclk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\152\Lab4_12_5_18\top.v" Line 177: Assignment to dbclk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\152\Lab4_12_5_18\top.v" Line 178: Assignment to dbclkd ignored, since the identifier is never used

Elaborating module <levelscore>.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\SegDisp.v" Line 105: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <altfull_display>.

Elaborating module <digit_display>.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\SegDisp.v" Line 252: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <obstacles(SPEED=5)>.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 111: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 112: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 113: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 114: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 116: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 117: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 118: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 119: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 121: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 122: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 123: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 124: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 126: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 127: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 128: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 129: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 131: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 132: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 133: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 134: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 136: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 137: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 138: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 139: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 141: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 142: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 143: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 144: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 146: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 147: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 148: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 149: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 198: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\obstacles.v" Line 221: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:189 - "C:\Users\152\Lab4_12_5_18\top.v" Line 378: Size mismatch in connection of port <lev>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\152\Lab4_12_5_18\top.v" Line 378: Assignment to level ignored, since the identifier is never used

Elaborating module <character>.

Elaborating module <characterpartshl>.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 262: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 263: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 264: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 265: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 267: Assignment to x_dir ignored, since the identifier is never used

Elaborating module <characterpartshr>.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 361: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 362: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 363: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 364: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 367: Assignment to x_dir ignored, since the identifier is never used

Elaborating module <characterpartslr>.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 550: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 551: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 552: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 553: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 556: Assignment to x_dir ignored, since the identifier is never used

Elaborating module <characterpartsll>.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 460: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 461: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 462: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 463: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 466: Assignment to x_dir ignored, since the identifier is never used

Elaborating module <characterpartsbody>.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 636: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 637: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 638: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 639: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 642: Assignment to x_dir ignored, since the identifier is never used

Elaborating module <characterpartshead>.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 726: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 727: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 728: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 729: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v" Line 732: Assignment to x_dir ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\top.v" Line 488: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\top.v" Line 492: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\top.v" Line 496: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\top.v" Line 500: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\top.v" Line 504: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\top.v" Line 508: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\top.v" Line 512: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\top.v" Line 516: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\top.v" Line 521: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\top.v" Line 523: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\top.v" Line 525: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\top.v" Line 527: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\top.v" Line 529: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Lab4_12_5_18\top.v" Line 531: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:634 - "C:\Users\152\Lab4_12_5_18\top.v" Line 438: Net <paused> does not have a driver.
WARNING:HDLCompiler:552 - "C:\Users\152\Lab4_12_5_18\top.v" Line 263: Input port sel[1] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\152\Lab4_12_5_18\top.v".
        obstacle_width = 40
        obstacle_height = 160
        border_size = 40
WARNING:Xst:2898 - Port 'sel', unconnected in block instance 'lUls', is tied to GND.
WARNING:Xst:647 - Input <chooselvl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\152\Lab4_12_5_18\top.v" line 150: Output port <o_blanking> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Lab4_12_5_18\top.v" line 150: Output port <o_active> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Lab4_12_5_18\top.v" line 150: Output port <o_screenend> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Lab4_12_5_18\top.v" line 172: Output port <dclk> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Lab4_12_5_18\top.v" line 172: Output port <clk_db> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Lab4_12_5_18\top.v" line 172: Output port <clk_db_d> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Lab4_12_5_18\top.v" line 367: Output port <lev> of the instance <obs> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <paused> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <pix_stb>.
    Found 16-bit register for signal <cnt>.
    Found 17-bit adder for signal <n0303> created at line 148.
    Found 12-bit comparator greater for signal <o_x0l[11]_o_x0r[11]_LessThan_4_o> created at line 488
    Found 12-bit comparator greater for signal <o_x0l[11]_GND_1_o_LessThan_5_o> created at line 488
    Found 12-bit comparator greater for signal <o_y0t[11]_GND_1_o_LessThan_6_o> created at line 488
    Found 12-bit comparator greater for signal <GND_1_o_o_x0r[11]_LessThan_7_o> created at line 489
    Found 12-bit comparator greater for signal <GND_1_o_o_y0b[11]_LessThan_8_o> created at line 489
    Found 12-bit comparator greater for signal <o_x1l[11]_o_x1r[11]_LessThan_11_o> created at line 492
    Found 12-bit comparator greater for signal <o_x1l[11]_GND_1_o_LessThan_12_o> created at line 492
    Found 12-bit comparator greater for signal <o_y1t[11]_GND_1_o_LessThan_13_o> created at line 492
    Found 12-bit comparator greater for signal <GND_1_o_o_x1r[11]_LessThan_14_o> created at line 493
    Found 12-bit comparator greater for signal <GND_1_o_o_y1b[11]_LessThan_15_o> created at line 493
    Found 12-bit comparator greater for signal <o_x2l[11]_o_x2r[11]_LessThan_18_o> created at line 496
    Found 12-bit comparator greater for signal <o_x2l[11]_GND_1_o_LessThan_19_o> created at line 496
    Found 12-bit comparator greater for signal <o_y2t[11]_GND_1_o_LessThan_20_o> created at line 496
    Found 12-bit comparator greater for signal <GND_1_o_o_x2r[11]_LessThan_21_o> created at line 497
    Found 12-bit comparator greater for signal <GND_1_o_o_y2b[11]_LessThan_22_o> created at line 497
    Found 12-bit comparator greater for signal <o_x3l[11]_o_x3r[11]_LessThan_25_o> created at line 500
    Found 12-bit comparator greater for signal <o_x3l[11]_GND_1_o_LessThan_26_o> created at line 500
    Found 12-bit comparator greater for signal <o_y3t[11]_GND_1_o_LessThan_27_o> created at line 500
    Found 12-bit comparator greater for signal <GND_1_o_o_x3r[11]_LessThan_28_o> created at line 501
    Found 12-bit comparator greater for signal <GND_1_o_o_y3b[11]_LessThan_29_o> created at line 501
    Found 12-bit comparator greater for signal <o_x4l[11]_o_x4r[11]_LessThan_32_o> created at line 504
    Found 12-bit comparator greater for signal <o_x4l[11]_GND_1_o_LessThan_33_o> created at line 504
    Found 12-bit comparator greater for signal <o_y4t[11]_GND_1_o_LessThan_34_o> created at line 504
    Found 12-bit comparator greater for signal <GND_1_o_o_x4r[11]_LessThan_35_o> created at line 505
    Found 12-bit comparator greater for signal <GND_1_o_o_y4b[11]_LessThan_36_o> created at line 505
    Found 12-bit comparator greater for signal <o_x5l[11]_o_x5r[11]_LessThan_39_o> created at line 508
    Found 12-bit comparator greater for signal <o_x5l[11]_GND_1_o_LessThan_40_o> created at line 508
    Found 12-bit comparator greater for signal <o_y5t[11]_GND_1_o_LessThan_41_o> created at line 508
    Found 12-bit comparator greater for signal <GND_1_o_o_x5r[11]_LessThan_42_o> created at line 509
    Found 12-bit comparator greater for signal <GND_1_o_o_y5b[11]_LessThan_43_o> created at line 509
    Found 12-bit comparator greater for signal <o_x6l[11]_o_x6r[11]_LessThan_46_o> created at line 512
    Found 12-bit comparator greater for signal <o_x6l[11]_GND_1_o_LessThan_47_o> created at line 512
    Found 12-bit comparator greater for signal <o_y6t[11]_GND_1_o_LessThan_48_o> created at line 512
    Found 12-bit comparator greater for signal <GND_1_o_o_x6r[11]_LessThan_49_o> created at line 513
    Found 12-bit comparator greater for signal <GND_1_o_o_y6b[11]_LessThan_50_o> created at line 513
    Found 12-bit comparator greater for signal <o_x7l[11]_o_x7r[11]_LessThan_53_o> created at line 516
    Found 12-bit comparator greater for signal <o_x7l[11]_GND_1_o_LessThan_54_o> created at line 516
    Found 12-bit comparator greater for signal <o_y7t[11]_GND_1_o_LessThan_55_o> created at line 516
    Found 12-bit comparator greater for signal <GND_1_o_o_x7r[11]_LessThan_56_o> created at line 517
    Found 12-bit comparator greater for signal <GND_1_o_o_y7b[11]_LessThan_57_o> created at line 517
    Found 12-bit comparator greater for signal <o_hl_x1[11]_GND_1_o_LessThan_60_o> created at line 521
    Found 12-bit comparator greater for signal <o_hl_y2[11]_GND_1_o_LessThan_61_o> created at line 521
    Found 12-bit comparator greater for signal <GND_1_o_o_hl_x2[11]_LessThan_62_o> created at line 522
    Found 12-bit comparator greater for signal <GND_1_o_o_hl_y1[11]_LessThan_63_o> created at line 522
    Found 12-bit comparator greater for signal <o_hr_x1[11]_GND_1_o_LessThan_65_o> created at line 523
    Found 12-bit comparator greater for signal <o_hr_y2[11]_GND_1_o_LessThan_66_o> created at line 523
    Found 12-bit comparator greater for signal <GND_1_o_o_hr_x2[11]_LessThan_67_o> created at line 524
    Found 12-bit comparator greater for signal <GND_1_o_o_hr_y1[11]_LessThan_68_o> created at line 524
    Found 12-bit comparator greater for signal <o_ll_x1[11]_GND_1_o_LessThan_70_o> created at line 525
    Found 12-bit comparator greater for signal <o_ll_y2[11]_GND_1_o_LessThan_71_o> created at line 525
    Found 12-bit comparator greater for signal <GND_1_o_o_ll_x2[11]_LessThan_72_o> created at line 526
    Found 12-bit comparator greater for signal <GND_1_o_o_ll_y1[11]_LessThan_73_o> created at line 526
    Found 12-bit comparator greater for signal <o_lr_x1[11]_GND_1_o_LessThan_75_o> created at line 527
    Found 12-bit comparator greater for signal <o_lr_y2[11]_GND_1_o_LessThan_76_o> created at line 527
    Found 12-bit comparator greater for signal <GND_1_o_o_lr_x2[11]_LessThan_77_o> created at line 528
    Found 12-bit comparator greater for signal <GND_1_o_o_lr_y1[11]_LessThan_78_o> created at line 528
    Found 12-bit comparator greater for signal <o_head_x1[11]_GND_1_o_LessThan_80_o> created at line 529
    Found 12-bit comparator greater for signal <o_head_y2[11]_GND_1_o_LessThan_81_o> created at line 529
    Found 12-bit comparator greater for signal <GND_1_o_o_head_x2[11]_LessThan_82_o> created at line 530
    Found 12-bit comparator greater for signal <GND_1_o_o_head_y1[11]_LessThan_83_o> created at line 530
    Found 12-bit comparator greater for signal <o_body_x1[11]_GND_1_o_LessThan_85_o> created at line 531
    Found 12-bit comparator greater for signal <o_body_y2[11]_GND_1_o_LessThan_86_o> created at line 531
    Found 12-bit comparator greater for signal <GND_1_o_o_body_x2[11]_LessThan_87_o> created at line 532
    Found 12-bit comparator greater for signal <GND_1_o_o_body_y1[11]_LessThan_88_o> created at line 532
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred  64 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <rdebouncer>.
    Related source file is "C:\Users\152\Lab4_12_5_18\rdebouncer.v".
    Found 1-bit register for signal <debouncedbutton>.
    Found 27-bit register for signal <counter>.
    Found 27-bit adder for signal <counter[26]_GND_3_o_add_2_OUT> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <rdebouncer> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "C:\Users\152\Lab4_12_5_18\vga640x480.v".
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <h_count>.
    Found 11-bit subtractor for signal <GND_4_o_GND_4_o_sub_6_OUT> created at line 56.
    Found 10-bit adder for signal <v_count[9]_GND_4_o_add_21_OUT> created at line 83.
    Found 10-bit adder for signal <h_count[9]_GND_4_o_add_22_OUT> created at line 86.
    Found 10-bit comparator lessequal for signal <n0000> created at line 52
    Found 10-bit comparator greater for signal <h_count[9]_GND_4_o_LessThan_2_o> created at line 52
    Found 10-bit comparator lessequal for signal <n0005> created at line 53
    Found 10-bit comparator greater for signal <v_count[9]_GND_4_o_LessThan_4_o> created at line 53
    Found 10-bit comparator lessequal for signal <n0012> created at line 57
    Found 10-bit comparator greater for signal <h_count[9]_GND_4_o_LessThan_10_o> created at line 60
    Found 10-bit comparator greater for signal <GND_4_o_v_count[9]_LessThan_11_o> created at line 60
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <vga640x480> synthesized.

Synthesizing Unit <clockdiv>.
    Related source file is "C:\Users\152\Lab4_12_5_18\clockdiv.v".
WARNING:Xst:653 - Signal <clk_dv_inc<17>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <clk_db>.
    Found 1-bit register for signal <clk_db_d>.
    Found 19-bit register for signal <counter_fast>.
    Found 1-bit register for signal <segclk>.
    Found 19-bit adder for signal <counter_fast[18]_GND_5_o_add_2_OUT> created at line 63.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <clockdiv> synthesized.

Synthesizing Unit <levelscore>.
    Related source file is "C:\Users\152\Lab4_12_5_18\SegDisp.v".
WARNING:Xst:647 - Input <sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lose> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <level1_out>.
    Found 4-bit register for signal <score10_out>.
    Found 4-bit register for signal <score1_out>.
    Found 1-bit register for signal <pause_state>.
    Found 1-bit register for signal <done>.
    Found 32-bit register for signal <counterlvl>.
    Found 4-bit register for signal <level10_out>.
    Found 5-bit adder for signal <n0100> created at line 116.
    Found 5-bit adder for signal <n0102> created at line 117.
    Found 32-bit adder for signal <n0070[31:0]> created at line 119.
    Found 5-bit adder for signal <n0104> created at line 120.
    Found 3-bit comparator greater for signal <num[2]_GND_6_o_LessThan_2_o> created at line 105
    Found 5-bit comparator lessequal for signal <GND_6_o_BUS_0003_LessThan_8_o> created at line 116
    Found 5-bit comparator lessequal for signal <n0019> created at line 122
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <levelscore> synthesized.

Synthesizing Unit <mod_5u_4u>.
    Related source file is "".
    Found 9-bit adder for signal <n0133> created at line 0.
    Found 9-bit adder for signal <GND_7_o_b[3]_add_1_OUT> created at line 0.
    Found 8-bit adder for signal <n0137> created at line 0.
    Found 8-bit adder for signal <GND_7_o_b[3]_add_3_OUT> created at line 0.
    Found 7-bit adder for signal <n0141> created at line 0.
    Found 7-bit adder for signal <GND_7_o_b[3]_add_5_OUT> created at line 0.
    Found 6-bit adder for signal <n0145> created at line 0.
    Found 6-bit adder for signal <GND_7_o_b[3]_add_7_OUT> created at line 0.
    Found 5-bit adder for signal <n0149> created at line 0.
    Found 5-bit adder for signal <a[4]_b[3]_add_9_OUT> created at line 0.
    Found 5-bit adder for signal <n0153> created at line 0.
    Found 5-bit adder for signal <a[4]_GND_7_o_add_11_OUT> created at line 0.
    Found 9-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0006> created at line 0
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <mod_5u_4u> synthesized.

Synthesizing Unit <altfull_display>.
    Related source file is "C:\Users\152\Lab4_12_5_18\SegDisp.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adj> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <an>.
    Found 4-bit register for signal <digit>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_8_o_add_3_OUT> created at line 252.
    Found 4x4-bit Read Only RAM for signal <count[1]_GND_8_o_wide_mux_2_OUT>
    Found 4-bit 4-to-1 multiplexer for signal <count[1]_lvl10[3]_wide_mux_1_OUT> created at line 229.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <altfull_display> synthesized.

Synthesizing Unit <digit_display>.
    Related source file is "C:\Users\152\Lab4_12_5_18\SegDisp.v".
    Found 16x7-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <digit_display> synthesized.

Synthesizing Unit <obstacles>.
    Related source file is "C:\Users\152\Lab4_12_5_18\obstacles.v".
        SPEED = 5
        HEIGHT_L = 40
        HEIGHT_H = 400
        H_WIDTH = 20
        D_WIDTH = 640
        D_HEIGHT = 480
        BUFFER = 640
        RAND_WIDTH = 8
        OBSTACLES_PER_SCREEN = 8
        OBSTACLES_PER_LEVEL = 16
    Found 1-bit register for signal <pause_state>.
    Found 108-bit register for signal <n0717[107:0]>.
    Found 18-bit register for signal <n0718[17:0]>.
    Found 32-bit register for signal <lev_cnt>.
    Found 3-bit register for signal <alt>.
    Found 32-bit register for signal <lev>.
    Found 1-bit register for signal <color>.
    Found 1-bit register for signal <score>.
    Found 13-bit subtractor for signal <GND_11_o_GND_11_o_sub_3_OUT> created at line 111.
    Found 32-bit subtractor for signal <GND_11_o_GND_11_o_sub_4_OUT> created at line 111.
    Found 14-bit subtractor for signal <GND_11_o_GND_11_o_sub_10_OUT> created at line 112.
    Found 13-bit subtractor for signal <GND_11_o_GND_11_o_sub_23_OUT> created at line 116.
    Found 32-bit subtractor for signal <GND_11_o_GND_11_o_sub_24_OUT> created at line 116.
    Found 14-bit subtractor for signal <GND_11_o_GND_11_o_sub_30_OUT> created at line 117.
    Found 13-bit subtractor for signal <GND_11_o_GND_11_o_sub_43_OUT> created at line 121.
    Found 32-bit subtractor for signal <GND_11_o_GND_11_o_sub_44_OUT> created at line 121.
    Found 14-bit subtractor for signal <GND_11_o_GND_11_o_sub_50_OUT> created at line 122.
    Found 13-bit subtractor for signal <GND_11_o_GND_11_o_sub_63_OUT> created at line 126.
    Found 32-bit subtractor for signal <GND_11_o_GND_11_o_sub_64_OUT> created at line 126.
    Found 14-bit subtractor for signal <GND_11_o_GND_11_o_sub_70_OUT> created at line 127.
    Found 13-bit subtractor for signal <GND_11_o_GND_11_o_sub_83_OUT> created at line 131.
    Found 32-bit subtractor for signal <GND_11_o_GND_11_o_sub_84_OUT> created at line 131.
    Found 14-bit subtractor for signal <GND_11_o_GND_11_o_sub_90_OUT> created at line 132.
    Found 13-bit subtractor for signal <GND_11_o_GND_11_o_sub_103_OUT> created at line 136.
    Found 32-bit subtractor for signal <GND_11_o_GND_11_o_sub_104_OUT> created at line 136.
    Found 14-bit subtractor for signal <GND_11_o_GND_11_o_sub_110_OUT> created at line 137.
    Found 13-bit subtractor for signal <GND_11_o_GND_11_o_sub_123_OUT> created at line 141.
    Found 32-bit subtractor for signal <GND_11_o_GND_11_o_sub_124_OUT> created at line 141.
    Found 14-bit subtractor for signal <GND_11_o_GND_11_o_sub_130_OUT> created at line 142.
    Found 13-bit subtractor for signal <GND_11_o_GND_11_o_sub_143_OUT> created at line 146.
    Found 32-bit subtractor for signal <GND_11_o_GND_11_o_sub_144_OUT> created at line 146.
    Found 14-bit subtractor for signal <GND_11_o_GND_11_o_sub_150_OUT> created at line 147.
    Found 12-bit subtractor for signal <x[0][11]_GND_11_o_sub_192_OUT> created at line 267.
    Found 12-bit subtractor for signal <x[1][11]_GND_11_o_sub_221_OUT> created at line 267.
    Found 12-bit subtractor for signal <x[2][11]_GND_11_o_sub_250_OUT> created at line 267.
    Found 12-bit subtractor for signal <x[3][11]_GND_11_o_sub_279_OUT> created at line 267.
    Found 12-bit subtractor for signal <x[4][11]_GND_11_o_sub_308_OUT> created at line 267.
    Found 12-bit subtractor for signal <x[5][11]_GND_11_o_sub_337_OUT> created at line 267.
    Found 12-bit subtractor for signal <x[6][11]_GND_11_o_sub_366_OUT> created at line 267.
    Found 12-bit subtractor for signal <x[7][11]_GND_11_o_sub_395_OUT> created at line 267.
    Found 12-bit subtractor for signal <x[8][11]_GND_11_o_sub_424_OUT> created at line 267.
    Found 13-bit adder for signal <n0995[12:0]> created at line 112.
    Found 13-bit adder for signal <n0997[12:0]> created at line 117.
    Found 13-bit adder for signal <n0999[12:0]> created at line 122.
    Found 13-bit adder for signal <n1001[12:0]> created at line 127.
    Found 13-bit adder for signal <n1003[12:0]> created at line 132.
    Found 13-bit adder for signal <n1005[12:0]> created at line 137.
    Found 13-bit adder for signal <n1007[12:0]> created at line 142.
    Found 13-bit adder for signal <n1009[12:0]> created at line 147.
    Found 32-bit adder for signal <lev[31]_GND_11_o_add_172_OUT> created at line 203.
    Found 32-bit adder for signal <lev_cnt[31]_GND_11_o_add_177_OUT> created at line 213.
    Found 3-bit adder for signal <alt[2]_GND_11_o_add_179_OUT> created at line 221.
    Found 13-bit adder for signal <n0844> created at line 198.
    Found 13-bit adder for signal <n0892> created at line 198.
    Found 13-bit adder for signal <n0808> created at line 198.
    Found 13-bit adder for signal <n0868> created at line 198.
    Found 13-bit adder for signal <n0880> created at line 198.
    Found 13-bit adder for signal <n0792> created at line 198.
    Found 13-bit adder for signal <n0820> created at line 198.
    Found 13-bit adder for signal <n0832> created at line 198.
    Found 13-bit adder for signal <n0856> created at line 198.
    Found 12-bit comparator lessequal for signal <n0001> created at line 111
    Found 12-bit comparator lessequal for signal <n0017> created at line 116
    Found 12-bit comparator lessequal for signal <n0033> created at line 121
    Found 12-bit comparator lessequal for signal <n0049> created at line 126
    Found 12-bit comparator lessequal for signal <n0065> created at line 131
    Found 12-bit comparator lessequal for signal <n0081> created at line 136
    Found 12-bit comparator lessequal for signal <n0097> created at line 141
    Found 12-bit comparator lessequal for signal <n0113> created at line 146
    Found 12-bit comparator lessequal for signal <n0150> created at line 197
    Found 32-bit comparator greater for signal <n0154> created at line 199
    Found 12-bit comparator lessequal for signal <n0221> created at line 197
    Found 12-bit comparator lessequal for signal <n0277> created at line 197
    Found 12-bit comparator lessequal for signal <n0333> created at line 197
    Found 12-bit comparator lessequal for signal <n0389> created at line 197
    Found 12-bit comparator lessequal for signal <n0445> created at line 197
    Found 12-bit comparator lessequal for signal <n0501> created at line 197
    Found 12-bit comparator lessequal for signal <n0557> created at line 197
    Found 12-bit comparator greater for signal <n0613> created at line 197
    Summary:
	inferred  53 Adder/Subtractor(s).
	inferred 196 D-type flip-flop(s).
	inferred  18 Comparator(s).
	inferred 448 Multiplexer(s).
Unit <obstacles> synthesized.

Synthesizing Unit <character>.
    Related source file is "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v".
    Summary:
	no macro.
Unit <character> synthesized.

Synthesizing Unit <characterpartshl>.
    Related source file is "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v".
        H_WIDTH = 5
        H_HEIGHT = 5
        IX = 10
        IY = 405
        IX_DIR = 0
        IY_DIR = 1
        VERT = 360
        DOWN = 430
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <x>.
    Found 12-bit register for signal <y>.
    Found 1-bit register for signal <pause_state>.
    Found 12-bit adder for signal <o_x2> created at line 263.
    Found 12-bit adder for signal <o_y1> created at line 264.
    Found 12-bit subtractor for signal <o_x1> created at line 232.
    Found 12-bit subtractor for signal <o_y2> created at line 235.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <characterpartshl> synthesized.

Synthesizing Unit <characterpartshr>.
    Related source file is "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v".
        H_WIDTH = 5
        H_HEIGHT = 5
        IX = 35
        IY = 405
        IX_DIR = 0
        IY_DIR = 1
        VERT = 360
        DOWN = 430
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <x>.
    Found 12-bit register for signal <y>.
    Found 1-bit register for signal <pause_state>.
    Found 12-bit adder for signal <o_x2> created at line 362.
    Found 12-bit adder for signal <o_y1> created at line 363.
    Found 12-bit subtractor for signal <o_x1> created at line 331.
    Found 12-bit subtractor for signal <o_y2> created at line 334.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <characterpartshr> synthesized.

Synthesizing Unit <characterpartslr>.
    Related source file is "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v".
        H_WIDTH = 4
        H_HEIGHT = 25
        IX = 26
        IY = 455
        IX_DIR = 0
        IY_DIR = 1
        VERT = 410
        DOWN = 480
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <x>.
    Found 12-bit register for signal <y>.
    Found 1-bit register for signal <pause_state>.
    Found 12-bit adder for signal <o_x2> created at line 551.
    Found 12-bit adder for signal <o_y1> created at line 552.
    Found 12-bit subtractor for signal <o_x1> created at line 520.
    Found 12-bit subtractor for signal <o_y2> created at line 523.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <characterpartslr> synthesized.

Synthesizing Unit <characterpartsll>.
    Related source file is "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v".
        H_WIDTH = 4
        H_HEIGHT = 25
        IX = 14
        IY = 455
        IX_DIR = 0
        IY_DIR = 1
        VERT = 410
        DOWN = 480
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <x>.
    Found 12-bit register for signal <y>.
    Found 1-bit register for signal <pause_state>.
    Found 12-bit adder for signal <o_x2> created at line 461.
    Found 12-bit adder for signal <o_y1> created at line 462.
    Found 12-bit subtractor for signal <o_x1> created at line 430.
    Found 12-bit subtractor for signal <o_y2> created at line 433.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <characterpartsll> synthesized.

Synthesizing Unit <characterpartsbody>.
    Related source file is "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v".
        H_WIDTH = 10
        H_HEIGHT = 20
        IX = 20
        IY = 410
        IX_DIR = 0
        IY_DIR = 1
        VERT = 365
        DOWN = 435
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <x>.
    Found 12-bit register for signal <y>.
    Found 1-bit register for signal <pause_state>.
    Found 12-bit adder for signal <o_x2> created at line 637.
    Found 12-bit adder for signal <o_y1> created at line 638.
    Found 12-bit subtractor for signal <o_x1> created at line 606.
    Found 12-bit subtractor for signal <o_y2> created at line 609.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <characterpartsbody> synthesized.

Synthesizing Unit <characterpartshead>.
    Related source file is "C:\Users\152\Lab4_12_5_18\CHARACTERMODULE.v".
        H_WIDTH = 5
        H_HEIGHT = 5
        IX = 20
        IY = 385
        IX_DIR = 0
        IY_DIR = 1
        VERT = 340
        DOWN = 410
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <x>.
    Found 12-bit register for signal <y>.
    Found 1-bit register for signal <pause_state>.
    Found 12-bit adder for signal <o_x2> created at line 727.
    Found 12-bit adder for signal <o_y1> created at line 728.
    Found 12-bit subtractor for signal <o_x1> created at line 696.
    Found 12-bit subtractor for signal <o_y2> created at line 699.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <characterpartshead> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 125
 10-bit adder                                          : 2
 11-bit subtractor                                     : 1
 12-bit adder                                          : 12
 12-bit subtractor                                     : 21
 13-bit adder                                          : 17
 13-bit subtractor                                     : 8
 14-bit subtractor                                     : 8
 17-bit adder                                          : 1
 19-bit adder                                          : 1
 2-bit adder                                           : 1
 27-bit adder                                          : 2
 3-bit adder                                           : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 8
 5-bit adder                                           : 15
 6-bit adder                                           : 6
 7-bit adder                                           : 6
 8-bit adder                                           : 6
 9-bit adder                                           : 6
# Registers                                            : 45
 1-bit register                                        : 14
 10-bit register                                       : 2
 108-bit register                                      : 1
 12-bit register                                       : 12
 17-bit register                                       : 1
 18-bit register                                       : 1
 19-bit register                                       : 1
 2-bit register                                        : 1
 27-bit register                                       : 2
 3-bit register                                        : 1
 32-bit register                                       : 3
 4-bit register                                        : 6
# Comparators                                          : 110
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 3
 12-bit comparator greater                             : 65
 12-bit comparator lessequal                           : 16
 3-bit comparator greater                              : 1
 32-bit comparator greater                             : 1
 5-bit comparator lessequal                            : 8
 6-bit comparator lessequal                            : 3
 7-bit comparator lessequal                            : 3
 8-bit comparator lessequal                            : 3
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 548
 1-bit 2-to-1 multiplexer                              : 385
 10-bit 2-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 30
 32-bit 2-to-1 multiplexer                             : 118
 4-bit 2-to-1 multiplexer                              : 10
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <y_9> in Unit <handsleft> is equivalent to the following 2 FFs/Latches, which will be removed : <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_2> in Unit <handsleft> is equivalent to the following FF/Latch, which will be removed : <y_7> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <handsleft> is equivalent to the following FF/Latch, which will be removed : <y_5> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <handsleft> is equivalent to the following FF/Latch, which will be removed : <y_4> 
INFO:Xst:2261 - The FF/Latch <y_2> in Unit <handsright> is equivalent to the following FF/Latch, which will be removed : <y_7> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <handsright> is equivalent to the following FF/Latch, which will be removed : <y_4> 
INFO:Xst:2261 - The FF/Latch <y_9> in Unit <handsright> is equivalent to the following 2 FFs/Latches, which will be removed : <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <handsright> is equivalent to the following FF/Latch, which will be removed : <y_5> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <footright> is equivalent to the following FF/Latch, which will be removed : <y_2> 
INFO:Xst:2261 - The FF/Latch <y_9> in Unit <footright> is equivalent to the following 2 FFs/Latches, which will be removed : <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_7> in Unit <footright> is equivalent to the following FF/Latch, which will be removed : <y_8> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <footleft> is equivalent to the following FF/Latch, which will be removed : <y_2> 
INFO:Xst:2261 - The FF/Latch <y_9> in Unit <footleft> is equivalent to the following 2 FFs/Latches, which will be removed : <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_7> in Unit <footleft> is equivalent to the following FF/Latch, which will be removed : <y_8> 
INFO:Xst:2261 - The FF/Latch <y_1> in Unit <body> is equivalent to the following 2 FFs/Latches, which will be removed : <y_4> <y_7> 
INFO:Xst:2261 - The FF/Latch <y_9> in Unit <body> is equivalent to the following 2 FFs/Latches, which will be removed : <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <body> is equivalent to the following FF/Latch, which will be removed : <y_5> 
INFO:Xst:2261 - The FF/Latch <y_1> in Unit <head> is equivalent to the following FF/Latch, which will be removed : <y_3> 
INFO:Xst:2261 - The FF/Latch <y_5> in Unit <head> is equivalent to the following 3 FFs/Latches, which will be removed : <y_9> <y_10> <y_11> 
WARNING:Xst:1293 - FF/Latch <x_5> has a constant value of 0 in block <body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_4> has a constant value of 1 in block <body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_3> has a constant value of 0 in block <body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_2> has a constant value of 1 in block <body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_1> has a constant value of 0 in block <body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_0> has a constant value of 0 in block <body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pause_state> has a constant value of 0 in block <body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_9> has a constant value of 0 in block <footleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_7> has a constant value of 1 in block <footleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_11> has a constant value of 0 in block <footleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_10> has a constant value of 0 in block <footleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_9> has a constant value of 0 in block <footleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_8> has a constant value of 0 in block <footleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_7> has a constant value of 0 in block <footleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_6> has a constant value of 0 in block <footleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_5> has a constant value of 0 in block <footleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_4> has a constant value of 0 in block <footleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_3> has a constant value of 1 in block <footleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_2> has a constant value of 1 in block <footleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_1> has a constant value of 1 in block <footleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_0> has a constant value of 0 in block <footleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pause_state> has a constant value of 0 in block <footleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_8> has a constant value of 1 in block <head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_5> has a constant value of 0 in block <head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_11> has a constant value of 0 in block <head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_10> has a constant value of 0 in block <head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_9> has a constant value of 0 in block <head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_8> has a constant value of 0 in block <head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_7> has a constant value of 0 in block <head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_6> has a constant value of 0 in block <head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_5> has a constant value of 0 in block <head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_4> has a constant value of 1 in block <head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_3> has a constant value of 0 in block <head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_2> has a constant value of 1 in block <head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_1> has a constant value of 0 in block <head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_0> has a constant value of 0 in block <head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pause_state> has a constant value of 0 in block <head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_9> has a constant value of 0 in block <body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_8> has a constant value of 1 in block <body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_11> has a constant value of 0 in block <body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_10> has a constant value of 0 in block <body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_9> has a constant value of 0 in block <body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_8> has a constant value of 0 in block <body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_7> has a constant value of 0 in block <body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_6> has a constant value of 0 in block <body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_5> has a constant value of 1 in block <handsright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_4> has a constant value of 0 in block <handsright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_3> has a constant value of 0 in block <handsright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_2> has a constant value of 0 in block <handsright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_1> has a constant value of 1 in block <handsright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_0> has a constant value of 1 in block <handsright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pause_state> has a constant value of 0 in block <handsright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_9> has a constant value of 0 in block <handsleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_8> has a constant value of 1 in block <handsleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_11> has a constant value of 0 in block <handsleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_10> has a constant value of 0 in block <handsleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_9> has a constant value of 0 in block <handsleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_8> has a constant value of 0 in block <handsleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_7> has a constant value of 0 in block <handsleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_6> has a constant value of 0 in block <handsleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_5> has a constant value of 0 in block <handsleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_4> has a constant value of 0 in block <handsleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_3> has a constant value of 1 in block <handsleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_2> has a constant value of 0 in block <handsleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_1> has a constant value of 1 in block <handsleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_0> has a constant value of 0 in block <handsleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pause_state> has a constant value of 0 in block <handsleft>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pause_state> (without init value) has a constant value of 0 in block <lUls>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_9> has a constant value of 0 in block <footright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_7> has a constant value of 1 in block <footright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_11> has a constant value of 0 in block <footright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_10> has a constant value of 0 in block <footright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_9> has a constant value of 0 in block <footright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_8> has a constant value of 0 in block <footright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_7> has a constant value of 0 in block <footright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_6> has a constant value of 0 in block <footright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_5> has a constant value of 0 in block <footright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_4> has a constant value of 1 in block <footright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_3> has a constant value of 1 in block <footright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_2> has a constant value of 0 in block <footright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_1> has a constant value of 1 in block <footright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_0> has a constant value of 0 in block <footright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pause_state> has a constant value of 0 in block <footright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_9> has a constant value of 0 in block <handsright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_8> has a constant value of 1 in block <handsright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_11> has a constant value of 0 in block <handsright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_10> has a constant value of 0 in block <handsright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_9> has a constant value of 0 in block <handsright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_8> has a constant value of 0 in block <handsright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_7> has a constant value of 0 in block <handsright>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_6> has a constant value of 0 in block <handsright>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <altfull_display>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3217 - HDL ADVISOR - Register <an> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_count[1]_GND_8_o_wide_mux_2_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <altfull_display> synthesized (advanced).

Synthesizing (advanced) Unit <clockdiv>.
The following registers are absorbed into counter <counter_fast>: 1 register on signal <counter_fast>.
Unit <clockdiv> synthesized (advanced).

Synthesizing (advanced) Unit <digit_display>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <digit_display> synthesized (advanced).

Synthesizing (advanced) Unit <levelscore>.
The following registers are absorbed into counter <counterlvl>: 1 register on signal <counterlvl>.
Unit <levelscore> synthesized (advanced).

Synthesizing (advanced) Unit <rdebouncer>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <rdebouncer> synthesized (advanced).

Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
Unit <vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 94
 10-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit adder                                          : 21
 12-bit subtractor                                     : 21
 13-bit subtractor                                     : 8
 14-bit adder                                          : 8
 17-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 8
 4-bit adder carry in                                  : 3
 5-bit adder                                           : 3
 5-bit adder carry in                                  : 15
# Counters                                             : 6
 10-bit up counter                                     : 1
 19-bit up counter                                     : 1
 2-bit up counter                                      : 1
 27-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 402
 Flip-Flops                                            : 402
# Comparators                                          : 110
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 3
 12-bit comparator greater                             : 65
 12-bit comparator lessequal                           : 16
 3-bit comparator greater                              : 1
 32-bit comparator greater                             : 1
 5-bit comparator lessequal                            : 8
 6-bit comparator lessequal                            : 3
 7-bit comparator lessequal                            : 3
 8-bit comparator lessequal                            : 3
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 548
 1-bit 2-to-1 multiplexer                              : 385
 10-bit 2-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 30
 32-bit 2-to-1 multiplexer                             : 118
 4-bit 2-to-1 multiplexer                              : 10
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <pause_state> (without init value) has a constant value of 0 in block <levelscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_11> has a constant value of 0 in block <characterpartshl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <characterpartshl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <characterpartshl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 1 in block <characterpartshl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_11> has a constant value of 0 in block <characterpartshl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_10> has a constant value of 0 in block <characterpartshl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_9> has a constant value of 0 in block <characterpartshl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_8> has a constant value of 0 in block <characterpartshl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_7> has a constant value of 0 in block <characterpartshl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_6> has a constant value of 0 in block <characterpartshl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_5> has a constant value of 0 in block <characterpartshl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_4> has a constant value of 0 in block <characterpartshl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_3> has a constant value of 1 in block <characterpartshl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_2> has a constant value of 0 in block <characterpartshl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_1> has a constant value of 1 in block <characterpartshl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_0> has a constant value of 0 in block <characterpartshl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pause_state> has a constant value of 0 in block <characterpartshl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_11> has a constant value of 0 in block <characterpartshr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <characterpartshr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <characterpartshr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 1 in block <characterpartshr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_11> has a constant value of 0 in block <characterpartshr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_10> has a constant value of 0 in block <characterpartshr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_9> has a constant value of 0 in block <characterpartshr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_8> has a constant value of 0 in block <characterpartshr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_7> has a constant value of 0 in block <characterpartshr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_6> has a constant value of 0 in block <characterpartshr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_5> has a constant value of 1 in block <characterpartshr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_4> has a constant value of 0 in block <characterpartshr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_3> has a constant value of 0 in block <characterpartshr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_2> has a constant value of 0 in block <characterpartshr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_1> has a constant value of 1 in block <characterpartshr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_0> has a constant value of 1 in block <characterpartshr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pause_state> has a constant value of 0 in block <characterpartshr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_11> has a constant value of 0 in block <characterpartslr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <characterpartslr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <characterpartslr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 1 in block <characterpartslr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 1 in block <characterpartslr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_11> has a constant value of 0 in block <characterpartslr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_10> has a constant value of 0 in block <characterpartslr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_9> has a constant value of 0 in block <characterpartslr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_8> has a constant value of 0 in block <characterpartslr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_7> has a constant value of 0 in block <characterpartslr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_6> has a constant value of 0 in block <characterpartslr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_5> has a constant value of 0 in block <characterpartslr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_4> has a constant value of 1 in block <characterpartslr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_3> has a constant value of 1 in block <characterpartslr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_2> has a constant value of 0 in block <characterpartslr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_1> has a constant value of 1 in block <characterpartslr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_0> has a constant value of 0 in block <characterpartslr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pause_state> has a constant value of 0 in block <characterpartslr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_11> has a constant value of 0 in block <characterpartsll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <characterpartsll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <characterpartsll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 1 in block <characterpartsll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 1 in block <characterpartsll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_11> has a constant value of 0 in block <characterpartsll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_10> has a constant value of 0 in block <characterpartsll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_9> has a constant value of 0 in block <characterpartsll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_8> has a constant value of 0 in block <characterpartsll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_7> has a constant value of 0 in block <characterpartsll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_6> has a constant value of 0 in block <characterpartsll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_5> has a constant value of 0 in block <characterpartsll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_4> has a constant value of 0 in block <characterpartsll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_3> has a constant value of 1 in block <characterpartsll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_2> has a constant value of 1 in block <characterpartsll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_1> has a constant value of 1 in block <characterpartsll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_0> has a constant value of 0 in block <characterpartsll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pause_state> has a constant value of 0 in block <characterpartsll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_11> has a constant value of 0 in block <characterpartsbody>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <characterpartsbody>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <characterpartsbody>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 1 in block <characterpartsbody>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_11> has a constant value of 0 in block <characterpartsbody>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_10> has a constant value of 0 in block <characterpartsbody>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_9> has a constant value of 0 in block <characterpartsbody>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_8> has a constant value of 0 in block <characterpartsbody>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_7> has a constant value of 0 in block <characterpartsbody>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_6> has a constant value of 0 in block <characterpartsbody>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_5> has a constant value of 0 in block <characterpartsbody>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_4> has a constant value of 1 in block <characterpartsbody>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_3> has a constant value of 0 in block <characterpartsbody>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_2> has a constant value of 1 in block <characterpartsbody>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_1> has a constant value of 0 in block <characterpartsbody>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_0> has a constant value of 0 in block <characterpartsbody>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pause_state> has a constant value of 0 in block <characterpartsbody>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_11> has a constant value of 0 in block <characterpartshead>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <characterpartshead>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <characterpartshead>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 1 in block <characterpartshead>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 0 in block <characterpartshead>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_11> has a constant value of 0 in block <characterpartshead>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_10> has a constant value of 0 in block <characterpartshead>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_9> has a constant value of 0 in block <characterpartshead>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_8> has a constant value of 0 in block <characterpartshead>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_7> has a constant value of 0 in block <characterpartshead>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_6> has a constant value of 0 in block <characterpartshead>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_5> has a constant value of 0 in block <characterpartshead>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_4> has a constant value of 1 in block <characterpartshead>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_3> has a constant value of 0 in block <characterpartshead>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_2> has a constant value of 1 in block <characterpartshead>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_1> has a constant value of 0 in block <characterpartshead>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_0> has a constant value of 0 in block <characterpartshead>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pause_state> has a constant value of 0 in block <characterpartshead>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <characterpartshl> is equivalent to the following FF/Latch, which will be removed : <y_4> 
INFO:Xst:2261 - The FF/Latch <y_2> in Unit <characterpartshl> is equivalent to the following FF/Latch, which will be removed : <y_7> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <characterpartshl> is equivalent to the following FF/Latch, which will be removed : <y_5> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <characterpartshr> is equivalent to the following FF/Latch, which will be removed : <y_5> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <characterpartshr> is equivalent to the following FF/Latch, which will be removed : <y_4> 
INFO:Xst:2261 - The FF/Latch <y_2> in Unit <characterpartshr> is equivalent to the following FF/Latch, which will be removed : <y_7> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <characterpartslr> is equivalent to the following FF/Latch, which will be removed : <y_4> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <characterpartslr> is equivalent to the following FF/Latch, which will be removed : <y_2> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <characterpartsll> is equivalent to the following FF/Latch, which will be removed : <y_2> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <characterpartsll> is equivalent to the following FF/Latch, which will be removed : <y_4> 
INFO:Xst:2261 - The FF/Latch <y_2> in Unit <characterpartsbody> is equivalent to the following FF/Latch, which will be removed : <y_6> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <characterpartsbody> is equivalent to the following FF/Latch, which will be removed : <y_5> 
INFO:Xst:2261 - The FF/Latch <y_1> in Unit <characterpartsbody> is equivalent to the following 2 FFs/Latches, which will be removed : <y_4> <y_7> 
INFO:Xst:2261 - The FF/Latch <y_2> in Unit <characterpartshead> is equivalent to the following FF/Latch, which will be removed : <y_6> 
INFO:Xst:2261 - The FF/Latch <y_1> in Unit <characterpartshead> is equivalent to the following FF/Latch, which will be removed : <y_3> 
WARNING:Xst:2677 - Node <counterlvl_4> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_5> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_6> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_7> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_8> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_9> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_10> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_11> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_12> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_13> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_14> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_15> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_16> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_17> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_18> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_19> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_20> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_21> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_22> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_23> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_24> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_25> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_26> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_27> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_28> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_29> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_30> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <counterlvl_31> of sequential type is unconnected in block <levelscore>.
WARNING:Xst:2677 - Node <pix_stb> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pause_debouncer/counter_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pause_debouncer/counter_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pause_debouncer/counter_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pause_debouncer/counter_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pause_debouncer/counter_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pause_debouncer/counter_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rst_debouncer/counter_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rst_debouncer/counter_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rst_debouncer/counter_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rst_debouncer/counter_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rst_debouncer/counter_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rst_debouncer/counter_26> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <levelscore> ...

Optimizing unit <vga640x480> ...

Optimizing unit <altfull_display> ...

Optimizing unit <obstacles> ...

Optimizing unit <characterpartshl> ...

Optimizing unit <characterpartshr> ...

Optimizing unit <characterpartslr> ...

Optimizing unit <characterpartsll> ...

Optimizing unit <characterpartsbody> ...

Optimizing unit <characterpartshead> ...
WARNING:Xst:1710 - FF/Latch <lUls/level10_out_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lUls/level10_out_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lUls/level10_out_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lUls/level10_out_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <obs/lev_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <obs/lev_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <obs/lev_cnt_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/x_8_107> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/x_8_95> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/x_8_83> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/x_8_71> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/x_8_59> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/x_8_47> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/x_8_35> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/x_8_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/x_8_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_26> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_25> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_24> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_20> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_19> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_18> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_17> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_16> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <obs/lev_cnt_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mycharacters/handsleft/y_1> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <mycharacters/handsright/y_1> <mycharacters/footright/y_5> <mycharacters/footleft/y_5> <mycharacters/head/y_1> 
INFO:Xst:2261 - The FF/Latch <mycharacters/handsleft/y_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <mycharacters/handsright/y_3> <mycharacters/body/y_0> <mycharacters/head/y_4> 
INFO:Xst:2261 - The FF/Latch <mycharacters/handsleft/y_6> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <mycharacters/handsright/y_6> <mycharacters/footright/y_3> <mycharacters/footleft/y_3> <mycharacters/body/y_2> <mycharacters/head/y_2> 
INFO:Xst:3203 - The FF/Latch <mycharacters/handsleft/y_1> in Unit <top> is the opposite to the following 3 FFs/Latches, which will be removed : <mycharacters/footright/y_1> <mycharacters/footleft/y_1> <mycharacters/body/y_3> 
INFO:Xst:3203 - The FF/Latch <mycharacters/handsleft/y_3> in Unit <top> is the opposite to the following 5 FFs/Latches, which will be removed : <mycharacters/handsleft/y_0> <mycharacters/handsright/y_0> <mycharacters/footright/y_0> <mycharacters/footleft/y_0> <mycharacters/head/y_0> 
INFO:Xst:3203 - The FF/Latch <mycharacters/handsleft/y_6> in Unit <top> is the opposite to the following 6 FFs/Latches, which will be removed : <mycharacters/handsleft/y_2> <mycharacters/handsright/y_2> <mycharacters/footright/y_6> <mycharacters/footleft/y_6> <mycharacters/body/y_1> <mycharacters/head/y_7> 
INFO:Xst:3203 - The FF/Latch <obs/x_8_82> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <obs/x_8_81> 
INFO:Xst:3203 - The FF/Latch <obs/x_8_106> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <obs/x_8_105> 
INFO:Xst:3203 - The FF/Latch <obs/x_8_94> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <obs/x_8_93> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 20.
FlipFlop display/h_count_5 has been replicated 2 time(s)
FlipFlop display/h_count_6 has been replicated 2 time(s)
FlipFlop display/h_count_7 has been replicated 1 time(s)
FlipFlop display/h_count_8 has been replicated 2 time(s)
FlipFlop display/h_count_9 has been replicated 2 time(s)
FlipFlop display/v_count_8 has been replicated 1 time(s)
FlipFlop display/v_count_9 has been replicated 1 time(s)
FlipFlop obs/x_8_101 has been replicated 1 time(s)
FlipFlop obs/x_8_26 has been replicated 1 time(s)
FlipFlop obs/x_8_27 has been replicated 1 time(s)
FlipFlop obs/x_8_28 has been replicated 1 time(s)
FlipFlop obs/x_8_32 has been replicated 1 time(s)
FlipFlop obs/x_8_34 has been replicated 1 time(s)
FlipFlop obs/x_8_40 has been replicated 1 time(s)
FlipFlop obs/x_8_41 has been replicated 1 time(s)
FlipFlop obs/x_8_50 has been replicated 1 time(s)
FlipFlop obs/x_8_51 has been replicated 1 time(s)
FlipFlop obs/x_8_52 has been replicated 1 time(s)
FlipFlop obs/x_8_53 has been replicated 1 time(s)
FlipFlop obs/x_8_74 has been replicated 1 time(s)
FlipFlop obs/x_8_98 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 267
 Flip-Flops                                            : 267

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2449
#      GND                         : 1
#      INV                         : 80
#      LUT1                        : 79
#      LUT2                        : 196
#      LUT3                        : 89
#      LUT4                        : 541
#      LUT5                        : 256
#      LUT6                        : 488
#      MUXCY                       : 519
#      MUXF7                       : 20
#      VCC                         : 1
#      XORCY                       : 179
# FlipFlops/Latches                : 267
#      FD                          : 184
#      FDC                         : 6
#      FDE                         : 4
#      FDP                         : 4
#      FDR                         : 57
#      FDRE                        : 11
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 8
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             267  out of  18224     1%  
 Number of Slice LUTs:                 1729  out of   9112    18%  
    Number used as Logic:              1729  out of   9112    18%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1750
   Number with an unused Flip Flop:    1483  out of   1750    84%  
   Number with an unused LUT:            21  out of   1750     1%  
   Number of fully used LUT-FF pairs:   246  out of   1750    14%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  30  out of    232    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 257   |
U1/segclk                          | NONE(altfd/count_1)    | 10    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.583ns (Maximum Frequency: 94.494MHz)
   Minimum input arrival time before clock: 7.659ns
   Maximum output required time after clock: 12.287ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 10.583ns (frequency: 94.494MHz)
  Total number of paths / destination ports: 4227613 / 339
-------------------------------------------------------------------------
Delay:               10.583ns (Levels of Logic = 12)
  Source:            obs/x_8_100 (FF)
  Destination:       obs/lev_cnt_3 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: obs/x_8_100 to obs/lev_cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.447   1.300  obs/x_8_100 (obs/x_8_100)
     LUT4:I1->O            5   0.205   0.715  obs/Mmux_n06859311 (obs/Mmux_n0685931)
     LUT6:I5->O            1   0.205   0.684  obs/Mmux_n0685121 (obs/Mmux_n068512)
     LUT4:I2->O            4   0.203   0.931  obs/Mmux_n0685122 (o_x0l<9>)
     LUT4:I0->O            0   0.203   0.000  Mcompar_o_x0l[11]_o_x0r[11]_LessThan_4_o_lutdi4 (Mcompar_o_x0l[11]_o_x0r[11]_LessThan_4_o_lutdi4)
     MUXCY:DI->O           1   0.145   0.000  Mcompar_o_x0l[11]_o_x0r[11]_LessThan_4_o_cy<4> (Mcompar_o_x0l[11]_o_x0r[11]_LessThan_4_o_cy<4>)
     MUXCY:CI->O           1   0.213   0.684  Mcompar_o_x0l[11]_o_x0r[11]_LessThan_4_o_cy<5> (Mcompar_o_x0l[11]_o_x0r[11]_LessThan_4_o_cy<5>)
     LUT5:I3->O            1   0.203   0.580  any_obj5_SW0 (N104)
     LUT6:I5->O           12   0.205   1.253  any_obj5 (any_obj4)
     LUT6:I1->O            1   0.203   0.000  rst_d1_1_F (N672)
     MUXF7:I0->O          15   0.131   0.982  rst_d1_1 (rst_d1)
     LUT6:I5->O            1   0.205   0.580  obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT922_SW0 (N493)
     LUT6:I5->O            1   0.205   0.000  obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT922 (obs/lev_cnt[31]_lev_cnt[31]_mux_430_OUT<2>)
     FD:D                      0.102          obs/lev_cnt_2
    ----------------------------------------
    Total                     10.583ns (2.875ns logic, 7.708ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/segclk'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 19 / 10
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            altfd/count_0 (FF)
  Destination:       altfd/count_0 (FF)
  Source Clock:      U1/segclk rising
  Destination Clock: U1/segclk rising

  Data Path: altfd/count_0 to altfd/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   0.856  altfd/count_0 (altfd/count_0)
     INV:I->O              1   0.206   0.579  altfd/Mcount_count_xor<0>11_INV_0 (altfd/Result<0>)
     FDC:D                     0.102          altfd/count_0
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 368 / 216
-------------------------------------------------------------------------
Offset:              7.659ns (Levels of Logic = 6)
  Source:            adj (PAD)
  Destination:       obs/lev_cnt_3 (FF)
  Destination Clock: CLK rising

  Data Path: adj to obs/lev_cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.222   1.537  adj_IBUF (adj_IBUF)
     LUT5:I0->O          135   0.203   2.333  obs/lose_i_ani_stb_AND_20_o1 (obs/lose_i_ani_stb_AND_20_o)
     LUT6:I0->O            1   0.203   0.000  any_obj10_SW2_G (N671)
     MUXF7:I1->O           1   0.140   0.580  any_obj10_SW2 (N334)
     LUT6:I5->O            4   0.205   0.931  obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT1007111 (obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT100711)
     LUT6:I2->O            1   0.203   0.000  obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT922 (obs/lev_cnt[31]_lev_cnt[31]_mux_430_OUT<2>)
     FD:D                      0.102          obs/lev_cnt_2
    ----------------------------------------
    Total                      7.659ns (2.278ns logic, 5.381ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 53789 / 10
-------------------------------------------------------------------------
Offset:              12.287ns (Levels of Logic = 10)
  Source:            obs/x_8_88 (FF)
  Destination:       VGA_G<2> (PAD)
  Source Clock:      CLK rising

  Data Path: obs/x_8_88 to VGA_G<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.447   1.278  obs/x_8_88 (obs/x_8_88)
     LUT6:I3->O           10   0.205   0.857  obs/x[1][11]_GND_11_o_LessThan_22_o1_SW0 (N76)
     LUT5:I4->O            2   0.205   0.617  obs/x[1][11]_GND_11_o_LessThan_22_o1 (obs/x[1][11]_GND_11_o_LessThan_22_o)
     LUT6:I5->O            4   0.205   0.912  obs/Mmux_n0689111 (o_x1l<8>)
     LUT4:I1->O            1   0.205   0.000  Mcompar_o_x1l[11]_o_x1r[11]_LessThan_11_o_lut<4> (Mcompar_o_x1l[11]_o_x1r[11]_LessThan_11_o_lut<4>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_o_x1l[11]_o_x1r[11]_LessThan_11_o_cy<4> (Mcompar_o_x1l[11]_o_x1r[11]_LessThan_11_o_cy<4>)
     MUXCY:CI->O           1   0.213   0.684  Mcompar_o_x1l[11]_o_x1r[11]_LessThan_11_o_cy<5> (Mcompar_o_x1l[11]_o_x1r[11]_LessThan_11_o_cy<5>)
     LUT5:I3->O            6   0.203   0.745  any_obj1 (any_obj)
     LUT6:I5->O            2   0.205   0.721  any_obj8_SW0 (N573)
     LUT6:I4->O           64   0.203   1.639  any_obj10 (VGA_G_0_OBUF)
     OBUF:I->O                 2.571          VGA_G_2_OBUF (VGA_G<2>)
    ----------------------------------------
    Total                     12.287ns (4.834ns logic, 7.453ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/segclk'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              4.821ns (Levels of Logic = 2)
  Source:            altfd/digit_2 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      U1/segclk rising

  Data Path: altfd/digit_2 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.021  altfd/digit_2 (altfd/digit_2)
     LUT4:I0->O            1   0.203   0.579  altfd/d/Mram_out111 (seg_1_OBUF)
     OBUF:I->O                 2.571          seg_1_OBUF (seg<1>)
    ----------------------------------------
    Total                      4.821ns (3.221ns logic, 1.600ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   10.583|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/segclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   10.244|         |         |         |
U1/segclk      |    2.190|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 35.98 secs
 
--> 

Total memory usage is 304412 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  438 (   0 filtered)
Number of infos    :   53 (   0 filtered)

