verilog work "/home/kkk/Desktop/fullAdderTester2/fullAdderTester2/work/planAhead/fullAdderTester2/fullAdderTester2.srcs/sources_1/imports/verilog/seven_seg_6.v"
verilog work "/home/kkk/Desktop/fullAdderTester2/fullAdderTester2/work/planAhead/fullAdderTester2/fullAdderTester2.srcs/sources_1/imports/verilog/decoder_7.v"
verilog work "/home/kkk/Desktop/fullAdderTester2/fullAdderTester2/work/planAhead/fullAdderTester2/fullAdderTester2.srcs/sources_1/imports/verilog/counter_5.v"
verilog work "/home/kkk/Desktop/fullAdderTester2/fullAdderTester2/work/planAhead/fullAdderTester2/fullAdderTester2.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "/home/kkk/Desktop/fullAdderTester2/fullAdderTester2/work/planAhead/fullAdderTester2/fullAdderTester2.srcs/sources_1/imports/verilog/multi_seven_seg_2.v"
verilog work "/home/kkk/Desktop/fullAdderTester2/fullAdderTester2/work/planAhead/fullAdderTester2/fullAdderTester2.srcs/sources_1/imports/verilog/debounce_3.v"
verilog work "/home/kkk/Desktop/fullAdderTester2/fullAdderTester2/work/planAhead/fullAdderTester2/fullAdderTester2.srcs/sources_1/imports/verilog/autoclk_4.v"
verilog work "/home/kkk/Desktop/fullAdderTester2/fullAdderTester2/work/planAhead/fullAdderTester2/fullAdderTester2.srcs/sources_1/imports/verilog/mojo_top_0.v"
