// Seed: 3673680927
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  always @(posedge id_1) if (1) id_1 = 1'b0;
  tri id_3;
  assign id_1 = id_3 - id_3;
  wire id_4;
  wire id_5;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  for (id_6 = id_6; {1, 1} | 1; id_2 = 1 + id_2 + id_3) begin : LABEL_0
    assign id_4 = id_6 && id_6;
  end
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
