// Seed: 2043238868
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    input uwire id_2
    , id_26,
    input supply1 id_3,
    output wor id_4
    , id_27,
    input uwire id_5,
    output tri1 id_6,
    input tri id_7,
    input tri0 id_8,
    input tri id_9,
    output tri id_10,
    input supply0 id_11,
    output wor id_12,
    input tri0 id_13,
    output supply1 id_14,
    input supply0 id_15,
    input wire id_16,
    input wire id_17,
    input wor id_18,
    input tri1 id_19,
    input uwire id_20,
    input tri id_21,
    input tri id_22,
    input wor id_23,
    input tri0 id_24
);
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input wire id_2
    , id_21,
    output supply1 id_3,
    output supply1 id_4,
    output tri id_5,
    input uwire id_6,
    output wand id_7,
    input tri id_8,
    output uwire id_9,
    input uwire id_10,
    output tri1 id_11,
    input wor id_12,
    input tri0 id_13
    , id_22,
    input wand id_14,
    input uwire id_15,
    input uwire id_16,
    output tri0 id_17,
    input wire id_18,
    output tri1 id_19
);
  assign id_4 = id_13 ? id_15 && id_14 : id_6;
  module_0(
      id_9,
      id_10,
      id_2,
      id_8,
      id_9,
      id_0,
      id_4,
      id_12,
      id_18,
      id_13,
      id_9,
      id_8,
      id_9,
      id_0,
      id_4,
      id_15,
      id_10,
      id_10,
      id_16,
      id_18,
      id_8,
      id_16,
      id_13,
      id_18,
      id_16
  );
endmodule
