Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov  9 12:13:41 2020
| Host         : DESKTOP-RLIVKHG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topLevel_timing_summary_routed.rpt -pb topLevel_timing_summary_routed.pb -rpx topLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : topLevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.030        0.000                      0                  398        0.144        0.000                      0                  398        4.500        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.030        0.000                      0                  398        0.144        0.000                      0                  398        4.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 synth1/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/sum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 5.691ns (82.361%)  route 1.219ns (17.639%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.723     5.325    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    DSP48_X0Y28          DSP48E1                                      r  synth1/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.334 r  synth1/lpfilter/mult_out/P[16]
                         net (fo=1, routed)           1.210    10.544    synth1/lpfilter/mult_out_n_89
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124    10.668 r  synth1/lpfilter/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.668    synth1/lpfilter/sum0_carry_i_3_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.201 r  synth1/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.201    synth1/lpfilter/sum0_carry_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.318 r  synth1/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.318    synth1/lpfilter/sum0_carry__0_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.435 r  synth1/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.435    synth1/lpfilter/sum0_carry__1_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  synth1/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.552    synth1/lpfilter/sum0_carry__2_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  synth1/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.678    synth1/lpfilter/sum0_carry__3_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.795 r  synth1/lpfilter/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.795    synth1/lpfilter/sum0_carry__4_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.912 r  synth1/lpfilter/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.912    synth1/lpfilter/sum0_carry__5_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.235 r  synth1/lpfilter/sum0_carry__6/O[1]
                         net (fo=1, routed)           0.000    12.235    synth1/lpfilter/in3[29]
    SLICE_X14Y77         FDRE                                         r  synth1/lpfilter/sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.510    14.933    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    SLICE_X14Y77         FDRE                                         r  synth1/lpfilter/sum_reg[29]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X14Y77         FDRE (Setup_fdre_C_D)        0.109    15.265    synth1/lpfilter/sum_reg[29]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -12.235    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 synth1/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/sum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 5.683ns (82.340%)  route 1.219ns (17.660%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.723     5.325    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    DSP48_X0Y28          DSP48E1                                      r  synth1/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.334 r  synth1/lpfilter/mult_out/P[16]
                         net (fo=1, routed)           1.210    10.544    synth1/lpfilter/mult_out_n_89
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124    10.668 r  synth1/lpfilter/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.668    synth1/lpfilter/sum0_carry_i_3_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.201 r  synth1/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.201    synth1/lpfilter/sum0_carry_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.318 r  synth1/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.318    synth1/lpfilter/sum0_carry__0_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.435 r  synth1/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.435    synth1/lpfilter/sum0_carry__1_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  synth1/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.552    synth1/lpfilter/sum0_carry__2_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  synth1/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.678    synth1/lpfilter/sum0_carry__3_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.795 r  synth1/lpfilter/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.795    synth1/lpfilter/sum0_carry__4_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.912 r  synth1/lpfilter/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.912    synth1/lpfilter/sum0_carry__5_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.227 r  synth1/lpfilter/sum0_carry__6/O[3]
                         net (fo=1, routed)           0.000    12.227    synth1/lpfilter/in3[31]
    SLICE_X14Y77         FDRE                                         r  synth1/lpfilter/sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.510    14.933    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    SLICE_X14Y77         FDRE                                         r  synth1/lpfilter/sum_reg[31]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X14Y77         FDRE (Setup_fdre_C_D)        0.109    15.265    synth1/lpfilter/sum_reg[31]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -12.227    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 synth1/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/sum_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 5.607ns (82.144%)  route 1.219ns (17.856%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.723     5.325    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    DSP48_X0Y28          DSP48E1                                      r  synth1/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.334 r  synth1/lpfilter/mult_out/P[16]
                         net (fo=1, routed)           1.210    10.544    synth1/lpfilter/mult_out_n_89
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124    10.668 r  synth1/lpfilter/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.668    synth1/lpfilter/sum0_carry_i_3_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.201 r  synth1/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.201    synth1/lpfilter/sum0_carry_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.318 r  synth1/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.318    synth1/lpfilter/sum0_carry__0_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.435 r  synth1/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.435    synth1/lpfilter/sum0_carry__1_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  synth1/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.552    synth1/lpfilter/sum0_carry__2_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  synth1/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.678    synth1/lpfilter/sum0_carry__3_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.795 r  synth1/lpfilter/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.795    synth1/lpfilter/sum0_carry__4_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.912 r  synth1/lpfilter/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.912    synth1/lpfilter/sum0_carry__5_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.151 r  synth1/lpfilter/sum0_carry__6/O[2]
                         net (fo=1, routed)           0.000    12.151    synth1/lpfilter/in3[30]
    SLICE_X14Y77         FDRE                                         r  synth1/lpfilter/sum_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.510    14.933    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    SLICE_X14Y77         FDRE                                         r  synth1/lpfilter/sum_reg[30]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X14Y77         FDRE (Setup_fdre_C_D)        0.109    15.265    synth1/lpfilter/sum_reg[30]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -12.151    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 synth1/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/sum_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 5.587ns (82.091%)  route 1.219ns (17.909%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.723     5.325    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    DSP48_X0Y28          DSP48E1                                      r  synth1/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.334 r  synth1/lpfilter/mult_out/P[16]
                         net (fo=1, routed)           1.210    10.544    synth1/lpfilter/mult_out_n_89
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124    10.668 r  synth1/lpfilter/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.668    synth1/lpfilter/sum0_carry_i_3_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.201 r  synth1/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.201    synth1/lpfilter/sum0_carry_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.318 r  synth1/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.318    synth1/lpfilter/sum0_carry__0_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.435 r  synth1/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.435    synth1/lpfilter/sum0_carry__1_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  synth1/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.552    synth1/lpfilter/sum0_carry__2_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  synth1/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.678    synth1/lpfilter/sum0_carry__3_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.795 r  synth1/lpfilter/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.795    synth1/lpfilter/sum0_carry__4_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.912 r  synth1/lpfilter/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.912    synth1/lpfilter/sum0_carry__5_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.131 r  synth1/lpfilter/sum0_carry__6/O[0]
                         net (fo=1, routed)           0.000    12.131    synth1/lpfilter/in3[28]
    SLICE_X14Y77         FDRE                                         r  synth1/lpfilter/sum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.510    14.933    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    SLICE_X14Y77         FDRE                                         r  synth1/lpfilter/sum_reg[28]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X14Y77         FDRE (Setup_fdre_C_D)        0.109    15.265    synth1/lpfilter/sum_reg[28]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -12.131    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 synth1/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/sum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 5.574ns (82.057%)  route 1.219ns (17.943%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.723     5.325    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    DSP48_X0Y28          DSP48E1                                      r  synth1/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.334 r  synth1/lpfilter/mult_out/P[16]
                         net (fo=1, routed)           1.210    10.544    synth1/lpfilter/mult_out_n_89
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124    10.668 r  synth1/lpfilter/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.668    synth1/lpfilter/sum0_carry_i_3_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.201 r  synth1/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.201    synth1/lpfilter/sum0_carry_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.318 r  synth1/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.318    synth1/lpfilter/sum0_carry__0_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.435 r  synth1/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.435    synth1/lpfilter/sum0_carry__1_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  synth1/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.552    synth1/lpfilter/sum0_carry__2_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  synth1/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.678    synth1/lpfilter/sum0_carry__3_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.795 r  synth1/lpfilter/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.795    synth1/lpfilter/sum0_carry__4_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.118 r  synth1/lpfilter/sum0_carry__5/O[1]
                         net (fo=1, routed)           0.000    12.118    synth1/lpfilter/in3[25]
    SLICE_X14Y76         FDRE                                         r  synth1/lpfilter/sum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509    14.932    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    SLICE_X14Y76         FDRE                                         r  synth1/lpfilter/sum_reg[25]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X14Y76         FDRE (Setup_fdre_C_D)        0.109    15.264    synth1/lpfilter/sum_reg[25]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -12.118    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 synth1/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/sum_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 5.566ns (82.036%)  route 1.219ns (17.964%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.723     5.325    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    DSP48_X0Y28          DSP48E1                                      r  synth1/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.334 r  synth1/lpfilter/mult_out/P[16]
                         net (fo=1, routed)           1.210    10.544    synth1/lpfilter/mult_out_n_89
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124    10.668 r  synth1/lpfilter/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.668    synth1/lpfilter/sum0_carry_i_3_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.201 r  synth1/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.201    synth1/lpfilter/sum0_carry_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.318 r  synth1/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.318    synth1/lpfilter/sum0_carry__0_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.435 r  synth1/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.435    synth1/lpfilter/sum0_carry__1_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  synth1/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.552    synth1/lpfilter/sum0_carry__2_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  synth1/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.678    synth1/lpfilter/sum0_carry__3_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.795 r  synth1/lpfilter/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.795    synth1/lpfilter/sum0_carry__4_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.110 r  synth1/lpfilter/sum0_carry__5/O[3]
                         net (fo=1, routed)           0.000    12.110    synth1/lpfilter/in3[27]
    SLICE_X14Y76         FDRE                                         r  synth1/lpfilter/sum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509    14.932    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    SLICE_X14Y76         FDRE                                         r  synth1/lpfilter/sum_reg[27]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X14Y76         FDRE (Setup_fdre_C_D)        0.109    15.264    synth1/lpfilter/sum_reg[27]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.230ns  (required time - arrival time)
  Source:                 synth1/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/sum_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 5.490ns (81.832%)  route 1.219ns (18.168%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.723     5.325    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    DSP48_X0Y28          DSP48E1                                      r  synth1/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.334 r  synth1/lpfilter/mult_out/P[16]
                         net (fo=1, routed)           1.210    10.544    synth1/lpfilter/mult_out_n_89
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124    10.668 r  synth1/lpfilter/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.668    synth1/lpfilter/sum0_carry_i_3_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.201 r  synth1/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.201    synth1/lpfilter/sum0_carry_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.318 r  synth1/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.318    synth1/lpfilter/sum0_carry__0_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.435 r  synth1/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.435    synth1/lpfilter/sum0_carry__1_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  synth1/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.552    synth1/lpfilter/sum0_carry__2_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  synth1/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.678    synth1/lpfilter/sum0_carry__3_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.795 r  synth1/lpfilter/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.795    synth1/lpfilter/sum0_carry__4_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.034 r  synth1/lpfilter/sum0_carry__5/O[2]
                         net (fo=1, routed)           0.000    12.034    synth1/lpfilter/in3[26]
    SLICE_X14Y76         FDRE                                         r  synth1/lpfilter/sum_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509    14.932    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    SLICE_X14Y76         FDRE                                         r  synth1/lpfilter/sum_reg[26]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X14Y76         FDRE (Setup_fdre_C_D)        0.109    15.264    synth1/lpfilter/sum_reg[26]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -12.034    
  -------------------------------------------------------------------
                         slack                                  3.230    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 synth1/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/sum_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 5.470ns (81.778%)  route 1.219ns (18.222%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.723     5.325    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    DSP48_X0Y28          DSP48E1                                      r  synth1/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.334 r  synth1/lpfilter/mult_out/P[16]
                         net (fo=1, routed)           1.210    10.544    synth1/lpfilter/mult_out_n_89
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124    10.668 r  synth1/lpfilter/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.668    synth1/lpfilter/sum0_carry_i_3_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.201 r  synth1/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.201    synth1/lpfilter/sum0_carry_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.318 r  synth1/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.318    synth1/lpfilter/sum0_carry__0_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.435 r  synth1/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.435    synth1/lpfilter/sum0_carry__1_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  synth1/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.552    synth1/lpfilter/sum0_carry__2_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  synth1/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.678    synth1/lpfilter/sum0_carry__3_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.795 r  synth1/lpfilter/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.795    synth1/lpfilter/sum0_carry__4_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.014 r  synth1/lpfilter/sum0_carry__5/O[0]
                         net (fo=1, routed)           0.000    12.014    synth1/lpfilter/in3[24]
    SLICE_X14Y76         FDRE                                         r  synth1/lpfilter/sum_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509    14.932    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    SLICE_X14Y76         FDRE                                         r  synth1/lpfilter/sum_reg[24]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X14Y76         FDRE (Setup_fdre_C_D)        0.109    15.264    synth1/lpfilter/sum_reg[24]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 synth1/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/sum_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.676ns  (logic 5.457ns (81.742%)  route 1.219ns (18.258%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.723     5.325    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    DSP48_X0Y28          DSP48E1                                      r  synth1/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.334 r  synth1/lpfilter/mult_out/P[16]
                         net (fo=1, routed)           1.210    10.544    synth1/lpfilter/mult_out_n_89
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124    10.668 r  synth1/lpfilter/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.668    synth1/lpfilter/sum0_carry_i_3_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.201 r  synth1/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.201    synth1/lpfilter/sum0_carry_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.318 r  synth1/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.318    synth1/lpfilter/sum0_carry__0_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.435 r  synth1/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.435    synth1/lpfilter/sum0_carry__1_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  synth1/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.552    synth1/lpfilter/sum0_carry__2_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  synth1/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.678    synth1/lpfilter/sum0_carry__3_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.001 r  synth1/lpfilter/sum0_carry__4/O[1]
                         net (fo=1, routed)           0.000    12.001    synth1/lpfilter/in3[21]
    SLICE_X14Y75         FDRE                                         r  synth1/lpfilter/sum_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.507    14.930    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  synth1/lpfilter/sum_reg[21]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X14Y75         FDRE (Setup_fdre_C_D)        0.109    15.262    synth1/lpfilter/sum_reg[21]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 synth1/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/sum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 5.449ns (81.721%)  route 1.219ns (18.279%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.723     5.325    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    DSP48_X0Y28          DSP48E1                                      r  synth1/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.334 r  synth1/lpfilter/mult_out/P[16]
                         net (fo=1, routed)           1.210    10.544    synth1/lpfilter/mult_out_n_89
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124    10.668 r  synth1/lpfilter/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.668    synth1/lpfilter/sum0_carry_i_3_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.201 r  synth1/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.201    synth1/lpfilter/sum0_carry_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.318 r  synth1/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.318    synth1/lpfilter/sum0_carry__0_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.435 r  synth1/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.435    synth1/lpfilter/sum0_carry__1_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  synth1/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.552    synth1/lpfilter/sum0_carry__2_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  synth1/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.678    synth1/lpfilter/sum0_carry__3_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.993 r  synth1/lpfilter/sum0_carry__4/O[3]
                         net (fo=1, routed)           0.000    11.993    synth1/lpfilter/in3[23]
    SLICE_X14Y75         FDRE                                         r  synth1/lpfilter/sum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.507    14.930    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  synth1/lpfilter/sum_reg[23]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X14Y75         FDRE (Setup_fdre_C_D)        0.109    15.262    synth1/lpfilter/sum_reg[23]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                  3.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 synth1/osc1/phase_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/osc1/triangle_wave_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.566     1.485    synth1/osc1/clk_100mhz_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  synth1/osc1/phase_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  synth1/osc1/phase_reg[25]/Q
                         net (fo=2, routed)           0.099     1.726    synth1/osc1/phase_reg_n_0_[25]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.048     1.774 r  synth1/osc1/triangle_wave[2]_i_1/O
                         net (fo=1, routed)           0.000     1.774    synth1/osc1/triangle_wave[2]_i_1_n_0
    SLICE_X8Y70          FDRE                                         r  synth1/osc1/triangle_wave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.835     2.000    synth1/osc1/clk_100mhz_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  synth1/osc1/triangle_wave_reg[2]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.131     1.629    synth1/osc1/triangle_wave_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 synth1/osc1/triangle_wave_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/osc1/wave_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.565     1.484    synth1/osc1/clk_100mhz_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  synth1/osc1/triangle_wave_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.648 f  synth1/osc1/triangle_wave_reg[7]/Q
                         net (fo=1, routed)           0.052     1.700    synth1/osc1/triangle_wave[7]
    SLICE_X9Y72          LUT6 (Prop_lut6_I5_O)        0.045     1.745 r  synth1/osc1/wave_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.745    synth1/osc1/wave_out[7]_i_1_n_0
    SLICE_X9Y72          FDRE                                         r  synth1/osc1/wave_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.833     1.998    synth1/osc1/clk_100mhz_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  synth1/osc1/wave_out_reg[7]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.092     1.589    synth1/osc1/wave_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 synth1/osc2/phase_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/osc2/triangle_wave_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.499%)  route 0.127ns (40.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.565     1.484    synth1/osc2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  synth1/osc2/phase_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  synth1/osc2/phase_reg[30]/Q
                         net (fo=2, routed)           0.127     1.752    synth1/osc2/phase_reg_n_0_[30]
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.045     1.797 r  synth1/osc2/triangle_wave[7]_i_2__0/O
                         net (fo=1, routed)           0.000     1.797    synth1/osc2/triangle_wave[7]_i_2__0_n_0
    SLICE_X10Y74         FDRE                                         r  synth1/osc2/triangle_wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.830     1.995    synth1/osc2/clk_100mhz_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  synth1/osc2/triangle_wave_reg[7]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.121     1.615    synth1/osc2/triangle_wave_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 synth1/osc1/triangle_wave_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/osc1/wave_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.565     1.484    synth1/osc1/clk_100mhz_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  synth1/osc1/triangle_wave_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  synth1/osc1/triangle_wave_reg[5]/Q
                         net (fo=1, routed)           0.083     1.731    synth1/osc1/triangle_wave[5]
    SLICE_X9Y72          LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  synth1/osc1/wave_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.776    synth1/osc1/wave_out[5]_i_1_n_0
    SLICE_X9Y72          FDRE                                         r  synth1/osc1/wave_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.833     1.998    synth1/osc1/clk_100mhz_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  synth1/osc1/wave_out_reg[5]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.092     1.589    synth1/osc1/wave_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 synth1/lpfilter/sum_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/previous_output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.565     1.484    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    SLICE_X14Y72         FDRE                                         r  synth1/lpfilter/sum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  synth1/lpfilter/sum_reg[8]/Q
                         net (fo=3, routed)           0.127     1.776    synth1/lpfilter/sum_reg_n_0_[8]
    SLICE_X15Y72         FDRE                                         r  synth1/lpfilter/previous_output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.833     1.998    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    SLICE_X15Y72         FDRE                                         r  synth1/lpfilter/previous_output_reg[8]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X15Y72         FDRE (Hold_fdre_C_D)         0.070     1.567    synth1/lpfilter/previous_output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 nolabel_line36/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.570     1.489    nolabel_line36/clk_100mhz_IBUF_BUFG
    SLICE_X14Y66         FDRE                                         r  nolabel_line36/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  nolabel_line36/count_reg[0]/Q
                         net (fo=9, routed)           0.116     1.770    nolabel_line36/Q[0]
    SLICE_X15Y66         LUT5 (Prop_lut5_I1_O)        0.048     1.818 r  nolabel_line36/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.818    nolabel_line36/p_0_in__0[4]
    SLICE_X15Y66         FDRE                                         r  nolabel_line36/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.839     2.004    nolabel_line36/clk_100mhz_IBUF_BUFG
    SLICE_X15Y66         FDRE                                         r  nolabel_line36/count_reg[4]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X15Y66         FDRE (Hold_fdre_C_D)         0.107     1.609    nolabel_line36/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 synth1/lpfilter/sum_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/previous_output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.404%)  route 0.132ns (44.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.565     1.484    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    SLICE_X14Y72         FDRE                                         r  synth1/lpfilter/sum_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  synth1/lpfilter/sum_reg[9]/Q
                         net (fo=3, routed)           0.132     1.780    synth1/lpfilter/sum_reg_n_0_[9]
    SLICE_X15Y72         FDRE                                         r  synth1/lpfilter/previous_output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.833     1.998    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    SLICE_X15Y72         FDRE                                         r  synth1/lpfilter/previous_output_reg[9]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X15Y72         FDRE (Hold_fdre_C_D)         0.072     1.569    synth1/lpfilter/previous_output_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 synth1/lpfilter/sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/previous_output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.812%)  route 0.135ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.566     1.485    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    SLICE_X14Y70         FDRE                                         r  synth1/lpfilter/sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  synth1/lpfilter/sum_reg[3]/Q
                         net (fo=4, routed)           0.135     1.785    synth1/lpfilter/sum_reg_n_0_[3]
    SLICE_X13Y70         FDRE                                         r  synth1/lpfilter/previous_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.835     2.000    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  synth1/lpfilter/previous_output_reg[3]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X13Y70         FDRE (Hold_fdre_C_D)         0.072     1.571    synth1/lpfilter/previous_output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 synth1/osc2/phase_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/osc2/triangle_wave_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.827%)  route 0.160ns (46.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.565     1.484    synth1/osc2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  synth1/osc2/phase_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  synth1/osc2/phase_reg[28]/Q
                         net (fo=2, routed)           0.160     1.785    synth1/osc2/phase_reg_n_0_[28]
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.045     1.830 r  synth1/osc2/triangle_wave[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    synth1/osc2/triangle_wave[5]_i_1__0_n_0
    SLICE_X10Y74         FDRE                                         r  synth1/osc2/triangle_wave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.830     1.995    synth1/osc2/clk_100mhz_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  synth1/osc2/triangle_wave_reg[5]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.120     1.614    synth1/osc2/triangle_wave_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 synth1/lpfilter/sum_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/previous_output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.848%)  route 0.135ns (45.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.565     1.484    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    SLICE_X14Y72         FDRE                                         r  synth1/lpfilter/sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  synth1/lpfilter/sum_reg[10]/Q
                         net (fo=3, routed)           0.135     1.783    synth1/lpfilter/sum_reg_n_0_[10]
    SLICE_X15Y72         FDRE                                         r  synth1/lpfilter/previous_output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.833     1.998    synth1/lpfilter/clk_100mhz_IBUF_BUFG
    SLICE_X15Y72         FDRE                                         r  synth1/lpfilter/previous_output_reg[10]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X15Y72         FDRE (Hold_fdre_C_D)         0.070     1.567    synth1/lpfilter/previous_output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y29    wave_out_reg[7]_i_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y29    wave_out_reg[7]_i_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30    synth1/lpfilter/fc/a1_out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28    synth1/lpfilter/fc/b0_out_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y66    nolabel_line36/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y66    nolabel_line36/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y69     synth1/osc1/phase_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y70     synth1/osc1/phase_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y69     synth1/osc1/phase_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y74    synth1/osc2/triangle_wave_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y74    synth1/osc2/triangle_wave_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y72    synth1/lpfilter/previous_output_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y72    synth1/lpfilter/previous_output_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y72    synth1/lpfilter/previous_output_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y72    synth1/lpfilter/previous_output_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y72    synth1/lpfilter/previous_output_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y72     synth1/osc1/square_wave_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y72     synth1/osc1/triangle_wave_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y72     synth1/osc1/triangle_wave_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y67    nolabel_line36/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y67    nolabel_line36/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y67    nolabel_line36/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y66    nolabel_line36/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y66    nolabel_line36/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y66    nolabel_line36/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y66    nolabel_line36/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y69     synth1/osc1/phase_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y69     synth1/osc1/phase_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y70     synth1/osc1/phase_reg[25]/C



