   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"drv_system.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.thumb
  20              		.thumb_func
  22              	NVIC_SetPriority:
  23              	.LFB20:
  24              		.file 1 "/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h"
   1:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**************************************************************************//**
   2:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @file     core_cm3.h
   3:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @version  V1.30
   5:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @date     30. October 2009
   6:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
   7:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @note
   8:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  10:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  11:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  15:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  16:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  22:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
  23:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  24:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CORE_H__
  26:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  27:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  29:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 10: \n
  31:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Error 10: Expecting ';'
  33:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  34:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 530: \n
  35:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     return(__regBasePri); \n
  36:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * . 
  38:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 550: \n
  39:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  42:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 754: \n
  43:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  46:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 750: \n
  47:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  50:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 528: \n
  51:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  54:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 751: \n
  55:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     } InterruptType_Type; \n
  56:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  58:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  60:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  61:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  62:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -save */
  63:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e10  */
  64:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e530 */
  65:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e550 */
  66:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e754 */
  67:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e750 */
  68:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e528 */
  69:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e751 */
  70:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  71:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  72:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     - CMSIS version number
  75:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core peripheral base address
  77:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
  78:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  79:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  80:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
  81:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  extern "C" {
  82:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif 
  83:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  84:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  88:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  90:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  92:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__ICCARM__)
  93:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
  95:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  96:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  97:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 100:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 101:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 102:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 103:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 104:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 105:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * IO definitions
 106:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 107:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * define access restrictions to peripheral registers
 108:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 109:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 110:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
 111:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 113:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 115:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 118:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 119:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 120:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 121:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                 Register Abstraction
 122:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 123:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  @{
 125:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** */
 126:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 127:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 128:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 131:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 132:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 133:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 134:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }  NVIC_Type;                                               
 148:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 150:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 151:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 154:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 155:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 156:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 157:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } SCB_Type;                                                
 177:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 178:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 182:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 185:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 188:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 191:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 195:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 198:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 201:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 204:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 207:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 210:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 213:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 216:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 219:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 222:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 226:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 229:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 233:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 236:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 239:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 242:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 245:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 248:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 251:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Control Register Definitions */
 252:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 255:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 258:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 261:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 265:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 268:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 271:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 274:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 277:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 280:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 284:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 287:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 290:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 293:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 296:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 299:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 302:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 305:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 308:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 311:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****                                      
 314:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 317:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 320:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 323:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 327:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 330:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 333:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 337:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 340:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 343:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 347:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 350:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 353:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 356:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 360:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 361:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for SysTick
 363:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 364:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 365:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 366:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 367:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } SysTick_Type;
 372:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 373:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 377:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 380:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 383:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 386:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 390:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Current Register Definitions */
 391:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 394:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 398:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 401:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 405:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 406:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 409:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 410:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 411:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 412:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  union  
 413:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   {
 414:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } ITM_Type;                                                
 445:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 446:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 450:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 454:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 457:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 460:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 463:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 466:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 469:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 472:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 475:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 479:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 483:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 487:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 491:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 494:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 498:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 499:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 502:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 503:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 504:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 505:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0;
 506:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 510:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1;
 511:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 512:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } InterruptType_Type;
 513:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 514:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 518:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 522:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 525:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 529:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 530:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 534:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 535:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 536:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 537:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } MPU_Type;                                                
 549:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 550:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Type Register */
 551:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 554:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 557:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 560:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Control Register */
 561:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 564:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 567:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 570:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Number Register */
 571:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 574:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Base Address Register */
 575:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 578:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 581:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 584:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 588:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 591:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 594:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 597:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 600:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 603:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 606:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 609:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 612:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 614:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 615:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 616:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 619:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 620:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 621:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 622:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } CoreDebug_Type;
 627:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 628:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 632:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 635:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 638:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 641:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 644:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 647:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 650:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 653:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 656:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 659:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 662:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 665:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Core Register Selector Register */
 666:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 669:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 672:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 676:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 679:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 682:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 685:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 688:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 691:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 694:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 697:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 700:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 703:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 706:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 709:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 713:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 714:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 722:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 729:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 733:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 734:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 736:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 737:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 738:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                Hardware Abstraction Layer
 739:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 740:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 741:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   )
 742:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 745:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 749:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 753:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 757:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 758:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 759:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 760:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 762:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ARM armcc specific functions */
 764:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 765:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 768:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                             __nop
 769:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFI                             __wfi
 770:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFE                             __wfe
 771:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __SEV                             __sev
 772:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __ISB()                           __isb(0)
 773:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __REV                             __rev
 776:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __RBIT                            __rbit
 777:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 784:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 785:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 790:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 791:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 792:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 794:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
 795:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 796:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
 797:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 798:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 800:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 801:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 803:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 805:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 808:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 810:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 811:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 813:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
 814:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 815:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
 817:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 818:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 820:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 821:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 823:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 825:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 828:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 830:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 831:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 833:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 834:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 835:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 836:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 838:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 840:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 841:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 843:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 844:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 845:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 846:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 848:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 850:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 851:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 853:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 854:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 856:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 858:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __CLREX(void);
 859:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 860:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 861:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 862:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 863:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 864:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 865:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 866:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 867:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 869:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 870:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 871:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 872:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 873:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 874:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 875:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 876:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 878:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 879:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 881:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 882:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 883:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 885:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 887:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 888:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 890:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   priMask  PriMask
 891:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 892:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 894:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 896:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 897:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 899:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 900:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 901:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 902:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 903:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 905:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 906:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 908:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask faultMask value
 909:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 910:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
 911:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 912:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 914:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 915:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
 916:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
 917:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
 918:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 919:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
 920:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 921:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 923:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 924:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
 925:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 926:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
 927:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 928:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
 929:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 930:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 932:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 934:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 935:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 937:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 939:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CLREX                           __clrex
 940:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 941:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 942:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 943:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 944:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 945:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 946:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 947:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 948:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 950:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regBasePri);
 952:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 953:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 954:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 955:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 956:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 957:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 958:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 959:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 960:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 961:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 963:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 966:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 967:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 968:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 970:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 971:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 972:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 974:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 976:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regPriMask);
 978:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 979:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 980:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 981:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 983:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
 984:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 985:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 987:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 989:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regPriMask = (priMask);
 991:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 992:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 993:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 994:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 996:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 997:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 998:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 999:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1000:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1002:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regFaultMask);
1004:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1005:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1006:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1007:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1009:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1010:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1011:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1012:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1013:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1015:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1018:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1019:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1020:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1021:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1022:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
1023:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1024:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
1025:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1026:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1028:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regControl);
1030:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1031:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1032:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1033:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1034:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1035:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1036:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1037:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1038:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1039:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1041:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regControl = control;
1043:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1044:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1045:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1047:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1048:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1049:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* IAR iccarm specific functions */
1051:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1052:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1055:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1058:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1064:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1076:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1077:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1078:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1080:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1081:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1082:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1083:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1084:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1086:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1087:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1089:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1091:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1094:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1096:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1097:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1099:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1100:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1101:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1103:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1104:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1106:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1107:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1109:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1111:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1114:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1116:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1117:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1119:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1120:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1121:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1122:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1124:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1126:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1127:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1128:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1129:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1130:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1131:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1132:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1133:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1134:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1136:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1137:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1139:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1140:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1141:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1142:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1144:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1146:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1147:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1149:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1150:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1151:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1152:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1154:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1156:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1157:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1159:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1160:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1161:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1162:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1164:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1166:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1167:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1169:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1170:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1171:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1172:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1173:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1175:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1177:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1178:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1180:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1181:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1182:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1183:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1184:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1186:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1188:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1189:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1191:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1192:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1193:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1194:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1195:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1197:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1199:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1200:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1201:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* GNU gcc specific functions */
1203:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1204:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1207:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1210:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
1212:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
1213:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
1214:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
1215:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
1216:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
1217:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __CLREX()                    { __ASM volatile ("clrex"); }
1218:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1219:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1220:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1221:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1222:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1223:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1224:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1225:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1226:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1227:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1228:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1229:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1230:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1231:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1232:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1233:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1234:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1235:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1236:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1237:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1238:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1239:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1240:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1241:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1242:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1243:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1244:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1245:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1246:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1247:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1248:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1249:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1250:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1251:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1252:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1253:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1254:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1255:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1256:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1257:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1258:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1259:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1260:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
1261:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1262:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
1263:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1264:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
1265:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1266:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
1267:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1268:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1269:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
1270:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1271:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
1272:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1273:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
1274:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1275:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
1276:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1277:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1278:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
1279:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1280:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
1281:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1282:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
1283:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1284:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t  __get_PRIMASK(void);
1285:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1286:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1287:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
1288:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1289:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
1290:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1291:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
1292:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1293:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
1294:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1295:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1296:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
1297:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1298:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
1299:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1300:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
1301:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1302:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
1303:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1304:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1305:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1306:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1307:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1308:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1309:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1310:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1311:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
1312:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1313:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1314:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1315:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** * 
1316:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** *  @return Control value
1317:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1318:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
1319:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1320:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
1321:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1322:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1323:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1324:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1325:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1326:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1327:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1328:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1329:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
1330:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1331:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1332:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in integer value
1333:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1334:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1335:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1336:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1337:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in integer value
1338:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1339:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV(uint32_t value);
1340:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1341:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1342:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1343:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1344:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1345:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1346:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1347:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1348:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1349:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1350:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1351:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1352:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
1353:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1354:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1355:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1356:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1357:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
1358:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1359:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
1360:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1361:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1362:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1363:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1364:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1365:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1366:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1367:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1368:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1369:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1370:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1371:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1372:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1373:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1374:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1375:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1376:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1377:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit value
1378:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1379:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1380:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1381:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1382:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1383:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1384:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1385:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1386:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1387:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1388:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1389:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1390:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1391:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1392:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1393:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1394:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1395:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1396:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1397:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1398:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1399:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1400:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1401:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1402:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1403:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1404:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1405:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1406:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1407:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1408:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1409:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1410:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1411:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1412:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1413:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1414:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1415:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1416:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1417:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1418:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1419:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1420:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1421:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1422:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1423:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1424:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1425:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1426:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1427:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1428:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1429:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1430:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1431:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1432:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1433:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1434:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1435:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__TASKING__)) /*------------------ TASKING Compiler ---------------------*/
1436:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* TASKING carm specific functions */
1437:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1438:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*
1439:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The CMSIS functions have been implemented as intrinsics in the compiler.
1440:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Please use "carm -?i" to get an up to date list of all instrinsics,
1441:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Including the CMSIS ones.
1442:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1443:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1444:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
1445:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1446:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1447:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_Core_FunctionInterface CMSIS CM3 Core Function Interface
1448:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   Core  Function Interface containing:
1449:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core NVIC Functions
1450:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core SysTick Functions
1451:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core Reset Functions
1452:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** */
1453:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@{*/
1454:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1455:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1456:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1457:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1458:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Grouping in NVIC Interrupt Controller
1459:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1460:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PriorityGroup is priority grouping field
1461:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1462:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority grouping field using the required unlock sequence.
1463:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The parameter priority_grouping is assigned to the field 
1464:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used.
1465:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * In case of a conflict between priority grouping and available
1466:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1467:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1468:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1469:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1470:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t reg_value;
1471:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);                         /* only values 0..7 a
1472:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   
1473:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1474:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1475:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value  =  (reg_value                       |
1476:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****                 (0x5FA << SCB_AIRCR_VECTKEY_Pos) | 
1477:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1478:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   SCB->AIRCR =  reg_value;
1479:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1480:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1481:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1482:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Get the Priority Grouping from NVIC Interrupt Controller
1483:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1484:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return priority grouping field 
1485:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1486:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Get the priority grouping from NVIC Interrupt Controller.
1487:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1488:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1489:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1490:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1491:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1492:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1493:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1494:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1495:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Enable Interrupt in NVIC Interrupt Controller
1496:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1497:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to enable
1498:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1499:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Enable a device specific interupt in the NVIC interrupt controller.
1500:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1501:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1502:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1503:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1504:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
1505:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1506:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1507:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1508:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Disable the interrupt line for external interrupt specified
1509:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1510:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to disable
1511:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1512:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Disable a device specific interupt in the NVIC interrupt controller.
1513:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1514:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1515:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1516:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1517:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1518:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1519:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1520:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1521:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the interrupt pending bit for a device specific interrupt source
1522:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1523:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the device specifc interrupt
1524:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         1 = interrupt pending, 0 = interrupt not pending
1525:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1526:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the pending register in NVIC and return 1 if its status is pending, 
1527:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * otherwise it returns 0
1528:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1529:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1530:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1531:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1532:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1533:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1534:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1535:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the pending bit for an external interrupt
1536:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1537:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for set pending
1538:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1539:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the pending bit for the specified interrupt.
1540:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1541:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1542:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1543:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1544:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1545:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1546:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1547:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1548:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Clear the pending bit for an external interrupt
1549:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1550:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for clear pending
1551:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1552:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Clear the pending bit for the specified interrupt. 
1553:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1554:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1555:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1556:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1557:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1558:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1559:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1560:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1561:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the active bit for an external interrupt
1562:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1563:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for read active bit
1564:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         1 = interrupt active, 0 = interrupt not active
1565:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1566:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the active register in NVIC and returns 1 if its status is active, 
1567:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * otherwise it returns 0.
1568:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1569:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1570:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1571:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1572:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1573:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1574:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1575:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the priority for an interrupt
1576:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1577:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn      The number of the interrupt for set priority
1578:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priority  The priority to set
1579:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1580:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority for the specified interrupt. The interrupt 
1581:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * number can be positive to specify an external (device specific) 
1582:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * interrupt, or negative to specify an internal (core) interrupt.
1583:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1584:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note: The priority cannot be set for every core interrupt.
1585:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1586:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1587:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
  25              		.loc 1 1587 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 8
  28              		@ frame_needed = 1, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30 0000 80B4     		push	{r7}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              	.LCFI1:
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              	.LCFI2:
  39              		.cfi_def_cfa_register 7
  40 0006 0346     		mov	r3, r0
  41 0008 3960     		str	r1, [r7, #0]
  42 000a FB71     		strb	r3, [r7, #7]
1588:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   if(IRQn < 0) {
  43              		.loc 1 1588 0
  44 000c 97F90730 		ldrsb	r3, [r7, #7]
  45 0010 002B     		cmp	r3, #0
  46 0012 0DDA     		bge	.L2
1589:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
  47              		.loc 1 1589 0
  48 0014 0E49     		ldr	r1, .L4
  49 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  50 0018 03F00F03 		and	r3, r3, #15
  51 001c A3F10403 		sub	r3, r3, #4
  52 0020 3A68     		ldr	r2, [r7, #0]
  53 0022 D2B2     		uxtb	r2, r2
  54 0024 4FEA0212 		lsl	r2, r2, #4
  55 0028 D2B2     		uxtb	r2, r2
  56 002a CB18     		adds	r3, r1, r3
  57 002c 1A76     		strb	r2, [r3, #24]
  58 002e 0AE0     		b	.L1
  59              	.L2:
1590:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
1591:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
  60              		.loc 1 1591 0
  61 0030 0849     		ldr	r1, .L4+4
  62 0032 97F90730 		ldrsb	r3, [r7, #7]
  63 0036 3A68     		ldr	r2, [r7, #0]
  64 0038 D2B2     		uxtb	r2, r2
  65 003a 4FEA0212 		lsl	r2, r2, #4
  66 003e D2B2     		uxtb	r2, r2
  67 0040 CB18     		adds	r3, r1, r3
  68 0042 83F80023 		strb	r2, [r3, #768]
  69              	.L1:
1592:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
  70              		.loc 1 1592 0
  71 0046 07F10C07 		add	r7, r7, #12
  72 004a BD46     		mov	sp, r7
  73 004c 80BC     		pop	{r7}
  74 004e 7047     		bx	lr
  75              	.L5:
  76              		.align	2
  77              	.L4:
  78 0050 00ED00E0 		.word	-536810240
  79 0054 00E100E0 		.word	-536813312
  80              		.cfi_endproc
  81              	.LFE20:
  83              		.align	2
  84              		.thumb
  85              		.thumb_func
  87              	SysTick_Config:
  88              	.LFB24:
1593:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1594:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1595:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the priority for an interrupt
1596:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1597:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn      The number of the interrupt for get priority
1598:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return           The priority for the interrupt
1599:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1600:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the priority for the specified interrupt. The interrupt 
1601:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * number can be positive to specify an external (device specific) 
1602:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * interrupt, or negative to specify an internal (core) interrupt.
1603:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1604:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The returned priority value is automatically aligned to the implemented
1605:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits of the microcontroller.
1606:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1607:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note: The priority cannot be set for every core interrupt.
1608:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1609:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1610:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1611:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1612:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   if(IRQn < 0) {
1613:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1614:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
1615:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1616:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1617:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1618:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1619:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1620:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Encode the priority for an interrupt
1621:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1622:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PriorityGroup    The used priority group
1623:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PreemptPriority  The preemptive priority value (starting from 0)
1624:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  SubPriority      The sub priority value (starting from 0)
1625:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return                  The encoded priority for the interrupt
1626:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1627:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Encode the priority for an interrupt with the given priority group,
1628:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * preemptive priority value and sub priority value.
1629:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * In case of a conflict between priority grouping and available
1630:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1631:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1632:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The returned priority value can be used for NVIC_SetPriority(...) function
1633:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1634:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1635:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1636:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1637:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PreemptPriorityBits;
1638:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t SubPriorityBits;
1639:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1640:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1641:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1642:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  
1643:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return (
1644:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1645:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1646:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****          );
1647:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1648:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1649:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1650:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1651:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Decode the priority of an interrupt
1652:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1653:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  Priority           The priority for the interrupt
1654:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PriorityGroup      The used priority group
1655:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  pPreemptPriority   The preemptive priority value (starting from 0)
1656:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  pSubPriority       The sub priority value (starting from 0)
1657:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1658:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Decode an interrupt priority value with the given priority group to 
1659:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * preemptive priority value and sub priority value.
1660:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * In case of a conflict between priority grouping and available
1661:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1662:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1663:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The priority value can be retrieved with NVIC_GetPriority(...) function
1664:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1665:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1666:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1667:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1668:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PreemptPriorityBits;
1669:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t SubPriorityBits;
1670:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1671:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1672:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1673:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   
1674:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1675:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1676:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1677:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1678:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1679:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1680:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ##################################    SysTick function  ########################################
1681:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1682:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if (!defined (__Vendor_SysTickConfig)) || (__Vendor_SysTickConfig == 0)
1683:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1684:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1685:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Initialize and start the SysTick counter and its interrupt.
1686:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1687:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   ticks   number of ticks between two interrupts
1688:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return  1 = failed, 0 = successful
1689:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1690:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Initialise the system tick timer and its interrupt and start the
1691:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * system tick timer / counter in free running mode to generate 
1692:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * periodical interrupts.
1693:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1694:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t SysTick_Config(uint32_t ticks)
1695:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** { 
  89              		.loc 1 1695 0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 8
  92              		@ frame_needed = 1, uses_anonymous_args = 0
  93 0058 80B5     		push	{r7, lr}
  94              	.LCFI3:
  95              		.cfi_def_cfa_offset 8
  96              		.cfi_offset 7, -8
  97              		.cfi_offset 14, -4
  98 005a 82B0     		sub	sp, sp, #8
  99              	.LCFI4:
 100              		.cfi_def_cfa_offset 16
 101 005c 00AF     		add	r7, sp, #0
 102              	.LCFI5:
 103              		.cfi_def_cfa_register 7
 104 005e 7860     		str	r0, [r7, #4]
1696:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 105              		.loc 1 1696 0
 106 0060 7A68     		ldr	r2, [r7, #4]
 107 0062 6FF07F43 		mvn	r3, #-16777216
 108 0066 9A42     		cmp	r2, r3
 109 0068 02D9     		bls	.L7
 110              		.loc 1 1696 0 is_stmt 0 discriminator 1
 111 006a 4FF00103 		mov	r3, #1
 112 006e 16E0     		b	.L8
 113              	.L7:
1697:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****                                                                
1698:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 114              		.loc 1 1698 0 is_stmt 1
 115 0070 0D4B     		ldr	r3, .L9
 116 0072 7A68     		ldr	r2, [r7, #4]
 117 0074 22F07F42 		bic	r2, r2, #-16777216
 118 0078 02F1FF32 		add	r2, r2, #-1
 119 007c 5A60     		str	r2, [r3, #4]
1699:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System
 120              		.loc 1 1699 0
 121 007e 4FF0FF30 		mov	r0, #-1
 122 0082 4FF00F01 		mov	r1, #15
 123 0086 FFF7BBFF 		bl	NVIC_SetPriority
1700:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 124              		.loc 1 1700 0
 125 008a 074B     		ldr	r3, .L9
 126 008c 4FF00002 		mov	r2, #0
 127 0090 9A60     		str	r2, [r3, #8]
1701:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk | 
 128              		.loc 1 1701 0
 129 0092 054B     		ldr	r3, .L9
 130 0094 4FF00702 		mov	r2, #7
 131 0098 1A60     		str	r2, [r3, #0]
1702:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   | 
1703:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1704:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return (0);                                                  /* Function successful */
 132              		.loc 1 1704 0
 133 009a 4FF00003 		mov	r3, #0
 134              	.L8:
1705:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 135              		.loc 1 1705 0
 136 009e 1846     		mov	r0, r3
 137 00a0 07F10807 		add	r7, r7, #8
 138 00a4 BD46     		mov	sp, r7
 139 00a6 80BD     		pop	{r7, pc}
 140              	.L10:
 141              		.align	2
 142              	.L9:
 143 00a8 10E000E0 		.word	-536813552
 144              		.cfi_endproc
 145              	.LFE24:
 147              		.bss
 148              		.align	2
 149              	usTicks:
 150 0000 00000000 		.space	4
 151              		.align	2
 152              	sysTickUptime:
 153 0004 00000000 		.space	4
 154              		.text
 155              		.align	2
 156              		.thumb
 157              		.thumb_func
 159              	cycleCounterInit:
 160              	.LFB29:
 161              		.file 2 "../src/drv_system.c"
   1:../src/drv_system.c **** #include "board.h"
   2:../src/drv_system.c **** 
   3:../src/drv_system.c **** typedef struct gpio_config_t
   4:../src/drv_system.c **** {
   5:../src/drv_system.c ****     GPIO_TypeDef *gpio;
   6:../src/drv_system.c ****     uint16_t pin;
   7:../src/drv_system.c ****     GPIOMode_TypeDef mode;
   8:../src/drv_system.c **** } gpio_config_t;
   9:../src/drv_system.c **** 
  10:../src/drv_system.c **** // cycles per microsecond
  11:../src/drv_system.c **** static volatile uint32_t usTicks = 0;
  12:../src/drv_system.c **** // current uptime for 1kHz systick timer. will rollover after 49 days. hopefully we won't care.
  13:../src/drv_system.c **** static volatile uint32_t sysTickUptime = 0;
  14:../src/drv_system.c **** 
  15:../src/drv_system.c **** static void cycleCounterInit(void)
  16:../src/drv_system.c **** {
 162              		.loc 2 16 0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 24
 165              		@ frame_needed = 1, uses_anonymous_args = 0
 166 00ac 80B5     		push	{r7, lr}
 167              	.LCFI6:
 168              		.cfi_def_cfa_offset 8
 169              		.cfi_offset 7, -8
 170              		.cfi_offset 14, -4
 171 00ae 86B0     		sub	sp, sp, #24
 172              	.LCFI7:
 173              		.cfi_def_cfa_offset 32
 174 00b0 00AF     		add	r7, sp, #0
 175              	.LCFI8:
 176              		.cfi_def_cfa_register 7
  17:../src/drv_system.c ****     RCC_ClocksTypeDef clocks;
  18:../src/drv_system.c ****     RCC_GetClocksFreq(&clocks);
 177              		.loc 2 18 0
 178 00b2 07F10403 		add	r3, r7, #4
 179 00b6 1846     		mov	r0, r3
 180 00b8 FFF7FEFF 		bl	RCC_GetClocksFreq
  19:../src/drv_system.c ****     usTicks = clocks.SYSCLK_Frequency / 1000000;
 181              		.loc 2 19 0
 182 00bc 7A68     		ldr	r2, [r7, #4]
 183 00be 054B     		ldr	r3, .L12
 184 00c0 A3FB0213 		umull	r1, r3, r3, r2
 185 00c4 4FEA9342 		lsr	r2, r3, #18
 186 00c8 034B     		ldr	r3, .L12+4
 187 00ca 1A60     		str	r2, [r3, #0]
  20:../src/drv_system.c **** }
 188              		.loc 2 20 0
 189 00cc 07F11807 		add	r7, r7, #24
 190 00d0 BD46     		mov	sp, r7
 191 00d2 80BD     		pop	{r7, pc}
 192              	.L13:
 193              		.align	2
 194              	.L12:
 195 00d4 83DE1B43 		.word	1125899907
 196 00d8 00000000 		.word	usTicks
 197              		.cfi_endproc
 198              	.LFE29:
 200              		.align	2
 201              		.global	SysTick_Handler
 202              		.thumb
 203              		.thumb_func
 205              	SysTick_Handler:
 206              	.LFB30:
  21:../src/drv_system.c **** 
  22:../src/drv_system.c **** // SysTick
  23:../src/drv_system.c **** void SysTick_Handler(void)
  24:../src/drv_system.c **** {
 207              		.loc 2 24 0
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 0
 210              		@ frame_needed = 1, uses_anonymous_args = 0
 211              		@ link register save eliminated.
 212 00dc 80B4     		push	{r7}
 213              	.LCFI9:
 214              		.cfi_def_cfa_offset 4
 215              		.cfi_offset 7, -4
 216 00de 00AF     		add	r7, sp, #0
 217              	.LCFI10:
 218              		.cfi_def_cfa_register 7
  25:../src/drv_system.c ****     sysTickUptime++;
 219              		.loc 2 25 0
 220 00e0 044B     		ldr	r3, .L15
 221 00e2 1B68     		ldr	r3, [r3, #0]
 222 00e4 03F10102 		add	r2, r3, #1
 223 00e8 024B     		ldr	r3, .L15
 224 00ea 1A60     		str	r2, [r3, #0]
  26:../src/drv_system.c **** }
 225              		.loc 2 26 0
 226 00ec BD46     		mov	sp, r7
 227 00ee 80BC     		pop	{r7}
 228 00f0 7047     		bx	lr
 229              	.L16:
 230 00f2 00BF     		.align	2
 231              	.L15:
 232 00f4 04000000 		.word	sysTickUptime
 233              		.cfi_endproc
 234              	.LFE30:
 236              		.align	2
 237              		.global	micros
 238              		.thumb
 239              		.thumb_func
 241              	micros:
 242              	.LFB31:
  27:../src/drv_system.c **** 
  28:../src/drv_system.c **** // Return system uptime in microseconds (rollover in 70minutes)
  29:../src/drv_system.c **** uint32_t micros(void)
  30:../src/drv_system.c **** {
 243              		.loc 2 30 0
 244              		.cfi_startproc
 245              		@ args = 0, pretend = 0, frame = 0
 246              		@ frame_needed = 1, uses_anonymous_args = 0
 247              		@ link register save eliminated.
 248 00f8 B0B4     		push	{r4, r5, r7}
 249              	.LCFI11:
 250              		.cfi_def_cfa_offset 12
 251              		.cfi_offset 4, -12
 252              		.cfi_offset 5, -8
 253              		.cfi_offset 7, -4
 254 00fa 00AF     		add	r7, sp, #0
 255              	.LCFI12:
 256              		.cfi_def_cfa_register 7
 257              	.L18:
  31:../src/drv_system.c ****     register uint32_t ms, cycle_cnt;
  32:../src/drv_system.c ****     do {
  33:../src/drv_system.c ****         ms = sysTickUptime;
 258              		.loc 2 33 0 discriminator 1
 259 00fc 0C4B     		ldr	r3, .L20
 260 00fe 1C68     		ldr	r4, [r3, #0]
  34:../src/drv_system.c ****         cycle_cnt = SysTick->VAL;
 261              		.loc 2 34 0 discriminator 1
 262 0100 0C4B     		ldr	r3, .L20+4
 263 0102 9D68     		ldr	r5, [r3, #8]
  35:../src/drv_system.c ****     } while (ms != sysTickUptime);
 264              		.loc 2 35 0 discriminator 1
 265 0104 0A4B     		ldr	r3, .L20
 266 0106 1B68     		ldr	r3, [r3, #0]
 267 0108 9C42     		cmp	r4, r3
 268 010a F7D1     		bne	.L18
  36:../src/drv_system.c ****     return (ms * 1000) + (72000 - cycle_cnt) / 72;
 269              		.loc 2 36 0
 270 010c 4FF47A73 		mov	r3, #1000
 271 0110 03FB04F2 		mul	r2, r3, r4
 272 0114 C5F58C33 		rsb	r3, r5, #71680
 273 0118 03F5A073 		add	r3, r3, #320
 274 011c 0649     		ldr	r1, .L20+8
 275 011e A1FB0303 		umull	r0, r3, r1, r3
 276 0122 4FEA1313 		lsr	r3, r3, #4
 277 0126 D318     		adds	r3, r2, r3
  37:../src/drv_system.c **** }
 278              		.loc 2 37 0
 279 0128 1846     		mov	r0, r3
 280 012a BD46     		mov	sp, r7
 281 012c B0BC     		pop	{r4, r5, r7}
 282 012e 7047     		bx	lr
 283              	.L21:
 284              		.align	2
 285              	.L20:
 286 0130 04000000 		.word	sysTickUptime
 287 0134 10E000E0 		.word	-536813552
 288 0138 398EE338 		.word	954437177
 289              		.cfi_endproc
 290              	.LFE31:
 292              		.align	2
 293              		.global	millis
 294              		.thumb
 295              		.thumb_func
 297              	millis:
 298              	.LFB32:
  38:../src/drv_system.c **** 
  39:../src/drv_system.c **** // Return system uptime in milliseconds (rollover in 49 days)
  40:../src/drv_system.c **** uint32_t millis(void)
  41:../src/drv_system.c **** {
 299              		.loc 2 41 0
 300              		.cfi_startproc
 301              		@ args = 0, pretend = 0, frame = 0
 302              		@ frame_needed = 1, uses_anonymous_args = 0
 303              		@ link register save eliminated.
 304 013c 80B4     		push	{r7}
 305              	.LCFI13:
 306              		.cfi_def_cfa_offset 4
 307              		.cfi_offset 7, -4
 308 013e 00AF     		add	r7, sp, #0
 309              	.LCFI14:
 310              		.cfi_def_cfa_register 7
  42:../src/drv_system.c ****     return sysTickUptime;
 311              		.loc 2 42 0
 312 0140 024B     		ldr	r3, .L24
 313 0142 1B68     		ldr	r3, [r3, #0]
  43:../src/drv_system.c **** }
 314              		.loc 2 43 0
 315 0144 1846     		mov	r0, r3
 316 0146 BD46     		mov	sp, r7
 317 0148 80BC     		pop	{r7}
 318 014a 7047     		bx	lr
 319              	.L25:
 320              		.align	2
 321              	.L24:
 322 014c 04000000 		.word	sysTickUptime
 323              		.cfi_endproc
 324              	.LFE32:
 326              		.section	.rodata
 327              		.align	2
 328              	.LC0:
 329 0000 000C0140 		.word	1073810432
 330 0004 0800     		.short	8
 331 0006 10       		.byte	16
 332 0007 00       		.space	1
 333 0008 000C0140 		.word	1073810432
 334 000c 1000     		.short	16
 335 000e 10       		.byte	16
 336 000f 00       		.space	1
 337 0010 00080140 		.word	1073809408
 338 0014 0010     		.short	4096
 339 0016 14       		.byte	20
 340 0017 00       		.space	1
 341              		.text
 342              		.align	2
 343              		.global	systemInit
 344              		.thumb
 345              		.thumb_func
 347              	systemInit:
 348              	.LFB33:
  44:../src/drv_system.c **** 
  45:../src/drv_system.c **** void systemInit(void)
  46:../src/drv_system.c **** {
 349              		.loc 2 46 0
 350              		.cfi_startproc
 351              		@ args = 0, pretend = 0, frame = 40
 352              		@ frame_needed = 1, uses_anonymous_args = 0
 353 0150 B0B5     		push	{r4, r5, r7, lr}
 354              	.LCFI15:
 355              		.cfi_def_cfa_offset 16
 356              		.cfi_offset 4, -16
 357              		.cfi_offset 5, -12
 358              		.cfi_offset 7, -8
 359              		.cfi_offset 14, -4
 360 0152 8AB0     		sub	sp, sp, #40
 361              	.LCFI16:
 362              		.cfi_def_cfa_offset 56
 363 0154 00AF     		add	r7, sp, #0
 364              	.LCFI17:
 365              		.cfi_def_cfa_register 7
  47:../src/drv_system.c ****     GPIO_InitTypeDef GPIO_InitStructure;
  48:../src/drv_system.c ****     uint32_t i;
  49:../src/drv_system.c **** 
  50:../src/drv_system.c ****     gpio_config_t gpio_cfg[] = {
 366              		.loc 2 50 0
 367 0156 494B     		ldr	r3, .L29
 368 0158 07F10404 		add	r4, r7, #4
 369 015c 1D46     		mov	r5, r3
 370 015e 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 371 0160 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 372 0162 95E80300 		ldmia	r5, {r0, r1}
 373 0166 84E80300 		stmia	r4, {r0, r1}
  51:../src/drv_system.c ****         { LED0_GPIO, LED0_PIN, GPIO_Mode_Out_PP },
  52:../src/drv_system.c ****         { LED1_GPIO, LED1_PIN, GPIO_Mode_Out_PP },
  53:../src/drv_system.c **** #ifdef BUZZER
  54:../src/drv_system.c ****         { BEEP_GPIO, BEEP_PIN, GPIO_Mode_Out_OD },
  55:../src/drv_system.c **** #endif
  56:../src/drv_system.c ****     };
  57:../src/drv_system.c ****     uint8_t gpio_count = sizeof(gpio_cfg) / sizeof(gpio_cfg[0]);
 374              		.loc 2 57 0
 375 016a 4FF00303 		mov	r3, #3
 376 016e 87F82330 		strb	r3, [r7, #35]
  58:../src/drv_system.c **** 
  59:../src/drv_system.c ****     // This is needed because some shit inside Keil startup fucks with SystemCoreClock, setting it 
  60:../src/drv_system.c ****     SystemCoreClockUpdate();
 377              		.loc 2 60 0
 378 0172 FFF7FEFF 		bl	SystemCoreClockUpdate
  61:../src/drv_system.c **** 
  62:../src/drv_system.c ****     // Turn on clocks for stuff we use
  63:../src/drv_system.c ****     RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4 | RCC_AP
 379              		.loc 2 63 0
 380 0176 4248     		ldr	r0, .L29+4
 381 0178 4FF00101 		mov	r1, #1
 382 017c FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
  64:../src/drv_system.c ****     RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO | RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_
 383              		.loc 2 64 0
 384 0180 44F61D20 		movw	r0, #18973
 385 0184 4FF00101 		mov	r1, #1
 386 0188 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
  65:../src/drv_system.c ****     RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 387              		.loc 2 65 0
 388 018c 4FF00100 		mov	r0, #1
 389 0190 4FF00101 		mov	r1, #1
 390 0194 FFF7FEFF 		bl	RCC_AHBPeriphClockCmd
  66:../src/drv_system.c ****     RCC_ClearFlag();
 391              		.loc 2 66 0
 392 0198 FFF7FEFF 		bl	RCC_ClearFlag
  67:../src/drv_system.c **** 
  68:../src/drv_system.c ****     // Make all GPIO in by default to save power and reduce noise
  69:../src/drv_system.c ****     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_All;
 393              		.loc 2 69 0
 394 019c 4FF6FF73 		movw	r3, #65535
 395 01a0 BB83     		strh	r3, [r7, #28]	@ movhi
  70:../src/drv_system.c ****     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 396              		.loc 2 70 0
 397 01a2 4FF00003 		mov	r3, #0
 398 01a6 FB77     		strb	r3, [r7, #31]
  71:../src/drv_system.c ****     GPIO_Init(GPIOA, &GPIO_InitStructure);
 399              		.loc 2 71 0
 400 01a8 07F11C03 		add	r3, r7, #28
 401 01ac 3548     		ldr	r0, .L29+8
 402 01ae 1946     		mov	r1, r3
 403 01b0 FFF7FEFF 		bl	GPIO_Init
  72:../src/drv_system.c ****     GPIO_Init(GPIOB, &GPIO_InitStructure);
 404              		.loc 2 72 0
 405 01b4 07F11C03 		add	r3, r7, #28
 406 01b8 3348     		ldr	r0, .L29+12
 407 01ba 1946     		mov	r1, r3
 408 01bc FFF7FEFF 		bl	GPIO_Init
  73:../src/drv_system.c ****     GPIO_Init(GPIOC, &GPIO_InitStructure);
 409              		.loc 2 73 0
 410 01c0 07F11C03 		add	r3, r7, #28
 411 01c4 3148     		ldr	r0, .L29+16
 412 01c6 1946     		mov	r1, r3
 413 01c8 FFF7FEFF 		bl	GPIO_Init
  74:../src/drv_system.c **** 
  75:../src/drv_system.c ****     // Turn off JTAG port 'cause we're using the GPIO for leds
  76:../src/drv_system.c ****     GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 414              		.loc 2 76 0
 415 01cc 3048     		ldr	r0, .L29+20
 416 01ce 4FF00101 		mov	r1, #1
 417 01d2 FFF7FEFF 		bl	GPIO_PinRemapConfig
  77:../src/drv_system.c **** 
  78:../src/drv_system.c ****     // Configure gpio
  79:../src/drv_system.c ****     for (i = 0; i < gpio_count; i++) {
 418              		.loc 2 79 0
 419 01d6 4FF00003 		mov	r3, #0
 420 01da 7B62     		str	r3, [r7, #36]
 421 01dc 26E0     		b	.L27
 422              	.L28:
  80:../src/drv_system.c ****         GPIO_InitStructure.GPIO_Pin = gpio_cfg[i].pin;
 423              		.loc 2 80 0 discriminator 2
 424 01de 7B6A     		ldr	r3, [r7, #36]
 425 01e0 4FEAC303 		lsl	r3, r3, #3
 426 01e4 07F12801 		add	r1, r7, #40
 427 01e8 CB18     		adds	r3, r1, r3
 428 01ea 33F8203C 		ldrh	r3, [r3, #-32]
 429 01ee BB83     		strh	r3, [r7, #28]	@ movhi
  81:../src/drv_system.c ****         GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 430              		.loc 2 81 0 discriminator 2
 431 01f0 4FF00203 		mov	r3, #2
 432 01f4 BB77     		strb	r3, [r7, #30]
  82:../src/drv_system.c ****         GPIO_InitStructure.GPIO_Mode = gpio_cfg[i].mode;
 433              		.loc 2 82 0 discriminator 2
 434 01f6 7B6A     		ldr	r3, [r7, #36]
 435 01f8 4FEAC303 		lsl	r3, r3, #3
 436 01fc 07F12802 		add	r2, r7, #40
 437 0200 D318     		adds	r3, r2, r3
 438 0202 13F81E3C 		ldrb	r3, [r3, #-30]	@ zero_extendqisi2
 439 0206 FB77     		strb	r3, [r7, #31]
  83:../src/drv_system.c ****         GPIO_Init(gpio_cfg[i].gpio, &GPIO_InitStructure);
 440              		.loc 2 83 0 discriminator 2
 441 0208 7B6A     		ldr	r3, [r7, #36]
 442 020a 4FEAC303 		lsl	r3, r3, #3
 443 020e 07F12801 		add	r1, r7, #40
 444 0212 CB18     		adds	r3, r1, r3
 445 0214 53F8242C 		ldr	r2, [r3, #-36]
 446 0218 07F11C03 		add	r3, r7, #28
 447 021c 1046     		mov	r0, r2
 448 021e 1946     		mov	r1, r3
 449 0220 FFF7FEFF 		bl	GPIO_Init
  79:../src/drv_system.c ****     for (i = 0; i < gpio_count; i++) {
 450              		.loc 2 79 0 discriminator 2
 451 0224 7B6A     		ldr	r3, [r7, #36]
 452 0226 03F10103 		add	r3, r3, #1
 453 022a 7B62     		str	r3, [r7, #36]
 454              	.L27:
  79:../src/drv_system.c ****     for (i = 0; i < gpio_count; i++) {
 455              		.loc 2 79 0 is_stmt 0 discriminator 1
 456 022c 97F82320 		ldrb	r2, [r7, #35]	@ zero_extendqisi2
 457 0230 7B6A     		ldr	r3, [r7, #36]
 458 0232 9A42     		cmp	r2, r3
 459 0234 D3D8     		bhi	.L28
  84:../src/drv_system.c ****     }
  85:../src/drv_system.c **** 
  86:../src/drv_system.c ****     LED0_OFF;
 460              		.loc 2 86 0 is_stmt 1
 461 0236 144B     		ldr	r3, .L29+12
 462 0238 4FF00802 		mov	r2, #8
 463 023c 1A61     		str	r2, [r3, #16]
  87:../src/drv_system.c ****     LED1_OFF;
 464              		.loc 2 87 0
 465 023e 124B     		ldr	r3, .L29+12
 466 0240 4FF01002 		mov	r2, #16
 467 0244 1A61     		str	r2, [r3, #16]
  88:../src/drv_system.c ****     BEEP_OFF;
 468              		.loc 2 88 0
 469 0246 0F4B     		ldr	r3, .L29+8
 470 0248 4FF48052 		mov	r2, #4096
 471 024c 1A61     		str	r2, [r3, #16]
  89:../src/drv_system.c **** 
  90:../src/drv_system.c ****     // Init cycle counter
  91:../src/drv_system.c ****     cycleCounterInit();
 472              		.loc 2 91 0
 473 024e FFF72DFF 		bl	cycleCounterInit
  92:../src/drv_system.c **** 
  93:../src/drv_system.c ****     // SysTick
  94:../src/drv_system.c ****     SysTick_Config(SystemCoreClock / 1000);
 474              		.loc 2 94 0
 475 0252 104B     		ldr	r3, .L29+24
 476 0254 1A68     		ldr	r2, [r3, #0]
 477 0256 104B     		ldr	r3, .L29+28
 478 0258 A3FB0213 		umull	r1, r3, r3, r2
 479 025c 4FEA9313 		lsr	r3, r3, #6
 480 0260 1846     		mov	r0, r3
 481 0262 FFF7F9FE 		bl	SysTick_Config
  95:../src/drv_system.c **** 
  96:../src/drv_system.c ****     // Configure the rest of the stuff
  97:../src/drv_system.c **** #ifndef FY90Q
  98:../src/drv_system.c ****     i2cInit(I2C2);
 482              		.loc 2 98 0
 483 0266 0D48     		ldr	r0, .L29+32
 484 0268 FFF7FEFF 		bl	i2cInit
  99:../src/drv_system.c **** #endif
 100:../src/drv_system.c **** 
 101:../src/drv_system.c ****     // sleep for 100ms
 102:../src/drv_system.c ****     delay(100);
 485              		.loc 2 102 0
 486 026c 4FF06400 		mov	r0, #100
 487 0270 FFF7FEFF 		bl	delay
 103:../src/drv_system.c **** }
 488              		.loc 2 103 0
 489 0274 07F12807 		add	r7, r7, #40
 490 0278 BD46     		mov	sp, r7
 491 027a B0BD     		pop	{r4, r5, r7, pc}
 492              	.L30:
 493              		.align	2
 494              	.L29:
 495 027c 00000000 		.word	.LC0
 496 0280 07004000 		.word	4194311
 497 0284 00080140 		.word	1073809408
 498 0288 000C0140 		.word	1073810432
 499 028c 00100140 		.word	1073811456
 500 0290 00023000 		.word	3146240
 501 0294 00000000 		.word	SystemCoreClock
 502 0298 D34D6210 		.word	274877907
 503 029c 00580040 		.word	1073764352
 504              		.cfi_endproc
 505              	.LFE33:
 507              		.align	2
 508              		.global	delayMicroseconds
 509              		.thumb
 510              		.thumb_func
 512              	delayMicroseconds:
 513              	.LFB34:
 104:../src/drv_system.c **** 
 105:../src/drv_system.c **** #if 1
 106:../src/drv_system.c **** void delayMicroseconds(uint32_t us)
 107:../src/drv_system.c **** {
 514              		.loc 2 107 0
 515              		.cfi_startproc
 516              		@ args = 0, pretend = 0, frame = 16
 517              		@ frame_needed = 1, uses_anonymous_args = 0
 518 02a0 80B5     		push	{r7, lr}
 519              	.LCFI18:
 520              		.cfi_def_cfa_offset 8
 521              		.cfi_offset 7, -8
 522              		.cfi_offset 14, -4
 523 02a2 84B0     		sub	sp, sp, #16
 524              	.LCFI19:
 525              		.cfi_def_cfa_offset 24
 526 02a4 00AF     		add	r7, sp, #0
 527              	.LCFI20:
 528              		.cfi_def_cfa_register 7
 529 02a6 7860     		str	r0, [r7, #4]
 108:../src/drv_system.c ****     uint32_t now = micros();
 530              		.loc 2 108 0
 531 02a8 FFF7FEFF 		bl	micros
 532 02ac F860     		str	r0, [r7, #12]
 109:../src/drv_system.c ****     while (micros() - now < us);
 533              		.loc 2 109 0
 534 02ae 00BF     		nop
 535              	.L32:
 536              		.loc 2 109 0 is_stmt 0 discriminator 1
 537 02b0 FFF7FEFF 		bl	micros
 538 02b4 0246     		mov	r2, r0
 539 02b6 FB68     		ldr	r3, [r7, #12]
 540 02b8 D21A     		subs	r2, r2, r3
 541 02ba 7B68     		ldr	r3, [r7, #4]
 542 02bc 9A42     		cmp	r2, r3
 543 02be F7D3     		bcc	.L32
 110:../src/drv_system.c **** }
 544              		.loc 2 110 0 is_stmt 1
 545 02c0 07F11007 		add	r7, r7, #16
 546 02c4 BD46     		mov	sp, r7
 547 02c6 80BD     		pop	{r7, pc}
 548              		.cfi_endproc
 549              	.LFE34:
 551              		.align	2
 552              		.global	delay
 553              		.thumb
 554              		.thumb_func
 556              	delay:
 557              	.LFB35:
 111:../src/drv_system.c **** #else
 112:../src/drv_system.c **** void delayMicroseconds(uint32_t us)
 113:../src/drv_system.c **** {
 114:../src/drv_system.c ****     uint32_t elapsed = 0;
 115:../src/drv_system.c ****     uint32_t lastCount = SysTick->VAL;
 116:../src/drv_system.c **** 
 117:../src/drv_system.c ****     for (;;) {
 118:../src/drv_system.c ****         register uint32_t current_count = SysTick->VAL;
 119:../src/drv_system.c ****         uint32_t elapsed_us;
 120:../src/drv_system.c **** 
 121:../src/drv_system.c ****         // measure the time elapsed since the last time we checked
 122:../src/drv_system.c ****         elapsed += current_count - lastCount;
 123:../src/drv_system.c ****         lastCount = current_count;
 124:../src/drv_system.c **** 
 125:../src/drv_system.c ****         // convert to microseconds
 126:../src/drv_system.c ****         elapsed_us = elapsed / usTicks;
 127:../src/drv_system.c ****         if (elapsed_us >= us)
 128:../src/drv_system.c ****             break;
 129:../src/drv_system.c **** 
 130:../src/drv_system.c ****         // reduce the delay by the elapsed time
 131:../src/drv_system.c ****         us -= elapsed_us;
 132:../src/drv_system.c **** 
 133:../src/drv_system.c ****         // keep fractional microseconds for the next iteration
 134:../src/drv_system.c ****         elapsed %= usTicks;
 135:../src/drv_system.c ****     }
 136:../src/drv_system.c **** }
 137:../src/drv_system.c **** #endif
 138:../src/drv_system.c **** 
 139:../src/drv_system.c **** void delay(uint32_t ms)
 140:../src/drv_system.c **** {
 558              		.loc 2 140 0
 559              		.cfi_startproc
 560              		@ args = 0, pretend = 0, frame = 8
 561              		@ frame_needed = 1, uses_anonymous_args = 0
 562 02c8 80B5     		push	{r7, lr}
 563              	.LCFI21:
 564              		.cfi_def_cfa_offset 8
 565              		.cfi_offset 7, -8
 566              		.cfi_offset 14, -4
 567 02ca 82B0     		sub	sp, sp, #8
 568              	.LCFI22:
 569              		.cfi_def_cfa_offset 16
 570 02cc 00AF     		add	r7, sp, #0
 571              	.LCFI23:
 572              		.cfi_def_cfa_register 7
 573 02ce 7860     		str	r0, [r7, #4]
 141:../src/drv_system.c ****     while (ms--)
 574              		.loc 2 141 0
 575 02d0 03E0     		b	.L34
 576              	.L35:
 142:../src/drv_system.c ****         delayMicroseconds(1000);
 577              		.loc 2 142 0
 578 02d2 4FF47A70 		mov	r0, #1000
 579 02d6 FFF7FEFF 		bl	delayMicroseconds
 580              	.L34:
 141:../src/drv_system.c ****     while (ms--)
 581              		.loc 2 141 0 discriminator 1
 582 02da 7B68     		ldr	r3, [r7, #4]
 583 02dc 002B     		cmp	r3, #0
 584 02de 0CBF     		ite	eq
 585 02e0 0023     		moveq	r3, #0
 586 02e2 0123     		movne	r3, #1
 587 02e4 DBB2     		uxtb	r3, r3
 588 02e6 7A68     		ldr	r2, [r7, #4]
 589 02e8 02F1FF32 		add	r2, r2, #-1
 590 02ec 7A60     		str	r2, [r7, #4]
 591 02ee 002B     		cmp	r3, #0
 592 02f0 EFD1     		bne	.L35
 143:../src/drv_system.c **** }
 593              		.loc 2 143 0
 594 02f2 07F10807 		add	r7, r7, #8
 595 02f6 BD46     		mov	sp, r7
 596 02f8 80BD     		pop	{r7, pc}
 597              		.cfi_endproc
 598              	.LFE35:
 600 02fa 00BF     		.align	2
 601              		.global	failureMode
 602              		.thumb
 603              		.thumb_func
 605              	failureMode:
 606              	.LFB36:
 144:../src/drv_system.c **** 
 145:../src/drv_system.c **** void failureMode(uint8_t mode)
 146:../src/drv_system.c **** {
 607              		.loc 2 146 0
 608              		.cfi_startproc
 609              		@ args = 0, pretend = 0, frame = 8
 610              		@ frame_needed = 1, uses_anonymous_args = 0
 611 02fc 80B5     		push	{r7, lr}
 612              	.LCFI24:
 613              		.cfi_def_cfa_offset 8
 614              		.cfi_offset 7, -8
 615              		.cfi_offset 14, -4
 616 02fe 82B0     		sub	sp, sp, #8
 617              	.LCFI25:
 618              		.cfi_def_cfa_offset 16
 619 0300 00AF     		add	r7, sp, #0
 620              	.LCFI26:
 621              		.cfi_def_cfa_register 7
 622 0302 0346     		mov	r3, r0
 623 0304 FB71     		strb	r3, [r7, #7]
 147:../src/drv_system.c ****     LED1_ON;
 624              		.loc 2 147 0
 625 0306 154B     		ldr	r3, .L38
 626 0308 4FF01002 		mov	r2, #16
 627 030c 5A61     		str	r2, [r3, #20]
 148:../src/drv_system.c ****     LED0_OFF;
 628              		.loc 2 148 0
 629 030e 134B     		ldr	r3, .L38
 630 0310 4FF00802 		mov	r2, #8
 631 0314 1A61     		str	r2, [r3, #16]
 632              	.L37:
 149:../src/drv_system.c ****     while (1) {
 150:../src/drv_system.c ****         LED1_TOGGLE;
 633              		.loc 2 150 0 discriminator 1
 634 0316 114B     		ldr	r3, .L38
 635 0318 104A     		ldr	r2, .L38
 636 031a D268     		ldr	r2, [r2, #12]
 637 031c 82F01002 		eor	r2, r2, #16
 638 0320 DA60     		str	r2, [r3, #12]
 151:../src/drv_system.c ****         LED0_TOGGLE;
 639              		.loc 2 151 0 discriminator 1
 640 0322 0E4B     		ldr	r3, .L38
 641 0324 0D4A     		ldr	r2, .L38
 642 0326 D268     		ldr	r2, [r2, #12]
 643 0328 82F00802 		eor	r2, r2, #8
 644 032c DA60     		str	r2, [r3, #12]
 152:../src/drv_system.c ****         delay(475 * mode - 2);
 645              		.loc 2 152 0 discriminator 1
 646 032e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 647 0330 40F2DB12 		movw	r2, #475
 648 0334 02FB03F3 		mul	r3, r2, r3
 649 0338 A3F10203 		sub	r3, r3, #2
 650 033c 1846     		mov	r0, r3
 651 033e FFF7FEFF 		bl	delay
 153:../src/drv_system.c ****         BEEP_ON
 652              		.loc 2 153 0 discriminator 1
 653 0342 074B     		ldr	r3, .L38+4
 654 0344 4FF48052 		mov	r2, #4096
 655 0348 5A61     		str	r2, [r3, #20]
 154:../src/drv_system.c ****         delay(25);
 656              		.loc 2 154 0 discriminator 1
 657 034a 4FF01900 		mov	r0, #25
 658 034e FFF7FEFF 		bl	delay
 155:../src/drv_system.c ****         BEEP_OFF;
 659              		.loc 2 155 0 discriminator 1
 660 0352 034B     		ldr	r3, .L38+4
 661 0354 4FF48052 		mov	r2, #4096
 662 0358 1A61     		str	r2, [r3, #16]
 156:../src/drv_system.c ****     }
 663              		.loc 2 156 0 discriminator 1
 664 035a DCE7     		b	.L37
 665              	.L39:
 666              		.align	2
 667              	.L38:
 668 035c 000C0140 		.word	1073810432
 669 0360 00080140 		.word	1073809408
 670              		.cfi_endproc
 671              	.LFE36:
 673              		.align	2
 674              		.global	systemReset
 675              		.thumb
 676              		.thumb_func
 678              	systemReset:
 679              	.LFB37:
 157:../src/drv_system.c **** }
 158:../src/drv_system.c **** 
 159:../src/drv_system.c **** #define AIRCR_VECTKEY_MASK    ((uint32_t)0x05FA0000)
 160:../src/drv_system.c **** 
 161:../src/drv_system.c **** void systemReset(bool toBootloader)
 162:../src/drv_system.c **** {
 680              		.loc 2 162 0
 681              		.cfi_startproc
 682              		@ args = 0, pretend = 0, frame = 8
 683              		@ frame_needed = 1, uses_anonymous_args = 0
 684              		@ link register save eliminated.
 685 0364 80B4     		push	{r7}
 686              	.LCFI27:
 687              		.cfi_def_cfa_offset 4
 688              		.cfi_offset 7, -4
 689 0366 83B0     		sub	sp, sp, #12
 690              	.LCFI28:
 691              		.cfi_def_cfa_offset 16
 692 0368 00AF     		add	r7, sp, #0
 693              	.LCFI29:
 694              		.cfi_def_cfa_register 7
 695 036a 0346     		mov	r3, r0
 696 036c FB71     		strb	r3, [r7, #7]
 163:../src/drv_system.c ****     if (toBootloader) {
 697              		.loc 2 163 0
 698 036e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 699 0370 002B     		cmp	r3, #0
 700 0372 02D0     		beq	.L41
 164:../src/drv_system.c ****         // 1FFFF000 -> 20000200 -> SP
 165:../src/drv_system.c ****         // 1FFFF004 -> 1FFFF021 -> PC
 166:../src/drv_system.c ****         *((uint32_t *)0x20004FF0) = 0xDEADBEEF; // 20KB STM32F103
 701              		.loc 2 166 0
 702 0374 054B     		ldr	r3, .L42
 703 0376 064A     		ldr	r2, .L42+4
 704 0378 1A60     		str	r2, [r3, #0]
 705              	.L41:
 167:../src/drv_system.c ****     }
 168:../src/drv_system.c **** 
 169:../src/drv_system.c ****     // Generate system reset
 170:../src/drv_system.c ****     SCB->AIRCR = AIRCR_VECTKEY_MASK | (uint32_t)0x04;
 706              		.loc 2 170 0
 707 037a 064B     		ldr	r3, .L42+8
 708 037c 064A     		ldr	r2, .L42+12
 709 037e DA60     		str	r2, [r3, #12]
 171:../src/drv_system.c **** }
 710              		.loc 2 171 0
 711 0380 07F10C07 		add	r7, r7, #12
 712 0384 BD46     		mov	sp, r7
 713 0386 80BC     		pop	{r7}
 714 0388 7047     		bx	lr
 715              	.L43:
 716 038a 00BF     		.align	2
 717              	.L42:
 718 038c F04F0020 		.word	536891376
 719 0390 EFBEADDE 		.word	-559038737
 720 0394 00ED00E0 		.word	-536810240
 721 0398 0400FA05 		.word	100270084
 722              		.cfi_endproc
 723              	.LFE37:
 725              	.Letext0:
 726              		.file 3 "/home/oni/ARM_EABI/bin/../lib/gcc/arm-none-eabi/4.7.2/../../../../arm-none-eabi/include/s
 727              		.file 4 "/home/oni/workspace/Naze32/lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 728              		.file 5 "/home/oni/workspace/Naze32/lib/STM32F10x_StdPeriph_Driver/inc/stm32f10x_gpio.h"
 729              		.file 6 "/home/oni/workspace/Naze32/lib/STM32F10x_StdPeriph_Driver/inc/stm32f10x_rcc.h"
 730              		.file 7 "/home/oni/workspace/Naze32/lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.h"
DEFINED SYMBOLS
                            *ABS*:00000000 drv_system.c
     /tmp/cc8XGw45.s:18     .text:00000000 $t
     /tmp/cc8XGw45.s:22     .text:00000000 NVIC_SetPriority
     /tmp/cc8XGw45.s:78     .text:00000050 $d
     /tmp/cc8XGw45.s:83     .text:00000058 $t
     /tmp/cc8XGw45.s:87     .text:00000058 SysTick_Config
     /tmp/cc8XGw45.s:143    .text:000000a8 $d
     /tmp/cc8XGw45.s:148    .bss:00000000 $d
     /tmp/cc8XGw45.s:149    .bss:00000000 usTicks
     /tmp/cc8XGw45.s:152    .bss:00000004 sysTickUptime
     /tmp/cc8XGw45.s:155    .text:000000ac $t
     /tmp/cc8XGw45.s:159    .text:000000ac cycleCounterInit
     /tmp/cc8XGw45.s:195    .text:000000d4 $d
     /tmp/cc8XGw45.s:200    .text:000000dc $t
     /tmp/cc8XGw45.s:205    .text:000000dc SysTick_Handler
     /tmp/cc8XGw45.s:232    .text:000000f4 $d
     /tmp/cc8XGw45.s:236    .text:000000f8 $t
     /tmp/cc8XGw45.s:241    .text:000000f8 micros
     /tmp/cc8XGw45.s:286    .text:00000130 $d
     /tmp/cc8XGw45.s:292    .text:0000013c $t
     /tmp/cc8XGw45.s:297    .text:0000013c millis
     /tmp/cc8XGw45.s:322    .text:0000014c $d
     /tmp/cc8XGw45.s:327    .rodata:00000000 $d
     /tmp/cc8XGw45.s:342    .text:00000150 $t
     /tmp/cc8XGw45.s:347    .text:00000150 systemInit
     /tmp/cc8XGw45.s:556    .text:000002c8 delay
     /tmp/cc8XGw45.s:495    .text:0000027c $d
     /tmp/cc8XGw45.s:507    .text:000002a0 $t
     /tmp/cc8XGw45.s:512    .text:000002a0 delayMicroseconds
     /tmp/cc8XGw45.s:605    .text:000002fc failureMode
     /tmp/cc8XGw45.s:668    .text:0000035c $d
     /tmp/cc8XGw45.s:673    .text:00000364 $t
     /tmp/cc8XGw45.s:678    .text:00000364 systemReset
     /tmp/cc8XGw45.s:718    .text:0000038c $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.809c0ff785d6d6219236c5d51f444c16
                           .group:00000000 wm4.stdbool.h.29.1c9ee6859ce8145f7838a4f2549ccec2
                           .group:00000000 wm4.newlib.h.8.e1d498e57c12962fc6d7be5061a6981a
                           .group:00000000 wm4.config.h.148.52fe83653334d06815a0c57b59a3e584
                           .group:00000000 wm4._ansi.h.23.95dee4059009fe3ab635a191bb73dc66
                           .group:00000000 wm4.stdlib.h.18.6f6153fd5cb89acd58c0f0ab1f77e147
                           .group:00000000 wm4.stddef.h.187.40b3a084f9bc2c020a9e00b9eabe9c14
                           .group:00000000 wm4._default_types.h.6.1dbd2e581fd590860c7c17f21d147e91
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4.stddef.h.349.31f4c5baff3fa2689010b32028da9c47
                           .group:00000000 wm4.reent.h.16.58b23a9f0faf0e7f2dfe7e2d33154afd
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.55.22eafe60f8565d898cbb44515781114b
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.math.h.49.5da716593b937b9fb02bef6ed6537c13
                           .group:00000000 wm4.ctype.h.2.fecd14bb6f4e162ef31748cc97760e21
                           .group:00000000 wm4.string.h.8.ef946ad0bc9ad5c970c365dcd1fc4b0a
                           .group:00000000 wm4.stddef.h.235.d9f4f80b8c4429535175712282cda6a6
                           .group:00000000 wm4.string.h.86.d5c872ff52e2712c985b588a0ef39f3c
                           .group:00000000 wm4.stdio.h.27.f2ac352bab34f31f9f478442827b2ba6
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.types.h.23.0d949686bbcadd1621462d4fa1f884f9
                           .group:00000000 wm4.stddef.h.40.b60a1c1ee3f272eef5327a730cbabca6
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4.types.h.80.f2bfdfeee9f340633702c07fad9b5e01
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.63.1f4bc553faa62c5c69dd9cb47f9f1417
                           .group:00000000 wm4.stm32f10x.h.51.b859cb68ed44ee02c916b41cb8c68f1c
                           .group:00000000 wm4.core_cm3.h.25.119fe996be41b62fbd915b59177e39d1
                           .group:00000000 wm4.stm32f10x.h.522.9a9f642c8c562acb4a63ad5d933b7c01
                           .group:00000000 wm4.stm32f10x.h.8304.f7d8ad90959e99679b3257267c3aadfe
                           .group:00000000 wm4.stm32f10x_adc.h.83.4d35a50d598070ecea6f33bcef02c922
                           .group:00000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:00000000 wm4.stm32f10x_can.h.25.48aab46fcce6d08400bf960b028e4698
                           .group:00000000 wm4.stm32f10x_cec.h.25.8f03450e7bbb704d96e7bc73ec0f66a7
                           .group:00000000 wm4.stm32f10x_dac.h.25.6e7f2924f39c60c10815105b99b8b446
                           .group:00000000 wm4.stm32f10x_dbgmcu.h.25.d3351200fc7f9c8615d1ae81d40db08a
                           .group:00000000 wm4.stm32f10x_dma.h.25.94e36204daa98cae5dcc70a10a9694d5
                           .group:00000000 wm4.stm32f10x_exti.h.25.b9064155c5c006b5154b39788c79001a
                           .group:00000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:00000000 wm4.stm32f10x_fsmc.h.25.bca154da2699cdb6024c0c6c4fc5aa89
                           .group:00000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:00000000 wm4.stm32f10x_i2c.h.25.7b6cbaea24c6f25f538f8516d1814cb2
                           .group:00000000 wm4.stm32f10x_iwdg.h.25.da9374ab9856795610487f312ccf3122
                           .group:00000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:00000000 wm4.stm32f10x_rcc.h.25.968bcf08d813e68e57c280a4da69fa5a
                           .group:00000000 wm4.stm32f10x_rtc.h.25.361142606ba98ddcd10369f321f6e636
                           .group:00000000 wm4.stm32f10x_sdio.h.25.1fb5280a7690ef99070096bf8c866b3a
                           .group:00000000 wm4.stm32f10x_spi.h.25.68b3d5ccfcf895f9fe505ce20c0c300f
                           .group:00000000 wm4.stm32f10x_tim.h.25.21c6ec062f1e74898cb96a57da276fec
                           .group:00000000 wm4.stm32f10x_usart.h.25.29629c699b65db3f3efd3561f66b0bf6
                           .group:00000000 wm4.stm32f10x_wwdg.h.25.dde12201d86b5aa9ecaafb5eccdc6549
                           .group:00000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:00000000 wm4.stdarg.h.31.fa591a4b1df9e413e9f5b8097f9ae89d
                           .group:00000000 wm4.printf.h.118.ab3672ee221610a07496c11f46394049
                           .group:00000000 wm4.board.h.22.3e17243136ce51e89ad1cec38a12dc6f
                           .group:00000000 wm4.drv_adc.h.3.0c1a2a90f0739aca31cc38e66ffab3f5
                           .group:00000000 wm4.drv_pwm.h.3.1f878ba1925c00079825df97e09db15d

UNDEFINED SYMBOLS
RCC_GetClocksFreq
SystemCoreClockUpdate
RCC_APB1PeriphClockCmd
RCC_APB2PeriphClockCmd
RCC_AHBPeriphClockCmd
RCC_ClearFlag
GPIO_Init
GPIO_PinRemapConfig
i2cInit
SystemCoreClock
