<html style><!--
 Page saved with SingleFile 
 url: https://lore.kernel.org/kvm-riscv/ 
 saved date: Tue Feb 18 2025 14:53:04 GMT+0800 (中国标准时间)
--><meta charset=utf-8><title>kvm-riscv.lists.infradead.org archive mirror</title><link rel=alternate title="Atom feed" href=https://lore.kernel.org/kvm-riscv/new.atom type=application/atom+xml><style>pre{white-space:pre-wrap}*{font-size:100%;font-family:monospace}</style><style media=screen,print>*{font-size:100%;font-family:monospace;background:#fff;color:#003}pre{white-space:pre-wrap}a:link{color:#00f;text-decoration:none}a:visited{color:#808}</style><style media="screen and (prefers-color-scheme:dark)">*{font-size:100%;font-family:monospace;background:#000;color:#ccc}pre{white-space:pre-wrap}a:link{color:#69f;text-decoration:none}a:visited{color:#96f}</style><meta name=referrer content=no-referrer><style>.sf-hidden{display:none!important}</style><link rel=canonical href=https://lore.kernel.org/kvm-riscv/><meta http-equiv=content-security-policy content="default-src 'none'; font-src 'self' data:; img-src 'self' data:; style-src 'unsafe-inline'; media-src 'self' data:; script-src 'unsafe-inline' data:; object-src 'self' data:; frame-src 'self' data:;"><body><form action=./><pre><b>kvm-riscv.lists.infradead.org archive mirror</b>
<input name=q type=text value><input type=submit value=search> <a href=https://lore.kernel.org/kvm-riscv/_/text/help/>help</a> / <a href=https://lore.kernel.org/kvm-riscv/_/text/color/>color</a> / <a id=mirror href=https://lore.kernel.org/kvm-riscv/_/text/mirror/>mirror</a> / <a href=https://lore.kernel.org/kvm-riscv/new.atom>Atom feed</a></pre></form><pre><a href=https://lore.kernel.org/kvm-riscv/20250120164316.31473-1-alexandru.elisei@arm.com/T/#t>[kvm-unit-tests PATCH v2 00/18] arm/arm64: Add kvmtool to the runner script</a>
 2025-02-17 16:02 UTC  (51+ messages)
` <a href=https://lore.kernel.org/kvm-riscv/20250121-033cee8123fdac80f70bc0ee@orel/T/#u>[kvm-unit-tests PATCH v2 01/18] run_tests: Document --probe-maxsmp argument</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250121-005ff84295df2dd87b8329b3@orel/T/#u>[kvm-unit-tests PATCH v2 02/18] Document environment variables</a>
` <a href=https://lore.kernel.org/kvm-riscv/1972812751.20250217110215@sympatico.ca/T/#u>[kvm-unit-tests PATCH v2 03/18] scripts: Refuse to run the tests if not configured for qemu</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250212-8427334ce25d709f70c4053c@orel/T/#u>[kvm-unit-tests PATCH v2 04/18] run_tests: Introduce unittest parameter 'qemu_params'</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250121-566d55e720f59e93c88af5e4@orel/T/#u>[kvm-unit-tests PATCH v2 05/18] scripts: Rename run_qemu_status -&gt; run_test_status</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250121-293c6d322b91d5ff51291ad6@orel/T/#u>[kvm-unit-tests PATCH v2 06/18] scripts: Merge the qemu parameter -smp into $qemu_opts</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250121-9bef2681da529d9d41f524d3@orel/T/#u>[kvm-unit-tests PATCH v2 07/18] scripts: Introduce kvmtool_opts</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250121-ec03a2683ab979d2313e09ee@orel/T/#u>[kvm-unit-tests PATCH v2 08/18] scripts/runtime: Detect kvmtool failure in premature_failure()</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250121-52d0e326cb9a3091229a7a77@orel/T/#u>[kvm-unit-tests PATCH v2 09/18] scripts/runtime: Skip test when kvmtool and $accel is not KVM</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250121-90381c319e835109e0515bbd@orel/T/#u>[kvm-unit-tests PATCH v2 10/18] scripts/arch-run: Add support for kvmtool</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250121-98b6da755bc353722fae5f1f@orel/T/#u>[kvm-unit-tests PATCH v2 11/18] arm/run:</a> "
` <a href=https://lore.kernel.org/kvm-riscv/Z5JQF38bJQFeWrbJ@raptor/T/#u>[kvm-unit-tests PATCH v2 12/18] scripts/runtime: Add default arguments</a> "
` <a href=https://lore.kernel.org/kvm-riscv/20250123-1155fba5858c4ee31e647d8a@orel/T/#u>[kvm-unit-tests PATCH v2 13/18] run_tests: Do not probe for maximum number of VCPUs when using kvmtool</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250123-e805b8b162fd2dfbd54b0541@orel/T/#u>[kvm-unit-tests PATCH v2 14/18] run_tests: Add KVMTOOL environment variable for kvmtool binary path</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250213-a6741ec8fd32c34500327176@orel/T/#u>[kvm-unit-tests PATCH v2 15/18] Add kvmtool_params to test specification</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250123-9258916e6005692470d95762@orel/T/#u>[kvm-unit-tests PATCH v2 16/18] scripts/mkstandalone: Export $TARGET</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250123-3eda2c10fdce584bdfb14971@orel/T/#u>[kvm-unit-tests PATCH v2 17/18] unittest: Add disabled_if parameter and use it for kvmtool</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250123-30dd5e1694818e0d0228131b@orel/T/#u>[kvm-unit-tests PATCH v2 18/18] run_tests: Enable kvmtool</a>

<a href=https://lore.kernel.org/kvm-riscv/20250217084506.18763-7-ajones@ventanamicro.com/T/#t>[PATCH 0/5] riscv: KVM: Fix a few SBI issues</a>
 2025-02-17 10:57 UTC  (11+ messages)
` <a href=https://lore.kernel.org/kvm-riscv/CAAhSdy14rpAPQcv0nuhZ6DRhABa38cBq3oB7y28X6Fe8_adCbw@mail.gmail.com/T/#u>[PATCH 1/5] riscv: KVM: Fix hart suspend status check</a>
` <a href=https://lore.kernel.org/kvm-riscv/CAAhSdy2NxgiE4O0BV5nivTzhUSDH-vo+zqvxb39hga3K4-DgFQ@mail.gmail.com/T/#u>[PATCH 2/5] riscv: KVM: Fix hart suspend_type use</a>
` <a href="https://lore.kernel.org/kvm-riscv/CAAhSdy0SScanoz9Q_dm9YBP3bkoGGnM5AXGVWhtUrMcUZ9_=Nw@mail.gmail.com/T/#u">[PATCH 3/5] riscv: KVM: Fix SBI IPI error generation</a>
` <a href=https://lore.kernel.org/kvm-riscv/CAAhSdy2y-hsdNLQf3YVGkC-v7ZdK1NpR6TDnJRoce+qD+7m3Wg@mail.gmail.com/T/#u>[PATCH 4/5] riscv: KVM: Fix SBI TIME</a> "
` <a href=https://lore.kernel.org/kvm-riscv/CAAhSdy23nJq4Uj9amQ9T4iXtNoCSFLnOjjyp7pm6KdNbH7xkmA@mail.gmail.com/T/#u>[PATCH 5/5] riscv: KVM: Fix SBI sleep_type use</a>

<a href=https://lore.kernel.org/kvm-riscv/173958028389.1189761.4728178272323667525.b4-ty@google.com/T/#t>[PATCH v2 0/9] KVM: selftests: Binary stats fixes and infra updates</a>
 2025-02-15  0:50 UTC  (2+ messages)

<a href=https://lore.kernel.org/kvm-riscv/20250210213549.1867704-1-cleger@rivosinc.com/T/#t>[PATCH v2 00/15] riscv: add SBI FWFT misaligned exception delegation support</a>
 2025-02-14 13:55 UTC  (24+ messages)
` <a href=https://lore.kernel.org/kvm-riscv/6223225b-a7cf-452d-ae69-d895b5f23d62@sifive.com/T/#u>[PATCH v2 01/15] riscv: add Firmware Feature (FWFT) SBI extensions definitions</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250210213549.1867704-3-cleger@rivosinc.com/T/#u>[PATCH v2 02/15] riscv: misaligned: request misaligned exception from SBI</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250210213549.1867704-4-cleger@rivosinc.com/T/#u>[PATCH v2 03/15] riscv: misaligned: use on_each_cpu() for scalar misaligned access probing</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250210213549.1867704-5-cleger@rivosinc.com/T/#u>[PATCH v2 04/15] riscv: misaligned: use correct CONFIG_ ifdef for misaligned_access_speed</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250210213549.1867704-6-cleger@rivosinc.com/T/#u>[PATCH v2 05/15] riscv: misaligned: move emulated access uniformity check in a function</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250210213549.1867704-7-cleger@rivosinc.com/T/#u>[PATCH v2 06/15] riscv: misaligned: add a function to check misalign trap delegability</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250210213549.1867704-8-cleger@rivosinc.com/T/#u>[PATCH v2 07/15] riscv: misaligned: factorize trap handling</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250210213549.1867704-9-cleger@rivosinc.com/T/#u>[PATCH v2 08/15] riscv: misaligned: enable IRQs while handling misaligned accesses</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250210213549.1867704-10-cleger@rivosinc.com/T/#u>[PATCH v2 09/15] riscv: misaligned: use get_user() instead of __get_user()</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250210213549.1867704-11-cleger@rivosinc.com/T/#u>[PATCH v2 10/15] Documentation/sysctl: add riscv to unaligned-trap supported archs</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250210213549.1867704-12-cleger@rivosinc.com/T/#u>[PATCH v2 11/15] selftests: riscv: add misaligned access testing</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250210213549.1867704-13-cleger@rivosinc.com/T/#u>[PATCH v2 12/15] RISC-V: KVM: add SBI extension init()/deinit() functions</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250210213549.1867704-14-cleger@rivosinc.com/T/#u>[PATCH v2 13/15] RISC-V: KVM: add SBI extension reset callback</a>
` <a href=https://lore.kernel.org/kvm-riscv/57fbc08b-73fa-464f-b960-c4511d27598b@rivosinc.com/T/#u>[PATCH v2 14/15] RISC-V: KVM: add support for FWFT SBI extension</a>
` <a href=https://lore.kernel.org/kvm-riscv/Z6roumtGyFOfoOiw@debug.ba.rivosinc.com/T/#u>[PATCH v2 15/15] RISC-V: KVM: add support for SBI_FWFT_MISALIGNED_DELEG</a>

<a href=https://lore.kernel.org/kvm-riscv/20250214114423.1071621-1-cleger@rivosinc.com/T/#t>[kvm-unit-tests PATCH v7 0/6] riscv: add SBI SSE extension tests</a>
 2025-02-14 11:44 UTC  (7+ messages)
` <a href=https://lore.kernel.org/kvm-riscv/20250214114423.1071621-2-cleger@rivosinc.com/T/#u>[kvm-unit-tests PATCH v7 1/6] kbuild: Allow multiple asm-offsets file to be generated</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250214114423.1071621-3-cleger@rivosinc.com/T/#u>[kvm-unit-tests PATCH v7 2/6] riscv: Set .aux.o files as .PRECIOUS</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250214114423.1071621-4-cleger@rivosinc.com/T/#u>[kvm-unit-tests PATCH v7 3/6] riscv: Use asm-offsets to generate SBI_EXT_HSM values</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250214114423.1071621-5-cleger@rivosinc.com/T/#u>[kvm-unit-tests PATCH v7 4/6] riscv: lib: Add SBI SSE extension definitions</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250214114423.1071621-6-cleger@rivosinc.com/T/#u>[kvm-unit-tests PATCH v7 5/6] lib: riscv: Add SBI SSE support</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250214114423.1071621-7-cleger@rivosinc.com/T/#u>[kvm-unit-tests PATCH v7 6/6] riscv: sbi: Add SSE extension tests</a>

<a href=https://lore.kernel.org/kvm-riscv/20241125162200.1630845-1-cleger@rivosinc.com/T/#t>[kvm-unit-tests PATCH v4 0/5] riscv: add SBI SSE extension tests</a>
 2025-02-13  9:27 UTC  (4+ messages)
` <a href=https://lore.kernel.org/kvm-riscv/9668a9a9-217d-4977-b824-7ba8489caf60@rivosinc.com/T/#u>[kvm-unit-tests PATCH v4 5/5] riscv: sbi: Add</a> "

<a href=https://lore.kernel.org/kvm-riscv/Z6tpwskaTCfS2mjR@arm.com/T/#t>[kvmtool PATCH] riscv: Fix no params with nodefault segfault</a>
 2025-02-11 15:16 UTC  (2+ messages)

<a href=https://lore.kernel.org/kvm-riscv/173927413245.2100000.2379153198496895736.b4-ty@kernel.org/T/#t>[kvmtool PATCH 0/6] Add RISC-V ISA extensions based on Linux-6.13</a>
 2025-02-11 11:58 UTC  (10+ messages)
` <a href=https://lore.kernel.org/kvm-riscv/20250127132424.339957-2-apatel@ventanamicro.com/T/#u>[kvmtool PATCH 1/6] Sync-up headers with Linux-6.13 kernel</a>
` <a href="https://lore.kernel.org/kvm-riscv/CAK9=C2VPs=VLPWupSjzz_y4QRtL56eQC3DCJVEjrREy-qmbHVQ@mail.gmail.com/T/#u">[kvmtool PATCH 2/6] Add __KERNEL_DIV_ROUND_UP() macro</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250127132424.339957-4-apatel@ventanamicro.com/T/#u>[kvmtool PATCH 3/6] riscv: Add Svade extension support</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250127132424.339957-5-apatel@ventanamicro.com/T/#u>[kvmtool PATCH 4/6] riscv: Add Svadu</a> "
` <a href=https://lore.kernel.org/kvm-riscv/20250127132424.339957-6-apatel@ventanamicro.com/T/#u>[kvmtool PATCH 5/6] riscv: Add Smnpm</a> "
` <a href=https://lore.kernel.org/kvm-riscv/20250127132424.339957-7-apatel@ventanamicro.com/T/#u>[kvmtool PATCH 6/6] riscv: Add Ssnpm</a> "

<a href=https://lore.kernel.org/kvm-riscv/20250211000917.166856-1-mlevitsk@redhat.com/T/#t>[PATCH 0/3] KVM: extract lock_all_vcpus/unlock_all_vcpus</a>
 2025-02-11 10:40 UTC  (6+ messages)
` <a href=https://lore.kernel.org/kvm-riscv/20250211000917.166856-2-mlevitsk@redhat.com/T/#u>[PATCH 1/3] KVM: x86: move sev_lock/unlock_vcpus_for_migration to kvm_main.c</a>
` <a href="https://lore.kernel.org/kvm-riscv/CABgObfa6DGM4X5HKb6FHoeiitTp4ddVaUGLRqK+Z=a-JLc9Bzw@mail.gmail.com/T/#u">[PATCH 2/3] KVM: arm64: switch to using kvm_lock/unlock_all_vcpus</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250211000917.166856-4-mlevitsk@redhat.com/T/#u>[PATCH 3/3] RISC-V: KVM: switch to kvm_lock/unlock_all_vcpus</a>

<a href=https://lore.kernel.org/kvm-riscv/20250205-counter_delegation-v4-0-835cfa88e3b1@rivosinc.com/T/#t>[PATCH v4 00/21] Add Counter delegation ISA extension support</a>
 2025-02-07 16:53 UTC  (32+ messages)
` <a href=https://lore.kernel.org/kvm-riscv/20250205-counter_delegation-v4-1-835cfa88e3b1@rivosinc.com/T/#u>[PATCH v4 01/21] perf pmu-events: Add functions in jevent.py to parse counter and event info for hardware aware grouping</a>
` <a href=https://lore.kernel.org/kvm-riscv/76865725-35ce-48c6-822f-ea6cf817cee3@rivosinc.com/T/#u>[PATCH v4 02/21] RISC-V: Add Sxcsrind ISA extension CSR definitions</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250205-counter_delegation-v4-3-835cfa88e3b1@rivosinc.com/T/#u>[PATCH v4 03/21] RISC-V: Add Sxcsrind ISA extension definition and parsing</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250205-counter_delegation-v4-4-835cfa88e3b1@rivosinc.com/T/#u>[PATCH v4 04/21] dt-bindings: riscv: add Sxcsrind ISA extension description</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250205-counter_delegation-v4-5-835cfa88e3b1@rivosinc.com/T/#u>[PATCH v4 05/21] RISC-V: Define indirect CSR access helpers</a>
` <a href=https://lore.kernel.org/kvm-riscv/7aace8a9-0e62-4156-9c50-f7b399c4eba2@rivosinc.com/T/#u>[PATCH v4 06/21] RISC-V: Add Smcntrpmf extension parsing</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250205-counter_delegation-v4-7-835cfa88e3b1@rivosinc.com/T/#u>[PATCH v4 07/21] dt-bindings: riscv: add Smcntrpmf ISA extension description</a>
` <a href=https://lore.kernel.org/kvm-riscv/bcb10a3a-162b-4a8c-a479-38f4168cea9a@rivosinc.com/T/#u>[PATCH v4 08/21] RISC-V: Add Sscfg extension CSR definition</a>
` <a href=https://lore.kernel.org/kvm-riscv/d03581a9-495d-47df-99f2-96065b06ee8f@rivosinc.com/T/#u>[PATCH v4 09/21] RISC-V: Add Ssccfg ISA extension definition and parsing</a>
` <a href=https://lore.kernel.org/kvm-riscv/173883115938.126290.3444587267516997369.robh@kernel.org/T/#u>[PATCH v4 10/21] dt-bindings: riscv: add Counter delegation ISA extensions description</a>
` <a href=https://lore.kernel.org/kvm-riscv/330c8c8f-4678-431b-95f6-9117817cf28d@rivosinc.com/T/#u>[PATCH v4 11/21] RISC-V: perf: Restructure the SBI PMU code</a>
` <a href=https://lore.kernel.org/kvm-riscv/586dc43d-74cd-413b-86e2-545384ad796f@rivosinc.com/T/#u>[PATCH v4 12/21] RISC-V: perf: Modify the counter discovery mechanism</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250205-counter_delegation-v4-13-835cfa88e3b1@rivosinc.com/T/#u>[PATCH v4 13/21] RISC-V: perf: Add a mechanism to defined legacy event encoding</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250205-counter_delegation-v4-14-835cfa88e3b1@rivosinc.com/T/#u>[PATCH v4 14/21] RISC-V: perf: Implement supervisor counter delegation support</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250205-counter_delegation-v4-15-835cfa88e3b1@rivosinc.com/T/#u>[PATCH v4 15/21] RISC-V: perf: Skip PMU SBI extension when not implemented</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250205-counter_delegation-v4-16-835cfa88e3b1@rivosinc.com/T/#u>[PATCH v4 16/21] RISC-V: perf: Use config2/vendor table for event to counter mapping</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250205-counter_delegation-v4-17-835cfa88e3b1@rivosinc.com/T/#u>[PATCH v4 17/21] RISC-V: perf: Add legacy event encodings via sysfs</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250205-counter_delegation-v4-18-835cfa88e3b1@rivosinc.com/T/#u>[PATCH v4 18/21] RISC-V: perf: Add Qemu virt machine events</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250205-counter_delegation-v4-19-835cfa88e3b1@rivosinc.com/T/#u>[PATCH v4 19/21] tools/perf: Support event code for arch standard events</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250205-counter_delegation-v4-20-835cfa88e3b1@rivosinc.com/T/#u>[PATCH v4 20/21] tools/perf: Pass the Counter constraint values in the pmu events</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250205-counter_delegation-v4-21-835cfa88e3b1@rivosinc.com/T/#u>[PATCH v4 21/21] Sync empty-pmu-events.c with autogenerated one</a>

<a href=https://lore.kernel.org/kvm-riscv/20250127-counter_delegation-v3-0-64894d7e16d5@rivosinc.com/T/#t>[PATCH v3 00/21] Add Counter delegation ISA extension support</a>
 2025-02-04  6:35 UTC  (28+ messages)
` <a href=https://lore.kernel.org/kvm-riscv/20250127-counter_delegation-v3-1-64894d7e16d5@rivosinc.com/T/#u>[PATCH v3 01/21] perf pmu-events: Add functions in jevent.py to parse counter and event info for hardware aware grouping</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250127-counter_delegation-v3-2-64894d7e16d5@rivosinc.com/T/#u>[PATCH v3 02/21] RISC-V: Add Sxcsrind ISA extension CSR definitions</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250127-counter_delegation-v3-3-64894d7e16d5@rivosinc.com/T/#u>[PATCH v3 03/21] RISC-V: Add Sxcsrind ISA extension definition and parsing</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250128-generous-subtract-32158b4ee05b@spud/T/#u>[PATCH v3 04/21] dt-bindings: riscv: add Sxcsrind ISA extension description</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250127-counter_delegation-v3-5-64894d7e16d5@rivosinc.com/T/#u>[PATCH v3 05/21] RISC-V: Define indirect CSR access helpers</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250127-counter_delegation-v3-6-64894d7e16d5@rivosinc.com/T/#u>[PATCH v3 06/21] RISC-V: Add Sscfg extension CSR definition</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250127-counter_delegation-v3-7-64894d7e16d5@rivosinc.com/T/#u>[PATCH v3 07/21] RISC-V: Add Ssccfg ISA extension definition and parsing</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250128-murky-shack-0ba8e6e65db6@spud/T/#u>[PATCH v3 08/21] dt-bindings: riscv: add Counter delegation ISA extensions description</a>
` <a href="https://lore.kernel.org/kvm-riscv/CAHBxVyFVYwQ=aiB+RBrQNMQiu4K4uzPgyz8Tn=dUjeN8KKd=sw@mail.gmail.com/T/#u">[PATCH v3 09/21] RISC-V: Add Smcntrpmf extension parsing</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250128-alkalize-gains-d7ff05cb8c71@spud/T/#u>[PATCH v3 10/21] dt-bindings: riscv: add Smcntrpmf ISA extension description</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250127-counter_delegation-v3-11-64894d7e16d5@rivosinc.com/T/#u>[PATCH v3 11/21] RISC-V: perf: Restructure the SBI PMU code</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250127-counter_delegation-v3-12-64894d7e16d5@rivosinc.com/T/#u>[PATCH v3 12/21] RISC-V: perf: Modify the counter discovery mechanism</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250127-counter_delegation-v3-13-64894d7e16d5@rivosinc.com/T/#u>[PATCH v3 13/21] RISC-V: perf: Add a mechanism to defined legacy event encoding</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250127-counter_delegation-v3-14-64894d7e16d5@rivosinc.com/T/#u>[PATCH v3 14/21] RISC-V: perf: Implement supervisor counter delegation support</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250127-counter_delegation-v3-15-64894d7e16d5@rivosinc.com/T/#u>[PATCH v3 15/21] RISC-V: perf: Skip PMU SBI extension when not implemented</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250127-counter_delegation-v3-16-64894d7e16d5@rivosinc.com/T/#u>[PATCH v3 16/21] RISC-V: perf: Use config2/vendor table for event to counter mapping</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250127-counter_delegation-v3-17-64894d7e16d5@rivosinc.com/T/#u>[PATCH v3 17/21] RISC-V: perf: Add legacy event encodings via sysfs</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250127-counter_delegation-v3-18-64894d7e16d5@rivosinc.com/T/#u>[PATCH v3 18/21] RISC-V: perf: Add Qemu virt machine events</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250127-counter_delegation-v3-19-64894d7e16d5@rivosinc.com/T/#u>[PATCH v3 19/21] tools/perf: Support event code for arch standard events</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250127-counter_delegation-v3-20-64894d7e16d5@rivosinc.com/T/#u>[PATCH v3 20/21] tools/perf: Pass the Counter constraint values in the pmu events</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250127-counter_delegation-v3-21-64894d7e16d5@rivosinc.com/T/#u>[PATCH v3 21/21] Sync empty-pmu-events.c with autogenerated one</a>

<a href=https://lore.kernel.org/kvm-riscv/173861014984.3409359.10285498075782232366.git-patchwork-notify@kernel.org/T/#t>[PATCH v2 0/3] Collect guest/host statistics during the redirected traps</a>
 2025-02-03 19:15 UTC  (2+ messages)

<a href=https://lore.kernel.org/kvm-riscv/173861014052.3409359.2500361473907016635.git-patchwork-notify@kernel.org/T/#t>[PATCH v2 0/4] RISC-V: KVM: Allow Svvptc/Zabha/Ziccrse exts for guests</a>
 2025-02-03 19:15 UTC  (2+ messages)

<a href=https://lore.kernel.org/kvm-riscv/20250129170138.174222-5-andrew.jones@linux.dev/T/#t>[kvm-unit-tests PATCH 0/3] riscv: sbi: Provide sbiret_report/check</a>
 2025-02-03 11:28 UTC  (9+ messages)
` <a href=https://lore.kernel.org/kvm-riscv/20250203-274aa2b6d359671fa0553ea4@orel/T/#u>[kvm-unit-tests PATCH 1/3] riscv: sbi: Improve gen_report</a>
` <a href=https://lore.kernel.org/kvm-riscv/ab4288e7-1bd3-4fe3-bd41-71bdea3372b7@rivosinc.com/T/#u>[kvm-unit-tests PATCH 2/3] riscv: sbi: Export sbiret_report/check</a>
` <a href=https://lore.kernel.org/kvm-riscv/20250203-26ef848b21403f95e4f37652@orel/T/#u>[kvm-unit-tests PATCH 3/3] riscv: sbi: Add sbiret_report_error</a>

<a href=https://lore.kernel.org/kvm-riscv/20250129-4e54cccfa2abab6dba9a608b@orel/T/#t>[kvm-unit-tests PATCH v3 0/2] Add support for SBI FWFT extension testing</a>
 2025-02-03  8:47 UTC  (7+ messages)
` <a href=https://lore.kernel.org/kvm-riscv/20250128141543.1338677-2-cleger@rivosinc.com/T/#u>[kvm-unit-tests PATCH v3 1/2] riscv: Add "-deps" handling for tests</a>
` <a href=https://lore.kernel.org/kvm-riscv/242979a7-8264-4768-894a-e566901cbbef@rivosinc.com/T/#u>[kvm-unit-tests PATCH v3 2/2] riscv: Add tests for SBI FWFT extension</a>

<a href=https://lore.kernel.org/kvm-riscv/20241221214223.3046298-1-arnd@kernel.org/T/#t>[PATCH v2 0/5] KVM: drop 32-bit host support on all architectures</a>
 2025-02-03  5:43 UTC  (6+ messages)
` <a href=https://lore.kernel.org/kvm-riscv/44468c97-06e6-4bfe-930d-444ab7ead90d@sifive.com/T/#u>[PATCH v2 2/5] riscv: kvm: drop 32-bit host support</a>
` <a href=https://lore.kernel.org/kvm-riscv/Z5_ksID8Gv_Tg5F7@probook/T/#u>[PATCH v2 4/5] powerpc: kvm: drop 32-bit book3s</a>

<a href="https://lore.kernel.org/kvm-riscv/CAK9=C2UUnP0xV-p6NMH8ma2-hB2K52_5Ug-OKJWcSq1xwBXCFw@mail.gmail.com/T/#t">[QUESTION] Understanding in-kernel irqchip (APLIC + IMSIC) behavior with multiple devices and interrupt handling</a>
 2025-01-31 17:06 UTC  (3+ messages)

<a href=https://lore.kernel.org/kvm-riscv/20250129-a3d20dcf21f54ad5650d284c@orel/T/#t>[kvm-unit-tests PATCH] riscv: efi: Bump number of memregions</a>
 2025-01-29 17:14 UTC  (2+ messages)

<a href=https://lore.kernel.org/kvm-riscv/20250123165405.3524478-1-cleger@rivosinc.com/T/#t>[kvm-unit-tests PATCH v2 0/2] Add support for SBI FWFT extension testing</a>
 2025-01-24 16:45 UTC  (5+ messages)
` <a href=https://lore.kernel.org/kvm-riscv/20250123165405.3524478-2-cleger@rivosinc.com/T/#u>[kvm-unit-tests PATCH v2 1/2] riscv: Add "-deps" handling for tests</a>
` <a href=https://lore.kernel.org/kvm-riscv/dd156ff1-3425-491a-830f-ce28abc6ed7e@rivosinc.com/T/#u>[kvm-unit-tests PATCH v2 2/2] riscv: Add tests for SBI FWFT extension</a>

<a href=https://lore.kernel.org/kvm-riscv/20250123235427.9C759423EDF3739A@gosfordukfinanceltd.com/T/#u>RE: NEW BUSINESS PLAN</a>
 2025-01-24  7:54 UTC 

<a href=https://lore.kernel.org/kvm-riscv/20250106155321.1109586-1-cleger@rivosinc.com/T/#t>[kvm-unit-tests PATCH 0/2] Add support for SBI FWFT extension testing</a>
 2025-01-21 10:59 UTC  (4+ messages)
` <a href=https://lore.kernel.org/kvm-riscv/788fe888-c07e-4d2f-9e7b-916ec9e509e9@rivosinc.com/T/#u>[kvm-unit-tests PATCH 2/2] riscv: Add tests for SBI FWFT extension</a>
</pre><hr><pre id=nav>page: <a href="https://lore.kernel.org/kvm-riscv/?t=20250120164350" rel=next>next (older)</a>
- recent:[<b>subjects (threaded)</b>|<a href=https://lore.kernel.org/kvm-riscv/topics_new.html>topics (new)</a>|<a href=https://lore.kernel.org/kvm-riscv/topics_active.html>topics (active)</a>]</pre><hr><pre>This is a public inbox, see <a href=https://lore.kernel.org/kvm-riscv/_/text/mirror/>mirroring instructions</a>
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).</pre><div style=all:initial><div style=all:initial id=__hcfy__><template shadowrootmode=open><style class=sf-hidden>#root{-webkit-text-size-adjust:100%;box-sizing:border-box;font-size:14px;font-weight:400;letter-spacing:0;line-height:1.28581;text-transform:none;color:#182026;font-family:-apple-system,"BlinkMacSystemFont","Segoe UI","Roboto","Oxygen","Ubuntu","Cantarell","Open Sans","Helvetica Neue","Icons16",sans-serif;touch-action:manipulation}#root>.bp5-portal{z-index:9999999999}</style><style class=sf-hidden>#translate-panel{background-color:#f6f7f9;display:flex;flex-direction:column;padding-bottom:8px}.bp5-dark #translate-panel{background-color:#252a31}#translate-panel .fixed{flex-shrink:0;margin-bottom:10px}#translate-panel .body{flex-grow:1;overflow:auto;overscroll-behavior:contain}#translate-panel .body::-webkit-scrollbar{width:8px;background-color:rgba(0,0,0,0);-webkit-border-radius:100px}#translate-panel .body::-webkit-scrollbar:hover{background-color:rgba(0,0,0,.09)}#translate-panel .body::-webkit-scrollbar-thumb:vertical{background:rgba(0,0,0,.5);-webkit-border-radius:100px}#translate-panel .body::-webkit-scrollbar-thumb:vertical:active{background:rgba(0,0,0,.61);-webkit-border-radius:100px}#translate-panel.size-small,#translate-panel.size-small h6.bp5-heading,#translate-panel.size-small .bp5-control.bp5-large,#translate-panel.size-small textarea.bp5-input.bp5-small{font-size:14px}#translate-panel.size-small .phonetic-item,#translate-panel.size-small .quick-settings a{font-size:12px}#translate-panel.size-middle,#translate-panel.size-middle h6.bp5-heading,#translate-panel.size-middle .bp5-control.bp5-large,#translate-panel.size-middle textarea.bp5-input{font-size:18px}#translate-panel.size-middle .phonetic-item,#translate-panel.size-middle .quick-settings a{font-size:14px}#translate-panel.size-large,#translate-panel.size-large h6.bp5-heading,#translate-panel.size-large .bp5-control.bp5-large,#translate-panel.size-large textarea.bp5-input.bp5-large{font-size:22px}#translate-panel.size-large .source,#translate-panel.size-large .phonetic-item,#translate-panel.size-large .quick-settings a{font-size:18px}#translate-panel .bp5-button.bp5-small,#translate-panel .bp5-small .bp5-button{min-height:20px;min-width:20px}#translate-panel .header{display:flex;align-items:center;padding:4px 6px 4px 10px;border-bottom:1px solid #d1d1d1}.bp5-dark #translate-panel .header{border-bottom-color:rgba(17,20,24,.4)}#translate-panel .header .drag-block{min-width:5px;flex-shrink:0;flex-grow:1;align-self:stretch}#translate-panel .header .left{flex-shrink:0;display:flex}#translate-panel .header .right{flex-shrink:0;display:flex;align-items:center}#translate-panel .header .right .bp5-icon-arrow-right{flex-shrink:0;margin:0 5px}#translate-panel .header .right>.bp5-button{flex-shrink:0;margin:0 1px}#translate-panel .header .right>.bp5-button:last-child{margin-right:0}#translate-panel .quick-settings{padding:4px 9px;margin:0 1px}#translate-panel .quick-settings>div{margin-bottom:5px}#translate-panel .quick-settings .bp5-control{margin-bottom:0}#translate-panel .query-text{position:relative;padding:10px 10px 2px 10px}#translate-panel .query-text textarea.bp5-input{min-height:44px;font-family:system-ui,-apple-system,"Segoe UI","Roboto","Ubuntu","Cantarell","Noto Sans",sans-serif,"Apple Color Emoji","Segoe UI Emoji","Segoe UI Symbol","Noto Color Emoji";overscroll-behavior:contain}#translate-panel .query-text .translate-btn{position:absolute;opacity:.6}#translate-panel .query-text .translate-btn:hover{opacity:1}#translate-panel .body{padding:0 10px}#translate-panel .body .bp5-card:first-child{margin-top:1px}#translate-panel .body .bp5-card:last-child{margin-bottom:1px}#translate-panel .body .no-api{margin:20px 0}.result-block{margin:8px 0;padding:2px 5px}.result-block .bp5-button{visibility:hidden}.result-block .error .bp5-button,.result-block:hover .bp5-button{visibility:visible}.result-block .legend{display:flex;align-items:center;justify-content:space-between}.result-block .legend .legend-left{display:flex;align-items:center}.result-block .legend .api-ico,.result-block .legend .bp5-heading{flex-shrink:0;white-space:nowrap}.result-block .legend .api-ico{display:inline-block;width:14px;height:14px;background-size:contain;margin-right:3px}.result-block .legend .bp5-heading{margin-bottom:0;margin-right:10px}.result-block .legend .source{cursor:pointer;font-size:12px;display:inline-flex;align-items:center}.result-block .legend .source .source-text{overflow:hidden}.result-block .legend .source .bp5-icon{position:relative;top:-1px;margin-left:1px}.result-block .phonetic{display:flex;flex-wrap:wrap}.result-block .phonetic .phonetic-item{display:flex;align-items:center;font-size:12px}.result-block .phonetic .phonetic-item:not(:last-child){margin-right:12px}.result-block .common-result p{line-height:1.3;margin:2px 0;overflow-wrap:break-word}.result-block .common-result .dict a{text-decoration:underline}.result-block .error{font-size:12px;padding:5px 10px}.result-block .dict-pos{margin-right:5px}.external-translators{margin-bottom:3px;padding:0;display:flex;flex-wrap:wrap}.external-translators>div{margin:0 5px 5px 0}.quick-links a{margin:0 5px 5px 0}#popper-container{width:250px;max-width:100%;position:absolute;left:0;top:0;z-index:9999999998;touch-action:none;transition:opacity .2s;background-color:#f6f7f9}.bp5-dark #popper-container{background-color:#252a31}#popper-container.show{opacity:1;pointer-events:auto;-moz-user-select:auto;user-select:auto}#popper-container,#popper-container[data-popper-reference-hidden=true]{opacity:0;pointer-events:none;-moz-user-select:none;user-select:none}#popper-container .drag-block{cursor:-webkit-grab;cursor:grab}#popper-container.pin{position:fixed}#popper-container.pin .arrow{display:none}#popper-container .arrow,#popper-container .arrow::before{position:absolute;width:8px;height:8px;z-index:-1}#popper-container .arrow::before{content:"";transform:rotate(45deg);background:#f6f7f9}.bp5-dark #popper-container .arrow::before{background-color:#252a31}#popper-container .arrow{display:none}#popper-container.show[data-popper-placement]:not([data-popper-reference-hidden=true]) .arrow{display:block}#popper-container[data-popper-placement^=top] .arrow{bottom:-5px}#popper-container[data-popper-placement^=top] .arrow::before{border-right:1px solid #d1d1d1;border-bottom:1px solid #d1d1d1}#popper-container[data-popper-placement^=bottom] .arrow{top:-5px}#popper-container[data-popper-placement^=bottom] .arrow::before{border-left:1px solid #d1d1d1;border-top:1px solid #d1d1d1}#popper-container[data-popper-placement^=left] .arrow{right:-5px}#popper-container[data-popper-placement^=left] .arrow::before{border-right:1px solid #d1d1d1;border-top:1px solid #d1d1d1}#popper-container[data-popper-placement^=right] .arrow{left:-5px}#popper-container[data-popper-placement^=right] .arrow::before{border-left:1px solid #d1d1d1;border-bottom:1px solid #d1d1d1}#translate-btn{display:none;position:absolute;z-index:9999999999;left:0;top:0}#translate-btn .bp5-button{padding:2px;min-width:0;min-height:0}#translate-btn .btn-icon{width:18px;height:18px;background-image:url(moz-extension://19651fe5-a2eb-4315-b2c9-0ae3c022c917/logo.png);background-size:contain}.bp5-dark #translate-btn .btn-icon{background-image:url(moz-extension://19651fe5-a2eb-4315-b2c9-0ae3c022c917/logowhite36.png)}#translate-btn.show{display:block}.translate-type-selector .bp5-label{display:inline}.translate-type-selector .bp5-radio{margin-bottom:0}#ocr-container{position:fixed;z-index:99999999999999;left:0;top:0;right:0;bottom:0}#ocr-container .toolbar{display:none;position:absolute;z-index:1}#ocr-container img{max-width:100%}#app{cursor:default}.switch-pin{flex-shrink:0;cursor:pointer}.switch-pin .bp5-icon-pin{transition:transform .2s,color .2s;transform:rotate(-45deg)}.pin .switch-pin .bp5-icon-pin{transform:rotate(-70deg)}.cut-btn{margin-left:2px}.app-toaster-container{position:fixed!important;z-index:9999999999!important}.app-toaster-container .bp5-toast{min-width:auto}#web-trs-panel .app-toaster-container{padding-right:0;padding-left:0}#web-trs-panel .page-trs-form-group{margin:0 0 0 0;align-items:center}#web-trs-panel .page-trs-form-group>label{width:70px}</style><div id=root dir=ltr><div id=app><div id=translate-btn class=sf-hidden></div><div id=popper-container style=width:290px;transform:translate(0px) class=bp5-elevation-4><div id=translate-panel class=size-small><div class=fixed><div class=header><div class=left><div class=switch-pin><button type=button class="bp5-button bp5-minimal bp5-small"><span aria-hidden=true class="bp5-icon bp5-icon-pin"><svg data-icon=pin height=14 role=img viewBox="0 0 16 16" width=14><path d="M9.41.92c-.51.51-.41 1.5.15 2.56L4.34 7.54C2.8 6.48 1.45 6.05.92 6.58l3.54 3.54-3.54 4.95 4.95-3.54 3.54 3.54c.53-.53.1-1.88-.96-3.42l4.06-5.22c1.06.56 2.04.66 2.55.15L9.41.92z" fill-rule=evenodd></path></svg></span></button></div><button type=button title=图片翻译 class="bp5-button bp5-minimal bp5-small"><span aria-hidden=true class="bp5-icon bp5-icon-media"><svg data-icon=media height=14 role=img viewBox="0 0 16 16" width=14><path d="M11.99 6.99c.55 0 1-.45 1-1s-.45-1-1-1-1 .45-1 1 .45 1 1 1zm3-5h-14c-.55 0-1 .45-1 1v10c0 .55.45 1 1 1h14c.55 0 1-.45 1-1v-10c0-.55-.45-1-1-1zm-1 9l-5-3-1 2-3-4-3 5v-7h12v7z" fill-rule=evenodd></path></svg></span></button><button type=button title=语音翻译 class="bp5-button bp5-minimal bp5-small"><span class=bp5-icon><svg version=1.1 id=Capa_1 width=14 height=14 xmlns=http://www.w3.org/2000/svg xmlns:xlink=http://www.w3.org/1999/xlink x=0px y=0px viewBox="0 0 490.9 490.9" xml:space=preserve><g><g><path d="M245.5,322.9c53,0,96.2-43.2,96.2-96.2V96.2c0-53-43.2-96.2-96.2-96.2s-96.2,43.2-96.2,96.2v130.5 C149.3,279.8,192.5,322.9,245.5,322.9z M173.8,96.2c0-39.5,32.2-71.7,71.7-71.7s71.7,32.2,71.7,71.7v130.5 c0,39.5-32.2,71.7-71.7,71.7s-71.7-32.2-71.7-71.7V96.2z"></path><path d="M94.4,214.5c-6.8,0-12.3,5.5-12.3,12.3c0,85.9,66.7,156.6,151.1,162.8v76.7h-63.9c-6.8,0-12.3,5.5-12.3,12.3 s5.5,12.3,12.3,12.3h152.3c6.8,0,12.3-5.5,12.3-12.3s-5.5-12.3-12.3-12.3h-63.9v-76.7c84.4-6.3,151.1-76.9,151.1-162.8 c0-6.8-5.5-12.3-12.3-12.3s-12.3,5.5-12.3,12.3c0,76.6-62.3,138.9-138.9,138.9s-138.9-62.3-138.9-138.9 C106.6,220,101.2,214.5,94.4,214.5z"></path></g></g></svg></span></button></div><div class=drag-block title=按住不放可以拖动></div><div class=right><button type=button disabled title=添加到收藏夹 class="bp5-button bp5-disabled bp5-minimal bp5-small" tabindex=-1><span aria-hidden=true class="bp5-icon bp5-icon-star-empty"><svg data-icon=star-empty height=14 role=img viewBox="0 0 16 16" width=14><path d="M16 6.11l-5.53-.84L8 0 5.53 5.27 0 6.11l4 4.1L3.06 16 8 13.27 12.94 16 12 10.21l4-4.1zM4.91 13.2l.59-3.62L3 7.02l3.45-.53L8 3.2l1.55 3.29 3.45.53-2.5 2.56.59 3.62L8 11.49 4.91 13.2z" fill-rule=evenodd></path></svg></span></button><button type=button class="bp5-button bp5-minimal bp5-small settings" title=快捷设置><span aria-hidden=true class="bp5-icon bp5-icon-cog"><svg data-icon=cog height=14 role=img viewBox="0 0 16 16" width=14><path d="M15.19 6.39h-1.85c-.11-.37-.27-.71-.45-1.04l1.36-1.36c.31-.31.31-.82 0-1.13l-1.13-1.13a.803.803 0 00-1.13 0l-1.36 1.36c-.33-.17-.67-.33-1.04-.44V.79c0-.44-.36-.8-.8-.8h-1.6c-.44 0-.8.36-.8.8v1.86c-.39.12-.75.28-1.1.47l-1.3-1.3c-.3-.3-.79-.3-1.09 0L1.82 2.91c-.3.3-.3.79 0 1.09l1.3 1.3c-.2.34-.36.7-.48 1.09H.79c-.44 0-.8.36-.8.8v1.6c0 .44.36.8.8.8h1.85c.11.37.27.71.45 1.04l-1.36 1.36c-.31.31-.31.82 0 1.13l1.13 1.13c.31.31.82.31 1.13 0l1.36-1.36c.33.18.67.33 1.04.44v1.86c0 .44.36.8.8.8h1.6c.44 0 .8-.36.8-.8v-1.86c.39-.12.75-.28 1.1-.47l1.3 1.3c.3.3.79.3 1.09 0l1.09-1.09c.3-.3.3-.79 0-1.09l-1.3-1.3c.19-.35.36-.71.48-1.1h1.85c.44 0 .8-.36.8-.8v-1.6a.816.816 0 00-.81-.79zm-7.2 4.6c-1.66 0-3-1.34-3-3s1.34-3 3-3 3 1.34 3 3-1.34 3-3 3z" fill-rule=evenodd></path></svg></span></button><button type=button title=关闭(Esc) class="bp5-button bp5-minimal bp5-small"><span aria-hidden=true class="bp5-icon bp5-icon-cross"><svg data-icon=cross height=18 role=img viewBox="0 0 16 16" width=18><path d="M9.41 8l3.29-3.29c.19-.18.3-.43.3-.71a1.003 1.003 0 00-1.71-.71L8 6.59l-3.29-3.3a1.003 1.003 0 00-1.42 1.42L6.59 8 3.3 11.29c-.19.18-.3.43-.3.71a1.003 1.003 0 001.71.71L8 9.41l3.29 3.29c.18.19.43.3.71.3a1.003 1.003 0 00.71-1.71L9.41 8z" fill-rule=evenodd></path></svg></span></button></div></div><div class=bp5-collapse><div class="bp5-collapse-body sf-hidden" aria-hidden=true></div></div></div><div class=body><p>请输入需要翻译的文本。</p></div></div><div class="arrow sf-hidden"></div></div><div id=web-trs-panel></div></div></div></template></div></div><script data-template-shadow-root>(()=>{document.currentScript.remove();processNode(document);function processNode(node){node.querySelectorAll("template[shadowrootmode]").forEach(element=>{let shadowRoot = element.parentElement.shadowRoot;if (!shadowRoot) {try {shadowRoot=element.parentElement.attachShadow({mode:element.getAttribute("shadowrootmode"),delegatesFocus:element.getAttribute("shadowrootdelegatesfocus")!=null,clonable:element.getAttribute("shadowrootclonable")!=null,serializable:element.getAttribute("shadowrootserializable")!=null});shadowRoot.innerHTML=element.innerHTML;element.remove()} catch (error) {} if (shadowRoot) {processNode(shadowRoot)}}})}})()</script>