<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="matmul" solutionName="sol1" date="2024-11-22T18:58:59.406+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_BREADY' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T18:58:59.311+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWUSER' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T18:58:59.293+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWREGION' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T18:58:59.281+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWQOS' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T18:58:59.272+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWPROT' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T18:58:59.261+0200" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
