
*** Running vivado
    with args -log design_1_rst_ps7_0_100M_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rst_ps7_0_100M_1.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_rst_ps7_0_100M_1.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1057.559 ; gain = 127.086 ; free physical = 1994 ; free virtual = 11310
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/synth/design_1_rst_ps7_0_100M_1.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1' (7#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/synth/design_1_rst_ps7_0_100M_1.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.027 ; gain = 168.555 ; free physical = 1928 ; free virtual = 11244
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.027 ; gain = 168.555 ; free physical = 1946 ; free virtual = 11263
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1475.590 ; gain = 0.000 ; free physical = 1502 ; free virtual = 10838
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:56 . Memory (MB): peak = 1475.590 ; gain = 545.117 ; free physical = 1254 ; free virtual = 10590
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:56 . Memory (MB): peak = 1475.590 ; gain = 545.117 ; free physical = 1254 ; free virtual = 10590
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:56 . Memory (MB): peak = 1475.590 ; gain = 545.117 ; free physical = 1253 ; free virtual = 10589
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:56 . Memory (MB): peak = 1475.590 ; gain = 545.117 ; free physical = 1225 ; free virtual = 10561
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:57 . Memory (MB): peak = 1475.590 ; gain = 545.117 ; free physical = 1193 ; free virtual = 10529
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:01:05 . Memory (MB): peak = 1475.590 ; gain = 545.117 ; free physical = 1129 ; free virtual = 10465
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:05 . Memory (MB): peak = 1475.590 ; gain = 545.117 ; free physical = 1129 ; free virtual = 10465
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:01:05 . Memory (MB): peak = 1475.590 ; gain = 545.117 ; free physical = 1111 ; free virtual = 10447
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:01:05 . Memory (MB): peak = 1475.590 ; gain = 545.117 ; free physical = 1111 ; free virtual = 10447
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:01:05 . Memory (MB): peak = 1475.590 ; gain = 545.117 ; free physical = 1111 ; free virtual = 10447
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:01:05 . Memory (MB): peak = 1475.590 ; gain = 545.117 ; free physical = 1111 ; free virtual = 10447
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:01:05 . Memory (MB): peak = 1475.590 ; gain = 545.117 ; free physical = 1111 ; free virtual = 10447
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:01:05 . Memory (MB): peak = 1475.590 ; gain = 545.117 ; free physical = 1110 ; free virtual = 10446
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:01:05 . Memory (MB): peak = 1475.590 ; gain = 545.117 ; free physical = 1110 ; free virtual = 10446

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:01:05 . Memory (MB): peak = 1475.590 ; gain = 545.117 ; free physical = 1110 ; free virtual = 10446
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:04 . Memory (MB): peak = 1475.590 ; gain = 477.613 ; free physical = 1103 ; free virtual = 10439
