-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel is
generic (
    C_M_AXI_A_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_A_ID_WIDTH : INTEGER := 1;
    C_M_AXI_A_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_A_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_A_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_A_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_A_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_A_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_C_ID_WIDTH : INTEGER := 1;
    C_M_AXI_C_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_C_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_A_USER_VALUE : INTEGER := 0;
    C_M_AXI_A_PROT_VALUE : INTEGER := 0;
    C_M_AXI_A_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_C_USER_VALUE : INTEGER := 0;
    C_M_AXI_C_PROT_VALUE : INTEGER := 0;
    C_M_AXI_C_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_A_AWVALID : OUT STD_LOGIC;
    m_axi_A_AWREADY : IN STD_LOGIC;
    m_axi_A_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_A_ADDR_WIDTH-1 downto 0);
    m_axi_A_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_A_ID_WIDTH-1 downto 0);
    m_axi_A_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_A_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_A_AWUSER_WIDTH-1 downto 0);
    m_axi_A_WVALID : OUT STD_LOGIC;
    m_axi_A_WREADY : IN STD_LOGIC;
    m_axi_A_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_A_DATA_WIDTH-1 downto 0);
    m_axi_A_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_A_DATA_WIDTH/8-1 downto 0);
    m_axi_A_WLAST : OUT STD_LOGIC;
    m_axi_A_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_A_ID_WIDTH-1 downto 0);
    m_axi_A_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_A_WUSER_WIDTH-1 downto 0);
    m_axi_A_ARVALID : OUT STD_LOGIC;
    m_axi_A_ARREADY : IN STD_LOGIC;
    m_axi_A_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_A_ADDR_WIDTH-1 downto 0);
    m_axi_A_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_A_ID_WIDTH-1 downto 0);
    m_axi_A_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_A_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_A_ARUSER_WIDTH-1 downto 0);
    m_axi_A_RVALID : IN STD_LOGIC;
    m_axi_A_RREADY : OUT STD_LOGIC;
    m_axi_A_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_A_DATA_WIDTH-1 downto 0);
    m_axi_A_RLAST : IN STD_LOGIC;
    m_axi_A_RID : IN STD_LOGIC_VECTOR (C_M_AXI_A_ID_WIDTH-1 downto 0);
    m_axi_A_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_A_RUSER_WIDTH-1 downto 0);
    m_axi_A_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_BVALID : IN STD_LOGIC;
    m_axi_A_BREADY : OUT STD_LOGIC;
    m_axi_A_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_BID : IN STD_LOGIC_VECTOR (C_M_AXI_A_ID_WIDTH-1 downto 0);
    m_axi_A_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_A_BUSER_WIDTH-1 downto 0);
    m_axi_C_AWVALID : OUT STD_LOGIC;
    m_axi_C_AWREADY : IN STD_LOGIC;
    m_axi_C_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_C_ADDR_WIDTH-1 downto 0);
    m_axi_C_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_C_ID_WIDTH-1 downto 0);
    m_axi_C_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_C_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_C_AWUSER_WIDTH-1 downto 0);
    m_axi_C_WVALID : OUT STD_LOGIC;
    m_axi_C_WREADY : IN STD_LOGIC;
    m_axi_C_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_C_DATA_WIDTH-1 downto 0);
    m_axi_C_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_C_DATA_WIDTH/8-1 downto 0);
    m_axi_C_WLAST : OUT STD_LOGIC;
    m_axi_C_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_C_ID_WIDTH-1 downto 0);
    m_axi_C_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_C_WUSER_WIDTH-1 downto 0);
    m_axi_C_ARVALID : OUT STD_LOGIC;
    m_axi_C_ARREADY : IN STD_LOGIC;
    m_axi_C_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_C_ADDR_WIDTH-1 downto 0);
    m_axi_C_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_C_ID_WIDTH-1 downto 0);
    m_axi_C_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_C_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_C_ARUSER_WIDTH-1 downto 0);
    m_axi_C_RVALID : IN STD_LOGIC;
    m_axi_C_RREADY : OUT STD_LOGIC;
    m_axi_C_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_C_DATA_WIDTH-1 downto 0);
    m_axi_C_RLAST : IN STD_LOGIC;
    m_axi_C_RID : IN STD_LOGIC_VECTOR (C_M_AXI_C_ID_WIDTH-1 downto 0);
    m_axi_C_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_C_RUSER_WIDTH-1 downto 0);
    m_axi_C_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_BVALID : IN STD_LOGIC;
    m_axi_C_BREADY : OUT STD_LOGIC;
    m_axi_C_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_BID : IN STD_LOGIC_VECTOR (C_M_AXI_C_ID_WIDTH-1 downto 0);
    m_axi_C_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_C_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of top_kernel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "top_kernel_top_kernel,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=919506,HLS_SYN_TPT=none,HLS_SYN_MEM=68,HLS_SYN_DSP=0,HLS_SYN_FF=2623,HLS_SYN_LUT=3616,HLS_VERSION=2025_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (74 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (74 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (74 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (74 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (74 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (74 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (74 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (74 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (74 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (74 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (74 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (74 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv64_4000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv25_4000 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000100000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv38_0 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal A_DRAM : STD_LOGIC_VECTOR (63 downto 0);
    signal C_DRAM : STD_LOGIC_VECTOR (63 downto 0);
    signal A_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal A_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal C_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal C_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal C_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal C_DRAM_read_reg_1395 : STD_LOGIC_VECTOR (63 downto 0);
    signal A_addr_reg_1400 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln15_fu_451_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln15_reg_1409 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_5_fu_461_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_5_reg_1414 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln16_fu_480_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln16_reg_1429 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal add_ln17_fu_490_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln17_reg_1434 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln17_fu_499_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln17_reg_1439 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln25_fu_516_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln25_reg_1447 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal tmp_6_fu_526_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_6_reg_1452 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln29_fu_545_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln29_reg_1468 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal conv_i366_fu_629_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal conv_i366_reg_1478 : STD_LOGIC_VECTOR (37 downto 0);
    signal row_sum_fu_695_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal add_ln37_fu_709_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln37_reg_1491 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal zext_ln38_1_fu_724_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln38_1_reg_1496 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal add_ln43_fu_856_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln43_reg_1514 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal zext_ln43_fu_862_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln43_reg_1519 : STD_LOGIC_VECTOR (13 downto 0);
    signal C_addr_reg_1532 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln47_fu_896_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln47_reg_1542 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal sext_ln55_fu_988_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln55_reg_1552 : STD_LOGIC_VECTOR (40 downto 0);
    signal col_sum_fu_1054_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal add_ln55_fu_1068_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln55_reg_1565 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal zext_ln56_1_fu_1091_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_1_reg_1570 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln56_3_fu_1319_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln56_3_reg_1580 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal add_ln60_fu_1336_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln60_reg_1588 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal tmp_7_fu_1346_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_reg_1593 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln61_fu_1360_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln61_reg_1601 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal C_1_load_reg_1611 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal A_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal C_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal A_0_AWREADY : STD_LOGIC;
    signal A_0_WREADY : STD_LOGIC;
    signal A_0_ARVALID : STD_LOGIC;
    signal A_0_ARREADY : STD_LOGIC;
    signal A_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal A_0_RVALID : STD_LOGIC;
    signal A_0_RREADY : STD_LOGIC;
    signal A_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal A_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal A_0_BVALID : STD_LOGIC;
    signal C_0_AWVALID : STD_LOGIC;
    signal C_0_AWREADY : STD_LOGIC;
    signal C_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal C_0_WVALID : STD_LOGIC;
    signal C_0_WREADY : STD_LOGIC;
    signal C_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal C_0_ARREADY : STD_LOGIC;
    signal C_0_RVALID : STD_LOGIC;
    signal C_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal C_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal C_0_BVALID : STD_LOGIC;
    signal C_0_BREADY : STD_LOGIC;
    signal j_reg_327 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln15_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal j_2_reg_338 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln25_fu_510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_32_reg_349 : STD_LOGIC_VECTOR (23 downto 0);
    signal j_3_reg_361 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln29_fu_539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal i_3_reg_372 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln43_fu_850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_33_reg_383 : STD_LOGIC_VECTOR (23 downto 0);
    signal i_4_reg_395 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln47_fu_890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal j_4_reg_406 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln60_fu_1330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln17_1_fu_503_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln30_1_fu_560_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln37_fu_703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln48_fu_919_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln55_fu_1062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln62_2_fu_1375_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln61_fu_1354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln15_fu_427_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln60_fu_875_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_184 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal icmp_ln16_fu_474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_200 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal j_1_fu_204 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal i_2_fu_208 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal A_1_we0_local : STD_LOGIC;
    signal A_1_ce0_local : STD_LOGIC;
    signal A_1_address0_local : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_we0_local : STD_LOGIC;
    signal select_ln38_1_fu_838_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_ce0_local : STD_LOGIC;
    signal tmp_address0_local : STD_LOGIC_VECTOR (13 downto 0);
    signal C_1_we0_local : STD_LOGIC;
    signal C_1_ce0_local : STD_LOGIC;
    signal C_1_address0_local : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln_fu_417_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln15_fu_457_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln17_fu_486_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln25_fu_522_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln30_fu_551_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln30_2_fu_555_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln34_fu_565_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln34_fu_569_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_1_fu_575_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_587_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln34_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln34_fu_601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln34_1_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln34_fu_613_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal denom_fu_583_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal denom_1_fu_621_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln30_1_fu_637_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln30_fu_641_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln30_1_fu_637_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln30_fu_633_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln30_1_fu_647_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln30_fu_641_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_3_fu_653_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_661_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln30_fu_669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln30_fu_675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln30_1_fu_681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln30_fu_687_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln38_fu_715_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln38_fu_719_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_741_p0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_fu_741_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_741_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_11_fu_766_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_15_fu_758_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_1_fu_782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_746_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_fu_788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln38_fu_794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln38_1_fu_806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_1_fu_812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln38_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln38_1_fu_818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_2_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln38_fu_824_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln38_fu_754_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln2_fu_866_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln47_fu_902_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_906_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln48_2_fu_914_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_fu_924_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln52_fu_940_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_s_fu_946_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln52_fu_956_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_9_fu_966_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_932_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln52_1_fu_960_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln52_1_fu_976_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal scale_fu_980_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln48_1_fu_996_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln48_fu_1000_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln48_1_fu_996_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln48_fu_992_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln48_1_fu_1006_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln48_fu_1000_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_12_fu_1012_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1020_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln48_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln48_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln48_1_fu_1040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln48_fu_1046_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln55_fu_1074_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_1078_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln56_1_fu_1086_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln56_fu_1104_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln56_fu_1104_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln56_1_fu_1109_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_18_fu_1131_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_fu_1121_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln56_fu_1147_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln56_fu_1151_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_20_fu_1157_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1139_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln56_fu_1165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_1185_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_fu_1201_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln56_fu_1171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln56_1_fu_1211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln56_2_fu_1217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1177_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln56_fu_1195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln56_1_fu_1231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln56_1_fu_1237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_fu_1223_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln56_2_fu_1257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1113_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln56_fu_1263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln56_3_fu_1269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_1_fu_1243_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln56_2_fu_1251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln56_4_fu_1281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln56_2_fu_1287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln56_4_fu_1293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln56_3_fu_1275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln56_5_fu_1299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln56_1_fu_1313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_2_fu_1305_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln60_fu_1342_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln62_1_fu_1366_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln62_fu_1370_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_741_ap_start : STD_LOGIC;
    signal grp_fu_741_ap_done : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (74 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_sdiv_38ns_24s_38_42_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (37 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component top_kernel_mul_24s_17s_41_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component top_kernel_A_1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        A_DRAM : OUT STD_LOGIC_VECTOR (63 downto 0);
        C_DRAM : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component top_kernel_A_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component top_kernel_C_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    A_1_U : component top_kernel_A_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_1_address0_local,
        ce0 => A_1_ce0_local,
        we0 => A_1_we0_local,
        d0 => trunc_ln17_reg_1439,
        q0 => A_1_q0);

    C_1_U : component top_kernel_A_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => C_1_address0_local,
        ce0 => C_1_ce0_local,
        we0 => C_1_we0_local,
        d0 => select_ln56_3_reg_1580,
        q0 => C_1_q0);

    tmp_U : component top_kernel_A_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => tmp_address0_local,
        ce0 => tmp_ce0_local,
        we0 => tmp_we0_local,
        d0 => select_ln38_1_fu_838_p3,
        q0 => tmp_q0);

    control_s_axi_U : component top_kernel_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        A_DRAM => A_DRAM,
        C_DRAM => C_DRAM,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    A_m_axi_U : component top_kernel_A_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_A_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_A_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_A_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_A_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_A_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_A_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_A_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_A_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_A_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_A_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_A_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_A_AWVALID,
        AWREADY => m_axi_A_AWREADY,
        AWADDR => m_axi_A_AWADDR,
        AWID => m_axi_A_AWID,
        AWLEN => m_axi_A_AWLEN,
        AWSIZE => m_axi_A_AWSIZE,
        AWBURST => m_axi_A_AWBURST,
        AWLOCK => m_axi_A_AWLOCK,
        AWCACHE => m_axi_A_AWCACHE,
        AWPROT => m_axi_A_AWPROT,
        AWQOS => m_axi_A_AWQOS,
        AWREGION => m_axi_A_AWREGION,
        AWUSER => m_axi_A_AWUSER,
        WVALID => m_axi_A_WVALID,
        WREADY => m_axi_A_WREADY,
        WDATA => m_axi_A_WDATA,
        WSTRB => m_axi_A_WSTRB,
        WLAST => m_axi_A_WLAST,
        WID => m_axi_A_WID,
        WUSER => m_axi_A_WUSER,
        ARVALID => m_axi_A_ARVALID,
        ARREADY => m_axi_A_ARREADY,
        ARADDR => m_axi_A_ARADDR,
        ARID => m_axi_A_ARID,
        ARLEN => m_axi_A_ARLEN,
        ARSIZE => m_axi_A_ARSIZE,
        ARBURST => m_axi_A_ARBURST,
        ARLOCK => m_axi_A_ARLOCK,
        ARCACHE => m_axi_A_ARCACHE,
        ARPROT => m_axi_A_ARPROT,
        ARQOS => m_axi_A_ARQOS,
        ARREGION => m_axi_A_ARREGION,
        ARUSER => m_axi_A_ARUSER,
        RVALID => m_axi_A_RVALID,
        RREADY => m_axi_A_RREADY,
        RDATA => m_axi_A_RDATA,
        RLAST => m_axi_A_RLAST,
        RID => m_axi_A_RID,
        RUSER => m_axi_A_RUSER,
        RRESP => m_axi_A_RRESP,
        BVALID => m_axi_A_BVALID,
        BREADY => m_axi_A_BREADY,
        BRESP => m_axi_A_BRESP,
        BID => m_axi_A_BID,
        BUSER => m_axi_A_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => A_0_ARVALID,
        I_CH0_ARREADY => A_0_ARREADY,
        I_CH0_ARADDR => A_addr_reg_1400,
        I_CH0_ARLEN => A_0_ARLEN,
        I_CH0_RVALID => A_0_RVALID,
        I_CH0_RREADY => A_0_RREADY,
        I_CH0_RDATA => A_0_RDATA,
        I_CH0_RFIFONUM => A_0_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => A_0_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => A_0_WREADY,
        I_CH0_WDATA => ap_const_lv32_0,
        I_CH0_WSTRB => ap_const_lv4_0,
        I_CH0_BVALID => A_0_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    C_m_axi_U : component top_kernel_C_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 4,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_C_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_C_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_C_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_C_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_C_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_C_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_C_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_C_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_C_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_C_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_C_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 0,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_C_AWVALID,
        AWREADY => m_axi_C_AWREADY,
        AWADDR => m_axi_C_AWADDR,
        AWID => m_axi_C_AWID,
        AWLEN => m_axi_C_AWLEN,
        AWSIZE => m_axi_C_AWSIZE,
        AWBURST => m_axi_C_AWBURST,
        AWLOCK => m_axi_C_AWLOCK,
        AWCACHE => m_axi_C_AWCACHE,
        AWPROT => m_axi_C_AWPROT,
        AWQOS => m_axi_C_AWQOS,
        AWREGION => m_axi_C_AWREGION,
        AWUSER => m_axi_C_AWUSER,
        WVALID => m_axi_C_WVALID,
        WREADY => m_axi_C_WREADY,
        WDATA => m_axi_C_WDATA,
        WSTRB => m_axi_C_WSTRB,
        WLAST => m_axi_C_WLAST,
        WID => m_axi_C_WID,
        WUSER => m_axi_C_WUSER,
        ARVALID => m_axi_C_ARVALID,
        ARREADY => m_axi_C_ARREADY,
        ARADDR => m_axi_C_ARADDR,
        ARID => m_axi_C_ARID,
        ARLEN => m_axi_C_ARLEN,
        ARSIZE => m_axi_C_ARSIZE,
        ARBURST => m_axi_C_ARBURST,
        ARLOCK => m_axi_C_ARLOCK,
        ARCACHE => m_axi_C_ARCACHE,
        ARPROT => m_axi_C_ARPROT,
        ARQOS => m_axi_C_ARQOS,
        ARREGION => m_axi_C_ARREGION,
        ARUSER => m_axi_C_ARUSER,
        RVALID => m_axi_C_RVALID,
        RREADY => m_axi_C_RREADY,
        RDATA => m_axi_C_RDATA,
        RLAST => m_axi_C_RLAST,
        RID => m_axi_C_RID,
        RUSER => m_axi_C_RUSER,
        RRESP => m_axi_C_RRESP,
        BVALID => m_axi_C_BVALID,
        BREADY => m_axi_C_BREADY,
        BRESP => m_axi_C_BRESP,
        BID => m_axi_C_BID,
        BUSER => m_axi_C_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => ap_const_logic_0,
        I_CH0_ARREADY => C_0_ARREADY,
        I_CH0_ARADDR => ap_const_lv64_0,
        I_CH0_ARLEN => ap_const_lv32_0,
        I_CH0_RVALID => C_0_RVALID,
        I_CH0_RREADY => ap_const_logic_0,
        I_CH0_RDATA => C_0_RDATA,
        I_CH0_RFIFONUM => C_0_RFIFONUM,
        I_CH0_AWVALID => C_0_AWVALID,
        I_CH0_AWREADY => C_0_AWREADY,
        I_CH0_AWADDR => C_addr_reg_1532,
        I_CH0_AWLEN => C_0_AWLEN,
        I_CH0_WVALID => C_0_WVALID,
        I_CH0_WREADY => C_0_WREADY,
        I_CH0_WDATA => C_0_WDATA,
        I_CH0_WSTRB => ap_const_lv4_F,
        I_CH0_BVALID => C_0_BVALID,
        I_CH0_BREADY => C_0_BREADY);

    sdiv_38ns_24s_38_42_seq_1_U1 : component top_kernel_sdiv_38ns_24s_38_42_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 42,
        din0_WIDTH => 38,
        din1_WIDTH => 24,
        dout_WIDTH => 38)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_741_ap_start,
        done => grp_fu_741_ap_done,
        din0 => grp_fu_741_p0,
        din1 => grp_fu_741_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_741_p2);

    mul_24s_17s_41_1_1_U2 : component top_kernel_mul_24s_17s_41_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 17,
        dout_WIDTH => 41)
    port map (
        din0 => tmp_q0,
        din1 => mul_ln56_fu_1104_p1,
        dout => mul_ln56_fu_1104_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    empty_32_reg_349_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                empty_32_reg_349 <= row_sum_fu_695_p3;
            elsif (((icmp_ln25_fu_510_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                empty_32_reg_349 <= ap_const_lv24_0;
            end if; 
        end if;
    end process;

    empty_33_reg_383_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
                empty_33_reg_383 <= col_sum_fu_1054_p3;
            elsif (((icmp_ln43_fu_850_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                empty_33_reg_383 <= ap_const_lv24_0;
            end if; 
        end if;
    end process;

    i_1_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln15_fu_445_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                i_1_fu_200 <= ap_const_lv9_0;
            elsif (((icmp_ln37_fu_703_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                i_1_fu_200 <= add_ln25_reg_1447;
            end if; 
        end if;
    end process;

    i_2_fu_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln43_fu_850_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                i_2_fu_208 <= ap_const_lv9_0;
            elsif (((icmp_ln61_fu_1354_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state68))) then 
                i_2_fu_208 <= add_ln60_reg_1588;
            end if; 
        end if;
    end process;

    i_3_reg_372_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
                i_3_reg_372 <= add_ln47_reg_1542;
            elsif (((icmp_ln43_fu_850_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                i_3_reg_372 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    i_4_reg_395_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                i_4_reg_395 <= add_ln55_reg_1565;
            elsif (((icmp_ln47_fu_890_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state61))) then 
                i_4_reg_395 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    i_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_184 <= ap_const_lv9_0;
            elsif (((icmp_ln16_fu_474_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                i_fu_184 <= add_ln15_reg_1409;
            end if; 
        end if;
    end process;

    j_1_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln25_fu_510_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                j_1_fu_204 <= ap_const_lv7_0;
            elsif (((icmp_ln55_fu_1062_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state63))) then 
                j_1_fu_204 <= add_ln43_reg_1514;
            end if; 
        end if;
    end process;

    j_2_reg_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                j_2_reg_338 <= add_ln29_reg_1468;
            elsif (((icmp_ln25_fu_510_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                j_2_reg_338 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_3_reg_361_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
                j_3_reg_361 <= add_ln37_reg_1491;
            elsif (((icmp_ln29_fu_539_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                j_3_reg_361 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_4_reg_406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = C_0_WREADY) and (ap_const_logic_1 = ap_CS_fsm_state70))) then 
                j_4_reg_406 <= add_ln61_reg_1601;
            elsif (((icmp_ln60_fu_1330_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state67))) then 
                j_4_reg_406 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_reg_327_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                j_reg_327 <= add_ln16_reg_1429;
            elsif (((icmp_ln15_fu_445_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                j_reg_327 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                A_addr_reg_1400 <= sext_ln15_fu_427_p1;
                C_DRAM_read_reg_1395 <= C_DRAM;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state69)) then
                C_1_load_reg_1611 <= C_1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state60)) then
                C_addr_reg_1532 <= sext_ln60_fu_875_p1;
                add_ln43_reg_1514 <= add_ln43_fu_856_p2;
                    zext_ln43_reg_1519(6 downto 0) <= zext_ln43_fu_862_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                add_ln15_reg_1409 <= add_ln15_fu_451_p2;
                    tmp_5_reg_1414(13 downto 6) <= tmp_5_fu_461_p3(13 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                add_ln16_reg_1429 <= add_ln16_fu_480_p2;
                add_ln17_reg_1434 <= add_ln17_fu_490_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                add_ln25_reg_1447 <= add_ln25_fu_516_p2;
                    tmp_6_reg_1452(13 downto 6) <= tmp_6_fu_526_p3(13 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                add_ln29_reg_1468 <= add_ln29_fu_545_p2;
                conv_i366_reg_1478 <= conv_i366_fu_629_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                add_ln37_reg_1491 <= add_ln37_fu_709_p2;
                    zext_ln38_1_reg_1496(13 downto 0) <= zext_ln38_1_fu_724_p1(13 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state61)) then
                add_ln47_reg_1542 <= add_ln47_fu_896_p2;
                sext_ln55_reg_1552 <= sext_ln55_fu_988_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state63)) then
                add_ln55_reg_1565 <= add_ln55_fu_1068_p2;
                    zext_ln56_1_reg_1570(13 downto 0) <= zext_ln56_1_fu_1091_p1(13 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state67)) then
                add_ln60_reg_1588 <= add_ln60_fu_1336_p2;
                    tmp_7_reg_1593(13 downto 6) <= tmp_7_fu_1346_p3(13 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state68)) then
                add_ln61_reg_1601 <= add_ln61_fu_1360_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state64)) then
                select_ln56_3_reg_1580 <= select_ln56_3_fu_1319_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                trunc_ln17_reg_1439 <= trunc_ln17_fu_499_p1;
            end if;
        end if;
    end process;
    tmp_5_reg_1414(5 downto 0) <= "000000";
    tmp_6_reg_1452(5 downto 0) <= "000000";
    zext_ln38_1_reg_1496(63 downto 14) <= "00000000000000000000000000000000000000000000000000";
    zext_ln43_reg_1519(13 downto 7) <= "0000000";
    zext_ln56_1_reg_1570(63 downto 14) <= "00000000000000000000000000000000000000000000000000";
    tmp_7_reg_1593(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state66, ap_CS_fsm_state70, ap_CS_fsm_state75, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state67, ap_CS_fsm_state68, A_0_ARREADY, A_0_RVALID, C_0_AWREADY, C_0_WREADY, C_0_BVALID, icmp_ln15_fu_445_p2, icmp_ln25_fu_510_p2, icmp_ln29_fu_539_p2, icmp_ln43_fu_850_p2, icmp_ln47_fu_890_p2, icmp_ln60_fu_1330_p2, icmp_ln37_fu_703_p2, icmp_ln55_fu_1062_p2, icmp_ln61_fu_1354_p2, icmp_ln16_fu_474_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = A_0_ARREADY) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((icmp_ln15_fu_445_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                if (((icmp_ln16_fu_474_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = A_0_RVALID) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state14 => 
                if (((icmp_ln25_fu_510_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                if (((icmp_ln29_fu_539_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state17 => 
                if (((icmp_ln37_fu_703_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state60 => 
                if (((icmp_ln43_fu_850_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state60))) then
                    ap_NS_fsm <= ap_ST_fsm_state61;
                else
                    ap_NS_fsm <= ap_ST_fsm_state66;
                end if;
            when ap_ST_fsm_state61 => 
                if (((icmp_ln47_fu_890_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                    ap_NS_fsm <= ap_ST_fsm_state63;
                else
                    ap_NS_fsm <= ap_ST_fsm_state62;
                end if;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state63 => 
                if (((icmp_ln55_fu_1062_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state63))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state64;
                end if;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state66 => 
                if (((ap_const_logic_1 = C_0_AWREADY) and (ap_const_logic_1 = ap_CS_fsm_state66))) then
                    ap_NS_fsm <= ap_ST_fsm_state67;
                else
                    ap_NS_fsm <= ap_ST_fsm_state66;
                end if;
            when ap_ST_fsm_state67 => 
                if (((icmp_ln60_fu_1330_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state67))) then
                    ap_NS_fsm <= ap_ST_fsm_state68;
                else
                    ap_NS_fsm <= ap_ST_fsm_state71;
                end if;
            when ap_ST_fsm_state68 => 
                if (((icmp_ln61_fu_1354_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state68))) then
                    ap_NS_fsm <= ap_ST_fsm_state67;
                else
                    ap_NS_fsm <= ap_ST_fsm_state69;
                end if;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                if (((ap_const_logic_1 = C_0_WREADY) and (ap_const_logic_1 = ap_CS_fsm_state70))) then
                    ap_NS_fsm <= ap_ST_fsm_state68;
                else
                    ap_NS_fsm <= ap_ST_fsm_state70;
                end if;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                if (((ap_const_logic_1 = C_0_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state75))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state75;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    A_0_ARLEN <= ap_const_lv64_4000(32 - 1 downto 0);

    A_0_ARVALID_assign_proc : process(ap_CS_fsm_state2, A_0_ARREADY)
    begin
        if (((ap_const_logic_1 = A_0_ARREADY) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            A_0_ARVALID <= ap_const_logic_1;
        else 
            A_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    A_0_RREADY_assign_proc : process(ap_CS_fsm_state12, A_0_RVALID)
    begin
        if (((ap_const_logic_1 = A_0_RVALID) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            A_0_RREADY <= ap_const_logic_1;
        else 
            A_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    A_1_address0_local_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state17, zext_ln38_1_fu_724_p1, ap_CS_fsm_state13, zext_ln17_1_fu_503_p1, zext_ln30_1_fu_560_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            A_1_address0_local <= zext_ln38_1_fu_724_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            A_1_address0_local <= zext_ln30_1_fu_560_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_1_address0_local <= zext_ln17_1_fu_503_p1(14 - 1 downto 0);
        else 
            A_1_address0_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    A_1_ce0_local_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            A_1_ce0_local <= ap_const_logic_1;
        else 
            A_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    A_1_we0_local_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_1_we0_local <= ap_const_logic_1;
        else 
            A_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    A_blk_n_AR_assign_proc : process(m_axi_A_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_blk_n_AR <= m_axi_A_ARREADY;
        else 
            A_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    A_blk_n_R_assign_proc : process(m_axi_A_RVALID, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            A_blk_n_R <= m_axi_A_RVALID;
        else 
            A_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    C_0_AWLEN <= ap_const_lv64_4000(32 - 1 downto 0);

    C_0_AWVALID_assign_proc : process(ap_CS_fsm_state66, C_0_AWREADY)
    begin
        if (((ap_const_logic_1 = C_0_AWREADY) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
            C_0_AWVALID <= ap_const_logic_1;
        else 
            C_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    C_0_BREADY_assign_proc : process(ap_CS_fsm_state75, C_0_BVALID)
    begin
        if (((ap_const_logic_1 = C_0_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            C_0_BREADY <= ap_const_logic_1;
        else 
            C_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    C_0_WDATA <= std_logic_vector(IEEE.numeric_std.resize(unsigned(C_1_load_reg_1611),32));

    C_0_WVALID_assign_proc : process(ap_CS_fsm_state70, C_0_WREADY)
    begin
        if (((ap_const_logic_1 = C_0_WREADY) and (ap_const_logic_1 = ap_CS_fsm_state70))) then 
            C_0_WVALID <= ap_const_logic_1;
        else 
            C_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    C_1_address0_local_assign_proc : process(zext_ln56_1_reg_1570, ap_CS_fsm_state68, ap_CS_fsm_state65, zext_ln62_2_fu_1375_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            C_1_address0_local <= zext_ln62_2_fu_1375_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            C_1_address0_local <= zext_ln56_1_reg_1570(14 - 1 downto 0);
        else 
            C_1_address0_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    C_1_ce0_local_assign_proc : process(ap_CS_fsm_state68, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state68))) then 
            C_1_ce0_local <= ap_const_logic_1;
        else 
            C_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    C_1_we0_local_assign_proc : process(ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            C_1_we0_local <= ap_const_logic_1;
        else 
            C_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    C_blk_n_AW_assign_proc : process(m_axi_C_AWREADY, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            C_blk_n_AW <= m_axi_C_AWREADY;
        else 
            C_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    C_blk_n_B_assign_proc : process(m_axi_C_BVALID, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            C_blk_n_B <= m_axi_C_BVALID;
        else 
            C_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    C_blk_n_W_assign_proc : process(m_axi_C_WREADY, ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            C_blk_n_W <= m_axi_C_WREADY;
        else 
            C_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    add_ln15_fu_451_p2 <= std_logic_vector(unsigned(i_fu_184) + unsigned(ap_const_lv9_1));
    add_ln16_fu_480_p2 <= std_logic_vector(unsigned(j_reg_327) + unsigned(ap_const_lv7_1));
    add_ln17_fu_490_p2 <= std_logic_vector(unsigned(tmp_5_reg_1414) + unsigned(zext_ln17_fu_486_p1));
    add_ln25_fu_516_p2 <= std_logic_vector(unsigned(i_1_fu_200) + unsigned(ap_const_lv9_1));
    add_ln29_fu_545_p2 <= std_logic_vector(unsigned(j_2_reg_338) + unsigned(ap_const_lv7_1));
    add_ln30_1_fu_647_p2 <= std_logic_vector(signed(sext_ln30_1_fu_637_p1) + signed(sext_ln30_fu_633_p1));
    add_ln30_2_fu_555_p2 <= std_logic_vector(unsigned(tmp_6_reg_1452) + unsigned(zext_ln30_fu_551_p1));
    add_ln30_fu_641_p0 <= A_1_q0;
    add_ln30_fu_641_p2 <= std_logic_vector(signed(add_ln30_fu_641_p0) + signed(empty_32_reg_349));
    add_ln34_fu_569_p2 <= std_logic_vector(signed(sext_ln34_fu_565_p1) + signed(ap_const_lv25_4000));
    add_ln37_fu_709_p2 <= std_logic_vector(unsigned(j_3_reg_361) + unsigned(ap_const_lv7_1));
    add_ln38_fu_719_p2 <= std_logic_vector(unsigned(tmp_6_reg_1452) + unsigned(zext_ln38_fu_715_p1));
    add_ln43_fu_856_p2 <= std_logic_vector(unsigned(j_1_fu_204) + unsigned(ap_const_lv7_1));
    add_ln47_fu_896_p2 <= std_logic_vector(unsigned(i_3_reg_372) + unsigned(ap_const_lv9_1));
    add_ln48_1_fu_1006_p2 <= std_logic_vector(signed(sext_ln48_1_fu_996_p1) + signed(sext_ln48_fu_992_p1));
    add_ln48_2_fu_914_p2 <= std_logic_vector(unsigned(tmp_10_fu_906_p3) + unsigned(zext_ln43_reg_1519));
    add_ln48_fu_1000_p0 <= tmp_q0;
    add_ln48_fu_1000_p2 <= std_logic_vector(signed(add_ln48_fu_1000_p0) + signed(empty_33_reg_383));
    add_ln55_fu_1068_p2 <= std_logic_vector(unsigned(i_4_reg_395) + unsigned(ap_const_lv9_1));
    add_ln56_1_fu_1086_p2 <= std_logic_vector(unsigned(tmp_16_fu_1078_p3) + unsigned(zext_ln43_reg_1519));
    add_ln56_fu_1151_p2 <= std_logic_vector(unsigned(trunc_ln5_fu_1121_p4) + unsigned(zext_ln56_fu_1147_p1));
    add_ln60_fu_1336_p2 <= std_logic_vector(unsigned(i_2_fu_208) + unsigned(ap_const_lv9_1));
    add_ln61_fu_1360_p2 <= std_logic_vector(unsigned(j_4_reg_406) + unsigned(ap_const_lv7_1));
    add_ln62_fu_1370_p2 <= std_logic_vector(unsigned(tmp_7_reg_1593) + unsigned(zext_ln62_1_fu_1366_p1));
    and_ln30_fu_675_p2 <= (xor_ln30_fu_669_p2 and tmp_4_fu_661_p3);
    and_ln34_fu_601_p2 <= (xor_ln34_fu_595_p2 and tmp_2_fu_587_p3);
    and_ln38_1_fu_818_p2 <= (tmp_14_fu_746_p3 and or_ln38_1_fu_812_p2);
    and_ln38_fu_800_p2 <= (xor_ln38_fu_794_p2 and or_ln38_fu_788_p2);
    and_ln48_fu_1034_p2 <= (xor_ln48_fu_1028_p2 and tmp_13_fu_1020_p3);
    and_ln56_1_fu_1237_p2 <= (xor_ln56_1_fu_1231_p2 and icmp_ln56_fu_1195_p2);
    and_ln56_2_fu_1251_p2 <= (icmp_ln56_1_fu_1211_p2 and and_ln56_fu_1171_p2);
    and_ln56_3_fu_1275_p2 <= (xor_ln56_3_fu_1269_p2 and or_ln56_fu_1263_p2);
    and_ln56_4_fu_1281_p2 <= (tmp_20_fu_1157_p3 and select_ln56_1_fu_1243_p3);
    and_ln56_5_fu_1299_p2 <= (xor_ln56_4_fu_1293_p2 and tmp_17_fu_1113_p3);
    and_ln56_fu_1171_p2 <= (xor_ln56_fu_1165_p2 and tmp_19_fu_1139_p3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(A_0_RVALID)
    begin
        if ((ap_const_logic_0 = A_0_RVALID)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(A_0_ARREADY)
    begin
        if ((ap_const_logic_0 = A_0_ARREADY)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;

    ap_ST_fsm_state66_blk_assign_proc : process(C_0_AWREADY)
    begin
        if ((ap_const_logic_0 = C_0_AWREADY)) then 
            ap_ST_fsm_state66_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state66_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state70_blk_assign_proc : process(C_0_WREADY)
    begin
        if ((ap_const_logic_0 = C_0_WREADY)) then 
            ap_ST_fsm_state70_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state70_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;

    ap_ST_fsm_state75_blk_assign_proc : process(C_0_BVALID)
    begin
        if ((ap_const_logic_0 = C_0_BVALID)) then 
            ap_ST_fsm_state75_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state75_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state75, C_0_BVALID)
    begin
        if (((ap_const_logic_1 = C_0_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state75, C_0_BVALID)
    begin
        if (((ap_const_logic_1 = C_0_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    col_sum_fu_1054_p3 <= 
        select_ln48_fu_1046_p3 when (xor_ln48_1_fu_1040_p2(0) = '1') else 
        add_ln48_fu_1000_p2;
        conv_i366_fu_629_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(denom_1_fu_621_p3),38));

    denom_1_fu_621_p3 <= 
        select_ln34_fu_613_p3 when (xor_ln34_1_fu_607_p2(0) = '1') else 
        denom_fu_583_p1;
    denom_fu_583_p1 <= add_ln34_fu_569_p2(24 - 1 downto 0);

    grp_fu_741_ap_start_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_741_ap_start <= ap_const_logic_1;
        else 
            grp_fu_741_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_741_p0 <= (A_1_q0 & ap_const_lv14_0);
    grp_fu_741_p1 <= conv_i366_reg_1478(24 - 1 downto 0);
    icmp_ln15_fu_445_p2 <= "1" when (i_fu_184 = ap_const_lv9_100) else "0";
    icmp_ln16_fu_474_p2 <= "1" when (j_reg_327 = ap_const_lv7_40) else "0";
    icmp_ln25_fu_510_p2 <= "1" when (i_1_fu_200 = ap_const_lv9_100) else "0";
    icmp_ln29_fu_539_p2 <= "1" when (j_2_reg_338 = ap_const_lv7_40) else "0";
    icmp_ln37_fu_703_p2 <= "1" when (j_3_reg_361 = ap_const_lv7_40) else "0";
    icmp_ln38_1_fu_782_p2 <= "0" when (tmp_11_fu_766_p4 = ap_const_lv14_0) else "1";
    icmp_ln38_fu_776_p2 <= "0" when (tmp_11_fu_766_p4 = ap_const_lv14_3FFF) else "1";
    icmp_ln43_fu_850_p2 <= "1" when (j_1_fu_204 = ap_const_lv7_40) else "0";
    icmp_ln47_fu_890_p2 <= "1" when (i_3_reg_372 = ap_const_lv9_100) else "0";
    icmp_ln55_fu_1062_p2 <= "1" when (i_4_reg_395 = ap_const_lv9_100) else "0";
    icmp_ln56_1_fu_1211_p2 <= "1" when (tmp_23_fu_1201_p4 = ap_const_lv3_7) else "0";
    icmp_ln56_2_fu_1217_p2 <= "1" when (tmp_23_fu_1201_p4 = ap_const_lv3_0) else "0";
    icmp_ln56_fu_1195_p2 <= "1" when (tmp_22_fu_1185_p4 = ap_const_lv2_3) else "0";
    icmp_ln60_fu_1330_p2 <= "1" when (i_2_fu_208 = ap_const_lv9_100) else "0";
    icmp_ln61_fu_1354_p2 <= "1" when (j_4_reg_406 = ap_const_lv7_40) else "0";
    mul_ln56_fu_1104_p1 <= sext_ln55_reg_1552(17 - 1 downto 0);
    or_ln38_1_fu_812_p2 <= (xor_ln38_1_fu_806_p2 or icmp_ln38_fu_776_p2);
    or_ln38_2_fu_832_p2 <= (and_ln38_fu_800_p2 or and_ln38_1_fu_818_p2);
    or_ln38_fu_788_p2 <= (tmp_15_fu_758_p3 or icmp_ln38_1_fu_782_p2);
    or_ln56_1_fu_1313_p2 <= (and_ln56_5_fu_1299_p2 or and_ln56_3_fu_1275_p2);
    or_ln56_2_fu_1287_p2 <= (and_ln56_4_fu_1281_p2 or and_ln56_2_fu_1251_p2);
    or_ln56_fu_1263_p2 <= (xor_ln56_2_fu_1257_p2 or tmp_20_fu_1157_p3);
    row_sum_fu_695_p3 <= 
        select_ln30_fu_687_p3 when (xor_ln30_1_fu_681_p2(0) = '1') else 
        add_ln30_fu_641_p2;
    scale_fu_980_p3 <= 
        sub_ln52_1_fu_960_p2 when (tmp_8_fu_932_p3(0) = '1') else 
        zext_ln52_1_fu_976_p1;
    select_ln30_fu_687_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln30_fu_675_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln34_fu_613_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln34_fu_601_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln38_1_fu_838_p3 <= 
        select_ln38_fu_824_p3 when (or_ln38_2_fu_832_p2(0) = '1') else 
        trunc_ln38_fu_754_p1;
    select_ln38_fu_824_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln38_fu_800_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln48_fu_1046_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln48_fu_1034_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln56_1_fu_1243_p3 <= 
        and_ln56_1_fu_1237_p2 when (and_ln56_fu_1171_p2(0) = '1') else 
        icmp_ln56_1_fu_1211_p2;
    select_ln56_2_fu_1305_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln56_3_fu_1275_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln56_3_fu_1319_p3 <= 
        select_ln56_2_fu_1305_p3 when (or_ln56_1_fu_1313_p2(0) = '1') else 
        add_ln56_fu_1151_p2;
    select_ln56_fu_1223_p3 <= 
        icmp_ln56_1_fu_1211_p2 when (and_ln56_fu_1171_p2(0) = '1') else 
        icmp_ln56_2_fu_1217_p2;
        sext_ln15_fu_427_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_417_p4),64));

    sext_ln30_1_fu_637_p0 <= A_1_q0;
        sext_ln30_1_fu_637_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln30_1_fu_637_p0),25));

        sext_ln30_fu_633_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_32_reg_349),25));

        sext_ln34_fu_565_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_32_reg_349),25));

    sext_ln48_1_fu_996_p0 <= tmp_q0;
        sext_ln48_1_fu_996_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln48_1_fu_996_p0),25));

        sext_ln48_fu_992_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_33_reg_383),25));

        sext_ln55_fu_988_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scale_fu_980_p3),41));

        sext_ln56_1_fu_1109_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln56_fu_1104_p2),48));

        sext_ln60_fu_875_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_fu_866_p4),64));

    shl_ln_fu_924_p3 <= (empty_33_reg_383 & ap_const_lv14_0);
    sub_ln52_1_fu_960_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln52_fu_956_p1));
    sub_ln52_fu_940_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln_fu_924_p3));
    tmp_10_fu_906_p3 <= (trunc_ln47_fu_902_p1 & ap_const_lv6_0);
    tmp_11_fu_766_p4 <= grp_fu_741_p2(37 downto 24);
    tmp_12_fu_1012_p3 <= add_ln48_1_fu_1006_p2(24 downto 24);
    tmp_13_fu_1020_p3 <= add_ln48_fu_1000_p2(23 downto 23);
    tmp_14_fu_746_p3 <= grp_fu_741_p2(37 downto 37);
    tmp_15_fu_758_p3 <= grp_fu_741_p2(23 downto 23);
    tmp_16_fu_1078_p3 <= (trunc_ln55_fu_1074_p1 & ap_const_lv6_0);
    tmp_17_fu_1113_p3 <= sext_ln56_1_fu_1109_p1(47 downto 47);
    tmp_18_fu_1131_p3 <= sext_ln56_1_fu_1109_p1(13 downto 13);
    tmp_19_fu_1139_p3 <= sext_ln56_1_fu_1109_p1(37 downto 37);
    tmp_1_fu_575_p3 <= add_ln34_fu_569_p2(24 downto 24);
    tmp_20_fu_1157_p3 <= add_ln56_fu_1151_p2(23 downto 23);
    tmp_21_fu_1177_p3 <= sext_ln56_1_fu_1109_p1(38 downto 38);
    tmp_22_fu_1185_p4 <= mul_ln56_fu_1104_p2(40 downto 39);
    tmp_23_fu_1201_p4 <= mul_ln56_fu_1104_p2(40 downto 38);
    tmp_2_fu_587_p3 <= add_ln34_fu_569_p2(23 downto 23);
    tmp_3_fu_653_p3 <= add_ln30_1_fu_647_p2(24 downto 24);
    tmp_4_fu_661_p3 <= add_ln30_fu_641_p2(23 downto 23);
    tmp_5_fu_461_p3 <= (trunc_ln15_fu_457_p1 & ap_const_lv6_0);
    tmp_6_fu_526_p3 <= (trunc_ln25_fu_522_p1 & ap_const_lv6_0);
    tmp_7_fu_1346_p3 <= (trunc_ln60_fu_1342_p1 & ap_const_lv6_0);
    tmp_8_fu_932_p3 <= empty_33_reg_383(23 downto 23);
    tmp_9_fu_966_p4 <= empty_33_reg_383(23 downto 8);

    tmp_address0_local_assign_proc : process(zext_ln38_1_reg_1496, ap_CS_fsm_state61, ap_CS_fsm_state63, zext_ln56_1_fu_1091_p1, ap_CS_fsm_state59, zext_ln48_fu_919_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            tmp_address0_local <= zext_ln56_1_fu_1091_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            tmp_address0_local <= zext_ln48_fu_919_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            tmp_address0_local <= zext_ln38_1_reg_1496(14 - 1 downto 0);
        else 
            tmp_address0_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_ce0_local_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            tmp_ce0_local <= ap_const_logic_1;
        else 
            tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_s_fu_946_p4 <= sub_ln52_fu_940_p2(37 downto 22);

    tmp_we0_local_assign_proc : process(ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            tmp_we0_local <= ap_const_logic_1;
        else 
            tmp_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln15_fu_457_p1 <= i_fu_184(8 - 1 downto 0);
    trunc_ln17_fu_499_p1 <= A_0_RDATA(24 - 1 downto 0);
    trunc_ln25_fu_522_p1 <= i_1_fu_200(8 - 1 downto 0);
    trunc_ln2_fu_866_p4 <= C_DRAM_read_reg_1395(63 downto 2);
    trunc_ln38_fu_754_p1 <= grp_fu_741_p2(24 - 1 downto 0);
    trunc_ln47_fu_902_p1 <= i_3_reg_372(8 - 1 downto 0);
    trunc_ln55_fu_1074_p1 <= i_4_reg_395(8 - 1 downto 0);
    trunc_ln5_fu_1121_p4 <= mul_ln56_fu_1104_p2(37 downto 14);
    trunc_ln60_fu_1342_p1 <= i_2_fu_208(8 - 1 downto 0);
    trunc_ln_fu_417_p4 <= A_DRAM(63 downto 2);
    xor_ln30_1_fu_681_p2 <= (tmp_4_fu_661_p3 xor tmp_3_fu_653_p3);
    xor_ln30_fu_669_p2 <= (tmp_3_fu_653_p3 xor ap_const_lv1_1);
    xor_ln34_1_fu_607_p2 <= (tmp_2_fu_587_p3 xor tmp_1_fu_575_p3);
    xor_ln34_fu_595_p2 <= (tmp_1_fu_575_p3 xor ap_const_lv1_1);
    xor_ln38_1_fu_806_p2 <= (tmp_15_fu_758_p3 xor ap_const_lv1_1);
    xor_ln38_fu_794_p2 <= (tmp_14_fu_746_p3 xor ap_const_lv1_1);
    xor_ln48_1_fu_1040_p2 <= (tmp_13_fu_1020_p3 xor tmp_12_fu_1012_p3);
    xor_ln48_fu_1028_p2 <= (tmp_12_fu_1012_p3 xor ap_const_lv1_1);
    xor_ln56_1_fu_1231_p2 <= (tmp_21_fu_1177_p3 xor ap_const_lv1_1);
    xor_ln56_2_fu_1257_p2 <= (select_ln56_fu_1223_p3 xor ap_const_lv1_1);
    xor_ln56_3_fu_1269_p2 <= (tmp_17_fu_1113_p3 xor ap_const_lv1_1);
    xor_ln56_4_fu_1293_p2 <= (or_ln56_2_fu_1287_p2 xor ap_const_lv1_1);
    xor_ln56_fu_1165_p2 <= (tmp_20_fu_1157_p3 xor ap_const_lv1_1);
    zext_ln17_1_fu_503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln17_reg_1434),64));
    zext_ln17_fu_486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_327),14));
    zext_ln30_1_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln30_2_fu_555_p2),64));
    zext_ln30_fu_551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_2_reg_338),14));
    zext_ln38_1_fu_724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln38_fu_719_p2),64));
    zext_ln38_fu_715_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_3_reg_361),14));
    zext_ln43_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_1_fu_204),14));
    zext_ln48_fu_919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln48_2_fu_914_p2),64));
    zext_ln52_1_fu_976_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_966_p4),17));
    zext_ln52_fu_956_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_946_p4),17));
    zext_ln56_1_fu_1091_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln56_1_fu_1086_p2),64));
    zext_ln56_fu_1147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_1131_p3),24));
    zext_ln62_1_fu_1366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_4_reg_406),14));
    zext_ln62_2_fu_1375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln62_fu_1370_p2),64));
end behav;
