WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2516706 heartbeat IPC: 3.973 cumulative IPC: 3.973 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2516707 cumulative IPC: 3.973 (Simulation time: 00 hr 00 min 36 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2516707 cumulative IPC: 3.973 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 11885037 heartbeat IPC: 1.067 cumulative IPC: 1.067 (Simulation time: 00 hr 02 min 09 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 9368331 cumulative IPC: 1.067 (Simulation time: 00 hr 02 min 09 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 9368331 cumulative IPC: 1.067 (Simulation time: 00 hr 02 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_4B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.067 instructions: 10000001 cycles: 9368331
CPU 0 Branch Prediction Accuracy: 96.81% MPKI: 10.24 Average ROB Occupancy at Mispredict: 38.49
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0195
BRANCH_INDIRECT: 0.121
BRANCH_CONDITIONAL: 10
BRANCH_DIRECT_CALL: 0.0287
BRANCH_INDIRECT_CALL: 0.0075
BRANCH_RETURN: 0.0471

LLC TOTAL        ACCESS:     203976 HIT:     128237 MISS:      75739
LLC LOAD         ACCESS:     176935 HIT:     112413 MISS:      64522
LLC RFO          ACCESS:       3642 HIT:       1228 MISS:       2414
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       6618 HIT:       6618 MISS:          0
LLC TRANSLATION  ACCESS:      16781 HIT:       7978 MISS:       8803
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 696.2 cycles
cpu0_DTLB TOTAL        ACCESS:    1288592 HIT:    1150234 MISS:     138358
cpu0_DTLB LOAD         ACCESS:    1288592 HIT:    1150234 MISS:     138358
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 72.88 cycles
cpu0_ITLB TOTAL        ACCESS:     109541 HIT:     103620 MISS:       5921
cpu0_ITLB LOAD         ACCESS:     109541 HIT:     103620 MISS:       5921
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 7.781 cycles
cpu0_L1D TOTAL        ACCESS:    1580335 HIT:    1289494 MISS:     290841
cpu0_L1D LOAD         ACCESS:     980621 HIT:     732041 MISS:     248580
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     497610 HIT:     474102 MISS:      23508
cpu0_L1D TRANSLATION  ACCESS:     102104 HIT:      83351 MISS:      18753
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 196.5 cycles
cpu0_L1I TOTAL        ACCESS:     120368 HIT:     111537 MISS:       8831
cpu0_L1I LOAD         ACCESS:     120368 HIT:     111537 MISS:       8831
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 51.84 cycles
cpu0_L2C TOTAL        ACCESS:     210699 HIT:      13338 MISS:     197361
cpu0_L2C LOAD         ACCESS:     181715 HIT:       4779 MISS:     176936
cpu0_L2C RFO          ACCESS:       4071 HIT:        429 MISS:       3642
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       7323 HIT:       7321 MISS:          2
cpu0_L2C TRANSLATION  ACCESS:      17590 HIT:        809 MISS:      16781
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 287.6 cycles
cpu0_STLB TOTAL        ACCESS:     103855 HIT:       2269 MISS:     101586
cpu0_STLB LOAD         ACCESS:     103855 HIT:       2269 MISS:     101586
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 93.87 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      23815
  ROW_BUFFER_MISS:      51362
 AVG DBUS CONGESTED CYCLE: 3.875
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        787
  FULL:       4142
