// Seed: 813522642
module module_0;
  supply0 id_1;
  assign id_1 = 1'b0;
  assign id_1 = id_1 - id_1;
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_1 = id_1;
  end
  assign id_1 = 1;
  reg id_2;
  always @(posedge id_1) begin : LABEL_0
    id_2 = #id_3 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_6;
  tri1 id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always @(id_7 or posedge id_6 - 1) begin : LABEL_0
    wait (id_2);
  end
endmodule
