// Seed: 4129764894
module module_0 (
    input wire id_0
);
  wire id_2, id_3, id_4;
  assign id_3 = id_2;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    inout tri1 id_1,
    input uwire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    output supply0 id_6,
    input uwire id_7,
    input wire id_8,
    input uwire id_9,
    output logic id_10,
    input logic id_11,
    output logic id_12,
    input wand id_13
);
  initial cover ({1'h0{"" === 1}}) id_10 <= id_11;
  module_0 modCall_1 (id_8);
  assign id_0 = id_3;
  final begin : LABEL_0
    id_12 <= 1'b0;
  end
endmodule
