# Time-Delays-and-Fault-Detection-in-Combinational-Logic
Combinational timing + fault detection in VHDL on Nexys A7: measured introduced delays and used test vectors to distinguish correct logic from stuck-at and bridging fault models.
