#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Feb 05 00:36:18 2017
# Process ID: 9376
# Current directory: E:/ECE532/PWM/Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent848 E:\ECE532\PWM\Project\Project.xpr
# Log file: E:/ECE532/PWM/Project/vivado.log
# Journal file: E:/ECE532/PWM/Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ECE532/PWM/Project/Project.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_PWM_0_0] -no_script -reset -quiet
upgrade_ip -vlnv user:user:PWM:1.0 [get_ips  design_1_PWM_0_0] -log ip_upgrade.log
generate_target all [get_files  E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/PWM/Project/Project.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/PWM/Project/Project.ip_user_files -ipstatic_source_dir E:/ECE532/PWM/Project/Project.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file copy -force E:/ECE532/PWM/Project/Project.runs/impl_1/design_1_wrapper.sysdef E:/ECE532/PWM/Project/Project.sdk/design_1_wrapper.hdf

launch_sdk -workspace E:/ECE532/PWM/Project/Project.sdk -hwspec E:/ECE532/PWM/Project/Project.sdk/design_1_wrapper.hdf
file copy -force E:/ECE532/PWM/Project/Project.runs/impl_1/design_1_wrapper.sysdef E:/ECE532/PWM/Project/Project.sdk/design_1_wrapper.hdf

file copy -force E:/ECE532/PWM/Project/Project.runs/impl_1/design_1_wrapper.sysdef E:/ECE532/PWM/Project/Project.sdk/design_1_wrapper.hdf

close_design
synth_design -rtl -name rtl_1
report_ip_status -name ip_status 
update_ip_catalog -rebuild
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_PWM_0_0] -no_script -reset -quiet
upgrade_ip -vlnv user:user:PWM:1.0 [get_ips  design_1_PWM_0_0] -log ip_upgrade.log
generate_target all [get_files  E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/PWM/Project/Project.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/PWM/Project/Project.ip_user_files -ipstatic_source_dir E:/ECE532/PWM/Project/Project.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
open_bd_design {E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets PWM_0_O] [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_cells PWM_0]
create_bd_cell -type ip -vlnv user:user:PWM:1.0 PWM_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins PWM_0/S00_AXI]
connect_bd_net [get_bd_ports O] [get_bd_pins PWM_0/O]
generate_target all [get_files  E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/PWM/Project/Project.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/PWM/Project/Project.ip_user_files -ipstatic_source_dir E:/ECE532/PWM/Project/Project.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file copy -force E:/ECE532/PWM/Project/Project.runs/impl_1/design_1_wrapper.sysdef E:/ECE532/PWM/Project/Project.sdk/design_1_wrapper.hdf

launch_sdk -workspace E:/ECE532/PWM/Project/Project.sdk -hwspec E:/ECE532/PWM/Project/Project.sdk/design_1_wrapper.hdf
launch_sdk -workspace E:/ECE532/PWM/Project/Project.sdk -hwspec E:/ECE532/PWM/Project/Project.sdk/design_1_wrapper.hdf
open_bd_design {E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  design_1_PWM_0_1] -no_script -reset -quiet
upgrade_ip -vlnv user:user:PWM:1.0 [get_ips  design_1_PWM_0_1] -log ip_upgrade.log
generate_target all [get_files  E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/PWM/Project/Project.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/PWM/Project/Project.ip_user_files -ipstatic_source_dir E:/ECE532/PWM/Project/Project.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
open_bd_design {E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets PWM_0_O] [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_cells PWM_0]
update_ip_catalog -rebuild
create_bd_cell -type ip -vlnv user:user:PWM:1.0 PWM_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins PWM_0/S00_AXI]
connect_bd_net [get_bd_ports O] [get_bd_pins PWM_0/O]
generate_target all [get_files  E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/PWM/Project/Project.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/PWM/Project/Project.ip_user_files -ipstatic_source_dir E:/ECE532/PWM/Project/Project.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force E:/ECE532/PWM/Project/Project.runs/impl_1/design_1_wrapper.sysdef E:/ECE532/PWM/Project/Project.sdk/design_1_wrapper.hdf

launch_sdk -workspace E:/ECE532/PWM/Project/Project.sdk -hwspec E:/ECE532/PWM/Project/Project.sdk/design_1_wrapper.hdf
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  design_1_PWM_0_0] -no_script -reset -quiet
upgrade_ip -vlnv user:user:PWM:1.0 [get_ips  design_1_PWM_0_0] -log ip_upgrade.log
generate_target all [get_files  E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/PWM/Project/Project.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/PWM/Project/Project.ip_user_files -ipstatic_source_dir E:/ECE532/PWM/Project/Project.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
open_bd_design {E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_nets PWM_0_O] [get_bd_cells PWM_0]
update_ip_catalog -rebuild
create_bd_cell -type ip -vlnv user:user:PWM:1.0 PWM_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins PWM_0/S00_AXI]
connect_bd_net [get_bd_ports O] [get_bd_pins PWM_0/O]
open_hw
save_bd_design
generate_target all [get_files  E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/PWM/Project/Project.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/PWM/Project/Project.ip_user_files -ipstatic_source_dir E:/ECE532/PWM/Project/Project.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force E:/ECE532/PWM/Project/Project.runs/impl_1/design_1_wrapper.sysdef E:/ECE532/PWM/Project/Project.sdk/design_1_wrapper.hdf

launch_sdk -workspace E:/ECE532/PWM/Project/Project.sdk -hwspec E:/ECE532/PWM/Project/Project.sdk/design_1_wrapper.hdf
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  design_1_PWM_0_1] -no_script -reset -quiet
upgrade_ip -vlnv user:user:PWM:1.0 [get_ips  design_1_PWM_0_1] -log ip_upgrade.log
generate_target all [get_files  E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/PWM/Project/Project.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/PWM/Project/Project.ip_user_files -ipstatic_source_dir E:/ECE532/PWM/Project/Project.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_nets PWM_0_O] [get_bd_cells PWM_0]
update_ip_catalog -rebuild
create_bd_cell -type ip -vlnv user:user:PWM:1.0 PWM_0
connect_bd_net [get_bd_ports O] [get_bd_pins PWM_0/O]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins PWM_0/S00_AXI]
generate_target all [get_files  E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/PWM/Project/Project.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/PWM/Project/Project.ip_user_files -ipstatic_source_dir E:/ECE532/PWM/Project/Project.ip_user_files/ipstatic -force -quiet
set_property location {2 596 343} [get_bd_cells PWM_0]
undo
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_nets PWM_0_O] [get_bd_cells PWM_0]
create_bd_cell -type ip -vlnv user:user:PWM:1.0 PWM_0
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins PWM_0/s00_axi_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins PWM_0/S00_AXI]
connect_bd_net [get_bd_ports O] [get_bd_pins PWM_0/O]
generate_target all [get_files  E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/PWM/Project/Project.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/PWM/Project/Project.ip_user_files -ipstatic_source_dir E:/ECE532/PWM/Project/Project.ip_user_files/ipstatic -force -quiet
delete_bd_objs [get_bd_nets reset_rtl_1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins clk_wiz_1/resetn]
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins PWM_0/s00_axi_aresetn]
delete_bd_objs [get_bd_nets reset_rtl_0_1_1] [get_bd_ports reset_rtl_0_1]
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_ports reset_rtl]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins clk_wiz_1/resetn]
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins PWM_0/s00_axi_aresetn]
generate_target all [get_files  E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/PWM/Project/Project.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/PWM/Project/Project.ip_user_files -ipstatic_source_dir E:/ECE532/PWM/Project/Project.ip_user_files/ipstatic -force -quiet
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd}
file copy -force E:/ECE532/PWM/Project/Project.runs/impl_1/design_1_wrapper.sysdef E:/ECE532/PWM/Project/Project.sdk/design_1_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  design_1_PWM_0_1] -no_script -reset -quiet
upgrade_ip -vlnv user:user:PWM:1.0 [get_ips  design_1_PWM_0_1] -log ip_upgrade.log
generate_target all [get_files  E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/PWM/Project/Project.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/PWM/Project/Project.ip_user_files -ipstatic_source_dir E:/ECE532/PWM/Project/Project.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild
open_bd_design {E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_nets PWM_0_O] [get_bd_cells PWM_0]
create_bd_cell -type ip -vlnv user:user:PWM:1.0 PWM_0
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins PWM_0/s00_axi_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins PWM_0/S00_AXI]
connect_bd_net [get_bd_ports O] [get_bd_pins PWM_0/O]
generate_target all [get_files  E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/ECE532/PWM/Project/Project.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/PWM/Project/Project.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/PWM/Project/Project.ip_user_files -ipstatic_source_dir E:/ECE532/PWM/Project/Project.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force E:/ECE532/PWM/Project/Project.runs/impl_1/design_1_wrapper.sysdef E:/ECE532/PWM/Project/Project.sdk/design_1_wrapper.hdf

launch_sdk -workspace E:/ECE532/PWM/Project/Project.sdk -hwspec E:/ECE532/PWM/Project/Project.sdk/design_1_wrapper.hdf
