V3 21
FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/DDS_generator.vhd 2023/01/04.12:40:12 P.20131013
EN work/DDS_generator 1672833611 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/DDS_generator.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/DDS_generator/Structural 1672833612 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/DDS_generator.vhd \
      EN work/DDS_generator 1672833611
FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/sigDiv.vhd 2023/01/04.12:40:12 P.20131013
EN work/sigDiv 1672833617 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/sigDiv.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/sigDiv/Structural 1672833618 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/sigDiv.vhd \
      EN work/sigDiv 1672833617
FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/signalMod.vhd 2023/01/04.12:40:12 P.20131013
EN work/signalMod 1672833613 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/signalMod.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/signalMod/Structural 1672833614 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/signalMod.vhd \
      EN work/signalMod 1672833613
FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/SignalProcesing.vhd 2023/01/04.13:54:47 P.20131013
EN work/SignalProcesing 1672833619 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/SignalProcesing.vhd \
      PB ieee/std_logic_1164 1381692176 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/SignalProcesing/Behavioral 1672833620 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/SignalProcesing.vhd \
      EN work/SignalProcesing 1672833619 CP bufg CP DDS_generator CP signalMod \
      CP sigKlip CP sigDiv
FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/sigPr02.vhd 2023/01/04.11:40:43 P.20131013
EN work/sigKlip 1672833615 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/sigPr02.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/sigKlip/Structural 1672833616 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/sigPr02.vhd \
      EN work/sigKlip 1672833615
