Analysis & Synthesis Status : Successful - Mon Dec 21 17:32:56 2020
Quartus II Version : 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition
Revision Name : signal_generate
Top-level Entity Name : signal_generate
Family : ACEX1K
Total logic elements : 15
Total pins : 52
Total memory bits : 0
Total PLLs : 0
