--
--	Conversion of 01_Basic_Setup.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Feb 01 22:52:49 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__LIO_11_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__LIO_11_net_0 : bit;
SIGNAL Net_6311 : bit;
TERMINAL tmpSIOVREF__LIO_11_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__LIO_11_net_0 : bit;
SIGNAL tmpOE__LIO_12_net_0 : bit;
SIGNAL tmpFB_0__LIO_12_net_0 : bit;
SIGNAL Net_6310 : bit;
TERMINAL tmpSIOVREF__LIO_12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIO_12_net_0 : bit;
SIGNAL tmpOE__AIO_0_net_0 : bit;
SIGNAL tmpFB_0__AIO_0_net_0 : bit;
TERMINAL Net_6336 : bit;
SIGNAL tmpIO_0__AIO_0_net_0 : bit;
TERMINAL tmpSIOVREF__AIO_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AIO_0_net_0 : bit;
SIGNAL tmpOE__AIO_1_net_0 : bit;
SIGNAL tmpFB_0__AIO_1_net_0 : bit;
TERMINAL Net_6335 : bit;
SIGNAL tmpIO_0__AIO_1_net_0 : bit;
TERMINAL tmpSIOVREF__AIO_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AIO_1_net_0 : bit;
SIGNAL tmpOE__AIO_2_net_0 : bit;
SIGNAL tmpFB_0__AIO_2_net_0 : bit;
TERMINAL Net_6334 : bit;
SIGNAL tmpIO_0__AIO_2_net_0 : bit;
TERMINAL tmpSIOVREF__AIO_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AIO_2_net_0 : bit;
SIGNAL tmpOE__AIO_3_net_0 : bit;
SIGNAL tmpFB_0__AIO_3_net_0 : bit;
TERMINAL Net_6333 : bit;
SIGNAL tmpIO_0__AIO_3_net_0 : bit;
TERMINAL tmpSIOVREF__AIO_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AIO_3_net_0 : bit;
SIGNAL tmpOE__AIO_8_net_0 : bit;
SIGNAL tmpFB_0__AIO_8_net_0 : bit;
TERMINAL Net_6328 : bit;
SIGNAL tmpIO_0__AIO_8_net_0 : bit;
TERMINAL tmpSIOVREF__AIO_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AIO_8_net_0 : bit;
SIGNAL tmpOE__AIO_9_net_0 : bit;
SIGNAL tmpFB_0__AIO_9_net_0 : bit;
TERMINAL Net_6327 : bit;
SIGNAL tmpIO_0__AIO_9_net_0 : bit;
TERMINAL tmpSIOVREF__AIO_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AIO_9_net_0 : bit;
SIGNAL tmpOE__AIO_10_net_0 : bit;
SIGNAL tmpFB_0__AIO_10_net_0 : bit;
TERMINAL Net_6326 : bit;
SIGNAL tmpIO_0__AIO_10_net_0 : bit;
TERMINAL tmpSIOVREF__AIO_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AIO_10_net_0 : bit;
SIGNAL tmpOE__AIO_11_net_0 : bit;
SIGNAL tmpFB_0__AIO_11_net_0 : bit;
TERMINAL Net_6325 : bit;
SIGNAL tmpIO_0__AIO_11_net_0 : bit;
TERMINAL tmpSIOVREF__AIO_11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AIO_11_net_0 : bit;
SIGNAL tmpOE__AIO_12_net_0 : bit;
SIGNAL tmpFB_0__AIO_12_net_0 : bit;
TERMINAL Net_6324 : bit;
SIGNAL tmpIO_0__AIO_12_net_0 : bit;
TERMINAL tmpSIOVREF__AIO_12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AIO_12_net_0 : bit;
SIGNAL tmpOE__AIO_13_net_0 : bit;
SIGNAL tmpFB_0__AIO_13_net_0 : bit;
TERMINAL Net_6323 : bit;
SIGNAL tmpIO_0__AIO_13_net_0 : bit;
TERMINAL tmpSIOVREF__AIO_13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AIO_13_net_0 : bit;
SIGNAL tmpOE__AIO_14_net_0 : bit;
SIGNAL tmpFB_0__AIO_14_net_0 : bit;
TERMINAL Net_6322 : bit;
SIGNAL tmpIO_0__AIO_14_net_0 : bit;
TERMINAL tmpSIOVREF__AIO_14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AIO_14_net_0 : bit;
SIGNAL tmpOE__AIO_15_net_0 : bit;
SIGNAL tmpFB_0__AIO_15_net_0 : bit;
TERMINAL Net_6321 : bit;
SIGNAL tmpIO_0__AIO_15_net_0 : bit;
TERMINAL tmpSIOVREF__AIO_15_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AIO_15_net_0 : bit;
SIGNAL tmpOE__AIO_7_net_0 : bit;
SIGNAL tmpFB_0__AIO_7_net_0 : bit;
TERMINAL Net_6329 : bit;
SIGNAL tmpIO_0__AIO_7_net_0 : bit;
TERMINAL tmpSIOVREF__AIO_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AIO_7_net_0 : bit;
SIGNAL tmpOE__AIO_6_net_0 : bit;
SIGNAL tmpFB_0__AIO_6_net_0 : bit;
TERMINAL Net_6330 : bit;
SIGNAL tmpIO_0__AIO_6_net_0 : bit;
TERMINAL tmpSIOVREF__AIO_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AIO_6_net_0 : bit;
SIGNAL tmpOE__AIO_5_net_0 : bit;
SIGNAL tmpFB_0__AIO_5_net_0 : bit;
TERMINAL Net_6331 : bit;
SIGNAL tmpIO_0__AIO_5_net_0 : bit;
TERMINAL tmpSIOVREF__AIO_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AIO_5_net_0 : bit;
SIGNAL tmpOE__AIO_4_net_0 : bit;
SIGNAL tmpFB_0__AIO_4_net_0 : bit;
TERMINAL Net_6332 : bit;
SIGNAL tmpIO_0__AIO_4_net_0 : bit;
TERMINAL tmpSIOVREF__AIO_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AIO_4_net_0 : bit;
SIGNAL tmpOE__DIO_0_net_0 : bit;
SIGNAL tmpFB_0__DIO_0_net_0 : bit;
SIGNAL Net_3499 : bit;
TERMINAL tmpSIOVREF__DIO_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO_0_net_0 : bit;
SIGNAL tmpOE__DIO_1_net_0 : bit;
SIGNAL tmpFB_0__DIO_1_net_0 : bit;
SIGNAL Net_3500 : bit;
TERMINAL tmpSIOVREF__DIO_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO_1_net_0 : bit;
SIGNAL tmpOE__DIO_2_net_0 : bit;
SIGNAL tmpFB_0__DIO_2_net_0 : bit;
SIGNAL Net_3501 : bit;
TERMINAL tmpSIOVREF__DIO_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO_2_net_0 : bit;
SIGNAL tmpOE__DIO_3_net_0 : bit;
SIGNAL tmpFB_0__DIO_3_net_0 : bit;
SIGNAL Net_3502 : bit;
TERMINAL tmpSIOVREF__DIO_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO_3_net_0 : bit;
SIGNAL tmpOE__DIO_4_net_0 : bit;
SIGNAL tmpFB_0__DIO_4_net_0 : bit;
SIGNAL Net_3504 : bit;
TERMINAL tmpSIOVREF__DIO_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO_4_net_0 : bit;
SIGNAL tmpOE__DIO_5_net_0 : bit;
SIGNAL tmpFB_0__DIO_5_net_0 : bit;
SIGNAL Net_3505 : bit;
TERMINAL tmpSIOVREF__DIO_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO_5_net_0 : bit;
SIGNAL tmpOE__DIO_6_net_0 : bit;
SIGNAL tmpFB_0__DIO_6_net_0 : bit;
SIGNAL Net_3506 : bit;
TERMINAL tmpSIOVREF__DIO_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO_6_net_0 : bit;
SIGNAL tmpOE__DIO_7_net_0 : bit;
SIGNAL tmpFB_0__DIO_7_net_0 : bit;
SIGNAL Net_3507 : bit;
TERMINAL tmpSIOVREF__DIO_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO_7_net_0 : bit;
SIGNAL tmpOE__DIO_8_net_0 : bit;
SIGNAL tmpFB_0__DIO_8_net_0 : bit;
SIGNAL Net_3522 : bit;
TERMINAL tmpSIOVREF__DIO_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO_8_net_0 : bit;
SIGNAL tmpOE__DIO_9_net_0 : bit;
SIGNAL tmpFB_0__DIO_9_net_0 : bit;
SIGNAL Net_3523 : bit;
TERMINAL tmpSIOVREF__DIO_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO_9_net_0 : bit;
SIGNAL tmpOE__DIO_10_net_0 : bit;
SIGNAL tmpFB_0__DIO_10_net_0 : bit;
SIGNAL Net_3524 : bit;
TERMINAL tmpSIOVREF__DIO_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO_10_net_0 : bit;
SIGNAL tmpOE__DIO_11_net_0 : bit;
SIGNAL tmpFB_0__DIO_11_net_0 : bit;
SIGNAL Net_3525 : bit;
TERMINAL tmpSIOVREF__DIO_11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO_11_net_0 : bit;
SIGNAL tmpOE__DIO_12_net_0 : bit;
SIGNAL tmpFB_0__DIO_12_net_0 : bit;
SIGNAL Net_3527 : bit;
TERMINAL tmpSIOVREF__DIO_12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO_12_net_0 : bit;
SIGNAL tmpOE__DIO_13_net_0 : bit;
SIGNAL tmpFB_0__DIO_13_net_0 : bit;
SIGNAL Net_3528 : bit;
TERMINAL tmpSIOVREF__DIO_13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO_13_net_0 : bit;
SIGNAL tmpOE__DIO_14_net_0 : bit;
SIGNAL tmpFB_0__DIO_14_net_0 : bit;
SIGNAL Net_3529 : bit;
TERMINAL tmpSIOVREF__DIO_14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO_14_net_0 : bit;
SIGNAL tmpOE__DIO_15_net_0 : bit;
SIGNAL tmpFB_0__DIO_15_net_0 : bit;
SIGNAL Net_3530 : bit;
TERMINAL tmpSIOVREF__DIO_15_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO_15_net_0 : bit;
SIGNAL tmpOE__SAIO_0_net_0 : bit;
SIGNAL tmpFB_0__SAIO_0_net_0 : bit;
SIGNAL Net_6207 : bit;
TERMINAL tmpSIOVREF__SAIO_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SAIO_0_net_0 : bit;
SIGNAL tmpOE__SAIO_1_net_0 : bit;
SIGNAL Net_6208 : bit;
SIGNAL tmpFB_0__SAIO_1_net_0 : bit;
SIGNAL tmpIO_0__SAIO_1_net_0 : bit;
TERMINAL tmpSIOVREF__SAIO_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SAIO_1_net_0 : bit;
SIGNAL tmpOE__SDIO_0_net_0 : bit;
SIGNAL tmpFB_0__SDIO_0_net_0 : bit;
SIGNAL Net_6210 : bit;
TERMINAL tmpSIOVREF__SDIO_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDIO_0_net_0 : bit;
SIGNAL tmpOE__MODX_3_IO_net_0 : bit;
SIGNAL tmpFB_0__MODX_3_IO_net_0 : bit;
SIGNAL Net_6233 : bit;
TERMINAL tmpSIOVREF__MODX_3_IO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MODX_3_IO_net_0 : bit;
SIGNAL tmpOE__SDIO_1_net_0 : bit;
SIGNAL Net_6209 : bit;
SIGNAL tmpFB_0__SDIO_1_net_0 : bit;
SIGNAL tmpIO_0__SDIO_1_net_0 : bit;
TERMINAL tmpSIOVREF__SDIO_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDIO_1_net_0 : bit;
TERMINAL Net_6338 : bit;
TERMINAL Net_585 : bit;
TERMINAL Net_605 : bit;
TERMINAL Net_6337 : bit;
TERMINAL Net_6339 : bit;
TERMINAL Net_607 : bit;
TERMINAL Net_592 : bit;
TERMINAL Net_609 : bit;
TERMINAL Net_597 : bit;
SIGNAL tmpOE__LIO_2_net_0 : bit;
SIGNAL tmpFB_0__LIO_2_net_0 : bit;
SIGNAL Net_6320 : bit;
TERMINAL tmpSIOVREF__LIO_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIO_2_net_0 : bit;
TERMINAL Net_632 : bit;
TERMINAL Net_641 : bit;
SIGNAL tmpOE__BUZZER_net_0 : bit;
SIGNAL wire_Buzzer : bit;
SIGNAL tmpFB_0__BUZZER_net_0 : bit;
SIGNAL tmpIO_0__BUZZER_net_0 : bit;
TERMINAL tmpSIOVREF__BUZZER_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BUZZER_net_0 : bit;
SIGNAL tmpOE__LED_G_net_0 : bit;
SIGNAL tmpFB_0__LED_G_net_0 : bit;
SIGNAL tmpIO_0__LED_G_net_0 : bit;
TERMINAL tmpSIOVREF__LED_G_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_G_net_0 : bit;
SIGNAL Net_6342 : bit;
SIGNAL wire_Key_1 : bit;
SIGNAL tmpOE__LED_R_net_0 : bit;
SIGNAL wire_LED_R : bit;
SIGNAL tmpFB_0__LED_R_net_0 : bit;
SIGNAL tmpIO_0__LED_R_net_0 : bit;
TERMINAL tmpSIOVREF__LED_R_net_0 : bit;
TERMINAL Net_5640 : bit;
SIGNAL tmpINTERRUPT_0__LED_R_net_0 : bit;
SIGNAL \USBUART_1:Net_1010\ : bit;
SIGNAL \USBUART_1:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART_1:Net_597\ : bit;
SIGNAL \USBUART_1:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART_1:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART_1:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART_1:Net_1000\ : bit;
SIGNAL \USBUART_1:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART_1:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_5638 : bit;
SIGNAL \USBUART_1:Net_1889\ : bit;
SIGNAL \USBUART_1:Net_1876\ : bit;
SIGNAL \USBUART_1:ep_int_8\ : bit;
SIGNAL \USBUART_1:ep_int_7\ : bit;
SIGNAL \USBUART_1:ep_int_6\ : bit;
SIGNAL \USBUART_1:ep_int_5\ : bit;
SIGNAL \USBUART_1:ep_int_4\ : bit;
SIGNAL \USBUART_1:ep_int_3\ : bit;
SIGNAL \USBUART_1:ep_int_2\ : bit;
SIGNAL \USBUART_1:ep_int_1\ : bit;
SIGNAL \USBUART_1:ep_int_0\ : bit;
SIGNAL \USBUART_1:Net_95\ : bit;
SIGNAL \USBUART_1:dma_request_7\ : bit;
SIGNAL \USBUART_1:dma_request_6\ : bit;
SIGNAL \USBUART_1:dma_request_5\ : bit;
SIGNAL \USBUART_1:dma_request_4\ : bit;
SIGNAL \USBUART_1:dma_request_3\ : bit;
SIGNAL \USBUART_1:dma_request_2\ : bit;
SIGNAL \USBUART_1:dma_request_1\ : bit;
SIGNAL \USBUART_1:dma_request_0\ : bit;
SIGNAL \USBUART_1:dma_terminate\ : bit;
SIGNAL \USBUART_1:dma_complete_0\ : bit;
SIGNAL \USBUART_1:Net_1922\ : bit;
SIGNAL \USBUART_1:dma_complete_1\ : bit;
SIGNAL \USBUART_1:Net_1921\ : bit;
SIGNAL \USBUART_1:dma_complete_2\ : bit;
SIGNAL \USBUART_1:Net_1920\ : bit;
SIGNAL \USBUART_1:dma_complete_3\ : bit;
SIGNAL \USBUART_1:Net_1919\ : bit;
SIGNAL \USBUART_1:dma_complete_4\ : bit;
SIGNAL \USBUART_1:Net_1918\ : bit;
SIGNAL \USBUART_1:dma_complete_5\ : bit;
SIGNAL \USBUART_1:Net_1917\ : bit;
SIGNAL \USBUART_1:dma_complete_6\ : bit;
SIGNAL \USBUART_1:Net_1916\ : bit;
SIGNAL \USBUART_1:dma_complete_7\ : bit;
SIGNAL \USBUART_1:Net_1915\ : bit;
SIGNAL \CAN_1:Net_25\ : bit;
SIGNAL Net_11 : bit;
SIGNAL Net_6239 : bit;
SIGNAL Net_928 : bit;
SIGNAL Net_929 : bit;
SIGNAL \CAN_1:Net_31\ : bit;
SIGNAL \CAN_1:Net_30\ : bit;
SIGNAL tmpOE__CAN_TX_net_0 : bit;
SIGNAL tmpFB_0__CAN_TX_net_0 : bit;
SIGNAL tmpIO_0__CAN_TX_net_0 : bit;
TERMINAL tmpSIOVREF__CAN_TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CAN_TX_net_0 : bit;
SIGNAL tmpOE__CAN_RX_net_0 : bit;
SIGNAL tmpIO_0__CAN_RX_net_0 : bit;
TERMINAL tmpSIOVREF__CAN_RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CAN_RX_net_0 : bit;
SIGNAL tmpOE__MODX_1_TXD_net_0 : bit;
SIGNAL Net_737 : bit;
SIGNAL tmpFB_0__MODX_1_TXD_net_0 : bit;
SIGNAL tmpIO_0__MODX_1_TXD_net_0 : bit;
TERMINAL tmpSIOVREF__MODX_1_TXD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MODX_1_TXD_net_0 : bit;
SIGNAL tmpOE__MODX_1_RXD_net_0 : bit;
SIGNAL Net_6196 : bit;
SIGNAL tmpIO_0__MODX_1_RXD_net_0 : bit;
TERMINAL tmpSIOVREF__MODX_1_RXD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MODX_1_RXD_net_0 : bit;
SIGNAL \UART_MODX_1:Net_61\ : bit;
SIGNAL Net_6192 : bit;
SIGNAL \UART_MODX_1:BUART:clock_op\ : bit;
SIGNAL \UART_MODX_1:BUART:reset_reg\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_MODX_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_MODX_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_MODX_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_MODX_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_MODX_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_MODX_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_MODX_1:BUART:reset_sr\ : bit;
SIGNAL \UART_MODX_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \UART_MODX_1:BUART:txn\ : bit;
SIGNAL Net_6201 : bit;
SIGNAL \UART_MODX_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_6202 : bit;
SIGNAL \UART_MODX_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_MODX_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_MODX_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_MODX_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_MODX_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_MODX_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_MODX_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_MODX_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_status_3\ : bit;
SIGNAL Net_6199 : bit;
SIGNAL \UART_MODX_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_mark\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_MODX_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_MODX_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_MODX_1:BUART:pollingrange\ : bit;
SIGNAL \UART_MODX_1:BUART:pollcount_1\ : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \UART_MODX_1:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_6198 : bit;
SIGNAL \UART_MODX_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \UART_MODX_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_last\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_MODX_1:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_1:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__MODX_3_TXD_net_0 : bit;
SIGNAL Net_719 : bit;
SIGNAL tmpFB_0__MODX_3_TXD_net_0 : bit;
SIGNAL tmpIO_0__MODX_3_TXD_net_0 : bit;
TERMINAL tmpSIOVREF__MODX_3_TXD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MODX_3_TXD_net_0 : bit;
SIGNAL tmpOE__MODX_3_RXD_net_0 : bit;
SIGNAL Net_724 : bit;
SIGNAL tmpIO_0__MODX_3_RXD_net_0 : bit;
TERMINAL tmpSIOVREF__MODX_3_RXD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MODX_3_RXD_net_0 : bit;
SIGNAL \UART_MODX_0:Net_61\ : bit;
SIGNAL \UART_MODX_0:BUART:clock_op\ : bit;
SIGNAL \UART_MODX_0:BUART:reset_reg\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_MODX_0:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_MODX_0:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_MODX_0:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_MODX_0:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_MODX_0:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_MODX_0:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_MODX_0:BUART:reset_sr\ : bit;
SIGNAL \UART_MODX_0:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \UART_MODX_0:BUART:txn\ : bit;
SIGNAL Net_1583 : bit;
SIGNAL \UART_MODX_0:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_1584 : bit;
SIGNAL \UART_MODX_0:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_state_1\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_state_0\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:tx_shift_out\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:counter_load_not\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_state_2\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_MODX_0:BUART:sc_out_7\ : bit;
SIGNAL \UART_MODX_0:BUART:sc_out_6\ : bit;
SIGNAL \UART_MODX_0:BUART:sc_out_5\ : bit;
SIGNAL \UART_MODX_0:BUART:sc_out_4\ : bit;
SIGNAL \UART_MODX_0:BUART:sc_out_3\ : bit;
SIGNAL \UART_MODX_0:BUART:sc_out_2\ : bit;
SIGNAL \UART_MODX_0:BUART:sc_out_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sc_out_0\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_status_6\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_status_5\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_status_4\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_status_0\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_status_1\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_status_2\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_status_3\ : bit;
SIGNAL Net_1580 : bit;
SIGNAL \UART_MODX_0:BUART:tx_bitclk\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_mark\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_state_1\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_state_0\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_postpoll\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:hd_shift_out\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_fifofull\ : bit;
SIGNAL \UART_MODX_0:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_MODX_0:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:rx_counter_load\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_state_3\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_state_2\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_count_2\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_count_1\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_count_0\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_count_6\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_count_5\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_count_4\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_count_3\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_bitclk\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_MODX_0:BUART:pollingrange\ : bit;
SIGNAL \UART_MODX_0:BUART:pollcount_1\ : bit;
SIGNAL add_vv_vv_MODGEN_6_1 : bit;
SIGNAL \UART_MODX_0:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_6_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_status_0\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_status_1\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_status_2\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_status_3\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_status_4\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_status_5\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_status_6\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1579 : bit;
SIGNAL \UART_MODX_0:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL \UART_MODX_0:BUART:rx_address_detected\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_last\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL MODIN8_6 : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL MODIN8_5 : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL MODIN8_4 : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL MODIN8_3 : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \UART_MODX_0:BUART:sRX:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_0:BUART:sRX:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:Net_61\ : bit;
SIGNAL \UART_MODX_2:BUART:clock_op\ : bit;
SIGNAL \UART_MODX_2:BUART:reset_reg\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_MODX_2:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_MODX_2:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_MODX_2:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_MODX_2:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_MODX_2:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_MODX_2:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_MODX_2:BUART:reset_sr\ : bit;
SIGNAL \UART_MODX_2:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_745 : bit;
SIGNAL \UART_MODX_2:BUART:txn\ : bit;
SIGNAL Net_1629 : bit;
SIGNAL \UART_MODX_2:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_1630 : bit;
SIGNAL \UART_MODX_2:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_state_1\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_state_0\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:tx_shift_out\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:counter_load_not\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_state_2\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_MODX_2:BUART:sc_out_7\ : bit;
SIGNAL \UART_MODX_2:BUART:sc_out_6\ : bit;
SIGNAL \UART_MODX_2:BUART:sc_out_5\ : bit;
SIGNAL \UART_MODX_2:BUART:sc_out_4\ : bit;
SIGNAL \UART_MODX_2:BUART:sc_out_3\ : bit;
SIGNAL \UART_MODX_2:BUART:sc_out_2\ : bit;
SIGNAL \UART_MODX_2:BUART:sc_out_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sc_out_0\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_status_6\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_status_5\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_status_4\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_status_0\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_status_1\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_status_2\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_status_3\ : bit;
SIGNAL Net_1626 : bit;
SIGNAL \UART_MODX_2:BUART:tx_bitclk\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_mark\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_state_1\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_state_0\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_postpoll\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:hd_shift_out\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_fifofull\ : bit;
SIGNAL \UART_MODX_2:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_MODX_2:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:rx_counter_load\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_state_3\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_state_2\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_count_2\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_count_1\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_count_0\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_count_6\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_count_5\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_count_4\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_count_3\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_bitclk\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_MODX_2:BUART:pollingrange\ : bit;
SIGNAL \UART_MODX_2:BUART:pollcount_1\ : bit;
SIGNAL Net_750 : bit;
SIGNAL add_vv_vv_MODGEN_11_1 : bit;
SIGNAL \UART_MODX_2:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_11_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_12 : bit;
SIGNAL cmp_vv_vv_MODGEN_13 : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\ : bit;
SIGNAL MODIN11_1 : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\ : bit;
SIGNAL MODIN11_0 : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_status_0\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_status_1\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_status_2\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_status_3\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_status_4\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_status_5\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_status_6\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1625 : bit;
SIGNAL \UART_MODX_2:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_14 : bit;
SIGNAL \UART_MODX_2:BUART:rx_address_detected\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_last\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_15 : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_6\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_5\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_4\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_3\ : bit;
SIGNAL MODIN12_6 : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_2\ : bit;
SIGNAL MODIN12_5 : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_1\ : bit;
SIGNAL MODIN12_4 : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_0\ : bit;
SIGNAL MODIN12_3 : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_6\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_5\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_4\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_3\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_2\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_6\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_5\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_4\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_3\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_2\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_6\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_5\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_4\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_3\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_2\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_6\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_6\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_5\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_5\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_4\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_4\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_3\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_3\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_2\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_2\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:newa_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:newb_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:dataa_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:datab_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xeq\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xneq\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xlt\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xlte\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xgt\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xgte\ : bit;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:lt\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:MODULE_15:lt\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:eq\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:MODULE_15:eq\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:gt\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:MODULE_15:gt\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:gte\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:MODULE_15:gte\:SIGNAL IS 2;
SIGNAL \UART_MODX_2:BUART:sRX:MODULE_15:lte\ : bit;
ATTRIBUTE port_state_att of \UART_MODX_2:BUART:sRX:MODULE_15:lte\:SIGNAL IS 2;
SIGNAL tmpOE__MODX_2_RXD_net_0 : bit;
SIGNAL tmpIO_0__MODX_2_RXD_net_0 : bit;
TERMINAL tmpSIOVREF__MODX_2_RXD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MODX_2_RXD_net_0 : bit;
SIGNAL tmpOE__MODX_2_TXD_net_0 : bit;
SIGNAL tmpFB_0__MODX_2_TXD_net_0 : bit;
SIGNAL tmpIO_0__MODX_2_TXD_net_0 : bit;
TERMINAL tmpSIOVREF__MODX_2_TXD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MODX_2_TXD_net_0 : bit;
SIGNAL \UART_STIM_0:Net_61\ : bit;
SIGNAL \UART_STIM_0:BUART:clock_op\ : bit;
SIGNAL \UART_STIM_0:BUART:reset_reg\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_STIM_0:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_STIM_0:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_STIM_0:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_STIM_0:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_STIM_0:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_STIM_0:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_STIM_0:BUART:reset_sr\ : bit;
SIGNAL \UART_STIM_0:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \UART_STIM_0:BUART:txn\ : bit;
SIGNAL Net_6227 : bit;
SIGNAL \UART_STIM_0:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_6228 : bit;
SIGNAL \UART_STIM_0:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_state_1\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_state_0\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:tx_shift_out\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:counter_load_not\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_state_2\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_STIM_0:BUART:sc_out_7\ : bit;
SIGNAL \UART_STIM_0:BUART:sc_out_6\ : bit;
SIGNAL \UART_STIM_0:BUART:sc_out_5\ : bit;
SIGNAL \UART_STIM_0:BUART:sc_out_4\ : bit;
SIGNAL \UART_STIM_0:BUART:sc_out_3\ : bit;
SIGNAL \UART_STIM_0:BUART:sc_out_2\ : bit;
SIGNAL \UART_STIM_0:BUART:sc_out_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sc_out_0\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_status_6\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_status_5\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_status_4\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_status_0\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_status_1\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_status_2\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_status_3\ : bit;
SIGNAL Net_6224 : bit;
SIGNAL \UART_STIM_0:BUART:tx_bitclk\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_mark\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_state_1\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_state_0\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_postpoll\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:hd_shift_out\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_fifofull\ : bit;
SIGNAL \UART_STIM_0:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_STIM_0:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:rx_counter_load\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_state_3\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_state_2\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_count_2\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_count_1\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_count_0\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_count_6\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_count_5\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_count_4\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_count_3\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_bitclk\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_STIM_0:BUART:pollingrange\ : bit;
SIGNAL \UART_STIM_0:BUART:pollcount_1\ : bit;
SIGNAL add_vv_vv_MODGEN_16_1 : bit;
SIGNAL \UART_STIM_0:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_16_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_17 : bit;
SIGNAL cmp_vv_vv_MODGEN_18 : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\ : bit;
SIGNAL MODIN13_1 : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\ : bit;
SIGNAL MODIN13_0 : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\ : bit;
SIGNAL MODIN14_1 : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\ : bit;
SIGNAL MODIN14_0 : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\ : bit;
SIGNAL MODIN15_1 : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\ : bit;
SIGNAL MODIN15_0 : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_status_0\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_status_1\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_status_2\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_status_3\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_status_4\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_status_5\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_status_6\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_6223 : bit;
SIGNAL \UART_STIM_0:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_19 : bit;
SIGNAL \UART_STIM_0:BUART:rx_address_detected\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_last\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_20 : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_6\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_5\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_4\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_3\ : bit;
SIGNAL MODIN16_6 : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_2\ : bit;
SIGNAL MODIN16_5 : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_1\ : bit;
SIGNAL MODIN16_4 : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_0\ : bit;
SIGNAL MODIN16_3 : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_6\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_5\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_4\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_3\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_2\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_6\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_5\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_4\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_3\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_2\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_6\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_5\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_4\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_3\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_2\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_6\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_6\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_5\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_5\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_4\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_4\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_3\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_3\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_2\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_2\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:newa_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:newb_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:dataa_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:datab_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xeq\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xneq\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xlt\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xlte\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xgt\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xgte\ : bit;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:lt\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:MODULE_20:lt\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:eq\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:MODULE_20:eq\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:gt\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:MODULE_20:gt\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:gte\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:MODULE_20:gte\:SIGNAL IS 2;
SIGNAL \UART_STIM_0:BUART:sRX:MODULE_20:lte\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_0:BUART:sRX:MODULE_20:lte\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:Net_61\ : bit;
SIGNAL \UART_STIM_1:BUART:clock_op\ : bit;
SIGNAL \UART_STIM_1:BUART:reset_reg\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_STIM_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_STIM_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_STIM_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_STIM_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_STIM_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_STIM_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_STIM_1:BUART:reset_sr\ : bit;
SIGNAL \UART_STIM_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \UART_STIM_1:BUART:txn\ : bit;
SIGNAL Net_6216 : bit;
SIGNAL \UART_STIM_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_6217 : bit;
SIGNAL \UART_STIM_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_STIM_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_STIM_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_STIM_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_STIM_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_STIM_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_STIM_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_STIM_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_status_3\ : bit;
SIGNAL Net_6213 : bit;
SIGNAL \UART_STIM_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_mark\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_STIM_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_STIM_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_STIM_1:BUART:pollingrange\ : bit;
SIGNAL \UART_STIM_1:BUART:pollcount_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_1\ : bit;
SIGNAL \UART_STIM_1:BUART:pollcount_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_22\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_23\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODIN17_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODIN17_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODIN18_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODIN18_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODIN19_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODIN19_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_0\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_6212 : bit;
SIGNAL \UART_STIM_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_break_status\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:cmp_vv_vv_MODGEN_24\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_last\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:cmp_vv_vv_MODGEN_25\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_6\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_5\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_4\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_3\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODIN20_6\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_2\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODIN20_5\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODIN20_4\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODIN20_3\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_6\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_5\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_4\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_3\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_2\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_6\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_5\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_4\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_3\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_2\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_6\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_5\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_4\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_3\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_2\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_6\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_6\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_5\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_5\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_4\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_4\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_3\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_3\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_2\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_2\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:newa_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:newb_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:dataa_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:datab_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xeq\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xneq\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xlt\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xlte\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xgt\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xgte\ : bit;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:lt\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:MODULE_25:lt\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:eq\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:MODULE_25:eq\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:gt\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:MODULE_25:gt\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:gte\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:MODULE_25:gte\:SIGNAL IS 2;
SIGNAL \UART_STIM_1:BUART:sRX:MODULE_25:lte\ : bit;
ATTRIBUTE port_state_att of \UART_STIM_1:BUART:sRX:MODULE_25:lte\:SIGNAL IS 2;
SIGNAL tmpOE__MODX_1_IO_net_0 : bit;
SIGNAL tmpFB_0__MODX_1_IO_net_0 : bit;
SIGNAL Net_906 : bit;
TERMINAL tmpSIOVREF__MODX_1_IO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MODX_1_IO_net_0 : bit;
SIGNAL tmpOE__MODX_2_IO_net_0 : bit;
SIGNAL tmpFB_0__MODX_2_IO_net_0 : bit;
SIGNAL Net_907 : bit;
TERMINAL tmpSIOVREF__MODX_2_IO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MODX_2_IO_net_0 : bit;
SIGNAL tmpOE__LIO_13_RST_net_0 : bit;
SIGNAL tmpFB_0__LIO_13_RST_net_0 : bit;
SIGNAL Net_6309 : bit;
TERMINAL tmpSIOVREF__LIO_13_RST_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIO_13_RST_net_0 : bit;
SIGNAL wire_LED_B : bit;
SIGNAL Net_5403 : bit;
SIGNAL tmpOE__LED_B_net_0 : bit;
SIGNAL tmpFB_0__LED_B_net_0 : bit;
SIGNAL tmpIO_0__LED_B_net_0 : bit;
TERMINAL tmpSIOVREF__LED_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_B_net_0 : bit;
SIGNAL tmpOE__LIO_1_net_0 : bit;
SIGNAL tmpFB_0__LIO_1_net_0 : bit;
SIGNAL Net_6308 : bit;
TERMINAL tmpSIOVREF__LIO_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIO_1_net_0 : bit;
SIGNAL tmpOE__LIO_10_net_0 : bit;
SIGNAL tmpFB_0__LIO_10_net_0 : bit;
SIGNAL Net_6312 : bit;
TERMINAL tmpSIOVREF__LIO_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIO_10_net_0 : bit;
SIGNAL tmpOE__LIO_9_net_0 : bit;
SIGNAL tmpFB_0__LIO_9_net_0 : bit;
SIGNAL Net_6313 : bit;
TERMINAL tmpSIOVREF__LIO_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIO_9_net_0 : bit;
SIGNAL tmpOE__LIO_8_net_0 : bit;
SIGNAL tmpFB_0__LIO_8_net_0 : bit;
SIGNAL Net_6314 : bit;
TERMINAL tmpSIOVREF__LIO_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIO_8_net_0 : bit;
SIGNAL tmpOE__LIO_7_net_0 : bit;
SIGNAL tmpFB_0__LIO_7_net_0 : bit;
SIGNAL Net_6315 : bit;
TERMINAL tmpSIOVREF__LIO_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIO_7_net_0 : bit;
SIGNAL tmpOE__LIO_6_net_0 : bit;
SIGNAL tmpFB_0__LIO_6_net_0 : bit;
SIGNAL Net_6316 : bit;
TERMINAL tmpSIOVREF__LIO_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIO_6_net_0 : bit;
SIGNAL tmpOE__LIO_5_net_0 : bit;
SIGNAL tmpFB_0__LIO_5_net_0 : bit;
SIGNAL Net_6317 : bit;
TERMINAL tmpSIOVREF__LIO_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIO_5_net_0 : bit;
SIGNAL tmpOE__LIO_4_net_0 : bit;
SIGNAL tmpFB_0__LIO_4_net_0 : bit;
SIGNAL Net_6318 : bit;
TERMINAL tmpSIOVREF__LIO_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIO_4_net_0 : bit;
SIGNAL tmpOE__LIO_3_net_0 : bit;
SIGNAL tmpFB_0__LIO_3_net_0 : bit;
SIGNAL Net_6319 : bit;
TERMINAL tmpSIOVREF__LIO_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIO_3_net_0 : bit;
SIGNAL tmpOE__LIO_0_net_0 : bit;
SIGNAL tmpIO_0__LIO_0_net_0 : bit;
TERMINAL tmpSIOVREF__LIO_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIO_0_net_0 : bit;
SIGNAL tmpOE__KEY_2_net_0 : bit;
SIGNAL wire_Key_2 : bit;
SIGNAL tmpIO_0__KEY_2_net_0 : bit;
TERMINAL tmpSIOVREF__KEY_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__KEY_2_net_0 : bit;
SIGNAL tmpOE__KEY_1_net_0 : bit;
SIGNAL tmpIO_0__KEY_1_net_0 : bit;
TERMINAL tmpSIOVREF__KEY_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__KEY_1_net_0 : bit;
SIGNAL \UART_MODX_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:txn\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_6199D : bit;
SIGNAL \UART_MODX_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_MODX_1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:txn\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_1580D : bit;
SIGNAL \UART_MODX_0:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_last\\D\ : bit;
SIGNAL \UART_MODX_0:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:txn\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_1626D : bit;
SIGNAL \UART_MODX_2:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_last\\D\ : bit;
SIGNAL \UART_MODX_2:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:txn\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_6224D : bit;
SIGNAL \UART_STIM_0:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_last\\D\ : bit;
SIGNAL \UART_STIM_0:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:txn\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_6213D : bit;
SIGNAL \UART_STIM_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_STIM_1:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__LIO_11_net_0 <=  ('1') ;

Net_737 <= (not \UART_MODX_1:BUART:txn\);

\UART_MODX_1:BUART:counter_load_not\ <= ((not \UART_MODX_1:BUART:tx_bitclk_enable_pre\ and \UART_MODX_1:BUART:tx_state_2\)
	OR \UART_MODX_1:BUART:tx_state_0\
	OR \UART_MODX_1:BUART:tx_state_1\);

\UART_MODX_1:BUART:tx_status_0\ <= ((not \UART_MODX_1:BUART:tx_state_1\ and not \UART_MODX_1:BUART:tx_state_0\ and \UART_MODX_1:BUART:tx_bitclk_enable_pre\ and \UART_MODX_1:BUART:tx_fifo_empty\ and \UART_MODX_1:BUART:tx_state_2\));

\UART_MODX_1:BUART:tx_status_2\ <= (not \UART_MODX_1:BUART:tx_fifo_notfull\);

\UART_MODX_1:BUART:tx_bitclk\\D\ <= ((not \UART_MODX_1:BUART:tx_state_2\ and \UART_MODX_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_MODX_1:BUART:tx_state_0\ and \UART_MODX_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_MODX_1:BUART:tx_state_1\ and \UART_MODX_1:BUART:tx_bitclk_enable_pre\));

\UART_MODX_1:BUART:tx_mark\\D\ <= ((not \UART_MODX_1:BUART:reset_reg\ and \UART_MODX_1:BUART:tx_mark\));

\UART_MODX_1:BUART:tx_state_2\\D\ <= ((not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_state_2\ and \UART_MODX_1:BUART:tx_state_1\ and \UART_MODX_1:BUART:tx_counter_dp\ and \UART_MODX_1:BUART:tx_bitclk\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_state_2\ and \UART_MODX_1:BUART:tx_state_1\ and \UART_MODX_1:BUART:tx_state_0\ and \UART_MODX_1:BUART:tx_bitclk\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_state_1\ and \UART_MODX_1:BUART:tx_state_0\ and \UART_MODX_1:BUART:tx_state_2\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_state_0\ and \UART_MODX_1:BUART:tx_state_1\ and \UART_MODX_1:BUART:tx_state_2\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_bitclk_enable_pre\ and \UART_MODX_1:BUART:tx_state_2\));

\UART_MODX_1:BUART:tx_state_1\\D\ <= ((not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_state_1\ and not \UART_MODX_1:BUART:tx_state_2\ and \UART_MODX_1:BUART:tx_state_0\ and \UART_MODX_1:BUART:tx_bitclk\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_state_2\ and not \UART_MODX_1:BUART:tx_bitclk\ and \UART_MODX_1:BUART:tx_state_1\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_bitclk_enable_pre\ and \UART_MODX_1:BUART:tx_state_1\ and \UART_MODX_1:BUART:tx_state_2\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_state_0\ and not \UART_MODX_1:BUART:tx_counter_dp\ and \UART_MODX_1:BUART:tx_state_1\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_state_0\ and \UART_MODX_1:BUART:tx_state_1\ and \UART_MODX_1:BUART:tx_state_2\));

\UART_MODX_1:BUART:tx_state_0\\D\ <= ((not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_state_1\ and not \UART_MODX_1:BUART:tx_fifo_empty\ and \UART_MODX_1:BUART:tx_bitclk_enable_pre\ and \UART_MODX_1:BUART:tx_state_2\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_state_1\ and not \UART_MODX_1:BUART:tx_state_0\ and not \UART_MODX_1:BUART:tx_fifo_empty\ and not \UART_MODX_1:BUART:tx_state_2\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_bitclk_enable_pre\ and \UART_MODX_1:BUART:tx_state_0\ and \UART_MODX_1:BUART:tx_state_2\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_state_2\ and not \UART_MODX_1:BUART:tx_bitclk\ and \UART_MODX_1:BUART:tx_state_0\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_fifo_empty\ and \UART_MODX_1:BUART:tx_state_0\ and \UART_MODX_1:BUART:tx_state_2\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_state_1\ and \UART_MODX_1:BUART:tx_state_0\ and \UART_MODX_1:BUART:tx_state_2\));

\UART_MODX_1:BUART:txn\\D\ <= ((not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_state_0\ and not \UART_MODX_1:BUART:tx_shift_out\ and not \UART_MODX_1:BUART:tx_state_2\ and not \UART_MODX_1:BUART:tx_counter_dp\ and \UART_MODX_1:BUART:tx_state_1\ and \UART_MODX_1:BUART:tx_bitclk\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_state_1\ and not \UART_MODX_1:BUART:tx_state_2\ and not \UART_MODX_1:BUART:tx_bitclk\ and \UART_MODX_1:BUART:tx_state_0\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_state_1\ and not \UART_MODX_1:BUART:tx_shift_out\ and not \UART_MODX_1:BUART:tx_state_2\ and \UART_MODX_1:BUART:tx_state_0\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:tx_bitclk\ and \UART_MODX_1:BUART:txn\ and \UART_MODX_1:BUART:tx_state_1\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and \UART_MODX_1:BUART:txn\ and \UART_MODX_1:BUART:tx_state_2\));

\UART_MODX_1:BUART:tx_parity_bit\\D\ <= ((not \UART_MODX_1:BUART:tx_state_0\ and \UART_MODX_1:BUART:txn\ and \UART_MODX_1:BUART:tx_parity_bit\)
	OR (not \UART_MODX_1:BUART:tx_state_1\ and not \UART_MODX_1:BUART:tx_state_0\ and \UART_MODX_1:BUART:tx_parity_bit\)
	OR \UART_MODX_1:BUART:tx_parity_bit\);

\UART_MODX_1:BUART:rx_counter_load\ <= ((not \UART_MODX_1:BUART:rx_state_1\ and not \UART_MODX_1:BUART:rx_state_0\ and not \UART_MODX_1:BUART:rx_state_3\ and not \UART_MODX_1:BUART:rx_state_2\));

\UART_MODX_1:BUART:rx_bitclk_pre\ <= ((not \UART_MODX_1:BUART:rx_count_2\ and not \UART_MODX_1:BUART:rx_count_1\ and not \UART_MODX_1:BUART:rx_count_0\));

\UART_MODX_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_MODX_1:BUART:rx_state_2\
	OR not \UART_MODX_1:BUART:rx_state_3\
	OR \UART_MODX_1:BUART:rx_state_0\
	OR \UART_MODX_1:BUART:rx_state_1\);

\UART_MODX_1:BUART:pollcount_1\\D\ <= ((not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_count_2\ and not \UART_MODX_1:BUART:rx_count_1\ and not MODIN1_1 and Net_6196 and MODIN1_0)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_count_2\ and not \UART_MODX_1:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not Net_6196 and not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_count_2\ and not \UART_MODX_1:BUART:rx_count_1\ and MODIN1_1));

\UART_MODX_1:BUART:pollcount_0\\D\ <= ((not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_count_2\ and not \UART_MODX_1:BUART:rx_count_1\ and not MODIN1_0 and Net_6196)
	OR (not Net_6196 and not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_count_2\ and not \UART_MODX_1:BUART:rx_count_1\ and MODIN1_0));

\UART_MODX_1:BUART:rx_postpoll\ <= ((Net_6196 and MODIN1_0)
	OR MODIN1_1);

\UART_MODX_1:BUART:rx_status_4\ <= ((\UART_MODX_1:BUART:rx_load_fifo\ and \UART_MODX_1:BUART:rx_fifofull\));

\UART_MODX_1:BUART:rx_status_5\ <= ((\UART_MODX_1:BUART:rx_fifonotempty\ and \UART_MODX_1:BUART:rx_state_stop1_reg\));

\UART_MODX_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_state_1\ and not \UART_MODX_1:BUART:rx_state_0\ and not MODIN1_1 and not MODIN1_0 and \UART_MODX_1:BUART:rx_bitclk_enable\ and \UART_MODX_1:BUART:rx_state_3\ and \UART_MODX_1:BUART:rx_state_2\)
	OR (not Net_6196 and not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_state_1\ and not \UART_MODX_1:BUART:rx_state_0\ and not MODIN1_1 and \UART_MODX_1:BUART:rx_bitclk_enable\ and \UART_MODX_1:BUART:rx_state_3\ and \UART_MODX_1:BUART:rx_state_2\));

\UART_MODX_1:BUART:rx_load_fifo\\D\ <= ((not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_state_1\ and not \UART_MODX_1:BUART:rx_state_0\ and not \UART_MODX_1:BUART:rx_state_2\ and \UART_MODX_1:BUART:rx_bitclk_enable\ and \UART_MODX_1:BUART:rx_state_3\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_state_1\ and not \UART_MODX_1:BUART:rx_state_3\ and not \UART_MODX_1:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \UART_MODX_1:BUART:rx_state_0\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_state_1\ and not \UART_MODX_1:BUART:rx_state_3\ and not \UART_MODX_1:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UART_MODX_1:BUART:rx_state_0\));

\UART_MODX_1:BUART:rx_state_3\\D\ <= ((not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_state_1\ and not \UART_MODX_1:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \UART_MODX_1:BUART:rx_state_0\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_state_1\ and not \UART_MODX_1:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UART_MODX_1:BUART:rx_state_0\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_bitclk_enable\ and \UART_MODX_1:BUART:rx_state_3\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and \UART_MODX_1:BUART:rx_state_1\ and \UART_MODX_1:BUART:rx_state_3\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_state_2\ and \UART_MODX_1:BUART:rx_state_3\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and \UART_MODX_1:BUART:rx_state_0\ and \UART_MODX_1:BUART:rx_state_3\));

\UART_MODX_1:BUART:rx_state_2\\D\ <= ((not Net_6196 and not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_state_1\ and not \UART_MODX_1:BUART:rx_state_0\ and not \UART_MODX_1:BUART:rx_state_3\ and not \UART_MODX_1:BUART:rx_state_2\ and \UART_MODX_1:BUART:rx_last\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_state_1\ and not \UART_MODX_1:BUART:rx_state_0\ and not \UART_MODX_1:BUART:rx_state_2\ and \UART_MODX_1:BUART:rx_bitclk_enable\ and \UART_MODX_1:BUART:rx_state_3\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_state_1\ and not \UART_MODX_1:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \UART_MODX_1:BUART:rx_state_0\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_state_1\ and not \UART_MODX_1:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \UART_MODX_1:BUART:rx_state_0\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_bitclk_enable\ and \UART_MODX_1:BUART:rx_state_2\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and \UART_MODX_1:BUART:rx_state_1\ and \UART_MODX_1:BUART:rx_state_2\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and \UART_MODX_1:BUART:rx_state_0\ and \UART_MODX_1:BUART:rx_state_2\));

\UART_MODX_1:BUART:rx_state_1\\D\ <= ((not \UART_MODX_1:BUART:reset_reg\ and \UART_MODX_1:BUART:rx_state_1\));

\UART_MODX_1:BUART:rx_state_0\\D\ <= ((not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_state_1\ and not \UART_MODX_1:BUART:rx_state_3\ and not MODIN1_1 and not MODIN1_0 and \UART_MODX_1:BUART:rx_bitclk_enable\ and \UART_MODX_1:BUART:rx_state_2\)
	OR (not Net_6196 and not \UART_MODX_1:BUART:reset_reg\ and not \UART_MODX_1:BUART:rx_state_1\ and not \UART_MODX_1:BUART:rx_state_3\ and not MODIN1_1 and \UART_MODX_1:BUART:rx_bitclk_enable\ and \UART_MODX_1:BUART:rx_state_2\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and \UART_MODX_1:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \UART_MODX_1:BUART:reset_reg\ and \UART_MODX_1:BUART:rx_state_0\ and MODIN4_6)
	OR (not \UART_MODX_1:BUART:reset_reg\ and \UART_MODX_1:BUART:rx_state_0\ and \UART_MODX_1:BUART:rx_state_3\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and \UART_MODX_1:BUART:rx_state_1\ and \UART_MODX_1:BUART:rx_state_0\)
	OR (not \UART_MODX_1:BUART:reset_reg\ and \UART_MODX_1:BUART:rx_state_0\ and \UART_MODX_1:BUART:rx_state_2\));

\UART_MODX_1:BUART:rx_last\\D\ <= ((not \UART_MODX_1:BUART:reset_reg\ and Net_6196));

\UART_MODX_1:BUART:rx_address_detected\\D\ <= ((not \UART_MODX_1:BUART:reset_reg\ and \UART_MODX_1:BUART:rx_address_detected\));

Net_719 <= (not \UART_MODX_0:BUART:txn\);

\UART_MODX_0:BUART:counter_load_not\ <= ((not \UART_MODX_0:BUART:tx_bitclk_enable_pre\ and \UART_MODX_0:BUART:tx_state_2\)
	OR \UART_MODX_0:BUART:tx_state_0\
	OR \UART_MODX_0:BUART:tx_state_1\);

\UART_MODX_0:BUART:tx_status_0\ <= ((not \UART_MODX_0:BUART:tx_state_1\ and not \UART_MODX_0:BUART:tx_state_0\ and \UART_MODX_0:BUART:tx_bitclk_enable_pre\ and \UART_MODX_0:BUART:tx_fifo_empty\ and \UART_MODX_0:BUART:tx_state_2\));

\UART_MODX_0:BUART:tx_status_2\ <= (not \UART_MODX_0:BUART:tx_fifo_notfull\);

\UART_MODX_0:BUART:tx_bitclk\\D\ <= ((not \UART_MODX_0:BUART:tx_state_2\ and \UART_MODX_0:BUART:tx_bitclk_enable_pre\)
	OR (\UART_MODX_0:BUART:tx_state_0\ and \UART_MODX_0:BUART:tx_bitclk_enable_pre\)
	OR (\UART_MODX_0:BUART:tx_state_1\ and \UART_MODX_0:BUART:tx_bitclk_enable_pre\));

\UART_MODX_0:BUART:tx_mark\\D\ <= ((not \UART_MODX_0:BUART:reset_reg\ and \UART_MODX_0:BUART:tx_mark\));

\UART_MODX_0:BUART:tx_state_2\\D\ <= ((not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_state_2\ and \UART_MODX_0:BUART:tx_state_1\ and \UART_MODX_0:BUART:tx_counter_dp\ and \UART_MODX_0:BUART:tx_bitclk\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_state_2\ and \UART_MODX_0:BUART:tx_state_1\ and \UART_MODX_0:BUART:tx_state_0\ and \UART_MODX_0:BUART:tx_bitclk\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_state_1\ and \UART_MODX_0:BUART:tx_state_0\ and \UART_MODX_0:BUART:tx_state_2\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_state_0\ and \UART_MODX_0:BUART:tx_state_1\ and \UART_MODX_0:BUART:tx_state_2\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_bitclk_enable_pre\ and \UART_MODX_0:BUART:tx_state_2\));

\UART_MODX_0:BUART:tx_state_1\\D\ <= ((not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_state_1\ and not \UART_MODX_0:BUART:tx_state_2\ and \UART_MODX_0:BUART:tx_state_0\ and \UART_MODX_0:BUART:tx_bitclk\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_state_2\ and not \UART_MODX_0:BUART:tx_bitclk\ and \UART_MODX_0:BUART:tx_state_1\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_bitclk_enable_pre\ and \UART_MODX_0:BUART:tx_state_1\ and \UART_MODX_0:BUART:tx_state_2\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_state_0\ and not \UART_MODX_0:BUART:tx_counter_dp\ and \UART_MODX_0:BUART:tx_state_1\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_state_0\ and \UART_MODX_0:BUART:tx_state_1\ and \UART_MODX_0:BUART:tx_state_2\));

\UART_MODX_0:BUART:tx_state_0\\D\ <= ((not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_state_1\ and not \UART_MODX_0:BUART:tx_fifo_empty\ and \UART_MODX_0:BUART:tx_bitclk_enable_pre\ and \UART_MODX_0:BUART:tx_state_2\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_state_1\ and not \UART_MODX_0:BUART:tx_state_0\ and not \UART_MODX_0:BUART:tx_fifo_empty\ and not \UART_MODX_0:BUART:tx_state_2\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_bitclk_enable_pre\ and \UART_MODX_0:BUART:tx_state_0\ and \UART_MODX_0:BUART:tx_state_2\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_state_2\ and not \UART_MODX_0:BUART:tx_bitclk\ and \UART_MODX_0:BUART:tx_state_0\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_fifo_empty\ and \UART_MODX_0:BUART:tx_state_0\ and \UART_MODX_0:BUART:tx_state_2\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_state_1\ and \UART_MODX_0:BUART:tx_state_0\ and \UART_MODX_0:BUART:tx_state_2\));

\UART_MODX_0:BUART:txn\\D\ <= ((not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_state_0\ and not \UART_MODX_0:BUART:tx_shift_out\ and not \UART_MODX_0:BUART:tx_state_2\ and not \UART_MODX_0:BUART:tx_counter_dp\ and \UART_MODX_0:BUART:tx_state_1\ and \UART_MODX_0:BUART:tx_bitclk\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_state_1\ and not \UART_MODX_0:BUART:tx_state_2\ and not \UART_MODX_0:BUART:tx_bitclk\ and \UART_MODX_0:BUART:tx_state_0\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_state_1\ and not \UART_MODX_0:BUART:tx_shift_out\ and not \UART_MODX_0:BUART:tx_state_2\ and \UART_MODX_0:BUART:tx_state_0\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:tx_bitclk\ and \UART_MODX_0:BUART:txn\ and \UART_MODX_0:BUART:tx_state_1\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and \UART_MODX_0:BUART:txn\ and \UART_MODX_0:BUART:tx_state_2\));

\UART_MODX_0:BUART:tx_parity_bit\\D\ <= ((not \UART_MODX_0:BUART:tx_state_0\ and \UART_MODX_0:BUART:txn\ and \UART_MODX_0:BUART:tx_parity_bit\)
	OR (not \UART_MODX_0:BUART:tx_state_1\ and not \UART_MODX_0:BUART:tx_state_0\ and \UART_MODX_0:BUART:tx_parity_bit\)
	OR \UART_MODX_0:BUART:tx_parity_bit\);

\UART_MODX_0:BUART:rx_counter_load\ <= ((not \UART_MODX_0:BUART:rx_state_1\ and not \UART_MODX_0:BUART:rx_state_0\ and not \UART_MODX_0:BUART:rx_state_3\ and not \UART_MODX_0:BUART:rx_state_2\));

\UART_MODX_0:BUART:rx_bitclk_pre\ <= ((not \UART_MODX_0:BUART:rx_count_2\ and not \UART_MODX_0:BUART:rx_count_1\ and not \UART_MODX_0:BUART:rx_count_0\));

\UART_MODX_0:BUART:rx_state_stop1_reg\\D\ <= (not \UART_MODX_0:BUART:rx_state_2\
	OR not \UART_MODX_0:BUART:rx_state_3\
	OR \UART_MODX_0:BUART:rx_state_0\
	OR \UART_MODX_0:BUART:rx_state_1\);

\UART_MODX_0:BUART:pollcount_1\\D\ <= ((not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_count_2\ and not \UART_MODX_0:BUART:rx_count_1\ and not MODIN5_1 and Net_724 and MODIN5_0)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_count_2\ and not \UART_MODX_0:BUART:rx_count_1\ and not MODIN5_0 and MODIN5_1)
	OR (not Net_724 and not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_count_2\ and not \UART_MODX_0:BUART:rx_count_1\ and MODIN5_1));

\UART_MODX_0:BUART:pollcount_0\\D\ <= ((not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_count_2\ and not \UART_MODX_0:BUART:rx_count_1\ and not MODIN5_0 and Net_724)
	OR (not Net_724 and not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_count_2\ and not \UART_MODX_0:BUART:rx_count_1\ and MODIN5_0));

\UART_MODX_0:BUART:rx_postpoll\ <= ((Net_724 and MODIN5_0)
	OR MODIN5_1);

\UART_MODX_0:BUART:rx_status_4\ <= ((\UART_MODX_0:BUART:rx_load_fifo\ and \UART_MODX_0:BUART:rx_fifofull\));

\UART_MODX_0:BUART:rx_status_5\ <= ((\UART_MODX_0:BUART:rx_fifonotempty\ and \UART_MODX_0:BUART:rx_state_stop1_reg\));

\UART_MODX_0:BUART:rx_stop_bit_error\\D\ <= ((not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_state_1\ and not \UART_MODX_0:BUART:rx_state_0\ and not MODIN5_1 and not MODIN5_0 and \UART_MODX_0:BUART:rx_bitclk_enable\ and \UART_MODX_0:BUART:rx_state_3\ and \UART_MODX_0:BUART:rx_state_2\)
	OR (not Net_724 and not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_state_1\ and not \UART_MODX_0:BUART:rx_state_0\ and not MODIN5_1 and \UART_MODX_0:BUART:rx_bitclk_enable\ and \UART_MODX_0:BUART:rx_state_3\ and \UART_MODX_0:BUART:rx_state_2\));

\UART_MODX_0:BUART:rx_load_fifo\\D\ <= ((not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_state_1\ and not \UART_MODX_0:BUART:rx_state_0\ and not \UART_MODX_0:BUART:rx_state_2\ and \UART_MODX_0:BUART:rx_bitclk_enable\ and \UART_MODX_0:BUART:rx_state_3\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_state_1\ and not \UART_MODX_0:BUART:rx_state_3\ and not \UART_MODX_0:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \UART_MODX_0:BUART:rx_state_0\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_state_1\ and not \UART_MODX_0:BUART:rx_state_3\ and not \UART_MODX_0:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \UART_MODX_0:BUART:rx_state_0\));

\UART_MODX_0:BUART:rx_state_3\\D\ <= ((not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_state_1\ and not \UART_MODX_0:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \UART_MODX_0:BUART:rx_state_0\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_state_1\ and not \UART_MODX_0:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \UART_MODX_0:BUART:rx_state_0\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_bitclk_enable\ and \UART_MODX_0:BUART:rx_state_3\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and \UART_MODX_0:BUART:rx_state_1\ and \UART_MODX_0:BUART:rx_state_3\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_state_2\ and \UART_MODX_0:BUART:rx_state_3\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and \UART_MODX_0:BUART:rx_state_0\ and \UART_MODX_0:BUART:rx_state_3\));

\UART_MODX_0:BUART:rx_state_2\\D\ <= ((not Net_724 and not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_state_1\ and not \UART_MODX_0:BUART:rx_state_0\ and not \UART_MODX_0:BUART:rx_state_3\ and not \UART_MODX_0:BUART:rx_state_2\ and \UART_MODX_0:BUART:rx_last\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_state_1\ and not \UART_MODX_0:BUART:rx_state_0\ and not \UART_MODX_0:BUART:rx_state_2\ and \UART_MODX_0:BUART:rx_bitclk_enable\ and \UART_MODX_0:BUART:rx_state_3\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_state_1\ and not \UART_MODX_0:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_4 and \UART_MODX_0:BUART:rx_state_0\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_state_1\ and not \UART_MODX_0:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_5 and \UART_MODX_0:BUART:rx_state_0\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_bitclk_enable\ and \UART_MODX_0:BUART:rx_state_2\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and \UART_MODX_0:BUART:rx_state_1\ and \UART_MODX_0:BUART:rx_state_2\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and \UART_MODX_0:BUART:rx_state_0\ and \UART_MODX_0:BUART:rx_state_2\));

\UART_MODX_0:BUART:rx_state_1\\D\ <= ((not \UART_MODX_0:BUART:reset_reg\ and \UART_MODX_0:BUART:rx_state_1\));

\UART_MODX_0:BUART:rx_state_0\\D\ <= ((not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_state_1\ and not \UART_MODX_0:BUART:rx_state_3\ and not MODIN5_1 and not MODIN5_0 and \UART_MODX_0:BUART:rx_bitclk_enable\ and \UART_MODX_0:BUART:rx_state_2\)
	OR (not Net_724 and not \UART_MODX_0:BUART:reset_reg\ and not \UART_MODX_0:BUART:rx_state_1\ and not \UART_MODX_0:BUART:rx_state_3\ and not MODIN5_1 and \UART_MODX_0:BUART:rx_bitclk_enable\ and \UART_MODX_0:BUART:rx_state_2\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and \UART_MODX_0:BUART:rx_state_0\ and MODIN8_5 and MODIN8_4)
	OR (not \UART_MODX_0:BUART:reset_reg\ and \UART_MODX_0:BUART:rx_state_0\ and MODIN8_6)
	OR (not \UART_MODX_0:BUART:reset_reg\ and \UART_MODX_0:BUART:rx_state_0\ and \UART_MODX_0:BUART:rx_state_3\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and \UART_MODX_0:BUART:rx_state_1\ and \UART_MODX_0:BUART:rx_state_0\)
	OR (not \UART_MODX_0:BUART:reset_reg\ and \UART_MODX_0:BUART:rx_state_0\ and \UART_MODX_0:BUART:rx_state_2\));

\UART_MODX_0:BUART:rx_last\\D\ <= ((not \UART_MODX_0:BUART:reset_reg\ and Net_724));

\UART_MODX_0:BUART:rx_address_detected\\D\ <= ((not \UART_MODX_0:BUART:reset_reg\ and \UART_MODX_0:BUART:rx_address_detected\));

Net_745 <= (not \UART_MODX_2:BUART:txn\);

\UART_MODX_2:BUART:counter_load_not\ <= ((not \UART_MODX_2:BUART:tx_bitclk_enable_pre\ and \UART_MODX_2:BUART:tx_state_2\)
	OR \UART_MODX_2:BUART:tx_state_0\
	OR \UART_MODX_2:BUART:tx_state_1\);

\UART_MODX_2:BUART:tx_status_0\ <= ((not \UART_MODX_2:BUART:tx_state_1\ and not \UART_MODX_2:BUART:tx_state_0\ and \UART_MODX_2:BUART:tx_bitclk_enable_pre\ and \UART_MODX_2:BUART:tx_fifo_empty\ and \UART_MODX_2:BUART:tx_state_2\));

\UART_MODX_2:BUART:tx_status_2\ <= (not \UART_MODX_2:BUART:tx_fifo_notfull\);

\UART_MODX_2:BUART:tx_bitclk\\D\ <= ((not \UART_MODX_2:BUART:tx_state_2\ and \UART_MODX_2:BUART:tx_bitclk_enable_pre\)
	OR (\UART_MODX_2:BUART:tx_state_0\ and \UART_MODX_2:BUART:tx_bitclk_enable_pre\)
	OR (\UART_MODX_2:BUART:tx_state_1\ and \UART_MODX_2:BUART:tx_bitclk_enable_pre\));

\UART_MODX_2:BUART:tx_mark\\D\ <= ((not \UART_MODX_2:BUART:reset_reg\ and \UART_MODX_2:BUART:tx_mark\));

\UART_MODX_2:BUART:tx_state_2\\D\ <= ((not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_state_2\ and \UART_MODX_2:BUART:tx_state_1\ and \UART_MODX_2:BUART:tx_counter_dp\ and \UART_MODX_2:BUART:tx_bitclk\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_state_2\ and \UART_MODX_2:BUART:tx_state_1\ and \UART_MODX_2:BUART:tx_state_0\ and \UART_MODX_2:BUART:tx_bitclk\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_state_1\ and \UART_MODX_2:BUART:tx_state_0\ and \UART_MODX_2:BUART:tx_state_2\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_state_0\ and \UART_MODX_2:BUART:tx_state_1\ and \UART_MODX_2:BUART:tx_state_2\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_bitclk_enable_pre\ and \UART_MODX_2:BUART:tx_state_2\));

\UART_MODX_2:BUART:tx_state_1\\D\ <= ((not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_state_1\ and not \UART_MODX_2:BUART:tx_state_2\ and \UART_MODX_2:BUART:tx_state_0\ and \UART_MODX_2:BUART:tx_bitclk\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_state_2\ and not \UART_MODX_2:BUART:tx_bitclk\ and \UART_MODX_2:BUART:tx_state_1\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_bitclk_enable_pre\ and \UART_MODX_2:BUART:tx_state_1\ and \UART_MODX_2:BUART:tx_state_2\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_state_0\ and not \UART_MODX_2:BUART:tx_counter_dp\ and \UART_MODX_2:BUART:tx_state_1\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_state_0\ and \UART_MODX_2:BUART:tx_state_1\ and \UART_MODX_2:BUART:tx_state_2\));

\UART_MODX_2:BUART:tx_state_0\\D\ <= ((not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_state_1\ and not \UART_MODX_2:BUART:tx_fifo_empty\ and \UART_MODX_2:BUART:tx_bitclk_enable_pre\ and \UART_MODX_2:BUART:tx_state_2\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_state_1\ and not \UART_MODX_2:BUART:tx_state_0\ and not \UART_MODX_2:BUART:tx_fifo_empty\ and not \UART_MODX_2:BUART:tx_state_2\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_bitclk_enable_pre\ and \UART_MODX_2:BUART:tx_state_0\ and \UART_MODX_2:BUART:tx_state_2\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_state_2\ and not \UART_MODX_2:BUART:tx_bitclk\ and \UART_MODX_2:BUART:tx_state_0\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_fifo_empty\ and \UART_MODX_2:BUART:tx_state_0\ and \UART_MODX_2:BUART:tx_state_2\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_state_1\ and \UART_MODX_2:BUART:tx_state_0\ and \UART_MODX_2:BUART:tx_state_2\));

\UART_MODX_2:BUART:txn\\D\ <= ((not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_state_0\ and not \UART_MODX_2:BUART:tx_shift_out\ and not \UART_MODX_2:BUART:tx_state_2\ and not \UART_MODX_2:BUART:tx_counter_dp\ and \UART_MODX_2:BUART:tx_state_1\ and \UART_MODX_2:BUART:tx_bitclk\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_state_1\ and not \UART_MODX_2:BUART:tx_state_2\ and not \UART_MODX_2:BUART:tx_bitclk\ and \UART_MODX_2:BUART:tx_state_0\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_state_1\ and not \UART_MODX_2:BUART:tx_shift_out\ and not \UART_MODX_2:BUART:tx_state_2\ and \UART_MODX_2:BUART:tx_state_0\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:tx_bitclk\ and \UART_MODX_2:BUART:txn\ and \UART_MODX_2:BUART:tx_state_1\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and \UART_MODX_2:BUART:txn\ and \UART_MODX_2:BUART:tx_state_2\));

\UART_MODX_2:BUART:tx_parity_bit\\D\ <= ((not \UART_MODX_2:BUART:tx_state_0\ and \UART_MODX_2:BUART:txn\ and \UART_MODX_2:BUART:tx_parity_bit\)
	OR (not \UART_MODX_2:BUART:tx_state_1\ and not \UART_MODX_2:BUART:tx_state_0\ and \UART_MODX_2:BUART:tx_parity_bit\)
	OR \UART_MODX_2:BUART:tx_parity_bit\);

\UART_MODX_2:BUART:rx_counter_load\ <= ((not \UART_MODX_2:BUART:rx_state_1\ and not \UART_MODX_2:BUART:rx_state_0\ and not \UART_MODX_2:BUART:rx_state_3\ and not \UART_MODX_2:BUART:rx_state_2\));

\UART_MODX_2:BUART:rx_bitclk_pre\ <= ((not \UART_MODX_2:BUART:rx_count_2\ and not \UART_MODX_2:BUART:rx_count_1\ and not \UART_MODX_2:BUART:rx_count_0\));

\UART_MODX_2:BUART:rx_state_stop1_reg\\D\ <= (not \UART_MODX_2:BUART:rx_state_2\
	OR not \UART_MODX_2:BUART:rx_state_3\
	OR \UART_MODX_2:BUART:rx_state_0\
	OR \UART_MODX_2:BUART:rx_state_1\);

\UART_MODX_2:BUART:pollcount_1\\D\ <= ((not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_count_2\ and not \UART_MODX_2:BUART:rx_count_1\ and not MODIN9_1 and Net_750 and MODIN9_0)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_count_2\ and not \UART_MODX_2:BUART:rx_count_1\ and not MODIN9_0 and MODIN9_1)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_count_2\ and not \UART_MODX_2:BUART:rx_count_1\ and not Net_750 and MODIN9_1));

\UART_MODX_2:BUART:pollcount_0\\D\ <= ((not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_count_2\ and not \UART_MODX_2:BUART:rx_count_1\ and not MODIN9_0 and Net_750)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_count_2\ and not \UART_MODX_2:BUART:rx_count_1\ and not Net_750 and MODIN9_0));

\UART_MODX_2:BUART:rx_postpoll\ <= ((Net_750 and MODIN9_0)
	OR MODIN9_1);

\UART_MODX_2:BUART:rx_status_4\ <= ((\UART_MODX_2:BUART:rx_load_fifo\ and \UART_MODX_2:BUART:rx_fifofull\));

\UART_MODX_2:BUART:rx_status_5\ <= ((\UART_MODX_2:BUART:rx_fifonotempty\ and \UART_MODX_2:BUART:rx_state_stop1_reg\));

\UART_MODX_2:BUART:rx_stop_bit_error\\D\ <= ((not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_state_1\ and not \UART_MODX_2:BUART:rx_state_0\ and not MODIN9_1 and not MODIN9_0 and \UART_MODX_2:BUART:rx_bitclk_enable\ and \UART_MODX_2:BUART:rx_state_3\ and \UART_MODX_2:BUART:rx_state_2\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_state_1\ and not \UART_MODX_2:BUART:rx_state_0\ and not Net_750 and not MODIN9_1 and \UART_MODX_2:BUART:rx_bitclk_enable\ and \UART_MODX_2:BUART:rx_state_3\ and \UART_MODX_2:BUART:rx_state_2\));

\UART_MODX_2:BUART:rx_load_fifo\\D\ <= ((not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_state_1\ and not \UART_MODX_2:BUART:rx_state_0\ and not \UART_MODX_2:BUART:rx_state_2\ and \UART_MODX_2:BUART:rx_bitclk_enable\ and \UART_MODX_2:BUART:rx_state_3\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_state_1\ and not \UART_MODX_2:BUART:rx_state_3\ and not \UART_MODX_2:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_4 and \UART_MODX_2:BUART:rx_state_0\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_state_1\ and not \UART_MODX_2:BUART:rx_state_3\ and not \UART_MODX_2:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_5 and \UART_MODX_2:BUART:rx_state_0\));

\UART_MODX_2:BUART:rx_state_3\\D\ <= ((not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_state_1\ and not \UART_MODX_2:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_4 and \UART_MODX_2:BUART:rx_state_0\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_state_1\ and not \UART_MODX_2:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_5 and \UART_MODX_2:BUART:rx_state_0\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_bitclk_enable\ and \UART_MODX_2:BUART:rx_state_3\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and \UART_MODX_2:BUART:rx_state_1\ and \UART_MODX_2:BUART:rx_state_3\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_state_2\ and \UART_MODX_2:BUART:rx_state_3\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and \UART_MODX_2:BUART:rx_state_0\ and \UART_MODX_2:BUART:rx_state_3\));

\UART_MODX_2:BUART:rx_state_2\\D\ <= ((not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_state_1\ and not \UART_MODX_2:BUART:rx_state_0\ and not \UART_MODX_2:BUART:rx_state_3\ and not \UART_MODX_2:BUART:rx_state_2\ and not Net_750 and \UART_MODX_2:BUART:rx_last\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_state_1\ and not \UART_MODX_2:BUART:rx_state_0\ and not \UART_MODX_2:BUART:rx_state_2\ and \UART_MODX_2:BUART:rx_bitclk_enable\ and \UART_MODX_2:BUART:rx_state_3\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_state_1\ and not \UART_MODX_2:BUART:rx_state_3\ and not MODIN12_6 and not MODIN12_4 and \UART_MODX_2:BUART:rx_state_0\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_state_1\ and not \UART_MODX_2:BUART:rx_state_3\ and not MODIN12_6 and not MODIN12_5 and \UART_MODX_2:BUART:rx_state_0\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_bitclk_enable\ and \UART_MODX_2:BUART:rx_state_2\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and \UART_MODX_2:BUART:rx_state_1\ and \UART_MODX_2:BUART:rx_state_2\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and \UART_MODX_2:BUART:rx_state_0\ and \UART_MODX_2:BUART:rx_state_2\));

\UART_MODX_2:BUART:rx_state_1\\D\ <= ((not \UART_MODX_2:BUART:reset_reg\ and \UART_MODX_2:BUART:rx_state_1\));

\UART_MODX_2:BUART:rx_state_0\\D\ <= ((not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_state_1\ and not \UART_MODX_2:BUART:rx_state_3\ and not MODIN9_1 and not MODIN9_0 and \UART_MODX_2:BUART:rx_bitclk_enable\ and \UART_MODX_2:BUART:rx_state_2\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and not \UART_MODX_2:BUART:rx_state_1\ and not \UART_MODX_2:BUART:rx_state_3\ and not Net_750 and not MODIN9_1 and \UART_MODX_2:BUART:rx_bitclk_enable\ and \UART_MODX_2:BUART:rx_state_2\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and \UART_MODX_2:BUART:rx_state_0\ and MODIN12_5 and MODIN12_4)
	OR (not \UART_MODX_2:BUART:reset_reg\ and \UART_MODX_2:BUART:rx_state_0\ and MODIN12_6)
	OR (not \UART_MODX_2:BUART:reset_reg\ and \UART_MODX_2:BUART:rx_state_0\ and \UART_MODX_2:BUART:rx_state_3\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and \UART_MODX_2:BUART:rx_state_1\ and \UART_MODX_2:BUART:rx_state_0\)
	OR (not \UART_MODX_2:BUART:reset_reg\ and \UART_MODX_2:BUART:rx_state_0\ and \UART_MODX_2:BUART:rx_state_2\));

\UART_MODX_2:BUART:rx_last\\D\ <= ((not \UART_MODX_2:BUART:reset_reg\ and Net_750));

\UART_MODX_2:BUART:rx_address_detected\\D\ <= ((not \UART_MODX_2:BUART:reset_reg\ and \UART_MODX_2:BUART:rx_address_detected\));

Net_6209 <= (not \UART_STIM_0:BUART:txn\);

\UART_STIM_0:BUART:counter_load_not\ <= ((not \UART_STIM_0:BUART:tx_bitclk_enable_pre\ and \UART_STIM_0:BUART:tx_state_2\)
	OR \UART_STIM_0:BUART:tx_state_0\
	OR \UART_STIM_0:BUART:tx_state_1\);

\UART_STIM_0:BUART:tx_status_0\ <= ((not \UART_STIM_0:BUART:tx_state_1\ and not \UART_STIM_0:BUART:tx_state_0\ and \UART_STIM_0:BUART:tx_bitclk_enable_pre\ and \UART_STIM_0:BUART:tx_fifo_empty\ and \UART_STIM_0:BUART:tx_state_2\));

\UART_STIM_0:BUART:tx_status_2\ <= (not \UART_STIM_0:BUART:tx_fifo_notfull\);

\UART_STIM_0:BUART:tx_bitclk\\D\ <= ((not \UART_STIM_0:BUART:tx_state_2\ and \UART_STIM_0:BUART:tx_bitclk_enable_pre\)
	OR (\UART_STIM_0:BUART:tx_state_0\ and \UART_STIM_0:BUART:tx_bitclk_enable_pre\)
	OR (\UART_STIM_0:BUART:tx_state_1\ and \UART_STIM_0:BUART:tx_bitclk_enable_pre\));

\UART_STIM_0:BUART:tx_mark\\D\ <= ((not \UART_STIM_0:BUART:reset_reg\ and \UART_STIM_0:BUART:tx_mark\));

\UART_STIM_0:BUART:tx_state_2\\D\ <= ((not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_state_2\ and \UART_STIM_0:BUART:tx_state_1\ and \UART_STIM_0:BUART:tx_counter_dp\ and \UART_STIM_0:BUART:tx_bitclk\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_state_2\ and \UART_STIM_0:BUART:tx_state_1\ and \UART_STIM_0:BUART:tx_state_0\ and \UART_STIM_0:BUART:tx_bitclk\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_state_1\ and \UART_STIM_0:BUART:tx_state_0\ and \UART_STIM_0:BUART:tx_state_2\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_state_0\ and \UART_STIM_0:BUART:tx_state_1\ and \UART_STIM_0:BUART:tx_state_2\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_bitclk_enable_pre\ and \UART_STIM_0:BUART:tx_state_2\));

\UART_STIM_0:BUART:tx_state_1\\D\ <= ((not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_state_1\ and not \UART_STIM_0:BUART:tx_state_2\ and \UART_STIM_0:BUART:tx_state_0\ and \UART_STIM_0:BUART:tx_bitclk\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_state_2\ and not \UART_STIM_0:BUART:tx_bitclk\ and \UART_STIM_0:BUART:tx_state_1\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_bitclk_enable_pre\ and \UART_STIM_0:BUART:tx_state_1\ and \UART_STIM_0:BUART:tx_state_2\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_state_0\ and not \UART_STIM_0:BUART:tx_counter_dp\ and \UART_STIM_0:BUART:tx_state_1\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_state_0\ and \UART_STIM_0:BUART:tx_state_1\ and \UART_STIM_0:BUART:tx_state_2\));

\UART_STIM_0:BUART:tx_state_0\\D\ <= ((not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_state_1\ and not \UART_STIM_0:BUART:tx_fifo_empty\ and \UART_STIM_0:BUART:tx_bitclk_enable_pre\ and \UART_STIM_0:BUART:tx_state_2\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_state_1\ and not \UART_STIM_0:BUART:tx_state_0\ and not \UART_STIM_0:BUART:tx_fifo_empty\ and not \UART_STIM_0:BUART:tx_state_2\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_bitclk_enable_pre\ and \UART_STIM_0:BUART:tx_state_0\ and \UART_STIM_0:BUART:tx_state_2\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_state_2\ and not \UART_STIM_0:BUART:tx_bitclk\ and \UART_STIM_0:BUART:tx_state_0\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_fifo_empty\ and \UART_STIM_0:BUART:tx_state_0\ and \UART_STIM_0:BUART:tx_state_2\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_state_1\ and \UART_STIM_0:BUART:tx_state_0\ and \UART_STIM_0:BUART:tx_state_2\));

\UART_STIM_0:BUART:txn\\D\ <= ((not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_state_0\ and not \UART_STIM_0:BUART:tx_shift_out\ and not \UART_STIM_0:BUART:tx_state_2\ and not \UART_STIM_0:BUART:tx_counter_dp\ and \UART_STIM_0:BUART:tx_state_1\ and \UART_STIM_0:BUART:tx_bitclk\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_state_1\ and not \UART_STIM_0:BUART:tx_state_2\ and not \UART_STIM_0:BUART:tx_bitclk\ and \UART_STIM_0:BUART:tx_state_0\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_state_1\ and not \UART_STIM_0:BUART:tx_shift_out\ and not \UART_STIM_0:BUART:tx_state_2\ and \UART_STIM_0:BUART:tx_state_0\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:tx_bitclk\ and \UART_STIM_0:BUART:txn\ and \UART_STIM_0:BUART:tx_state_1\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and \UART_STIM_0:BUART:txn\ and \UART_STIM_0:BUART:tx_state_2\));

\UART_STIM_0:BUART:tx_parity_bit\\D\ <= ((not \UART_STIM_0:BUART:tx_state_0\ and \UART_STIM_0:BUART:txn\ and \UART_STIM_0:BUART:tx_parity_bit\)
	OR (not \UART_STIM_0:BUART:tx_state_1\ and not \UART_STIM_0:BUART:tx_state_0\ and \UART_STIM_0:BUART:tx_parity_bit\)
	OR \UART_STIM_0:BUART:tx_parity_bit\);

\UART_STIM_0:BUART:rx_counter_load\ <= ((not \UART_STIM_0:BUART:rx_state_1\ and not \UART_STIM_0:BUART:rx_state_0\ and not \UART_STIM_0:BUART:rx_state_3\ and not \UART_STIM_0:BUART:rx_state_2\));

\UART_STIM_0:BUART:rx_bitclk_pre\ <= ((not \UART_STIM_0:BUART:rx_count_2\ and not \UART_STIM_0:BUART:rx_count_1\ and not \UART_STIM_0:BUART:rx_count_0\));

\UART_STIM_0:BUART:rx_state_stop1_reg\\D\ <= (not \UART_STIM_0:BUART:rx_state_2\
	OR not \UART_STIM_0:BUART:rx_state_3\
	OR \UART_STIM_0:BUART:rx_state_0\
	OR \UART_STIM_0:BUART:rx_state_1\);

\UART_STIM_0:BUART:pollcount_1\\D\ <= ((not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_count_2\ and not \UART_STIM_0:BUART:rx_count_1\ and not MODIN13_1 and Net_6210 and MODIN13_0)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_count_2\ and not \UART_STIM_0:BUART:rx_count_1\ and not MODIN13_0 and MODIN13_1)
	OR (not Net_6210 and not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_count_2\ and not \UART_STIM_0:BUART:rx_count_1\ and MODIN13_1));

\UART_STIM_0:BUART:pollcount_0\\D\ <= ((not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_count_2\ and not \UART_STIM_0:BUART:rx_count_1\ and not MODIN13_0 and Net_6210)
	OR (not Net_6210 and not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_count_2\ and not \UART_STIM_0:BUART:rx_count_1\ and MODIN13_0));

\UART_STIM_0:BUART:rx_postpoll\ <= ((Net_6210 and MODIN13_0)
	OR MODIN13_1);

\UART_STIM_0:BUART:rx_status_4\ <= ((\UART_STIM_0:BUART:rx_load_fifo\ and \UART_STIM_0:BUART:rx_fifofull\));

\UART_STIM_0:BUART:rx_status_5\ <= ((\UART_STIM_0:BUART:rx_fifonotempty\ and \UART_STIM_0:BUART:rx_state_stop1_reg\));

\UART_STIM_0:BUART:rx_stop_bit_error\\D\ <= ((not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_state_1\ and not \UART_STIM_0:BUART:rx_state_0\ and not MODIN13_1 and not MODIN13_0 and \UART_STIM_0:BUART:rx_bitclk_enable\ and \UART_STIM_0:BUART:rx_state_3\ and \UART_STIM_0:BUART:rx_state_2\)
	OR (not Net_6210 and not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_state_1\ and not \UART_STIM_0:BUART:rx_state_0\ and not MODIN13_1 and \UART_STIM_0:BUART:rx_bitclk_enable\ and \UART_STIM_0:BUART:rx_state_3\ and \UART_STIM_0:BUART:rx_state_2\));

\UART_STIM_0:BUART:rx_load_fifo\\D\ <= ((not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_state_1\ and not \UART_STIM_0:BUART:rx_state_0\ and not \UART_STIM_0:BUART:rx_state_2\ and \UART_STIM_0:BUART:rx_bitclk_enable\ and \UART_STIM_0:BUART:rx_state_3\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_state_1\ and not \UART_STIM_0:BUART:rx_state_3\ and not \UART_STIM_0:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_4 and \UART_STIM_0:BUART:rx_state_0\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_state_1\ and not \UART_STIM_0:BUART:rx_state_3\ and not \UART_STIM_0:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_5 and \UART_STIM_0:BUART:rx_state_0\));

\UART_STIM_0:BUART:rx_state_3\\D\ <= ((not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_state_1\ and not \UART_STIM_0:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_4 and \UART_STIM_0:BUART:rx_state_0\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_state_1\ and not \UART_STIM_0:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_5 and \UART_STIM_0:BUART:rx_state_0\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_bitclk_enable\ and \UART_STIM_0:BUART:rx_state_3\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and \UART_STIM_0:BUART:rx_state_1\ and \UART_STIM_0:BUART:rx_state_3\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_state_2\ and \UART_STIM_0:BUART:rx_state_3\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and \UART_STIM_0:BUART:rx_state_0\ and \UART_STIM_0:BUART:rx_state_3\));

\UART_STIM_0:BUART:rx_state_2\\D\ <= ((not Net_6210 and not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_state_1\ and not \UART_STIM_0:BUART:rx_state_0\ and not \UART_STIM_0:BUART:rx_state_3\ and not \UART_STIM_0:BUART:rx_state_2\ and \UART_STIM_0:BUART:rx_last\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_state_1\ and not \UART_STIM_0:BUART:rx_state_0\ and not \UART_STIM_0:BUART:rx_state_2\ and \UART_STIM_0:BUART:rx_bitclk_enable\ and \UART_STIM_0:BUART:rx_state_3\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_state_1\ and not \UART_STIM_0:BUART:rx_state_3\ and not MODIN16_6 and not MODIN16_4 and \UART_STIM_0:BUART:rx_state_0\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_state_1\ and not \UART_STIM_0:BUART:rx_state_3\ and not MODIN16_6 and not MODIN16_5 and \UART_STIM_0:BUART:rx_state_0\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_bitclk_enable\ and \UART_STIM_0:BUART:rx_state_2\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and \UART_STIM_0:BUART:rx_state_1\ and \UART_STIM_0:BUART:rx_state_2\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and \UART_STIM_0:BUART:rx_state_0\ and \UART_STIM_0:BUART:rx_state_2\));

\UART_STIM_0:BUART:rx_state_1\\D\ <= ((not \UART_STIM_0:BUART:reset_reg\ and \UART_STIM_0:BUART:rx_state_1\));

\UART_STIM_0:BUART:rx_state_0\\D\ <= ((not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_state_1\ and not \UART_STIM_0:BUART:rx_state_3\ and not MODIN13_1 and not MODIN13_0 and \UART_STIM_0:BUART:rx_bitclk_enable\ and \UART_STIM_0:BUART:rx_state_2\)
	OR (not Net_6210 and not \UART_STIM_0:BUART:reset_reg\ and not \UART_STIM_0:BUART:rx_state_1\ and not \UART_STIM_0:BUART:rx_state_3\ and not MODIN13_1 and \UART_STIM_0:BUART:rx_bitclk_enable\ and \UART_STIM_0:BUART:rx_state_2\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and \UART_STIM_0:BUART:rx_state_0\ and MODIN16_5 and MODIN16_4)
	OR (not \UART_STIM_0:BUART:reset_reg\ and \UART_STIM_0:BUART:rx_state_0\ and MODIN16_6)
	OR (not \UART_STIM_0:BUART:reset_reg\ and \UART_STIM_0:BUART:rx_state_0\ and \UART_STIM_0:BUART:rx_state_3\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and \UART_STIM_0:BUART:rx_state_1\ and \UART_STIM_0:BUART:rx_state_0\)
	OR (not \UART_STIM_0:BUART:reset_reg\ and \UART_STIM_0:BUART:rx_state_0\ and \UART_STIM_0:BUART:rx_state_2\));

\UART_STIM_0:BUART:rx_last\\D\ <= ((not \UART_STIM_0:BUART:reset_reg\ and Net_6210));

\UART_STIM_0:BUART:rx_address_detected\\D\ <= ((not \UART_STIM_0:BUART:reset_reg\ and \UART_STIM_0:BUART:rx_address_detected\));

Net_6208 <= (not \UART_STIM_1:BUART:txn\);

\UART_STIM_1:BUART:counter_load_not\ <= ((not \UART_STIM_1:BUART:tx_bitclk_enable_pre\ and \UART_STIM_1:BUART:tx_state_2\)
	OR \UART_STIM_1:BUART:tx_state_0\
	OR \UART_STIM_1:BUART:tx_state_1\);

\UART_STIM_1:BUART:tx_status_0\ <= ((not \UART_STIM_1:BUART:tx_state_1\ and not \UART_STIM_1:BUART:tx_state_0\ and \UART_STIM_1:BUART:tx_bitclk_enable_pre\ and \UART_STIM_1:BUART:tx_fifo_empty\ and \UART_STIM_1:BUART:tx_state_2\));

\UART_STIM_1:BUART:tx_status_2\ <= (not \UART_STIM_1:BUART:tx_fifo_notfull\);

\UART_STIM_1:BUART:tx_bitclk\\D\ <= ((not \UART_STIM_1:BUART:tx_state_2\ and \UART_STIM_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_STIM_1:BUART:tx_state_0\ and \UART_STIM_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_STIM_1:BUART:tx_state_1\ and \UART_STIM_1:BUART:tx_bitclk_enable_pre\));

\UART_STIM_1:BUART:tx_mark\\D\ <= ((not \UART_STIM_1:BUART:reset_reg\ and \UART_STIM_1:BUART:tx_mark\));

\UART_STIM_1:BUART:tx_state_2\\D\ <= ((not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_state_2\ and \UART_STIM_1:BUART:tx_state_1\ and \UART_STIM_1:BUART:tx_counter_dp\ and \UART_STIM_1:BUART:tx_bitclk\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_state_2\ and \UART_STIM_1:BUART:tx_state_1\ and \UART_STIM_1:BUART:tx_state_0\ and \UART_STIM_1:BUART:tx_bitclk\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_state_1\ and \UART_STIM_1:BUART:tx_state_0\ and \UART_STIM_1:BUART:tx_state_2\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_state_0\ and \UART_STIM_1:BUART:tx_state_1\ and \UART_STIM_1:BUART:tx_state_2\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_bitclk_enable_pre\ and \UART_STIM_1:BUART:tx_state_2\));

\UART_STIM_1:BUART:tx_state_1\\D\ <= ((not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_state_1\ and not \UART_STIM_1:BUART:tx_state_2\ and \UART_STIM_1:BUART:tx_state_0\ and \UART_STIM_1:BUART:tx_bitclk\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_state_2\ and not \UART_STIM_1:BUART:tx_bitclk\ and \UART_STIM_1:BUART:tx_state_1\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_bitclk_enable_pre\ and \UART_STIM_1:BUART:tx_state_1\ and \UART_STIM_1:BUART:tx_state_2\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_state_0\ and not \UART_STIM_1:BUART:tx_counter_dp\ and \UART_STIM_1:BUART:tx_state_1\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_state_0\ and \UART_STIM_1:BUART:tx_state_1\ and \UART_STIM_1:BUART:tx_state_2\));

\UART_STIM_1:BUART:tx_state_0\\D\ <= ((not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_state_1\ and not \UART_STIM_1:BUART:tx_fifo_empty\ and \UART_STIM_1:BUART:tx_bitclk_enable_pre\ and \UART_STIM_1:BUART:tx_state_2\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_state_1\ and not \UART_STIM_1:BUART:tx_state_0\ and not \UART_STIM_1:BUART:tx_fifo_empty\ and not \UART_STIM_1:BUART:tx_state_2\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_bitclk_enable_pre\ and \UART_STIM_1:BUART:tx_state_0\ and \UART_STIM_1:BUART:tx_state_2\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_state_2\ and not \UART_STIM_1:BUART:tx_bitclk\ and \UART_STIM_1:BUART:tx_state_0\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_fifo_empty\ and \UART_STIM_1:BUART:tx_state_0\ and \UART_STIM_1:BUART:tx_state_2\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_state_1\ and \UART_STIM_1:BUART:tx_state_0\ and \UART_STIM_1:BUART:tx_state_2\));

\UART_STIM_1:BUART:txn\\D\ <= ((not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_state_0\ and not \UART_STIM_1:BUART:tx_shift_out\ and not \UART_STIM_1:BUART:tx_state_2\ and not \UART_STIM_1:BUART:tx_counter_dp\ and \UART_STIM_1:BUART:tx_state_1\ and \UART_STIM_1:BUART:tx_bitclk\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_state_1\ and not \UART_STIM_1:BUART:tx_state_2\ and not \UART_STIM_1:BUART:tx_bitclk\ and \UART_STIM_1:BUART:tx_state_0\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_state_1\ and not \UART_STIM_1:BUART:tx_shift_out\ and not \UART_STIM_1:BUART:tx_state_2\ and \UART_STIM_1:BUART:tx_state_0\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:tx_bitclk\ and \UART_STIM_1:BUART:txn\ and \UART_STIM_1:BUART:tx_state_1\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and \UART_STIM_1:BUART:txn\ and \UART_STIM_1:BUART:tx_state_2\));

\UART_STIM_1:BUART:tx_parity_bit\\D\ <= ((not \UART_STIM_1:BUART:tx_state_0\ and \UART_STIM_1:BUART:txn\ and \UART_STIM_1:BUART:tx_parity_bit\)
	OR (not \UART_STIM_1:BUART:tx_state_1\ and not \UART_STIM_1:BUART:tx_state_0\ and \UART_STIM_1:BUART:tx_parity_bit\)
	OR \UART_STIM_1:BUART:tx_parity_bit\);

\UART_STIM_1:BUART:rx_counter_load\ <= ((not \UART_STIM_1:BUART:rx_state_1\ and not \UART_STIM_1:BUART:rx_state_0\ and not \UART_STIM_1:BUART:rx_state_3\ and not \UART_STIM_1:BUART:rx_state_2\));

\UART_STIM_1:BUART:rx_bitclk_pre\ <= ((not \UART_STIM_1:BUART:rx_count_2\ and not \UART_STIM_1:BUART:rx_count_1\ and not \UART_STIM_1:BUART:rx_count_0\));

\UART_STIM_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_STIM_1:BUART:rx_state_2\
	OR not \UART_STIM_1:BUART:rx_state_3\
	OR \UART_STIM_1:BUART:rx_state_0\
	OR \UART_STIM_1:BUART:rx_state_1\);

\UART_STIM_1:BUART:pollcount_1\\D\ <= ((not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_count_2\ and not \UART_STIM_1:BUART:rx_count_1\ and not \UART_STIM_1:BUART:pollcount_1\ and Net_6207 and \UART_STIM_1:BUART:pollcount_0\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_count_2\ and not \UART_STIM_1:BUART:rx_count_1\ and not \UART_STIM_1:BUART:pollcount_0\ and \UART_STIM_1:BUART:pollcount_1\)
	OR (not Net_6207 and not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_count_2\ and not \UART_STIM_1:BUART:rx_count_1\ and \UART_STIM_1:BUART:pollcount_1\));

\UART_STIM_1:BUART:pollcount_0\\D\ <= ((not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_count_2\ and not \UART_STIM_1:BUART:rx_count_1\ and not \UART_STIM_1:BUART:pollcount_0\ and Net_6207)
	OR (not Net_6207 and not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_count_2\ and not \UART_STIM_1:BUART:rx_count_1\ and \UART_STIM_1:BUART:pollcount_0\));

\UART_STIM_1:BUART:rx_postpoll\ <= ((Net_6207 and \UART_STIM_1:BUART:pollcount_0\)
	OR \UART_STIM_1:BUART:pollcount_1\);

\UART_STIM_1:BUART:rx_status_4\ <= ((\UART_STIM_1:BUART:rx_load_fifo\ and \UART_STIM_1:BUART:rx_fifofull\));

\UART_STIM_1:BUART:rx_status_5\ <= ((\UART_STIM_1:BUART:rx_fifonotempty\ and \UART_STIM_1:BUART:rx_state_stop1_reg\));

\UART_STIM_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_state_1\ and not \UART_STIM_1:BUART:rx_state_0\ and not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:pollcount_0\ and \UART_STIM_1:BUART:rx_bitclk_enable\ and \UART_STIM_1:BUART:rx_state_3\ and \UART_STIM_1:BUART:rx_state_2\)
	OR (not Net_6207 and not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_state_1\ and not \UART_STIM_1:BUART:rx_state_0\ and not \UART_STIM_1:BUART:pollcount_1\ and \UART_STIM_1:BUART:rx_bitclk_enable\ and \UART_STIM_1:BUART:rx_state_3\ and \UART_STIM_1:BUART:rx_state_2\));

\UART_STIM_1:BUART:rx_load_fifo\\D\ <= ((not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_state_1\ and not \UART_STIM_1:BUART:rx_state_0\ and not \UART_STIM_1:BUART:rx_state_2\ and \UART_STIM_1:BUART:rx_bitclk_enable\ and \UART_STIM_1:BUART:rx_state_3\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_state_1\ and not \UART_STIM_1:BUART:rx_state_3\ and not \UART_STIM_1:BUART:rx_state_2\ and not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_4\ and \UART_STIM_1:BUART:rx_state_0\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_state_1\ and not \UART_STIM_1:BUART:rx_state_3\ and not \UART_STIM_1:BUART:rx_state_2\ and not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_5\ and \UART_STIM_1:BUART:rx_state_0\));

\UART_STIM_1:BUART:rx_state_3\\D\ <= ((not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_state_1\ and not \UART_STIM_1:BUART:rx_state_2\ and not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_4\ and \UART_STIM_1:BUART:rx_state_0\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_state_1\ and not \UART_STIM_1:BUART:rx_state_2\ and not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_5\ and \UART_STIM_1:BUART:rx_state_0\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_bitclk_enable\ and \UART_STIM_1:BUART:rx_state_3\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and \UART_STIM_1:BUART:rx_state_1\ and \UART_STIM_1:BUART:rx_state_3\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_state_2\ and \UART_STIM_1:BUART:rx_state_3\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and \UART_STIM_1:BUART:rx_state_0\ and \UART_STIM_1:BUART:rx_state_3\));

\UART_STIM_1:BUART:rx_state_2\\D\ <= ((not Net_6207 and not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_state_1\ and not \UART_STIM_1:BUART:rx_state_0\ and not \UART_STIM_1:BUART:rx_state_3\ and not \UART_STIM_1:BUART:rx_state_2\ and \UART_STIM_1:BUART:rx_last\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_state_1\ and not \UART_STIM_1:BUART:rx_state_0\ and not \UART_STIM_1:BUART:rx_state_2\ and \UART_STIM_1:BUART:rx_bitclk_enable\ and \UART_STIM_1:BUART:rx_state_3\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_state_1\ and not \UART_STIM_1:BUART:rx_state_3\ and not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_4\ and \UART_STIM_1:BUART:rx_state_0\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_state_1\ and not \UART_STIM_1:BUART:rx_state_3\ and not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_5\ and \UART_STIM_1:BUART:rx_state_0\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_bitclk_enable\ and \UART_STIM_1:BUART:rx_state_2\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and \UART_STIM_1:BUART:rx_state_1\ and \UART_STIM_1:BUART:rx_state_2\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and \UART_STIM_1:BUART:rx_state_0\ and \UART_STIM_1:BUART:rx_state_2\));

\UART_STIM_1:BUART:rx_state_1\\D\ <= ((not \UART_STIM_1:BUART:reset_reg\ and \UART_STIM_1:BUART:rx_state_1\));

\UART_STIM_1:BUART:rx_state_0\\D\ <= ((not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_state_1\ and not \UART_STIM_1:BUART:rx_state_3\ and not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:pollcount_0\ and \UART_STIM_1:BUART:rx_bitclk_enable\ and \UART_STIM_1:BUART:rx_state_2\)
	OR (not Net_6207 and not \UART_STIM_1:BUART:reset_reg\ and not \UART_STIM_1:BUART:rx_state_1\ and not \UART_STIM_1:BUART:rx_state_3\ and not \UART_STIM_1:BUART:pollcount_1\ and \UART_STIM_1:BUART:rx_bitclk_enable\ and \UART_STIM_1:BUART:rx_state_2\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and \UART_STIM_1:BUART:rx_state_0\ and \UART_STIM_1:BUART:rx_count_5\ and \UART_STIM_1:BUART:rx_count_4\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and \UART_STIM_1:BUART:rx_state_0\ and \UART_STIM_1:BUART:rx_count_6\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and \UART_STIM_1:BUART:rx_state_0\ and \UART_STIM_1:BUART:rx_state_3\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and \UART_STIM_1:BUART:rx_state_1\ and \UART_STIM_1:BUART:rx_state_0\)
	OR (not \UART_STIM_1:BUART:reset_reg\ and \UART_STIM_1:BUART:rx_state_0\ and \UART_STIM_1:BUART:rx_state_2\));

\UART_STIM_1:BUART:rx_last\\D\ <= ((not \UART_STIM_1:BUART:reset_reg\ and Net_6207));

\UART_STIM_1:BUART:rx_address_detected\\D\ <= ((not \UART_STIM_1:BUART:reset_reg\ and \UART_STIM_1:BUART:rx_address_detected\));

wire_LED_B <= (not Net_5403);

LIO_11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"990310f8-2cba-4b40-8c6a-f15de62f135f",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LIO_11_net_0),
		analog=>(open),
		io=>Net_6311,
		siovref=>(tmpSIOVREF__LIO_11_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LIO_11_net_0);
LIO_12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"57157cf0-d50b-4948-ba1e-99e717772382",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LIO_12_net_0),
		analog=>(open),
		io=>Net_6310,
		siovref=>(tmpSIOVREF__LIO_12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LIO_12_net_0);
AIO_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AIO_0_net_0),
		analog=>Net_6336,
		io=>(tmpIO_0__AIO_0_net_0),
		siovref=>(tmpSIOVREF__AIO_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AIO_0_net_0);
AIO_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2a41c928-e004-4d8e-b07e-4f0204967ca2",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AIO_1_net_0),
		analog=>Net_6335,
		io=>(tmpIO_0__AIO_1_net_0),
		siovref=>(tmpSIOVREF__AIO_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AIO_1_net_0);
AIO_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cf6b7119-73e2-40e4-95a9-413db6f7cfce",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AIO_2_net_0),
		analog=>Net_6334,
		io=>(tmpIO_0__AIO_2_net_0),
		siovref=>(tmpSIOVREF__AIO_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AIO_2_net_0);
AIO_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7336f15f-d4a4-4f4b-8b79-6f59dbd34779",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AIO_3_net_0),
		analog=>Net_6333,
		io=>(tmpIO_0__AIO_3_net_0),
		siovref=>(tmpSIOVREF__AIO_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AIO_3_net_0);
AIO_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7b32f75d-0634-4f66-b35b-323bd1d03e32",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AIO_8_net_0),
		analog=>Net_6328,
		io=>(tmpIO_0__AIO_8_net_0),
		siovref=>(tmpSIOVREF__AIO_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AIO_8_net_0);
AIO_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"db709660-8660-4231-bf67-c0cb76a61dfe",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AIO_9_net_0),
		analog=>Net_6327,
		io=>(tmpIO_0__AIO_9_net_0),
		siovref=>(tmpSIOVREF__AIO_9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AIO_9_net_0);
AIO_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2eeb2564-33e5-4a69-8429-1ee5b972f5aa",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AIO_10_net_0),
		analog=>Net_6326,
		io=>(tmpIO_0__AIO_10_net_0),
		siovref=>(tmpSIOVREF__AIO_10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AIO_10_net_0);
AIO_11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9c07ef91-567a-4ddd-a968-f75a58071820",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AIO_11_net_0),
		analog=>Net_6325,
		io=>(tmpIO_0__AIO_11_net_0),
		siovref=>(tmpSIOVREF__AIO_11_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AIO_11_net_0);
AIO_12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f87c6148-ef1c-456e-ae56-b5e789d52b04",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AIO_12_net_0),
		analog=>Net_6324,
		io=>(tmpIO_0__AIO_12_net_0),
		siovref=>(tmpSIOVREF__AIO_12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AIO_12_net_0);
AIO_13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"13073764-409e-4c04-b43f-e7b1476899b4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AIO_13_net_0),
		analog=>Net_6323,
		io=>(tmpIO_0__AIO_13_net_0),
		siovref=>(tmpSIOVREF__AIO_13_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AIO_13_net_0);
AIO_14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9dee9568-db3c-46f0-85eb-077abc8c9f67",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AIO_14_net_0),
		analog=>Net_6322,
		io=>(tmpIO_0__AIO_14_net_0),
		siovref=>(tmpSIOVREF__AIO_14_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AIO_14_net_0);
AIO_15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9994f676-85d9-42bb-bccc-10d10a117ab3",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AIO_15_net_0),
		analog=>Net_6321,
		io=>(tmpIO_0__AIO_15_net_0),
		siovref=>(tmpSIOVREF__AIO_15_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AIO_15_net_0);
AIO_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f13d2f8f-f6b1-4172-b705-fdf7bd3e5818",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AIO_7_net_0),
		analog=>Net_6329,
		io=>(tmpIO_0__AIO_7_net_0),
		siovref=>(tmpSIOVREF__AIO_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AIO_7_net_0);
AIO_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2f5568ae-93aa-443f-bf91-27970022118e",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AIO_6_net_0),
		analog=>Net_6330,
		io=>(tmpIO_0__AIO_6_net_0),
		siovref=>(tmpSIOVREF__AIO_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AIO_6_net_0);
AIO_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f79f9ec6-a86b-4606-b278-9e99a12479b6",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AIO_5_net_0),
		analog=>Net_6331,
		io=>(tmpIO_0__AIO_5_net_0),
		siovref=>(tmpSIOVREF__AIO_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AIO_5_net_0);
AIO_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e4a3f492-3b9e-4b31-a085-64993a5c1b56",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AIO_4_net_0),
		analog=>Net_6332,
		io=>(tmpIO_0__AIO_4_net_0),
		siovref=>(tmpSIOVREF__AIO_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AIO_4_net_0);
DIO_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DIO_0_net_0),
		analog=>(open),
		io=>Net_3499,
		siovref=>(tmpSIOVREF__DIO_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO_0_net_0);
DIO_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3469b490-f3e7-4a11-86c7-6211192a4611",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DIO_1_net_0),
		analog=>(open),
		io=>Net_3500,
		siovref=>(tmpSIOVREF__DIO_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO_1_net_0);
DIO_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cccc6f01-0a25-46d0-957f-7ed6cf1dfb31",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DIO_2_net_0),
		analog=>(open),
		io=>Net_3501,
		siovref=>(tmpSIOVREF__DIO_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO_2_net_0);
DIO_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fcc3230d-40c2-40bf-a196-506a11fb2379",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DIO_3_net_0),
		analog=>(open),
		io=>Net_3502,
		siovref=>(tmpSIOVREF__DIO_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO_3_net_0);
DIO_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"49004e2a-e02d-4c1e-b716-924ae87605bb",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DIO_4_net_0),
		analog=>(open),
		io=>Net_3504,
		siovref=>(tmpSIOVREF__DIO_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO_4_net_0);
DIO_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3e8b0f69-c1c9-4383-bf30-9e37bbf757dd",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DIO_5_net_0),
		analog=>(open),
		io=>Net_3505,
		siovref=>(tmpSIOVREF__DIO_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO_5_net_0);
DIO_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dbfe4a9c-1613-4e77-83f6-bcca82fdcf61",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DIO_6_net_0),
		analog=>(open),
		io=>Net_3506,
		siovref=>(tmpSIOVREF__DIO_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO_6_net_0);
DIO_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3e98774b-5e6d-47cd-bf1d-f9ac0fc8797f",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DIO_7_net_0),
		analog=>(open),
		io=>Net_3507,
		siovref=>(tmpSIOVREF__DIO_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO_7_net_0);
DIO_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f52b9f38-419d-4675-bfdc-c4b936737490",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DIO_8_net_0),
		analog=>(open),
		io=>Net_3522,
		siovref=>(tmpSIOVREF__DIO_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO_8_net_0);
DIO_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"569bc91e-3d6d-457b-89c8-367cd5a86843",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DIO_9_net_0),
		analog=>(open),
		io=>Net_3523,
		siovref=>(tmpSIOVREF__DIO_9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO_9_net_0);
DIO_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9f2b4f8a-b4ae-436d-a590-f5bf79e0fada",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DIO_10_net_0),
		analog=>(open),
		io=>Net_3524,
		siovref=>(tmpSIOVREF__DIO_10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO_10_net_0);
DIO_11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"390b1dae-dfc0-4939-b55a-0725c53cc4e7",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DIO_11_net_0),
		analog=>(open),
		io=>Net_3525,
		siovref=>(tmpSIOVREF__DIO_11_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO_11_net_0);
DIO_12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0a8f5e24-469c-4d77-8e21-77479c2e6273",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DIO_12_net_0),
		analog=>(open),
		io=>Net_3527,
		siovref=>(tmpSIOVREF__DIO_12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO_12_net_0);
DIO_13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9c9d6f6e-bd1e-4f95-84fd-97b2292ec639",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DIO_13_net_0),
		analog=>(open),
		io=>Net_3528,
		siovref=>(tmpSIOVREF__DIO_13_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO_13_net_0);
DIO_14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e435cc8c-26d4-452d-9580-461791cf3f1c",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DIO_14_net_0),
		analog=>(open),
		io=>Net_3529,
		siovref=>(tmpSIOVREF__DIO_14_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO_14_net_0);
DIO_15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43cba916-b6ad-4d55-a0e1-67770d384dd7",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DIO_15_net_0),
		analog=>(open),
		io=>Net_3530,
		siovref=>(tmpSIOVREF__DIO_15_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO_15_net_0);
SAIO_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3c08d4a7-8fb6-4bbb-92b4-68c288098327",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SAIO_0_net_0),
		analog=>(open),
		io=>Net_6207,
		siovref=>(tmpSIOVREF__SAIO_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SAIO_0_net_0);
SAIO_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a728ae34-699b-4a51-8068-86324330926b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>Net_6208,
		fb=>(tmpFB_0__SAIO_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__SAIO_1_net_0),
		siovref=>(tmpSIOVREF__SAIO_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SAIO_1_net_0);
SDIO_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c939eaa7-1870-47a8-b857-23b81deebc90",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SDIO_0_net_0),
		analog=>(open),
		io=>Net_6210,
		siovref=>(tmpSIOVREF__SDIO_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDIO_0_net_0);
MODX_3_IO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"48348b49-b066-44ee-8f61-a6b9041db4e3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__MODX_3_IO_net_0),
		analog=>(open),
		io=>Net_6233,
		siovref=>(tmpSIOVREF__MODX_3_IO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MODX_3_IO_net_0);
SDIO_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f7b7b3b3-e1b1-4a6f-a3cb-9780a72439da",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>Net_6209,
		fb=>(tmpFB_0__SDIO_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__SDIO_1_net_0),
		siovref=>(tmpSIOVREF__SDIO_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDIO_1_net_0);
R_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_6338, Net_585));
D_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_6338, Net_605));
R_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_6337, Net_585));
R_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_6339, Net_585));
D_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_6337, Net_607));
SW_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_592, Net_609));
SW_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_597, Net_609));
LIO_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8431a5da-461b-4260-bdce-65b9c64f2178",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LIO_2_net_0),
		analog=>(open),
		io=>Net_6320,
		siovref=>(tmpSIOVREF__LIO_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LIO_2_net_0);
SPK_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Speaker_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_632, Net_641));
BUZZER:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5da3ba01-dc0e-41cb-8405-14a1897eab0b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>tmpOE__LIO_11_net_0,
		fb=>(tmpFB_0__BUZZER_net_0),
		analog=>(open),
		io=>(tmpIO_0__BUZZER_net_0),
		siovref=>(tmpSIOVREF__BUZZER_net_0),
		annotation=>Net_641,
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BUZZER_net_0);
GND_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_632);
LED_G:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0deaf9c3-d6f7-4846-bb41-128f2977935a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_G_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_G_net_0),
		siovref=>(tmpSIOVREF__LED_G_net_0),
		annotation=>Net_605,
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_G_net_0);
LED_R:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>wire_Key_1,
		fb=>(tmpFB_0__LED_R_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_R_net_0),
		siovref=>(tmpSIOVREF__LED_R_net_0),
		annotation=>Net_5640,
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_R_net_0);
\USBUART_1:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1010\);
\USBUART_1:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(\USBUART_1:tmpFB_0__Dm_net_0\),
		analog=>\USBUART_1:Net_597\,
		io=>(\USBUART_1:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART_1:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>\USBUART_1:tmpINTERRUPT_0__Dm_net_0\);
\USBUART_1:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(\USBUART_1:tmpFB_0__Dp_net_0\),
		analog=>\USBUART_1:Net_1000\,
		io=>(\USBUART_1:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART_1:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>\USBUART_1:Net_1010\);
\USBUART_1:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART_1:Net_1000\,
		dm=>\USBUART_1:Net_597\,
		sof_int=>Net_5638,
		arb_int=>\USBUART_1:Net_1889\,
		usb_int=>\USBUART_1:Net_1876\,
		ept_int=>(\USBUART_1:ep_int_8\, \USBUART_1:ep_int_7\, \USBUART_1:ep_int_6\, \USBUART_1:ep_int_5\,
			\USBUART_1:ep_int_4\, \USBUART_1:ep_int_3\, \USBUART_1:ep_int_2\, \USBUART_1:ep_int_1\,
			\USBUART_1:ep_int_0\),
		ord_int=>\USBUART_1:Net_95\,
		dma_req=>(\USBUART_1:dma_request_7\, \USBUART_1:dma_request_6\, \USBUART_1:dma_request_5\, \USBUART_1:dma_request_4\,
			\USBUART_1:dma_request_3\, \USBUART_1:dma_request_2\, \USBUART_1:dma_request_1\, \USBUART_1:dma_request_0\),
		dma_termin=>\USBUART_1:dma_terminate\);
\USBUART_1:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_3\);
\USBUART_1:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_2\);
\USBUART_1:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_1\);
\USBUART_1:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_0\);
\USBUART_1:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1876\);
\USBUART_1:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1889\);
\USBUART_1:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_5638);
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_609);
PWR_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_585);
D_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_6339, Net_5640));
\CAN_1:Clock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2c366327-8ea9-4813-ab0d-a7ce473af76e/ccbbccde-4db5-4009-af85-8e8bae589faa",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\CAN_1:Net_25\,
		dig_domain_out=>open);
\CAN_1:CanIP\:cy_psoc3_can_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>\CAN_1:Net_25\,
		can_rx=>Net_11,
		can_tx=>Net_6239,
		can_tx_en=>Net_928,
		interrupt=>Net_929);
\CAN_1:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_929);
CAN_TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>Net_6239,
		fb=>(tmpFB_0__CAN_TX_net_0),
		analog=>(open),
		io=>(tmpIO_0__CAN_TX_net_0),
		siovref=>(tmpSIOVREF__CAN_TX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CAN_TX_net_0);
CAN_RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>Net_11,
		analog=>(open),
		io=>(tmpIO_0__CAN_RX_net_0),
		siovref=>(tmpSIOVREF__CAN_RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CAN_RX_net_0);
MODX_1_TXD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"223fa09a-b6c3-444f-a8e9-45d9f4706c6c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>Net_737,
		fb=>(tmpFB_0__MODX_1_TXD_net_0),
		analog=>(open),
		io=>(tmpIO_0__MODX_1_TXD_net_0),
		siovref=>(tmpSIOVREF__MODX_1_TXD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MODX_1_TXD_net_0);
MODX_1_RXD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fe67eddb-e8be-4990-a840-ee6721b369d3",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>Net_6196,
		analog=>(open),
		io=>(tmpIO_0__MODX_1_RXD_net_0),
		siovref=>(tmpSIOVREF__MODX_1_RXD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MODX_1_RXD_net_0);
\UART_MODX_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_6192,
		enable=>tmpOE__LIO_11_net_0,
		clock_out=>\UART_MODX_1:BUART:clock_op\);
\UART_MODX_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_MODX_1:BUART:reset_reg\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		cs_addr=>(\UART_MODX_1:BUART:tx_state_1\, \UART_MODX_1:BUART:tx_state_0\, \UART_MODX_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_MODX_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_MODX_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_MODX_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_MODX_1:BUART:reset_reg\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_MODX_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_MODX_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_MODX_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_MODX_1:BUART:sc_out_7\, \UART_MODX_1:BUART:sc_out_6\, \UART_MODX_1:BUART:sc_out_5\, \UART_MODX_1:BUART:sc_out_4\,
			\UART_MODX_1:BUART:sc_out_3\, \UART_MODX_1:BUART:sc_out_2\, \UART_MODX_1:BUART:sc_out_1\, \UART_MODX_1:BUART:sc_out_0\));
\UART_MODX_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_MODX_1:BUART:reset_reg\,
		clock=>\UART_MODX_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_MODX_1:BUART:tx_fifo_notfull\,
			\UART_MODX_1:BUART:tx_status_2\, \UART_MODX_1:BUART:tx_fifo_empty\, \UART_MODX_1:BUART:tx_status_0\),
		interrupt=>\UART_MODX_1:BUART:tx_interrupt_out\);
\UART_MODX_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_MODX_1:BUART:reset_reg\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		cs_addr=>(\UART_MODX_1:BUART:rx_state_1\, \UART_MODX_1:BUART:rx_state_0\, \UART_MODX_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_MODX_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_MODX_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_MODX_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_MODX_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_MODX_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_MODX_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_MODX_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_MODX_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_MODX_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_MODX_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_MODX_1:BUART:clock_op\,
		reset=>\UART_MODX_1:BUART:reset_reg\,
		load=>\UART_MODX_1:BUART:rx_counter_load\,
		enable=>tmpOE__LIO_11_net_0,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\UART_MODX_1:BUART:rx_count_2\, \UART_MODX_1:BUART:rx_count_1\, \UART_MODX_1:BUART:rx_count_0\),
		tc=>\UART_MODX_1:BUART:rx_count7_tc\);
\UART_MODX_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_MODX_1:BUART:reset_reg\,
		clock=>\UART_MODX_1:BUART:clock_op\,
		status=>(zero, \UART_MODX_1:BUART:rx_status_5\, \UART_MODX_1:BUART:rx_status_4\, \UART_MODX_1:BUART:rx_status_3\,
			\UART_MODX_1:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_MODX_1:BUART:rx_interrupt_out\);
MODX_3_TXD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"24e3047e-60c0-4242-b5e0-c11c494dd752",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>Net_719,
		fb=>(tmpFB_0__MODX_3_TXD_net_0),
		analog=>(open),
		io=>(tmpIO_0__MODX_3_TXD_net_0),
		siovref=>(tmpSIOVREF__MODX_3_TXD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MODX_3_TXD_net_0);
MODX_3_RXD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3010ea6c-9120-4fc0-a395-a4709dd03ed9",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>Net_724,
		analog=>(open),
		io=>(tmpIO_0__MODX_3_RXD_net_0),
		siovref=>(tmpSIOVREF__MODX_3_RXD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MODX_3_RXD_net_0);
\UART_MODX_0:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_6192,
		enable=>tmpOE__LIO_11_net_0,
		clock_out=>\UART_MODX_0:BUART:clock_op\);
\UART_MODX_0:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_MODX_0:BUART:reset_reg\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		cs_addr=>(\UART_MODX_0:BUART:tx_state_1\, \UART_MODX_0:BUART:tx_state_0\, \UART_MODX_0:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_MODX_0:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_MODX_0:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_MODX_0:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_MODX_0:BUART:reset_reg\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_MODX_0:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_MODX_0:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_MODX_0:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_MODX_0:BUART:sc_out_7\, \UART_MODX_0:BUART:sc_out_6\, \UART_MODX_0:BUART:sc_out_5\, \UART_MODX_0:BUART:sc_out_4\,
			\UART_MODX_0:BUART:sc_out_3\, \UART_MODX_0:BUART:sc_out_2\, \UART_MODX_0:BUART:sc_out_1\, \UART_MODX_0:BUART:sc_out_0\));
\UART_MODX_0:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_MODX_0:BUART:reset_reg\,
		clock=>\UART_MODX_0:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_MODX_0:BUART:tx_fifo_notfull\,
			\UART_MODX_0:BUART:tx_status_2\, \UART_MODX_0:BUART:tx_fifo_empty\, \UART_MODX_0:BUART:tx_status_0\),
		interrupt=>\UART_MODX_0:BUART:tx_interrupt_out\);
\UART_MODX_0:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_MODX_0:BUART:reset_reg\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		cs_addr=>(\UART_MODX_0:BUART:rx_state_1\, \UART_MODX_0:BUART:rx_state_0\, \UART_MODX_0:BUART:rx_bitclk_enable\),
		route_si=>\UART_MODX_0:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_MODX_0:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_MODX_0:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_MODX_0:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_MODX_0:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_MODX_0:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_MODX_0:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_MODX_0:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_MODX_0:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_MODX_0:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_MODX_0:BUART:clock_op\,
		reset=>\UART_MODX_0:BUART:reset_reg\,
		load=>\UART_MODX_0:BUART:rx_counter_load\,
		enable=>tmpOE__LIO_11_net_0,
		count=>(MODIN8_6, MODIN8_5, MODIN8_4, MODIN8_3,
			\UART_MODX_0:BUART:rx_count_2\, \UART_MODX_0:BUART:rx_count_1\, \UART_MODX_0:BUART:rx_count_0\),
		tc=>\UART_MODX_0:BUART:rx_count7_tc\);
\UART_MODX_0:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_MODX_0:BUART:reset_reg\,
		clock=>\UART_MODX_0:BUART:clock_op\,
		status=>(zero, \UART_MODX_0:BUART:rx_status_5\, \UART_MODX_0:BUART:rx_status_4\, \UART_MODX_0:BUART:rx_status_3\,
			\UART_MODX_0:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_MODX_0:BUART:rx_interrupt_out\);
\UART_MODX_2:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_6192,
		enable=>tmpOE__LIO_11_net_0,
		clock_out=>\UART_MODX_2:BUART:clock_op\);
\UART_MODX_2:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_MODX_2:BUART:reset_reg\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		cs_addr=>(\UART_MODX_2:BUART:tx_state_1\, \UART_MODX_2:BUART:tx_state_0\, \UART_MODX_2:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_MODX_2:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_MODX_2:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_MODX_2:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_MODX_2:BUART:reset_reg\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_MODX_2:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_MODX_2:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_MODX_2:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_MODX_2:BUART:sc_out_7\, \UART_MODX_2:BUART:sc_out_6\, \UART_MODX_2:BUART:sc_out_5\, \UART_MODX_2:BUART:sc_out_4\,
			\UART_MODX_2:BUART:sc_out_3\, \UART_MODX_2:BUART:sc_out_2\, \UART_MODX_2:BUART:sc_out_1\, \UART_MODX_2:BUART:sc_out_0\));
\UART_MODX_2:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_MODX_2:BUART:reset_reg\,
		clock=>\UART_MODX_2:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_MODX_2:BUART:tx_fifo_notfull\,
			\UART_MODX_2:BUART:tx_status_2\, \UART_MODX_2:BUART:tx_fifo_empty\, \UART_MODX_2:BUART:tx_status_0\),
		interrupt=>\UART_MODX_2:BUART:tx_interrupt_out\);
\UART_MODX_2:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_MODX_2:BUART:reset_reg\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		cs_addr=>(\UART_MODX_2:BUART:rx_state_1\, \UART_MODX_2:BUART:rx_state_0\, \UART_MODX_2:BUART:rx_bitclk_enable\),
		route_si=>\UART_MODX_2:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_MODX_2:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_MODX_2:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_MODX_2:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_MODX_2:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_MODX_2:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_MODX_2:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_MODX_2:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_MODX_2:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_MODX_2:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_MODX_2:BUART:clock_op\,
		reset=>\UART_MODX_2:BUART:reset_reg\,
		load=>\UART_MODX_2:BUART:rx_counter_load\,
		enable=>tmpOE__LIO_11_net_0,
		count=>(MODIN12_6, MODIN12_5, MODIN12_4, MODIN12_3,
			\UART_MODX_2:BUART:rx_count_2\, \UART_MODX_2:BUART:rx_count_1\, \UART_MODX_2:BUART:rx_count_0\),
		tc=>\UART_MODX_2:BUART:rx_count7_tc\);
\UART_MODX_2:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_MODX_2:BUART:reset_reg\,
		clock=>\UART_MODX_2:BUART:clock_op\,
		status=>(zero, \UART_MODX_2:BUART:rx_status_5\, \UART_MODX_2:BUART:rx_status_4\, \UART_MODX_2:BUART:rx_status_3\,
			\UART_MODX_2:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_MODX_2:BUART:rx_interrupt_out\);
MODX_2_RXD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7635be82-23d9-47ef-9b54-280e55f3759a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>Net_750,
		analog=>(open),
		io=>(tmpIO_0__MODX_2_RXD_net_0),
		siovref=>(tmpSIOVREF__MODX_2_RXD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MODX_2_RXD_net_0);
MODX_2_TXD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bd23e8ee-f94d-402c-9a91-b5c517def25f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>Net_745,
		fb=>(tmpFB_0__MODX_2_TXD_net_0),
		analog=>(open),
		io=>(tmpIO_0__MODX_2_TXD_net_0),
		siovref=>(tmpSIOVREF__MODX_2_TXD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MODX_2_TXD_net_0);
\UART_STIM_0:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_6192,
		enable=>tmpOE__LIO_11_net_0,
		clock_out=>\UART_STIM_0:BUART:clock_op\);
\UART_STIM_0:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_STIM_0:BUART:reset_reg\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		cs_addr=>(\UART_STIM_0:BUART:tx_state_1\, \UART_STIM_0:BUART:tx_state_0\, \UART_STIM_0:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_STIM_0:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_STIM_0:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_STIM_0:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_STIM_0:BUART:reset_reg\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_STIM_0:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_STIM_0:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_STIM_0:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_STIM_0:BUART:sc_out_7\, \UART_STIM_0:BUART:sc_out_6\, \UART_STIM_0:BUART:sc_out_5\, \UART_STIM_0:BUART:sc_out_4\,
			\UART_STIM_0:BUART:sc_out_3\, \UART_STIM_0:BUART:sc_out_2\, \UART_STIM_0:BUART:sc_out_1\, \UART_STIM_0:BUART:sc_out_0\));
\UART_STIM_0:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_STIM_0:BUART:reset_reg\,
		clock=>\UART_STIM_0:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_STIM_0:BUART:tx_fifo_notfull\,
			\UART_STIM_0:BUART:tx_status_2\, \UART_STIM_0:BUART:tx_fifo_empty\, \UART_STIM_0:BUART:tx_status_0\),
		interrupt=>\UART_STIM_0:BUART:tx_interrupt_out\);
\UART_STIM_0:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_STIM_0:BUART:reset_reg\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		cs_addr=>(\UART_STIM_0:BUART:rx_state_1\, \UART_STIM_0:BUART:rx_state_0\, \UART_STIM_0:BUART:rx_bitclk_enable\),
		route_si=>\UART_STIM_0:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_STIM_0:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_STIM_0:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_STIM_0:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_STIM_0:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_STIM_0:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_STIM_0:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_STIM_0:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_STIM_0:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_STIM_0:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_STIM_0:BUART:clock_op\,
		reset=>\UART_STIM_0:BUART:reset_reg\,
		load=>\UART_STIM_0:BUART:rx_counter_load\,
		enable=>tmpOE__LIO_11_net_0,
		count=>(MODIN16_6, MODIN16_5, MODIN16_4, MODIN16_3,
			\UART_STIM_0:BUART:rx_count_2\, \UART_STIM_0:BUART:rx_count_1\, \UART_STIM_0:BUART:rx_count_0\),
		tc=>\UART_STIM_0:BUART:rx_count7_tc\);
\UART_STIM_0:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_STIM_0:BUART:reset_reg\,
		clock=>\UART_STIM_0:BUART:clock_op\,
		status=>(zero, \UART_STIM_0:BUART:rx_status_5\, \UART_STIM_0:BUART:rx_status_4\, \UART_STIM_0:BUART:rx_status_3\,
			\UART_STIM_0:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_STIM_0:BUART:rx_interrupt_out\);
\UART_STIM_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_6192,
		enable=>tmpOE__LIO_11_net_0,
		clock_out=>\UART_STIM_1:BUART:clock_op\);
\UART_STIM_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_STIM_1:BUART:reset_reg\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		cs_addr=>(\UART_STIM_1:BUART:tx_state_1\, \UART_STIM_1:BUART:tx_state_0\, \UART_STIM_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_STIM_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_STIM_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_STIM_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_STIM_1:BUART:reset_reg\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_STIM_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_STIM_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_STIM_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_STIM_1:BUART:sc_out_7\, \UART_STIM_1:BUART:sc_out_6\, \UART_STIM_1:BUART:sc_out_5\, \UART_STIM_1:BUART:sc_out_4\,
			\UART_STIM_1:BUART:sc_out_3\, \UART_STIM_1:BUART:sc_out_2\, \UART_STIM_1:BUART:sc_out_1\, \UART_STIM_1:BUART:sc_out_0\));
\UART_STIM_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_STIM_1:BUART:reset_reg\,
		clock=>\UART_STIM_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_STIM_1:BUART:tx_fifo_notfull\,
			\UART_STIM_1:BUART:tx_status_2\, \UART_STIM_1:BUART:tx_fifo_empty\, \UART_STIM_1:BUART:tx_status_0\),
		interrupt=>\UART_STIM_1:BUART:tx_interrupt_out\);
\UART_STIM_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_STIM_1:BUART:reset_reg\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		cs_addr=>(\UART_STIM_1:BUART:rx_state_1\, \UART_STIM_1:BUART:rx_state_0\, \UART_STIM_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_STIM_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_STIM_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_STIM_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_STIM_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_STIM_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_STIM_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_STIM_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_STIM_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_STIM_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_STIM_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_STIM_1:BUART:clock_op\,
		reset=>\UART_STIM_1:BUART:reset_reg\,
		load=>\UART_STIM_1:BUART:rx_counter_load\,
		enable=>tmpOE__LIO_11_net_0,
		count=>(\UART_STIM_1:BUART:rx_count_6\, \UART_STIM_1:BUART:rx_count_5\, \UART_STIM_1:BUART:rx_count_4\, \UART_STIM_1:BUART:rx_count_3\,
			\UART_STIM_1:BUART:rx_count_2\, \UART_STIM_1:BUART:rx_count_1\, \UART_STIM_1:BUART:rx_count_0\),
		tc=>\UART_STIM_1:BUART:rx_count7_tc\);
\UART_STIM_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_STIM_1:BUART:reset_reg\,
		clock=>\UART_STIM_1:BUART:clock_op\,
		status=>(zero, \UART_STIM_1:BUART:rx_status_5\, \UART_STIM_1:BUART:rx_status_4\, \UART_STIM_1:BUART:rx_status_3\,
			\UART_STIM_1:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_STIM_1:BUART:rx_interrupt_out\);
MODX_1_IO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d5b66ca5-c8ea-4e77-a19b-85e172926a37",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__MODX_1_IO_net_0),
		analog=>(open),
		io=>Net_906,
		siovref=>(tmpSIOVREF__MODX_1_IO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MODX_1_IO_net_0);
MODX_2_IO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fd18c94d-76bf-4c65-b261-97242138be4b",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__MODX_2_IO_net_0),
		analog=>(open),
		io=>Net_907,
		siovref=>(tmpSIOVREF__MODX_2_IO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MODX_2_IO_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"89dbd678-7e5c-4043-b37e-e366fc511c00",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_6192,
		dig_domain_out=>open);
LIO_13_RST:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c3453c69-c79f-4f51-9ab5-28d50514dc0f",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LIO_13_RST_net_0),
		analog=>(open),
		io=>Net_6309,
		siovref=>(tmpSIOVREF__LIO_13_RST_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LIO_13_RST_net_0);
LED_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fef63e61-23fd-462b-a892-15003b8b6977",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>wire_LED_B,
		fb=>(tmpFB_0__LED_B_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_B_net_0),
		siovref=>(tmpSIOVREF__LED_B_net_0),
		annotation=>Net_607,
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_B_net_0);
LIO_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b21c39e3-6d1f-4341-8781-d9491dffa3ac",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LIO_1_net_0),
		analog=>(open),
		io=>Net_6308,
		siovref=>(tmpSIOVREF__LIO_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LIO_1_net_0);
LIO_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3e08c7a9-76dd-4e69-8bc7-23b2fdc89d52",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LIO_10_net_0),
		analog=>(open),
		io=>Net_6312,
		siovref=>(tmpSIOVREF__LIO_10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LIO_10_net_0);
LIO_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a34ae712-2d44-4996-a5db-c0cb1f14683c",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LIO_9_net_0),
		analog=>(open),
		io=>Net_6313,
		siovref=>(tmpSIOVREF__LIO_9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LIO_9_net_0);
LIO_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b7a517e6-7a0c-4d72-9b4f-6abd79b181d9",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LIO_8_net_0),
		analog=>(open),
		io=>Net_6314,
		siovref=>(tmpSIOVREF__LIO_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LIO_8_net_0);
LIO_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a541f175-7771-4135-8325-66b50c910203",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LIO_7_net_0),
		analog=>(open),
		io=>Net_6315,
		siovref=>(tmpSIOVREF__LIO_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LIO_7_net_0);
LIO_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4604f9fc-e42e-42d1-aae9-bb2ce81c084e",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LIO_6_net_0),
		analog=>(open),
		io=>Net_6316,
		siovref=>(tmpSIOVREF__LIO_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LIO_6_net_0);
LIO_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d7fb11bd-2a01-488a-94ef-45beb45c2292",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LIO_5_net_0),
		analog=>(open),
		io=>Net_6317,
		siovref=>(tmpSIOVREF__LIO_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LIO_5_net_0);
LIO_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"32cd4339-6bf7-414d-a3c0-09477ae672bb",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LIO_4_net_0),
		analog=>(open),
		io=>Net_6318,
		siovref=>(tmpSIOVREF__LIO_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LIO_4_net_0);
LIO_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2045be54-c273-4ed4-952b-e6d71aa8ae21",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LIO_3_net_0),
		analog=>(open),
		io=>Net_6319,
		siovref=>(tmpSIOVREF__LIO_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LIO_3_net_0);
LIO_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3f765581-6145-4175-8ee5-a499174116d9",
		drive_mode=>"111",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>Net_5403,
		analog=>(open),
		io=>(tmpIO_0__LIO_0_net_0),
		siovref=>(tmpSIOVREF__LIO_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LIO_0_net_0);
KEY_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>wire_Key_2,
		analog=>(open),
		io=>(tmpIO_0__KEY_2_net_0),
		siovref=>(tmpSIOVREF__KEY_2_net_0),
		annotation=>Net_597,
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__KEY_2_net_0);
KEY_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"71222118-cd90-4710-9490-19e5458d490b",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LIO_11_net_0),
		y=>(zero),
		fb=>wire_Key_1,
		analog=>(open),
		io=>(tmpIO_0__KEY_1_net_0),
		siovref=>(tmpSIOVREF__KEY_1_net_0),
		annotation=>Net_592,
		in_clock=>zero,
		in_clock_en=>tmpOE__LIO_11_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LIO_11_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__KEY_1_net_0);
\UART_MODX_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:reset_reg\);
\UART_MODX_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:txn\\D\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:txn\);
\UART_MODX_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:tx_state_1\\D\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:tx_state_1\);
\UART_MODX_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:tx_state_0\\D\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:tx_state_0\);
\UART_MODX_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:tx_state_2\\D\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:tx_state_2\);
Net_6199:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>Net_6199);
\UART_MODX_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:tx_bitclk\\D\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:tx_bitclk\);
\UART_MODX_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:tx_ctrl_mark_last\);
\UART_MODX_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:tx_mark\\D\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:tx_mark\);
\UART_MODX_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:tx_parity_bit\);
\UART_MODX_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:rx_state_1\\D\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:rx_state_1\);
\UART_MODX_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:rx_state_0\\D\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:rx_state_0\);
\UART_MODX_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:rx_load_fifo\);
\UART_MODX_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:rx_state_3\\D\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:rx_state_3\);
\UART_MODX_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:rx_state_2\\D\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:rx_state_2\);
\UART_MODX_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:rx_bitclk_pre\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:rx_bitclk_enable\);
\UART_MODX_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:rx_state_stop1_reg\);
\UART_MODX_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:pollcount_1\\D\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>MODIN1_1);
\UART_MODX_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:pollcount_0\\D\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>MODIN1_0);
\UART_MODX_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:rx_markspace_status\);
\UART_MODX_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:rx_status_2\);
\UART_MODX_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:rx_status_3\);
\UART_MODX_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:rx_addr_match_status\);
\UART_MODX_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:rx_markspace_pre\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:rx_markspace_pre\);
\UART_MODX_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:rx_parity_error_pre\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:rx_parity_error_pre\);
\UART_MODX_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:rx_break_status\);
\UART_MODX_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:rx_address_detected\\D\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:rx_address_detected\);
\UART_MODX_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:rx_last\\D\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:rx_last\);
\UART_MODX_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_MODX_1:BUART:rx_parity_bit\,
		clk=>\UART_MODX_1:BUART:clock_op\,
		q=>\UART_MODX_1:BUART:rx_parity_bit\);
\UART_MODX_0:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:reset_reg\);
\UART_MODX_0:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:txn\\D\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:txn\);
\UART_MODX_0:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:tx_state_1\\D\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:tx_state_1\);
\UART_MODX_0:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:tx_state_0\\D\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:tx_state_0\);
\UART_MODX_0:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:tx_state_2\\D\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:tx_state_2\);
Net_1580:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>Net_1580);
\UART_MODX_0:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:tx_bitclk\\D\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:tx_bitclk\);
\UART_MODX_0:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:tx_ctrl_mark_last\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:tx_ctrl_mark_last\);
\UART_MODX_0:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:tx_mark\\D\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:tx_mark\);
\UART_MODX_0:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:tx_parity_bit\\D\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:tx_parity_bit\);
\UART_MODX_0:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:rx_state_1\\D\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:rx_state_1\);
\UART_MODX_0:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:rx_state_0\\D\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:rx_state_0\);
\UART_MODX_0:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:rx_load_fifo\\D\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:rx_load_fifo\);
\UART_MODX_0:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:rx_state_3\\D\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:rx_state_3\);
\UART_MODX_0:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:rx_state_2\\D\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:rx_state_2\);
\UART_MODX_0:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:rx_bitclk_pre\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:rx_bitclk_enable\);
\UART_MODX_0:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:rx_state_stop1_reg\);
\UART_MODX_0:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:pollcount_1\\D\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>MODIN5_1);
\UART_MODX_0:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:pollcount_0\\D\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>MODIN5_0);
\UART_MODX_0:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:rx_markspace_status\);
\UART_MODX_0:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:rx_status_2\);
\UART_MODX_0:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:rx_status_3\);
\UART_MODX_0:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:rx_addr_match_status\);
\UART_MODX_0:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:rx_markspace_pre\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:rx_markspace_pre\);
\UART_MODX_0:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:rx_parity_error_pre\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:rx_parity_error_pre\);
\UART_MODX_0:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:rx_break_status\);
\UART_MODX_0:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:rx_address_detected\\D\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:rx_address_detected\);
\UART_MODX_0:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:rx_last\\D\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:rx_last\);
\UART_MODX_0:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_MODX_0:BUART:rx_parity_bit\,
		clk=>\UART_MODX_0:BUART:clock_op\,
		q=>\UART_MODX_0:BUART:rx_parity_bit\);
\UART_MODX_2:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:reset_reg\);
\UART_MODX_2:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:txn\\D\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:txn\);
\UART_MODX_2:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:tx_state_1\\D\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:tx_state_1\);
\UART_MODX_2:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:tx_state_0\\D\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:tx_state_0\);
\UART_MODX_2:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:tx_state_2\\D\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:tx_state_2\);
Net_1626:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>Net_1626);
\UART_MODX_2:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:tx_bitclk\\D\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:tx_bitclk\);
\UART_MODX_2:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:tx_ctrl_mark_last\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:tx_ctrl_mark_last\);
\UART_MODX_2:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:tx_mark\\D\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:tx_mark\);
\UART_MODX_2:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:tx_parity_bit\\D\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:tx_parity_bit\);
\UART_MODX_2:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:rx_state_1\\D\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:rx_state_1\);
\UART_MODX_2:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:rx_state_0\\D\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:rx_state_0\);
\UART_MODX_2:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:rx_load_fifo\\D\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:rx_load_fifo\);
\UART_MODX_2:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:rx_state_3\\D\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:rx_state_3\);
\UART_MODX_2:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:rx_state_2\\D\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:rx_state_2\);
\UART_MODX_2:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:rx_bitclk_pre\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:rx_bitclk_enable\);
\UART_MODX_2:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:rx_state_stop1_reg\);
\UART_MODX_2:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:pollcount_1\\D\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>MODIN9_1);
\UART_MODX_2:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:pollcount_0\\D\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>MODIN9_0);
\UART_MODX_2:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:rx_markspace_status\);
\UART_MODX_2:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:rx_status_2\);
\UART_MODX_2:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:rx_status_3\);
\UART_MODX_2:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:rx_addr_match_status\);
\UART_MODX_2:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:rx_markspace_pre\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:rx_markspace_pre\);
\UART_MODX_2:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:rx_parity_error_pre\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:rx_parity_error_pre\);
\UART_MODX_2:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:rx_break_status\);
\UART_MODX_2:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:rx_address_detected\\D\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:rx_address_detected\);
\UART_MODX_2:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:rx_last\\D\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:rx_last\);
\UART_MODX_2:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_MODX_2:BUART:rx_parity_bit\,
		clk=>\UART_MODX_2:BUART:clock_op\,
		q=>\UART_MODX_2:BUART:rx_parity_bit\);
\UART_STIM_0:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:reset_reg\);
\UART_STIM_0:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:txn\\D\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:txn\);
\UART_STIM_0:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:tx_state_1\\D\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:tx_state_1\);
\UART_STIM_0:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:tx_state_0\\D\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:tx_state_0\);
\UART_STIM_0:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:tx_state_2\\D\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:tx_state_2\);
Net_6224:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>Net_6224);
\UART_STIM_0:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:tx_bitclk\\D\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:tx_bitclk\);
\UART_STIM_0:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:tx_ctrl_mark_last\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:tx_ctrl_mark_last\);
\UART_STIM_0:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:tx_mark\\D\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:tx_mark\);
\UART_STIM_0:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:tx_parity_bit\\D\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:tx_parity_bit\);
\UART_STIM_0:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:rx_state_1\\D\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:rx_state_1\);
\UART_STIM_0:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:rx_state_0\\D\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:rx_state_0\);
\UART_STIM_0:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:rx_load_fifo\\D\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:rx_load_fifo\);
\UART_STIM_0:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:rx_state_3\\D\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:rx_state_3\);
\UART_STIM_0:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:rx_state_2\\D\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:rx_state_2\);
\UART_STIM_0:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:rx_bitclk_pre\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:rx_bitclk_enable\);
\UART_STIM_0:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:rx_state_stop1_reg\);
\UART_STIM_0:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:pollcount_1\\D\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>MODIN13_1);
\UART_STIM_0:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:pollcount_0\\D\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>MODIN13_0);
\UART_STIM_0:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:rx_markspace_status\);
\UART_STIM_0:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:rx_status_2\);
\UART_STIM_0:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:rx_status_3\);
\UART_STIM_0:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:rx_addr_match_status\);
\UART_STIM_0:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:rx_markspace_pre\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:rx_markspace_pre\);
\UART_STIM_0:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:rx_parity_error_pre\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:rx_parity_error_pre\);
\UART_STIM_0:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:rx_break_status\);
\UART_STIM_0:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:rx_address_detected\\D\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:rx_address_detected\);
\UART_STIM_0:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:rx_last\\D\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:rx_last\);
\UART_STIM_0:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_STIM_0:BUART:rx_parity_bit\,
		clk=>\UART_STIM_0:BUART:clock_op\,
		q=>\UART_STIM_0:BUART:rx_parity_bit\);
\UART_STIM_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:reset_reg\);
\UART_STIM_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:txn\\D\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:txn\);
\UART_STIM_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:tx_state_1\\D\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:tx_state_1\);
\UART_STIM_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:tx_state_0\\D\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:tx_state_0\);
\UART_STIM_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:tx_state_2\\D\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:tx_state_2\);
Net_6213:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>Net_6213);
\UART_STIM_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:tx_bitclk\\D\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:tx_bitclk\);
\UART_STIM_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:tx_ctrl_mark_last\);
\UART_STIM_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:tx_mark\\D\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:tx_mark\);
\UART_STIM_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:tx_parity_bit\);
\UART_STIM_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:rx_state_1\\D\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:rx_state_1\);
\UART_STIM_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:rx_state_0\\D\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:rx_state_0\);
\UART_STIM_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:rx_load_fifo\);
\UART_STIM_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:rx_state_3\\D\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:rx_state_3\);
\UART_STIM_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:rx_state_2\\D\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:rx_state_2\);
\UART_STIM_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:rx_bitclk_pre\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:rx_bitclk_enable\);
\UART_STIM_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:rx_state_stop1_reg\);
\UART_STIM_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:pollcount_1\\D\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:pollcount_1\);
\UART_STIM_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:pollcount_0\\D\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:pollcount_0\);
\UART_STIM_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:rx_markspace_status\);
\UART_STIM_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:rx_status_2\);
\UART_STIM_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:rx_status_3\);
\UART_STIM_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:rx_addr_match_status\);
\UART_STIM_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:rx_markspace_pre\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:rx_markspace_pre\);
\UART_STIM_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:rx_parity_error_pre\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:rx_parity_error_pre\);
\UART_STIM_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:rx_break_status\);
\UART_STIM_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:rx_address_detected\\D\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:rx_address_detected\);
\UART_STIM_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:rx_last\\D\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:rx_last\);
\UART_STIM_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_STIM_1:BUART:rx_parity_bit\,
		clk=>\UART_STIM_1:BUART:clock_op\,
		q=>\UART_STIM_1:BUART:rx_parity_bit\);

END R_T_L;
