// OPCODE by type
`define op_r 7'b0110011
`define op_b 7'b1100011
`define op_s 7'b0100011
`define op_l 7'b0000011
`define op_i 7'b0010011
`define op_j 7'b1101111

// RV32I opcodes
`define op_lui 7'b0110111
`define op_auipc 7'b0010111
`define op_jal 7'b1101111
`define op_jalr 7'b1100111
`define op_beq 7'b1100011
`define op_bne 7'b1100011
`define op_blt 7'b1100011
`define op_bge 7'b1100011
`define op_bltu 7'b1100011
`define op_bgeu 7'b1100011
`define op_lb 7'b0000011
`define op_lh 7'b0000011
`define op_lw 7'b0000011
`define op_lbu 7'b0000011
`define op_lhu 7'b0000011
`define op_sb 7'b0100011
`define op_sh 7'b0100011
`define op_sw 7'b0100011
`define op_addi 7'b0010011
`define op_slti 7'b0010011
`define op_sltiu 7'b0010011
`define op_xori 7'b0010011
`define op_ori 7'b0010011
`define op_andi 7'b0010011
`define op_slli 7'b0010011
`define op_srli 7'b0010011
`define op_srai 7'b0010011
`define op_add 7'b0110011
`define op_sub 7'b0110011
`define op_sll 7'b0110011
`define op_slt 7'b0110011
`define op_sltu 7'b0110011
`define op_xor 7'b0110011
`define op_srl 7'b0110011
`define op_sra 7'b0110011
`define op_or 7'b0110011
`define op_and 7'b0110011
`define op_fence 7'b0001111
`define op_fencei 7'b0001111
`define op_ecall 7'b1110011
`define op_ebreak 7'b1110011
`define op_csrrw 7'b1110011
`define op_csrrs 7'b1110011
`define op_csrrc 7'b1110011
`define op_csrrwi 7'b1110011
`define op_csrrsi 7'b1110011
`define op_csrrci 7'b1110011

// RV32I funct3 codes
`define f3_jalr 3'b000
`define f3_beq 3'b000
`define f3_bne 3'b001
`define f3_blt 3'b100
`define f3_bge 3'b101
`define f3_bltu 3'b110
`define f3_bgeu 3'b111
`define f3_lb 3'b000
`define f3_lh 3'b001
`define f3_lw 3'b010
`define f3_lbu 3'b100
`define f3_lhu 3'b101
`define f3_sb 3'b000
`define f3_sh 3'b001
`define f3_sw 3'b010
`define f3_addi 3'b000
`define f3_slti 3'b010
`define f3_sltiu 3'b011
`define f3_xori 3'b100
`define f3_ori 3'b110
`define f3_andi 3'b111
`define f3_slli 3'b001
`define f3_srli 3'b101
`define f3_srai 3'b101
`define f3_add 3'b000
`define f3_sub 3'b000
`define f3_sll 3'b001
`define f3_slt 3'b010
`define f3_sltu 3'b011
`define f3_xor 3'b100
`define f3_srl 3'b101
`define f3_sra 3'b101
`define f3_or 3'b110
`define f3_and 3'b111
`define f3_fence 3'b000
`define f3_fencei 3'b001
`define f3_ecall 3'b000
`define f3_ebreak 3'b000
`define f3_csrrw 3'b001
`define f3_csrrs 3'b010
`define f3_csrrc 3'b011
`define f3_csrrwi 3'b101
`define f3_csrrsi 3'b110
`define f3_csrrci 3'b111

// RV32I func7 codes
`define  f7_slli 7'b0000000
`define f7_srli 7'b0000000
`define f7_srai 7'b0100000
`define f7_add 7'b0000000
`define f7_sub 7'b0100000
`define f7_sll 7'b0000000
`define f7_slt 7'b0000000
`define f7_sltu 7'b0000000
`define f7_xor 7'b0000000
`define f7_srl 7'b0000000
`define f7_sra 7'b0100000
`define f7_or 7'b0000000
`define f7_and 7'b0000000

// RV32M opcodes
`define op_mul 7'b0110011
`define op_mulh 7'b0110011
`define op_mulhsu 7'b0110011
`define op_mulhu 7'b0110011
`define op_div 7'b0110011
`define op_divu 7'b0110011
`define op_rem 7'b0110011
`define op_remu 7'b0110011

// RV32M f7 codes
`define f7_mul 7'b0000001
`define f7_mulh 7'b0000001
`define f7_mulhsu 7'b0000001
`define f7_mulhu 7'b0000001
`define f7_div 7'b0000001
`define f7_divu 7'b0000001
`define f7_rem 7'b0000001
`define f7_remu 7'b0000001

// RV32M f3 codes
`define f3_mul 3'b000
`define f3_mulh 3'b001
`define f3_mulhsu 3'b010
`define f3_mulhu 3'b011
`define f3_div 3'b100
`define f3_divu 3'b101
`define f3_rem 3'b110
`define f3_remu 3'b111

// ALU Opcodes
// Control for alu opcode
`define ALU_ADD 4'b0001
`define ALU_ADDH 4'b0010
`define ALU_ADDB 4'b0011
`define ALU_ADDU 4'b0100
`define ALU_SUB 4'b0101
`define ALU_SLL 4'b0110
`define ALU_SLT 4'b0111
`define ALU_SLTU 4'b1000
`define ALU_XOR 4'b1001
`define ALU_SRL 4'b1010
`define ALU_SRA 4'b1011
`define ALU_OR 4'b1100
`define ALU_AND 4'b1101