[2021-09-09 09:42:29,216]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-09 09:42:29,216]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:42:29,519]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; ".

Peak memory: 14184448 bytes

[2021-09-09 09:42:29,519]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:42:29,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34578432 bytes

[2021-09-09 09:42:29,650]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-09 09:42:29,650]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:42:29,678]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :65
score:100
	Report mapping result:
		klut_size()     :91
		klut.num_gates():65
		max delay       :4
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 7847936 bytes

[2021-09-09 09:42:29,679]mapper_test.py:220:[INFO]: area: 65 level: 4
[2021-09-09 11:33:26,614]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-09 11:33:26,614]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:33:26,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; ".

Peak memory: 14200832 bytes

[2021-09-09 11:33:26,925]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:33:27,053]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34729984 bytes

[2021-09-09 11:33:27,055]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-09 11:33:27,055]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:33:28,869]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :65
score:100
	Report mapping result:
		klut_size()     :91
		klut.num_gates():65
		max delay       :4
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 14426112 bytes

[2021-09-09 11:33:28,870]mapper_test.py:220:[INFO]: area: 65 level: 4
[2021-09-09 13:04:15,900]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-09 13:04:15,900]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:04:16,198]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; ".

Peak memory: 14090240 bytes

[2021-09-09 13:04:16,199]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:04:16,319]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 35205120 bytes

[2021-09-09 13:04:16,320]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-09 13:04:16,320]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:04:18,087]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :65
score:100
	Report mapping result:
		klut_size()     :91
		klut.num_gates():65
		max delay       :4
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 14450688 bytes

[2021-09-09 13:04:18,087]mapper_test.py:220:[INFO]: area: 65 level: 4
[2021-09-09 14:56:47,688]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-09 14:56:47,688]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:56:47,689]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:56:47,821]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34807808 bytes

[2021-09-09 14:56:47,822]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-09 14:56:47,822]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:56:49,806]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 14495744 bytes

[2021-09-09 14:56:49,807]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-09 15:25:51,040]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-09 15:25:51,040]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:25:51,040]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:25:51,175]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 35102720 bytes

[2021-09-09 15:25:51,177]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-09 15:25:51,177]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:25:53,164]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 14540800 bytes

[2021-09-09 15:25:53,165]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-09 16:03:53,192]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-09 16:03:53,193]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:03:53,193]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:03:53,326]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34549760 bytes

[2021-09-09 16:03:53,327]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-09 16:03:53,328]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:03:55,344]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 14503936 bytes

[2021-09-09 16:03:55,345]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-09 16:38:33,856]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-09 16:38:33,856]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:38:33,856]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:38:34,037]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34537472 bytes

[2021-09-09 16:38:34,038]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-09 16:38:34,039]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:38:36,077]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 14475264 bytes

[2021-09-09 16:38:36,078]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-09 17:15:08,801]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-09 17:15:08,801]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:15:08,801]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:15:08,937]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34856960 bytes

[2021-09-09 17:15:08,939]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-09 17:15:08,939]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:15:10,962]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 14495744 bytes

[2021-09-09 17:15:10,963]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-13 23:22:07,451]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-13 23:22:07,452]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:22:07,452]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:22:07,574]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34500608 bytes

[2021-09-13 23:22:07,576]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-13 23:22:07,576]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:22:09,358]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 13189120 bytes

[2021-09-13 23:22:09,358]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-13 23:40:39,996]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-13 23:40:39,997]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:39,997]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:40,124]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34430976 bytes

[2021-09-13 23:40:40,125]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-13 23:40:40,125]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:40,161]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 7487488 bytes

[2021-09-13 23:40:40,162]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-14 08:51:07,268]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-14 08:51:07,269]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:51:07,269]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:51:07,437]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34398208 bytes

[2021-09-14 08:51:07,439]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-14 08:51:07,439]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:51:09,165]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 14569472 bytes

[2021-09-14 08:51:09,166]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-14 09:19:36,371]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-14 09:19:36,371]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:36,371]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:36,499]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34635776 bytes

[2021-09-14 09:19:36,501]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-14 09:19:36,501]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:36,544]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 7770112 bytes

[2021-09-14 09:19:36,544]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-15 15:26:03,013]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-15 15:26:03,014]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:26:03,014]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:26:03,126]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34242560 bytes

[2021-09-15 15:26:03,128]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-15 15:26:03,128]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:26:04,769]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 14319616 bytes

[2021-09-15 15:26:04,770]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-15 15:53:11,202]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-15 15:53:11,202]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:11,202]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:11,314]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34357248 bytes

[2021-09-15 15:53:11,315]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-15 15:53:11,316]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:11,342]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 7110656 bytes

[2021-09-15 15:53:11,342]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-18 13:56:46,696]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-18 13:56:46,697]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:56:46,697]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:56:46,815]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34545664 bytes

[2021-09-18 13:56:46,816]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-18 13:56:46,816]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:56:48,414]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 12320768 bytes

[2021-09-18 13:56:48,415]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-18 16:21:31,839]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-18 16:21:31,840]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:21:31,840]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:21:32,012]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34410496 bytes

[2021-09-18 16:21:32,014]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-18 16:21:32,014]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:21:33,614]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 11677696 bytes

[2021-09-18 16:21:33,615]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-22 08:54:45,356]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-22 08:54:45,356]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:54:45,356]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:54:45,474]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34516992 bytes

[2021-09-22 08:54:45,476]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-22 08:54:45,476]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:54:46,297]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 11845632 bytes

[2021-09-22 08:54:46,298]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-22 11:20:13,619]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-22 11:20:13,619]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:20:13,619]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:20:13,728]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34377728 bytes

[2021-09-22 11:20:13,729]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-22 11:20:13,730]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:20:15,323]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 12345344 bytes

[2021-09-22 11:20:15,324]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-23 16:38:35,333]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-23 16:38:35,333]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:38:35,333]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:38:35,448]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34447360 bytes

[2021-09-23 16:38:35,450]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-23 16:38:35,450]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:38:37,094]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
balancing!
	current map manager:
		current min nodes:150
		current min depth:7
rewriting!
	current map manager:
		current min nodes:150
		current min depth:7
balancing!
	current map manager:
		current min nodes:150
		current min depth:7
rewriting!
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 12115968 bytes

[2021-09-23 16:38:37,095]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-23 17:02:14,874]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-23 17:02:14,875]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:02:14,875]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:02:14,995]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34410496 bytes

[2021-09-23 17:02:14,996]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-23 17:02:14,996]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:02:16,709]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
balancing!
	current map manager:
		current min nodes:150
		current min depth:7
rewriting!
	current map manager:
		current min nodes:150
		current min depth:7
balancing!
	current map manager:
		current min nodes:150
		current min depth:7
rewriting!
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 12107776 bytes

[2021-09-23 17:02:16,710]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-23 18:03:14,666]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-23 18:03:14,666]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:03:14,666]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:03:14,777]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34598912 bytes

[2021-09-23 18:03:14,778]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-23 18:03:14,778]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:03:16,363]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
balancing!
	current map manager:
		current min nodes:150
		current min depth:7
rewriting!
	current map manager:
		current min nodes:150
		current min depth:7
balancing!
	current map manager:
		current min nodes:150
		current min depth:7
rewriting!
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 12079104 bytes

[2021-09-23 18:03:16,364]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-27 16:30:33,358]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-27 16:30:33,359]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:30:33,359]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:30:33,473]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34521088 bytes

[2021-09-27 16:30:33,475]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-27 16:30:33,475]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:30:35,061]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
balancing!
	current map manager:
		current min nodes:150
		current min depth:7
rewriting!
	current map manager:
		current min nodes:150
		current min depth:7
balancing!
	current map manager:
		current min nodes:150
		current min depth:7
rewriting!
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 12304384 bytes

[2021-09-27 16:30:35,061]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-27 17:37:20,931]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-27 17:37:20,931]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:37:20,931]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:37:21,103]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34185216 bytes

[2021-09-27 17:37:21,104]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-27 17:37:21,105]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:37:22,714]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
balancing!
	current map manager:
		current min nodes:150
		current min depth:7
rewriting!
	current map manager:
		current min nodes:150
		current min depth:7
balancing!
	current map manager:
		current min nodes:150
		current min depth:7
rewriting!
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 12263424 bytes

[2021-09-27 17:37:22,714]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-28 02:03:35,248]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-28 02:03:35,249]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:03:35,249]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:03:35,367]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34312192 bytes

[2021-09-28 02:03:35,368]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-28 02:03:35,368]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:03:37,044]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 12267520 bytes

[2021-09-28 02:03:37,044]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-28 16:43:21,527]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-28 16:43:21,527]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:43:21,528]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:43:21,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34312192 bytes

[2021-09-28 16:43:21,685]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-28 16:43:21,685]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:43:23,297]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 12009472 bytes

[2021-09-28 16:43:23,297]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-28 17:22:19,317]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-09-28 17:22:19,317]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:22:19,318]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:22:19,490]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34242560 bytes

[2021-09-28 17:22:19,491]mapper_test.py:156:[INFO]: area: 53 level: 4
[2021-09-28 17:22:19,491]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:22:21,110]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 12025856 bytes

[2021-09-28 17:22:21,110]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-10-09 10:39:03,309]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-09 10:39:03,310]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:03,310]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:03,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34553856 bytes

[2021-10-09 10:39:03,471]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-09 10:39:03,471]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:03,531]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 7131136 bytes

[2021-10-09 10:39:03,532]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-09 11:21:42,385]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-09 11:21:42,386]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:21:42,386]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:21:42,509]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34693120 bytes

[2021-10-09 11:21:42,510]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-09 11:21:42,510]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:21:42,563]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 7213056 bytes

[2021-10-09 11:21:42,564]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-09 16:29:42,747]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-09 16:29:42,748]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:29:42,748]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:29:42,872]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34418688 bytes

[2021-10-09 16:29:42,873]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-09 16:29:42,873]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:29:43,804]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :74
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 11231232 bytes

[2021-10-09 16:29:43,805]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-09 16:46:53,392]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-09 16:46:53,392]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:46:53,393]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:46:53,507]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34414592 bytes

[2021-10-09 16:46:53,508]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-09 16:46:53,509]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:46:54,387]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :74
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 11288576 bytes

[2021-10-09 16:46:54,387]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-12 10:53:16,080]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-12 10:53:16,080]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:53:16,080]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:53:16,196]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34328576 bytes

[2021-10-12 10:53:16,197]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-12 10:53:16,197]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:53:17,951]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 11284480 bytes

[2021-10-12 10:53:17,952]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-12 11:15:42,369]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-12 11:15:42,370]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:15:42,370]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:15:42,494]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34619392 bytes

[2021-10-12 11:15:42,496]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-12 11:15:42,496]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:15:42,555]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 6852608 bytes

[2021-10-12 11:15:42,555]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-12 13:28:41,934]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-12 13:28:41,935]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:28:41,935]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:28:42,060]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34525184 bytes

[2021-10-12 13:28:42,061]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-12 13:28:42,062]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:28:43,780]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 11202560 bytes

[2021-10-12 13:28:43,781]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-12 14:59:18,852]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-12 14:59:18,853]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:59:18,853]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:59:19,029]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34537472 bytes

[2021-10-12 14:59:19,031]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-12 14:59:19,031]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:59:20,772]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 11534336 bytes

[2021-10-12 14:59:20,773]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-12 18:44:04,757]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-12 18:44:04,757]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:44:04,758]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:44:04,883]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34373632 bytes

[2021-10-12 18:44:04,884]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-12 18:44:04,884]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:44:06,627]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 11812864 bytes

[2021-10-12 18:44:06,627]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-18 11:37:32,044]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-18 11:37:32,045]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:37:32,045]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:37:32,164]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34336768 bytes

[2021-10-18 11:37:32,166]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-18 11:37:32,166]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:37:33,854]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 11784192 bytes

[2021-10-18 11:37:33,855]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-18 12:03:00,831]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-18 12:03:00,831]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:00,832]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:00,953]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34349056 bytes

[2021-10-18 12:03:00,954]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-18 12:03:00,955]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:00,985]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 6197248 bytes

[2021-10-18 12:03:00,986]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-19 14:10:58,240]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-19 14:10:58,241]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:58,241]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:58,398]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34488320 bytes

[2021-10-19 14:10:58,399]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-19 14:10:58,400]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:58,428]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 6172672 bytes

[2021-10-19 14:10:58,429]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-22 13:29:53,016]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-22 13:29:53,017]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:29:53,017]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:29:53,132]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34521088 bytes

[2021-10-22 13:29:53,133]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-22 13:29:53,133]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:29:53,195]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 9211904 bytes

[2021-10-22 13:29:53,196]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-22 13:50:46,014]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-22 13:50:46,014]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:50:46,015]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:50:46,132]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34623488 bytes

[2021-10-22 13:50:46,133]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-22 13:50:46,133]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:50:46,196]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 9060352 bytes

[2021-10-22 13:50:46,197]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-22 14:01:19,314]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-22 14:01:19,314]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:19,314]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:19,432]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34422784 bytes

[2021-10-22 14:01:19,433]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-22 14:01:19,433]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:19,457]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 6287360 bytes

[2021-10-22 14:01:19,457]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-22 14:04:39,961]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-22 14:04:39,961]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:39,961]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:40,078]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34447360 bytes

[2021-10-22 14:04:40,080]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-22 14:04:40,080]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:40,108]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 6201344 bytes

[2021-10-22 14:04:40,109]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-23 13:27:29,650]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-23 13:27:29,651]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:27:29,651]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:27:29,768]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34689024 bytes

[2021-10-23 13:27:29,769]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-23 13:27:29,770]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:27:31,430]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :91
score:100
	Report mapping result:
		klut_size()     :116
		klut.num_gates():90
		max delay       :4
		max area        :91
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :31
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 11984896 bytes

[2021-10-23 13:27:31,431]mapper_test.py:224:[INFO]: area: 90 level: 4
[2021-10-24 17:38:52,403]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-24 17:38:52,403]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:38:52,403]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:38:52,518]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34463744 bytes

[2021-10-24 17:38:52,520]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-24 17:38:52,520]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:38:54,240]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :91
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 11829248 bytes

[2021-10-24 17:38:54,241]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-24 17:59:18,892]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-24 17:59:18,893]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:59:18,893]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:59:19,070]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34168832 bytes

[2021-10-24 17:59:19,072]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-24 17:59:19,072]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:59:20,742]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
	current map manager:
		current min nodes:150
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 11907072 bytes

[2021-10-24 17:59:20,743]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-26 10:24:38,724]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-26 10:24:38,725]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:38,725]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:38,849]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34213888 bytes

[2021-10-26 10:24:38,850]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-26 10:24:38,851]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:38,874]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	current map manager:
		current min nodes:150
		current min depth:7
	Report mapping result:
		klut_size()     :88
		klut.num_gates():62
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 5844992 bytes

[2021-10-26 10:24:38,875]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-26 10:56:53,752]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-26 10:56:53,753]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:56:53,753]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:56:53,867]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34226176 bytes

[2021-10-26 10:56:53,868]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-26 10:56:53,869]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:56:55,561]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	Report mapping result:
		klut_size()     :88
		klut.num_gates():62
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 11513856 bytes

[2021-10-26 10:56:55,561]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-26 11:18:14,176]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-26 11:18:14,176]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:18:14,176]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:18:14,341]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34230272 bytes

[2021-10-26 11:18:14,342]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-26 11:18:14,343]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:18:16,010]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	Report mapping result:
		klut_size()     :101
		klut.num_gates():75
		max delay       :4
		max area        :91
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 11546624 bytes

[2021-10-26 11:18:16,011]mapper_test.py:224:[INFO]: area: 75 level: 4
[2021-10-26 12:16:22,871]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-26 12:16:22,872]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:16:22,872]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:16:22,991]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34385920 bytes

[2021-10-26 12:16:22,992]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-26 12:16:22,992]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:16:24,664]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 11444224 bytes

[2021-10-26 12:16:24,664]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-26 14:12:14,266]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-26 14:12:14,266]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:14,267]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:14,392]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34275328 bytes

[2021-10-26 14:12:14,393]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-26 14:12:14,393]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:14,422]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	Report mapping result:
		klut_size()     :88
		klut.num_gates():62
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 6000640 bytes

[2021-10-26 14:12:14,423]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-29 16:09:18,544]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-10-29 16:09:18,545]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:18,545]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:18,706]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34615296 bytes

[2021-10-29 16:09:18,708]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-10-29 16:09:18,708]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:18,733]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	Report mapping result:
		klut_size()     :123
		klut.num_gates():97
		max delay       :4
		max area        :97
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :35
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
Peak memory: 6127616 bytes

[2021-10-29 16:09:18,733]mapper_test.py:224:[INFO]: area: 97 level: 4
[2021-11-03 09:50:35,292]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-03 09:50:35,292]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:35,292]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:35,417]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34566144 bytes

[2021-11-03 09:50:35,419]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-03 09:50:35,419]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:35,455]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	Report mapping result:
		klut_size()     :123
		klut.num_gates():97
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :35
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig_output.v
	Peak memory: 6307840 bytes

[2021-11-03 09:50:35,455]mapper_test.py:226:[INFO]: area: 97 level: 4
[2021-11-03 10:02:40,443]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-03 10:02:40,444]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:40,444]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:40,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34566144 bytes

[2021-11-03 10:02:40,613]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-03 10:02:40,613]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:02:40,648]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	Report mapping result:
		klut_size()     :126
		klut.num_gates():100
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :36
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig_output.v
	Peak memory: 6164480 bytes

[2021-11-03 10:02:40,649]mapper_test.py:226:[INFO]: area: 100 level: 4
[2021-11-03 13:42:39,923]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-03 13:42:39,924]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:39,924]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:40,045]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34521088 bytes

[2021-11-03 13:42:40,046]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-03 13:42:40,046]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:42:40,075]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	Report mapping result:
		klut_size()     :126
		klut.num_gates():100
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :36
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig_output.v
	Peak memory: 6242304 bytes

[2021-11-03 13:42:40,076]mapper_test.py:226:[INFO]: area: 100 level: 4
[2021-11-03 13:48:55,764]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-03 13:48:55,764]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:55,764]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:55,877]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34217984 bytes

[2021-11-03 13:48:55,879]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-03 13:48:55,879]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:55,924]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	Report mapping result:
		klut_size()     :126
		klut.num_gates():100
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :36
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig_output.v
	Peak memory: 6057984 bytes

[2021-11-03 13:48:55,924]mapper_test.py:226:[INFO]: area: 100 level: 4
[2021-11-04 15:55:46,736]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-04 15:55:46,736]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:55:46,737]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:55:46,864]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34328576 bytes

[2021-11-04 15:55:46,865]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-04 15:55:46,866]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:55:46,900]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	Report mapping result:
		klut_size()     :90
		klut.num_gates():64
		max delay       :4
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :26
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig_output.v
	Peak memory: 6193152 bytes

[2021-11-04 15:55:46,901]mapper_test.py:226:[INFO]: area: 64 level: 4
[2021-11-16 12:27:20,182]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-16 12:27:20,182]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:20,182]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:20,305]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34308096 bytes

[2021-11-16 12:27:20,306]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-16 12:27:20,307]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:20,338]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
Mapping time: 0.002223 secs
	Report mapping result:
		klut_size()     :90
		klut.num_gates():64
		max delay       :4
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
	Peak memory: 5926912 bytes

[2021-11-16 12:27:20,339]mapper_test.py:228:[INFO]: area: 64 level: 4
[2021-11-16 14:16:15,523]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-16 14:16:15,524]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:15,524]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:15,647]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34480128 bytes

[2021-11-16 14:16:15,648]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-16 14:16:15,648]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:15,675]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
Mapping time: 0.002082 secs
	Report mapping result:
		klut_size()     :90
		klut.num_gates():64
		max delay       :4
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
	Peak memory: 6115328 bytes

[2021-11-16 14:16:15,676]mapper_test.py:228:[INFO]: area: 64 level: 4
[2021-11-16 14:22:35,650]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-16 14:22:35,650]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:35,651]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:35,832]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34639872 bytes

[2021-11-16 14:22:35,833]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-16 14:22:35,833]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:35,869]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
Mapping time: 0.003142 secs
	Report mapping result:
		klut_size()     :90
		klut.num_gates():64
		max delay       :4
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
	Peak memory: 6139904 bytes

[2021-11-16 14:22:35,870]mapper_test.py:228:[INFO]: area: 64 level: 4
[2021-11-17 16:35:14,977]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-17 16:35:14,978]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:14,978]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:15,099]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34689024 bytes

[2021-11-17 16:35:15,100]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-17 16:35:15,100]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:15,127]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
Mapping time: 0.002119 secs
	Report mapping result:
		klut_size()     :90
		klut.num_gates():64
		max delay       :4
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
	Peak memory: 6152192 bytes

[2021-11-17 16:35:15,127]mapper_test.py:228:[INFO]: area: 64 level: 4
[2021-11-18 10:17:43,064]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-18 10:17:43,064]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:43,064]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:43,183]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34504704 bytes

[2021-11-18 10:17:43,185]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-18 10:17:43,185]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:43,211]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
Mapping time: 0.005842 secs
	Report mapping result:
		klut_size()     :90
		klut.num_gates():64
		max delay       :4
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
	Peak memory: 6455296 bytes

[2021-11-18 10:17:43,212]mapper_test.py:228:[INFO]: area: 64 level: 4
[2021-11-23 16:10:33,681]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-23 16:10:33,682]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:33,682]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:33,808]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34623488 bytes

[2021-11-23 16:10:33,809]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-23 16:10:33,809]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:33,847]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
Mapping time: 0.007381 secs
	Report mapping result:
		klut_size()     :91
		klut.num_gates():65
		max delay       :4
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
	Peak memory: 6303744 bytes

[2021-11-23 16:10:33,848]mapper_test.py:228:[INFO]: area: 65 level: 4
[2021-11-23 16:41:31,589]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-23 16:41:31,590]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:31,590]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:31,712]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34521088 bytes

[2021-11-23 16:41:31,715]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-23 16:41:31,715]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:31,751]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
Mapping time: 0.007559 secs
	Report mapping result:
		klut_size()     :91
		klut.num_gates():65
		max delay       :4
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
	Peak memory: 6144000 bytes

[2021-11-23 16:41:31,751]mapper_test.py:228:[INFO]: area: 65 level: 4
[2021-11-24 11:38:10,149]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-24 11:38:10,149]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:10,150]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:10,310]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34189312 bytes

[2021-11-24 11:38:10,312]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-24 11:38:10,312]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:10,340]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
Mapping time: 0.000187 secs
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
	Peak memory: 6139904 bytes

[2021-11-24 11:38:10,341]mapper_test.py:228:[INFO]: area: 70 level: 4
[2021-11-24 12:01:24,666]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-24 12:01:24,666]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:24,666]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:24,782]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34328576 bytes

[2021-11-24 12:01:24,784]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-24 12:01:24,784]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:24,804]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
Mapping time: 0.000161 secs
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
	Peak memory: 6021120 bytes

[2021-11-24 12:01:24,804]mapper_test.py:228:[INFO]: area: 70 level: 4
[2021-11-24 12:04:57,681]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-24 12:04:57,681]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:57,681]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:57,800]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34447360 bytes

[2021-11-24 12:04:57,802]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-24 12:04:57,802]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:57,824]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
Mapping time: 0.003059 secs
	Report mapping result:
		klut_size()     :90
		klut.num_gates():64
		max delay       :4
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
	Peak memory: 6230016 bytes

[2021-11-24 12:04:57,825]mapper_test.py:228:[INFO]: area: 64 level: 4
[2021-11-24 12:10:44,707]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-24 12:10:44,707]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:44,707]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:44,876]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34406400 bytes

[2021-11-24 12:10:44,878]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-24 12:10:44,878]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:44,907]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00069 secs
	Report mapping result:
		klut_size()     :76
		klut.num_gates():50
		max delay       :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
	Peak memory: 6021120 bytes

[2021-11-24 12:10:44,908]mapper_test.py:228:[INFO]: area: 50 level: 6
[2021-11-24 12:56:56,151]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-24 12:56:56,151]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:56,151]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:56,324]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34279424 bytes

[2021-11-24 12:56:56,325]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-24 12:56:56,326]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:56,353]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
Mapping time: 0.002097 secs
	Report mapping result:
		klut_size()     :90
		klut.num_gates():64
		max delay       :4
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
	Peak memory: 6234112 bytes

[2021-11-24 12:56:56,354]mapper_test.py:228:[INFO]: area: 64 level: 4
[2021-11-24 13:04:15,072]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-24 13:04:15,073]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:04:15,073]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:04:15,189]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34713600 bytes

[2021-11-24 13:04:15,191]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-24 13:04:15,191]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:04:16,914]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
Mapping time: 0.002051 secs
	Report mapping result:
		klut_size()     :90
		klut.num_gates():64
		max delay       :4
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
	Peak memory: 11763712 bytes

[2021-11-24 13:04:16,915]mapper_test.py:228:[INFO]: area: 64 level: 4
[2021-11-24 13:27:39,512]mapper_test.py:79:[INFO]: run case "s526n_comb"
[2021-11-24 13:27:39,512]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:27:39,512]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:27:39,681]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      70.0.  Edge =      219.  Cut =      518.  T =     0.00 sec
P:  Del =    4.00.  Ar =      61.0.  Edge =      207.  Cut =      517.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
E:  Del =    4.00.  Ar =      60.0.  Edge =      191.  Cut =      517.  T =     0.00 sec
F:  Del =    4.00.  Ar =      54.0.  Edge =      176.  Cut =      456.  T =     0.00 sec
E:  Del =    4.00.  Ar =      54.0.  Edge =      174.  Cut =      456.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      438.  T =     0.00 sec
A:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
E:  Del =    4.00.  Ar =      53.0.  Edge =      169.  Cut =      446.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %
Peak memory: 34226176 bytes

[2021-11-24 13:27:39,683]mapper_test.py:160:[INFO]: area: 53 level: 4
[2021-11-24 13:27:39,683]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:27:41,373]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
Mapping time: 0.00015 secs
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v
	Peak memory: 12001280 bytes

[2021-11-24 13:27:41,374]mapper_test.py:228:[INFO]: area: 70 level: 4
