{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686948333429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686948333429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 17:45:32 2023 " "Processing started: Fri Jun 16 17:45:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686948333429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686948333429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686948333429 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1686948335097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q Mod_Teste.v(198) " "Verilog HDL Declaration information at Mod_Teste.v(198): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 198 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1686948335300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste.v 13 13 " "Found 13 design units, including 13 entities, in source file mod_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686948335315 ""} { "Info" "ISGN_ENTITY_NAME" "2 divisor_de_freq " "Found entity 2: divisor_de_freq" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686948335315 ""} { "Info" "ISGN_ENTITY_NAME" "3 cronometro " "Found entity 3: cronometro" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686948335315 ""} { "Info" "ISGN_ENTITY_NAME" "4 ff_jk " "Found entity 4: ff_jk" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686948335315 ""} { "Info" "ISGN_ENTITY_NAME" "5 t_ff " "Found entity 5: t_ff" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686948335315 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_2_1 " "Found entity 6: mux_2_1" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686948335315 ""} { "Info" "ISGN_ENTITY_NAME" "7 reg_des_d_4 " "Found entity 7: reg_des_d_4" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686948335315 ""} { "Info" "ISGN_ENTITY_NAME" "8 contador_dec_cres " "Found entity 8: contador_dec_cres" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686948335315 ""} { "Info" "ISGN_ENTITY_NAME" "9 contador_dec_decres " "Found entity 9: contador_dec_decres" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686948335315 ""} { "Info" "ISGN_ENTITY_NAME" "10 contador_5_decres " "Found entity 10: contador_5_decres" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686948335315 ""} { "Info" "ISGN_ENTITY_NAME" "11 contador_decres_comport_mod10 " "Found entity 11: contador_decres_comport_mod10" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686948335315 ""} { "Info" "ISGN_ENTITY_NAME" "12 contador_decres_comport_mod6 " "Found entity 12: contador_decres_comport_mod6" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686948335315 ""} { "Info" "ISGN_ENTITY_NAME" "13 SEG7_LUT " "Found entity 13: SEG7_LUT" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686948335315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686948335315 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(46) " "Verilog HDL Instantiation warning at Mod_Teste.v(46): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1686948335315 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(136) " "Verilog HDL Instantiation warning at Mod_Teste.v(136): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 136 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1686948335315 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(84) " "Verilog HDL Instantiation warning at Mod_Teste.v(84): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1686948335315 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX7_out Mod_Teste.v(84) " "Verilog HDL error at Mod_Teste.v(84): object \"HEX7_out\" is not declared" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1686948335315 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(85) " "Verilog HDL Instantiation warning at Mod_Teste.v(85): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 85 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1686948335315 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX6_out Mod_Teste.v(85) " "Verilog HDL error at Mod_Teste.v(85): object \"HEX6_out\" is not declared" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1686948335315 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(86) " "Verilog HDL Instantiation warning at Mod_Teste.v(86): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 86 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1686948335315 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX5_out Mod_Teste.v(86) " "Verilog HDL error at Mod_Teste.v(86): object \"HEX5_out\" is not declared" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 86 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1686948335315 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(87) " "Verilog HDL Instantiation warning at Mod_Teste.v(87): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1686948335315 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX4_out Mod_Teste.v(87) " "Verilog HDL error at Mod_Teste.v(87): object \"HEX4_out\" is not declared" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/Mod_Teste.v" 87 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1686948335315 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/output_files/Mod_Teste.map.smsg " "Generated suppressed messages file C:/Users/alunos/Documents/Lorenzo_T03/Mod_Teste/output_files/Mod_Teste.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1686948335440 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686948335894 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 16 17:45:35 2023 " "Processing ended: Fri Jun 16 17:45:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686948335894 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686948335894 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686948335894 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686948335894 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 7 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686948336765 ""}
