#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-476-gac87138-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1aa9240 .scope module, "alutb" "alutb" 2 74;
 .timescale -11 -12;
v0x1ace2d0_0 .var "clk", 0 0;
v0x1ace3c0_0 .var "enable_write", 0 0;
v0x1ace490_0 .var "instruction", 15 0;
v0x1ace590_0 .net "read_data_1", 15 0, v0x1acdb50_0;  1 drivers
v0x1ace630_0 .net "read_data_2", 15 0, v0x1acdc40_0;  1 drivers
v0x1ace770_0 .net "write_data", 15 0, v0x1acd380_0;  1 drivers
L_0x1ace860 .part v0x1ace490_0, 4, 4;
L_0x1ace950 .part v0x1ace490_0, 0, 4;
L_0x1ace9f0 .part v0x1ace490_0, 8, 4;
S_0x1aa8f00 .scope module, "alu1" "alu" 2 94, 2 49 0, S_0x1aa9240;
 .timescale -11 -12;
    .port_info 0 /INPUT 16 "instruction"
    .port_info 1 /INPUT 16 "a"
    .port_info 2 /INPUT 16 "b"
    .port_info 3 /OUTPUT 16 "out"
v0x1aa8ba0_0 .net "a", 15 0, v0x1acdb50_0;  alias, 1 drivers
v0x1acd1b0_0 .net "b", 15 0, v0x1acdc40_0;  alias, 1 drivers
v0x1acd290_0 .net "instruction", 15 0, v0x1ace490_0;  1 drivers
v0x1acd380_0 .var "out", 15 0;
E_0x1a951f0 .event edge, v0x1acd1b0_0, v0x1aa8ba0_0, v0x1acd290_0;
S_0x1acd510 .scope module, "register_file" "regfile" 2 83, 2 4 0, S_0x1aa9240;
 .timescale -11 -12;
    .port_info 0 /OUTPUT 16 "read_data_1"
    .port_info 1 /OUTPUT 16 "read_data_2"
    .port_info 2 /INPUT 16 "write_data"
    .port_info 3 /INPUT 4 "read_register_1"
    .port_info 4 /INPUT 4 "read_register_2"
    .port_info 5 /INPUT 4 "write_register"
    .port_info 6 /INPUT 1 "enable_write"
    .port_info 7 /INPUT 1 "clk"
v0x1acd8f0_0 .net "clk", 0 0, v0x1ace2d0_0;  1 drivers
v0x1acd9d0_0 .net "enable_write", 0 0, v0x1ace3c0_0;  1 drivers
v0x1acda90_0 .var/i "i", 31 0;
v0x1acdb50_0 .var "read_data_1", 15 0;
v0x1acdc40_0 .var "read_data_2", 15 0;
v0x1acdd30_0 .net "read_register_1", 3 0, L_0x1ace860;  1 drivers
v0x1acddf0_0 .net "read_register_2", 3 0, L_0x1ace950;  1 drivers
v0x1acded0 .array "registers", 0 15, 15 0;
v0x1acdf90_0 .net "write_data", 15 0, v0x1acd380_0;  alias, 1 drivers
v0x1ace110_0 .net "write_register", 3 0, L_0x1ace9f0;  1 drivers
E_0x1acd830 .event posedge, v0x1acd8f0_0;
E_0x1acd890 .event negedge, v0x1acd8f0_0;
    .scope S_0x1acd510;
T_0 ;
    %wait E_0x1acd890;
    %load/vec4 v0x1acd9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1acda90_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x1acda90_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x1ace110_0;
    %pad/u 32;
    %load/vec4 v0x1acda90_0;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x1acdf90_0;
    %ix/getv/s 4, v0x1acda90_0;
    %store/vec4a v0x1acded0, 4, 0;
T_0.4 ;
    %load/vec4 v0x1acda90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1acda90_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1acd510;
T_1 ;
    %wait E_0x1acd830;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1acda90_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x1acda90_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x1acdd30_0;
    %pad/u 32;
    %load/vec4 v0x1acda90_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %ix/getv/s 4, v0x1acda90_0;
    %load/vec4a v0x1acded0, 4;
    %store/vec4 v0x1acdb50_0, 0, 16;
T_1.2 ;
    %load/vec4 v0x1acddf0_0;
    %pad/u 32;
    %load/vec4 v0x1acda90_0;
    %cmp/e;
    %jmp/0xz  T_1.4, 4;
    %ix/getv/s 4, v0x1acda90_0;
    %load/vec4a v0x1acded0, 4;
    %store/vec4 v0x1acdc40_0, 0, 16;
T_1.4 ;
    %load/vec4 v0x1acda90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1acda90_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1acd510;
T_2 ;
    %pushi/vec4 5, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1acded0, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1acded0, 4, 0;
    %vpi_call 2 42 "$monitor", "reg0 = %b, reg1 = %b", &A<v0x1acded0, 0>, &A<v0x1acded0, 1> {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1aa8f00;
T_3 ;
    %wait E_0x1a951f0;
    %load/vec4 v0x1acd290_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v0x1aa8ba0_0;
    %load/vec4 v0x1acd1b0_0;
    %add;
    %store/vec4 v0x1acd380_0, 0, 16;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v0x1aa8ba0_0;
    %load/vec4 v0x1acd1b0_0;
    %sub;
    %store/vec4 v0x1acd380_0, 0, 16;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0x1acd290_0;
    %parti/s 4, 4, 4;
    %pad/u 16;
    %load/vec4 v0x1acd1b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v0x1acd380_0, 0, 16;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v0x1aa8ba0_0;
    %load/vec4 v0x1acd1b0_0;
    %and;
    %store/vec4 v0x1acd380_0, 0, 16;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0x1aa8ba0_0;
    %load/vec4 v0x1acd1b0_0;
    %or;
    %store/vec4 v0x1acd380_0, 0, 16;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0x1aa8ba0_0;
    %load/vec4 v0x1acd1b0_0;
    %xor;
    %store/vec4 v0x1acd380_0, 0, 16;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0x1aa8ba0_0;
    %load/vec4 v0x1acd290_0;
    %parti/s 4, 4, 4;
    %pad/u 16;
    %and;
    %store/vec4 v0x1acd380_0, 0, 16;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x1aa8ba0_0;
    %load/vec4 v0x1acd290_0;
    %parti/s 4, 4, 4;
    %pad/u 16;
    %or;
    %store/vec4 v0x1acd380_0, 0, 16;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x1aa8ba0_0;
    %load/vec4 v0x1acd290_0;
    %parti/s 4, 4, 4;
    %pad/u 16;
    %xor;
    %store/vec4 v0x1acd380_0, 0, 16;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x1aa8ba0_0;
    %load/vec4 v0x1acd290_0;
    %parti/s 4, 4, 4;
    %pad/u 16;
    %add;
    %store/vec4 v0x1acd380_0, 0, 16;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x1aa8ba0_0;
    %load/vec4 v0x1acd290_0;
    %parti/s 4, 4, 4;
    %pad/u 16;
    %sub;
    %store/vec4 v0x1acd380_0, 0, 16;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1aa9240;
T_4 ;
    %vpi_call 2 102 "$monitor", "Time = %g, clk = %d, inst = %b, enable_w = %b, w_data = %b, r_1 = %b, r_2 = %b", $time, v0x1ace2d0_0, v0x1ace490_0, v0x1ace3c0_0, v0x1ace770_0, v0x1ace590_0, v0x1ace630_0 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1ace490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ace2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ace3c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ace490_0, 4, 4;
    %pushi/vec4 15, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ace490_0, 4, 4;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ace490_0, 4, 4;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ace490_0, 4, 4;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ace490_0, 4, 4;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ace490_0, 4, 4;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ace490_0, 4, 4;
    %delay 1000, 0;
    %vpi_call 2 121 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1aa9240;
T_5 ;
    %delay 50, 0;
    %load/vec4 v0x1ace2d0_0;
    %inv;
    %store/vec4 v0x1ace2d0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alu.v";
