VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;

DESIGN full_cab_python ;

UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( 0 0 ) ( 1000000.0 610000.0 ) ;

TRACKS X 7 DO 714 STEP 1400 LAYER METAL4 ;
TRACKS Y 7 DO 436 STEP 1400 LAYER METAL4 ;
TRACKS X 6 DO 714 STEP 1400 LAYER METAL3 ;
TRACKS Y 6 DO 436 STEP 1400 LAYER METAL3 ;
TRACKS X 5 DO 714 STEP 1400 LAYER METAL2 ;
TRACKS Y 5 DO 436 STEP 1400 LAYER METAL2 ;
TRACKS X 4 DO 714 STEP 1400 LAYER METAL1 ;
TRACKS Y 4 DO 436 STEP 1400 LAYER METAL1 ;
TRACKS X 3 DO 714 STEP 1400 LAYER METAL4 ;
TRACKS Y 3 DO 436 STEP 1400 LAYER METAL4 ;
TRACKS X 2 DO 714 STEP 1400 LAYER METAL3 ;
TRACKS Y 2 DO 436 STEP 1400 LAYER METAL3 ;
TRACKS X 1 DO 714 STEP 1400 LAYER METAL2 ;
TRACKS Y 1 DO 436 STEP 1400 LAYER METAL2 ;
TRACKS X 0 DO 714 STEP 1400 LAYER METAL1 ;
TRACKS Y 0 DO 436 STEP 1400 LAYER METAL1 ;

COMPONENTS 256 ;
- I_0_0 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 20600 410000 ) N ;
- I_0_1 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 40720 410000 ) N ;
- I_0_2 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 46870 410000 ) N ;
- I_0_3 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 66990 410000 ) N ;
- I_0_4 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 73140 410000 ) N ;
- I_0_5 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 20600 432000 ) N ;
- I_0_6 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 40720 432000 ) N ;
- I_0_7 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 46870 432000 ) N ;
- I_0_8 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 66990 432000 ) N ;
- I_0_9 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 73140 432000 ) N ;
- I_0_10 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 20600 454000 ) N ;
- I_0_11 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 40720 454000 ) N ;
- I_0_12 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 46870 454000 ) N ;
- I_0_13 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 66990 454000 ) N ;
- I_0_14 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 73140 454000 ) N ;
- I_0_15 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 20600 476000 ) N ;
- I_0_16 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 40720 476000 ) N ;
- I_0_17 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 46870 476000 ) N ;
- I_0_18 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 66990 476000 ) N ;
- I_0_19 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 73140 476000 ) N ;
- I_0_20 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 20600 498000 ) N ;
- I_0_21 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 40720 498000 ) N ;
- I_0_22 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 46870 498000 ) N ;
- I_0_23 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 66990 498000 ) N ;
- I_0_24 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 73140 498000 ) N ;
- I_0_25 TSMC350nm_drainSelect_progrundrains + PLACED ( 93260 410000 ) N ;
- I_0_26 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 125120 410000 ) N ;
- I_0_27 TSMC350nm_drainSelect_progrundrains + PLACED ( 93260 432000 ) N ;
- I_0_28 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 125120 432000 ) N ;
- I_0_29 TSMC350nm_drainSelect_progrundrains + PLACED ( 93260 454000 ) N ;
- I_0_30 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 125120 454000 ) N ;
- I_0_31 TSMC350nm_drainSelect_progrundrains + PLACED ( 93260 476000 ) N ;
- I_0_32 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 125120 476000 ) N ;
- I_0_33 TSMC350nm_drainSelect_progrundrains + PLACED ( 93260 498000 ) N ;
- I_0_34 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 125120 498000 ) N ;
- I_0_43_4_0 TSMC350nm_4x2_Indirect + PLACED ( 135720 410000 ) N ;
- I_0_43_4_1 TSMC350nm_4x2_Indirect + PLACED ( 163180 410000 ) N ;
- I_0_43_4_2 TSMC350nm_4x2_Indirect + PLACED ( 190640 410000 ) N ;
- I_0_43_4_3 TSMC350nm_4x2_Indirect + PLACED ( 218100 410000 ) N ;
- I_0_43_4_4 TSMC350nm_4x2_Indirect + PLACED ( 245560 410000 ) N ;
- I_0_43_4_5 TSMC350nm_4x2_Indirect + PLACED ( 273020 410000 ) N ;
- I_0_43_4_6 TSMC350nm_4x2_Indirect + PLACED ( 300480 410000 ) N ;
- I_0_44_4_0 S_BLOCK_SEC1_PINS + PLACED ( 327940 410000 ) N ;
- I_0_51_4_0 S_BLOCK_SEC2_PINS + PLACED ( 399340 410000 ) N ;
- I_0_53_4_0 S_BLOCK_SEC3_PINS + PLACED ( 430840 410000 ) N ;
- I_0_54_4_0 TSMC350nm_4x2_Indirect + PLACED ( 458300 410000 ) N ;
- I_0_54_4_1 TSMC350nm_4x2_Indirect + PLACED ( 485760 410000 ) N ;
- I_0_54_4_2 TSMC350nm_4x2_Indirect + PLACED ( 513220 410000 ) N ;
- I_0_54_4_3 TSMC350nm_4x2_Indirect + PLACED ( 540680 410000 ) N ;
- I_0_54_4_4 TSMC350nm_4x2_Indirect + PLACED ( 568140 410000 ) N ;
- I_0_54_4_5 TSMC350nm_4x2_Indirect + PLACED ( 595600 410000 ) N ;
- I_0_54_4_6 TSMC350nm_4x2_Indirect + PLACED ( 623060 410000 ) N ;
- I_0_54_4_7 TSMC350nm_4x2_Indirect + PLACED ( 650520 410000 ) N ;
- I_0_54_4_8 TSMC350nm_4x2_Indirect + PLACED ( 677980 410000 ) N ;
- I_0_56 TSMC350nm_IndirectSwitches + PLACED ( 135720 520000 ) N ;
- I_0_57 TSMC350nm_IndirectSwitches + PLACED ( 163180 520000 ) N ;
- I_0_58 TSMC350nm_IndirectSwitches + PLACED ( 190640 520000 ) N ;
- I_0_59 TSMC350nm_IndirectSwitches + PLACED ( 218100 520000 ) N ;
- I_0_60 TSMC350nm_IndirectSwitches + PLACED ( 245560 520000 ) N ;
- I_0_61 TSMC350nm_IndirectSwitches + PLACED ( 273020 520000 ) N ;
- I_0_62 TSMC350nm_IndirectSwitches + PLACED ( 300480 520000 ) N ;
- I_0_63 TSMC350nm_IndirectSwitches + PLACED ( 327940 520000 ) N ;
- I_0_64 TSMC350nm_IndirectSwitches + PLACED ( 399340 520000 ) N ;
- I_0_65 TSMC350nm_IndirectSwitches + PLACED ( 430840 520000 ) N ;
- I_0_66 TSMC350nm_IndirectSwitches + PLACED ( 458300 520000 ) N ;
- I_0_67 TSMC350nm_IndirectSwitches + PLACED ( 485760 520000 ) N ;
- I_0_68 TSMC350nm_IndirectSwitches + PLACED ( 513220 520000 ) N ;
- I_0_69 TSMC350nm_IndirectSwitches + PLACED ( 540680 520000 ) N ;
- I_0_70 TSMC350nm_IndirectSwitches + PLACED ( 568140 520000 ) N ;
- I_0_71 TSMC350nm_IndirectSwitches + PLACED ( 595600 520000 ) N ;
- I_0_72 TSMC350nm_IndirectSwitches + PLACED ( 623060 520000 ) N ;
- I_0_73 TSMC350nm_IndirectSwitches + PLACED ( 650520 520000 ) N ;
- I_0_74 TSMC350nm_IndirectSwitches + PLACED ( 677980 520000 ) N ;
- I_0_75 TSMC350nm_VinjDecode2to4_htile + PLACED ( 135720 549000 ) N ;
- I_0_76 TSMC350nm_VinjDecode2to4_htile + PLACED ( 190640 549000 ) N ;
- I_0_77 TSMC350nm_VinjDecode2to4_htile + PLACED ( 245560 549000 ) N ;
- I_0_78 TSMC350nm_VinjDecode2to4_htile + PLACED ( 300480 549000 ) N ;
- I_0_79 TSMC350nm_VinjDecode2to4_htile + PLACED ( 355400 549000 ) N ;
- I_0_80 TSMC350nm_VinjDecode2to4_htile + PLACED ( 410320 549000 ) N ;
- I_0_81 TSMC350nm_VinjDecode2to4_htile + PLACED ( 465240 549000 ) N ;
- I_0_82 TSMC350nm_VinjDecode2to4_htile + PLACED ( 520160 549000 ) N ;
- I_0_83 TSMC350nm_VinjDecode2to4_htile + PLACED ( 575080 549000 ) N ;
- I_0_84 TSMC350nm_VinjDecode2to4_htile + PLACED ( 630000 549000 ) N ;
- I_0_85 TSMC350nm_VinjDecode2to4_htile_A_bridge + PLACED ( 135720 571000 ) N ;
- I_0_86 TSMC350nm_VinjDecode2to4_htile_B_bridge + PLACED ( 190640 571000 ) N ;
- I_0_87 TSMC350nm_VinjDecode2to4_htile_C_bridge + PLACED ( 245560 571000 ) N ;
- I_0_88 TSMC350nm_VinjDecode2to4_htile_D_bridge + PLACED ( 300480 571000 ) N ;
- I_0_89 TSMC350nm_VinjDecode2to4_htile_A_bridge + PLACED ( 355400 571000 ) N ;
- I_0_90 TSMC350nm_VinjDecode2to4_htile_B_bridge + PLACED ( 410320 571000 ) N ;
- I_0_91 TSMC350nm_VinjDecode2to4_htile_C_bridge + PLACED ( 465240 571000 ) N ;
- I_0_92 TSMC350nm_VinjDecode2to4_htile_D_bridge + PLACED ( 520160 571000 ) N ;
- I_0_93 TSMC350nm_VinjDecode2to4_htile_A_bridge + PLACED ( 575080 571000 ) N ;
- I_0_94 TSMC350nm_VinjDecode2to4_htile_B_bridge + PLACED ( 630000 571000 ) N ;
- I_0_95 TSMC350nm_VinjDecode2to4_htile + PLACED ( 135720 581000 ) N ;
- I_0_96 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 190640 581000 ) N ;
- I_0_97 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 245560 581000 ) N ;
- I_0_98 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 300480 581000 ) N ;
- I_0_99 TSMC350nm_VinjDecode2to4_htile + PLACED ( 355400 581000 ) N ;
- I_0_100 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 410320 581000 ) N ;
- I_0_101 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 465240 581000 ) N ;
- I_0_102 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 520160 581000 ) N ;
- I_0_103 TSMC350nm_VinjDecode2to4_htile + PLACED ( 575080 581000 ) N ;
- I_0_104 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 630000 581000 ) N ;
- I_0_105 TSMC350nm_VinjDecode2to4_htile_A_bridge + PLACED ( 135720 603000 ) N ;
- I_0_106 TSMC350nm_VinjDecode2to4_htile_bridge_spacing + PLACED ( 190640 603000 ) N ;
- I_0_107 TSMC350nm_VinjDecode2to4_htile_bridge_spacing + PLACED ( 245560 603000 ) N ;
- I_0_108 TSMC350nm_VinjDecode2to4_htile_bridge_spacing + PLACED ( 300480 603000 ) N ;
- I_0_109 TSMC350nm_VinjDecode2to4_htile_B_bridge + PLACED ( 355400 603000 ) N ;
- I_0_110 TSMC350nm_VinjDecode2to4_htile_bridge_spacing + PLACED ( 410320 603000 ) N ;
- I_0_111 TSMC350nm_VinjDecode2to4_htile_bridge_spacing + PLACED ( 465240 603000 ) N ;
- I_0_112 TSMC350nm_VinjDecode2to4_htile_bridge_spacing + PLACED ( 520160 603000 ) N ;
- I_0_113 TSMC350nm_VinjDecode2to4_htile_C_bridge + PLACED ( 575080 603000 ) N ;
- I_0_114 TSMC350nm_VinjDecode2to4_htile_bridge_spacing + PLACED ( 630000 603000 ) N ;
- I_0_115 TSMC350nm_VinjDecode2to4_htile + PLACED ( 135720 612990 ) N ;
- I_0_116 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 190640 612990 ) N ;
- I_0_117 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 245560 612990 ) N ;
- I_0_118 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 300480 612990 ) N ;
- I_0_119 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 355400 612990 ) N ;
- I_0_120 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 410320 612990 ) N ;
- I_0_121 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 465240 612990 ) N ;
- I_0_122 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 520160 612990 ) N ;
- I_0_123 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 575080 612990 ) N ;
- I_0_124 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 630000 612990 ) N ;
- I_1_0 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 20600 20000 ) N ;
- I_1_1 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 40720 20000 ) N ;
- I_1_2 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 46870 20000 ) N ;
- I_1_3 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 66990 20000 ) N ;
- I_1_4 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 73140 20000 ) N ;
- I_1_5 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 20600 42000 ) N ;
- I_1_6 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 40720 42000 ) N ;
- I_1_7 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 46870 42000 ) N ;
- I_1_8 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 66990 42000 ) N ;
- I_1_9 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 73140 42000 ) N ;
- I_1_10 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 20600 64000 ) N ;
- I_1_11 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 40720 64000 ) N ;
- I_1_12 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 46870 64000 ) N ;
- I_1_13 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 66990 64000 ) N ;
- I_1_14 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 73140 64000 ) N ;
- I_1_15 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 20600 86000 ) N ;
- I_1_16 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 40720 86000 ) N ;
- I_1_17 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 46870 86000 ) N ;
- I_1_18 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 66990 86000 ) N ;
- I_1_19 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 73140 86000 ) N ;
- I_1_20 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 20600 108000 ) N ;
- I_1_21 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 40720 108000 ) N ;
- I_1_22 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 46870 108000 ) N ;
- I_1_23 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 66990 108000 ) N ;
- I_1_24 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 73140 108000 ) N ;
- I_1_25 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 20600 130000 ) N ;
- I_1_26 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 40720 130000 ) N ;
- I_1_27 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 46870 130000 ) N ;
- I_1_28 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 66990 130000 ) N ;
- I_1_29 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 73140 130000 ) N ;
- I_1_30 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 20600 152000 ) N ;
- I_1_31 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 40720 152000 ) N ;
- I_1_32 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 46870 152000 ) N ;
- I_1_33 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 66990 152000 ) N ;
- I_1_34 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 73140 152000 ) N ;
- I_1_35 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 20600 174000 ) N ;
- I_1_36 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 40720 174000 ) N ;
- I_1_37 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 46870 174000 ) N ;
- I_1_38 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 66990 174000 ) N ;
- I_1_39 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 73140 174000 ) N ;
- I_1_40 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 20600 196000 ) N ;
- I_1_41 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 40720 196000 ) N ;
- I_1_42 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 46870 196000 ) N ;
- I_1_43 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 66990 196000 ) N ;
- I_1_44 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 73140 196000 ) N ;
- I_1_45 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 20600 218000 ) N ;
- I_1_46 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 40720 218000 ) N ;
- I_1_47 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 46870 218000 ) N ;
- I_1_48 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 66990 218000 ) N ;
- I_1_49 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 73140 218000 ) N ;
- I_1_50 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 20600 240000 ) N ;
- I_1_51 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 40720 240000 ) N ;
- I_1_52 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 46870 240000 ) N ;
- I_1_53 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 66990 240000 ) N ;
- I_1_54 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 73140 240000 ) N ;
- I_1_55 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 20600 262000 ) N ;
- I_1_56 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 40720 262000 ) N ;
- I_1_57 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 46870 262000 ) N ;
- I_1_58 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 66990 262000 ) N ;
- I_1_59 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 73140 262000 ) N ;
- I_1_60 TSMC350nm_drainSelect_progrundrains + PLACED ( 93260 20000 ) N ;
- I_1_61 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 125120 20000 ) N ;
- I_1_62 TSMC350nm_drainSelect_progrundrains + PLACED ( 93260 42000 ) N ;
- I_1_63 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 125120 42000 ) N ;
- I_1_64 TSMC350nm_drainSelect_progrundrains + PLACED ( 93260 64000 ) N ;
- I_1_65 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 125120 64000 ) N ;
- I_1_66 TSMC350nm_drainSelect_progrundrains + PLACED ( 93260 86000 ) N ;
- I_1_67 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 125120 86000 ) N ;
- I_1_68 TSMC350nm_drainSelect_progrundrains + PLACED ( 93260 108000 ) N ;
- I_1_69 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 125120 108000 ) N ;
- I_1_70 TSMC350nm_drainSelect_progrundrains + PLACED ( 93260 130000 ) N ;
- I_1_71 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 125120 130000 ) N ;
- I_1_72 TSMC350nm_drainSelect_progrundrains + PLACED ( 93260 152000 ) N ;
- I_1_73 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 125120 152000 ) N ;
- I_1_74 TSMC350nm_drainSelect_progrundrains + PLACED ( 93260 174000 ) N ;
- I_1_75 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 125120 174000 ) N ;
- I_1_76 TSMC350nm_drainSelect_progrundrains + PLACED ( 93260 196000 ) N ;
- I_1_77 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 125120 196000 ) N ;
- I_1_78 TSMC350nm_drainSelect_progrundrains + PLACED ( 93260 218000 ) N ;
- I_1_79 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 125120 218000 ) N ;
- I_1_80 TSMC350nm_drainSelect_progrundrains + PLACED ( 93260 240000 ) N ;
- I_1_81 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 125120 240000 ) N ;
- I_1_82 TSMC350nm_drainSelect_progrundrains + PLACED ( 93260 262000 ) N ;
- I_1_83 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 125120 262000 ) N ;
- I_1_87 TSMC350nm_TGate_2nMirror + PLACED ( 662500 86000 ) N ;
- I_1_90 TSMC350nm_NandPfets + PLACED ( 662500 114300 ) N ;
- I_1_91_0_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 630000 130000 ) N ;
- I_1_92 TSMC350nm_Cap_Bank + PLACED ( 662500 142600 ) N ;
- I_1_93_0_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 630000 152000 ) N ;
- I_1_94 TSMC350nm_4WTA_IndirectProg + PLACED ( 662500 170900 ) N ;
- I_1_95_0_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 630000 174000 ) N ;
- I_1_96 TSMC350nm_TA2Cell_Strong + PLACED ( 662500 199200 ) N ;
- I_1_97_0_0 TSMC350nm_4TGate_ST_BMatrix_NoSwitch + PLACED ( 630000 196000 ) N ;
- I_1_98 TSMC350nm_TA2Cell_Weak + PLACED ( 662500 227500 ) N ;
- I_1_99_0_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 630000 218000 ) N ;
- I_1_100 TSMC350nm_TA2Cell_Weak + PLACED ( 662500 255800 ) N ;
- I_1_101_6_0 TSMC350nm_4x2_Indirect + PLACED ( 135720 108000 ) N ;
- I_1_101_6_1 TSMC350nm_4x2_Indirect + PLACED ( 163180 108000 ) N ;
- I_1_101_6_2 TSMC350nm_4x2_Indirect + PLACED ( 190640 108000 ) N ;
- I_1_101_6_3 TSMC350nm_4x2_Indirect + PLACED ( 218100 108000 ) N ;
- I_1_101_6_4 TSMC350nm_4x2_Indirect + PLACED ( 245560 108000 ) N ;
- I_1_101_6_5 TSMC350nm_4x2_Indirect + PLACED ( 273020 108000 ) N ;
- I_1_101_6_6 TSMC350nm_4x2_Indirect + PLACED ( 300480 108000 ) N ;
- I_1_101_6_7 TSMC350nm_4x2_Indirect + PLACED ( 327940 108000 ) N ;
- I_1_103_0_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 630000 240000 ) N ;
- I_1_106_0_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 630000 262000 ) N ;
- I_1_107 TSMC350nm_GorS_IndrctSwcs + PLACED ( 135720 284000 ) N ;
- I_1_108 TSMC350nm_GorS_IndrctSwcs + PLACED ( 163180 284000 ) N ;
- I_1_109 TSMC350nm_GorS_IndrctSwcs + PLACED ( 190640 284000 ) N ;
- I_1_110 TSMC350nm_GorS_IndrctSwcs + PLACED ( 218100 284000 ) N ;
- I_1_111 TSMC350nm_GorS_IndrctSwcs + PLACED ( 245560 284000 ) N ;
- I_1_112 TSMC350nm_GorS_IndrctSwcs + PLACED ( 273020 284000 ) N ;
- I_1_113 TSMC350nm_GorS_IndrctSwcs + PLACED ( 300480 284000 ) N ;
- I_1_114 TSMC350nm_GorS_IndrctSwcs + PLACED ( 327940 284000 ) N ;
- I_1_115 TSMC350nm_GorS_IndrctSwcs + PLACED ( 355400 284000 ) N ;
- I_1_116 TSMC350nm_GorS_IndrctSwcs + PLACED ( 382860 284000 ) N ;
- I_1_117 TSMC350nm_GorS_IndrctSwcs + PLACED ( 410320 284000 ) N ;
- I_1_118 TSMC350nm_GorS_IndrctSwcs + PLACED ( 437780 284000 ) N ;
- I_1_119 TSMC350nm_GorS_IndrctSwcs + PLACED ( 465240 284000 ) N ;
- I_1_120 TSMC350nm_GorS_IndrctSwcs + PLACED ( 492700 284000 ) N ;
- I_1_121 TSMC350nm_GorS_IndrctSwcs + PLACED ( 520160 284000 ) N ;
- I_1_122 TSMC350nm_GorS_IndrctSwcs + PLACED ( 547620 284000 ) N ;
- I_1_123 TSMC350nm_GorS_IndrctSwcs + PLACED ( 575080 284000 ) N ;
- I_1_124 TSMC350nm_GorS_IndrctSwcs + PLACED ( 602540 284000 ) N ;
- I_1_125 TSMC350nm_IndirectSwitches + PLACED ( 662500 284000 ) N ;
- I_2_0_0_0 TSMC350nm_volatile_swcs + PLACED ( 160000 20000 ) N ;
- I_2_0_0_1 TSMC350nm_volatile_swcs + PLACED ( 187460 20000 ) N ;
- I_2_0_0_2 TSMC350nm_volatile_swcs + PLACED ( 214920 20000 ) N ;
- I_2_0_0_3 TSMC350nm_volatile_swcs + PLACED ( 242380 20000 ) N ;
- I_2_0_0_4 TSMC350nm_volatile_swcs + PLACED ( 269840 20000 ) N ;
- I_2_0_0_5 TSMC350nm_volatile_swcs + PLACED ( 297300 20000 ) N ;
- I_2_0_6_0 TSMC350nm_volatile_swcs + PLACED ( 160000 -376000 ) N ;
- I_2_0_6_5 TSMC350nm_volatile_swcs + PLACED ( 297300 -376000 ) N ;
END COMPONENTS

