# ğŸ“˜ 0.18Î¼m FeRAM Process Flowï¼ˆå¼·èª˜é›»ä½“ãƒ¡ãƒ¢ãƒªãƒ—ãƒ­ã‚»ã‚¹ï¼‰

> âš ï¸ **æ³¨æ„ / Notice**  
> æœ¬ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ã¯ã€ä¸‰æºçœŸä¸€ã«ã‚ˆã‚‹**æ§‹æƒ³ãƒ»æ•™è‚²ç›®çš„**ã®ãƒ—ãƒ­ã‚»ã‚¹è¨­è¨ˆã«åŸºã¥ã„ã¦ã„ã¾ã™ã€‚å®Ÿåœ¨ã™ã‚‹è£½å“ãƒ»è£½é€ ãƒ•ãƒ­ãƒ¼ãƒ»ä¼æ¥­æ©Ÿå¯†ã¨ã¯ä¸€åˆ‡é–¢ä¿‚ã‚ã‚Šã¾ã›ã‚“ã€‚  
> *This process flow is a conceptual and educational design proposed by **Shinichi Samizo**. It is not related to any actual product, manufacturing process, or proprietary information.*

---

## ğŸ§­ æ¦‚è¦ / Overview

æœ¬æ•™æã§ã¯ã€**0.18Î¼m CMOSãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹**ã‚’åŸºç›¤ã¨ã—ãŸä»®æƒ³æ§‹æˆã«ã‚ˆã‚Šã€**FeRAMï¼ˆå¼·èª˜é›»ä½“ãƒ¡ãƒ¢ãƒªï¼‰**ã®ä»£è¡¨çš„ãªè£½é€ ãƒ•ãƒ­ãƒ¼ã‚’è§£èª¬ã—ã¾ã™ã€‚  
ã‚­ãƒ£ãƒ‘ã‚·ã‚¿æ§‹é€ ã«ã¯ **Pt/PZT/Ti** ã‚’æ¡ç”¨ã—ã€**Coã‚µãƒªã‚µã‚¤ãƒ‰ï¼ˆCoSiâ‚‚ï¼‰**ã€**å¤šå±¤Alé…ç·šï¼ˆMetal-1ã€œ3ï¼‰ï¼‹Wãƒ—ãƒ©ã‚°æ¥ç¶šæ§‹é€ **ãªã©ã€å®Ÿç”¨ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ã¨æ•´åˆæ€§ã®ã‚ã‚‹æ§‹æˆã§ã™ã€‚  

ã¾ãŸã€æœ¬æ§‹æˆã§ã¯ã€**ãƒ¡ãƒ¢ãƒªã‚»ãƒ«éƒ¨ï¼ˆ3.3Vï¼‰ã¨ãƒ­ã‚¸ãƒƒã‚¯éƒ¨ï¼ˆ1.8Vï¼‰ã®äºŒé›»æºæ§‹æˆ**ã‚’æƒ³å®šã—ã€ãƒ¬ãƒ™ãƒ«ã‚·ãƒ•ã‚¿ã‚’ç”¨ã„ãŸä¿¡å·æ¥ç¶šè¨­è¨ˆã‚‚è€ƒæ…®ã•ã‚Œã¦ã„ã¾ã™ã€‚

This document presents an educational process flow for FeRAM, constructed on a **0.18Î¼m CMOS logic platform**.  
The capacitor stack is composed of **Pt/PZT/Ti**, and the flow includes **Co salicide (CoSiâ‚‚)**, **triple-layer Al interconnects with W-plug via structure**, and other practical fabrication steps.  

This flow assumes a **dual-voltage design** with **3.3V for memory cells** and **1.8V for logic circuits**, including signal-level conversion through level shifters.

---

## ğŸ”§ ãƒ—ãƒ­ã‚»ã‚¹ã®ä¸»ãªç‰¹å¾´ / Key Features

| é …ç›® / Item | å†…å®¹ / Description |
|-------------|--------------------|
| **ã‚­ãƒ£ãƒ‘ã‚·ã‚¿æ§‹é€  / Capacitor Structure** | Ptï¼ˆä¸‹éƒ¨é›»æ¥µ / bottom electrodeï¼‰ / PZTï¼ˆå¼·èª˜é›»ä½“ / ferroelectricï¼‰ / Tiï¼ˆä¸Šéƒ¨é›»æ¥µ / top electrodeï¼‰ |
| **ä¿è­·è†œ / Protective Layer** | AlOxè†œã«ã‚ˆã‚‹PZTè€ç’°å¢ƒä¿è­·ï¼ˆã‚¹ãƒ‘ãƒƒã‚¿ + ALDï¼‰<br>Environmental protection for PZT using AlOx film (sputtering + ALD) |
| **é‡‘å±é…ç·šå±¤ / Metal Interconnect Layers** | Alç³» 3å±¤ï¼ˆMetal-1ã€œ3ï¼‰ï¼‹Wãƒ—ãƒ©ã‚°æ¥ç¶šæ§‹é€ <br>Three-layer Al wiring (Metal-1 to Metal-3) with W plug connection |
| **ãƒãƒªã‚¢å±¤ / Barrier Layer** | Ti/TiNã‚¹ãƒ‘ãƒƒã‚¿ã«ã‚ˆã‚‹æ‹¡æ•£é˜²æ­¢<br>Diffusion barrier using Ti/TiN sputtering |
| **æ¥ç¶šæ–¹å¼ / Interconnect Method** | Wãƒ—ãƒ©ã‚°ï¼ˆVia-0ã€œ3ï¼‰ï¼‹CMPã«ã‚ˆã‚‹å¹³å¦åŒ–<br>W plug (Via-0 to Via-3) with CMP planarization |
| **ã‚µãƒªã‚µã‚¤ãƒ‰ / Salicide Process** | Coã‚¹ãƒ‘ãƒƒã‚¿ï¼‹ã‚¢ãƒ‹ãƒ¼ãƒ«ã§CoSiâ‚‚å½¢æˆ<br>Co sputtering and annealing to form CoSiâ‚‚ |
| **å¯¸æ³•åˆ¶å¾¡ / Critical Dimension Control** | 0.18Î¼mã€œ0.5Î¼mï¼ˆéœ²å…‰ãƒ»ã‚¨ãƒƒãƒãƒ³ã‚°ï¼‰<br>0.18 Î¼m to 0.5 Î¼m by lithography and etching |
| **å‹•ä½œé›»åœ§ / Operating Voltages** | ãƒ¡ãƒ¢ãƒªã‚»ãƒ«ï¼š**3.3V**ã€ãƒ­ã‚¸ãƒƒã‚¯å›è·¯ï¼š**1.8V**<br>Memory cells: **3.3V**, Logic circuits: **1.8V** |
| **ãƒ¬ãƒ™ãƒ«å¤‰æ› / Level Shifting** | æ›¸ãè¾¼ã¿ãƒ»åˆ¶å¾¡ä¿¡å·ã¯1.8Vâ†’3.3Vã¸æ˜‡åœ§è¨­è¨ˆ<br>Write/control signals are level-shifted from 1.8V to 3.3V |
| **ã‚¢ãƒ—ãƒªã‚±ãƒ¼ã‚·ãƒ§ãƒ³ / Applications** | è»Šè¼‰MCUã€ä½é›»åŠ›ã‚¨ãƒ³ãƒ™ãƒ‡ãƒƒãƒ‰NVM ãªã©<br>Automotive MCUs, low-power embedded NVM, etc. |

### ğŸ” é›»åœ§åˆ¥MOSæ§‹æˆãƒ—ãƒ­ã‚»ã‚¹è¦ç‚¹ / Voltage-Specific MOS Integration Summary

| å·¥ç¨‹ / Step | 1.8Vãƒ‡ãƒã‚¤ã‚¹ / 1.8V Devices | 3.3Vãƒ‡ãƒã‚¤ã‚¹ / 3.3V Devices |
|-------------|------------------------------|------------------------------|
| **ãƒãƒ£ãƒãƒ«æ³¨å…¥**<br>Channel Doping | NCD / PCD ãƒã‚¹ã‚¯ã§æµ…ãƒ‰ãƒ¼ãƒ—<br>Shallow doping via NCD/PCD masks | NCD2 / PCD2 ãƒã‚¹ã‚¯ã§æ·±ãƒ‰ãƒ¼ãƒ—<br>Deep doping via NCD2/PCD2 masks |
| **ã‚²ãƒ¼ãƒˆé…¸åŒ–**<br>Gate Oxidation | G1: 35Ã… é…¸åŒ– â†’ G2ã§è†œåšç¶­æŒ<br>G1: 35Ã… â†’ no re-oxidation | G1: 35Ã… é…¸åŒ– â†’ G2ã§+35Ã…å†é…¸åŒ–ï¼ˆåˆè¨ˆ70Ã…ï¼‰<br>G1: 35Ã… â†’ +35Ã… G2 oxidation (total 70Ã…) |
| **S/Dæ‹¡æ•£**<br>Source/Drain Diffusion | LDD: NLL / PLL â†’ æ·±æ‹¡æ•£: NLL2 / PLL2<br>LDD then deep: NLL â†’ NLL2, PLL â†’ PLL2 | LDD: NLM / PLM â†’ æ·±æ‹¡æ•£: NLM2 / PLM2<br>LDD then deep: NLM â†’ NLM2, PLM â†’ PLM2 |

### ğŸ”¬ G1/G2é…¸åŒ–å·¥ç¨‹ã®é€†Toxåˆ¶å¾¡æˆ¦ç•¥ / G1/G2 Oxidation Strategy (Inverse Tox Scheme)

æœ¬ãƒ—ãƒ­ã‚»ã‚¹ã§ã¯ã€å‹•ä½œé›»åœ§ã”ã¨ã«ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œåšã‚’èª¿æ•´ã™ã‚‹ãŸã‚ã€**é€†Toxåˆ¶å¾¡**ã‚’ç”¨ã„ã¦ã„ã¾ã™ã€‚  
This process adopts an **inverse Tox scheme** to control gate oxide thickness by operating voltage.

#### âš™ï¸ å·¥ç¨‹ãƒ•ãƒ­ãƒ¼ / Process Flow

| å·¥ç¨‹å / Step | å†…å®¹ / Description |
|---------------|---------------------|
| G1-OX | å…¨é ˜åŸŸã«åˆæœŸé…¸åŒ–è†œï¼ˆ35Ã…ï¼‰<br>Initial oxidation (35Ã…) for all regions |
| G1-PH/ET | 1.8Vé ˜åŸŸã®é…¸åŒ–è†œã‚’é¸æŠã‚¨ãƒƒãƒãƒ³ã‚°é™¤å»<br>Selectively etch G1 oxide from 1.8V regions |
| G2-OX | å…¨é ˜åŸŸã‚’å†é…¸åŒ–ï¼ˆ35Ã…ï¼‰<br>Re-oxidation of all areas (35Ã…) |

#### ğŸ“ æœ€çµ‚Tox / Final Oxide Thickness

| é›»åœ§ / VDD | Tox (Ã…) | å‚™è€ƒ / Notes |
|------------|---------|--------------|
| 1.8V | 35 | G1é™¤å» â†’ G2é…¸åŒ–ã®ã¿<br>G1 removed â†’ G2 only |
| 3.3V | 70 | G1 + G2é…¸åŒ–ã®åˆç®—<br>G1 + G2 combined |

---

## ğŸ“‹ ãƒ•ãƒ«ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ / Full Process Table 

| å·¥ç¨‹å | å‡¦ç†å†…å®¹ | åˆ†é¡ | ç›®çš„ | å‡¦ç†æ¡ä»¶ | å¯¸æ³• | è†œåš | Mask |
|--------|----------|------|------|----------|------|------|------|
| FS-DP | SiONä¿è­·è†œå †ç© | å…¨ä½“ | ç•Œé¢ä¿è­· | 200Ã… @ 700â„ƒ | - | - | - |
| FSN-DP | STIç”¨çª’åŒ–è†œå †ç© | Field | é…¸åŒ–é˜²æ­¢ã‚­ãƒ£ãƒƒãƒ— | 1500Ã… @ 750â„ƒ | - | - | - |
| F-PH | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼ˆãƒã‚¹ã‚¯éœ²å…‰ï¼‰ | Field | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©ï¼ˆãƒ¬ã‚¸ã‚¹ãƒˆå½¢æˆï¼‰ | - | 0.28Î¼m | - | F |
| F-ET | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEç­‰ï¼‰ | Field | ä¸è¦å±¤ã®é™¤å»ï¼ˆãƒ‘ã‚¿ãƒ¼ãƒ³è»¢å†™ï¼‰ | - | 0.28Î¼m | - | - |
| F-DP | STIé…¸åŒ–è†œåŸ‹è¾¼ | Field | ãƒˆãƒ¬ãƒ³ãƒãƒ•ã‚£ãƒ« | - | - | 4000Ã… | - |
| F-CMP | STI CMP | Field | å¹³å¦åŒ– | - | - | - | - |
| PRE-OX   | çŠ ç‰²é…¸åŒ–è†œå½¢æˆ                    | å‰å‡¦ç† | æ³¨å…¥å‰ã®è¡¨é¢æ”¹è³ªãƒ»æ±šæŸ“å–ã‚Šè¾¼ã¿           | Dry OX, ç´„80Ã…                 | -              | 80Ã…        | -      |
| NWL-PH   | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼ˆãƒã‚¹ã‚¯éœ²å…‰ï¼‰  | Well   | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©ï¼ˆãƒ¬ã‚¸ã‚¹ãƒˆå½¢æˆï¼‰             | -                             | -              | -          | NWL    |
| NWL-ION  | ã‚¤ã‚ªãƒ³æ³¨å…¥ï¼ˆãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°ï¼‰          | Well   | N-Wellå½¢æˆ                               | 800keV, 2E13                  | -              | -          | -      |
| PWL-PH   | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼ˆãƒã‚¹ã‚¯éœ²å…‰ï¼‰  | Well   | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©ï¼ˆãƒ¬ã‚¸ã‚¹ãƒˆå½¢æˆï¼‰             | -                             | -              | -          | PWL    |
| PWL-ION  | ã‚¤ã‚ªãƒ³æ³¨å…¥ï¼ˆãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°ï¼‰          | Well   | P-Wellå½¢æˆ                               | 200keV, 5E12                  | -              | -          | -      |
| NCD-PH   | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼ˆãƒã‚¹ã‚¯éœ²å…‰ï¼‰    | CD     | Nchãƒãƒ£ãƒãƒ«é ˜åŸŸã®å®šç¾©                  | -                  | 1.8V      | -      | NCD    |
| NCD-ION  | ã‚¤ã‚ªãƒ³æ³¨å…¥ï¼ˆãƒãƒ£ãƒãƒ«ãƒ‰ãƒ¼ãƒ—ï¼‰        | CD     | NMOSã®ã—ãã„å€¤èª¿æ•´                     | Boron, 50keV, 1E13 | 1.8V      | -      | -      |
| PCD-PH   | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼ˆãƒã‚¹ã‚¯éœ²å…‰ï¼‰    | CD     | Pchãƒãƒ£ãƒãƒ«é ˜åŸŸã®å®šç¾©                  | -                  | 1.8V      | -      | PCD    |
| PCD-ION  | ã‚¤ã‚ªãƒ³æ³¨å…¥ï¼ˆãƒãƒ£ãƒãƒ«ãƒ‰ãƒ¼ãƒ—ï¼‰        | CD     | PMOSã®ã—ãã„å€¤èª¿æ•´                     | BFâ‚‚, 30keV, 1E13   | 1.8V      | -      | -      |
| NCD2-PH  | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼ˆãƒã‚¹ã‚¯éœ²å…‰ï¼‰    | CD     | Nchãƒãƒ£ãƒãƒ«é ˜åŸŸã®å®šç¾©ï¼ˆå†èª¿æ•´ï¼‰        | -                  | 3.3V      | -      | NCD    |
| NCD2-ION | ã‚¤ã‚ªãƒ³æ³¨å…¥ï¼ˆãƒãƒ£ãƒãƒ«ãƒ‰ãƒ¼ãƒ—ï¼‰        | CD     | NMOSã®ã—ãã„å€¤èª¿æ•´ï¼ˆå†èª¿æ•´ï¼‰           | Boron, 50keV, 1E13 | 3.3V      | -      | -      |
| PCD2-PH  | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼ˆãƒã‚¹ã‚¯éœ²å…‰ï¼‰    | CD     | Pchãƒãƒ£ãƒãƒ«é ˜åŸŸã®å®šç¾©ï¼ˆå†èª¿æ•´ï¼‰        | -                  | 3.3V      | -      | PCD    |
| PCD2-ION | ã‚¤ã‚ªãƒ³æ³¨å…¥ï¼ˆãƒãƒ£ãƒãƒ«ãƒ‰ãƒ¼ãƒ—ï¼‰        | CD     | PMOSã®ã—ãã„å€¤èª¿æ•´ï¼ˆå†èª¿æ•´ï¼‰           | BFâ‚‚, 30keV, 1E13   | 3.3V      | -      | -      |
| G1-OX    | ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œå½¢æˆï¼ˆç¬¬1æ®µï¼‰           | Gate   | å…¨MOSé ˜åŸŸã«åˆæœŸé…¸åŒ–è†œã‚’å½¢æˆ            | Dry OX             | å…¨MOSé ˜åŸŸ | 35Ã…    | -      |
| G1-PH    | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼ˆ3.3Vä¿è­·ï¼‰      | Gate   | 3.3Vãƒ‡ãƒã‚¤ã‚¹ã‚’ãƒ¬ã‚¸ã‚¹ãƒˆä¿è­·             | -                  | 3.3V      | -      | G1     |
| G1-ET    | é…¸åŒ–è†œé™¤å»ï¼ˆ1.8Vé ˜åŸŸï¼‰              | Gate   | 1.8Vé ˜åŸŸã®G1é…¸åŒ–è†œã‚’é™¤å»               | HF or SPM          | 1.8V      | 0Ã…     | -      |
| G2-OX    | ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œå½¢æˆï¼ˆç¬¬2æ®µï¼‰           | Gate   | 1.8Vé ˜åŸŸã«å†é…¸åŒ–è†œã‚’å½¢æˆï¼ˆåˆè¨ˆ70Ã…ï¼‰    | Dry OX             | 1.8V      | 35Ã…    | -      |
| PLY-DP   | ãƒãƒªã‚²ãƒ¼ãƒˆå †ç©ï¼ˆPoly-Siï¼‰           | Gate   | ã‚²ãƒ¼ãƒˆé›»æ¥µææ–™å½¢æˆ                     | LPCVD              | -         | 1500Ã…  | -      |
| PLY-PH   | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼ˆãƒã‚¹ã‚¯éœ²å…‰ï¼‰    | Gate   | ãƒãƒªã‚²ãƒ¼ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©ï¼ˆãƒ¬ã‚¸ã‚¹ãƒˆå½¢æˆï¼‰ | KrF                | 0.18Î¼m    | -      | PLY    |
| PLY-ET   | ãƒãƒªã‚²ãƒ¼ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEï¼‰ | Gate   | ãƒãƒªã‚²ãƒ¼ãƒˆæ§‹é€ å®šç¾©                     | RIE                | 0.18Î¼m    | -      | -      |
| NLL-PH   | ãƒ•ã‚©ãƒˆãƒªã‚½ Lithography              | NMOS   | LDDãƒ‘ã‚¿ãƒ¼ãƒ³å½¢æˆï¼ˆãƒ­ã‚¸ãƒƒã‚¯ç”¨ï¼‰          | KrF, CD = 0.18Î¼m   | 1.8V      | -      | NLL    |
| NLL-ION  | ã‚¤ã‚ªãƒ³æ³¨å…¥ Ion Implantation         | NMOS   | æµ…æ‹¡æ•£å½¢æˆï¼ˆãƒ­ã‚¸ãƒƒã‚¯ï¼‰                 | As, 30keV, 1E13    | 1.8V      | -      | -      |
| PLL-PH   | ãƒ•ã‚©ãƒˆãƒªã‚½ Lithography              | PMOS   | LDDãƒ‘ã‚¿ãƒ¼ãƒ³å½¢æˆï¼ˆãƒ­ã‚¸ãƒƒã‚¯ç”¨ï¼‰          | KrF, CD = 0.18Î¼m   | 1.8V      | -      | PLL    |
| PLL-ION  | ã‚¤ã‚ªãƒ³æ³¨å…¥ Ion Implantation         | PMOS   | æµ…æ‹¡æ•£å½¢æˆï¼ˆãƒ­ã‚¸ãƒƒã‚¯ï¼‰                 | BFâ‚‚, 30keV, 1E13   | 1.8V      | -      | -      |
| NLM-PH   | ãƒ•ã‚©ãƒˆãƒªã‚½ Lithography              | NMOS   | LDDãƒ‘ã‚¿ãƒ¼ãƒ³å½¢æˆï¼ˆãƒ¡ãƒ¢ãƒªç”¨ï¼‰            | KrF, CD = 0.22Î¼m   | 3.3V      | -      | NLM    |
| NLM-ION  | ã‚¤ã‚ªãƒ³æ³¨å…¥ Ion Implantation         | NMOS   | æµ…æ‹¡æ•£å½¢æˆï¼ˆãƒ¡ãƒ¢ãƒªï¼‰                   | As, 30keV, 1E13    | 3.3V      | -      | -      |
| PLM-PH   | ãƒ•ã‚©ãƒˆãƒªã‚½ Lithography              | PMOS   | LDDãƒ‘ã‚¿ãƒ¼ãƒ³å½¢æˆï¼ˆãƒ¡ãƒ¢ãƒªç”¨ï¼‰            | KrF, CD = 0.22Î¼m   | 3.3V      | -      | PLM    |
| PLM-ION  | ã‚¤ã‚ªãƒ³æ³¨å…¥ Ion Implantation         | PMOS   | æµ…æ‹¡æ•£å½¢æˆï¼ˆãƒ¡ãƒ¢ãƒªï¼‰                   | BFâ‚‚, 30keV, 1E13   | 3.3V      | -      | -      |
| SW-DP       | ã‚¹ãƒšãƒ¼ã‚µå †ç©ï¼ˆSiNï¼‰              | Gate     | LDDä¿è­· / S/Då½¢æˆã®ãŸã‚ã®ã‚¹ãƒšãƒ¼ã‚µå½¢æˆ       | LPCVD, SiN, 800Ã…            | -        | 800Ã…   | -      |
| SW-ET       | ã‚¹ãƒšãƒ¼ã‚µã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEï¼‰        | Gate     | ã‚¢ãƒ‹ã‚½ãƒˆãƒ­ãƒ”ãƒƒã‚¯ã‚¨ãƒƒãƒãƒ³ã‚°ã§ã‚¹ãƒšãƒ¼ã‚µå®šç¾©     | RIE                         | -        | -      | -      |
| NLL2-PH     | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£               | NMOS S/D | 1.8V NMOS æ·±æ‹¡æ•£é ˜åŸŸãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©            | KrF                         | 0.18Î¼m   | -      | NLL2   |
| NLL2-ION    | ã‚¤ã‚ªãƒ³æ³¨å…¥                       | NMOS S/D | 1.8V NMOSã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³æ·±æ‹¡æ•£å½¢æˆ          | As, 40keV, 1E13             | -        | -      | -      |
| PLL2-PH     | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£               | PMOS S/D | 1.8V PMOS æ·±æ‹¡æ•£é ˜åŸŸãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©            | KrF                         | 0.18Î¼m   | -      | PLL2   |
| PLL2-ION    | ã‚¤ã‚ªãƒ³æ³¨å…¥                       | PMOS S/D | 1.8V PMOSã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³æ·±æ‹¡æ•£å½¢æˆ          | BFâ‚‚, 40keV, 1E13            | -        | -      | -      |
| NLM2-PH     | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£               | NMOS S/D | 3.3V NMOS æ·±æ‹¡æ•£é ˜åŸŸãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©            | KrF                         | 0.22Î¼m   | -      | NLM2   |
| NLM2-ION    | ã‚¤ã‚ªãƒ³æ³¨å…¥                       | NMOS S/D | 3.3V NMOSã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³æ·±æ‹¡æ•£å½¢æˆ          | As, 40keV, 1E13             | -        | -      | -      |
| PLM2-PH     | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£               | PMOS S/D | 3.3V PMOS æ·±æ‹¡æ•£é ˜åŸŸãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©            | KrF                         | 0.22Î¼m   | -      | PLM2   |
| PLM2-ION    | ã‚¤ã‚ªãƒ³æ³¨å…¥                       | PMOS S/D | 3.3V PMOSã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³æ·±æ‹¡æ•£å½¢æˆ          | BFâ‚‚, 40keV, 1E13            | -        | -      | -      |      
| CO-SP | Coã‚¹ãƒ‘ãƒƒã‚¿ãƒªãƒ³ã‚° | Salicide | å‰é§†ä½“å½¢æˆ | - | - | 300Ã… | - |
| LMP-ANL | ã‚µãƒªã‚µã‚¤ãƒ‰ã‚¢ãƒ‹ãƒ¼ãƒ« | Salicide | CoSiå½¢æˆ | 550â„ƒ 30s | - | - | - |
| CO-ET | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEç­‰ï¼‰ | Salicide | ä¸è¦å±¤ã®é™¤å»ï¼ˆãƒ‘ã‚¿ãƒ¼ãƒ³è»¢å†™ï¼‰ | H2SO4ç³» | - | - | - |
| LMP2-ANL | ç›¸è»¢ç§»ã‚¢ãƒ‹ãƒ¼ãƒ« | Salicide | CoSiâ‚‚å½¢æˆ | 750â„ƒ 30s | - | - | - |
| F2-DP | ILDå †ç© | ILD | é…ç·šå‰çµ¶ç¸ | PE-TEOS | - | 6000Ã… | - |
| F2-CMP | ILD CMP | CMP | å¹³å¦åŒ– | CMP | - | - | - |
| CNT-PH | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼ˆãƒã‚¹ã‚¯éœ²å…‰ï¼‰ | Via | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©ï¼ˆãƒ¬ã‚¸ã‚¹ãƒˆå½¢æˆï¼‰ | - | 0.24Î¼m | - | CNT |
| CNT-ET | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEç­‰ï¼‰ | Via | ä¸è¦å±¤ã®é™¤å»ï¼ˆãƒ‘ã‚¿ãƒ¼ãƒ³è»¢å†™ï¼‰ | - | 0.24Î¼m | - | - |
| TIN-SP   | ã‚³ãƒ³ã‚¿ã‚¯ãƒˆãƒãƒªã‚¢ã‚¹ãƒ‘ãƒƒã‚¿         | Via       | ãƒãƒªã‚¢ãƒ¡ã‚¿ãƒ«å½¢æˆï¼ˆWä¸‹åœ°ï¼‰    | DC Sputter, TiN, 300W, Ar | -      | 300Ã…   | -      |
| CW-DP    | Wãƒ‡ãƒã‚¸ã‚·ãƒ§ãƒ³                    | Via       | Wãƒ—ãƒ©ã‚°å½¢æˆï¼ˆå……å¡«ï¼‰          | CVD, WFâ‚†                  | -      | 4000Ã…  | -      |
| CW-CMP   | W CMP                            | CMP       | Wãƒ—ãƒ©ã‚°ä¸Šã®å¹³å¦åŒ–            | CMP                       | -      | -      | -      |
| TI1-SP      | Tiã‚¹ãƒ‘ãƒƒã‚¿           | Capacitor    | å¯†ç€å±¤ï¼ˆPtä¸‹åœ°ï¼‰          | DC Sputter, 300W, Ar, RT     | -         | 300Ã…     | -      |
| Pt-SP      | Ptã‚¹ãƒ‘ãƒƒã‚¿           | Capacitor    | ä¸‹éƒ¨é›»æ¥µ                  | DC Sputter, 1kW, Ar, RT      | -         | 1500Ã…    | -      |
| PZT-COT    | PZTã‚¹ãƒ”ãƒ³ã‚³ãƒ¼ãƒˆ      | Capacitor    | å¼·èª˜é›»ä½“å½¢æˆï¼ˆå‰é§†ä½“ï¼‰     | Sol-Gel Spin, 3000rpm        | -         | 1000Ã…    | -      |
| PZT-ANL    | PZTã‚¢ãƒ‹ãƒ¼ãƒ«          | Capacitor    | å¼·èª˜é›»æ€§ç¢ºä¿ï¼ˆçµæ™¶åŒ–ï¼‰     | RTA, 650â„ƒ, Oâ‚‚, 60s           | -         | çµæ™¶åŒ–   | -      |
| TI2-SP      | Tiã‚¹ãƒ‘ãƒƒã‚¿           | Capacitor    | ä¸Šéƒ¨é›»æ¥µï¼ˆAlæ¥ç¶šä¸‹åœ°ï¼‰     | DC Sputter, 300W, Ar, RT     | -         | 300Ã…     | -      |
| CAP-PH     | Capãƒ•ã‚©ãƒˆãƒªã‚½        | Capacitor    | ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©     | KrF, 248nm, 60mJ/cmÂ²         | 0.35Î¼m    | -        | CAP    |
| CAP-ET     | Capã‚¨ãƒƒãƒãƒ³ã‚°        | Capacitor    | Pt/PZT/Tiãƒ‘ã‚¿ãƒ¼ãƒ³å½¢æˆ     | Ion Milling | 0.35Î¼m | -     | -      |
| ALOX-SP    | AlOxã‚¹ãƒ‘ãƒƒã‚¿         | Capacitor    | PZTä¿è­·è†œï¼ˆä¸€æ¬¡ï¼‰         | RF Sputter, 400W, Ar/Oâ‚‚      | -         | 300Ã…     | -      |
| ALOX-DP    | AlOx ALDãƒ‡ãƒ         | Capacitor    | é«˜å¯†åº¦ä¿è­·è†œï¼ˆæœ€çµ‚ï¼‰       | ALD, 200â„ƒ, TMA/Hâ‚‚O           | -         | 300Ã…     | -      |
| ALOX-PH    | AlOxãƒ•ã‚©ãƒˆãƒªã‚½       | Capacitor    | æ¥ç¶šé–‹å£ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©       | KrF, 248nm, 60mJ/cmÂ²         | 0.35Î¼m    | -        | ALOX   |
| ALOX-ET    | AlOxã‚¨ãƒƒãƒãƒ³ã‚°       | Capacitor    | æ¥ç¶šé–‹å£å½¢æˆ               | RIE (BClâ‚ƒ/Clâ‚‚ç³»)             | 0.35Î¼m    | -        | -      |
| HLX-DP     | ILD-0å †ç©            | å±¤é–“çµ¶ç¸è†œ   | Metal-0ä¸Šçµ¶ç¸              | PE-TEOS, 400â„ƒ                | -         | 6000Ã…    | -      |
| HLX-PH     | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£   | å±¤é–“çµ¶ç¸è†œ   | Via-0é–‹å£ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©      | KrF, 248nm, 60mJ/cmÂ²         | 0.24Î¼m    | -        | HLX    |
| HLX-ET     | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEï¼‰     | å±¤é–“çµ¶ç¸è†œ   | Via-0é–‹å£å½¢æˆ              | RIE (CHFâ‚ƒ/Oâ‚‚)                | 0.24Î¼m    | -        | -      |
| TINX-SP    | Ti/TiN ãƒãƒªã‚¢ã‚¹ãƒ‘ãƒƒã‚¿| ãƒãƒªã‚¢        | Wãƒ—ãƒ©ã‚°æ‹¡æ•£é˜²æ­¢å±¤          | DC/RF Sputter, 2-step        | -         | 300Ã…     | -      |
| HWX-DP     | Wãƒ—ãƒ©ã‚°å †ç©ï¼ˆCVDï¼‰   | Plug         | Via-0å……å¡«                 | W-CVD, WFâ‚†, 400â„ƒ             | -         | 5000Ã…    | -      |
| HWX-CMP    | W CMP                | Plug         | Metal-1æ¥ç¶šã®ãŸã‚ã®å¹³å¦åŒ–  | CMP (Slurry: Silica/Alumina) | -         | -        | -      |
| ALA-SP | Metal-1 Alå †ç© | é…ç·šå±¤ | ã‚»ãƒ«é…ç·š | - | - | 6000Ã… | - |
| ALA-PH | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼ˆãƒã‚¹ã‚¯éœ²å…‰ï¼‰ | é…ç·šå±¤ | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©ï¼ˆãƒ¬ã‚¸ã‚¹ãƒˆå½¢æˆï¼‰ | - | 0.28Î¼m | - | ALA |
| ALA-ET | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEç­‰ï¼‰ | é…ç·šå±¤ | ä¸è¦å±¤ã®é™¤å»ï¼ˆãƒ‘ã‚¿ãƒ¼ãƒ³è»¢å†™ï¼‰ | - | 0.28Î¼m | - | - |
| HLA-DP | ILD-1å †ç© | å±¤é–“çµ¶ç¸è†œ | Metal-1ä¸Šçµ¶ç¸ | PE-TEOS | - | 6000Ã… | - |
| HLA-PH | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼ˆãƒã‚¹ã‚¯éœ²å…‰ï¼‰ | å±¤é–“çµ¶ç¸è†œ | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©ï¼ˆãƒ¬ã‚¸ã‚¹ãƒˆå½¢æˆï¼‰ | RIE+ãƒ•ã‚©ãƒˆ | 0.24Î¼m | - | HLA |
| HLA-ET | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEç­‰ï¼‰ | å±¤é–“çµ¶ç¸è†œ | ä¸è¦å±¤ã®é™¤å»ï¼ˆãƒ‘ã‚¿ãƒ¼ãƒ³è»¢å†™ï¼‰ | RIE+ãƒ•ã‚©ãƒˆ | 0.24Î¼m | - | - |
| TINA-SP | Ti/TiN ãƒãƒªã‚¢ | ãƒãƒªã‚¢ | Via-1ãƒãƒªã‚¢ | 300Ã… | - | 300Ã… | - |
| HWA-DP | Wãƒ—ãƒ©ã‚°å †ç©ï¼ˆVia-1ï¼‰ | Plug | Metal-2æ¥ç¶š | W-CVD | - | 5000Ã… | - |
| HWA-CMP | W CMPï¼ˆVia-1ï¼‰ | Plug | å¹³å¦åŒ– | CMP | - | - | - |
| ALB-SP | Metal-2 Alå †ç© | é…ç·šå±¤ | ä¸­é–“é…ç·š | - | - | 6000Ã… | - |
| ALB-PH | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼ˆãƒã‚¹ã‚¯éœ²å…‰ï¼‰ | é…ç·šå±¤ | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©ï¼ˆãƒ¬ã‚¸ã‚¹ãƒˆå½¢æˆï¼‰ | - | 0.35Î¼m | - | ALB |
| ALB-ET | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEç­‰ï¼‰ | é…ç·šå±¤ | ä¸è¦å±¤ã®é™¤å»ï¼ˆãƒ‘ã‚¿ãƒ¼ãƒ³è»¢å†™ï¼‰ | - | 0.35Î¼m | - | - |
| HLB-DP | ILD-2å †ç© | å±¤é–“çµ¶ç¸è†œ | Metal-2ä¸Šçµ¶ç¸ | PE-TEOS | - | 6000Ã… | - |
| HLB-PH | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼ˆãƒã‚¹ã‚¯éœ²å…‰ï¼‰ | å±¤é–“çµ¶ç¸è†œ | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©ï¼ˆãƒ¬ã‚¸ã‚¹ãƒˆå½¢æˆï¼‰ | RIE+ãƒ•ã‚©ãƒˆ | 0.28Î¼m | - | HLB |
| HLB-ET | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEç­‰ï¼‰ | å±¤é–“çµ¶ç¸è†œ | ä¸è¦å±¤ã®é™¤å»ï¼ˆãƒ‘ã‚¿ãƒ¼ãƒ³è»¢å†™ï¼‰ | RIE+ãƒ•ã‚©ãƒˆ | 0.28Î¼m | - | - |
| TINB-SP | Ti/TiN ãƒãƒªã‚¢ | ãƒãƒªã‚¢ | Via-2ãƒãƒªã‚¢ | 300Ã… | - | 300Ã… | - |
| HWB-DP | Wãƒ—ãƒ©ã‚°å †ç©ï¼ˆVia-2ï¼‰ | Plug | Metal-3æ¥ç¶š | W-CVD | - | 5000Ã… | - |
| HWB-CMP | W CMPï¼ˆVia-2ï¼‰ | Plug | å¹³å¦åŒ– | CMP | - | - | - |
| ALC-SP | Metal-3 Alå †ç© | é…ç·šå±¤ | ã‚°ãƒ­ãƒ¼ãƒãƒ«é…ç·š | - | - | 8000Ã… | - |
| ALC-PH | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼ˆãƒã‚¹ã‚¯éœ²å…‰ï¼‰ | é…ç·šå±¤ | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©ï¼ˆãƒ¬ã‚¸ã‚¹ãƒˆå½¢æˆï¼‰ | - | 0.5Î¼m | - | ALC |
| ALC-ET | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEç­‰ï¼‰ | é…ç·šå±¤ | ä¸è¦å±¤ã®é™¤å»ï¼ˆãƒ‘ã‚¿ãƒ¼ãƒ³è»¢å†™ï¼‰ | - | 0.5Î¼m | - | - |
| HLC-DP | ILD-3å †ç© | å±¤é–“çµ¶ç¸è†œ | Metal-3ä¸Šçµ¶ç¸ | PE-TEOS | - | 6000Ã… | - |
| HLC-PH | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼ˆãƒã‚¹ã‚¯éœ²å…‰ï¼‰ | å±¤é–“çµ¶ç¸è†œ | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©ï¼ˆãƒ¬ã‚¸ã‚¹ãƒˆå½¢æˆï¼‰ | RIE+ãƒ•ã‚©ãƒˆ | 0.35Î¼m | - | HLC |
| HLC-ET | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEç­‰ï¼‰ | å±¤é–“çµ¶ç¸è†œ | ä¸è¦å±¤ã®é™¤å»ï¼ˆãƒ‘ã‚¿ãƒ¼ãƒ³è»¢å†™ï¼‰ | RIE+ãƒ•ã‚©ãƒˆ | 0.35Î¼m | - | - |
| TINC-SP | Ti/TiN ãƒãƒªã‚¢ | ãƒãƒªã‚¢ | Via-3ãƒãƒªã‚¢ | 300Ã… | - | 300Ã… | - |
| HWC-DP | Wãƒ—ãƒ©ã‚°å †ç©ï¼ˆVia-3ï¼‰ | Plug | Padæ¥ç¶š | W-CVD | - | 5000Ã… | - |
| HWC-CMP | W CMPï¼ˆVia-3ï¼‰ | Plug | å¹³å¦åŒ– | CMP | - | - | - |
| ALD-SP | Padç”¨Alå †ç© | Padå±¤ | Bond Padå½¢æˆ | - | - | 10000Ã… | - |
| ALD-PH | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼ˆãƒã‚¹ã‚¯éœ²å…‰ï¼‰ | Padå±¤ | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©ï¼ˆãƒ¬ã‚¸ã‚¹ãƒˆå½¢æˆï¼‰ | - | 3.0Î¼m | - | PAD |
| ALD-ET | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEç­‰ï¼‰ | Padå±¤ | ä¸è¦å±¤ã®é™¤å»ï¼ˆãƒ‘ã‚¿ãƒ¼ãƒ³è»¢å†™ï¼‰ | - | 3.0Î¼m | - | - |
| PAD-DP | ãƒ‘ãƒƒã‚·ãƒ™ãƒ¼ã‚·ãƒ§ãƒ³è†œå †ç© | ä¿è­·è†œ | å¤–éƒ¨ç’°å¢ƒä¿è­· | SiN+SiOâ‚‚ | - | 8000Ã… | - |
| PAD-PH | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼ˆãƒã‚¹ã‚¯éœ²å…‰ï¼‰ | ä¿è­·è†œ | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©ï¼ˆãƒ¬ã‚¸ã‚¹ãƒˆå½¢æˆï¼‰ | - | 3.0Î¼m | - | PAD |
| PAD-ET | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEç­‰ï¼‰ | ä¿è­·è†œ | ä¸è¦å±¤ã®é™¤å»ï¼ˆãƒ‘ã‚¿ãƒ¼ãƒ³è»¢å†™ï¼‰ | - | 3.0Î¼m | - | - |
| E-TEST | é›»æ°—ç‰¹æ€§è©•ä¾¡ | æ¤œæŸ» | Vth/Ioffæ¸¬å®š | è‡ªå‹•ãƒ†ã‚¹ã‚¿ãƒ¼ | - | - | - |

---

## ğŸ§  FeRAMç‰¹æœ‰å·¥ç¨‹ã®è©³ç´°è§£èª¬ / Detailed Explanation of Key FeRAM Steps

### ğŸ”½ ã‚­ãƒ£ãƒ‘ã‚·ã‚¿å½¢æˆï¼ˆPt/PZT/Tiï¼‰  
### ğŸ”½ Capacitor Formation (Pt/PZT/Ti)

- **TI1-SPï¼ˆä¸‹éƒ¨ï¼‰ / TI1-SP (Bottom Layer)**  
  Tiã‚¹ãƒ‘ãƒƒã‚¿ã€‚Ptã¨ã®å¯†ç€æ€§ã‚’ç¢ºä¿ã™ã‚‹ã‚¢ãƒ‰ãƒ’ãƒ¼ã‚¸ãƒ§ãƒ³å±¤ï¼ˆç´„300Ã…ï¼‰ã€‚  
  Ti sputtering as an adhesion layer to ensure bonding with Pt (approx. 300Ã…).

- **Pt-SP**  
  ä¸‹éƒ¨é›»æ¥µã€‚é«˜è€ä¹…æ€§ãƒ»å°é›»æ€§ã‚’æŒã¤Ptå±¤ï¼ˆ1000ã€œ1500Ã…ï¼‰ã€‚  
  Bottom electrode using Pt with high durability and conductivity (1000â€“1500Ã…).

- **PZT-COT / PZT-ANL**  
  PZTå¼·èª˜é›»è†œã®ã‚¹ãƒ”ãƒ³ã‚³ãƒ¼ãƒˆã¨ã‚¢ãƒ‹ãƒ¼ãƒ«å‡¦ç†ã€‚ãƒšãƒ­ãƒ–ã‚¹ã‚«ã‚¤ãƒˆæ§‹é€ ã¸ã®çµæ™¶åŒ–ãŒå¿…è¦ã€‚  
  Spin coating and annealing of PZT ferroelectric film; crystallization into a perovskite phase is required.

- **TI2-SPï¼ˆä¸Šéƒ¨ï¼‰ / TI2-SP (Top Layer)**  
  ä¸Šéƒ¨é›»æ¥µã€‚é…ç·šã¾ãŸã¯Alå±¤ã¨ã®ãƒãƒƒãƒ•ã‚¡ã¨ã—ã¦ã‚‚æ©Ÿèƒ½ã€‚  
  Top electrode; also serves as a buffer to wiring or Al layers.

- **çµæ™¶é…å‘æ€§ã®ç¢ºèª / Crystallographic Orientation Check**  
  ä¸Šéƒ¨é›»æ¥µå½¢æˆå¾Œã€PZTã®(100)ã¾ãŸã¯(111)é¢é…å‘ã‚’ç¢ºèªã™ã‚‹ãŸã‚ã€XRDï¼ˆXç·šå›æŠ˜ï¼‰è©•ä¾¡ã‚’å®Ÿæ–½ã€‚  
  After top electrode formation, XRD (X-ray diffraction) is performed to verify the (100) or (111) orientation of the PZT film
> FeRAMè–„è†œã®çµæ™¶æ€§è©•ä¾¡ã«ã¤ã„ã¦ã¯ã€[XRDè§£æã®åŸºæœ¬ã¨å¿œç”¨](./xrd_principle_and_application.md)ã‚’å‚ç…§ã—ã¦ãã ã•ã„ã€‚

- **CAP-PH / CAP-ET**  
  Pt/PZT/Tiæ§‹é€ ã®ãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°å·¥ç¨‹ã€‚**Ptã¯åŒ–å­¦çš„ã‚¨ãƒƒãƒãƒ³ã‚°ãŒå›°é›£ãªãŸã‚ã€CMPã§ã¯ãªãã‚¤ã‚ªãƒ³ãƒŸãƒªãƒ³ã‚°ï¼ˆIBEï¼‰ãªã©ã®ç‰©ç†ã‚¨ãƒƒãƒãƒ³ã‚°æŠ€è¡“ãŒç”¨ã„ã‚‰ã‚Œã‚‹ã€‚**  
  Patterning of the Pt/PZT/Ti structure. **Since Pt is resistant to chemical etching, CMP is not applicable; physical etching such as ion beam etching (IBE) is typically employed.**

---

### ğŸ”½ ä¿è­·è†œå½¢æˆï¼ˆAlOxï¼‰  
### ğŸ”½ Protective Layer Formation (AlOx)

- **ALOX-SP / ALOX-DP**  
  ã‚¹ãƒ‘ãƒƒã‚¿ã¾ãŸã¯ALDã«ã‚ˆã‚‹AlOxä¿è­·è†œå½¢æˆã€‚ãƒ”ãƒ³ãƒ›ãƒ¼ãƒ«åˆ¶å¾¡ãŒä¿¡é ¼æ€§ã®éµã€‚  
  AlOx protective layer deposition via sputtering or ALD; pinhole suppression is critical for reliability.

- **ALOX-PH / ALOX-ET**  
  é–‹å£å½¢æˆå·¥ç¨‹ã€‚å¾Œç¶šã®é…ç·šå±¤ã¨ã®é›»æ°—æ¥ç¶šéƒ¨ã‚’å½¢æˆã€‚  
  Photolithography and etching to expose connection areas for subsequent wiring layers.

---

### ğŸ”½ æ¥ç¶šæ§‹é€ ï¼ˆMetal-0ã€œVia-0ï¼‰  
### ğŸ”½ Interconnect Structure (Metal-0 to Via-0)

- **HLX-DP**  
  PE-TEOSã«ã‚ˆã‚‹ILD-0ï¼ˆå±¤é–“çµ¶ç¸è†œï¼‰å †ç©ã€‚  
  Deposition of ILD-0 (interlayer dielectric) using PE-TEOS.

- **HLX-PH / HLX-ET**  
  Via-0ãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°ã¨ã‚¨ãƒƒãƒãƒ³ã‚°ã§é–‹å£ã‚’å½¢æˆã€‚  
  Lithography and etching to form Via-0 openings.

- **TINX-SP**  
  Ti/TiNã‚¹ãƒ‘ãƒƒã‚¿ï¼ˆç´„300Ã…ï¼‰ã§ãƒãƒªã‚¢å±¤å½¢æˆã€‚Wãƒ—ãƒ©ã‚°ã¨ã®åå¿œé˜²æ­¢ã€‚  
  Ti/TiN sputtered barrier layer (~300Ã…) to prevent interaction with W plug.

- **HWX-DP / HWX-CMP**  
  W-CVDã¨CMPã«ã‚ˆã‚‹Via-0ã®å½¢æˆã€‚ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ã‹ã‚‰Metal-1ã¸ã®é›»æ°—æ¥ç¶šã‚’ç¢ºç«‹ã€‚  
  Formation of Via-0 by W-CVD and CMP; enables electrical connection from capacitor to Metal-1.
  
---

### âš ï¸ ç‰¹è¨˜äº‹é …ï¼šæ°´ç´ é‚„å…ƒã«ã‚ˆã‚‹PZTç‰¹æ€§åŠ£åŒ–ã¸ã®å¯¾ç­–  
### âš ï¸ Note: Mitigation of PZT Degradation by Hydrogen Annealing

- **æ‡¸å¿µäº‹é … / Concern**  
  FeRAMæ§‹é€ ã§ã¯ã€**å¾Œå·¥ç¨‹ï¼ˆç‰¹ã«æœ€çµ‚æ°´ç´ ã‚¢ãƒ‹ãƒ¼ãƒ«ï¼‰ã«ãŠã‘ã‚‹æ°´ç´ é‚„å…ƒä½œç”¨ã«ã‚ˆã‚Šã€PZTè†œã®ãƒ’ã‚¹ãƒ†ãƒªã‚·ã‚¹ç‰¹æ€§ãŒåŠ£åŒ–ï¼ˆã‚¤ãƒ³ãƒ—ãƒªãƒ³ãƒˆï¼‰ã™ã‚‹**å¯èƒ½æ€§ãŒã‚ã‚‹ã€‚  
  In FeRAM structures, **hydrogen exposure during backend processes (especially final hydrogen annealing)** can degrade the hysteresis characteristics of the PZT layer (so-called **imprint effect**).

- **å¯¾ç­– / Countermeasure**  
  ã“ã‚Œã‚’é˜²ããŸã‚ã«ã€**AlOxä¿è­·è†œã‚’ã‚¹ãƒ‘ãƒƒã‚¿ï¼‹ALDã®äºŒé‡æ§‹é€ ã§å½¢æˆ**ã—ã€PZTå±¤ã‚’æ°´ç´ é›°å›²æ°—ã‹ã‚‰éš”é›¢ã™ã‚‹ã€‚ã•ã‚‰ã«ã€**æœ€çµ‚ã®æ°´ç´ ã‚·ãƒ³ã‚¿ãƒ¼å·¥ç¨‹ã¯æœ¬ãƒ•ãƒ­ãƒ¼ã‹ã‚‰é™¤å¤–**ã—ã¦ã„ã‚‹ã€‚  
  To prevent this issue, **a dual-layer AlOx protective film (sputtering + ALD)** is employed to isolate the PZT layer from hydrogen atmosphere. Moreover, **final hydrogen sintering is intentionally excluded** from this process flow.

### âœ… æ”¹å–„äº‹é …ï¼šHfZrOâ‚‚æ¡ç”¨ã«ã‚ˆã‚‹æ°´ç´ å·¥ç¨‹å¯¾å¿œæ€§ã®å‘ä¸Š  
### âœ… Improvement: Enhanced Hydrogen Process Compatibility by Adopting HfZrOâ‚‚

**PZTå‹FeRAM**ã§ã¯ã€**æ°´ç´ é‚„å…ƒ**ã«ã‚ˆã‚Šç‰¹æ€§åŠ£åŒ–ãŒç”Ÿã˜ã‚‹ãŸã‚ã€**ä¿è­·è†œå½¢æˆ**ã‚„**æ°´ç´ ã‚¢ãƒ‹ãƒ¼ãƒ«ã®å›é¿**ãŒå¿…è¦ã ã£ãŸã€‚  
In **PZT-based FeRAM**, performance degradation caused by **hydrogen reduction** necessitated the use of **protective barrier films** and **exclusion of hydrogen annealing** from the backend process.

ä¸€æ–¹ã€**HfZrOâ‚‚ç³»FeRAM/FeFET**ã¯**æ°´ç´ è€æ€§ã«å„ªã‚Œ**ã€**CMOSæº–æ‹ ã®420â€¯Â°Cæ°´ç´ ã‚·ãƒ³ã‚¿ãƒ¼**ã‚‚å·¥ç¨‹ã«å«ã‚ã‚‹ã“ã¨ãŒå¯èƒ½ã§ã‚ã‚Šã€  
ãƒ—ãƒ­ã‚»ã‚¹æ•´åˆæ€§ã¨é‡ç”£æ€§ãŒ**å¤§å¹…ã«æ”¹å–„**ã•ã‚Œã‚‹ã€‚  
In contrast, **HfZrOâ‚‚-based FeRAM/FeFET** offers **excellent hydrogen resistance**, allowing inclusion of **standard 420â€¯Â°C hydrogen sintering** in the process flow, resulting in **significant improvements in CMOS compatibility and manufacturability**.

ğŸ‘‰ è©³ç´°ã¯[ã“ã¡ã‚‰ã®æŠ€è¡“ãƒãƒ¼ãƒˆ](../../d_chapter1_memory_technologies/doc_FeRAM/hfo2_h2_compat.md)ã‚’å‚ç…§ã€‚  
ğŸ‘‰ For details, see [this technical note](../../d_chapter1_memory_technologies/doc_FeRAM/hfo2_h2_compat.md).

---

### ğŸ“˜ FeRAM / è–„è†œãƒ”ã‚¨ã‚¾ç‰¹æ€§è©•ä¾¡ï¼ˆãƒ’ã‚¹ãƒ†ãƒªã‚·ã‚¹ãƒ»å¤‰ä½ãƒ»DBLIæ¸¬å®šï¼‰  
**FeRAM / Thin-Film Piezoelectric Evaluation Principles (Hysteresis, Displacement, DBLI)**  
ğŸ‘‰ [feram_piezo_evaluation_principles.md](./feram_piezo_evaluation_principles.md)

- âœ… **FeRAMã®ãƒ’ã‚¹ãƒ†ãƒªã‚·ã‚¹ç‰¹æ€§**ï¼ˆPm, Pr, Vcï¼‰ã¨ **PUNDæ³•** ã®åŸç†è§£èª¬  
  Explanation of **ferroelectric hysteresis loops**  
  *(Pm: maximum polarization, Pr: remanent polarization, Vc: coercive voltage)*  
  and the **PUND (Positive-Up-Negative-Down) measurement method**.

- âœ… **PZTã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿ã®ãƒã‚¿ãƒ•ãƒ©ã‚¤ã‚«ãƒ¼ãƒ–**ã¨**DBLIæ³•ã«ã‚ˆã‚‹å¤‰ä½è©•ä¾¡**  
  **Butterfly curve** (voltageâ€“displacement characteristics) of PZT actuators,  
  and displacement evaluation using the **DBLI (Double Beam Laser Interferometry)** method.

---

### ğŸ“„ 0.18Î¼m CMOS Device Parameter  
ğŸ‘‰ [0.18um_etests_summary_unified.md](../../chapter3_process_evolution/docs/0.18um_etests_summary_unified.md)

æœ¬è³‡æ–™ã§ã¯ã€0.18Î¼m CMOSãƒ—ãƒ­ã‚»ã‚¹ã«ãŠã‘ã‚‹ **E-testè©•ä¾¡ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿** ã‚’ç”¨ã„ã¦ã€  
**1.8V / 3.3V / 5.0V** å„å‹•ä½œé›»åœ§ãƒ‡ãƒã‚¤ã‚¹ã®ç‰¹æ€§æ¯”è¼ƒã‚’è¡Œã£ã¦ã„ã¾ã™ã€‚  
This document compares **device characteristics** for **1.8V / 3.3V / 5.0V CMOS devices**,  
based on key **E-test parameters** such as threshold voltage, saturation current,  
transconductance, leakage current, breakdown voltage, and subthreshold slope.

---

## ğŸ”— é–¢é€£æ•™æãƒªãƒ³ã‚¯ / Related Links

- ğŸ”¬ **[0.18Î¼m CMOSãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹](../../chapter3_process_evolution/docs/0.18um_Logic_ProcessFlow.md)**  
  0.18Î¼m CMOS logic process flow (educational model)

- ğŸ”¬ **[0.18Î¼mCMOS 1.8V/3.3V/5Væ··è¼‰ãƒ•ãƒ­ãƒ³ãƒˆã‚¨ãƒ³ãƒ‰ãƒ—ãƒ­ã‚»ã‚¹](../../chapter3_process_evolution/docs/0.18um_1.8V_3.3V_5V.md)**  
  0.18Î¼m CMOS 1.8V/3.3V/5V frontend process flow (educational model)

- ğŸ“ **[MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®ç‰¹æ€§ã¨ä¿¡é ¼æ€§](../../chapter4_mos_characteristics/)**  
  MOS transistor characteristics and reliability

- ğŸ’¾ **[ãƒ¡ãƒ¢ãƒªæŠ€è¡“ï¼š SRAM / DRAM / FeRAM / MRAM / 3DNAND ](../../d_chapter1_memory_technologies/)**  
  Memory technologies: FeRAM / ReRAM / MRAM

---

## ğŸ“ è£œè¶³ / Notes

- PZTè†œã®Zr/Tiæ¯”ã¨ç„¼æˆæ¡ä»¶ã¯ã€ã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°ç‰¹æ€§ãƒ»ä¿æŒç‰¹æ€§ã«å¤§ããå½±éŸ¿ã€‚  
  Zr/Ti ratio and annealing conditions of the PZT film greatly affect switching and retention properties.

- AlOxè†œã®å“è³ªï¼ˆå¯†åº¦ãƒ»è†œåšå‡ä¸€æ€§ï¼‰ã¯é•·æœŸä¿¡é ¼æ€§ã«ç›´çµã€‚  
  Quality of AlOx film (density and thickness uniformity) directly impacts long-term reliability.

---
