// Seed: 1480825337
module module_0;
  always if (id_1);
  assign id_2 = id_2;
  assign id_1 = id_1;
  assign id_1 = id_2 & 1;
  assign module_2.id_29 = 0;
  wire id_3;
  tri0 id_4 = -1;
  supply1 id_5 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    id_2
);
  parameter id_3 = 1;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
module module_2 (
    output tri1 id_0,
    output tri id_1,
    output wire id_2,
    input wor id_3,
    id_34,
    output supply0 id_4,
    output supply0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input wire id_8,
    input uwire id_9#(1 || -1'b0),
    input wire id_10,
    input tri0 id_11,
    output tri0 id_12,
    input supply1 id_13,
    input wand id_14,
    input wor id_15,
    output wire id_16,
    input wor id_17,
    id_35,
    output tri1 id_18,
    input tri1 id_19,
    input wand id_20,
    input tri0 id_21,
    output wand id_22,
    input wand id_23,
    input wire id_24,
    input wor id_25,
    input supply0 id_26,
    input wand id_27,
    output tri1 id_28,
    input wor id_29,
    input uwire id_30,
    input wor id_31,
    input wor id_32
);
  assign id_2 = 1;
  module_0 modCall_1 ();
  wire id_36;
endmodule
