This a practice verilog git trial