# Compile of decoder_nbit.v failed with 1 errors.
# Compile of tb_decoder_nbit.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of decoder_nbit.v failed with 1 errors.
# Compile of tb_decoder_nbit.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of decoder_nbit.v failed with 1 errors.
# Compile of tb_decoder_nbit.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of decoder_nbit.v was successful.
# Compile of tb_decoder_nbit.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_decoder_nbit
# vsim -gui work.tb_decoder_nbit 
# Start time: 17:23:38 on Sep 06,2023
# Loading work.tb_decoder_nbit
# ** Error: (vsim-3033) Instantiation of 'decoder_nbit' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_decoder_nbit File: C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time37/tb_decoder_nbit.v Line: 13
#         Searched libraries:
#             C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time37/sim/work
# Error loading design
# End time: 17:23:38 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 8
# Compile of decoder_nbit.v was successful.
# Compile of tb_decoder_nbit.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_decoder_nbit
# vsim -gui work.tb_decoder_nbit 
# Start time: 17:25:12 on Sep 06,2023
# Loading work.tb_decoder_nbit
# Loading work.decoder_nbit
run -all
#                    0a = x, enable = x, y = xxxxxxxx
#                    1a = 0, enable = 0, y = 00000000
#                    2a = 0, enable = 1, y = 00000001
#                    3a = 1, enable = 1, y = 00000010
#                    4a = 2, enable = 1, y = 00000100
#                    5a = 3, enable = 1, y = 00001000
#                    6a = 4, enable = 1, y = 00010000
#                    7a = 5, enable = 1, y = 00100000
#                    8a = 6, enable = 1, y = 01000000
#                    9a = 7, enable = 1, y = 10000000
quit -sim
# End time: 20:54:23 on Sep 07,2023, Elapsed time: 27:29:11
# Errors: 0, Warnings: 2
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project project
# Compile of encoder_8to3.v was successful.
# Compile of tb_encoder_8to3.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_encoder_8to3
# vsim -gui work.tb_encoder_8to3 
# Start time: 21:12:14 on Sep 07,2023
# Loading work.tb_encoder_8to3
# Loading work.encoder_3to8
run -all
#                    0 d = xxxxxxxx, y = x
#                    1 d = 00000000, y = 0
#                    2 d = 00000001, y = 0
#                    3 d = 00000010, y = 1
#                    4 d = 00000100, y = 2
#                    5 d = 00001000, y = 3
#                    6 d = 00010000, y = 4
#                    7 d = 00100000, y = 5
#                    8 d = 01000000, y = 6
#                    9 d = 10000000, y = 7
#                   10 d = 11111111, y = 0
quit -sim
# End time: 21:53:32 on Sep 07,2023, Elapsed time: 0:41:18
# Errors: 0, Warnings: 5
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project project
# Compile of prio_enc1_4to2.v was successful.
# Compile of tb_prio_enc1_4to2.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_prio_enc1_4to2
# vsim -gui work.tb_prio_enc1_4to2 
# Start time: 21:54:12 on Sep 07,2023
# Loading work.tb_prio_enc1_4to2
# Loading work.prio_enc1_4to2
run -all
#                    0d = xxxx, q = x, v = x
#                    1d = 0000, q = 0, v = 0
#                    2d = 0001, q = 0, v = 1
#                    3d = 0010, q = 1, v = 1
#                    4d = 0100, q = 2, v = 1
#                    5d = 1000, q = 3, v = 1
#                    6d = 1111, q = 3, v = 1
#                    7d = 1001, q = 3, v = 1
#                    8d = 0101, q = 2, v = 1
#                    9d = 0000, q = 0, v = 0
# ** Note: $stop    : C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time40/tb_prio_enc1_4to2.v(26)
#    Time: 10 us  Iteration: 0  Instance: /tb_prio_enc1_4to2
# Break in Module tb_prio_enc1_4to2 at C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time40/tb_prio_enc1_4to2.v line 26
# End time: 21:54:44 on Sep 07,2023, Elapsed time: 0:00:32
# Errors: 0, Warnings: 5
