// Seed: 372988100
module module_0 (
    input wire id_0,
    output uwire id_1,
    output tri0 id_2,
    input uwire id_3,
    output uwire id_4,
    input wor id_5,
    output tri0 id_6,
    output wor id_7,
    output tri1 id_8,
    output tri0 id_9,
    input uwire id_10,
    input wire id_11,
    input tri0 id_12,
    input uwire id_13,
    input tri0 id_14,
    input tri id_15,
    input wire id_16,
    output tri id_17,
    input uwire id_18,
    input tri1 id_19,
    input wor id_20,
    input supply0 id_21
);
  assign id_1 = id_5;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input uwire id_2,
    input supply1 id_3,
    input wor id_4,
    inout wor id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri id_9,
    input tri id_10,
    input supply1 id_11,
    input supply1 id_12,
    input supply1 id_13,
    input tri0 id_14,
    output wand id_15,
    input wire id_16,
    input uwire id_17,
    input wire id_18
);
  module_0 modCall_1 (
      id_4,
      id_15,
      id_0,
      id_5,
      id_0,
      id_3,
      id_0,
      id_15,
      id_15,
      id_0,
      id_14,
      id_17,
      id_13,
      id_6,
      id_4,
      id_10,
      id_16,
      id_5,
      id_11,
      id_8,
      id_14,
      id_16
  );
  assign modCall_1.id_5 = 0;
  genvar id_20;
  wire id_21;
endmodule
