#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-o' 'sim_synth' '+v2k' '+vc' '-sverilog' '-timescale=1ns/1ps' '+vcs+lic+wait' '+multisource_int_delays' '+neg_tchk' '+incdir+' '+plusarg_save' '+overlap' '+warn=noSDFCOM_UHICD,noSDFCOM_IWSBA,noSDFCOM_IANE,noSDFCOM_PONF' '-full64' '-cc' 'gcc' '+libext+.v+.vlib+.vh' '../sys_defs.svh' '/afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/verilog/ibm13_neg.v' 'syn/PE_top_new/data/PE_top.syn.v' 'testbench/PE_postsyn_testbench.sv' 2>&1
