// Seed: 1735070303
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri0 id_3,
    input supply0 id_4
);
  assign module_1.id_5 = 0;
  logic [1  ==  -1 : -1] id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd98,
    parameter id_8 = 32'd95
) (
    output tri _id_0
    , _id_8,
    input wor id_1,
    output wand id_2,
    input tri id_3,
    output supply0 id_4,
    input wire id_5,
    output supply1 id_6
);
  wire id_9;
  assign id_9 = id_3;
  wire id_10;
  ;
  logic [id_8  -  -1 : id_0] id_11;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_3,
      id_2,
      id_3
  );
endmodule
