// Seed: 3218008413
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  output id_7;
  inout id_6;
  input id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  output id_1;
  initial begin
    id_3 = id_4;
  end
  logic id_8;
  assign id_6 = id_4;
  assign id_7 = 1;
  logic id_9;
  logic id_10, id_11;
  assign id_8 = 1'd0;
  assign id_2[1] = id_9;
  logic id_12;
  type_17(
      id_11, 1, id_8, 1
  );
  assign id_9 = id_12;
  logic id_13;
endmodule
