// Seed: 1900303398
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  generate
    assign id_3 = 1;
  endgenerate
endmodule
module module_1 (
    input wor id_0
    , id_23,
    input supply1 id_1,
    output wand id_2,
    output supply1 id_3,
    input tri0 id_4,
    output wor id_5,
    output tri0 id_6,
    output wire id_7
    , id_24,
    input wor id_8,
    input wor id_9,
    output uwire id_10,
    input supply1 id_11,
    input tri1 id_12,
    output wor id_13,
    input tri0 id_14,
    output uwire id_15,
    input tri id_16,
    input wor id_17,
    input wire id_18,
    input wire id_19,
    input wire id_20,
    input tri0 id_21
);
  wire id_25, id_26;
  wire id_27;
  module_0(
      id_26, id_27, id_26, id_23, id_27
  );
endmodule
