Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Mon Nov 11 15:57:40 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt Pong_impl_1.tw1 Pong_impl_1_map.udb -gui

-----------------------------------------
Design:          pong
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock ref_clk
        2.2  Clock vga_clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {pll_module/lscc_pll_inst/ref_clk_c} -period 83.3333333333333 [get_nets ref_clk_c]
create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]
create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
vga_controller/VGAVerticalCounter/i1_4_lut_adj_116/C	->	vga_controller/VGAVerticalCounter/i1_4_lut_adj_116/Z

++++ Loop2
vga_controller/VGAVerticalCounter/i1_4_lut_adj_114/C	->	vga_controller/VGAVerticalCounter/i1_4_lut_adj_114/Z

++++ Loop3
vga_controller/VGAVerticalCounter/i1_4_lut_adj_117/C	->	vga_controller/VGAVerticalCounter/i1_4_lut_adj_117/Z

++++ Loop4
vga_controller/VGAVerticalCounter/i1_4_lut_adj_109/C	->	vga_controller/VGAVerticalCounter/i1_4_lut_adj_109/Z

++++ Loop5
vga_controller/VGAHorizontalCounter/i11_4_lut/A	->	vga_controller/VGAHorizontalCounter/i11_4_lut/Z

++++ Loop6
vga_controller/VGAHorizontalCounter/i13_4_lut/A	->	vga_controller/VGAHorizontalCounter/i13_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "ref_clk"
=======================
create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock ref_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From ref_clk                           |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock ref_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "vga_clk"
=======================
create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vga_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clk                           |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          48.636 ns |         20.561 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vga_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ref_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 10.9931%

3.1.2  Timing Errors
---------------------
Timing Errors: 4 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 21.226 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {ref_clk} -period 83                                                                                                    
.3333333333333 -waveform {0.000 41.666}                                                                                                    
 [get_ports ref_clk]                    |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clk}                                                                                                     
-source [get_pins {pll_module/lscc_pll_                                                                                                    
inst/u_PLL_B/REFERENCECLK}] -multiply_b                                                                                                    
y 67 -divide_by 32 [get_pins {pll_modul                                                                                                    
e/lscc_pll_inst/u_PLL_B/OUTGLOBAL }]    |   39.800 ns |   -8.836 ns |   20   |   48.637 ns |  20.560 MHz |       68       |        4       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
game_tick_gen/counter_387__i19/D         |   -8.836 ns 
game_tick_gen/counter_387__i18/D         |   -6.483 ns 
game_tick_gen/counter_387__i17/D         |   -4.130 ns 
game_tick_gen/counter_387__i16/D         |   -1.777 ns 
game_tick_gen/counter_387__i15/D         |    0.576 ns 
game_tick_gen/counter_387__i14/D         |    2.929 ns 
game_tick_gen/counter_387__i13/D         |    5.282 ns 
game_tick_gen/counter_387__i12/D         |    7.635 ns 
game_tick_gen/counter_387__i11/D         |    9.988 ns 
game_tick_gen/counter_387__i10/D         |   12.341 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           4 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {ref_clk} -period 83                                                                                                    
.3333333333333 -waveform {0.000 41.666}                                                                                                    
 [get_ports ref_clk]                    |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clk}                                                                                                     
-source [get_pins {pll_module/lscc_pll_                                                                                                    
inst/u_PLL_B/REFERENCECLK}] -multiply_b                                                                                                    
y 67 -divide_by 32 [get_pins {pll_modul                                                                                                    
e/lscc_pll_inst/u_PLL_B/OUTGLOBAL }]    |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       68       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{vga_controller/VGAVerticalCounter/vcount_391__i5/SP   vga_controller/VGAVerticalCounter/vcount_391__i6/SP}              
                                         |    5.991 ns 
{vga_controller/VGAVerticalCounter/vcount_391__i3/SP   vga_controller/VGAVerticalCounter/vcount_391__i4/SP}              
                                         |    5.991 ns 
vga_controller/VGAVerticalCounter/vcount_391__i9/SP              
                                         |    5.991 ns 
{vga_controller/VGAVerticalCounter/vcount_391__i1/SP   vga_controller/VGAVerticalCounter/vcount_391__i2/SP}              
                                         |    5.991 ns 
{vga_controller/VGAVerticalCounter/vcount_391__i7/SP   vga_controller/VGAVerticalCounter/vcount_391__i8/SP}              
                                         |    5.991 ns 
vga_controller/VGAVerticalCounter/vcount_391__i0/SP              
                                         |    5.991 ns 
game_tick_gen/counter_387__i18/D         |    5.991 ns 
game_tick_gen/counter_387__i19/D         |    5.991 ns 
game_tick_gen/counter_387__i16/D         |    5.991 ns 
game_tick_gen/counter_387__i17/D         |    5.991 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 6 Start or End Points      |           Type           
-------------------------------------------------------------------
hsync                                   |                    output
vsync                                   |                    output
red                                     |                    output
green                                   |                    output
buzzer                                  |                    output
blue                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         6
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
paddle_y_393__i5                        |                  No Clock
paddle_y_393__i6                        |                  No Clock
paddle_y_393__i3                        |                  No Clock
paddle_y_393__i4                        |                  No Clock
paddle_y_392__i5                        |                  No Clock
paddle_y_392__i6                        |                  No Clock
paddle_y_392__i3                        |                  No Clock
paddle_y_392__i4                        |                  No Clock
paddle_y_393__i9                        |                  No Clock
paddle_y_393__i1                        |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       295
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.1.2  Setup path details for constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
68 endpoints scored, 4 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i19/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 20
Delay Ratio      : 85.7% (route), 14.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -8.836 ns  (Failed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           48.438
-----------------------------------------   ------
End-of-path arrival time( ns )              53.248

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n15182                                      NET DELAY            2.075        10.695  1       
game_tick_gen/counter_387_add_4_3/CI0->game_tick_gen/counter_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n21000                                      NET DELAY            2.075        13.048  1       
game_tick_gen/counter_387_add_4_3/CI1->game_tick_gen/counter_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
game_tick_gen/n15184                                      NET DELAY            2.075        15.401  1       
game_tick_gen/counter_387_add_4_5/CI0->game_tick_gen/counter_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
game_tick_gen/n21003                                      NET DELAY            2.075        17.754  1       
game_tick_gen/counter_387_add_4_5/CI1->game_tick_gen/counter_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
game_tick_gen/n15186                                      NET DELAY            2.075        20.107  1       
game_tick_gen/counter_387_add_4_7/CI0->game_tick_gen/counter_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
game_tick_gen/n21006                                      NET DELAY            2.075        22.460  1       
game_tick_gen/counter_387_add_4_7/CI1->game_tick_gen/counter_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
game_tick_gen/n15188                                      NET DELAY            2.075        24.813  1       
game_tick_gen/counter_387_add_4_9/CI0->game_tick_gen/counter_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
game_tick_gen/n21009                                      NET DELAY            2.075        27.166  1       
game_tick_gen/counter_387_add_4_9/CI1->game_tick_gen/counter_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
game_tick_gen/n15190                                      NET DELAY            2.075        29.519  1       
game_tick_gen/counter_387_add_4_11/CI0->game_tick_gen/counter_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.797  2       
game_tick_gen/n21012                                      NET DELAY            2.075        31.872  1       
game_tick_gen/counter_387_add_4_11/CI1->game_tick_gen/counter_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        32.150  2       
game_tick_gen/n15192                                      NET DELAY            2.075        34.225  1       
game_tick_gen/counter_387_add_4_13/CI0->game_tick_gen/counter_387_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.503  2       
game_tick_gen/n21015                                      NET DELAY            2.075        36.578  1       
game_tick_gen/counter_387_add_4_13/CI1->game_tick_gen/counter_387_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.856  2       
game_tick_gen/n15194                                      NET DELAY            2.075        38.931  1       
game_tick_gen/counter_387_add_4_15/CI0->game_tick_gen/counter_387_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.209  2       
game_tick_gen/n21018                                      NET DELAY            2.075        41.284  1       
game_tick_gen/counter_387_add_4_15/CI1->game_tick_gen/counter_387_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        41.562  2       
game_tick_gen/n15196                                      NET DELAY            2.075        43.637  1       
game_tick_gen/counter_387_add_4_17/CI0->game_tick_gen/counter_387_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        43.915  2       
game_tick_gen/n21021                                      NET DELAY            2.075        45.990  1       
game_tick_gen/counter_387_add_4_17/CI1->game_tick_gen/counter_387_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        46.268  2       
game_tick_gen/n15198                                      NET DELAY            2.075        48.343  1       
game_tick_gen/counter_387_add_4_19/CI0->game_tick_gen/counter_387_add_4_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        48.621  2       
game_tick_gen/n21024                                      NET DELAY            2.075        50.696  1       
game_tick_gen/counter_387_add_4_19/D1->game_tick_gen/counter_387_add_4_19/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        51.173  1       
game_tick_gen/n81[18]                                     NET DELAY            2.075        53.248  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i18/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 19
Delay Ratio      : 85.5% (route), 14.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -6.483 ns  (Failed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           46.085
-----------------------------------------   ------
End-of-path arrival time( ns )              50.895

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n15182                                      NET DELAY            2.075        10.695  1       
game_tick_gen/counter_387_add_4_3/CI0->game_tick_gen/counter_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n21000                                      NET DELAY            2.075        13.048  1       
game_tick_gen/counter_387_add_4_3/CI1->game_tick_gen/counter_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
game_tick_gen/n15184                                      NET DELAY            2.075        15.401  1       
game_tick_gen/counter_387_add_4_5/CI0->game_tick_gen/counter_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
game_tick_gen/n21003                                      NET DELAY            2.075        17.754  1       
game_tick_gen/counter_387_add_4_5/CI1->game_tick_gen/counter_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
game_tick_gen/n15186                                      NET DELAY            2.075        20.107  1       
game_tick_gen/counter_387_add_4_7/CI0->game_tick_gen/counter_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
game_tick_gen/n21006                                      NET DELAY            2.075        22.460  1       
game_tick_gen/counter_387_add_4_7/CI1->game_tick_gen/counter_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
game_tick_gen/n15188                                      NET DELAY            2.075        24.813  1       
game_tick_gen/counter_387_add_4_9/CI0->game_tick_gen/counter_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
game_tick_gen/n21009                                      NET DELAY            2.075        27.166  1       
game_tick_gen/counter_387_add_4_9/CI1->game_tick_gen/counter_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
game_tick_gen/n15190                                      NET DELAY            2.075        29.519  1       
game_tick_gen/counter_387_add_4_11/CI0->game_tick_gen/counter_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.797  2       
game_tick_gen/n21012                                      NET DELAY            2.075        31.872  1       
game_tick_gen/counter_387_add_4_11/CI1->game_tick_gen/counter_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        32.150  2       
game_tick_gen/n15192                                      NET DELAY            2.075        34.225  1       
game_tick_gen/counter_387_add_4_13/CI0->game_tick_gen/counter_387_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.503  2       
game_tick_gen/n21015                                      NET DELAY            2.075        36.578  1       
game_tick_gen/counter_387_add_4_13/CI1->game_tick_gen/counter_387_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.856  2       
game_tick_gen/n15194                                      NET DELAY            2.075        38.931  1       
game_tick_gen/counter_387_add_4_15/CI0->game_tick_gen/counter_387_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.209  2       
game_tick_gen/n21018                                      NET DELAY            2.075        41.284  1       
game_tick_gen/counter_387_add_4_15/CI1->game_tick_gen/counter_387_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        41.562  2       
game_tick_gen/n15196                                      NET DELAY            2.075        43.637  1       
game_tick_gen/counter_387_add_4_17/CI0->game_tick_gen/counter_387_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        43.915  2       
game_tick_gen/n21021                                      NET DELAY            2.075        45.990  1       
game_tick_gen/counter_387_add_4_17/CI1->game_tick_gen/counter_387_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        46.268  2       
game_tick_gen/n15198                                      NET DELAY            2.075        48.343  1       
game_tick_gen/counter_387_add_4_19/D0->game_tick_gen/counter_387_add_4_19/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        48.820  1       
game_tick_gen/n81[17]                                     NET DELAY            2.075        50.895  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i17/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 18
Delay Ratio      : 85.4% (route), 14.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -4.130 ns  (Failed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           43.732
-----------------------------------------   ------
End-of-path arrival time( ns )              48.542

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n15182                                      NET DELAY            2.075        10.695  1       
game_tick_gen/counter_387_add_4_3/CI0->game_tick_gen/counter_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n21000                                      NET DELAY            2.075        13.048  1       
game_tick_gen/counter_387_add_4_3/CI1->game_tick_gen/counter_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
game_tick_gen/n15184                                      NET DELAY            2.075        15.401  1       
game_tick_gen/counter_387_add_4_5/CI0->game_tick_gen/counter_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
game_tick_gen/n21003                                      NET DELAY            2.075        17.754  1       
game_tick_gen/counter_387_add_4_5/CI1->game_tick_gen/counter_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
game_tick_gen/n15186                                      NET DELAY            2.075        20.107  1       
game_tick_gen/counter_387_add_4_7/CI0->game_tick_gen/counter_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
game_tick_gen/n21006                                      NET DELAY            2.075        22.460  1       
game_tick_gen/counter_387_add_4_7/CI1->game_tick_gen/counter_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
game_tick_gen/n15188                                      NET DELAY            2.075        24.813  1       
game_tick_gen/counter_387_add_4_9/CI0->game_tick_gen/counter_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
game_tick_gen/n21009                                      NET DELAY            2.075        27.166  1       
game_tick_gen/counter_387_add_4_9/CI1->game_tick_gen/counter_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
game_tick_gen/n15190                                      NET DELAY            2.075        29.519  1       
game_tick_gen/counter_387_add_4_11/CI0->game_tick_gen/counter_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.797  2       
game_tick_gen/n21012                                      NET DELAY            2.075        31.872  1       
game_tick_gen/counter_387_add_4_11/CI1->game_tick_gen/counter_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        32.150  2       
game_tick_gen/n15192                                      NET DELAY            2.075        34.225  1       
game_tick_gen/counter_387_add_4_13/CI0->game_tick_gen/counter_387_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.503  2       
game_tick_gen/n21015                                      NET DELAY            2.075        36.578  1       
game_tick_gen/counter_387_add_4_13/CI1->game_tick_gen/counter_387_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.856  2       
game_tick_gen/n15194                                      NET DELAY            2.075        38.931  1       
game_tick_gen/counter_387_add_4_15/CI0->game_tick_gen/counter_387_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.209  2       
game_tick_gen/n21018                                      NET DELAY            2.075        41.284  1       
game_tick_gen/counter_387_add_4_15/CI1->game_tick_gen/counter_387_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        41.562  2       
game_tick_gen/n15196                                      NET DELAY            2.075        43.637  1       
game_tick_gen/counter_387_add_4_17/CI0->game_tick_gen/counter_387_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        43.915  2       
game_tick_gen/n21021                                      NET DELAY            2.075        45.990  1       
game_tick_gen/counter_387_add_4_17/D1->game_tick_gen/counter_387_add_4_17/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        46.467  1       
game_tick_gen/n81[16]                                     NET DELAY            2.075        48.542  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i16/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 17
Delay Ratio      : 85.2% (route), 14.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -1.777 ns  (Failed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           41.379
-----------------------------------------   ------
End-of-path arrival time( ns )              46.189

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n15182                                      NET DELAY            2.075        10.695  1       
game_tick_gen/counter_387_add_4_3/CI0->game_tick_gen/counter_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n21000                                      NET DELAY            2.075        13.048  1       
game_tick_gen/counter_387_add_4_3/CI1->game_tick_gen/counter_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
game_tick_gen/n15184                                      NET DELAY            2.075        15.401  1       
game_tick_gen/counter_387_add_4_5/CI0->game_tick_gen/counter_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
game_tick_gen/n21003                                      NET DELAY            2.075        17.754  1       
game_tick_gen/counter_387_add_4_5/CI1->game_tick_gen/counter_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
game_tick_gen/n15186                                      NET DELAY            2.075        20.107  1       
game_tick_gen/counter_387_add_4_7/CI0->game_tick_gen/counter_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
game_tick_gen/n21006                                      NET DELAY            2.075        22.460  1       
game_tick_gen/counter_387_add_4_7/CI1->game_tick_gen/counter_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
game_tick_gen/n15188                                      NET DELAY            2.075        24.813  1       
game_tick_gen/counter_387_add_4_9/CI0->game_tick_gen/counter_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
game_tick_gen/n21009                                      NET DELAY            2.075        27.166  1       
game_tick_gen/counter_387_add_4_9/CI1->game_tick_gen/counter_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
game_tick_gen/n15190                                      NET DELAY            2.075        29.519  1       
game_tick_gen/counter_387_add_4_11/CI0->game_tick_gen/counter_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.797  2       
game_tick_gen/n21012                                      NET DELAY            2.075        31.872  1       
game_tick_gen/counter_387_add_4_11/CI1->game_tick_gen/counter_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        32.150  2       
game_tick_gen/n15192                                      NET DELAY            2.075        34.225  1       
game_tick_gen/counter_387_add_4_13/CI0->game_tick_gen/counter_387_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.503  2       
game_tick_gen/n21015                                      NET DELAY            2.075        36.578  1       
game_tick_gen/counter_387_add_4_13/CI1->game_tick_gen/counter_387_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.856  2       
game_tick_gen/n15194                                      NET DELAY            2.075        38.931  1       
game_tick_gen/counter_387_add_4_15/CI0->game_tick_gen/counter_387_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.209  2       
game_tick_gen/n21018                                      NET DELAY            2.075        41.284  1       
game_tick_gen/counter_387_add_4_15/CI1->game_tick_gen/counter_387_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        41.562  2       
game_tick_gen/n15196                                      NET DELAY            2.075        43.637  1       
game_tick_gen/counter_387_add_4_17/D0->game_tick_gen/counter_387_add_4_17/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        44.114  1       
game_tick_gen/n81[15]                                     NET DELAY            2.075        46.189  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i15/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 16
Delay Ratio      : 85.1% (route), 14.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 0.575 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           39.026
-----------------------------------------   ------
End-of-path arrival time( ns )              43.836

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n15182                                      NET DELAY            2.075        10.695  1       
game_tick_gen/counter_387_add_4_3/CI0->game_tick_gen/counter_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n21000                                      NET DELAY            2.075        13.048  1       
game_tick_gen/counter_387_add_4_3/CI1->game_tick_gen/counter_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
game_tick_gen/n15184                                      NET DELAY            2.075        15.401  1       
game_tick_gen/counter_387_add_4_5/CI0->game_tick_gen/counter_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
game_tick_gen/n21003                                      NET DELAY            2.075        17.754  1       
game_tick_gen/counter_387_add_4_5/CI1->game_tick_gen/counter_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
game_tick_gen/n15186                                      NET DELAY            2.075        20.107  1       
game_tick_gen/counter_387_add_4_7/CI0->game_tick_gen/counter_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
game_tick_gen/n21006                                      NET DELAY            2.075        22.460  1       
game_tick_gen/counter_387_add_4_7/CI1->game_tick_gen/counter_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
game_tick_gen/n15188                                      NET DELAY            2.075        24.813  1       
game_tick_gen/counter_387_add_4_9/CI0->game_tick_gen/counter_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
game_tick_gen/n21009                                      NET DELAY            2.075        27.166  1       
game_tick_gen/counter_387_add_4_9/CI1->game_tick_gen/counter_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
game_tick_gen/n15190                                      NET DELAY            2.075        29.519  1       
game_tick_gen/counter_387_add_4_11/CI0->game_tick_gen/counter_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.797  2       
game_tick_gen/n21012                                      NET DELAY            2.075        31.872  1       
game_tick_gen/counter_387_add_4_11/CI1->game_tick_gen/counter_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        32.150  2       
game_tick_gen/n15192                                      NET DELAY            2.075        34.225  1       
game_tick_gen/counter_387_add_4_13/CI0->game_tick_gen/counter_387_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.503  2       
game_tick_gen/n21015                                      NET DELAY            2.075        36.578  1       
game_tick_gen/counter_387_add_4_13/CI1->game_tick_gen/counter_387_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.856  2       
game_tick_gen/n15194                                      NET DELAY            2.075        38.931  1       
game_tick_gen/counter_387_add_4_15/CI0->game_tick_gen/counter_387_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.209  2       
game_tick_gen/n21018                                      NET DELAY            2.075        41.284  1       
game_tick_gen/counter_387_add_4_15/D1->game_tick_gen/counter_387_add_4_15/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        41.761  1       
game_tick_gen/n81[14]                                     NET DELAY            2.075        43.836  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i14/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 15
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 2.928 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           36.673
-----------------------------------------   ------
End-of-path arrival time( ns )              41.483

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n15182                                      NET DELAY            2.075        10.695  1       
game_tick_gen/counter_387_add_4_3/CI0->game_tick_gen/counter_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n21000                                      NET DELAY            2.075        13.048  1       
game_tick_gen/counter_387_add_4_3/CI1->game_tick_gen/counter_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
game_tick_gen/n15184                                      NET DELAY            2.075        15.401  1       
game_tick_gen/counter_387_add_4_5/CI0->game_tick_gen/counter_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
game_tick_gen/n21003                                      NET DELAY            2.075        17.754  1       
game_tick_gen/counter_387_add_4_5/CI1->game_tick_gen/counter_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
game_tick_gen/n15186                                      NET DELAY            2.075        20.107  1       
game_tick_gen/counter_387_add_4_7/CI0->game_tick_gen/counter_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
game_tick_gen/n21006                                      NET DELAY            2.075        22.460  1       
game_tick_gen/counter_387_add_4_7/CI1->game_tick_gen/counter_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
game_tick_gen/n15188                                      NET DELAY            2.075        24.813  1       
game_tick_gen/counter_387_add_4_9/CI0->game_tick_gen/counter_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
game_tick_gen/n21009                                      NET DELAY            2.075        27.166  1       
game_tick_gen/counter_387_add_4_9/CI1->game_tick_gen/counter_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
game_tick_gen/n15190                                      NET DELAY            2.075        29.519  1       
game_tick_gen/counter_387_add_4_11/CI0->game_tick_gen/counter_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.797  2       
game_tick_gen/n21012                                      NET DELAY            2.075        31.872  1       
game_tick_gen/counter_387_add_4_11/CI1->game_tick_gen/counter_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        32.150  2       
game_tick_gen/n15192                                      NET DELAY            2.075        34.225  1       
game_tick_gen/counter_387_add_4_13/CI0->game_tick_gen/counter_387_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.503  2       
game_tick_gen/n21015                                      NET DELAY            2.075        36.578  1       
game_tick_gen/counter_387_add_4_13/CI1->game_tick_gen/counter_387_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.856  2       
game_tick_gen/n15194                                      NET DELAY            2.075        38.931  1       
game_tick_gen/counter_387_add_4_15/D0->game_tick_gen/counter_387_add_4_15/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        39.408  1       
game_tick_gen/n81[13]                                     NET DELAY            2.075        41.483  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i13/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 14
Delay Ratio      : 84.6% (route), 15.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 5.281 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           34.320
-----------------------------------------   ------
End-of-path arrival time( ns )              39.130

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n15182                                      NET DELAY            2.075        10.695  1       
game_tick_gen/counter_387_add_4_3/CI0->game_tick_gen/counter_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n21000                                      NET DELAY            2.075        13.048  1       
game_tick_gen/counter_387_add_4_3/CI1->game_tick_gen/counter_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
game_tick_gen/n15184                                      NET DELAY            2.075        15.401  1       
game_tick_gen/counter_387_add_4_5/CI0->game_tick_gen/counter_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
game_tick_gen/n21003                                      NET DELAY            2.075        17.754  1       
game_tick_gen/counter_387_add_4_5/CI1->game_tick_gen/counter_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
game_tick_gen/n15186                                      NET DELAY            2.075        20.107  1       
game_tick_gen/counter_387_add_4_7/CI0->game_tick_gen/counter_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
game_tick_gen/n21006                                      NET DELAY            2.075        22.460  1       
game_tick_gen/counter_387_add_4_7/CI1->game_tick_gen/counter_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
game_tick_gen/n15188                                      NET DELAY            2.075        24.813  1       
game_tick_gen/counter_387_add_4_9/CI0->game_tick_gen/counter_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
game_tick_gen/n21009                                      NET DELAY            2.075        27.166  1       
game_tick_gen/counter_387_add_4_9/CI1->game_tick_gen/counter_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
game_tick_gen/n15190                                      NET DELAY            2.075        29.519  1       
game_tick_gen/counter_387_add_4_11/CI0->game_tick_gen/counter_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.797  2       
game_tick_gen/n21012                                      NET DELAY            2.075        31.872  1       
game_tick_gen/counter_387_add_4_11/CI1->game_tick_gen/counter_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        32.150  2       
game_tick_gen/n15192                                      NET DELAY            2.075        34.225  1       
game_tick_gen/counter_387_add_4_13/CI0->game_tick_gen/counter_387_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.503  2       
game_tick_gen/n21015                                      NET DELAY            2.075        36.578  1       
game_tick_gen/counter_387_add_4_13/D1->game_tick_gen/counter_387_add_4_13/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        37.055  1       
game_tick_gen/n81[12]                                     NET DELAY            2.075        39.130  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i12/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 13
Delay Ratio      : 84.4% (route), 15.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.634 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           31.967
-----------------------------------------   ------
End-of-path arrival time( ns )              36.777

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n15182                                      NET DELAY            2.075        10.695  1       
game_tick_gen/counter_387_add_4_3/CI0->game_tick_gen/counter_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n21000                                      NET DELAY            2.075        13.048  1       
game_tick_gen/counter_387_add_4_3/CI1->game_tick_gen/counter_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
game_tick_gen/n15184                                      NET DELAY            2.075        15.401  1       
game_tick_gen/counter_387_add_4_5/CI0->game_tick_gen/counter_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
game_tick_gen/n21003                                      NET DELAY            2.075        17.754  1       
game_tick_gen/counter_387_add_4_5/CI1->game_tick_gen/counter_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
game_tick_gen/n15186                                      NET DELAY            2.075        20.107  1       
game_tick_gen/counter_387_add_4_7/CI0->game_tick_gen/counter_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
game_tick_gen/n21006                                      NET DELAY            2.075        22.460  1       
game_tick_gen/counter_387_add_4_7/CI1->game_tick_gen/counter_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
game_tick_gen/n15188                                      NET DELAY            2.075        24.813  1       
game_tick_gen/counter_387_add_4_9/CI0->game_tick_gen/counter_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
game_tick_gen/n21009                                      NET DELAY            2.075        27.166  1       
game_tick_gen/counter_387_add_4_9/CI1->game_tick_gen/counter_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
game_tick_gen/n15190                                      NET DELAY            2.075        29.519  1       
game_tick_gen/counter_387_add_4_11/CI0->game_tick_gen/counter_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.797  2       
game_tick_gen/n21012                                      NET DELAY            2.075        31.872  1       
game_tick_gen/counter_387_add_4_11/CI1->game_tick_gen/counter_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        32.150  2       
game_tick_gen/n15192                                      NET DELAY            2.075        34.225  1       
game_tick_gen/counter_387_add_4_13/D0->game_tick_gen/counter_387_add_4_13/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        34.702  1       
game_tick_gen/n81[11]                                     NET DELAY            2.075        36.777  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i11/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 12
Delay Ratio      : 84.1% (route), 15.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 9.987 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           29.614
-----------------------------------------   ------
End-of-path arrival time( ns )              34.424

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n15182                                      NET DELAY            2.075        10.695  1       
game_tick_gen/counter_387_add_4_3/CI0->game_tick_gen/counter_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n21000                                      NET DELAY            2.075        13.048  1       
game_tick_gen/counter_387_add_4_3/CI1->game_tick_gen/counter_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
game_tick_gen/n15184                                      NET DELAY            2.075        15.401  1       
game_tick_gen/counter_387_add_4_5/CI0->game_tick_gen/counter_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
game_tick_gen/n21003                                      NET DELAY            2.075        17.754  1       
game_tick_gen/counter_387_add_4_5/CI1->game_tick_gen/counter_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
game_tick_gen/n15186                                      NET DELAY            2.075        20.107  1       
game_tick_gen/counter_387_add_4_7/CI0->game_tick_gen/counter_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
game_tick_gen/n21006                                      NET DELAY            2.075        22.460  1       
game_tick_gen/counter_387_add_4_7/CI1->game_tick_gen/counter_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
game_tick_gen/n15188                                      NET DELAY            2.075        24.813  1       
game_tick_gen/counter_387_add_4_9/CI0->game_tick_gen/counter_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
game_tick_gen/n21009                                      NET DELAY            2.075        27.166  1       
game_tick_gen/counter_387_add_4_9/CI1->game_tick_gen/counter_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
game_tick_gen/n15190                                      NET DELAY            2.075        29.519  1       
game_tick_gen/counter_387_add_4_11/CI0->game_tick_gen/counter_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.797  2       
game_tick_gen/n21012                                      NET DELAY            2.075        31.872  1       
game_tick_gen/counter_387_add_4_11/D1->game_tick_gen/counter_387_add_4_11/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        32.349  1       
game_tick_gen/n81[10]                                     NET DELAY            2.075        34.424  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_389__i0/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_389__i9/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 11
Delay Ratio      : 83.7% (route), 16.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 12.340 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           27.261
-----------------------------------------   ------
End-of-path arrival time( ns )              32.071

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_controller/VGAHorizontalCounter/hcount_389__i0/CK->vga_controller/VGAHorizontalCounter/hcount_389__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  15      
xpix[0]                                                   NET DELAY            2.075         8.276  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_1/C1->vga_controller/VGAHorizontalCounter/hcount_389_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
vga_controller/VGAHorizontalCounter/n15147
                                                          NET DELAY            2.075        10.695  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/CI0->vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
vga_controller/VGAHorizontalCounter/n20979
                                                          NET DELAY            2.075        13.048  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/CI1->vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
vga_controller/VGAHorizontalCounter/n15149
                                                          NET DELAY            2.075        15.401  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_5/CI0->vga_controller/VGAHorizontalCounter/hcount_389_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
vga_controller/VGAHorizontalCounter/n20982
                                                          NET DELAY            2.075        17.754  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_5/CI1->vga_controller/VGAHorizontalCounter/hcount_389_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
vga_controller/VGAHorizontalCounter/n15151
                                                          NET DELAY            2.075        20.107  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_7/CI0->vga_controller/VGAHorizontalCounter/hcount_389_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
vga_controller/VGAHorizontalCounter/n20985
                                                          NET DELAY            2.075        22.460  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_7/CI1->vga_controller/VGAHorizontalCounter/hcount_389_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
vga_controller/VGAHorizontalCounter/n15153
                                                          NET DELAY            2.075        24.813  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_9/CI0->vga_controller/VGAHorizontalCounter/hcount_389_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
vga_controller/VGAHorizontalCounter/n20988
                                                          NET DELAY            2.075        27.166  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_9/CI1->vga_controller/VGAHorizontalCounter/hcount_389_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
vga_controller/VGAHorizontalCounter/n15155
                                                          NET DELAY            2.075        29.519  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_11/D0->vga_controller/VGAHorizontalCounter/hcount_389_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        29.996  1       
vga_controller/VGAHorizontalCounter/n45[9]
                                                          NET DELAY            2.075        32.071  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
68 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_389__i0/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_389__i0/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_controller/VGAHorizontalCounter/hcount_389__i0/CK->vga_controller/VGAHorizontalCounter/hcount_389__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  15      
xpix[0]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_1/C1->vga_controller/VGAHorizontalCounter/hcount_389_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_controller/VGAHorizontalCounter/n45[0]
                                                          NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_391__i0/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_391__i0/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_controller/VGAVerticalCounter/vcount_391__i0/CK->vga_controller/VGAVerticalCounter/vcount_391__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  13      
ypix[0]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAVerticalCounter/vcount_391_add_4_1/C1->vga_controller/VGAVerticalCounter/vcount_391_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_controller/VGAVerticalCounter/n45[0]                  NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i1/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY        2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
game_tick_gen/n81[0]                                      NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_389__i1/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_389__i1/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_389__i1/CK   vga_controller/VGAHorizontalCounter/hcount_389__i2/CK}->vga_controller/VGAHorizontalCounter/hcount_389__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.201  20      
xpix[1]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/C0->vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.726  1       
vga_controller/VGAHorizontalCounter/n45[1]
                                                          NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_391__i1/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_391__i1/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAVerticalCounter/vcount_391__i1/CK   vga_controller/VGAVerticalCounter/vcount_391__i2/CK}->vga_controller/VGAVerticalCounter/vcount_391__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.201  14      
ypix[1]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAVerticalCounter/vcount_391_add_4_3/C0->vga_controller/VGAVerticalCounter/vcount_391_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.726  1       
vga_controller/VGAVerticalCounter/n45[1]                  NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i2/Q
Path End         : game_tick_gen/counter_387__i2/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_tick_gen/counter_387__i2/CK   game_tick_gen/counter_387__i3/CK}->game_tick_gen/counter_387__i2/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.201  2       
game_tick_gen/counter[1]                                  NET DELAY        2.075         8.276  1       
game_tick_gen/counter_387_add_4_3/C0->game_tick_gen/counter_387_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.726  1       
game_tick_gen/n81[1]                                      NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_389__i2/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_389__i2/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_389__i1/CK   vga_controller/VGAHorizontalCounter/hcount_389__i2/CK}->vga_controller/VGAHorizontalCounter/hcount_389__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  27      
xpix[2]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/C1->vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_controller/VGAHorizontalCounter/n45[2]
                                                          NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_391__i2/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_391__i2/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAVerticalCounter/vcount_391__i1/CK   vga_controller/VGAVerticalCounter/vcount_391__i2/CK}->vga_controller/VGAVerticalCounter/vcount_391__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  21      
ypix[2]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAVerticalCounter/vcount_391_add_4_3/C1->vga_controller/VGAVerticalCounter/vcount_391_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_controller/VGAVerticalCounter/n45[2]                  NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i3/Q
Path End         : game_tick_gen/counter_387__i3/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_tick_gen/counter_387__i2/CK   game_tick_gen/counter_387__i3/CK}->game_tick_gen/counter_387__i3/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  2       
game_tick_gen/counter[2]                                  NET DELAY        2.075         8.276  1       
game_tick_gen/counter_387_add_4_3/C1->game_tick_gen/counter_387_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
game_tick_gen/n81[2]                                      NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_389__i4/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_391__i0/SP
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_389__i3/CK   vga_controller/VGAHorizontalCounter/hcount_389__i4/CK}->vga_controller/VGAHorizontalCounter/hcount_389__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  35      
xpix[4]                                                   NET DELAY        2.075         8.276  1       
display_controller/counter_moduleB/i18520_3_lut_4_lut/B->display_controller/counter_moduleB/i18520_3_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450         8.726  7       
n2054                                                     NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

