$comment
	File created using the following command:
		vcd file projeto_sd.msim.vcd -direction
$end
$date
	Wed Feb 15 02:50:07 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module SomadorFinal_vlg_vec_tst $end
$var reg 5 ! A [4:0] $end
$var reg 5 " B [4:0] $end
$var wire 1 # res [5] $end
$var wire 1 $ res [4] $end
$var wire 1 % res [3] $end
$var wire 1 & res [2] $end
$var wire 1 ' res [1] $end
$var wire 1 ( res [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / res[5]~output_o $end
$var wire 1 0 res[4]~output_o $end
$var wire 1 1 res[3]~output_o $end
$var wire 1 2 res[2]~output_o $end
$var wire 1 3 res[1]~output_o $end
$var wire 1 4 res[0]~output_o $end
$var wire 1 5 A[4]~input_o $end
$var wire 1 6 B[4]~input_o $end
$var wire 1 7 A[1]~input_o $end
$var wire 1 8 A[0]~input_o $end
$var wire 1 9 A[3]~input_o $end
$var wire 1 : A[2]~input_o $end
$var wire 1 ; inst46~0_combout $end
$var wire 1 < B[1]~input_o $end
$var wire 1 = B[0]~input_o $end
$var wire 1 > B[3]~input_o $end
$var wire 1 ? B[2]~input_o $end
$var wire 1 @ inst52~0_combout $end
$var wire 1 A inst78[5]~6_combout $end
$var wire 1 B inst29~0_combout $end
$var wire 1 C inst29~1_combout $end
$var wire 1 D inst29~2_combout $end
$var wire 1 E inst63[4]~2_combout $end
$var wire 1 F inst78[5]~14_combout $end
$var wire 1 G inst29~3_combout $end
$var wire 1 H inst23|inst93~0_combout $end
$var wire 1 I inst36|inst5|inst2~0_combout $end
$var wire 1 J inst37|inst5|inst2~0_combout $end
$var wire 1 K inst34|inst2|inst2~0_combout $end
$var wire 1 L inst36|inst6|inst2~combout $end
$var wire 1 M inst34|inst2|inst4~0_combout $end
$var wire 1 N inst4~combout $end
$var wire 1 O inst37|inst5|inst3~0_combout $end
$var wire 1 P inst8~0_combout $end
$var wire 1 Q inst31|inst6|inst3~combout $end
$var wire 1 R inst36|inst6|inst3~combout $end
$var wire 1 S inst36|inst7|inst2~combout $end
$var wire 1 T inst5~combout $end
$var wire 1 U inst34|inst3|inst4~0_combout $end
$var wire 1 V inst17~0_combout $end
$var wire 1 W inst31|inst7|inst3~combout $end
$var wire 1 X inst37|inst6|inst3~combout $end
$var wire 1 Y inst34|inst4|inst4~0_combout $end
$var wire 1 Z inst19~combout $end
$var wire 1 [ inst78[5]~7_combout $end
$var wire 1 \ inst78[3]~8_combout $end
$var wire 1 ] inst17~combout $end
$var wire 1 ^ inst78[3]~9_combout $end
$var wire 1 _ inst78[2]~10_combout $end
$var wire 1 ` inst31|inst6|inst2~combout $end
$var wire 1 a inst78[2]~15_combout $end
$var wire 1 b inst78[1]~11_combout $end
$var wire 1 c inst78[1]~12_combout $end
$var wire 1 d inst78[1]~13_combout $end
$var wire 1 e inst63 [5] $end
$var wire 1 f inst63 [4] $end
$var wire 1 g inst63 [3] $end
$var wire 1 h inst63 [2] $end
$var wire 1 i inst63 [1] $end
$var wire 1 j inst63 [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 !
b1000 "
0(
0'
0&
1%
0$
0#
0)
1*
x+
1,
1-
1.
0/
00
11
02
03
04
15
06
07
08
09
0:
1;
0<
0=
1>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
1L
0M
0N
1O
0P
0Q
0R
1S
1T
0U
0V
0W
1X
0Y
1Z
0[
1\
1]
1^
0_
1`
0a
0b
0c
0d
zj
zi
zh
zg
0f
ze
$end
#1000000
