/**************************************************************************\
*//*! \file
** <L5_PRIVATE L5_SOURCE>
** \author gnb/sph
**  \brief Driver Command protocol for the Siena MC firmware
**   \date   2008/04/30
**    \cop  (c) Level 5 Networks Limited.
** </L5_PRIVATE>
*//*
\**************************************************************************/

/*! \cidoxg_firmware_mc_cmd */

/* This file is automatically generated. DO NOT EDIT IT. To make
 * changes, edit the .yml files under doc/mcdi/ and rebuild this file
 * with "make -C doc mcdiheaders". */

#ifndef _SIENA_MC_DRIVER_PCOL_PRIVATE_H
#define _SIENA_MC_DRIVER_PCOL_PRIVATE_H



/***********************************/
/* MC_CMD_I2C_OP
 * Perform an I2C operation. The available operations map onto the I2C public
 * API
 */
#define MC_CMD_I2C_OP 0xe

/* MC_CMD_I2C_OP_IN msgrequest */
#define    MC_CMD_I2C_OP_IN_LENMIN 8
#define    MC_CMD_I2C_OP_IN_LENMAX 252
#define    MC_CMD_I2C_OP_IN_LEN(num) (4+4*(num))
/* Operation code */
#define       MC_CMD_I2C_OP_IN_OP_OFST 0
/* enum: Read one or more registers */
#define          MC_CMD_I2C_READ_REGS 0x1
/* enum: Write one or more registers */
#define          MC_CMD_I2C_WRITE_REGS 0x2
/* enum: Select the I2C */
#define          MC_CMD_I2C_SET_BUS 0x3
/* enum: Get the selected I2C bus number */
#define          MC_CMD_I2C_GET_BUS 0x4
/* enum: Probe a range of addresses */
#define          MC_CMD_I2C_PROBE_BUS 0x5
/* operation-specific arguments */
#define       MC_CMD_I2C_OP_IN_ARGS_OFST 4
#define       MC_CMD_I2C_OP_IN_ARGS_LEN 4
#define       MC_CMD_I2C_OP_IN_ARGS_MINNUM 1
#define       MC_CMD_I2C_OP_IN_ARGS_MAXNUM 62

/* MC_CMD_I2C_OP_OUT msgresponse */
#define    MC_CMD_I2C_OP_OUT_LENMIN 4
#define    MC_CMD_I2C_OP_OUT_LENMAX 252
#define    MC_CMD_I2C_OP_OUT_LEN(num) (0+4*(num))
/* operation-specific response */
#define       MC_CMD_I2C_OP_OUT_RESULT_OFST 0
#define       MC_CMD_I2C_OP_OUT_RESULT_LEN 4
#define       MC_CMD_I2C_OP_OUT_RESULT_MINNUM 1
#define       MC_CMD_I2C_OP_OUT_RESULT_MAXNUM 63


/***********************************/
/* MC_CMD_DBI_READ
 * Read DBI register(s); deprecated; see see MC_CMD_DBI_READX
 */
#define MC_CMD_DBI_READ 0x13

/* MC_CMD_DBI_READ_IN msgrequest */
#define    MC_CMD_DBI_READ_IN_LENMIN 4
#define    MC_CMD_DBI_READ_IN_LENMAX 252
#define    MC_CMD_DBI_READ_IN_LEN(num) (0+4*(num))
#define       MC_CMD_DBI_READ_IN_ADDRESS_OFST 0
#define       MC_CMD_DBI_READ_IN_ADDRESS_LEN 4
#define       MC_CMD_DBI_READ_IN_ADDRESS_MINNUM 1
#define       MC_CMD_DBI_READ_IN_ADDRESS_MAXNUM 63

/* MC_CMD_DBI_READ_OUT msgresponse */
#define    MC_CMD_DBI_READ_OUT_LENMIN 4
#define    MC_CMD_DBI_READ_OUT_LENMAX 252
#define    MC_CMD_DBI_READ_OUT_LEN(num) (0+4*(num))
#define       MC_CMD_DBI_READ_OUT_VALUE_OFST 0
#define       MC_CMD_DBI_READ_OUT_VALUE_LEN 4
#define       MC_CMD_DBI_READ_OUT_VALUE_MINNUM 1
#define       MC_CMD_DBI_READ_OUT_VALUE_MAXNUM 63


/***********************************/
/* MC_CMD_NCSI_PROD
 * Trigger an NC-SI event (and possibly an AEN in response)
 */
#define MC_CMD_NCSI_PROD 0x1d

/* MC_CMD_NCSI_PROD_IN msgrequest */
#define    MC_CMD_NCSI_PROD_IN_LEN 4
/* events */
#define       MC_CMD_NCSI_PROD_IN_EVENTS_OFST 0
/* enum: Link change. */
#define          MC_CMD_NCSI_PROD_LINKCHANGE 0x0
/* enum: Reset. */
#define          MC_CMD_NCSI_PROD_RESET 0x1
/* enum: Driver Attach. */
#define          MC_CMD_NCSI_PROD_DRVATTACH 0x2
/* enum: Send a series of packets to the RMII interface and expect them to be
 * looped back
 */
#define          MC_CMD_NCSI_PROD_RMII_LOOPBACK 0x3
#define        MC_CMD_NCSI_PROD_IN_LINKCHANGE_LBN 0
#define        MC_CMD_NCSI_PROD_IN_LINKCHANGE_WIDTH 1
#define        MC_CMD_NCSI_PROD_IN_RESET_LBN 1
#define        MC_CMD_NCSI_PROD_IN_RESET_WIDTH 1
#define        MC_CMD_NCSI_PROD_IN_DRVATTACH_LBN 2
#define        MC_CMD_NCSI_PROD_IN_DRVATTACH_WIDTH 1
#define        MC_CMD_NCSI_PROD_IN_RMII_LOOPBACK_LBN 3
#define        MC_CMD_NCSI_PROD_IN_RMII_LOOPBACK_WIDTH 1

/* MC_CMD_NCSI_PROD_OUT msgresponse */
#define    MC_CMD_NCSI_PROD_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL
 * Reserved for development.
 */
#define MC_CMD_DEVEL 0x1e

/* MC_CMD_DEVEL_IN msgrequest */
#define    MC_CMD_DEVEL_IN_LEN 16
#define       MC_CMD_DEVEL_IN_ARG0_OFST 0
#define       MC_CMD_DEVEL_IN_ARG1_OFST 4
#define       MC_CMD_DEVEL_IN_ARG2_OFST 8
#define       MC_CMD_DEVEL_IN_ARG3_OFST 12

/* MC_CMD_DEVEL_OUT msgresponse */
#define    MC_CMD_DEVEL_OUT_LEN 16
#define       MC_CMD_DEVEL_OUT_RET0_OFST 0
#define       MC_CMD_DEVEL_OUT_RET1_OFST 4
#define       MC_CMD_DEVEL_OUT_RET2_OFST 8
#define       MC_CMD_DEVEL_OUT_RET3_OFST 12


/***********************************/
/* MC_CMD_TEST_HACK
 * Change bits of network port state for test purposes in ways that would never
 * be useful in normal operation and so need a special command to change.
 */
#define MC_CMD_TEST_HACK 0x2f

/* MC_CMD_TEST_HACK_IN msgrequest */
#define    MC_CMD_TEST_HACK_IN_LEN 8
#define       MC_CMD_TEST_HACK_IN_TXPAD_OFST 0
/* enum: Let the MC manage things */
#define          MC_CMD_TEST_HACK_IN_TXPAD_AUTO 0x0
/* enum: Force on */
#define          MC_CMD_TEST_HACK_IN_TXPAD_ON 0x1
/* enum: Force off */
#define          MC_CMD_TEST_HACK_IN_TXPAD_OFF 0x2
/* Takes a value in bits */
#define       MC_CMD_TEST_HACK_IN_IPG_OFST 4
/* enum: The MC picks the value */
#define          MC_CMD_TEST_HACK_IN_IPG_AUTO 0x0

/* MC_CMD_TEST_HACK_OUT msgresponse */
#define    MC_CMD_TEST_HACK_OUT_LEN 0


/***********************************/
/* MC_CMD_DEBUG_LOG
 * Null request/response command (debug). - sequence number is always zero -
 * only supported on the UART interface (the same set of bytes is delivered as
 * an event over PCI)
 */
#define MC_CMD_DEBUG_LOG 0x40

/* MC_CMD_DEBUG_LOG_IN msgrequest */
#define    MC_CMD_DEBUG_LOG_IN_LEN 0

/* MC_CMD_DEBUG_LOG_OUT msgresponse */
#define    MC_CMD_DEBUG_LOG_OUT_LEN 0


/***********************************/
/* MC_CMD_PIC
 * Test communications with the PIC microcontroller
 */
#define MC_CMD_PIC 0x53

/* MC_CMD_PIC_IN msgrequest */
#define    MC_CMD_PIC_IN_LEN 4
/* Operation code */
#define       MC_CMD_PIC_IN_OP_OFST 0
/* enum: Return the number of PIC devices on NIC */
#define          MC_CMD_PIC_GET_NUM_DEVICES 0x1
/* enum: Read the PIC type and device ID */
#define          MC_CMD_PIC_GET_DEVICE 0x2
/* enum: Read the PIC configuration space */
#define          MC_CMD_PIC_READ_CONFIG 0x3
/* enum: Read the PIC program memory */
#define          MC_CMD_PIC_READ_MEMORY 0x4

/* MC_CMD_PIC_IN_GET_NUM_DEVICES msgrequest */
#define    MC_CMD_PIC_IN_GET_NUM_DEVICES_LEN 0

/* MC_CMD_PIC_IN_GET_DEVICE msgrequest */
#define    MC_CMD_PIC_IN_GET_DEVICE_LEN 8
#define       MC_CMD_PIC_IN_GET_DEVICE_OP_OFST 0
/* Instance of the PIC, numbered from 0 */
#define       MC_CMD_PIC_IN_GET_DEVICE_INSTANCE_OFST 4

/* MC_CMD_PIC_IN_READ_CONFIG msgrequest */
#define    MC_CMD_PIC_IN_READ_CONFIG_LEN 12
#define       MC_CMD_PIC_IN_READ_CONFIG_OP_OFST 0
/* Instance of the PIC, numbered from 0 */
#define       MC_CMD_PIC_IN_READ_CONFIG_INSTANCE_OFST 4
/* Number of 16bit words of configuration space to read */
#define       MC_CMD_PIC_IN_READ_CONFIG_NUM_WORDS_OFST 8

/* MC_CMD_PIC_IN_READ_MEMORY msgrequest */
#define    MC_CMD_PIC_IN_READ_MEMORY_LEN 16
#define       MC_CMD_PIC_IN_READ_MEMORY_OP_OFST 0
/* Instance of the PIC, numbered from 0 */
#define       MC_CMD_PIC_IN_READ_MEMORY_INSTANCE_OFST 4
/* 16bit word start address for read */
#define       MC_CMD_PIC_IN_READ_MEMORY_ADDRESS_OFST 8
/* Number of 16bit words of program memory to read */
#define       MC_CMD_PIC_IN_READ_MEMORY_NUM_WORDS_OFST 12

/* MC_CMD_PIC_OUT_GET_NUM_DEVICES msgresponse */
#define    MC_CMD_PIC_OUT_GET_NUM_DEVICES_LEN 4
/* Number of PIC device present on NIC */
#define       MC_CMD_PIC_OUT_GET_NUM_DEVICES_NUM_DEVICES_OFST 0

/* MC_CMD_PIC_OUT_GET_DEVICE msgresponse */
#define    MC_CMD_PIC_OUT_GET_DEVICE_LEN 8
/* PIC type */
#define       MC_CMD_PIC_OUT_GET_DEVICE_TYPE_OFST 0
/* enum: PIC family 16LF150X */
#define          MC_CMD_PIC_OUT_GET_DEVICE_TYPE_16LF150X 0x1
/* PIC device ID */
#define       MC_CMD_PIC_OUT_GET_DEVICE_ID_OFST 4

/* MC_CMD_PIC_OUT_READ_CONFIG msgresponse */
#define    MC_CMD_PIC_OUT_READ_CONFIG_LENMIN 2
#define    MC_CMD_PIC_OUT_READ_CONFIG_LENMAX 252
#define    MC_CMD_PIC_OUT_READ_CONFIG_LEN(num) (0+2*(num))
/* PIC configuration space */
#define       MC_CMD_PIC_OUT_READ_CONFIG_BUFFER_OFST 0
#define       MC_CMD_PIC_OUT_READ_CONFIG_BUFFER_LEN 2
#define       MC_CMD_PIC_OUT_READ_CONFIG_BUFFER_MINNUM 1
#define       MC_CMD_PIC_OUT_READ_CONFIG_BUFFER_MAXNUM 126

/* MC_CMD_PIC_OUT_READ_MEMORY msgresponse */
#define    MC_CMD_PIC_OUT_READ_MEMORY_LENMIN 2
#define    MC_CMD_PIC_OUT_READ_MEMORY_LENMAX 252
#define    MC_CMD_PIC_OUT_READ_MEMORY_LEN(num) (0+2*(num))
/* PIC program memory */
#define       MC_CMD_PIC_OUT_READ_MEMORY_BUFFER_OFST 0
#define       MC_CMD_PIC_OUT_READ_MEMORY_BUFFER_LEN 2
#define       MC_CMD_PIC_OUT_READ_MEMORY_BUFFER_MINNUM 1
#define       MC_CMD_PIC_OUT_READ_MEMORY_BUFFER_MAXNUM 126


/***********************************/
/* MC_CMD_EFTEST_OP
 * Multiplexed MCDI call for eftest operations
 */
#define MC_CMD_EFTEST_OP 0xaf

/* MC_CMD_EFTEST_OP_IN msgrequest */
#define    MC_CMD_EFTEST_OP_IN_LENMIN 4
#define    MC_CMD_EFTEST_OP_IN_LENMAX 252
#define    MC_CMD_EFTEST_OP_IN_LEN(num) (4+4*(num))
/* identifies the test */
#define       MC_CMD_EFTEST_OP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_OP_IN_EFTEST_ID_LEN 1
/* enum: event generating test */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_EVENT_TEST  0x0
/* enum: sample use of infrastructure */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_SAMPLE  0x1
/* enum: periodic stalling of the rx datapath. */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_RX_STALL  0x2
/* enum: Packet memory operations supporting snapper */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PM  0x3
/* enum: MC MIPS interrupt tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_IRQ_TEST  0x4
/* enum: MC PDMA tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PDMA_TEST  0x5
/* enum: MC EXPROM tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_EXPROM  0x6
/* enum: Get the eftest-specific features of the DUT */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_DUT_FEATURES  0x7
/* enum: MC filter tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_FILTER  0x8
/* enum: MC MC2MC communications tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_MC2MC_TEST  0x9
/* enum: CNTAG functionality tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_CNTAG_TEST  0xa
/* enum: Config for Speed, Loopback, Macsec. */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PORT_SETTINGS  0xb
/* enum: Parser-dispatcher directed tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PD_TEST  0xc
/* enum: LTR tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_LTR_TEST  0xd
/* enum: OBFF tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_OBFF_TEST  0xe
/* enum: Get the clock ratio (useful for pacer tests) */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_CLOCK_RATIO  0xf
/* enum: PCIE Power Management tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_POWER_MGMT  0x10
/* enum: MC PIO buffer tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PIOTEST  0x11
/* enum: CSR access test */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_CSR_ACCESS  0x12
/* enum: MC doorbell stress test */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_MC_DOORBELL_STRESS  0x13
/* enum: MC TLP stress test */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_TLP_STRESS  0x14
/* enum: MC miscellaneous tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_KITCHEN_SINK  0x15
/* enum: Packet Edit tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PE  0x16
/* enum: BIU tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_BIU_TEST  0x17
/* enum: Buffer table init for bad descriptor tests with ECC enabled */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_BUFTBL_INIT  0x18
/* enum: Stressful pdma tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PDMA_STRESS  0x19
/* enum: Config for LED Mode, Src, Freq. */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_LED_SETTINGS  0x1a
/* enum: ECC AER signaling */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_ECC_AER  0x1b
/* enum: RMON operations */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_RMON  0x1c
/* enum: TX DPCPU test settings */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_TXDPCPU  0x1d
/* enum: ECC test settings */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_ECC_TEST  0x1e
/* enum: RX DPCPU test settings */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_RXDPCPU  0x1f
/* the operation requested (interpretation is test-specific) */
#define       MC_CMD_EFTEST_OP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_OP_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_OP_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_OP_IN_EFTEST_OP_RSVD_LEN 2
/* arguments specific to the test and operation */
#define       MC_CMD_EFTEST_OP_IN_EFTEST_ARGS_OFST 4
#define       MC_CMD_EFTEST_OP_IN_EFTEST_ARGS_LEN 4
#define       MC_CMD_EFTEST_OP_IN_EFTEST_ARGS_MINNUM 0
#define       MC_CMD_EFTEST_OP_IN_EFTEST_ARGS_MAXNUM 62

/* MC_CMD_EFTEST_OP_OUT msgresponse */
#define    MC_CMD_EFTEST_OP_OUT_LEN 0

/* MC_CMD_EVENT_TEST_MSG_IN msgrequest */
#define    MC_CMD_EVENT_TEST_MSG_IN_LEN 32
/* identifies the test */
#define       MC_CMD_EVENT_TEST_MSG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EVENT_TEST_MSG_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EVENT_TEST_MSG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EVENT_TEST_MSG_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_EVENT_TEST_MSG_IN_EVENT_TEST_MSG  0x0
/* align the arguments to 32 bits */
#define       MC_CMD_EVENT_TEST_MSG_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EVENT_TEST_MSG_IN_EFTEST_OP_RSVD_LEN 2
/* the event queue to test */
#define       MC_CMD_EVENT_TEST_MSG_IN_EVENT_QUEUE_OFST 4
/* the bottom 32 bits of the event */
#define       MC_CMD_EVENT_TEST_MSG_IN_EVENT_LO_OFST 8
/* the bottom 32 bits of the event */
#define       MC_CMD_EVENT_TEST_MSG_IN_EVENT_HI_OFST 12
#define       MC_CMD_EVENT_TEST_MSG_IN_ITERATIONS_OFST 16
#define       MC_CMD_EVENT_TEST_MSG_IN_INCREMENT_LO_OFST 20
#define       MC_CMD_EVENT_TEST_MSG_IN_INCREMENT_HI_OFST 24
#define       MC_CMD_EVENT_TEST_MSG_IN_SCHEDULE_PERIOD_OFST 28

/* MC_CMD_EVENT_TEST_MSG_OUT msgresponse */
#define    MC_CMD_EVENT_TEST_MSG_OUT_LEN 4
/* pointer to thread structure */
#define       MC_CMD_EVENT_TEST_MSG_OUT_THREAD_OFST 0

/* MC_CMD_EVENT_TEST_MSG_POLL_IN msgrequest */
#define    MC_CMD_EVENT_TEST_MSG_POLL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EVENT_TEST_MSG_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EVENT_TEST_MSG_POLL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EVENT_TEST_MSG_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EVENT_TEST_MSG_POLL_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_EVENT_TEST_MSG_POLL_IN_EVENT_TEST_MSG_POLL  0x1
/* align the arguments to 32 bits */
#define       MC_CMD_EVENT_TEST_MSG_POLL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EVENT_TEST_MSG_POLL_IN_EFTEST_OP_RSVD_LEN 2
/* pointer to thread structure to poll */
#define       MC_CMD_EVENT_TEST_MSG_POLL_IN_THREAD_OFST 4

/* MC_CMD_EVENT_TEST_MSG_POLL_OUT msgresponse */
#define    MC_CMD_EVENT_TEST_MSG_POLL_OUT_LEN 4
/* count of number of times backpressure occurs */
#define       MC_CMD_EVENT_TEST_MSG_POLL_OUT_BACKPRESSURE_COUNT_OFST 0

/* MC_CMD_EVENT_TEST_IREG_IN msgrequest */
#define    MC_CMD_EVENT_TEST_IREG_IN_LEN 32
/* identifies the test */
#define       MC_CMD_EVENT_TEST_IREG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EVENT_TEST_IREG_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EVENT_TEST_IREG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EVENT_TEST_IREG_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_EVENT_TEST_IREG_IN_EVENT_TEST_IREG  0x2
/* align the arguments to 32 bits */
#define       MC_CMD_EVENT_TEST_IREG_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EVENT_TEST_IREG_IN_EFTEST_OP_RSVD_LEN 2
/* the event queue to test */
#define       MC_CMD_EVENT_TEST_IREG_IN_EVENT_QUEUE_OFST 4
/* the bottom 32 bits of the event */
#define       MC_CMD_EVENT_TEST_IREG_IN_EVENT_LO_OFST 8
/* the bottom 32 bits of the event */
#define       MC_CMD_EVENT_TEST_IREG_IN_EVENT_HI_OFST 12
#define       MC_CMD_EVENT_TEST_IREG_IN_ITERATIONS_OFST 16
#define       MC_CMD_EVENT_TEST_IREG_IN_INCREMENT_LO_OFST 20
#define       MC_CMD_EVENT_TEST_IREG_IN_INCREMENT_HI_OFST 24
#define       MC_CMD_EVENT_TEST_IREG_IN_SCHEDULE_PERIOD_OFST 28

/* MC_CMD_EVENT_TEST_IREG_OUT msgresponse */
#define    MC_CMD_EVENT_TEST_IREG_OUT_LEN 4
#define       MC_CMD_EVENT_TEST_IREG_OUT_THREAD_OFST 0

/* MC_CMD_EVENT_TEST_IREG_POLL_IN msgrequest */
#define    MC_CMD_EVENT_TEST_IREG_POLL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EVENT_TEST_IREG_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EVENT_TEST_IREG_POLL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EVENT_TEST_IREG_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EVENT_TEST_IREG_POLL_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_EVENT_TEST_IREG_POLL_IN_EVENT_TEST_IREG_POLL  0x3
/* align the arguments to 32 bits */
#define       MC_CMD_EVENT_TEST_IREG_POLL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EVENT_TEST_IREG_POLL_IN_EFTEST_OP_RSVD_LEN 2
/* pointer to thread structure to poll */
#define       MC_CMD_EVENT_TEST_IREG_POLL_IN_THREAD_OFST 4

/* MC_CMD_EVENT_IREG_POLL_OUT msgresponse */
#define    MC_CMD_EVENT_IREG_POLL_OUT_LEN 0

/* MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN msgrequest */
#define    MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_LENMIN 8
#define    MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_LENMAX 252
#define    MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_LEN(num) (4+4*(num))
/* identifies the test */
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EFTEST_OP_LEN 1
/* enum: run the basic test asynchronously */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_ASYNC  0x4
/* enum: run the basic test synchronously */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_SYNC  0x6
/* align the arguments to 32 bits */
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EFTEST_OP_RSVD_LEN 2
/* list of commands */
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMANDS_OFST 4
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMANDS_LEN 4
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMANDS_MINNUM 1
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMANDS_MAXNUM 62
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_OP_LBN 30
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_OP_WIDTH 2
/* enum: configuration */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_CONFIG  0x0
/* enum: sleep/spin */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_DELAY  0x1
/* enum: loop control */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_LOOP  0x2
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_SUBOP_LBN 27
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_SUBOP_WIDTH 3
/* enum: configure merge parameters */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_CONFIG_SUBOP_MERGE_CONFIG  0x0
/* enum: enable merging for evq */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_CONFIG_SUBOP_MERGE_ENABLE  0x1
/* enum: disable merging for evq */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_CONFIG_SUBOP_MERGE_DISABLE  0x2
/* enum: flush merge block for evq */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_CONFIG_SUBOP_MERGE_FLUSH  0x3
/* enum: enable cut through for evq */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_CONFIG_SUBOP_CUT_THRU_ENABLE  0x4
/* enum: enable cut through for evq without flushing rxdp */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_CONFIG_SUBOP_CUT_THRU_ENABLE_IDLE  0x5
/* enum: disable cut through for evq */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_CONFIG_SUBOP_CUT_THRU_DISABLE  0x6
/* enum: spin */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_DELAY_SUBOP_USPIN  0x0
/* enum: sleep */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_DELAY_SUBOP_USLEEP  0x1
/* enum: declare start of loop */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_LOOP_SUBOP_START  0x0
/* enum: declare end of loop */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_LOOP_SUBOP_END  0x1
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_BLK_LBN 0
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_BLK_WIDTH 2
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_MERGE_BLK_RX   0x0 /* enum */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_MERGE_BLK_TX0  0x1 /* enum */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_MERGE_BLK_TX1  0x2 /* enum */
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_EN_LBN 2
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_EN_WIDTH 1
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_MAX_LBN 3
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_MAX_WIDTH 4
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_TIMER_PRESCALER_LBN 7
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_TIMER_PRESCALER_WIDTH 8
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_TIMER_TIMEOUT_LBN 15
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_TIMER_TIMEOUT_WIDTH 10
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EVQ_IDX_LBN 2
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EVQ_IDX_WIDTH 11
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_DELAY_US_LBN 0
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_DELAY_US_WIDTH 24
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_LOOP_ITERATIONS_LBN 0
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_LOOP_ITERATIONS_WIDTH 24

/* MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_OUT msgresponse */
#define    MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_OUT_LEN 4
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_OUT_THREAD_OFST 0

/* MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN msgrequest */
#define    MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL  0x5
/* align the arguments to 32 bits */
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_EFTEST_OP_RSVD_LEN 2
/* pointer to thread structure to poll */
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_THREAD_OFST 4

/* MC_CMD_EVENT_CUT_THRU_MERGE_PARAMS_POLL_OUT msgresponse */
#define    MC_CMD_EVENT_CUT_THRU_MERGE_PARAMS_POLL_OUT_LEN 0

/* MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN msgrequest */
#define    MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_LEN 20
/* identifies the test */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_EVENT_TEST_STRESS_EV_TABLE  0x7
/* align the arguments to 32 bits */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_EFTEST_OP_RSVD_LEN 2
/* which table to stress */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_TARGET_TBL_OFST 4
/* enum: stress the EV_PTR_TBL table */
#define          MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_TARGET_EV_PTR_TBL  0x0
/* enum: stress the EV_TIMER_TBL table */
#define          MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_TARGET_EV_TMR_TBL  0x1
/* the event queue to test */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_EVENT_QUEUE_OFST 8
/* number of iterations to run */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_ITERATIONS_OFST 12
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_SCHEDULE_PERIOD_OFST 16

/* MC_CMD_EVENT_TEST_STRESS_EV_TABLE_OUT msgresponse */
#define    MC_CMD_EVENT_TEST_STRESS_EV_TABLE_OUT_LEN 4
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_OUT_THREAD_OFST 0

/* MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN msgrequest */
#define    MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_EVENT_TEST_STRESS_EV_TABLE_POLL  0x8
/* align the arguments to 32 bits */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_EFTEST_OP_RSVD_LEN 2
/* pointer to thread structure to poll */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_THREAD_OFST 4

/* MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_OUT msgresponse */
#define    MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_OUT_LEN 4
/* test run result (0 if ok, non-zero in case of failure) */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_OUT_RESULT_OFST 0

/* MC_CMD_INTR_TEST_STRESS_TABLE_IN msgrequest */
#define    MC_CMD_INTR_TEST_STRESS_TABLE_IN_LEN 28
/* identifies the test */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_INTR_TEST_STRESS_TABLE_IN_INTR_TEST_STRESS_TABLE  0x9
/* align the arguments to 32 bits */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_EFTEST_OP_RSVD_LEN 2
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_TARGET_TBL_OFST 4
#define          MC_CMD_INTR_TEST_STRESS_TABLE_IN_TARGET_TBL_MSIX  0x0 /* enum */
#define          MC_CMD_INTR_TEST_STRESS_TABLE_IN_TARGET_TBL_PF2MSIX  0x1 /* enum */
#define          MC_CMD_INTR_TEST_STRESS_TABLE_IN_TARGET_TBL_VI2FUNC  0x2 /* enum */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_DO_WRITES_OFST 8
/* Area offset within target table */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_OFFSET_OFST 12
/* Area size */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_SIZE_OFST 16
/* number of iterations to run */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_ITERATIONS_OFST 20
/* number of iteration to reschedule after */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_SCHEDULE_PERIOD_OFST 24

/* MC_CMD_INTR_TEST_STRESS_TABLE_OUT msgresponse */
#define    MC_CMD_INTR_TEST_STRESS_TABLE_OUT_LEN 4
#define       MC_CMD_INTR_TEST_STRESS_TABLE_OUT_THREAD_OFST 0

/* MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN msgrequest */
#define    MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_INTR_TEST_STRESS_TABLE_POLL  0xa
/* align the arguments to 32 bits */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_EFTEST_OP_RSVD_LEN 2
/* pointer to thread structure to poll */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_THREAD_OFST 4

/* MC_CMD_INTR_TEST_STRESS_TABLE_POLL_OUT msgresponse */
#define    MC_CMD_INTR_TEST_STRESS_TABLE_POLL_OUT_LEN 4
/* test run result (0 if ok, non-zero in case of failure) */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_POLL_OUT_RESULT_OFST 0

/* MC_CMD_EFTEST_SAMPLE_SETUP_IN msgrequest */
#define    MC_CMD_EFTEST_SAMPLE_SETUP_IN_LENMIN 8
#define    MC_CMD_EFTEST_SAMPLE_SETUP_IN_LENMAX 252
#define    MC_CMD_EFTEST_SAMPLE_SETUP_IN_LEN(num) (4+4*(num))
/* identifies the test */
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_EFTEST_OP_LEN 1
/* enum: Setup. */
#define          MC_CMD_EFTEST_SAMPLE_SETUP_IN_SAMPLE_SETUP  0x0
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_EFTEST_OP_RSVD_LEN 2
/* 32-bit values */
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_ITEMS_OFST 4
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_ITEMS_LEN 4
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_ITEMS_MINNUM 1
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_ITEMS_MAXNUM 62

/* MC_CMD_EFTEST_SAMPLE_SETUP_OUT msgresponse */
#define    MC_CMD_EFTEST_SAMPLE_SETUP_OUT_LEN 4
/* opaque thread handle */
#define       MC_CMD_EFTEST_SAMPLE_SETUP_OUT_THREAD_OFST 0

/* MC_CMD_EFTEST_SAMPLE_WORK_IN msgrequest */
#define    MC_CMD_EFTEST_SAMPLE_WORK_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_SAMPLE_WORK_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SAMPLE_WORK_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_SAMPLE_WORK_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SAMPLE_WORK_IN_EFTEST_OP_LEN 1
/* enum: Work. */
#define          MC_CMD_EFTEST_SAMPLE_WORK_IN_SAMPLE_WORK  0x1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SAMPLE_WORK_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SAMPLE_WORK_IN_EFTEST_OP_RSVD_LEN 2
/* opaque thread handle */
#define       MC_CMD_EFTEST_SAMPLE_WORK_IN_THREAD_OFST 4

/* MC_CMD_EFTEST_SAMPLE_POLL_IN msgrequest */
#define    MC_CMD_EFTEST_SAMPLE_POLL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_SAMPLE_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SAMPLE_POLL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_SAMPLE_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SAMPLE_POLL_IN_EFTEST_OP_LEN 1
/* enum: Poll. */
#define          MC_CMD_EFTEST_SAMPLE_POLL_IN_SAMPLE_POLL  0x2
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SAMPLE_POLL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SAMPLE_POLL_IN_EFTEST_OP_RSVD_LEN 2
/* opaque thread handle */
#define       MC_CMD_EFTEST_SAMPLE_POLL_IN_THREAD_OFST 4

/* MC_CMD_EFTEST_SAMPLE_POLL_OUT msgresponse */
#define    MC_CMD_EFTEST_SAMPLE_POLL_OUT_LENMIN 4
#define    MC_CMD_EFTEST_SAMPLE_POLL_OUT_LENMAX 252
#define    MC_CMD_EFTEST_SAMPLE_POLL_OUT_LEN(num) (4+4*(num))
#define       MC_CMD_EFTEST_SAMPLE_POLL_OUT_STATUS_OFST 0
#define        MC_CMD_EFTEST_SAMPLE_POLL_OUT_BUSY_LBN 31
#define        MC_CMD_EFTEST_SAMPLE_POLL_OUT_BUSY_WIDTH 1
/* 32-bit values */
#define       MC_CMD_EFTEST_SAMPLE_POLL_OUT_ITEMS_OFST 4
#define       MC_CMD_EFTEST_SAMPLE_POLL_OUT_ITEMS_LEN 4
#define       MC_CMD_EFTEST_SAMPLE_POLL_OUT_ITEMS_MINNUM 0
#define       MC_CMD_EFTEST_SAMPLE_POLL_OUT_ITEMS_MAXNUM 62

/* MC_CMD_EFTEST_SAMPLE_PAUSE_IN msgrequest */
#define    MC_CMD_EFTEST_SAMPLE_PAUSE_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_IN_EFTEST_OP_LEN 1
/* enum: Setup. */
#define          MC_CMD_EFTEST_SAMPLE_PAUSE_IN_SAMPLE_PAUSE  0x3
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_IN_EFTEST_OP_RSVD_LEN 2
/* timeout value, us */
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_IN_TIMEOUT_US_OFST 4
/* opaque value to return */
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_IN_OPAQUE_OFST 8

/* MC_CMD_EFTEST_SAMPLE_PAUSE_OUT msgrequest */
#define    MC_CMD_EFTEST_SAMPLE_PAUSE_OUT_LEN 4
/* opaque value passed in */
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_OUT_OPAQUE_OFST 0

/* MC_CMD_RX_STALL_START_IN msgrequest */
#define    MC_CMD_RX_STALL_START_IN_LEN 56
/* identifies the test */
#define       MC_CMD_RX_STALL_START_IN_EFTEST_ID_OFST 0
#define       MC_CMD_RX_STALL_START_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_RX_STALL_START_IN_EFEST_OP_OFST 1
#define       MC_CMD_RX_STALL_START_IN_EFEST_OP_LEN 1
/* enum: Start periodic pausing of RXDP datapath. */
#define          MC_CMD_RX_STALL_START_IN_RXDP  0x0
/* enum: Start periodic pausing of a PM vfifo */
#define          MC_CMD_RX_STALL_START_IN_VFIFO  0x2
/* align the arguments to 32 bits */
#define       MC_CMD_RX_STALL_START_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_RX_STALL_START_IN_EFTEST_OP_RSVD_LEN 2
/* The initial delay before the RX datapath is turned off (in microseconds). */
#define       MC_CMD_RX_STALL_START_IN_INITIAL_DELAY_US_OFST 4
/* Periodically disable the RX datapath for this period (in microseconds). */
#define       MC_CMD_RX_STALL_START_IN_OFF_PERIOD_US_OFST 8
/* Periodically re-enable the RX datapath for this period (in microseconds). */
#define       MC_CMD_RX_STALL_START_IN_ON_PERIOD_US_OFST 12
/* Number of times the RX datapath will be disabled before the test completes.
 */
#define       MC_CMD_RX_STALL_START_IN_DISABLE_COUNT_OFST 16
/* If MC scheduling causes the on/off period to overrun by this value, then
 * STOP_OUT.STATUS will be set to ETIME.
 */
#define       MC_CMD_RX_STALL_START_IN_ERROR_US_OFST 20
/* Bottom 32bits of the dma address of a dword in host memory. If the test
 * thread reports an error the status will be DMAd into this address. STOP must
 * still be executed.
 */
#define       MC_CMD_RX_STALL_START_IN_STATUS_ADDR_LO_OFST 24
/* Top 32bits of the dma address of a dword in host memory. If the test thread
 * reports an error the the status will be DMAd into this address. STOP must
 * still be executed.
 */
#define       MC_CMD_RX_STALL_START_IN_STATUS_ADDR_HI_OFST 28
/* Mask of vfifos to pause/unpaused. Only appropriate when OP=VFIFO */
#define       MC_CMD_RX_STALL_START_IN_VFIFO_MASK_OFST 32
/* Mask of priorities on IPI0 whose vfifos must be paused/unpaused. Only
 * appropriate when OP=VFIFO
 */
#define       MC_CMD_RX_STALL_START_IN_IPI0_PRIO_MASK_OFST 36
/* Mask of priorities on IPI1 whose vfifos must be paused/unpaused. Only
 * appropriate when OP=VFIFO
 */
#define       MC_CMD_RX_STALL_START_IN_IPI1_PRIO_MASK_OFST 40
/* Mask of priorities on IPI2 whose vfifos must be paused/unpaused. Only
 * appropriate when OP=VFIFO
 */
#define       MC_CMD_RX_STALL_START_IN_IPI2_PRIO_MASK_OFST 44
/* Mask of priorities on IPI3 whose vfifos must be paused/unpaused. Only
 * appropriate when OP=VFIFO
 */
#define       MC_CMD_RX_STALL_START_IN_IPI3_PRIO_MASK_OFST 48
/* Mask of priorities on IPI4 whose vfifos must be paused/unpaused. Only
 * appropriate when OP=VFIFO
 */
#define       MC_CMD_RX_STALL_START_IN_IPI4_PRIO_MASK_OFST 52

/* MC_CMD_RX_STALL_START_OUT msgresponse */
#define    MC_CMD_RX_STALL_START_OUT_LEN 4
/* pointer to thread structure */
#define       MC_CMD_RX_STALL_START_OUT_THREAD_OFST 0

/* MC_CMD_RX_STALL_STOP_IN msgrequest */
#define    MC_CMD_RX_STALL_STOP_IN_LEN 8
/* identifies the test */
#define       MC_CMD_RX_STALL_STOP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_RX_STALL_STOP_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_RX_STALL_STOP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_RX_STALL_STOP_IN_EFTEST_OP_LEN 1
/* enum: Stop periodic pausing of the datapath. */
#define          MC_CMD_RX_STALL_STOP_IN_CMD  0x1
/* align the arguments to 32 bits */
#define       MC_CMD_RX_STALL_STOP_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_RX_STALL_STOP_IN_EFTEST_OP_RSVD_LEN 2
/* pointer to thread structure to stop */
#define       MC_CMD_RX_STALL_STOP_IN_THREAD_OFST 4

/* MC_CMD_RX_STALL_STOP_OUT msgresponse */
#define    MC_CMD_RX_STALL_STOP_OUT_LEN 8
/* Return code of test thread. */
#define       MC_CMD_RX_STALL_STOP_OUT_STATUS_OFST 0
/* Number of times the RX datapath was stopped during the test. */
#define       MC_CMD_RX_STALL_STOP_OUT_DISABLE_COUNT_OFST 4

/* MC_CMD_PM_IN msgrequest */
#define    MC_CMD_PM_IN_LEN 32
/* identifies the test */
#define       MC_CMD_PM_IN_EFTEST_ID_OFST 0
#define       MC_CMD_PM_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_PM_IN_EFTEST_OP_OFST 1
#define       MC_CMD_PM_IN_EFTEST_OP_LEN 1
/* enum: Enable the specified vfifo */
#define          MC_CMD_PM_IN_VFIFO_ENABLE  0x0
/* enum: Disable the specified vfifo */
#define          MC_CMD_PM_IN_VFIFO_DISABLE  0x1
/* enum: Reserve PM buffers for snapper vfifo */
#define          MC_CMD_PM_IN_RESERVE_BUFFERS  0x2
/* enum: Set MAKE_VFIFO_EMPTY=1 for the specified vfifo */
#define          MC_CMD_PM_IN_MAKE_VFIFO_EMPTY  0x3
/* enum: Set MAKE_VFIFO_EMPTY=0 for the specified vfifo */
#define          MC_CMD_PM_IN_MAKE_VFIFO_NOT_EMPTY  0x4
#define          MC_CMD_PM_IN_FC  0x5 /* enum */
/* enum: Execute pm.unit.link_unlink test */
#define          MC_CMD_PM_IN_TEST_LISTS  0x6
/* enum: Read config for snapper in a single MCDI op */
#define          MC_CMD_PM_IN_READ_CONFIG  0x7
/* enum: Set IPI timing parameters */
#define          MC_CMD_PM_IN_TIMING  0x8
/* enum: Read egress arbiter state */
#define          MC_CMD_PM_IN_READ_ARBITER_STATE  0x9
/* enum: Read state for snapper in a pair of MCDI ops */
#define          MC_CMD_PM_IN_READ_STATE1  0xa
/* enum: Read state for snapper in a pair of MCDI ops */
#define          MC_CMD_PM_IN_READ_STATE2  0xb
/* enum: Reset the PM, in particular the arbiter counters */
#define          MC_CMD_PM_IN_RESET  0xc
/* align the arguments to 32 bits */
#define       MC_CMD_PM_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_PM_IN_EFTEST_OP_RSVD_LEN 2
/* Index of VFIFO to enable/disable */
#define       MC_CMD_PM_IN_VFIFO_INDEX_OFST 4
/* Total number of PM buffers reserved exclusively for snapper vfifos */
#define       MC_CMD_PM_IN_RESERVED_BUFFER_COUNT_OFST 4
/* Bitmask of priorities that should be split into separate vfifos */
#define       MC_CMD_PM_IN_VFIFO_PRIO_MASK_OFST 4
/* If non-zero then QBB is enabled, if 2 then pause/discard thresholds are too
 * low
 */
#define       MC_CMD_PM_IN_QBB_ENABLED_OFST 8
/* Bitmask of priorities that should cause PFC frames to be transmitted and the
 * TXDP backpressured
 */
#define       MC_CMD_PM_IN_PAUSE_QBB_XOFF_MASK_OFST 12
/* If non-zero then legacy XOFF frames may be transmitted and the TXDP
 * backpressured.
 */
#define       MC_CMD_PM_IN_PAUSE_LEGACY_XOFF_OFST 12
/* MM arbiter delay for non-IPI sources. See PM docs. */
#define       MC_CMD_PM_IN_ARBITER_DELAY_OFST 4
/* IPI add buffer threshold. See PM docs. */
#define       MC_CMD_PM_IN_ADD_BUFFER_THRESHOLD_OFST 8
/* IPI discard threshold. See PM docs. */
#define       MC_CMD_PM_IN_DISCARD_THRESHOLD_OFST 12
/* Minimum private pool allowance in Qbb mode. */
#define       MC_CMD_PM_IN_MIN_PRIVATE_POOL_QBB_OFST 16
/* Maximum common pool allowance in Qbb mode. */
#define       MC_CMD_PM_IN_MAX_COMMON_POOL_QBB_OFST 20
/* EPI arbiter priority */
#define       MC_CMD_PM_IN_EPI_PRIORITY_OFST 24
/* Enable IPI backpressure */
#define       MC_CMD_PM_IN_BACKPRESSURE_ENABLE_OFST 28

/* MC_CMD_PM_OUT msgresponse */
#define    MC_CMD_PM_OUT_LEN 456
#define       MC_CMD_PM_OUT_IPI_0_PRIO2VFIFO_OFST 0
#define       MC_CMD_PM_OUT_IPI_0_PRIO2VFIFO_LEN 4
#define       MC_CMD_PM_OUT_IPI_0_PRIO2VFIFO_NUM 8
#define       MC_CMD_PM_OUT_IPI_1_PRIO2VFIFO_OFST 32
#define       MC_CMD_PM_OUT_IPI_1_PRIO2VFIFO_LEN 4
#define       MC_CMD_PM_OUT_IPI_1_PRIO2VFIFO_NUM 8
#define       MC_CMD_PM_OUT_IPI_2_PRIO2VFIFO_OFST 64
#define       MC_CMD_PM_OUT_IPI_2_PRIO2VFIFO_LEN 4
#define       MC_CMD_PM_OUT_IPI_2_PRIO2VFIFO_NUM 8
#define       MC_CMD_PM_OUT_IPI_3_PRIO2VFIFO_OFST 96
#define       MC_CMD_PM_OUT_IPI_3_PRIO2VFIFO_LEN 4
#define       MC_CMD_PM_OUT_IPI_3_PRIO2VFIFO_NUM 8
#define       MC_CMD_PM_OUT_IPI_4_PRIO2VFIFO_OFST 128
#define       MC_CMD_PM_OUT_IPI_4_PRIO2VFIFO_LEN 4
#define       MC_CMD_PM_OUT_IPI_4_PRIO2VFIFO_NUM 8
#define       MC_CMD_PM_OUT_MM_MINIMUM_PRIVATE_POOL_OFST 160
#define       MC_CMD_PM_OUT_MM_MINIMUM_PRIVATE_POOL_LEN 4
#define       MC_CMD_PM_OUT_MM_MINIMUM_PRIVATE_POOL_NUM 32
#define       MC_CMD_PM_OUT_MM_MAXIMUM_MEMORY_OFST 288
#define       MC_CMD_PM_OUT_MM_MAXIMUM_MEMORY_LEN 4
#define       MC_CMD_PM_OUT_MM_MAXIMUM_MEMORY_NUM 32
#define       MC_CMD_PM_OUT_IPI_0_ADD_BUFFER_THR_OFST 416
#define       MC_CMD_PM_OUT_IPI_1_ADD_BUFFER_THR_OFST 420
#define       MC_CMD_PM_OUT_IPI_2_ADD_BUFFER_THR_OFST 424
#define       MC_CMD_PM_OUT_IPI_3_ADD_BUFFER_THR_OFST 428
#define       MC_CMD_PM_OUT_IPI_4_ADD_BUFFER_THR_OFST 432
#define       MC_CMD_PM_OUT_IPI_0_PKT_DISCARD_THR_OFST 436
#define       MC_CMD_PM_OUT_IPI_1_PKT_DISCARD_THR_OFST 440
#define       MC_CMD_PM_OUT_IPI_2_PKT_DISCARD_THR_OFST 444
#define       MC_CMD_PM_OUT_IPI_3_PKT_DISCARD_THR_OFST 448
#define       MC_CMD_PM_OUT_IPI_4_PKT_DISCARD_THR_OFST 452

/* MC_CMD_PM_STATE1_OUT msgresponse */
#define    MC_CMD_PM_STATE1_OUT_LEN 640
#define       MC_CMD_PM_STATE1_OUT_VFIFO_INGR_STATE_OFST 0
#define       MC_CMD_PM_STATE1_OUT_VFIFO_INGR_STATE_LEN 4
#define       MC_CMD_PM_STATE1_OUT_VFIFO_INGR_STATE_NUM 32
#define       MC_CMD_PM_STATE1_OUT_VFIFO_EGR_STATE_OFST 128
#define       MC_CMD_PM_STATE1_OUT_VFIFO_EGR_STATE_LEN 4
#define       MC_CMD_PM_STATE1_OUT_VFIFO_EGR_STATE_NUM 32
#define       MC_CMD_PM_STATE1_OUT_FC_VFIFO_WORD_CNTR_OFST 256
#define       MC_CMD_PM_STATE1_OUT_FC_VFIFO_WORD_CNTR_LEN 4
#define       MC_CMD_PM_STATE1_OUT_FC_VFIFO_WORD_CNTR_NUM 32
#define       MC_CMD_PM_STATE1_OUT_FC_VFIFO_PKT_CNTR_OFST 384
#define       MC_CMD_PM_STATE1_OUT_FC_VFIFO_PKT_CNTR_LEN 4
#define       MC_CMD_PM_STATE1_OUT_FC_VFIFO_PKT_CNTR_NUM 32
#define       MC_CMD_PM_STATE1_OUT_FC_VFIFO_ST_PKT_CNTR_OFST 512
#define       MC_CMD_PM_STATE1_OUT_FC_VFIFO_ST_PKT_CNTR_LEN 4
#define       MC_CMD_PM_STATE1_OUT_FC_VFIFO_ST_PKT_CNTR_NUM 32

/* MC_CMD_PM_STATE2_OUT msgresponse */
#define    MC_CMD_PM_STATE2_OUT_LEN 772
#define       MC_CMD_PM_STATE2_OUT_MM_BUFFER_OFST 0
#define       MC_CMD_PM_STATE2_OUT_MM_BUFFER_LEN 4
#define       MC_CMD_PM_STATE2_OUT_MM_BUFFER_NUM 128
#define       MC_CMD_PM_STATE2_OUT_MM_LINKED_LIST_OFST 512
#define       MC_CMD_PM_STATE2_OUT_MM_LINKED_LIST_LEN 4
#define       MC_CMD_PM_STATE2_OUT_MM_LINKED_LIST_NUM 65

/* MC_CMD_IRQ_TEST_IN msgrequest */
#define    MC_CMD_IRQ_TEST_IN_LEN 8
/* identifies the test */
#define       MC_CMD_IRQ_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_IRQ_TEST_IN_EFTEST_ID_LEN 1
/* MC IRQ test-specific operation */
#define       MC_CMD_IRQ_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_IRQ_TEST_IN_EFTEST_OP_LEN 1
/* enum: cop0 read write. */
#define          MC_CMD_IRQ_TEST_IN_COP0_READ_WRITE  0x0
/* enum: Shadow REG select */
#define          MC_CMD_IRQ_TEST_IN_SHADOW_REG_SELECT  0x1
/* enum: Wakeup timer. */
#define          MC_CMD_IRQ_TEST_IN_WAKEUP_TIMER  0x2
/* enum: Timer IRQ. */
#define          MC_CMD_IRQ_TEST_IN_TIMER_IRQ  0x3
/* enum: Timer wait. */
#define          MC_CMD_IRQ_TEST_IN_TIMER_WAIT  0x4
/* enum: IRQ disable. */
#define          MC_CMD_IRQ_TEST_IN_IRQ_DISABLE  0x5
/* enum: IRQ branch. */
#define          MC_CMD_IRQ_TEST_IN_IRQ_BRANCH  0x6
/* enum: IRQ HW MSG. */
#define          MC_CMD_IRQ_TEST_IN_IRQ_HWMSG  0x7
/* enum: IRQ Async run. */
#define          MC_CMD_IRQ_TEST_IN_IRQ_ASYNC_RUN  0x8
/* enum: Illegal access. */
#define          MC_CMD_IRQ_TEST_IN_ILLEGAL_ACCESS  0x9
/* align the arguments to 32 bits */
#define       MC_CMD_IRQ_TEST_IN_EFTEST_PAD_OFST 2
#define       MC_CMD_IRQ_TEST_IN_EFTEST_PAD_LEN 2
/* operation-specific argument */
#define       MC_CMD_IRQ_TEST_IN_EFTEST_ARG_OFST 4

/* MC_CMD_EXPROM_MSG_IN msgrequest */
#define    MC_CMD_EXPROM_MSG_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EXPROM_MSG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EXPROM_MSG_IN_EFTEST_ID_LEN 1
/* EXPROM test-specific operation */
#define       MC_CMD_EXPROM_MSG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EXPROM_MSG_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EXPROM_MSG_IN_OPEN_MSG  0x0 /* enum */
#define          MC_CMD_EXPROM_MSG_IN_CLOSE_MSG  0x1 /* enum */
#define          MC_CMD_EXPROM_MSG_IN_POLL_MSG  0x2 /* enum */
#define          MC_CMD_EXPROM_MSG_IN_SETA_MSG  0x3 /* enum */
#define          MC_CMD_EXPROM_MSG_IN_SETI_MSG  0x4 /* enum */
#define          MC_CMD_EXPROM_MSG_IN_SETP_MSG  0x5 /* enum */
/* align the next field to 32 bits */
#define       MC_CMD_EXPROM_MSG_IN_PAD_OFST 2
#define       MC_CMD_EXPROM_MSG_IN_PAD_LEN 2
/* This is the first parameter */
#define       MC_CMD_EXPROM_MSG_IN_PARAMETER_ONE_OFST 4

/* MC_CMD_EXPROM_MSG_OUT msgresponse: indexed by enum_packet_test_rc */
#define    MC_CMD_EXPROM_MSG_OUT_LENMIN 4
#define    MC_CMD_EXPROM_MSG_OUT_LENMAX 252
#define    MC_CMD_EXPROM_MSG_OUT_LEN(num) (0+4*(num))
#define       MC_CMD_EXPROM_MSG_OUT_TEST_RESULTS_OFST 0
#define       MC_CMD_EXPROM_MSG_OUT_TEST_RESULTS_LEN 4
#define       MC_CMD_EXPROM_MSG_OUT_TEST_RESULTS_MINNUM 1
#define       MC_CMD_EXPROM_MSG_OUT_TEST_RESULTS_MAXNUM 63

/* MC_CMD_PDMA_TEST_IN msgrequest */
#define    MC_CMD_PDMA_TEST_IN_LENMIN 8
#define    MC_CMD_PDMA_TEST_IN_LENMAX 252
#define    MC_CMD_PDMA_TEST_IN_LEN(num) (4+4*(num))
/* identifies the test */
#define       MC_CMD_PDMA_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_PDMA_TEST_IN_EFTEST_ID_LEN 1
/* PDMA test-specific operation */
#define       MC_CMD_PDMA_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_PDMA_TEST_IN_EFTEST_OP_LEN 1
#define          MC_CMD_PDMA_TEST_IN_GET_STATE  0x0 /* enum */
#define          MC_CMD_PDMA_TEST_IN_MEMTEST  0x1 /* enum */
#define          MC_CMD_PDMA_TEST_IN_BUFCONF  0x2 /* enum */
#define          MC_CMD_PDMA_TEST_IN_LOOPINIT  0x3 /* enum */
#define          MC_CMD_PDMA_TEST_IN_LOOPBACK  0x4 /* enum */
#define          MC_CMD_PDMA_TEST_IN_LISTEN  0x5 /* enum */
#define          MC_CMD_PDMA_TEST_IN_CLEANUP  0x6 /* enum */
#define          MC_CMD_PDMA_TEST_IN_RECEIVEINIT  0x7 /* enum */
#define          MC_CMD_PDMA_TEST_IN_RECEIVEEXEC  0x8 /* enum */
#define          MC_CMD_PDMA_TEST_IN_TXDRAIN  0x9 /* enum */
/* align the next field to 32 bits */
#define       MC_CMD_PDMA_TEST_IN_PAD_OFST 2
#define       MC_CMD_PDMA_TEST_IN_PAD_LEN 2
/* indexed by enum pdma_test_variant */
#define       MC_CMD_PDMA_TEST_IN_TEST_VARIANTS_OFST 4
#define       MC_CMD_PDMA_TEST_IN_TEST_VARIANTS_LEN 4
#define       MC_CMD_PDMA_TEST_IN_TEST_VARIANTS_MINNUM 1
#define       MC_CMD_PDMA_TEST_IN_TEST_VARIANTS_MAXNUM 62

/* MC_CMD_PDMA_TEST_OUT msgresponse: indexed by enum_packet_test_rc */
#define    MC_CMD_PDMA_TEST_OUT_LENMIN 4
#define    MC_CMD_PDMA_TEST_OUT_LENMAX 252
#define    MC_CMD_PDMA_TEST_OUT_LEN(num) (0+4*(num))
#define       MC_CMD_PDMA_TEST_OUT_TEST_RESULTS_OFST 0
#define       MC_CMD_PDMA_TEST_OUT_TEST_RESULTS_LEN 4
#define       MC_CMD_PDMA_TEST_OUT_TEST_RESULTS_MINNUM 1
#define       MC_CMD_PDMA_TEST_OUT_TEST_RESULTS_MAXNUM 63

/* MC_CMD_MACSEC_TEST_IN msgrequest */
#define    MC_CMD_MACSEC_TEST_IN_LENMIN 8
#define    MC_CMD_MACSEC_TEST_IN_LENMAX 252
#define    MC_CMD_MACSEC_TEST_IN_LEN(num) (4+4*(num))
/* identifies the test */
#define       MC_CMD_MACSEC_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_MACSEC_TEST_IN_EFTEST_ID_LEN 1
/* MACSEC test-specific operation */
#define       MC_CMD_MACSEC_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_MACSEC_TEST_IN_EFTEST_OP_LEN 1
#define          MC_CMD_MACSEC_TEST_IN_BYPASS_EXTERNAL_TX  0x0 /* enum */
#define          MC_CMD_MACSEC_TEST_IN_BYPASS_INTERNAL_TX  0x1 /* enum */
#define          MC_CMD_MACSEC_TEST_IN_BYPASS_EXTERNAL_RX  0x2 /* enum */
#define          MC_CMD_MACSEC_TEST_IN_BYPASS_INTERNAL_RX  0x3 /* enum */
#define          MC_CMD_MACSEC_TEST_IN_READ_INTERRUPT_BITS  0x4 /* enum */
#define       MC_CMD_MACSEC_TEST_IN_PORT_LBN 16
#define       MC_CMD_MACSEC_TEST_IN_PORT_WIDTH 1
#define       MC_CMD_MACSEC_TEST_IN_ONOFF_LBN 17
#define       MC_CMD_MACSEC_TEST_IN_ONOFF_WIDTH 1
/* align the next field to 32 bits */
#define       MC_CMD_MACSEC_TEST_IN_PAD_LBN 18
#define       MC_CMD_MACSEC_TEST_IN_PAD_WIDTH 14
/* indexed by enum pdma_test_variant */
#define       MC_CMD_MACSEC_TEST_IN_TEST_VARIANTS_OFST 4
#define       MC_CMD_MACSEC_TEST_IN_TEST_VARIANTS_LEN 4
#define       MC_CMD_MACSEC_TEST_IN_TEST_VARIANTS_MINNUM 1
#define       MC_CMD_MACSEC_TEST_IN_TEST_VARIANTS_MAXNUM 62

/* MC_CMD_MACSEC_TEST_OUT msgresponse: indexed by enum_packet_test_rc */
#define    MC_CMD_MACSEC_TEST_OUT_LENMIN 4
#define    MC_CMD_MACSEC_TEST_OUT_LENMAX 252
#define    MC_CMD_MACSEC_TEST_OUT_LEN(num) (0+4*(num))
#define       MC_CMD_MACSEC_TEST_OUT_TEST_RESULTS_OFST 0
#define       MC_CMD_MACSEC_TEST_OUT_TEST_RESULTS_LEN 4
#define       MC_CMD_MACSEC_TEST_OUT_TEST_RESULTS_MINNUM 1
#define       MC_CMD_MACSEC_TEST_OUT_TEST_RESULTS_MAXNUM 63

/* MC_CMD_FILTER_ALLOC_IN msgrequest */
#define    MC_CMD_FILTER_ALLOC_IN_LEN 92
/* identifies the test */
#define       MC_CMD_FILTER_ALLOC_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_ALLOC_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_ALLOC_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_ALLOC_IN_EFEST_OP_LEN 1
/* enum: Allocate the first available rule of the specified type */
#define          MC_CMD_FILTER_ALLOC_IN_ALLOC  0x0
/* enum: Allocate a specific rule id if available */
#define          MC_CMD_FILTER_ALLOC_IN_ALLOC_ID  0x1
/* enum: Check whether a rule is allocated */
#define          MC_CMD_FILTER_ALLOC_IN_IS_ALLOCATED  0x2
/* enum: Free an allocation rule */
#define          MC_CMD_FILTER_ALLOC_IN_FREE  0x3
/* enum: Lock all filter rules */
#define          MC_CMD_FILTER_ALLOC_IN_EXCLUSIVE_LOCK  0x4
/* enum: Free exclusive lock */
#define          MC_CMD_FILTER_ALLOC_IN_EXCLUSIVE_FREE  0x5
/* enum: Free all rules allocated by the firmware */
#define          MC_CMD_FILTER_ALLOC_IN__FREE_FW_ALLOCATED  0x6
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_ALLOC_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_ALLOC_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_ALLOC_IN_PORT_OFST 4
/* enum: LAN0 */
#define          MC_CMD_FILTER_ALLOC_IN_PORT0  0x0
/* enum: LAN1 */
#define          MC_CMD_FILTER_ALLOC_IN_PORT1  0x1
/* enum: NCSI */
#define          MC_CMD_FILTER_ALLOC_IN_NCSI  0x2
/* enum: RXDP */
#define          MC_CMD_FILTER_ALLOC_IN_RXDP  0x3
/* The requested rule id (for OP==ALLOC_ID) */
#define       MC_CMD_FILTER_ALLOC_IN_RULE_ID_OFST 8
/* The filter type (for OP==ALLOC || OP==ALLOC_ID) */
#define       MC_CMD_FILTER_ALLOC_IN_TYPE_OFST 12
/* enum: FILTER_TYPE_STRUCTURED */
#define          MC_CMD_FILTER_ALLOC_IN_FILTER_TYPE_STRUCTURED  0x0
/* enum: FILTER_TYPE_MAC_VLAN */
#define          MC_CMD_FILTER_ALLOC_IN_FILTER_TYPE_MAC_VLAN  0x1
/* enum: FILTER_TYPE_MULTICAST_VLAN */
#define          MC_CMD_FILTER_ALLOC_IN_FILTER_TYPE_MULTICAST_VLAN  0x2
/* enum: FILTER_TYPE_PROMISCUOUS */
#define          MC_CMD_FILTER_ALLOC_IN_FILTER_TYPE_PROMISCUOUS  0x10
/* enum: FILTER_TYPE_SRC_MAC */
#define          MC_CMD_FILTER_ALLOC_IN_FILTER_TYPE_SRC_MAC  0x12
/* enum: FILTER_TYPE_DST_MAC */
#define          MC_CMD_FILTER_ALLOC_IN_FILTER_TYPE_DST_MAC  0x13
/* enum: FILTER_TYPE_BROADCAST */
#define          MC_CMD_FILTER_ALLOC_IN_FILTER_TYPE_BROADCAST  0x14
/* enum: FILTER_TYPE_MULTICAST */
#define          MC_CMD_FILTER_ALLOC_IN_FILTER_TYPE_MULTICAST  0x15
/* Destination to which all received packets should be sent (for OP==ALLOC ||
 * OP==ALLOC_ID || OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_ECHO_PORT_OFST 16
/* enum: source */
#define          MC_CMD_FILTER_ALLOC_IN_SRC  0x10
/* enum: none */
#define          MC_CMD_FILTER_ALLOC_IN_NONE  -0x1
/*            Other enum values, see field(s): */
/*               MC_CMD_FILTER_ALLOC_IN/PORT */
/* Destination to which all received packets should be sent (for OP==ALLOC ||
 * OP==ALLOC_ID || OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_ECHO_MACADDR_OFST 20
#define       MC_CMD_FILTER_ALLOC_IN_ECHO_MACADDR_LEN 6
#define       MC_CMD_FILTER_ALLOC_IN_ECHO_SRC_OFST 26
#define       MC_CMD_FILTER_ALLOC_IN_ECHO_SRC_LEN 1
#define          MC_CMD_FILTER_ALLOC_IN_SRC_RX0       0x0 /* enum */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_RX1       0x1 /* enum */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_RX2       0x2 /* enum */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_RX3       0x3 /* enum */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_RX0_MC    0x4 /* enum */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_RX1_MC    0x5 /* enum */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_RX2_MC    0x6 /* enum */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_RX3_MC    0x7 /* enum */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_TX0       0x8 /* enum */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_TX1       0x9 /* enum */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_TX2       0xa /* enum */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_TX3       0xb /* enum */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_MC_VTBL0  0xe /* enum */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_MC_VTBL1  0xf /* enum */
/* enum: Leave the value as received */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_SRC       0x10
/* enum: Translate 0/1/2/3 to 4/5/6/7 */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_FWD       0x11
/* alignment */
#define       MC_CMD_FILTER_ALLOC_IN_ECHO_MACADDR_RSVD_OFST 27
#define       MC_CMD_FILTER_ALLOC_IN_ECHO_MACADDR_RSVD_LEN 1
/* Number of expected destination mac addresses (for OP==ALLOC || OP==ALLOC_ID
 * || OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR_COUNT_OFST 28
/* Expected destination mac address 0 (for OP==ALLOC || OP==ALLOC_ID ||
 * OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR0_OFST 32
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR0_LEN 6
/* Expected destination mac address 1 (for OP==ALLOC || OP==ALLOC_ID ||
 * OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR1_OFST 38
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR1_LEN 6
/* Expected destination mac address 2 (for OP==ALLOC || OP==ALLOC_ID ||
 * OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR2_OFST 44
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR2_LEN 6
/* Expected destination mac address 3 (for OP==ALLOC || OP==ALLOC_ID ||
 * OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR3_OFST 50
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR3_LEN 6
/* Number of expected source mac addresses (for OP==ALLOC || OP==ALLOC_ID ||
 * OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR_COUNT_OFST 56
/* Expected source mac address 0 (for OP==ALLOC || OP==ALLOC_ID ||
 * OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR0_OFST 60
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR0_LEN 6
/* Expected source mac address 1 (for OP==ALLOC || OP==ALLOC_ID ||
 * OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR1_OFST 66
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR1_LEN 6
/* Expected source mac address 2 (for OP==ALLOC || OP==ALLOC_ID ||
 * OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR2_OFST 72
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR2_LEN 6
/* Expected source mac address 3 (for OP==ALLOC || OP==ALLOC_ID ||
 * OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR3_OFST 78
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR3_LEN 6
/* Expected filter info (for OP==ALLOC || OP==ALLOC_ID || OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_FLTR_OFST 84
#define       MC_CMD_FILTER_ALLOC_IN_EXP_FLTR_LEN 2
/* enum: Set the EXP_FLTR value automatically */
#define          MC_CMD_FILTER_ALLOC_IN_EXP_FLTR_AUTO  0x400
/* alignment */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_FLTR_RSVD_OFST 86
#define       MC_CMD_FILTER_ALLOC_IN_EXP_FLTR_RSVD_LEN 2
#define       MC_CMD_FILTER_ALLOC_IN_EXP_FLAGS_OFST 88
/* enum: flag if destination mac matches */
#define          MC_CMD_FILTER_ALLOC_IN_FLAG_DST_MACADDR_MATCH  0x1
/* enum: flag if source mac matches */
#define          MC_CMD_FILTER_ALLOC_IN_FLAG_SRC_MACADDR_MATCH  0x2
/* enum: flag if only expected filter bits are set */
#define          MC_CMD_FILTER_ALLOC_IN_FLAG_FLTR_MATCH_EXACT  0x4
/* enum: flag if all expected filter bits are set */
#define          MC_CMD_FILTER_ALLOC_IN_FLAG_FLTR_MATCH_ALL  0x8
/* enum: drop if destination mac doesn't match */
#define          MC_CMD_FILTER_ALLOC_IN_DROP_DST_MACADDR_MATCH  0x10
/* enum: drop if source mac doesn't match */
#define          MC_CMD_FILTER_ALLOC_IN_DROP_SRC_MACADDR_MATCH  0x20
/* enum: drop unless only expected filter bits are set */
#define          MC_CMD_FILTER_ALLOC_IN_DROP_FLTR_MATCH_EXACT  0x40
/* enum: drop unless all expected filter bits are set */
#define          MC_CMD_FILTER_ALLOC_IN_DROP_FLTR_MATCH_ALL  0x80
/* enum: include filter info */
#define          MC_CMD_FILTER_ALLOC_IN_INCLUDE_FLTR  0x100

/* MC_CMD_FILTER_ALLOC_OUT msgresponse */
#define    MC_CMD_FILTER_ALLOC_OUT_LEN 4
/* The allocated rule_id. negative means failure (for OP==ALLOC || OP==ALLOC_ID
 * || OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_OUT_RULE_ID_OFST 0
/* Non-zero means allocated (for OP==IS_ALLOCATED) */
#define       MC_CMD_FILTER_ALLOC_OUT_ALLOCATED_OFST 0

/* MC_CMD_FILTER_SET_MATCH_EXACT_IN msgrequest */
#define    MC_CMD_FILTER_SET_MATCH_EXACT_IN_LEN 16
/* identifies the test */
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_EFEST_OP_LEN 1
/* enum: Set a mac/vlan filter */
#define          MC_CMD_FILTER_SET_MATCH_EXACT_IN_SET_MATCH_EXACT  0x7
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_PORT_OFST 4
/* The requested filter id */
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_RULE_ID_OFST 8
/* Exact match */
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_EXACT_OFST 12

/* MC_CMD_FILTER_SET_MATCH_EXACT_OUT msgresponse */
#define    MC_CMD_FILTER_SET_MATCH_EXACT_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_SET_MATCH_EXACT_OUT_STATUS_OFST 0

/* MC_CMD_FILTER_SET_STRUCTURED_IN msgrequest */
#define    MC_CMD_FILTER_SET_STRUCTURED_IN_LEN 332
/* identifies the test */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_EFEST_OP_LEN 1
/* enum: Set a structured filter */
#define          MC_CMD_FILTER_SET_STRUCTURED_IN_SET_STRUCTURED  0x8
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_PORT_OFST 4
/* The requested filter id */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_RULE_ID_OFST 8
/* mode */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_MODE_OFST 12
/* enum: Simple */
#define          MC_CMD_FILTER_SET_STRUCTURED_IN_MODE_SIMPLE  0x0
/* enum: Layered */
#define          MC_CMD_FILTER_SET_STRUCTURED_IN_MODE_LAYERED  0x1
/* l2_ofst */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L2_OFST_OFST 16
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L2_OFST_LEN 2
/* l2_size */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L2_SIZE_OFST 18
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L2_SIZE_LEN 2
/* l2_MASK */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L2_MASK_OFST 20
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L2_MASK_LEN 16
/* l3_ofst */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L3_OFST_OFST 36
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L3_OFST_LEN 2
/* l3_size */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L3_SIZE_OFST 38
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L3_SIZE_LEN 2
/* l3_MASK */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L3_MASK_OFST 40
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L3_MASK_LEN 16
/* l4_ofst */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L4_OFST_OFST 56
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L4_OFST_LEN 2
/* l4_size */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L4_SIZE_OFST 58
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L4_SIZE_LEN 2
/* l4_MASK */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L4_MASK_OFST 60
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L4_MASK_LEN 16
/* vals */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_VALS_OFST 76
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_VALS_LEN 256

/* MC_CMD_FILTER_SET_STRUCTURED_OUT msgresponse */
#define    MC_CMD_FILTER_SET_STRUCTURED_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_SET_STRUCTURED_OUT_STATUS_OFST 0

/* MC_CMD_FILTER_SET_MAC_VLAN_IN msgrequest */
#define    MC_CMD_FILTER_SET_MAC_VLAN_IN_LEN 26
/* identifies the test */
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_EFEST_OP_LEN 1
/* enum: Set a mac/vlan filter */
#define          MC_CMD_FILTER_SET_MAC_VLAN_IN_SET_MAC_VLAN  0x9
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_PORT_OFST 4
/* The requested filter id */
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_RULE_ID_OFST 8
/* destination mac address */
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_DST_MACADDR_OFST 12
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_DST_MACADDR_LEN 6
/* align vlan_match_enable to 32 bits */
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_DST_MACADDR_RSVD_OFST 18
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_DST_MACADDR_RSVD_LEN 2
/* vlan_match_enable */
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_VLAN_MATCH_ENABLE_OFST 20
/* vlan */
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_VLAN_OFST 24
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_VLAN_LEN 2
/* enum: No VLAN tag */
#define          MC_CMD_FILTER_SET_MAC_VLAN_IN_VLAN_NONE  0x1000

/* MC_CMD_FILTER_SET_MAC_VLAN_OUT msgresponse */
#define    MC_CMD_FILTER_SET_MAC_VLAN_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_SET_MAC_VLAN_OUT_STATUS_OFST 0

/* MC_CMD_FILTER_SET_MULTICAST_VLAN_IN msgrequest */
#define    MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_LEN 18
/* identifies the test */
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_EFEST_OP_LEN 1
/* enum: Set a multicast/vlan filter */
#define          MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_SET_MULTICAST_VLAN  0xa
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_PORT_OFST 4
/* The requested filter id */
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_RULE_ID_OFST 8
/* vlan_match_enable */
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_VLAN_MATCH_ENABLE_OFST 12
/* vlan */
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_VLAN_OFST 16
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_VLAN_LEN 2
/* enum: No VLAN tag */
#define          MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_VLAN_NONE  0x1000

/* MC_CMD_FILTER_SET_MULTICAST_VLAN_OUT msgresponse */
#define    MC_CMD_FILTER_SET_MULTICAST_VLAN_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_OUT_STATUS_OFST 0

/* MC_CMD_FILTER_SET_PROMISCUOUS_IN msgrequest */
#define    MC_CMD_FILTER_SET_PROMISCUOUS_IN_LEN 12
/* identifies the test */
#define       MC_CMD_FILTER_SET_PROMISCUOUS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_SET_PROMISCUOUS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_SET_PROMISCUOUS_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_SET_PROMISCUOUS_IN_EFEST_OP_LEN 1
/* enum: Set a promiscuous filter */
#define          MC_CMD_FILTER_SET_PROMISCUOUS_IN_SET_PROMISCUOUS  0xb
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_SET_PROMISCUOUS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_SET_PROMISCUOUS_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_SET_PROMISCUOUS_IN_PORT_OFST 4
/* The requested filter id */
#define       MC_CMD_FILTER_SET_PROMISCUOUS_IN_RULE_ID_OFST 8

/* MC_CMD_FILTER_SET_PROMISCUOUS_OUT msgresponse */
#define    MC_CMD_FILTER_SET_PROMISCUOUS_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_SET_PROMISCUOUS_OUT_STATUS_OFST 0

/* MC_CMD_FILTER_SET_SRC_MAC_IN msgrequest */
#define    MC_CMD_FILTER_SET_SRC_MAC_IN_LEN 18
/* identifies the test */
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_EFEST_OP_LEN 1
/* enum: Set a mac/vlan filter */
#define          MC_CMD_FILTER_SET_SRC_MAC_IN_SET_SRC_MAC  0xc
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_PORT_OFST 4
/* The requested filter id */
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_RULE_ID_OFST 8
/* source mac address */
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_MACADDR_OFST 12
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_MACADDR_LEN 6

/* MC_CMD_FILTER_SET_SRC_MAC_OUT msgresponse */
#define    MC_CMD_FILTER_SET_SRC_MAC_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_SET_SRC_MAC_OUT_STATUS_OFST 0

/* MC_CMD_FILTER_SET_DST_MAC_IN msgrequest */
#define    MC_CMD_FILTER_SET_DST_MAC_IN_LEN 18
/* identifies the test */
#define       MC_CMD_FILTER_SET_DST_MAC_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_SET_DST_MAC_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_SET_DST_MAC_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_SET_DST_MAC_IN_EFEST_OP_LEN 1
/* enum: Set a mac/vlan filter */
#define          MC_CMD_FILTER_SET_DST_MAC_IN_SET_DST_MAC  0xd
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_SET_DST_MAC_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_SET_DST_MAC_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_SET_DST_MAC_IN_PORT_OFST 4
/* The requested filter id */
#define       MC_CMD_FILTER_SET_DST_MAC_IN_RULE_ID_OFST 8
/* destination mac address */
#define       MC_CMD_FILTER_SET_DST_MAC_IN_MACADDR_OFST 12
#define       MC_CMD_FILTER_SET_DST_MAC_IN_MACADDR_LEN 6

/* MC_CMD_FILTER_SET_DST_MAC_OUT msgresponse */
#define    MC_CMD_FILTER_SET_DST_MAC_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_SET_DST_MAC_OUT_STATUS_OFST 0

/* MC_CMD_FILTER_SET_BROADCAST_IN msgrequest */
#define    MC_CMD_FILTER_SET_BROADCAST_IN_LEN 12
/* identifies the test */
#define       MC_CMD_FILTER_SET_BROADCAST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_SET_BROADCAST_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_SET_BROADCAST_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_SET_BROADCAST_IN_EFEST_OP_LEN 1
/* enum: Set a promiscuous filter */
#define          MC_CMD_FILTER_SET_BROADCAST_IN_SET_BROADCAST  0xe
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_SET_BROADCAST_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_SET_BROADCAST_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_SET_BROADCAST_IN_PORT_OFST 4
/* The requested filter id */
#define       MC_CMD_FILTER_SET_BROADCAST_IN_RULE_ID_OFST 8

/* MC_CMD_FILTER_SET_BROADCAST_OUT msgresponse */
#define    MC_CMD_FILTER_SET_BROADCAST_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_SET_BROADCAST_OUT_STATUS_OFST 0

/* MC_CMD_FILTER_SET_MULTICAST_IN msgrequest */
#define    MC_CMD_FILTER_SET_MULTICAST_IN_LEN 12
/* identifies the test */
#define       MC_CMD_FILTER_SET_MULTICAST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_SET_MULTICAST_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_SET_MULTICAST_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_SET_MULTICAST_IN_EFEST_OP_LEN 1
/* enum: Set a promiscuous filter */
#define          MC_CMD_FILTER_SET_MULTICAST_IN_SET_MULTICAST  0xf
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_SET_MULTICAST_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_SET_MULTICAST_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_SET_MULTICAST_IN_PORT_OFST 4
/* The requested filter id */
#define       MC_CMD_FILTER_SET_MULTICAST_IN_RULE_ID_OFST 8

/* MC_CMD_FILTER_SET_MULTICAST_OUT msgresponse */
#define    MC_CMD_FILTER_SET_MULTICAST_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_SET_MULTICAST_OUT_STATUS_OFST 0

/* MC_CMD_FILTER_ENABLE_IN msgrequest */
#define    MC_CMD_FILTER_ENABLE_IN_LEN 12
/* identifies the test */
#define       MC_CMD_FILTER_ENABLE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_ENABLE_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_ENABLE_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_ENABLE_IN_EFEST_OP_LEN 1
/* enum: Enable */
#define          MC_CMD_FILTER_ENABLE_IN_ENABLE  0x10
/* enum: Disable */
#define          MC_CMD_FILTER_ENABLE_IN_DISABLE  0x11
/* enum: Enabled */
#define          MC_CMD_FILTER_ENABLE_IN_IS_ENABLED  0x12
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_ENABLE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_ENABLE_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_ENABLE_IN_PORT_OFST 4
/* The requested filter id */
#define       MC_CMD_FILTER_ENABLE_IN_RULE_ID_OFST 8

/* MC_CMD_FILTER_ENABLE_OUT msgresponse */
#define    MC_CMD_FILTER_ENABLE_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_ENABLE_OUT_STATUS_OFST 0
/* Non-zero means failure */
#define       MC_CMD_FILTER_ENABLE_OUT_ENABLED_OFST 0

/* MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN msgrequest */
#define    MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_LEN 80
/* identifies the test */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_EFEST_OP_LEN 1
/* enum: Write a structured hw filter */
#define          MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_WRITE_HW_FILTER_STRUCTURED  0x13
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_PORT_OFST 4
/* The requested filter id */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_FILTER_IDX_OFST 8
/* mode */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_MODE_OFST 12
/* enum: Simple */
#define          MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_MODE_SIMPLE  0x0
/* enum: Layered */
#define          MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_MODE_LAYERED  0x1
/* key0 */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_KEY0_OFST 16
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_KEY0_LEN 2
/* key1 */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_KEY1_OFST 18
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_KEY1_LEN 2
/* l2_size */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L2_SIZE_OFST 20
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L2_SIZE_LEN 2
/* align the mask to 32 bits */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L2_SIZE_RSVD_OFST 22
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L2_SIZE_RSVD_LEN 2
/* l2_MASK */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L2_MASK_OFST 24
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L2_MASK_LEN 16
/* l3_size */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L3_SIZE_OFST 40
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L3_SIZE_LEN 2
/* align the mask to 32 bits */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L3_SIZE_RSVD_OFST 42
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L3_SIZE_RSVD_LEN 2
/* l3_mask */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L3_MASK_OFST 44
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L3_MASK_LEN 16
/* l4_size */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L4_SIZE_OFST 60
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L4_SIZE_LEN 2
/* align the mask to 32 bits */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L4_SIZE_RSVD_OFST 62
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L4_SIZE_RSVD_LEN 2
/* l4_mask */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L4_MASK_OFST 64
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L4_MASK_LEN 16

/* MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN msgrequest */
#define    MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_LEN 12
/* identifies the test */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_EFEST_OP_LEN 1
/* enum: Write the initial crc value */
#define          MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_WRITE_HW_FILTER_VLAN_CRC_INIT  0x14
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_PORT_OFST 4
/* The initial crc value */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_CRC_INIT_OFST 8

/* MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN msgrequest */
#define    MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_LEN 22
/* identifies the test */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_EFEST_OP_LEN 1
/* enum: Write a mac/vlan hw filter */
#define          MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_WRITE_HW_FILTER_MAC_VLAN  0x15
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_PORT_OFST 4
/* The requested filter id */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_FILTER_IDX_OFST 8
/* enable */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_ENABLE_OFST 12
/* tagged_hash_mode */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_TAGGED_HASH_MODE_OFST 16
/* key */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_KEY_OFST 20
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_KEY_LEN 2
/* enum: No VLAN tag */
#define          MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_VLAN_NONE  0x1000
/* enum: Don't care placeholder */
#define          MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_VLAN_DONT_CARE  0x2000

/* MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN msgrequest */
#define    MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_LEN 22
/* identifies the test */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_EFEST_OP_LEN 1
/* enum: Write a multicast/vlan hw filter */
#define          MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_WRITE_HW_FILTER_MULTICAST_VLAN  0x16
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_PORT_OFST 4
/* The requested filter id */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_FILTER_IDX_OFST 8
/* enable */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_ENABLE_OFST 12
/* vlan_match_enable */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_VLAN_MATCH_ENABLE_OFST 16
/* vlan */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_VLAN_OFST 20
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_VLAN_LEN 2
/* enum: No VLAN tag */
#define          MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_VLAN_NONE  0x1000

/* MC_CMD_MC2MC_TEST_IN msgrequest */
#define    MC_CMD_MC2MC_TEST_IN_LEN 4
/* identifies the test */
#define       MC_CMD_MC2MC_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_MC2MC_TEST_IN_EFTEST_ID_LEN 1
/* MC2MC test-specific operation */
#define       MC_CMD_MC2MC_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_MC2MC_TEST_IN_EFTEST_OP_LEN 1
#define          MC_CMD_MC2MC_TEST_IN_GPIO_HANDSHAKE  0x0 /* enum */
/* align the next field to 32 bits */
#define       MC_CMD_MC2MC_TEST_IN_PAD_OFST 2
#define       MC_CMD_MC2MC_TEST_IN_PAD_LEN 2

/* MC_CMD_CNTAG_TEST_IN msgrequest */
#define    MC_CMD_CNTAG_TEST_IN_LEN 4
/* identifies the test */
#define       MC_CMD_CNTAG_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_CNTAG_TEST_IN_EFTEST_ID_LEN 1
/* CNTAG test-specific operation */
#define       MC_CMD_CNTAG_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_CNTAG_TEST_IN_EFTEST_OP_LEN 1
#define          MC_CMD_CNTAG_TEST_IN_CNTAG_OFF  0x0 /* enum */
#define          MC_CMD_CNTAG_TEST_IN_CNTAG_ON   0x1 /* enum */
/* The affected QID (NOTE that this needs to be already INITed) */
#define       MC_CMD_CNTAG_TEST_IN_QID_OFST 2
#define       MC_CMD_CNTAG_TEST_IN_QID_LEN 2

/* MC_CMD_PD_TEST_IN msgrequest */
#define    MC_CMD_PD_TEST_IN_LEN 28
/* identifies the test */
#define       MC_CMD_PD_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_PD_TEST_IN_EFTEST_ID_LEN 1
/* PD test-specific operation */
#define       MC_CMD_PD_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_PD_TEST_IN_EFTEST_OP_LEN 1
#define          MC_CMD_PD_TEST_IN_SPAM_VECTOR_TABLE_OFF  0x0 /* enum */
#define          MC_CMD_PD_TEST_IN_SPAM_VECTOR_TABLE_ON   0x1 /* enum */
#define          MC_CMD_PD_TEST_IN_SAVE_VECTOR_TABLE  0x2 /* enum */
#define          MC_CMD_PD_TEST_IN_RESTORE_VECTOR_TABLE  0x3 /* enum */
#define          MC_CMD_PD_TEST_IN_APPLY_LUE_PARAM_TWEAK  0x4 /* enum */
#define          MC_CMD_PD_TEST_IN_PER_PORT_HR_CONFIG_ON  0x5 /* enum */
#define          MC_CMD_PD_TEST_IN_PER_PORT_HR_CONFIG_OFF  0x6 /* enum */
#define          MC_CMD_PD_TEST_IN_LUE_FORCED_DEPTH  0x7 /* enum */
#define          MC_CMD_PD_TEST_IN_SPAM_EXC_REQ_OFF  0x8 /* enum */
#define          MC_CMD_PD_TEST_IN_SPAM_EXC_REQ_ON   0x9 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_PD_TEST_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_PD_TEST_IN_EFTEST_OP_RSVD_LEN 2
/* Whirlpool rounds for fast hash (RX PD), or 0xffffffff for default */
#define       MC_CMD_PD_TEST_IN_RX_WHASH_FAST_CYCLES_OFST 4
/* Whirlpool rounds for slow hash (RX PD), or 0xffffffff for default */
#define       MC_CMD_PD_TEST_IN_RX_WHASH_SLOW_CYCLES_OFST 8
/* Whirlpool rounds for fast hash (TX PD), or 0xffffffff for default */
#define       MC_CMD_PD_TEST_IN_TX_WHASH_FAST_CYCLES_OFST 12
/* Whirlpool rounds for slow hash (TX PD), or 0xffffffff for default */
#define       MC_CMD_PD_TEST_IN_TX_WHASH_SLOW_CYCLES_OFST 16
/* LUE max hops, or 0xffffffff for default */
#define       MC_CMD_PD_TEST_IN_LUE_MAX_HOPS_OFST 20
/* LUE match request almost-full cycle threshold, or 0xffffffff for default */
#define       MC_CMD_PD_TEST_IN_LUE_AF_FIFO_THRESHOLD_OFST 24

/* MC_CMD_PORT_SETTINGS_IN msgrequest */
#define    MC_CMD_PORT_SETTINGS_IN_LEN 9
/* identifies the test */
#define       MC_CMD_PORT_SETTINGS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_PORT_SETTINGS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_PORT_SETTINGS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_PORT_SETTINGS_IN_EFTEST_OP_LEN 1
/* enum: Apply the supplied settings */
#define          MC_CMD_PORT_SETTINGS_IN_APPLY  0x0
#define       MC_CMD_PORT_SETTINGS_IN_LOOPBACK_MODE_OFST 2
#define       MC_CMD_PORT_SETTINGS_IN_LOOPBACK_MODE_LEN 1
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_NONE  0x0 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_DATA  0x1 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_GMAC  0x2 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_XGMII  0x3 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_XGXS  0x4 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_XAUI  0x5 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_GMII  0x6 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_SGMII  0x7 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_XGBR  0x8 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_XFI  0x9 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_XAUI_FAR  0xa /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_GMII_FAR  0xb /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_SGMII_FAR  0xc /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_XFI_FAR  0xd /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_GPHY  0xe /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_PHYXS  0xf /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_PCS  0x10 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_PMAPMD  0x11 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_XPORT  0x12 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_XGMII_WS  0x13 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_XAUI_WS  0x14 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_XAUI_WS_FAR  0x15 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_XAUI_WS_NEAR  0x16 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_GMII_WS  0x17 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_XFI_WS  0x18 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_XFI_WS_FAR  0x19 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_LOOPBACK_PHYXS_WS  0x1a /* enum */
#define       MC_CMD_PORT_SETTINGS_IN_SPEED_SELECT_OFST 3
#define       MC_CMD_PORT_SETTINGS_IN_SPEED_SELECT_LEN 1
#define          MC_CMD_PORT_SETTINGS_IN_SPEED_100M  0x0 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_SPEED_1G    0x1 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_SPEED_10G   0x2 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_SPEED_40G   0x3 /* enum */
/* 16-bit numeric value specifying the MTU for this port. */
#define       MC_CMD_PORT_SETTINGS_IN_MTU_OFST 4
#define       MC_CMD_PORT_SETTINGS_IN_MTU_LEN 2
#define       MC_CMD_PORT_SETTINGS_IN_MISC_OFST 6
#define       MC_CMD_PORT_SETTINGS_IN_MISC_LEN 1
#define        MC_CMD_PORT_SETTINGS_IN_CRC_APPEND_LBN 0
#define        MC_CMD_PORT_SETTINGS_IN_CRC_APPEND_WIDTH 1
#define        MC_CMD_PORT_SETTINGS_IN_CRC_FORWARD_LBN 1
#define        MC_CMD_PORT_SETTINGS_IN_CRC_FORWARD_WIDTH 1
#define        MC_CMD_PORT_SETTINGS_IN_PCSCLK_333_LBN 2
#define        MC_CMD_PORT_SETTINGS_IN_PCSCLK_333_WIDTH 1
#define        MC_CMD_PORT_SETTINGS_IN_PCSCLK_625_LBN 3
#define        MC_CMD_PORT_SETTINGS_IN_PCSCLK_625_WIDTH 1
#define        MC_CMD_PORT_SETTINGS_IN_CT_STFWD_LBN 4
#define        MC_CMD_PORT_SETTINGS_IN_CT_STFWD_WIDTH 1
#define        MC_CMD_PORT_SETTINGS_IN_CT_FORCE_LBN 5
#define        MC_CMD_PORT_SETTINGS_IN_CT_FORCE_WIDTH 1
#define        MC_CMD_PORT_SETTINGS_IN_SPARE6_LBN 6
#define        MC_CMD_PORT_SETTINGS_IN_SPARE6_WIDTH 1
#define        MC_CMD_PORT_SETTINGS_IN_SPARE7_LBN 7
#define        MC_CMD_PORT_SETTINGS_IN_SPARE7_WIDTH 1
#define       MC_CMD_PORT_SETTINGS_IN_MACSEC_MODE_OFST 7
#define       MC_CMD_PORT_SETTINGS_IN_MACSEC_MODE_LEN 1
#define          MC_CMD_PORT_SETTINGS_IN_BYPASS_EXT  0x0 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_BYPASS_TXI  0x1 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_BYPASS_RXI  0x2 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_BYPASS_INT  0x3 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_BYPASS_ENC  0x4 /* enum */
#define       MC_CMD_PORT_SETTINGS_IN_FC_MODE_OFST 8
#define       MC_CMD_PORT_SETTINGS_IN_FC_MODE_LEN 1
#define          MC_CMD_PORT_SETTINGS_IN_FC_NONE  0x0 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_FC_LEGACY  0x1 /* enum */
#define          MC_CMD_PORT_SETTINGS_IN_FC_QBB  0x2 /* enum */

/* MC_CMD_LED_SETTINGS_IN msgrequest */
#define    MC_CMD_LED_SETTINGS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_LED_SETTINGS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_LED_SETTINGS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_LED_SETTINGS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_LED_SETTINGS_IN_EFTEST_OP_LEN 1
/* enum: Apply the supplied settings */
#define          MC_CMD_LED_SETTINGS_IN_APPLY  0x0
/* LEDs are numbered 0-7. */
#define       MC_CMD_LED_SETTINGS_IN_LED_NUMBER_OFST 2
#define       MC_CMD_LED_SETTINGS_IN_LED_NUMBER_LEN 1
#define       MC_CMD_LED_SETTINGS_IN_LED_MODE_OFST 3
#define       MC_CMD_LED_SETTINGS_IN_LED_MODE_LEN 1
#define          MC_CMD_LED_SETTINGS_IN_LEDMODE_ALWAYS_OFF  0x0 /* enum */
#define          MC_CMD_LED_SETTINGS_IN_LEDMODE_ALWAYS_ON  0x1 /* enum */
#define          MC_CMD_LED_SETTINGS_IN_LEDMODE_INACT_OFF_ACT_ON  0x2 /* enum */
#define          MC_CMD_LED_SETTINGS_IN_LEDMODE_INACT_OFF_ACT_FLASH  0x3 /* enum */
#define          MC_CMD_LED_SETTINGS_IN_LEDMODE_INACT_ON_ACT_FLASH  0x4 /* enum */
#define          MC_CMD_LED_SETTINGS_IN_LEDMODE_INACT_OFF_TX_FLASH  0x5 /* enum */
#define          MC_CMD_LED_SETTINGS_IN_LEDMODE_INACT_OFF_RX_FLASH  0x6 /* enum */
#define          MC_CMD_LED_SETTINGS_IN_LEDMODE_ALWAYS_FLASH  0x7 /* enum */
#define       MC_CMD_LED_SETTINGS_IN_LED_SOURCE_OFST 4
#define       MC_CMD_LED_SETTINGS_IN_LED_SOURCE_LEN 1
#define          MC_CMD_LED_SETTINGS_IN_LEDSRC_LOWSPEED  0x0 /* enum */
#define          MC_CMD_LED_SETTINGS_IN_LEDSRC_HIGHSPEED  0x1 /* enum */
/* 8-bit value specifying the LED flash sample frequency (if enabled). */
#define       MC_CMD_LED_SETTINGS_IN_LED_SAMPLE_FREQUENCY_OFST 5
#define       MC_CMD_LED_SETTINGS_IN_LED_SAMPLE_FREQUENCY_LEN 1
/* 16-bit value specifying the LED flashing frequency (if enabled). */
#define       MC_CMD_LED_SETTINGS_IN_LED_FLASH_FREQUENCY_OFST 6
#define       MC_CMD_LED_SETTINGS_IN_LED_FLASH_FREQUENCY_LEN 2

/* MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN msgrequest */
#define    MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_EFTEST_OP_LEN 1
/* enum: Send LTR message. */
#define          MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_SEND_MSG  0x0
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_PAD_OFST 2
#define       MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_PAD_LEN 2
/* LTR message latency value */
#define       MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_LATENCY_OFST 4

/* MC_CMD_EFTEST_OBFF_TEST_GET_STATE_IN msgrequest */
#define    MC_CMD_EFTEST_OBFF_TEST_GET_STATE_IN_LEN 2
/* identifies the test */
#define       MC_CMD_EFTEST_OBFF_TEST_GET_STATE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_OBFF_TEST_GET_STATE_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_OBFF_TEST_GET_STATE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_OBFF_TEST_GET_STATE_IN_EFTEST_OP_LEN 1
/* enum: Get current OBFF state. */
#define          MC_CMD_EFTEST_OBFF_TEST_GET_STATE_IN_GET_STATE  0x0

/* MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT msgrequest */
#define    MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_LEN 2
/* OBFF state */
#define       MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_STATE_OFST 0
#define       MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_STATE_LEN 1
/* enum: system is in idle low power state */
#define          MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_IDLE  0x0
/* enum: system memory path available for device memory read/write */
#define          MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_OBFF  0x1
/* enum: system fully active for all device actions */
#define          MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_CPU_ACTIVE  0x2
/* enum: OBFF state is not initialised */
#define          MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_INIT  0x3
/* OBFF mode */
#define       MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_MODE_OFST 1
#define       MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_MODE_LEN 1
/* enum: OBFF is disabled */
#define          MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_DISABLE  0x0
/* enum: OBFF is enabled using MSG variation A */
#define          MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_ENABLE_MSGA  0x1
/* enum: OBFF is enabled using MSG variation A */
#define          MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_ENABLE_MSGB  0x2
/* enum: OBFF is enabled using WAKE signaling */
#define          MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_ENABLE_WAKE  0x3

/* MC_CMD_CLOCK_RATIO_IN msgrequest */
#define    MC_CMD_CLOCK_RATIO_IN_LEN 2
/* identifies the test */
#define       MC_CMD_CLOCK_RATIO_IN_EFTEST_ID_OFST 0
#define       MC_CMD_CLOCK_RATIO_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_CLOCK_RATIO_IN_EFTEST_OP_OFST 1
#define       MC_CMD_CLOCK_RATIO_IN_EFTEST_OP_LEN 1
/* enum: Get current clock ratio */
#define          MC_CMD_CLOCK_RATIO_IN_GET_RATIO  0x0

/* MC_CMD_CLOCK_RATIO_OUT msgrequest */
#define    MC_CMD_CLOCK_RATIO_OUT_LEN 2
/* Clock ratio */
#define       MC_CMD_CLOCK_RATIO_OUT_RATIO_OFST 0
#define       MC_CMD_CLOCK_RATIO_OUT_RATIO_LEN 2

/* MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN msgrequest */
#define    MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_LEN 8
/* identifies the test */
#define       MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_EFTEST_ID_OFST 0
#define       MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_EFTEST_OP_OFST 1
#define       MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_EFTEST_OP_LEN 1
/* enum: Raise a power management event */
#define          MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_RAISE_PME  0x0
/* align the arguments to 32 bits */
#define       MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_EFTEST_OP_RSVD_LEN 2
/* The physical function number for which a power management event should be
 * raised
 */
#define       MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_PF_OFST 4

/* MC_CMD_POWER_MGMT_TEST_START_LOG_IN msgrequest */
#define    MC_CMD_POWER_MGMT_TEST_START_LOG_IN_LEN 2
/* identifies the test */
#define       MC_CMD_POWER_MGMT_TEST_START_LOG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_POWER_MGMT_TEST_START_LOG_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_POWER_MGMT_TEST_START_LOG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_POWER_MGMT_TEST_START_LOG_IN_EFTEST_OP_LEN 1
/* enum: Start logging thread to log dstate and lstate changes */
#define          MC_CMD_POWER_MGMT_TEST_START_LOG_IN_START_LOG  0x1

/* MC_CMD_POWER_MGMT_TEST_STOP_LOG_IN msgrequest */
#define    MC_CMD_POWER_MGMT_TEST_STOP_LOG_IN_LEN 2
/* identifies the test */
#define       MC_CMD_POWER_MGMT_TEST_STOP_LOG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_POWER_MGMT_TEST_STOP_LOG_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_POWER_MGMT_TEST_STOP_LOG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_POWER_MGMT_TEST_STOP_LOG_IN_EFTEST_OP_LEN 1
/* enum: Stop logging thread */
#define          MC_CMD_POWER_MGMT_TEST_STOP_LOG_IN_STOP_LOG  0x2

/* MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN msgrequest */
#define    MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_LEN 8
/* identifies the test */
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_EFTEST_OP_LEN 1
/* enum: Get the DStates of the PFs */
#define          MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_GET_DSTATE_LOG  0x3
/* align the arguments to 32 bits */
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_EFTEST_OP_RSVD_LEN 2
/* The physical function number for which the log is requested */
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_PF_OFST 4

/* MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT msgresponse */
#define    MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_LENMIN 5
#define    MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_LENMAX 252
#define    MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_LEN(num) (4+1*(num))
/* Number of dstate entries in log */
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_NUM_ENTRIES_OFST 0
/* Table of state entries */
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_DSTATES_OFST 4
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_DSTATES_LEN 1
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_DSTATES_MINNUM 1
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_DSTATES_MAXNUM 248

/* MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_IN msgrequest */
#define    MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_IN_LEN 2
/* identifies the test */
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_IN_EFTEST_OP_LEN 1
/* enum: Get a log of the link state transitions */
#define          MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_IN_GET_LSTATE_LOG  0x4

/* MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT msgresponse */
#define    MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_LENMIN 5
#define    MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_LENMAX 252
#define    MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_LEN(num) (4+1*(num))
/* Number of link state entries in log */
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_NUM_ENTRIES_OFST 0
/* Table of state entries */
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_LSTATES_OFST 4
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_LSTATES_LEN 1
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_LSTATES_MINNUM 1
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_LSTATES_MAXNUM 248

/* MC_CMD_PIOTEST_MSG_IN msgrequest */
#define    MC_CMD_PIOTEST_MSG_IN_LEN 8
/* identifies the test */
#define       MC_CMD_PIOTEST_MSG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_PIOTEST_MSG_IN_EFTEST_ID_LEN 1
/* PIOTEST test-specific operation */
#define       MC_CMD_PIOTEST_MSG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_PIOTEST_MSG_IN_EFTEST_OP_LEN 1
#define          MC_CMD_PIOTEST_MSG_IN_OPEN_MSG  0x0 /* enum */
#define          MC_CMD_PIOTEST_MSG_IN_CLOSE_MSG  0x1 /* enum */
#define          MC_CMD_PIOTEST_MSG_IN_POLL_MSG  0x2 /* enum */
/* align the next field to 32 bits */
#define       MC_CMD_PIOTEST_MSG_IN_PAD_OFST 2
#define       MC_CMD_PIOTEST_MSG_IN_PAD_LEN 2
/* This is the first parameter */
#define       MC_CMD_PIOTEST_MSG_IN_PARAMETER_ONE_OFST 4

/* MC_CMD_PIOTEST_MSG_OUT msgresponse: indexed by enum_packet_test_rc */
#define    MC_CMD_PIOTEST_MSG_OUT_LENMIN 4
#define    MC_CMD_PIOTEST_MSG_OUT_LENMAX 252
#define    MC_CMD_PIOTEST_MSG_OUT_LEN(num) (0+4*(num))
#define       MC_CMD_PIOTEST_MSG_OUT_TEST_RESULTS_OFST 0
#define       MC_CMD_PIOTEST_MSG_OUT_TEST_RESULTS_LEN 4
#define       MC_CMD_PIOTEST_MSG_OUT_TEST_RESULTS_MINNUM 1
#define       MC_CMD_PIOTEST_MSG_OUT_TEST_RESULTS_MAXNUM 63

/* MC_CMD_CSR_ACCESS_START_IN msgrequest */
#define    MC_CMD_CSR_ACCESS_START_IN_LEN 24
/* identifies the test */
#define       MC_CMD_CSR_ACCESS_START_IN_EFTEST_ID_OFST 0
#define       MC_CMD_CSR_ACCESS_START_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_CSR_ACCESS_START_IN_EFTEST_OP_OFST 1
#define       MC_CMD_CSR_ACCESS_START_IN_EFTEST_OP_LEN 1
#define          MC_CMD_CSR_ACCESS_START_IN_START_READ  0x1 /* enum */
#define          MC_CMD_CSR_ACCESS_START_IN_START_WRITE  0x2 /* enum */
#define          MC_CMD_CSR_ACCESS_START_IN_START_WRITE_READ  0x3 /* enum */
/* Align next field to 32bits */
#define       MC_CMD_CSR_ACCESS_START_IN_PAD_OFST 2
#define       MC_CMD_CSR_ACCESS_START_IN_PAD_LEN 2
/* In DPCPU clk cycles */
#define       MC_CMD_CSR_ACCESS_START_IN_START_DELAY_OFST 4
/* Zero means until stopped. Only space in response for 4 read values */
#define       MC_CMD_CSR_ACCESS_START_IN_RPT_COUNT_OFST 8
/* In DPCPU clk cycles. Setting bit 15 forces the use of a PRNG to generate the
 * values. Bits 14-11 control the number of bits used from the PRNG to generate
 * the delay. Bits 15-0 provide the initial seed.
 */
#define       MC_CMD_CSR_ACCESS_START_IN_GAP_DELAY_OFST 12
/* Register data to write. Only valid in write/write-read. */
#define       MC_CMD_CSR_ACCESS_START_IN_DATA_OFST 16
/* Register address. */
#define       MC_CMD_CSR_ACCESS_START_IN_ADDRESS_OFST 20

/* MC_CMD_CSR_ACCESS_STOP_IN msgrequest */
#define    MC_CMD_CSR_ACCESS_STOP_IN_LEN 2
/* identifies the test */
#define       MC_CMD_CSR_ACCESS_STOP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_CSR_ACCESS_STOP_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_CSR_ACCESS_STOP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_CSR_ACCESS_STOP_IN_EFTEST_OP_LEN 1
#define          MC_CMD_CSR_ACCESS_STOP_IN_STOP_RETURN_RESULT  0x0 /* enum */

/* MC_CMD_CSR_ACCESS_STOP_OUT msgresponse */
#define    MC_CMD_CSR_ACCESS_STOP_OUT_LEN 24
#define       MC_CMD_CSR_ACCESS_STOP_OUT_STATUS_OFST 0
#define          MC_CMD_CSR_ACCESS_STOP_OUT_STATUS_BUSY  0x8000000 /* enum */
#define       MC_CMD_CSR_ACCESS_STOP_OUT_READ_COUNT_OFST 4
#define       MC_CMD_CSR_ACCESS_STOP_OUT_READ_VAL_1_OFST 8
#define       MC_CMD_CSR_ACCESS_STOP_OUT_READ_VAL_2_OFST 12
#define       MC_CMD_CSR_ACCESS_STOP_OUT_READ_VAL_3_OFST 16
#define       MC_CMD_CSR_ACCESS_STOP_OUT_READ_VAL_4_OFST 20

/* MC_CMD_MC_DOORBELL_STRESS_IN msgrequest */
#define    MC_CMD_MC_DOORBELL_STRESS_IN_LEN 2
/* identifies the test */
#define       MC_CMD_MC_DOORBELL_STRESS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_MC_DOORBELL_STRESS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_MC_DOORBELL_STRESS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_MC_DOORBELL_STRESS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_MC_DOORBELL_STRESS_IN_START  0x0 /* enum */
#define          MC_CMD_MC_DOORBELL_STRESS_IN_STOP  0x1 /* enum */

/* MC_CMD_TLP_STRESS_IN msgrequest */
#define    MC_CMD_TLP_STRESS_IN_LEN 28
/* identifies the test */
#define       MC_CMD_TLP_STRESS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_TLP_STRESS_IN_EFTEST_ID_LEN 1
/* the operation requested. Note that 3 is used by MC_CMD_TLP_STRESS_POLL_IN */
#define       MC_CMD_TLP_STRESS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_TLP_STRESS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_TLP_STRESS_IN_READ  0x0 /* enum */
#define          MC_CMD_TLP_STRESS_IN_WRITE  0x1 /* enum */
#define          MC_CMD_TLP_STRESS_IN_READ_WRITE  0x2 /* enum */
#define          MC_CMD_TLP_STRESS_IN_READ_WRITE_HOG  0x4 /* enum */
#define          MC_CMD_TLP_STRESS_IN_READ_VERIFY  0x5 /* enum */
#define          MC_CMD_TLP_STRESS_IN_READ_HOG_VERIFY  0x6 /* enum */
/* Align next field to 32bits */
#define       MC_CMD_TLP_STRESS_IN_PAD_OFST 2
#define       MC_CMD_TLP_STRESS_IN_PAD_LEN 2
/* Number of iterations */
#define       MC_CMD_TLP_STRESS_IN_ITERATIONS_OFST 4
/* TLP length */
#define       MC_CMD_TLP_STRESS_IN_LEN_OFST 8
/* Buffer address in host memory for reads (low 32 bits) */
#define       MC_CMD_TLP_STRESS_IN_RADDR_LO_OFST 12
/* Buffer address in host memory for reads (high 32 bits) */
#define       MC_CMD_TLP_STRESS_IN_RADDR_HI_OFST 16
/* Buffer address in host memory for writes (low 32 bits) */
#define       MC_CMD_TLP_STRESS_IN_WADDR_LO_OFST 20
/* Buffer address in host memory for writes (high 32 bits) */
#define       MC_CMD_TLP_STRESS_IN_WADDR_HI_OFST 24

/* MC_CMD_TLP_STRESS_OUT msgresponse */
#define    MC_CMD_TLP_STRESS_OUT_LEN 4
/* Pointer to thread structure */
#define       MC_CMD_TLP_STRESS_OUT_THREAD_OFST 0

/* MC_CMD_TLP_STRESS_POLL_IN msgrequest */
#define    MC_CMD_TLP_STRESS_POLL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_TLP_STRESS_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_TLP_STRESS_POLL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_TLP_STRESS_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_TLP_STRESS_POLL_IN_EFTEST_OP_LEN 1
#define          MC_CMD_TLP_STRESS_POLL_IN_POLL  0x3 /* enum */
/* Align next field to 32bits */
#define       MC_CMD_TLP_STRESS_POLL_IN_PAD_OFST 2
#define       MC_CMD_TLP_STRESS_POLL_IN_PAD_LEN 2
/* Pointer to thread structure */
#define       MC_CMD_TLP_STRESS_POLL_IN_THREAD_OFST 4

/* MC_CMD_TLP_STRESS_POLL_OUT msgresponse */
#define    MC_CMD_TLP_STRESS_POLL_OUT_LEN 12
/* Test result */
#define       MC_CMD_TLP_STRESS_POLL_OUT_RC_OFST 0
/* Number of successful TLP transactions */
#define       MC_CMD_TLP_STRESS_POLL_OUT_SUCCESS_OFST 4
/* Number of failed TLP transactions (only for reads) */
#define       MC_CMD_TLP_STRESS_POLL_OUT_FAIL_OFST 8

/* MC_CMD_KITCHEN_SINK_IN msgrequest */
#define    MC_CMD_KITCHEN_SINK_IN_LEN 2
/* identifies the test */
#define       MC_CMD_KITCHEN_SINK_IN_EFTEST_ID_OFST 0
#define       MC_CMD_KITCHEN_SINK_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_KITCHEN_SINK_IN_EFTEST_OP_OFST 1
#define       MC_CMD_KITCHEN_SINK_IN_EFTEST_OP_LEN 1
#define          MC_CMD_KITCHEN_SINK_IN_RT_TIMER  0x0 /* enum */
#define          MC_CMD_KITCHEN_SINK_IN_WATCHDOG  0x1 /* enum */

/* MC_CMD_EFTEST_PE_INSTALL_IN msgrequest */
#define    MC_CMD_EFTEST_PE_INSTALL_IN_LENMIN 20
#define    MC_CMD_EFTEST_PE_INSTALL_IN_LENMAX 252
#define    MC_CMD_EFTEST_PE_INSTALL_IN_LEN(num) (16+4*(num))
/* identifies the test */
#define       MC_CMD_EFTEST_PE_INSTALL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PE_INSTALL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_PE_INSTALL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PE_INSTALL_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PE_INSTALL_IN_PE_INSTALL    0x0 /* enum */
/* Align next field to 32bits */
#define       MC_CMD_EFTEST_PE_INSTALL_IN_PAD_OFST 2
#define       MC_CMD_EFTEST_PE_INSTALL_IN_PAD_LEN 2
#define          MC_CMD_EFTEST_PE_INSTALL_IN_PE_REQ_MAX_TX  0xe /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_PE_REQ_MAX_RX  0xe /* enum */
/* 1 - TX, 0 - RX */
#define       MC_CMD_EFTEST_PE_INSTALL_IN_TX_OFST 4
/* dmaq (absolute) */
#define       MC_CMD_EFTEST_PE_INSTALL_IN_DMAQ_OFST 8
/* Instruction count */
#define       MC_CMD_EFTEST_PE_INSTALL_IN_INSTR_COUNT_OFST 12
/* Instructions */
#define       MC_CMD_EFTEST_PE_INSTALL_IN_INSTR_OFST 16
#define       MC_CMD_EFTEST_PE_INSTALL_IN_INSTR_LEN 4
#define       MC_CMD_EFTEST_PE_INSTALL_IN_INSTR_MINNUM 0
#define       MC_CMD_EFTEST_PE_INSTALL_IN_INSTR_MAXNUM 59
#define        MC_CMD_EFTEST_PE_INSTALL_IN_IMM1_LBN 0
#define        MC_CMD_EFTEST_PE_INSTALL_IN_IMM1_WIDTH 3
#define          MC_CMD_EFTEST_PE_INSTALL_IN_INSRT_MODE_LOAD_OR_OVERWRITE       0x0 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_INSRT_MODE_LOAD_OR_ADD             0x1 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_INSRT_MODE_LOAD_OR_AND             0x5 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_INSRT_MODE_DELETE_OR_INSERT_FRONT  0x2 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_INSRT_MODE_DELETE_OR_INSERT_BACK   0x3 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_INSRT_MODE_DEFAULT_TX              0x0 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_INSRT_MODE_DEFAULT_RX              0x2 /* enum */
#define        MC_CMD_EFTEST_PE_INSTALL_IN_DUMMY_LBN 0
#define        MC_CMD_EFTEST_PE_INSTALL_IN_DUMMY_WIDTH 3
#define          MC_CMD_EFTEST_PE_INSTALL_IN_ALGN_MODE_SOP      0x0 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_ALGN_MODE_L3       0x1 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_ALGN_MODE_L4       0x2 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_ALGN_MODE_PLD      0x3 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_ALGN_MODE_DEFAULT  0x0 /* enum */
#define        MC_CMD_EFTEST_PE_INSTALL_IN_OP_LBN 4
#define        MC_CMD_EFTEST_PE_INSTALL_IN_OP_WIDTH 4
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_NOP          0x0 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_LD1_ACC      0x1 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_LD1_IGN      0x2 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_ST1_ACC      0x3 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_ST1_IMM      0x4 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_LD2_ACC      0x9 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_LD2_IGN      0xa /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_ST2_ACC      0xb /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_ST2_IMM      0xc /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_INSRT_MODE   0xd /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_ALGN_MODE    0xe /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_RTN          0xf /* enum */
#define        MC_CMD_EFTEST_PE_INSTALL_IN_OFST_LBN 8
#define        MC_CMD_EFTEST_PE_INSTALL_IN_OFST_WIDTH 8
#define        MC_CMD_EFTEST_PE_INSTALL_IN_IMM2_LBN 16
#define        MC_CMD_EFTEST_PE_INSTALL_IN_IMM2_WIDTH 16

/* MC_CMD_EFTEST_PE_INSTALL_OUT msgresponse */
#define    MC_CMD_EFTEST_PE_INSTALL_OUT_LEN 4
/* HANDLE */
#define       MC_CMD_EFTEST_PE_INSTALL_OUT_HANDLE_OFST 0
#define          MC_CMD_EFTEST_PE_INSTALL_OUT_HANDLE_NULL  0xdeadbeef /* enum */

/* MC_CMD_EFTEST_PE_UNINSTALL_IN msgrequest */
#define    MC_CMD_EFTEST_PE_UNINSTALL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_PE_UNINSTALL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PE_UNINSTALL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_PE_UNINSTALL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PE_UNINSTALL_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PE_UNINSTALL_IN_PE_UNINSTALL  0x1 /* enum */
/* Align next field to 32bits */
#define       MC_CMD_EFTEST_PE_UNINSTALL_IN_PAD_OFST 2
#define       MC_CMD_EFTEST_PE_UNINSTALL_IN_PAD_LEN 2
/* HANDLE */
#define       MC_CMD_EFTEST_PE_UNINSTALL_IN_HANDLE_OFST 4

/* MC_CMD_BIU_TEST_IN msgrequest */
#define    MC_CMD_BIU_TEST_IN_LEN 24
/* identifies the test */
#define       MC_CMD_BIU_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_BIU_TEST_IN_EFTEST_ID_LEN 1
/* PD test-specific operation */
#define       MC_CMD_BIU_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_BIU_TEST_IN_EFTEST_OP_LEN 1
#define          MC_CMD_BIU_TEST_IN_TABLE_AGITATOR_OFF  0x0 /* enum */
#define          MC_CMD_BIU_TEST_IN_TABLE_AGITATOR_ON   0x1 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_BIU_TEST_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_BIU_TEST_IN_EFTEST_OP_RSVD_LEN 2
/* PF to use when writing to tables */
#define       MC_CMD_BIU_TEST_IN_PF_OFST 4
/* VF to use when writing to tables */
#define       MC_CMD_BIU_TEST_IN_VF_OFST 8
/* Interrupt vector to use when writing to tables */
#define       MC_CMD_BIU_TEST_IN_INTVEC_OFST 12
/* Function number to use when writing to tables */
#define       MC_CMD_BIU_TEST_IN_FNUM_OFST 16
/* VI (absolute) to use when writing to tables */
#define       MC_CMD_BIU_TEST_IN_VI_OFST 20

/* MC_CMD_BUFTBL_INIT_IN msgrequest */
#define    MC_CMD_BUFTBL_INIT_IN_LEN 4
/* identifies the test */
#define       MC_CMD_BUFTBL_INIT_IN_EFTEST_ID_OFST 0
#define       MC_CMD_BUFTBL_INIT_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_BUFTBL_INIT_IN_EFTEST_OP_OFST 1
#define       MC_CMD_BUFTBL_INIT_IN_EFTEST_OP_LEN 1
#define          MC_CMD_BUFTBL_INIT_IN_BUFTBL_INIT  0x0 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_BUFTBL_INIT_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_BUFTBL_INIT_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_PDMA_STRESS_INIT_IN msgrequest */
#define    MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_LEN 56
/* identifies the test */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_INIT  0x0 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_PORT_OFST 4
/*            Enum values, see field(s): */
/*               MC_CMD_FILTER_ALLOC_IN/PORT */
/* The source field to put in the FIW */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_SRC_OFST 8
/*            Enum values, see field(s): */
/*               MC_CMD_FILTER_ALLOC_IN/ECHO_SRC */
/* Destination mac */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_DST_MACADDR_OFST 12
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_DST_MACADDR_LEN 6
/* align */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_DST_MACADDR_RSVD_OFST 18
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_DST_MACADDR_RSVD_LEN 2
/* Destination mac */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_SRC_MACADDR_OFST 20
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_SRC_MACADDR_LEN 6
/* align */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_SRC_MACADDR_RSVD_OFST 26
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_SRC_MACADDR_RSVD_LEN 2
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_FLAGS_OFST 28
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_USE_FC_LBN 0
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_USE_FC_WIDTH 1
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_DONT_BLOCK_PDMA_THREAD_LBN 1
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_DONT_BLOCK_PDMA_THREAD_WIDTH 1
/* Min packet size */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MIN_FRAME_LEN_OFST 32
/* Max packet size */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MAX_FRAME_LEN_OFST 36
/* Start IP ID */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_START_IP_ID_OFST 40
/* Total number of packets to send */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_COUNT_OFST 44
/* Total number of packets to send */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_BATCH_OFST 48
/* Stress pdma memory from the mcpu */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MCPU_STRESS_OFST 52
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MCPU_STRESS_LD_LBN 0
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MCPU_STRESS_LD_WIDTH 1
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MCPU_STRESS_ST_LBN 1
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MCPU_STRESS_ST_WIDTH 1

/* MC_CMD_EFTEST_PDMA_STRESS_INIT_OUT msgresponse */
#define    MC_CMD_EFTEST_PDMA_STRESS_INIT_OUT_LEN 4
/* thread handle */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_OUT_HANDLE_OFST 0

/* MC_CMD_EFTEST_PDMA_STRESS_START_IN msgrequest */
#define    MC_CMD_EFTEST_PDMA_STRESS_START_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_PDMA_STRESS_START_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PDMA_STRESS_START_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_PDMA_STRESS_START_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PDMA_STRESS_START_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PDMA_STRESS_START_IN_START  0x1 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_PDMA_STRESS_START_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PDMA_STRESS_START_IN_EFTEST_OP_RSVD_LEN 2
/* thread handle */
#define       MC_CMD_EFTEST_PDMA_STRESS_START_IN_HANDLE_OFST 4
/* thread handle */
#define       MC_CMD_EFTEST_PDMA_STRESS_START_IN_FC_RSVD_OFST 8

/* MC_CMD_EFTEST_PDMA_STRESS_POLL_IN msgrequest */
#define    MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_POLL  0x2 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_EFTEST_OP_RSVD_LEN 2
/* thread handle */
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_HANDLE_OFST 4
/* thread handle */
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_FC_RSVD_OFST 8

/* MC_CMD_EFTEST_PDMA_STRESS_POLL_OUT msgresponse */
#define    MC_CMD_EFTEST_PDMA_STRESS_POLL_OUT_LEN 12
/* thread still active */
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_OUT_ACTIVE_OFST 0
/* next packet no to be sent */
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_OUT_PKT_NO_OFST 4
/* current usage of fc allocation */
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_OUT_FC_USED_OFST 8

/* MC_CMD_EFTEST_PDMA_STRESS_FINI_IN msgrequest */
#define    MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_FINI  0x3 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_EFTEST_OP_RSVD_LEN 2
/* thread handle */
#define       MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_HANDLE_OFST 4

/* MC_CMD_EFTEST_ECC_AER_IN msgrequest */
#define    MC_CMD_EFTEST_ECC_AER_IN_LEN 2
/* identifies the test */
#define       MC_CMD_EFTEST_ECC_AER_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_ECC_AER_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_ECC_AER_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_ECC_AER_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_ECC_AER_IN_INJECT_NONE  0x0 /* enum */
#define          MC_CMD_EFTEST_ECC_AER_IN_INJECT_UNCORR  0x1 /* enum */

/* MC_CMD_EFTEST_RMON_SET_SCRATCH_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_SET_SCRATCH  0x0 /* enum */
/* The RMON level of the new stats block to associate with the port. */
#define       MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_RMON_LEVEL_OFST 4
#define          MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_RMON_LEVEL_NONE  0x0 /* enum */
#define          MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_RMON_LEVEL_CLASS  0x1 /* enum */
#define          MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_RMON_LEVEL_SUPER_CLASS  0x2 /* enum */
/* The index of the new stats block to associate with the port. */
#define       MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_RMON_INDEX_OFST 8

/* MC_CMD_EFTEST_TXDPCPU_IN msgrequest */
#define    MC_CMD_EFTEST_TXDPCPU_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_TXDPCPU_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_TXDPCPU_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_TXDPCPU_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_TXDPCPU_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_TXDPCPU_IN_SET_MIN_FILL  0x0 /* enum */
/* The min_fill value to use, or 0 to use the default. */
#define       MC_CMD_EFTEST_TXDPCPU_IN_MIN_FILL_OFST 4

/* MC_CMD_EFTEST_ECC_TEST_IN msgrequest */
#define    MC_CMD_EFTEST_ECC_TEST_IN_LEN 16
/* identifies the test */
#define       MC_CMD_EFTEST_ECC_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_ECC_TEST_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_ECC_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_ECC_TEST_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_ECC_TEST_IN_SET_ERROR_LIMIT  0x0 /* enum */
#define          MC_CMD_EFTEST_ECC_TEST_IN_SET_ERR_THRESH_REG  0x1 /* enum */
#define          MC_CMD_EFTEST_ECC_TEST_IN_SET_ERR_FORCE_BITS  0x2 /* enum */
#define          MC_CMD_EFTEST_ECC_TEST_IN_DISABLE_FORCE_ERR  0x3 /* enum */
#define          MC_CMD_EFTEST_ECC_TEST_IN_GET_STATUS  0x4 /* enum */
#define          MC_CMD_EFTEST_ECC_TEST_IN_GET_ERROR_STAT  0x5 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_ECC_TEST_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_ECC_TEST_IN_EFTEST_OP_RSVD_LEN 2
/* Limit of ECC error (use for ECC_TEST_SET_ERROR_LIMIT) */
#define       MC_CMD_EFTEST_ECC_TEST_IN_ERROR_LIMIT_OFST 4
/* New value of ERR_THRESH_REH (use for ECC_TEST_SET_ERR_THRESH_REG) */
#define       MC_CMD_EFTEST_ECC_TEST_IN_ERR_THRESH_REG_OFST 4
/* Cleanup statistic or regisetr after read value */
#define       MC_CMD_EFTEST_ECC_TEST_IN_CLEAN_OFST 4
/* New value of ECC_ERROR_FORCE */
#define       MC_CMD_EFTEST_ECC_TEST_IN_ECC_FORCE_OFST 4
/* New value of PAR_FORCE */
#define       MC_CMD_EFTEST_ECC_TEST_IN_PAR_FORCE_OFST 8
/* New value of PAR_FORCE2 */
#define       MC_CMD_EFTEST_ECC_TEST_IN_PAR_FORCE2_OFST 12

/* MC_CMD_EFTEST_ECC_TEST_OUT msgresponse */
#define    MC_CMD_EFTEST_ECC_TEST_OUT_LEN 28
/* Value of register ECC_ERR_SRC_REGi (in stat acculated value) */
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ECC_ERROR_SRC_OFST 0
/* Value of register ECC_ERR_FATAL_REG (in stat acculated value) */
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ECC_FATAL_SRC_OFST 4
/* Value of register ECC_PAR_ERR_REG (in stat acculated value) */
#define       MC_CMD_EFTEST_ECC_TEST_OUT_PAR_ERROR_SRC_OFST 8
/* Value register ALRT_REG of the first reading (no stat). */
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ALRT_VALUE_OFST 12
/* Value register ALRT_REG of the second reading (no stat). */
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ALRT_CLEAN_OFST 16
/* Count handling a ECC_ERROR in NIC */
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ECC_ERROR_CNT_OFST 12
/* Count handling a ECC_FATAL in NIC */
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ECC_FATAL_CNT_OFST 16
/* Count handling a PAR_ERROR in NIC */
#define       MC_CMD_EFTEST_ECC_TEST_OUT_PAR_ERROR_CNT_OFST 20
/* Current value of error limit */
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ERROR_LIMIT_OFST 24

/* MC_CMD_EFTEST_RXDPCPU_IN msgrequest */
#define    MC_CMD_EFTEST_RXDPCPU_IN_LEN 16
/* identifies the test */
#define       MC_CMD_EFTEST_RXDPCPU_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RXDPCPU_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RXDPCPU_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RXDPCPU_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RXDPCPU_IN_ADD_DESCRIPTOR  0x0 /* enum */
/* Queue ID */
#define       MC_CMD_EFTEST_RXDPCPU_IN_QID_OFST 4
/* Descriptor to add to the RX cache */
#define       MC_CMD_EFTEST_RXDPCPU_IN_DESCRIPTOR_OFST 8
#define       MC_CMD_EFTEST_RXDPCPU_IN_DESCRIPTOR_LEN 8
#define       MC_CMD_EFTEST_RXDPCPU_IN_DESCRIPTOR_LO_OFST 8
#define       MC_CMD_EFTEST_RXDPCPU_IN_DESCRIPTOR_HI_OFST 12

/* MC_CMD_EFTEST_DUT_FEATURES_IN msgrequest */
#define    MC_CMD_EFTEST_DUT_FEATURES_IN_LEN 2
/* identifies the test */
#define       MC_CMD_EFTEST_DUT_FEATURES_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_DUT_FEATURES_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_DUT_FEATURES_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_DUT_FEATURES_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_DUT_FEATURES_IN_GET_FEATURES  0x0 /* enum */

/* MC_CMD_EFTEST_DUT_FEATURES_OUT msgresponse */
#define    MC_CMD_EFTEST_DUT_FEATURES_OUT_LEN 4
/* Compiled-in DUT features */
#define       MC_CMD_EFTEST_DUT_FEATURES_OUT_DUT_FEATURES_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PM_PRESENT_LBN 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PM_PRESENT_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_REALMC_PRESENT_LBN 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_REALMC_PRESENT_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_FIRST_PKT_PM_LBN 2
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_FIRST_PKT_PM_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_LUE_PRESENT_LBN 3
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_LUE_PRESENT_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_PKT_PREFIX_LBN 4
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_PKT_PREFIX_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_CHECKSUMS_LBN 5
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_CHECKSUMS_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PTP_SECOND_TIMER_LBN 6
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PTP_SECOND_TIMER_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_REAL_NETWORK_PORT_LBN 7
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_REAL_NETWORK_PORT_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PPP_PRESENT_LBN 8
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PPP_PRESENT_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_RMON_PRESENT_LBN 9
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_RMON_PRESENT_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_REAL_PCIE_CORE_LBN 10
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_REAL_PCIE_CORE_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_DPCPU_PRESENT_LBN 11
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_DPCPU_PRESENT_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_CMODEL_LBN 12
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_CMODEL_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PM_URGENCY_VISIBLE_LBN 13
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PM_URGENCY_VISIBLE_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PD_PRESENT_LBN 14
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PD_PRESENT_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_PKT_PREFIX_VLAN_LBN 15
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_PKT_PREFIX_VLAN_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_INCLUDES_EFTESTS_GROUP_1_LBN 16
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_INCLUDES_EFTESTS_GROUP_1_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_INCLUDES_EFTESTS_GROUP_2_LBN 17
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_INCLUDES_EFTESTS_GROUP_2_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_INCLUDES_EFTESTS_GROUP_3_LBN 18
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_INCLUDES_EFTESTS_GROUP_3_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_40G_SUPPORTED_LBN 19
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_40G_SUPPORTED_WIDTH 1
/* First word of flags. */
#define       MC_CMD_EFTEST_DUT_FEATURES_OUT_FLAGS1_OFST 0

#endif /* _SIENA_MC_DRIVER_PCOL_PRIVATE_H */
/*! \cidoxg_end */
