<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1295" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1295{left:774px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1295{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1295{left:725px;bottom:1141px;letter-spacing:-0.15px;}
#t4_1295{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_1295{left:152px;bottom:1083px;letter-spacing:0.13px;word-spacing:0.01px;}
#t6_1295{left:70px;bottom:1060px;letter-spacing:-0.16px;word-spacing:-0.63px;}
#t7_1295{left:70px;bottom:1043px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t8_1295{left:70px;bottom:1020px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t9_1295{left:70px;bottom:1004px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_1295{left:70px;bottom:987px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tb_1295{left:70px;bottom:964px;letter-spacing:-0.16px;word-spacing:-1.15px;}
#tc_1295{left:70px;bottom:947px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#td_1295{left:70px;bottom:924px;letter-spacing:-0.17px;word-spacing:-0.53px;}
#te_1295{left:70px;bottom:907px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_1295{left:70px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tg_1295{left:70px;bottom:874px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_1295{left:70px;bottom:851px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ti_1295{left:70px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#tj_1295{left:70px;bottom:817px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tk_1295{left:70px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_1295{left:70px;bottom:548px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tm_1295{left:70px;bottom:525px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tn_1295{left:70px;bottom:503px;letter-spacing:-0.16px;word-spacing:-1.25px;}
#to_1295{left:70px;bottom:486px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_1295{left:70px;bottom:427px;letter-spacing:0.13px;}
#tq_1295{left:152px;bottom:427px;letter-spacing:0.16px;word-spacing:0.01px;}
#tr_1295{left:70px;bottom:405px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#ts_1295{left:70px;bottom:388px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tt_1295{left:807px;bottom:395px;}
#tu_1295{left:822px;bottom:388px;letter-spacing:-0.14px;}
#tv_1295{left:70px;bottom:371px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_1295{left:70px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tx_1295{left:70px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_1295{left:70px;bottom:321px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#tz_1295{left:70px;bottom:304px;letter-spacing:-0.18px;word-spacing:-0.69px;}
#t10_1295{left:70px;bottom:287px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_1295{left:441px;bottom:247px;letter-spacing:-0.13px;}
#t12_1295{left:124px;bottom:226px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t13_1295{left:70px;bottom:167px;letter-spacing:0.13px;}
#t14_1295{left:152px;bottom:167px;letter-spacing:0.15px;word-spacing:0.01px;}
#t15_1295{left:70px;bottom:145px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#t16_1295{left:70px;bottom:128px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t17_1295{left:70px;bottom:111px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t18_1295{left:294px;bottom:773px;letter-spacing:0.13px;word-spacing:0.01px;}
#t19_1295{left:380px;bottom:773px;letter-spacing:0.11px;}
#t1a_1295{left:228px;bottom:753px;letter-spacing:-0.12px;}
#t1b_1295{left:469px;bottom:753px;letter-spacing:-0.12px;}
#t1c_1295{left:657px;bottom:753px;letter-spacing:-0.16px;}
#t1d_1295{left:72px;bottom:730px;letter-spacing:-0.13px;}
#t1e_1295{left:464px;bottom:730px;letter-spacing:-0.2px;}
#t1f_1295{left:523px;bottom:730px;letter-spacing:-0.11px;}
#t1g_1295{left:72px;bottom:707px;letter-spacing:-0.13px;}
#t1h_1295{left:464px;bottom:707px;letter-spacing:-0.18px;}
#t1i_1295{left:523px;bottom:707px;letter-spacing:-0.11px;}
#t1j_1295{left:72px;bottom:684px;letter-spacing:-0.1px;word-spacing:-0.81px;}
#t1k_1295{left:244px;bottom:684px;}
#t1l_1295{left:251px;bottom:684px;letter-spacing:-0.12px;word-spacing:-0.72px;}
#t1m_1295{left:72px;bottom:668px;letter-spacing:-0.12px;}
#t1n_1295{left:72px;bottom:651px;letter-spacing:-0.13px;}
#t1o_1295{left:464px;bottom:684px;letter-spacing:-0.19px;}
#t1p_1295{left:523px;bottom:684px;letter-spacing:-0.11px;}
#t1q_1295{left:72px;bottom:628px;letter-spacing:-0.16px;}
#t1r_1295{left:464px;bottom:628px;letter-spacing:-0.19px;}
#t1s_1295{left:523px;bottom:628px;letter-spacing:-0.11px;}
#t1t_1295{left:72px;bottom:605px;letter-spacing:-0.13px;}
#t1u_1295{left:464px;bottom:605px;letter-spacing:-0.19px;}
#t1v_1295{left:523px;bottom:605px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_1295{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1295{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1295{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1295{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1295{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_1295{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1295{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_1295{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s9_1295{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.sa_1295{font-size:14px;font-family:NeoSansIntel-Italic_1uk3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1295" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_1uk3;
	src: url("fonts/NeoSansIntel-Italic_1uk3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1295Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1295" style="-webkit-user-select: none;"><object width="935" height="1210" data="1295/1295.svg" type="image/svg+xml" id="pdf1295" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1295" class="t s1_1295">Vol. 3D </span><span id="t2_1295" class="t s1_1295">36-15 </span>
<span id="t3_1295" class="t s2_1295">ENCLAVE OPERATION </span>
<span id="t4_1295" class="t s3_1295">36.6.1 </span><span id="t5_1295" class="t s3_1295">Illegal Instructions </span>
<span id="t6_1295" class="t s4_1295">The instructions listed in Table 36-1 are ring 3 instructions which become illegal when executed inside an enclave. </span>
<span id="t7_1295" class="t s4_1295">Executing these instructions inside an enclave will generate an exception. </span>
<span id="t8_1295" class="t s4_1295">The first row of Table 36-1 enumerates instructions that may cause a VM exit for VMM emulation. Since a VMM </span>
<span id="t9_1295" class="t s4_1295">cannot emulate enclave execution, execution of any of these instructions inside an enclave results in an invalid- </span>
<span id="ta_1295" class="t s4_1295">opcode exception (#UD) and no VM exit. </span>
<span id="tb_1295" class="t s4_1295">The second row of Table 36-1 enumerates I/O instructions that may cause a fault or a VM exit for emulation. Again, </span>
<span id="tc_1295" class="t s4_1295">enclave execution cannot be emulated, so execution of any of these instructions inside an enclave results in #UD. </span>
<span id="td_1295" class="t s4_1295">The third row of Table 36-1 enumerates instructions that load descriptors from the GDT or the LDT or that change </span>
<span id="te_1295" class="t s4_1295">privilege level. The former class is disallowed because enclave software should not depend on the contents of the </span>
<span id="tf_1295" class="t s4_1295">descriptor tables and the latter because enclave execution must be entirely with CPL = 3. Again, execution of any </span>
<span id="tg_1295" class="t s4_1295">of these instructions inside an enclave results in #UD. </span>
<span id="th_1295" class="t s4_1295">The fourth row of Table 36-1 enumerates instructions that provide access to kernel information from user mode </span>
<span id="ti_1295" class="t s4_1295">and can be used to aid kernel exploits from within enclave. Execution of any of these instructions inside an enclave </span>
<span id="tj_1295" class="t s4_1295">results in #UD. </span>
<span id="tk_1295" class="t s4_1295">RDTSC and RDTSCP are legal inside an enclave for processors that support SGX2 (subject to the value of </span>
<span id="tl_1295" class="t s4_1295">CR4.TSD). For processors which support SGX1 but not SGX2, RDTSC and RDTSCP will cause #UD. </span>
<span id="tm_1295" class="t s4_1295">RDTSC and RDTSCP instructions may cause a VM exit when inside an enclave. </span>
<span id="tn_1295" class="t s4_1295">Software developers must take into account that the RDTSC/RDTSCP results are not immune to influences by other </span>
<span id="to_1295" class="t s4_1295">software, e.g., the TSC can be manipulated by software outside the enclave. </span>
<span id="tp_1295" class="t s3_1295">36.6.2 </span><span id="tq_1295" class="t s3_1295">RDRAND and RDSEED Instructions </span>
<span id="tr_1295" class="t s4_1295">These instructions may cause a VM exit if the “RDRAND exiting” VM-execution control is 1. Unlike other instructions </span>
<span id="ts_1295" class="t s4_1295">that can cause VM exits, these instructions are legal inside an enclave. As noted in Section 28.1 of the Intel </span>
<span id="tt_1295" class="t s5_1295">® </span>
<span id="tu_1295" class="t s4_1295">64 </span>
<span id="tv_1295" class="t s4_1295">and IA-32 Architectures Software Developer’s Manual, Volume 3C, any VM exit originating on an instruction </span>
<span id="tw_1295" class="t s4_1295">boundary inside an enclave sets bit 27 of the exit-reason field of the VMCS. If a VMM receives a VM exit due to an </span>
<span id="tx_1295" class="t s4_1295">attempt to execute either of these instructions determines (by that bit) that the execution was inside an enclave, </span>
<span id="ty_1295" class="t s4_1295">it can do either of two things. It can clear the “RDRAND exiting” VM-execution control and execute VMRESUME; this </span>
<span id="tz_1295" class="t s4_1295">will result in the enclave executing RDRAND or RDSEED again, and this time a VM exit will not occur. Alternatively, </span>
<span id="t10_1295" class="t s4_1295">the VMM might choose to discontinue execution of this virtual machine. </span>
<span id="t11_1295" class="t s6_1295">NOTE </span>
<span id="t12_1295" class="t s4_1295">It is expected that VMMs that virtualize Intel SGX will not set “RDRAND exiting” to 1. </span>
<span id="t13_1295" class="t s3_1295">36.6.3 </span><span id="t14_1295" class="t s3_1295">PAUSE Instruction </span>
<span id="t15_1295" class="t s4_1295">The PAUSE instruction may cause a VM exit from an enclave if the “PAUSE exiting” VM-execution control is 1. Unlike </span>
<span id="t16_1295" class="t s4_1295">other instructions that can cause VM exits, the PAUSE instruction is legal inside an enclave. If a VMM receives a VM </span>
<span id="t17_1295" class="t s4_1295">exit due to the 1-setting of “PAUSE exiting”, it can do either of two things. It can clear the “PAUSE exiting” VM- </span>
<span id="t18_1295" class="t s7_1295">Table 36-1. </span><span id="t19_1295" class="t s7_1295">Illegal Instructions Inside an Enclave </span>
<span id="t1a_1295" class="t s8_1295">Instructions </span><span id="t1b_1295" class="t s8_1295">Result </span><span id="t1c_1295" class="t s8_1295">Comment </span>
<span id="t1d_1295" class="t s9_1295">CPUID, GETSEC, RDPMC, SGDT, SIDT, SLDT, STR, VMCALL, VMFUNC </span><span id="t1e_1295" class="t s9_1295">#UD </span><span id="t1f_1295" class="t s9_1295">Might cause VM exit. </span>
<span id="t1g_1295" class="t s9_1295">IN, INS/INSB/INSW/INSD, OUT, OUTS/OUTSB/OUTSW/OUTSD </span><span id="t1h_1295" class="t s9_1295">#UD </span><span id="t1i_1295" class="t s9_1295">I/O fault may not safely recover. May require emulation. </span>
<span id="t1j_1295" class="t s9_1295">Far call, Far jump, Far Ret, INT </span><span id="t1k_1295" class="t sa_1295">n</span><span id="t1l_1295" class="t s9_1295">/INTO, IRET, LDS/LES/LFS/LGS/LSS, </span>
<span id="t1m_1295" class="t s9_1295">MOV to DS/ES/SS/FS/GS, POP DS/ES/SS/FS/GS, SYSCALL, </span>
<span id="t1n_1295" class="t s9_1295">SYSENTER </span>
<span id="t1o_1295" class="t s9_1295">#UD </span><span id="t1p_1295" class="t s9_1295">Access segment register could change privilege level. </span>
<span id="t1q_1295" class="t s9_1295">SMSW </span><span id="t1r_1295" class="t s9_1295">#UD </span><span id="t1s_1295" class="t s9_1295">Might provide access to kernel information. </span>
<span id="t1t_1295" class="t s9_1295">ENCLU[EENTER], ENCLU[ERESUME] </span><span id="t1u_1295" class="t s9_1295">#GP </span><span id="t1v_1295" class="t s9_1295">Cannot enter an enclave from within an enclave. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
