{
  "design": {
    "design_info": {
      "boundary_crc": "0x62D29B4E5A46F633",
      "device": "xcvu3p-ffvc1517-2-e",
      "gen_directory": "../../../../project.gen/sources_1/bd/top_level",
      "name": "top_level",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "loopback": {
        "status_leds": "",
        "eth1_ila": "",
        "one": "",
        "value_0x3": "",
        "packetizer_0": "",
        "packetizer_1": "",
        "eth0_ila": "",
        "value_0x0": "",
        "eth_0": {
          "cmac": "",
          "cmac_control": ""
        },
        "eth_1": {
          "cmac": "",
          "cmac_control": ""
        }
      },
      "pcie": {
        "one": "",
        "pcie_bridge": "",
        "bridge_input_clk": "",
        "system_interconnect": "",
        "axi_revision": ""
      }
    },
    "interface_ports": {
      "qsfp0_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "322265625"
          }
        }
      },
      "qsfp0_gt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "qsfp1_gt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "qsfp1_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "322265625"
          }
        }
      },
      "pcie_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      }
    },
    "ports": {
      "led_green_l": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "led_orange_l": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "qsfp_rst_l": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "qsfp_lp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "init_clk": {
        "direction": "I"
      }
    },
    "components": {
      "loopback": {
        "interface_ports": {
          "qsfp0_gt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "qsfp0_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "qsfp1_gt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "qsfp1_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "ports": {
          "led_green_l": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "led_orange_l": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "qsfp_rst_l": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "qsfp_lp": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "init_clk": {
            "direction": "I"
          }
        },
        "components": {
          "status_leds": {
            "vlnv": "xilinx.com:module_ref:status_leds:1.0",
            "xci_name": "top_level_status_leds_0_0",
            "xci_path": "ip/top_level_status_leds_0_0/top_level_status_leds_0_0.xci",
            "inst_hier_path": "loopback/status_leds",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "status_leds",
              "boundary_crc": "0x0"
            },
            "ports": {
              "qsfp0_up": {
                "direction": "I"
              },
              "qsfp1_up": {
                "direction": "I"
              },
              "led_green_l": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "led_orange_l": {
                "direction": "O",
                "left": "3",
                "right": "0"
              }
            }
          },
          "eth1_ila": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "top_level_system_ila_0_0",
            "xci_path": "ip/top_level_system_ila_0_0/top_level_system_ila_0_0.xci",
            "inst_hier_path": "loopback/eth1_ila",
            "parameters": {
              "C_MON_TYPE": {
                "value": "MIX"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "2"
              },
              "C_SLOT": {
                "value": "0"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_1_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "interface_ports": {
              "SLOT_0_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_1_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            }
          },
          "one": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_level_xlconstant_0_1",
            "xci_path": "ip/top_level_xlconstant_0_1/top_level_xlconstant_0_1.xci",
            "inst_hier_path": "loopback/one"
          },
          "value_0x3": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_level_xlconstant_0_2",
            "xci_path": "ip/top_level_xlconstant_0_2/top_level_xlconstant_0_2.xci",
            "inst_hier_path": "loopback/value_0x3",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "2"
              }
            }
          },
          "packetizer_0": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "top_level_axis_data_fifo_0_1",
            "xci_path": "ip/top_level_axis_data_fifo_0_1/top_level_axis_data_fifo_0_1.xci",
            "inst_hier_path": "loopback/packetizer_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "4096"
              },
              "FIFO_MODE": {
                "value": "2"
              }
            }
          },
          "packetizer_1": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "top_level_packetizer_0_0",
            "xci_path": "ip/top_level_packetizer_0_0/top_level_packetizer_0_0.xci",
            "inst_hier_path": "loopback/packetizer_1",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "4096"
              },
              "FIFO_MODE": {
                "value": "2"
              }
            }
          },
          "eth0_ila": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "top_level_system_ila_0_1",
            "xci_path": "ip/top_level_system_ila_0_1/top_level_system_ila_0_1.xci",
            "inst_hier_path": "loopback/eth0_ila",
            "parameters": {
              "C_MON_TYPE": {
                "value": "MIX"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "2"
              },
              "C_SLOT": {
                "value": "0"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_1_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "interface_ports": {
              "SLOT_0_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_1_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            }
          },
          "value_0x0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_level_value_0x3_0",
            "xci_path": "ip/top_level_value_0x3_0/top_level_value_0x3_0.xci",
            "inst_hier_path": "loopback/value_0x0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "2"
              }
            }
          },
          "eth_0": {
            "interface_ports": {
              "qsfp_gt": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
                "vlnv": "xilinx.com:interface:gt_rtl:1.0"
              },
              "qsfp_clk": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "axis_tx": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "axis_rx": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "sys_resetn": {
                "type": "rst",
                "direction": "I"
              },
              "stream_clk": {
                "type": "clk",
                "direction": "O"
              },
              "stream_resetn": {
                "type": "rst",
                "direction": "O"
              },
              "aligned": {
                "direction": "O"
              },
              "init_clk": {
                "direction": "I"
              }
            },
            "components": {
              "cmac": {
                "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
                "xci_name": "top_level_cmac_usplus_0_0",
                "xci_path": "ip/top_level_cmac_usplus_0_0/top_level_cmac_usplus_0_0.xci",
                "inst_hier_path": "loopback/eth_0/cmac",
                "parameters": {
                  "ADD_GT_CNRL_STS_PORTS": {
                    "value": "1"
                  },
                  "CMAC_CAUI4_MODE": {
                    "value": "1"
                  },
                  "CMAC_CORE_SELECT": {
                    "value": "CMACE4_X0Y2"
                  },
                  "GT_DRP_CLK": {
                    "value": "100"
                  },
                  "GT_GROUP_SELECT": {
                    "value": "X0Y16~X0Y19"
                  },
                  "GT_REF_CLK_FREQ": {
                    "value": "322.265625"
                  },
                  "INCLUDE_RS_FEC": {
                    "value": "1"
                  },
                  "NUM_LANES": {
                    "value": "4x25"
                  },
                  "RX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "TX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "USER_INTERFACE": {
                    "value": "AXIS"
                  }
                }
              },
              "cmac_control": {
                "vlnv": "xilinx.com:module_ref:cmac_control:1.0",
                "xci_name": "top_level_cmac_control_0_0",
                "xci_path": "ip/top_level_cmac_control_0_0/top_level_cmac_control_0_0.xci",
                "inst_hier_path": "loopback/eth_0/cmac_control",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "cmac_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "rs_fec": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:rs_fec_ports:2.0",
                    "port_maps": {
                      "ctl_rx_rsfec_enable": {
                        "physical_name": "ctl_rx_rsfec_enable",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_correction": {
                        "physical_name": "ctl_rx_rsfec_enable_correction",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_indication": {
                        "physical_name": "ctl_rx_rsfec_enable_indication",
                        "direction": "O"
                      },
                      "ctl_tx_rsfec_enable": {
                        "physical_name": "ctl_tx_rsfec_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_tx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_tx_enable",
                        "direction": "O"
                      },
                      "ctl_tx_send_rfi": {
                        "physical_name": "ctl_tx_send_rfi",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_rx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_rx_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "gt_trans_debug": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:drp_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:drp_ports:2.0",
                    "port_maps": {
                      "gt_txprecursor": {
                        "physical_name": "gt_txprecursor",
                        "direction": "O",
                        "left": "19",
                        "right": "0"
                      }
                    }
                  },
                  "stat_rx": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:statistics_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:statistics_ports:2.0",
                    "port_maps": {
                      "stat_rx_aligned": {
                        "physical_name": "stat_rx_aligned",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "rx_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "rx_reset_out:rx_resetn_out:reset_rx_datapath",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "sys_resetn_in": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rx_reset_out": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rx_resetn_out": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "reset_rx_datapath": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "constant"
                      }
                    }
                  },
                  "sync_rx_aligned": {
                    "direction": "O"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "axis_tx",
                  "cmac/axis_tx"
                ]
              },
              "cmac_axis_rx": {
                "interface_ports": [
                  "axis_rx",
                  "cmac/axis_rx"
                ]
              },
              "cmac_control_ctl_rx": {
                "interface_ports": [
                  "cmac_control/ctl_rx",
                  "cmac/ctl_rx"
                ]
              },
              "cmac_control_ctl_tx": {
                "interface_ports": [
                  "cmac_control/ctl_tx",
                  "cmac/ctl_tx"
                ]
              },
              "cmac_control_gt_trans_debug": {
                "interface_ports": [
                  "cmac/gt_trans_debug",
                  "cmac_control/gt_trans_debug"
                ]
              },
              "cmac_control_rs_fec": {
                "interface_ports": [
                  "cmac_control/rs_fec",
                  "cmac/rs_fec_in"
                ]
              },
              "cmac_stat_rx": {
                "interface_ports": [
                  "cmac_control/stat_rx",
                  "cmac/stat_rx"
                ]
              },
              "cmac_usplus_0_gt_serial_port": {
                "interface_ports": [
                  "qsfp_gt",
                  "cmac/gt_serial_port"
                ]
              },
              "gt_ref_clk_0_1": {
                "interface_ports": [
                  "qsfp_clk",
                  "cmac/gt_ref_clk"
                ]
              }
            },
            "nets": {
              "clk_0_1": {
                "ports": [
                  "init_clk",
                  "cmac/init_clk",
                  "cmac/drp_clk",
                  "cmac/gt_drpclk"
                ]
              },
              "cmac_control_reset_rx_datapath": {
                "ports": [
                  "cmac_control/reset_rx_datapath",
                  "cmac/gtwiz_reset_rx_datapath"
                ]
              },
              "cmac_control_rx_resetn_out": {
                "ports": [
                  "cmac_control/rx_resetn_out",
                  "stream_resetn"
                ]
              },
              "cmac_control_sync_rx_aligned": {
                "ports": [
                  "cmac_control/sync_rx_aligned",
                  "aligned"
                ]
              },
              "cmac_gt_rxusrclk2": {
                "ports": [
                  "cmac/gt_txusrclk2",
                  "stream_clk",
                  "cmac/rx_clk",
                  "cmac_control/rx_clk"
                ]
              },
              "sys_resetn_1": {
                "ports": [
                  "sys_resetn",
                  "cmac_control/sys_resetn_in"
                ]
              }
            }
          },
          "eth_1": {
            "interface_ports": {
              "qsfp_gt": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
                "vlnv": "xilinx.com:interface:gt_rtl:1.0"
              },
              "axis_tx": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "axis_rx": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "qsfp_clk": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              }
            },
            "ports": {
              "sys_resetn": {
                "type": "rst",
                "direction": "I"
              },
              "stream_clk": {
                "type": "clk",
                "direction": "O"
              },
              "stream_resetn": {
                "type": "rst",
                "direction": "O"
              },
              "aligned": {
                "direction": "O"
              },
              "init_clk": {
                "direction": "I"
              }
            },
            "components": {
              "cmac": {
                "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
                "xci_name": "top_level_cmac_0",
                "xci_path": "ip/top_level_cmac_0/top_level_cmac_0.xci",
                "inst_hier_path": "loopback/eth_1/cmac",
                "parameters": {
                  "ADD_GT_CNRL_STS_PORTS": {
                    "value": "1"
                  },
                  "CMAC_CAUI4_MODE": {
                    "value": "1"
                  },
                  "CMAC_CORE_SELECT": {
                    "value": "CMACE4_X0Y0"
                  },
                  "GT_DRP_CLK": {
                    "value": "100"
                  },
                  "GT_GROUP_SELECT": {
                    "value": "X0Y4~X0Y7"
                  },
                  "GT_REF_CLK_FREQ": {
                    "value": "322.265625"
                  },
                  "INCLUDE_RS_FEC": {
                    "value": "1"
                  },
                  "NUM_LANES": {
                    "value": "4x25"
                  },
                  "RX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "TX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "USER_INTERFACE": {
                    "value": "AXIS"
                  }
                }
              },
              "cmac_control": {
                "vlnv": "xilinx.com:module_ref:cmac_control:1.0",
                "xci_name": "top_level_cmac_control_1",
                "xci_path": "ip/top_level_cmac_control_1/top_level_cmac_control_1.xci",
                "inst_hier_path": "loopback/eth_1/cmac_control",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "cmac_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "rs_fec": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:rs_fec_ports:2.0",
                    "port_maps": {
                      "ctl_rx_rsfec_enable": {
                        "physical_name": "ctl_rx_rsfec_enable",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_correction": {
                        "physical_name": "ctl_rx_rsfec_enable_correction",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_indication": {
                        "physical_name": "ctl_rx_rsfec_enable_indication",
                        "direction": "O"
                      },
                      "ctl_tx_rsfec_enable": {
                        "physical_name": "ctl_tx_rsfec_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_tx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_tx_enable",
                        "direction": "O"
                      },
                      "ctl_tx_send_rfi": {
                        "physical_name": "ctl_tx_send_rfi",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_rx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_rx_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "gt_trans_debug": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:drp_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:drp_ports:2.0",
                    "port_maps": {
                      "gt_txprecursor": {
                        "physical_name": "gt_txprecursor",
                        "direction": "O",
                        "left": "19",
                        "right": "0"
                      }
                    }
                  },
                  "stat_rx": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:statistics_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:statistics_ports:2.0",
                    "port_maps": {
                      "stat_rx_aligned": {
                        "physical_name": "stat_rx_aligned",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "rx_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "rx_reset_out:rx_resetn_out:reset_rx_datapath",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "sys_resetn_in": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rx_reset_out": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rx_resetn_out": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "reset_rx_datapath": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "constant"
                      }
                    }
                  },
                  "sync_rx_aligned": {
                    "direction": "O"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "axis_tx",
                  "cmac/axis_tx"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "qsfp_clk",
                  "cmac/gt_ref_clk"
                ]
              },
              "cmac_axis_rx": {
                "interface_ports": [
                  "axis_rx",
                  "cmac/axis_rx"
                ]
              },
              "cmac_control_ctl_rx": {
                "interface_ports": [
                  "cmac_control/ctl_rx",
                  "cmac/ctl_rx"
                ]
              },
              "cmac_control_ctl_tx": {
                "interface_ports": [
                  "cmac_control/ctl_tx",
                  "cmac/ctl_tx"
                ]
              },
              "cmac_control_gt_trans_debug": {
                "interface_ports": [
                  "cmac_control/gt_trans_debug",
                  "cmac/gt_trans_debug"
                ]
              },
              "cmac_control_rs_fec": {
                "interface_ports": [
                  "cmac_control/rs_fec",
                  "cmac/rs_fec_in"
                ]
              },
              "cmac_stat_rx": {
                "interface_ports": [
                  "cmac_control/stat_rx",
                  "cmac/stat_rx"
                ]
              },
              "cmac_usplus_0_gt_serial_port": {
                "interface_ports": [
                  "qsfp_gt",
                  "cmac/gt_serial_port"
                ]
              }
            },
            "nets": {
              "cmac_control_reset_rx_datapath": {
                "ports": [
                  "cmac_control/reset_rx_datapath",
                  "cmac/gtwiz_reset_rx_datapath"
                ]
              },
              "cmac_control_rx_resetn_out": {
                "ports": [
                  "cmac_control/rx_resetn_out",
                  "stream_resetn"
                ]
              },
              "cmac_control_sync_rx_aligned": {
                "ports": [
                  "cmac_control/sync_rx_aligned",
                  "aligned"
                ]
              },
              "cmac_gt_rxusrclk2": {
                "ports": [
                  "cmac/gt_txusrclk2",
                  "stream_clk",
                  "cmac/rx_clk",
                  "cmac_control/rx_clk"
                ]
              },
              "init_clk_divider_init_clk": {
                "ports": [
                  "init_clk",
                  "cmac/init_clk",
                  "cmac/drp_clk",
                  "cmac/gt_drpclk"
                ]
              },
              "sys_resetn_1": {
                "ports": [
                  "sys_resetn",
                  "cmac_control/sys_resetn_in"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ETH0_RX": {
            "interface_ports": [
              "packetizer_1/S_AXIS",
              "eth_0/axis_rx",
              "eth0_ila/SLOT_0_AXIS"
            ]
          },
          "ETH0_TX": {
            "interface_ports": [
              "packetizer_1/M_AXIS",
              "eth_0/axis_tx",
              "eth0_ila/SLOT_1_AXIS"
            ]
          },
          "ETH1_RX": {
            "interface_ports": [
              "eth_1/axis_rx",
              "packetizer_0/S_AXIS",
              "eth1_ila/SLOT_0_AXIS"
            ]
          },
          "ETH1_TX": {
            "interface_ports": [
              "packetizer_0/M_AXIS",
              "eth_1/axis_tx",
              "eth1_ila/SLOT_1_AXIS"
            ]
          },
          "cmac_usplus_0_gt_serial_port": {
            "interface_ports": [
              "qsfp0_gt",
              "eth_0/qsfp_gt"
            ]
          },
          "eth_1_qsfp_gt": {
            "interface_ports": [
              "qsfp1_gt",
              "eth_1/qsfp_gt"
            ]
          },
          "gt_ref_clk_0_1": {
            "interface_ports": [
              "qsfp0_clk",
              "eth_0/qsfp_clk"
            ]
          },
          "gt_ref_clk_0_2": {
            "interface_ports": [
              "qsfp1_clk",
              "eth_1/qsfp_clk"
            ]
          }
        },
        "nets": {
          "eth0_aligned": {
            "ports": [
              "eth_0/aligned",
              "status_leds/qsfp0_up",
              "eth0_ila/probe0"
            ]
          },
          "eth1_aligned": {
            "ports": [
              "eth_1/aligned",
              "status_leds/qsfp1_up",
              "eth1_ila/probe0"
            ]
          },
          "eth_0_stream_clk": {
            "ports": [
              "eth_0/stream_clk",
              "packetizer_1/s_axis_aclk",
              "eth0_ila/clk"
            ]
          },
          "eth_0_stream_resetn": {
            "ports": [
              "eth_0/stream_resetn",
              "packetizer_1/s_axis_aresetn",
              "eth0_ila/resetn"
            ]
          },
          "eth_1_stream_clk": {
            "ports": [
              "eth_1/stream_clk",
              "packetizer_0/s_axis_aclk",
              "eth1_ila/clk"
            ]
          },
          "eth_1_stream_resetn": {
            "ports": [
              "eth_1/stream_resetn",
              "packetizer_0/s_axis_aresetn",
              "eth1_ila/resetn"
            ]
          },
          "init_clk_0_1": {
            "ports": [
              "init_clk",
              "eth_1/init_clk",
              "eth_0/init_clk"
            ]
          },
          "source_200Mhz_resetn": {
            "ports": [
              "one/dout",
              "eth_0/sys_resetn",
              "eth_1/sys_resetn"
            ]
          },
          "status_leds_led_green_l": {
            "ports": [
              "status_leds/led_green_l",
              "led_green_l"
            ]
          },
          "status_leds_led_orange_l": {
            "ports": [
              "status_leds/led_orange_l",
              "led_orange_l"
            ]
          },
          "value_0x0_dout": {
            "ports": [
              "value_0x0/dout",
              "qsfp_lp"
            ]
          },
          "zero_dout": {
            "ports": [
              "value_0x3/dout",
              "qsfp_rst_l"
            ]
          }
        }
      },
      "pcie": {
        "interface_ports": {
          "pcie_mgt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          },
          "pcie_refclk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "components": {
          "one": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_level_xlconstant_0_3",
            "xci_path": "ip/top_level_xlconstant_0_3/top_level_xlconstant_0_3.xci",
            "inst_hier_path": "pcie/one"
          },
          "pcie_bridge": {
            "vlnv": "xilinx.com:ip:xdma:4.1",
            "xci_name": "top_level_xdma_0_0",
            "xci_path": "ip/top_level_xdma_0_0/top_level_xdma_0_0.xci",
            "inst_hier_path": "pcie/pcie_bridge",
            "parameters": {
              "PF0_DEVICE_ID_mqdma": {
                "value": "903F"
              },
              "PF0_SRIOV_VF_DEVICE_ID": {
                "value": "A03F"
              },
              "PF2_DEVICE_ID_mqdma": {
                "value": "923F"
              },
              "PF3_DEVICE_ID_mqdma": {
                "value": "933F"
              },
              "axi_addr_width": {
                "value": "64"
              },
              "axi_data_width": {
                "value": "512_bit"
              },
              "axisten_freq": {
                "value": "250"
              },
              "bridge_burst": {
                "value": "true"
              },
              "en_axi_master_if": {
                "value": "true"
              },
              "en_axi_slave_if": {
                "value": "false"
              },
              "functional_mode": {
                "value": "AXI_Bridge"
              },
              "mode_selection": {
                "value": "Advanced"
              },
              "pf0_bar0_scale": {
                "value": "Megabytes"
              },
              "pf0_bar0_size": {
                "value": "1"
              },
              "pf0_bar1_enabled": {
                "value": "true"
              },
              "pf0_bar1_scale": {
                "value": "Megabytes"
              },
              "pf0_bar1_size": {
                "value": "1"
              },
              "pf0_device_id": {
                "value": "903F"
              },
              "pl_link_cap_max_link_speed": {
                "value": "8.0_GT/s"
              },
              "pl_link_cap_max_link_width": {
                "value": "X16"
              },
              "plltype": {
                "value": "QPLL1"
              }
            },
            "interface_ports": {
              "M_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "M_AXI_B",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "parameters": {
                  "master_id": {
                    "value": "1"
                  }
                }
              },
              "S_AXI_LITE": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_LITE"
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI_LITE": {
                  "address_blocks": {
                    "CTL0": {
                      "base_address": "0",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory",
                      "offset_base_param": "baseaddr",
                      "offset_high_param": "highaddr"
                    }
                  }
                }
              },
              "address_spaces": {
                "M_AXI_B": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "bridge_input_clk": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "top_level_util_ds_buf_0_0",
            "xci_path": "ip/top_level_util_ds_buf_0_0/top_level_util_ds_buf_0_0.xci",
            "inst_hier_path": "pcie/bridge_input_clk",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "system_interconnect": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "top_level_smartconnect_0_0",
            "xci_path": "ip/top_level_smartconnect_0_0/top_level_smartconnect_0_0.xci",
            "inst_hier_path": "pcie/system_interconnect",
            "parameters": {
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "32"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "32"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "axi_revision": {
            "vlnv": "xilinx.com:module_ref:axi_revision:1.0",
            "xci_name": "top_level_axi_revision_0_0",
            "xci_path": "ip/top_level_axi_revision_0_0/top_level_axi_revision_0_0.xci",
            "inst_hier_path": "pcie/axi_revision",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi_revision",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "5",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "AXI_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "AXI_ARESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "AXI_ARESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "CLK_IN_D_0_1": {
            "interface_ports": [
              "pcie_refclk",
              "bridge_input_clk/CLK_IN_D"
            ]
          },
          "pcie_bridge_M_AXI_B": {
            "interface_ports": [
              "pcie_bridge/M_AXI_B",
              "system_interconnect/S00_AXI"
            ]
          },
          "pcie_bridge_pcie_mgt": {
            "interface_ports": [
              "pcie_mgt",
              "pcie_bridge/pcie_mgt"
            ]
          },
          "system_interconnect_M00_AXI": {
            "interface_ports": [
              "axi_revision/S_AXI",
              "system_interconnect/M00_AXI"
            ]
          }
        },
        "nets": {
          "one_dout": {
            "ports": [
              "one/dout",
              "pcie_bridge/sys_rst_n"
            ]
          },
          "pcie_bridge_axi_aclk": {
            "ports": [
              "pcie_bridge/axi_aclk",
              "system_interconnect/aclk",
              "axi_revision/AXI_ACLK"
            ]
          },
          "pcie_bridge_axi_aresetn": {
            "ports": [
              "pcie_bridge/axi_aresetn",
              "system_interconnect/aresetn",
              "axi_revision/AXI_ARESETN"
            ]
          },
          "util_ds_buf_0_IBUF_DS_ODIV2": {
            "ports": [
              "bridge_input_clk/IBUF_DS_ODIV2",
              "pcie_bridge/sys_clk"
            ]
          },
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "bridge_input_clk/IBUF_OUT",
              "pcie_bridge/sys_clk_gt"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "pcie_refclk",
          "pcie/pcie_refclk"
        ]
      },
      "cmac_usplus_0_gt_serial_port": {
        "interface_ports": [
          "qsfp0_gt",
          "loopback/qsfp0_gt"
        ]
      },
      "eth_1_qsfp_gt": {
        "interface_ports": [
          "qsfp1_gt",
          "loopback/qsfp1_gt"
        ]
      },
      "gt_ref_clk_0_1": {
        "interface_ports": [
          "qsfp0_clk",
          "loopback/qsfp0_clk"
        ]
      },
      "gt_ref_clk_0_2": {
        "interface_ports": [
          "qsfp1_clk",
          "loopback/qsfp1_clk"
        ]
      },
      "pcie_bridge_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "pcie/pcie_mgt"
        ]
      }
    },
    "nets": {
      "init_clk_0_1": {
        "ports": [
          "init_clk",
          "loopback/init_clk"
        ]
      },
      "status_leds_led_green_l": {
        "ports": [
          "loopback/led_green_l",
          "led_green_l"
        ]
      },
      "status_leds_led_orange_l": {
        "ports": [
          "loopback/led_orange_l",
          "led_orange_l"
        ]
      },
      "value_0x0_dout": {
        "ports": [
          "loopback/qsfp_lp",
          "qsfp_lp"
        ]
      },
      "zero_dout": {
        "ports": [
          "loopback/qsfp_rst_l",
          "qsfp_rst_l"
        ]
      }
    },
    "addressing": {
      "/pcie/pcie_bridge": {
        "address_spaces": {
          "M_AXI_B": {
            "segments": {
              "SEG_axi_revision_reg0": {
                "address_block": "/pcie/axi_revision/S_AXI/reg0",
                "offset": "0x0000000000000000",
                "range": "128"
              }
            }
          }
        }
      }
    }
  }
}