

================================================================
== Vitis HLS Report for 'compute_add_Pipeline_execute'
================================================================
* Date:           Mon Mar 25 16:41:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.097 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  13.662 us|  13.662 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- execute  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      109|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|       68|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       68|      172|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln108_fu_100_p2               |         +|   0|  0|  39|          32|          32|
    |i_1_fu_89_p2                      |         +|   0|  0|  38|          31|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |icmp_ln106_fu_83_p2               |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 109|         104|          75|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |   9|          2|   31|         62|
    |i_fu_42                  |   9|          2|   31|         62|
    |in1_stream_blk_n         |   9|          2|    1|          2|
    |in2_stream_blk_n         |   9|          2|    1|          2|
    |out_stream_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   67|        134|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln108_reg_117                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_42                           |  31|   0|   31|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  68|   0|   68|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_ext_blocking_n          |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_str_blocking_n          |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_int_blocking_n          |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|in1_stream_dout            |   in|   32|     ap_fifo|                    in1_stream|       pointer|
|in1_stream_num_data_valid  |   in|    2|     ap_fifo|                    in1_stream|       pointer|
|in1_stream_fifo_cap        |   in|    2|     ap_fifo|                    in1_stream|       pointer|
|in1_stream_empty_n         |   in|    1|     ap_fifo|                    in1_stream|       pointer|
|in1_stream_read            |  out|    1|     ap_fifo|                    in1_stream|       pointer|
|in2_stream_dout            |   in|   32|     ap_fifo|                    in2_stream|       pointer|
|in2_stream_num_data_valid  |   in|    2|     ap_fifo|                    in2_stream|       pointer|
|in2_stream_fifo_cap        |   in|    2|     ap_fifo|                    in2_stream|       pointer|
|in2_stream_empty_n         |   in|    1|     ap_fifo|                    in2_stream|       pointer|
|in2_stream_read            |  out|    1|     ap_fifo|                    in2_stream|       pointer|
|out_stream_din             |  out|   32|     ap_fifo|                    out_stream|       pointer|
|out_stream_num_data_valid  |   in|    2|     ap_fifo|                    out_stream|       pointer|
|out_stream_fifo_cap        |   in|    2|     ap_fifo|                    out_stream|       pointer|
|out_stream_full_n          |   in|    1|     ap_fifo|                    out_stream|       pointer|
|out_stream_write           |  out|    1|     ap_fifo|                    out_stream|       pointer|
|size_load                  |   in|   32|     ap_none|                     size_load|        scalar|
+---------------------------+-----+-----+------------+------------------------------+--------------+

