{"vcs1":{"timestamp_begin":1734601272.953306844, "rt":9.80, "ut":0.66, "st":0.26}}
{"vcselab":{"timestamp_begin":1734601282.841404722, "rt":12.04, "ut":0.32, "st":0.13}}
{"link":{"timestamp_begin":1734601294.942855641, "rt":0.30, "ut":0.13, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1734601272.365873729}
{"VCS_COMP_START_TIME": 1734601272.365873729}
{"VCS_COMP_END_TIME": 1734601305.764949134}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331448}}
{"stitch_vcselab": {"peak_mem": 223360}}
