<!--
	- I/O mapping
	- Version: 
	- Date: Thu Mar  7 15:15:45 2024
-->

<io_mapping>
	<io name="gfpga_pad_QL_PREIO_A2F[6719:6719]" net="clk1" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[6718:6718]" net="clk2" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[6717:6717]" net="clk3" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[6716:6716]" net="clk4" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[6503:6503]" net="clk5" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[6502:6502]" net="clk6" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[6501:6501]" net="t" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[6500:6500]" net="clr_n" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[6499:6499]" net="sel[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[6498:6498]" net="sel[1]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6623:6623]" net="mux_out[0]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6622:6622]" net="mux_out[1]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6621:6621]" net="mux_out[2]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6620:6620]" net="mux_out[3]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6619:6619]" net="mux_out[4]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6618:6618]" net="mux_out[5]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6617:6617]" net="mux_out[6]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6616:6616]" net="mux_out[7]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6615:6615]" net="mux_out[8]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6614:6614]" net="mux_out[9]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6613:6613]" net="mux_out[10]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6612:6612]" net="mux_out[11]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6611:6611]" net="mux_out[12]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6610:6610]" net="mux_out[13]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6609:6609]" net="mux_out[14]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6608:6608]" net="mux_out[15]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6767:6767]" net="mux_out[16]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6766:6766]" net="mux_out[17]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6765:6765]" net="mux_out[18]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6764:6764]" net="mux_out[19]" dir="output"/>
</io_mapping>
