Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Nov 19 21:43:14 2023
| Host         : BOOK-22PN8T4506 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
HPDR-1     Warning           Port pin direction inconsistency                    4           
TIMING-18  Warning           Missing input or output delay                       9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.502        0.000                      0                  212        0.206        0.000                      0                  212        2.000        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clk_pin                      {0.000 4.000}        8.000           125.000         
sys_con/clk_wizard/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0             {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                            3.502        0.000                      0                  212        0.206        0.000                      0                  212        3.500        0.000                       0                    81  
sys_con/clk_wizard/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                               5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.857ns (21.260%)  route 3.174ns (78.740%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.739     5.408    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y92         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/Q
                         net (fo=2, routed)           0.811     6.675    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.433    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_7__0_n_0
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.124     7.557 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_4__0/O
                         net (fo=2, routed)           0.782     8.339    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_4__0_n_0
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.153     8.492 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_2__0/O
                         net (fo=17, routed)          0.947     9.439    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count0
    SLICE_X40Y96         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563    12.955    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y96         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[16]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y96         FDRE (Setup_fdre_C_CE)      -0.408    12.940    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.857ns (22.024%)  route 3.034ns (77.975%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.739     5.408    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y92         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/Q
                         net (fo=2, routed)           0.811     6.675    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.433    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_7__0_n_0
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.124     7.557 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_4__0/O
                         net (fo=2, routed)           0.782     8.339    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_4__0_n_0
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.153     8.492 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_2__0/O
                         net (fo=17, routed)          0.807     9.299    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count0
    SLICE_X40Y95         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563    12.955    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y95         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[12]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y95         FDRE (Setup_fdre_C_CE)      -0.408    12.940    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.857ns (22.024%)  route 3.034ns (77.975%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.739     5.408    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y92         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/Q
                         net (fo=2, routed)           0.811     6.675    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.433    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_7__0_n_0
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.124     7.557 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_4__0/O
                         net (fo=2, routed)           0.782     8.339    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_4__0_n_0
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.153     8.492 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_2__0/O
                         net (fo=17, routed)          0.807     9.299    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count0
    SLICE_X40Y95         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563    12.955    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y95         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[13]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y95         FDRE (Setup_fdre_C_CE)      -0.408    12.940    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.857ns (22.024%)  route 3.034ns (77.975%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.739     5.408    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y92         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/Q
                         net (fo=2, routed)           0.811     6.675    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.433    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_7__0_n_0
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.124     7.557 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_4__0/O
                         net (fo=2, routed)           0.782     8.339    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_4__0_n_0
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.153     8.492 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_2__0/O
                         net (fo=17, routed)          0.807     9.299    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count0
    SLICE_X40Y95         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563    12.955    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y95         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[14]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y95         FDRE (Setup_fdre_C_CE)      -0.408    12.940    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.857ns (22.024%)  route 3.034ns (77.975%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.739     5.408    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y92         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/Q
                         net (fo=2, routed)           0.811     6.675    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.433    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_7__0_n_0
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.124     7.557 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_4__0/O
                         net (fo=2, routed)           0.782     8.339    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_4__0_n_0
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.153     8.492 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_2__0/O
                         net (fo=17, routed)          0.807     9.299    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count0
    SLICE_X40Y95         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563    12.955    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y95         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[15]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y95         FDRE (Setup_fdre_C_CE)      -0.408    12.940    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[15]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.857ns (22.906%)  route 2.884ns (77.094%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.739     5.408    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y92         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/Q
                         net (fo=2, routed)           0.811     6.675    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.433    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_7__0_n_0
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.124     7.557 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_4__0/O
                         net (fo=2, routed)           0.782     8.339    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_4__0_n_0
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.153     8.492 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_2__0/O
                         net (fo=17, routed)          0.657     9.149    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count0
    SLICE_X40Y94         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563    12.955    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y94         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[10]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y94         FDRE (Setup_fdre_C_CE)      -0.408    12.940    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.857ns (22.906%)  route 2.884ns (77.094%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.739     5.408    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y92         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/Q
                         net (fo=2, routed)           0.811     6.675    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.433    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_7__0_n_0
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.124     7.557 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_4__0/O
                         net (fo=2, routed)           0.782     8.339    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_4__0_n_0
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.153     8.492 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_2__0/O
                         net (fo=17, routed)          0.657     9.149    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count0
    SLICE_X40Y94         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563    12.955    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y94         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[11]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y94         FDRE (Setup_fdre_C_CE)      -0.408    12.940    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.857ns (22.906%)  route 2.884ns (77.094%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.739     5.408    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y92         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/Q
                         net (fo=2, routed)           0.811     6.675    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.433    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_7__0_n_0
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.124     7.557 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_4__0/O
                         net (fo=2, routed)           0.782     8.339    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_4__0_n_0
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.153     8.492 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_2__0/O
                         net (fo=17, routed)          0.657     9.149    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count0
    SLICE_X40Y94         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563    12.955    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y94         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[8]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y94         FDRE (Setup_fdre_C_CE)      -0.408    12.940    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.857ns (22.906%)  route 2.884ns (77.094%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.739     5.408    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y92         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]/Q
                         net (fo=2, routed)           0.811     6.675    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[3]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.433    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_7__0_n_0
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.124     7.557 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_4__0/O
                         net (fo=2, routed)           0.782     8.339    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_4__0_n_0
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.153     8.492 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_2__0/O
                         net (fo=17, routed)          0.657     9.149    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count0
    SLICE_X40Y94         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563    12.955    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y94         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[9]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y94         FDRE (Setup_fdre_C_CE)      -0.408    12.940    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.916ns (24.292%)  route 2.855ns (75.708%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.739     5.408    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/XCLK
    SLICE_X42Y91         FDRE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.518     5.926 f  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[3]/Q
                         net (fo=2, routed)           0.813     6.738    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[3]
    SLICE_X43Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count[0]_i_7/O
                         net (fo=1, routed)           0.808     7.670    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count[0]_i_7_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I2_O)        0.124     7.794 r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count[0]_i_4/O
                         net (fo=2, routed)           0.583     8.377    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count[0]_i_4_n_0
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.150     8.527 r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count[0]_i_2/O
                         net (fo=17, routed)          0.651     9.179    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count0
    SLICE_X42Y92         FDRE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.562    12.954    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/XCLK
    SLICE_X42Y92         FDRE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[4]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.347    
    SLICE_X42Y92         FDRE (Setup_fdre_C_CE)      -0.377    12.970    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  3.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 BUTTONS/generate_gpio[3].generated_bit/debounce_instance/flipflops_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[3].generated_bit/debounce_instance/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.500    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/XCLK
    SLICE_X43Y93         FDCE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDCE (Prop_fdce_C_Q)         0.128     1.628 r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.070     1.698    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/p_0_in
    SLICE_X43Y93         LUT4 (Prop_lut4_I1_O)        0.099     1.797 r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/result_i_1__2/O
                         net (fo=1, routed)           0.000     1.797    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/result_i_1__2_n_0
    SLICE_X43Y93         FDCE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.017    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/XCLK
    SLICE_X43Y93         FDCE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/result_reg/C
                         clock pessimism             -0.517     1.500    
    SLICE_X43Y93         FDCE (Hold_fdce_C_D)         0.091     1.591    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/result_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 BUTTONS/generate_gpio[0].generated_bit/debounce_instance/flipflops_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[0].generated_bit/debounce_instance/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.500    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/XCLK
    SLICE_X43Y55         FDCE                                         r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.128     1.628 r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.070     1.699    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/p_0_in
    SLICE_X43Y55         LUT4 (Prop_lut4_I1_O)        0.099     1.798 r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/result_i_1/O
                         net (fo=1, routed)           0.000     1.798    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/result_i_1_n_0
    SLICE_X43Y55         FDCE                                         r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.017    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/XCLK
    SLICE_X43Y55         FDCE                                         r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/result_reg/C
                         clock pessimism             -0.517     1.500    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.091     1.591    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/result_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 BUTTONS/generate_gpio[2].generated_bit/debounce_instance/flipflops_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[2].generated_bit/debounce_instance/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.920%)  route 0.084ns (27.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.587     1.499    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X43Y92         FDCE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDCE (Prop_fdce_C_Q)         0.128     1.627 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.084     1.712    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/flipflops_reg_n_0_[0]
    SLICE_X43Y92         LUT4 (Prop_lut4_I0_O)        0.099     1.811 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/result_i_1__1/O
                         net (fo=1, routed)           0.000     1.811    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/result_i_1__1_n_0
    SLICE_X43Y92         FDCE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     2.016    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X43Y92         FDCE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/result_reg/C
                         clock pessimism             -0.517     1.499    
    SLICE_X43Y92         FDCE (Hold_fdce_C_D)         0.091     1.590    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/result_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 BUTTONS/generate_gpio[0].generated_bit/debounce_instance/flipflops_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[0].generated_bit/debounce_instance/flipflops_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.806%)  route 0.188ns (57.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.587     1.499    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/XCLK
    SLICE_X43Y58         FDCE                                         r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.188     1.829    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/flipflops_reg_n_0_[0]
    SLICE_X43Y55         FDCE                                         r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/flipflops_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.017    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/XCLK
    SLICE_X43Y55         FDCE                                         r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/flipflops_reg[1]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.075     1.591    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 BUTTONS/generate_gpio[3].generated_bit/debounce_instance/flipflops_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[3].generated_bit/debounce_instance/flipflops_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.545%)  route 0.190ns (57.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.587     1.499    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/XCLK
    SLICE_X43Y92         FDCE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.190     1.831    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/flipflops_reg_n_0_[0]
    SLICE_X43Y93         FDCE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/flipflops_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.017    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/XCLK
    SLICE_X43Y93         FDCE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/flipflops_reg[1]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X43Y93         FDCE (Hold_fdce_C_D)         0.075     1.591    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.589     1.501    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/XCLK
    SLICE_X42Y52         FDRE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.780    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg_n_0_[2]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[0]_i_3__1/O[2]
                         net (fo=1, routed)           0.000     1.890    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[0]_i_3__1_n_5
    SLICE_X42Y52         FDRE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.859     2.018    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/XCLK
    SLICE_X42Y52         FDRE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[2]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.134     1.635    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.587     1.499    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/XCLK
    SLICE_X42Y91         FDRE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.778    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg_n_0_[2]
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.888 r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.888    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[0]_i_3_n_5
    SLICE_X42Y91         FDRE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     2.016    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/XCLK
    SLICE_X42Y91         FDRE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[2]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.134     1.633    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 BUTTONS/generate_gpio[1].generated_bit/debounce_instance/flipflops_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[1].generated_bit/debounce_instance/flipflops_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.036%)  route 0.150ns (53.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.500    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/XCLK
    SLICE_X43Y55         FDCE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.128     1.628 r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.150     1.778    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/flipflops_reg_n_0_[0]
    SLICE_X43Y55         FDCE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/flipflops_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.017    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/XCLK
    SLICE_X43Y55         FDCE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/flipflops_reg[1]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.017     1.517    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.500    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/XCLK
    SLICE_X42Y54         FDRE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.790    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[10]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.900    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[8]_i_1__1_n_5
    SLICE_X42Y54         FDRE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.017    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/XCLK
    SLICE_X42Y54         FDRE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[10]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.134     1.634    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.500    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/XCLK
    SLICE_X42Y53         FDRE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.790    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[6]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.900    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[4]_i_1__1_n_5
    SLICE_X42Y53         FDRE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.017    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/XCLK
    SLICE_X42Y53         FDRE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[6]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.134     1.634    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { XCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  XCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y52    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y54    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y54    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y55    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y55    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y55    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y55    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y56    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y52    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y55    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y55    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y55    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y55    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y55    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y55    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y55    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y55    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_con/clk_wizard/inst/clk_in1
  To Clock:  sys_con/clk_wizard/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_con/clk_wizard/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_con/clk_wizard/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    sys_con/clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 f  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.680     5.680    sys_con/clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.142 f  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.902    sys_con/clk_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.003 f  sys_con/clk_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.680    sys_con/clk_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.548    sys_con/clk_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTONS/generate_gpio[2].generated_bit/debounce_instance/result_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XLEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.835ns  (logic 3.941ns (67.551%)  route 1.893ns (32.449%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.739     5.408    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X43Y92         FDCE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDCE (Prop_fdce_C_Q)         0.456     5.864 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/result_reg/Q
                         net (fo=2, routed)           1.893     7.757    XLEDS_OBUF[2]
    G14                  OBUFT (Prop_obuft_I_O)       3.485    11.243 r  XLEDS_OBUFT[2]_inst/O
                         net (fo=0)                   0.000    11.243    XLEDS[2]
    G14                                                               r  XLEDS[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTONS/generate_gpio[0].generated_bit/debounce_instance/result_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XLEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.676ns  (logic 3.987ns (70.242%)  route 1.689ns (29.758%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.740     5.409    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/XCLK
    SLICE_X43Y55         FDCE                                         r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/result_reg/Q
                         net (fo=2, routed)           1.689     7.554    XLEDS_OBUF[0]
    M14                  OBUFT (Prop_obuft_I_O)       3.531    11.085 r  XLEDS_OBUFT[0]_inst/O
                         net (fo=0)                   0.000    11.085    XLEDS[0]
    M14                                                               r  XLEDS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTONS/generate_gpio[1].generated_bit/debounce_instance/result_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XLEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.676ns  (logic 3.995ns (70.383%)  route 1.681ns (29.617%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.740     5.409    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/XCLK
    SLICE_X43Y55         FDCE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/result_reg/Q
                         net (fo=2, routed)           1.681     7.546    XLEDS_OBUF[1]
    M15                  OBUFT (Prop_obuft_I_O)       3.539    11.085 r  XLEDS_OBUFT[1]_inst/O
                         net (fo=0)                   0.000    11.085    XLEDS[1]
    M15                                                               r  XLEDS[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTONS/generate_gpio[3].generated_bit/debounce_instance/result_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XLEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.642ns  (logic 3.966ns (70.289%)  route 1.676ns (29.711%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.740     5.409    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/XCLK
    SLICE_X43Y93         FDCE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/result_reg/Q
                         net (fo=2, routed)           1.676     7.541    XLEDS_OBUF[3]
    D18                  OBUFT (Prop_obuft_I_O)       3.510    11.051 r  XLEDS_OBUFT[3]_inst/O
                         net (fo=0)                   0.000    11.051    XLEDS[3]
    D18                                                               r  XLEDS[3] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTONS/generate_gpio[3].generated_bit/debounce_instance/result_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XLEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 1.352ns (79.745%)  route 0.343ns (20.255%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.500    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/XCLK
    SLICE_X43Y93         FDCE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/result_reg/Q
                         net (fo=2, routed)           0.343     1.985    XLEDS_OBUF[3]
    D18                  OBUFT (Prop_obuft_I_O)       1.211     3.196 r  XLEDS_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     3.196    XLEDS[3]
    D18                                                               r  XLEDS[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTONS/generate_gpio[0].generated_bit/debounce_instance/result_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XLEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.373ns (80.144%)  route 0.340ns (19.856%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.500    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/XCLK
    SLICE_X43Y55         FDCE                                         r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/result_reg/Q
                         net (fo=2, routed)           0.340     1.981    XLEDS_OBUF[0]
    M14                  OBUFT (Prop_obuft_I_O)       1.232     3.213 r  XLEDS_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     3.213    XLEDS[0]
    M14                                                               r  XLEDS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTONS/generate_gpio[1].generated_bit/debounce_instance/result_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XLEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.381ns (79.682%)  route 0.352ns (20.318%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.500    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/XCLK
    SLICE_X43Y55         FDCE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/result_reg/Q
                         net (fo=2, routed)           0.352     1.993    XLEDS_OBUF[1]
    M15                  OBUFT (Prop_obuft_I_O)       1.240     3.233 r  XLEDS_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     3.233    XLEDS[1]
    M15                                                               r  XLEDS[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTONS/generate_gpio[2].generated_bit/debounce_instance/result_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XLEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.328ns (75.350%)  route 0.434ns (24.650%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.587     1.499    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X43Y92         FDCE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/result_reg/Q
                         net (fo=2, routed)           0.434     2.075    XLEDS_OBUF[2]
    G14                  OBUFT (Prop_obuft_I_O)       1.187     3.261 r  XLEDS_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     3.261    XLEDS[2]
    G14                                                               r  XLEDS[2] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           152 Endpoints
Min Delay           152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.224ns  (logic 1.576ns (30.173%)  route 3.648ns (69.827%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  XRESET_IBUF_inst/O
                         net (fo=10, routed)          2.703     4.156    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XRESET_IBUF
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.280 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_1__0/O
                         net (fo=17, routed)          0.945     5.224    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_1__0_n_0
    SLICE_X40Y96         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     4.955    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y96         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[16]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.083ns  (logic 1.576ns (31.015%)  route 3.506ns (68.985%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  XRESET_IBUF_inst/O
                         net (fo=10, routed)          2.703     4.156    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XRESET_IBUF
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.280 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_1__0/O
                         net (fo=17, routed)          0.803     5.083    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_1__0_n_0
    SLICE_X40Y95         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     4.955    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y95         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[12]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.083ns  (logic 1.576ns (31.015%)  route 3.506ns (68.985%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  XRESET_IBUF_inst/O
                         net (fo=10, routed)          2.703     4.156    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XRESET_IBUF
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.280 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_1__0/O
                         net (fo=17, routed)          0.803     5.083    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_1__0_n_0
    SLICE_X40Y95         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     4.955    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y95         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[13]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.083ns  (logic 1.576ns (31.015%)  route 3.506ns (68.985%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  XRESET_IBUF_inst/O
                         net (fo=10, routed)          2.703     4.156    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XRESET_IBUF
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.280 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_1__0/O
                         net (fo=17, routed)          0.803     5.083    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_1__0_n_0
    SLICE_X40Y95         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     4.955    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y95         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[14]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.083ns  (logic 1.576ns (31.015%)  route 3.506ns (68.985%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  XRESET_IBUF_inst/O
                         net (fo=10, routed)          2.703     4.156    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XRESET_IBUF
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.280 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_1__0/O
                         net (fo=17, routed)          0.803     5.083    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_1__0_n_0
    SLICE_X40Y95         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     4.955    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y95         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[15]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.959ns  (logic 1.604ns (32.353%)  route 3.355ns (67.647%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  XRESET_IBUF_inst/O
                         net (fo=10, routed)          2.703     4.156    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/XRESET_IBUF
    SLICE_X43Y92         LUT2 (Prop_lut2_I0_O)        0.152     4.308 r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count[0]_i_2/O
                         net (fo=17, routed)          0.651     4.959    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count0
    SLICE_X42Y92         FDRE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.562     4.954    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/XCLK
    SLICE_X42Y92         FDRE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[4]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.959ns  (logic 1.604ns (32.353%)  route 3.355ns (67.647%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  XRESET_IBUF_inst/O
                         net (fo=10, routed)          2.703     4.156    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/XRESET_IBUF
    SLICE_X43Y92         LUT2 (Prop_lut2_I0_O)        0.152     4.308 r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count[0]_i_2/O
                         net (fo=17, routed)          0.651     4.959    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count0
    SLICE_X42Y92         FDRE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.562     4.954    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/XCLK
    SLICE_X42Y92         FDRE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[5]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.959ns  (logic 1.604ns (32.353%)  route 3.355ns (67.647%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  XRESET_IBUF_inst/O
                         net (fo=10, routed)          2.703     4.156    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/XRESET_IBUF
    SLICE_X43Y92         LUT2 (Prop_lut2_I0_O)        0.152     4.308 r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count[0]_i_2/O
                         net (fo=17, routed)          0.651     4.959    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count0
    SLICE_X42Y92         FDRE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.562     4.954    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/XCLK
    SLICE_X42Y92         FDRE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[6]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.959ns  (logic 1.604ns (32.353%)  route 3.355ns (67.647%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  XRESET_IBUF_inst/O
                         net (fo=10, routed)          2.703     4.156    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/XRESET_IBUF
    SLICE_X43Y92         LUT2 (Prop_lut2_I0_O)        0.152     4.308 r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count[0]_i_2/O
                         net (fo=17, routed)          0.651     4.959    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count0
    SLICE_X42Y92         FDRE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.562     4.954    BUTTONS/generate_gpio[3].generated_bit/debounce_instance/XCLK
    SLICE_X42Y92         FDRE                                         r  BUTTONS/generate_gpio[3].generated_bit/debounce_instance/count_reg[7]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.931ns  (logic 1.576ns (31.970%)  route 3.354ns (68.030%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  XRESET_IBUF_inst/O
                         net (fo=10, routed)          2.703     4.156    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XRESET_IBUF
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.280 r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_1__0/O
                         net (fo=17, routed)          0.651     4.931    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count[0]_i_1__0_n_0
    SLICE_X40Y94         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     4.955    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X40Y94         FDRE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/count_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 XBTNS[2]
                            (input port)
  Destination:            BUTTONS/generate_gpio[2].generated_bit/debounce_instance/flipflops_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.256ns (35.842%)  route 0.458ns (64.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  XBTNS[2] (INOUT)
                         net (fo=0)                   0.000     0.000    XBTNS[2]
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  XBTNS_IBUF[2]_inst/O
                         net (fo=1, routed)           0.458     0.714    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XBTNS_IBUF[0]
    SLICE_X43Y92         FDCE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     2.016    BUTTONS/generate_gpio[2].generated_bit/debounce_instance/XCLK
    SLICE_X43Y92         FDCE                                         r  BUTTONS/generate_gpio[2].generated_bit/debounce_instance/flipflops_reg[0]/C

Slack:                    inf
  Source:                 XBTNS[0]
                            (input port)
  Destination:            BUTTONS/generate_gpio[0].generated_bit/debounce_instance/flipflops_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.257ns (30.992%)  route 0.571ns (69.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  XBTNS[0] (INOUT)
                         net (fo=0)                   0.000     0.000    XBTNS[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  XBTNS_IBUF[0]_inst/O
                         net (fo=1, routed)           0.571     0.828    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/XBTNS_IBUF[0]
    SLICE_X43Y58         FDCE                                         r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     2.016    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/XCLK
    SLICE_X43Y58         FDCE                                         r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/flipflops_reg[0]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.265ns (26.962%)  route 0.719ns (73.038%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  XRESET_IBUF_inst/O
                         net (fo=10, routed)          0.587     0.807    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/XRESET_IBUF
    SLICE_X43Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.852 r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count[0]_i_2__1/O
                         net (fo=17, routed)          0.132     0.985    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count0
    SLICE_X42Y55         FDRE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.017    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/XCLK
    SLICE_X42Y55         FDRE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[12]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.265ns (26.962%)  route 0.719ns (73.038%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  XRESET_IBUF_inst/O
                         net (fo=10, routed)          0.587     0.807    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/XRESET_IBUF
    SLICE_X43Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.852 r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count[0]_i_2__1/O
                         net (fo=17, routed)          0.132     0.985    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count0
    SLICE_X42Y55         FDRE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.017    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/XCLK
    SLICE_X42Y55         FDRE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[13]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.265ns (26.962%)  route 0.719ns (73.038%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  XRESET_IBUF_inst/O
                         net (fo=10, routed)          0.587     0.807    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/XRESET_IBUF
    SLICE_X43Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.852 r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count[0]_i_2__1/O
                         net (fo=17, routed)          0.132     0.985    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count0
    SLICE_X42Y55         FDRE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.017    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/XCLK
    SLICE_X42Y55         FDRE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[14]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.265ns (26.962%)  route 0.719ns (73.038%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  XRESET_IBUF_inst/O
                         net (fo=10, routed)          0.587     0.807    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/XRESET_IBUF
    SLICE_X43Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.852 r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count[0]_i_2__1/O
                         net (fo=17, routed)          0.132     0.985    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count0
    SLICE_X42Y55         FDRE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.017    BUTTONS/generate_gpio[1].generated_bit/debounce_instance/XCLK
    SLICE_X42Y55         FDRE                                         r  BUTTONS/generate_gpio[1].generated_bit/debounce_instance/count_reg[15]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.264ns (25.542%)  route 0.771ns (74.458%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  XRESET_IBUF_inst/O
                         net (fo=10, routed)          0.587     0.807    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/XRESET_IBUF
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.044     0.851 r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count[0]_i_1__2/O
                         net (fo=17, routed)          0.184     1.035    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count[0]_i_1__2_n_0
    SLICE_X40Y55         FDRE                                         r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.017    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/XCLK
    SLICE_X40Y55         FDRE                                         r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[12]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.264ns (25.542%)  route 0.771ns (74.458%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  XRESET_IBUF_inst/O
                         net (fo=10, routed)          0.587     0.807    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/XRESET_IBUF
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.044     0.851 r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count[0]_i_1__2/O
                         net (fo=17, routed)          0.184     1.035    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count[0]_i_1__2_n_0
    SLICE_X40Y55         FDRE                                         r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.017    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/XCLK
    SLICE_X40Y55         FDRE                                         r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[13]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.264ns (25.542%)  route 0.771ns (74.458%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  XRESET_IBUF_inst/O
                         net (fo=10, routed)          0.587     0.807    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/XRESET_IBUF
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.044     0.851 r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count[0]_i_1__2/O
                         net (fo=17, routed)          0.184     1.035    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count[0]_i_1__2_n_0
    SLICE_X40Y55         FDRE                                         r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.017    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/XCLK
    SLICE_X40Y55         FDRE                                         r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[14]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.264ns (25.542%)  route 0.771ns (74.458%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  XRESET_IBUF_inst/O
                         net (fo=10, routed)          0.587     0.807    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/XRESET_IBUF
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.044     0.851 r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count[0]_i_1__2/O
                         net (fo=17, routed)          0.184     1.035    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count[0]_i_1__2_n_0
    SLICE_X40Y55         FDRE                                         r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.017    BUTTONS/generate_gpio[0].generated_bit/debounce_instance/XCLK
    SLICE_X40Y55         FDRE                                         r  BUTTONS/generate_gpio[0].generated_bit/debounce_instance/count_reg[15]/C





