module DivisorFrequencia(CLOCK_50, CLK_DIV);
    input CLOCK_50;
    output CLK_DIV; 

    reg [19:0]count;

    always @(posedge CLOCK_50) begin
        if (count >= 1048575) 
            count = 0;
        else
            count = count + 1;
    end
    
    assign CLK_DIV = count[19]; 

endmodule