// Seed: 1384470115
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout tri0 id_3;
  input wire id_2;
  output wire id_1;
  bit id_4;
  assign id_4 = -1;
  assign module_1.id_3 = 0;
  wire id_5;
  assign id_3 = 1;
  initial begin : LABEL_0
    id_4 <= -1;
  end
  assign id_5 = id_3;
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1
);
  tri id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  uwire id_4 = 1;
endmodule
module module_2 (
    output wor  id_0,
    input  wire id_1,
    inout  wire id_2
);
  parameter id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
