.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000010110000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000010110000000001
000000000000000010
000000000000000000

.io_tile 6 0
000001010000000010
000100001000100000
000000000000000000
000000000000000001
000000000000000110
000000000000001100
001100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000011000
001100000000000000
000000000000000000
000000000000000000
000101010000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000100000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000001000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000010110000010000
001100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000001000000
000100000000000000
000000000000100000
000000000000000001
000000000000000000
000000000000000000
001101110001011000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000000000000
000100000000000000
100000000000000000
001000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000010000011100010
000011110001110000
000000011000000000
000000001000000001
000000000000000001
000000000000000000

.io_tile 12 0
100000000000000000
000100000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000001101000010101001000000000010000000000000
000000000000001000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000001101101000000010000000000000
000000000000000000000000000101111011000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000011000000100000000000000
000000000000001101000010110001011001001000000000000000
001000000000000101000110000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001010000000000001001101100010000000100000010
100000000000100000000000000001011010000000001010000001

.logic_tile 5 1
000000000000000000000000010000000000000000000100000000
000000000000000000000011110111000000000010000000000000
011000000000000000000000001000000000000000000100000000
100000000000000000000000000111000000000010000000000100
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000010100000000000000000000011100000000000000000000000
000001000000001011000000000000000000000001000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000001000000000011000000000010000000000000

.logic_tile 6 1
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001110000000000000001000
011000000000000000000000000000000001000000001000000000
100000000000000000000000000000001011000000000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001001110011000100000000
000000000000000011100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110100000000
000000000000000000000000000000000000000011110100000000
000000000000000000000000000000011011001100110100000000
000000000000000000000000000000011110110011000100000000
010000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000000101000001010000100010000000
000000000000000000000000000000001110010000100001000001
000010000000000000000000000101100000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000001010000011110100000000
000000000000000000000000000000000000000011110000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000010110100000000000
000010100000000000000000000000100000010110100011000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000101000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000101000110100000000000000000100100000000
000000000000000000100010110000001001000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000001101000000000000100000000001000010000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000010000000
000000000000000101000000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000001000000110000000011110000100000100000000
000000000000000111000000000000010000000000000000000000
001000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000100
000000000000001000000000010000000000000000100100000000
000000000000000111000011100000001100000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000011110000001001000000000000000100

.logic_tile 5 2
000000000000000000000000000000000000000000100100000000
000000000000000101000000000000001000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000110100000000001000000100100000000
110000000000000000000100000000001000000000000000000100
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000

.logic_tile 6 2
000000000000001000000000000000000000000000000000000000
000000000000001111000010100000000000000000000000000000
011000000000000000000000001000000000000000000100000000
100000000000000000000000000011000000000010000000000000
110000000000000000000110000000000000000000100100000000
110000000000000000000000000000001100000000000000000000
000000000000001101000000001001011010101000000000000000
000000000000001011000010101101100000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001100000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010000000000000010000100001000100
000000000000000000000100000001001011100000010000000000
000000000000000000000000001101101000101000000000000000
000000000000000000000000001101010000000010100010000000

.logic_tile 7 2
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000100000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
101000000000000000000000000000001100000100000100000000
100000000000001101000010110000010000000000000000000000
010000000000000101000011000000000001000000100100000000
110000000000000000100100000000001001000000000000000000
000000000000000000000010100011000000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000001000000000011000000000000000000100000000
000000000000001011000011010001000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000001110000000000000000000001110000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000000000000000000101100000000000000100000000
100000000000000000000000000000100000000001000000000000

.logic_tile 2 3
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
101000000000000000000111000000000000000000100100000000
100000000000000000000100000000001110000000000000000000
010000000000000000000010000000011110000100000100000000
110000000000000000000000000000010000000000000000000000
000000000000000001100000000011111110010101010100000000
000000001010001111000000000000110000010101010000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000101100000010110100100000000
000000000000000000000010110000000000010110100000000101
000000000000001000000000000001111010111101010000100000
000000000000000011000010110000100000111101010011000000
110000000000000101000010110000000000000000100100000000
100000000000000000100111000000001111000000000000000001

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000101000000000000000100000001
110000000000001001000000000000000000000001000000100001
000000000000001000000110000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000001
000000000000000000000000000101000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000010000001

.logic_tile 5 3
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001011000000000000001000
011000000000000001100000000001111010001100111000000000
100000000000001111100000000000011111110011000000000000
010000000000000001100111110111101001110011000000000000
010000000000000000100111010000001000001100110000000000
000000000000000000000110000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000010001100000000000000100000000
000000000000000101000010100000000000000001000000000000
000000000000001000000000000000000000001111000000000000
000000000000000101000000000000001110001111000000000000

.logic_tile 6 3
100000000000001000000000011000000000000110000100000000
000000000000000001000010101111001000001001000000000100
101000000000000000000010101011101011000110100100000000
100000000000000000000100000011001001000001010000000000
010000000000000101100010100000000000001111000000000000
110000000000000000000100000000001110001111000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111000000110100100000000
000000000000000000000000000011011001000110000000000000
000000000000001101000000000000000000000000000000000000
000000000010001011100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001010000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000001000000001000000000
001000000000000101000000000000001010000000000000001000
000000000000000000000110000001011010001100111000000000
000000000000000000000100000000000000110011000000000000
000000000000001000000000000001101000001100111000000000
001000000000001001000010100000100000110011000000000000
000000000000000001100010100011101000001100111000000000
001000000000000101100000000000000000110011000000000001
000000000000000000000000000101101000001100111000000000
001000000000000000000000000000000000110011000000000000
000000000000001000000000000000001000001100111000000000
001000000000000011000000000000001010110011000000000000
000000000000000000000000000101001000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000000101101000001100110000000000
001000000000000000000000000000100000110011000000000000

.logic_tile 2 4
010000000001010000000000000000000000000000001000000000
001000000000000101000000000000001100000000000000001000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000001001001100111000000000
001000000000000111000000000000001110110011000000000000
000000000000001001100000000000001001001100111000000000
001000000000000001000000000000001110110011000000000000
000000000000101000000000010000001000001100111000000000
001000000000001001000010010000001000110011000000000000
000000000000000000000000010011001000001100111000000000
001000001100000000000010000000100000110011000000000000
000000000000000000000000001000001000001100110000000000
001000000000000000000000001111000000110011000000000000
000000000000001011100110000011111011000000000000000000
001000000000001001000100000101101010000010000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000010000000001000000001000000000
001000000000000000000011100000001101000000000000001000
001000000000001000000110010111000001000000001000000000
000000000000000001000011000000101001000000000000000000
010001000000000000000000010101001000001100110100000000
011010100000000000000010000000101111110011001000000000
000000000000001000000000011011111000000000000000000000
001000000000000111000011011101111011000010000000000000
000000000000000000000000000101100000010110100000000000
001000000000000000000000000000000000010110100000000000
000000000000000000000000011001100001010110100000000000
001000000000000000000010000101101011111001110010000000
000000000000000000000010000000000001001111000100000000
001000000000000000000100000000001101001111000000000000
010000000000000000000000001011101110001100110100000000
011000000000000000000000001001110000110011001000000000

.logic_tile 5 4
010000000000000000000010100101100000000000000100000001
001000000000000000000000000000000000000001000000000000
001000000000010101000000000000011000000100000100000001
000000000000100101000010100000000000000000000010000001
010000000000001000000011100000000000000000000000000000
111000000000001001000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000001011000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
001000000000000000000000001001000000000010000000000010
000000000000010111100000001101101110111111110000000000
001000000000000000100000000011001010010000000001000000
000000001100100101100000000001000000000000000100000010
001000000000000000000000000000100000000001000000000010
000000000000000000000000001000000000000000000100000000
001000000000000000000000000001000000000010000000000010

.logic_tile 6 4
010000000000000001100111100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000011000001010101000000000000000
000000000000000000000011110101000000010100000000100000
110000000000000101000010010000000001000110000000000001
011000000000000101000110001111001010001001000001000000
000000000001010111100000000001101110101111110000000000
001000000000000101100000000000101001101111110000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000001000001010101100010100000000
001000000000000000000000000111011011011100100001000000
000000000000100001000110100000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000111000000100000010000000000
001000000000001101000000000001001010101001010000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000111000000000000000001000000100100000000
001000000000000000100000000000001000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000001000000000000000000110000000
001000000000000000000000000001000000000010000000000100
001000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
110000000000000101000010101101100000000000000000100000
001000000000000000000000000101100000111111110000000000
101000000000001000000000000000000000000000000100000000
100000000000000001000000000101000000000010000011000000
110000000000000000000000000001001010101010100000000001
011000000000000111000010000000010000101010100000000000
000000000000000101000000000000000000000000000000000000
001000000000000101000010100000000000000000000000000000
000000000000000000000000000001011010010101010000000000
001000000000000000000010100000100000010101010000100000
000000000000000000000000000000011011001100110000000000
001000000000000000000000000000001010001100110000100000
000000000000001000000010110000000000000000100101000000
001000000000000001000010100000001111000000000000000011
110000000000000001100000000111111000000000100000000000
101000000000000000000000000111001111000000000000000000

.logic_tile 2 5
010000000000001111000010100011001110010101010000100000
001000000000000001100010100000010000010101010000000000
101000000000000001100010110101011000101011100000000000
100000000000000000000010100101011000111010100000000000
000000000000000101100110010101101010000000000000000000
001000000000101111000010101101011000000001000000000000
000000000000001111000110100000000000011001100000100000
001000000000000001100000001011001111100110010000000000
000000000000000001100110001111111101000000100000000000
001000000000000000100100000101111101000000000000000000
000000000000000000000110011001011111000000000000000000
001000000000000000000110001001111110010000000000000000
000000000000000000000010011001011000101101010100000000
001000000000000000000010011101101111010110100010000001
110000000000001000000010010000000000000000000000000000
101000000000000011000010010000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000010100000000000000000100100000000
001000000000000000000110110000001110000000000000000000
001000000000001000000010100001101000100000010000000000
000000000000000111000110101101111010101000000000000000
110000000000001101000010101000011010010011110000000000
011000000000000001100010101101001011100011110000000000
000000000000001000000010100000000000000000000100000000
001000000000000111000010111111000000000010000000000000
000000000000000000000110011011011001101101010000000000
001000000000000000000010001111111001011000100000000000
000000000000000000000000011101011000000001010000000000
001000000000000000000010001101011011000010010000000000
000000000000000101100000010000011110000100000100000000
001000000000000000000010100000010000000000000000000000
010000000000000000000110010011111000100001010000000000
011000000000000000000010101101111001111010100000000000

.logic_tile 5 5
010000001000000101000000010000000000000000000000000000
001000000000000000100011100000000000000000000000000000
001000000000001101100000000000000000000000000000000000
000000000000000101000000000011000000000010000000000000
010000000000100101100000010101100000000000000100000000
011000000000010000000010010000100000000001000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000000000001010101000000000011111001111001110000000000
001000000000100000000000000101101000111000100000000000
000000000000000000000110000000000000000000100000000000
001000000010000000000100000000001011000000000000000000
000000000000000000000000000001000000000000000100000000
001000000000010000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 5
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101010000010011000000010110101111000000000000100000000
100010000000000111000011110101100000000010100010000100
010000000000001000000110000000000000000000000000000000
111000000000001111000000000000000000000000000000000000
000000000000100000000011000101111001111110000000000000
001000000100010000000000000000111001111110000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
101001000000000000000000000000000000000000000000000000

.logic_tile 7 5
010000000000001000000000000000001010111101000000000100
001000000000001001000000001101011000111110000000000000
001000000010001000000000000001011010010100000000000001
000000000000000001000000000000000000010100000001000000
110000000000000000000010100000000000000000000000000000
111000001110000000000110110000000000000000000000000000
000000000000000001100000000000000001000000100000000000
001000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001101000000000010000000000001
000000100000000101100000001111111000000000000000000000
001001000000000000000000000011100000000001010000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000001001000010100000000000000000000000000000
111000000000000101000000000000000000000000000000000000

.logic_tile 8 5
010000000000100000000000000000000000010110100000000010
001000000001010101000011110001000000101001010010100000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
011000000000000000000010110000000000000000000000000000
000000000000001011100010100000000000000000000000000000
001000000000000101000100000000000000000000000000000000
000000000000000000000000001101111100000100100000000000
001000000000000000000000001101001000010010010000100000
000000000000000001100000000000000000000000000100000000
001000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001000101000000000011100000000000000100100000
010000000000000000000000000000100000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000101101111111111010000000000
000000000000000000000010000101111100000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 6
100001000000000000000000000000011011110011110000000000
000000100000000000000010010000011011110011110000100001
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101000000000101100001110000110000000000
010000000000000000000010110101101011110110110000000000
000000000000000000000111110000011100110011000000000001
000000000000000000000010100000011100110011000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000001001000100000000
000000000000000000000010011101001101000110000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000001000000000000000000000000000000000000000
000000000000001111000010100000000000000000000000000000
001000000000001000000000000001100000000000000100000000
000000000000000111000011110000000000000001000000000000
010000000000000000000000000000011010000100000100000000
010000000000000000000011110000000000000000000000000000
000000000000000001100000000001000000000000000100000000
000000000000001111100000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000000000000000000000000000000000000100100000000
110000000000000000000000000000001011000000000000000000

.logic_tile 5 6
000000000000001000000000001111000000000000000000000000
000000000000000011000010110111100000010110100010000010
111000000000100000000000000001011011101000010100000000
100000100001001101000000000011111010110100010000000000
110000001110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000011100010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000011010110000000100000000
000000000000000000000111100000011001110000000000000000
010000000000000111100000000001000000000110000000000010
010000001100000000000000000000001101000110000000000100

.logic_tile 6 6
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
001000000000000000000010100000001000000100000100000000
000000000000000000000100000000010000000000000000000010
110000000000000101000000000000000000000000000100000000
110000001010000000100000000101000000000010000001000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000100000000000000000000000011000000100000100000000
000001000000000000000000000000010000000000000001000000
000000000000000000000000000000011010000100000110000000
000000000000000000000000000000000000000000000000000000
000000001000000000000111100000011010000100000110000000
000000000000000000000000000000010000000000000000000000
000010000000000000000000000000000000000000000110000000
000001000000000000000000001001000000000010000000000000

.logic_tile 7 6
000000000000001000000000000001111100111101010000000000
000000000000000001000000000000010000111101010000000000
001000000000000001100000000001000000000000000100000000
000000000000000101100000000000000000000001000001000000
010000000000000000000010000000011010000001000010000000
110000000000000000000000000011001000000010000000100000
000000000000000001000000001000011001111110110000000000
000000000000000101000000000001001101111101110000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110101001101101000000000000000000
000000000000000000000000001011001000010000000000000001
000000000000000000000000001011111000001011100000000000
000000000000000000000000000001101100101110100001000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000001100110001101000000100000010000000000
000000000000000000000000000001101010010110100000000000
110010100000001000000110101000011001101110110000000000
110001000000001011000000000011011010011101110000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000001000000000000001011100010110100000000000
000000000000001001000000000101001100111111010000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000011001010100011010100000000
000000000000010000000000000011111010000011000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011010000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011110000000000

.io_tile 0 7
000000000000000000
000000000001000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000000000111100000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000

.logic_tile 2 7
100000000000000000000010100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
101000000000001000000111000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000000011100111101001000000000000000110000000
110000000000000000000011100001100000010110100000000000
000000000000000000000000000000001010010100000100000000
000000000000000000000000001101000000101000000000000000
000000000000000000000000000001101010000001010100000000
000000001100000000000000000000110000000001010000000000
000000000000000000000000000000001110001100000100000000
000000000000000000000000000000011001001100000010000000
000000000000100000000110000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000001011011111111110110110000000
000000000000000000000000000001001110111101010000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000001111010000110100011000100
000000000000000000000000000111011111000011000000000000
001000000000000101000000010101111010101000000100000000
000000000000000000100010000000100000101000000000000000
110000000000000000000000000001101101000000000000000000
010000000000000000000000001111001001000010000000000000
000000000000000111000111010101111010010100000100000001
000000000000000000000110000000010000010100000010000000
000010000000000001100000000001111010111001010000000000
000000000000000000000011110111011111111101110000000000
000000000000000000000000001111001111000100000000000000
000000000000000000000000001101101000000000000000000000
000000000000000001100110001000000001001001000100000000
000000100000000000000000000101001011000110000000000000
110000000000000011000000001111001111000000100000000000
110000000000000000000000000001011011000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001101100111101000000000100000010100000000
100000000000000101000000001001001011010000100000000000
010000001110000001000011011001101010101001010100000000
110000000000000000100010101111010000111101010000000000
000000000000000101000110101101111010111110100100000000
000000000000000000100000001011010000010110100000000000
000000000001010000000111000000000000000000000000000000
000010100000100000000100000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
000000000000000000000011100101001101111001010100000000
000000000000000000000100000101111011110000000000000000
010000000000000000000010001111000000101001010100000000
010000000000000000000100000001101011110110110000000000

.logic_tile 7 7
000000000000001101000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000000001000000000000000000000000000
010000000000000000000000000101000000000010000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000100100000110
000000000000000000000010000000001000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000001001101000000010000000010
000000000000000000000000000000001101000000010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000000101000000110110110100000000
000000000000000000000000000000001110110110110000100100
010000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000100000000000000
000000000000100000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000010000
000000000000000000
000100000000000000
000000000000100010
000011110000110000
000000000000000000
000000000000000001
000001010000000010
000000001000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000

.logic_tile 1 8
000000000000000000000010111001011101000010000000000000
000000000000000000000010001101111101000000000010000000
001000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010100000000000000000000100000000
000000000000000000000100001111000000000010000000000000
000000000000000000000010101101000000000000000000000000
000000000000001101000000000101100000111111110000000000
000000000000000000000000010101111000010101010000000000
000000000000000000000010100000000000010101010000000000
000000000000000111000110010011000000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000110100000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000001010000000000000000010000000000000000000000

.logic_tile 2 8
000000000000000000000110100000011100000100000100000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000000000000001000000100100000000
100000000000000101000000000000001110000000000000000000
010010100000000000000111000000000001000000100100000000
110000000000000000000000000000001000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010000000001001000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000101000000000000000001000000100100000000
000000000000000000100000000000001011000000000000000000
000000000000000000000000000011111110010101010000000000
000000000000000000000000000000010000010101010000000000
110000000000000000000000001001100000000110000000000000
100000000000001101000010111101001001000000000000100000

.ramt_tile 3 8
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000110000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000000000000111110000000000000000000000000000
000000000000001001000010010000000000000000000000000000
110000000000000000000000011000001100000000010000000000
110000000000000000000010011001011000000000100000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000100000000001100000000001000000000
000000000000000101100010000000011000000100000100000000
000000000000000000100000000000010000000000000000000010
000000000000000000000000000101111100010111100000000000
000000000000001001000000001101101001001011100000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000010111000000000000000100000000
000001000000000000000011010000000000000001000000000001
010001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000010000000001000000100100000000
000000100000000000000011000000001101000000000000000101
000000000000001000000000000111100000000000000110000000
000000000000001101000000000000000000000001000000000101
000001000000000000000010001000000000000000000100000000
000000101100000000000000001101000000000010000000000000
000000000001010001000000000000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000010000000001000000000000001100000000000000100000000
000001000000001101000000000000100000000001000000000100

.logic_tile 6 8
000000000000000000000010110101100000000000000100000000
000000000000000000000110010000000000000001000010000100
001000000000000011100111011000000000000000000110000000
000000000000000000000110011001000000000010000000100010
010000000000000111000000000001100000000000000110000010
010000000000000000000000000000000000000001000000000101
000000000000000011100000010101100000000000000100000001
000000000000000111100011100000000000000001000000000101
000000000000000000000000011000011010000001010000000110
000000000000000000000010011001010000000010100000000000
000010100000000000000000000011011110000011100000000000
000001000000000000000000000000101001000011100000000000
000000001100000000000000000000000000000000100110000010
000000000000000000000011100000001010000000000000000001
000000000000000001100000000000000000000000100100000010
000000000000000000100000000000001111000000000000000011

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
110000000000000001100000001000001100000000010000000000
110000000000000000100000001101011010000000100000000000
000000000000000000000111100000000000000000000000000000
000000001110000000000100000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000000011000000000000000100000100
000000000000000000000000000000000000000001000010000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000001000000000000101100000000000001000000000
000000000000001001000010110000100000000000000000001000
000000000000000000000010100101011000001100111000000000
000000000000000000000110110000110000110011000000000100
000000000000000001100010100000001000001100111000000000
000000000000000000100100000000001001110011000000000000
000000000000000101000000000101101000001100111000000000
000000000000001101100010110000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000000101000000110011000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001111000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000101000011100000001001001100111000000000
000000000000000000000100000000001110110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101001000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000110110000001111000000000000000000
000000000001010101000010101000001000001100110000000000
000000000000001101100100000111000000110011000000000100

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000011111000000000010110100000000000
000000000000001101000110000101000000101001010000100000
001000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000001100011100111011000001000000000000000
010000000000000000100110101101101010000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000101000000000011000000000010000000100000
000000000000001000000000000000011100100000000000000000
000000000000000101000000001101001111010000000000000001
000000000000000000000000010001011001000011110000000010
000000000000000000000010100001101111010011110000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000101000011100101111010110111110010000001
000000000000000000000100001011101010111111110000100001
001000000001010000000010101101001011111011010010000000
000000000000100111000000001001011011111111110010000000
110001000000000101000010100000011000000010100000000000
110000000000000000000010111101010000000001010000000000
000000000000000000000000000011111100001111110000000000
000000000000000101000010101101011110000110100000000000
000010000000000000000000010001011010000010100000000000
000000000000000101000010000000010000000010100000000000
000000000000000000000000000000000000000000000100000000
000000000000001001000011101111000000000010000000000010
000000000000000000000011111101001110001111110000000000
000000000000001101000011100111101100001001010000000000
010000000000000111000000000000000000000000000100000000
010000000000000000100000001001000000000010000000000010

.logic_tile 6 9
000000000000000101100110110101111001110110100100000000
000000000000000000000010010101111001111111110000000010
001000000000001000000011100000000000000000000000000000
000000000000000101000110110000000000000000000000000000
010000000000001101000010010111100000000000000000000000
110000000000000101100010100000000000000001000000000000
000000000000000111100000010101111110011111110100000000
000000100000000101000010101001001010101011110000000000
000000000000000000000000000001000000100000010000000000
000000000000000000000010110000001101100000010000000000
000000000000001000000000001000000000001001000000000000
000000000100000001000000000101001010000110000001000010
000000000000000000000000001001001010110000100000000100
000000000000000000000000000001011001010000100001000000
110000000000000101000000000000000000000000000000000000
010000000000001101100000000000000000000000000000000000

.logic_tile 7 9
000001000000000000000000000011000000000000000100000000
000010100000000000000000000000100000000001000001000000
001000000000010000000000011001101100000001010000000000
000000001010000000000010100011110000101001010000100000
010010100000000000000111000000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000001000000110000000000000000000100110000000
000000000000001001000111110000001110000000000000000000
000000000000000011100000000011000000000000000100000000
000000001000000000100000000000000000000001000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010000000001011111100000000001
000000000000000000000011011011001010101111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000011110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000010100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000010100000011001001100110100000000
100000000000000000000010100000011001001100110000000000
010000000000000101000000000000001010000100000100000000
010000000000000000000010100000010000000000000000000000
000000000000000000000000010000001010000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101100000010110100100000000
000000000000000000000000000000100000010110100000000000
110000000000000000000000000001100000000000000100000000
100000000000000000000000000000100000000001000000000000

.logic_tile 2 10
000000000000000000000110111111111101000000100000000000
000000000000000000000010101101111101000000000000000000
001000000000000101000110110000000001000000100100000001
000000000000000101000010100000001110000000000000000000
000000000000000000000010101001111000000010000000000000
000000000000000000000010100001011011001000000000000000
000000000000001000000011100000000000011001100000000000
000000000000000101000100001111001101100110010000000000
000000000010000001100110000101100000000000000100000000
000000000000000000100100000000000000000001000000000000
000000000000000000000110010001011000000001000000000000
000000000000000000000111001001111011000000000000000000
000000000000000000000000010011001110010101010000000000
000000000000000000000010010000010000010101010000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010010000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000001101011011000000000000000000
000000000000000000000000001011011000000000100010000000
001000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000001110000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000100
000000000000000000000010000000001111000000000010000100
000000000000001101000011010111001110011110100000000000
000000000000000001000010100101011110011101000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000

.logic_tile 5 10
000000000001000111100110001001111000101111110100000000
000000000000101101100010011011011000001111110000000010
001000000000001011100110010101101100001111110100000000
000000000000001001100011000011011101011111110000000010
010000000000001000000000000101011010011111110000100000
010000000000000101000010100000101110011111110010000000
000000000000000011100000011111011001000000010000000001
000000000000000101000010100101011101000000000010000001
000000000000001111100110100111001010101000000000000000
000000000000000111000010100000000000101000000000000000
000000000000000101000010010011111110000110100000000000
000000000000000000000010100001101001001111110000000000
000000100000000001000110001101111101010111110100000000
000000000000000001000000000101101111110111111000100000
010000000000000111100111001011001111001111110000000000
010000000000000001100110010111011111000110100000000000

.logic_tile 6 10
000000000000000000000111000000000001000000100100000000
000000000000000000000110100000001111000000000000000000
001000000000000011100000001101001100010110000000000000
000000000000000000000000001101101100111111000000000000
010000000000001111000110111000000000000000000100000000
010000000000001011000010100101000000000010000000000000
000000000000000001000110000011111010010110110000000000
000000000000000000000011110111011011100010110000000000
000001000000001101100000010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000100000000000000000000000000000100100000000
000000000001010001000000000000001010000000000000000010
000000001110000000000000000001011000000000000000000000
000000000000001111000000001011101010000100000010000000
000000000000000001000010000000011110000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000101000111100101100000000000000100000000
000000000000000000000100000000100000000001000000000000
110000000000000000000111010000001100000100000100100000
010000000000000000000110100000000000000000000000000000
000000001100000011100011100000000000000000000100000000
000000000000000000100000001011000000000010000000000000
000000001100000001000110100000000001000000100100000000
000000000000000000100111100000001010000000000010000000
000000000000000000000000000001000000000000000100000000
000000000001000000000000000000100000000001000000000000
000000000000000111000000000001111001011110100000000000
000000000010000000000000001101011110101110000000000000
000000000000000111100000001111101110010111100000000000
000010000000000000000011111111001011001011100000000000

.logic_tile 8 10
000000000000000000000110110000011001001111110110000000
000000000000000000000011110000011101001111110000000000
001000000000000101000110100000000000000000000000000000
000001000000000000100000000000000000000000000000000000
010000000000000000000000000101111110010111110100000000
010000000000000000000000000000110000010111110000100000
000000001110000000010000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001101000000010000000000000000000000000000
000000000000000111100010000000000000000000000000000000
000000000000000000000000001001001101010110110000000000
000000000000000000000000000011111111100010110000000000
110000000000000011100011101000000001011111100100000000
110000000000000000100010110001001100101111010000000010

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000001111000000000
000000000000000000
001100000000000000
010000000000000000
001000000000100000
000100000000100100
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000101000000011000000000100110010000000000
000000000000000000000011011001001001011001100000000000
001001000000000000000000000000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000010000000
000000000000000000000000000111100000000000000100000000
000000001000000000000000000000100000000001000000100000
000000000000000001100000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011100000100000110000000
000000000000000000000010000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 2 11
000000000000001000000000010000000000000000000000000000
000000000000000101000011110000000000000000000000000000
101000000000000101000000010101111110111101010010000000
100000000000000000000011000000110000111101010000100000
010000000000000000000010100000000000000000000100000000
010000000000000101000010100001000000000010000000000100
000000000000000000000011100001111111000000000000000000
000000000000000000000010101101111000010000000000000000
000000000000000000000000000101101010000100000000000000
000000000000000000000000000001101011000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
110000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.ramb_tile 3 11
010001000000000000000000000000000000000000
001010110000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110001001001011000000000100000001
000000000000000000000000000011101101000000101010000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000001100000001111101110000000000000000000
100000000000000000000000000001010000000001010000000000

.logic_tile 5 11
000100000000000101000000001001001110010110110000000000
000101000000000000100010100001001001100010110000000000
001000000000001000000000000000001010000100000100000000
000000000000000001000000000000010000000000000000000000
110000000000000001000010000000011010000100000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000101000000001101000000000010000000100000
000000000000000000000000010000000000000000100100000000
000001000000000000000010000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000001110000000000000001111111010010111100000000000
010000000000001111000000001001111111001011100000000000
000010000000000000000010010000011010000100000100000000
000001000000000000000011100000010000000000000010000000
000000000000000000000110000111011001111100100000000000
000000000000000000000100000000111100111100100000000000
000000000000000000000000000011111000010111100000000000
000000000000000001000010010101111101001011100000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 7 11
000000000000001000000000001000011111111000110001000000
000000000110000011000010010011011110110100110000000001
001000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000111100010000000000000000000000000000000
010000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000010000000000000000000110000000
000000000001010000000011100001000000000010000000000000
000000000000001000000000001101001011010111100000000000
000000000000001101000000001101011111000111010000000000
000000000000000000000000010111101110010111100000000000
000000000000000000000011010101111101001011100000000000
110000000000000001000000010000011000000100000100000000
100000000000000000000010010000010000000000000010000001

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000001000000100110000000
000000000000000000000011010000001010000000000000000000
000000000000000001100000001111101101010110000000000000
000000000000000000100000001111011100111111000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
100000000000000000100011110000000000000000000000000000

.logic_tile 9 11
000000001100000000000000000000000000000000000001000101
000000000000000000000000000000000000000000000000000110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000001000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000001010000000010
000100001000000000
000000000000000000
000000000000000001
000010000000010010
000001110000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000001111100000000
000000001100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
110000000000000001100010100000000001000000001000000000
001000000000000000000100000000001011000000000000001000
101000000000000001100000000101011010001100111000000000
100000000000000000000010110000111110110011000000000000
110000000000000000000110000111001001110011000000000000
111000000000000000000000000000001101001100110000000000
000000000000000000000010100000000001001111000000000000
001000000000000000000100000000001000001111000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000100101000000010001111110101101010100000000
001000000000010000000010001001101000011101000000000000
000000000000000000000110101011101000101001000100000000
001000000000000001000100001001011101111111000000000000
110000000000000101000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000100000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001101000001101001010100100001
001000000000000101000011100101101011111001110000000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000010000000000000000000000000000
001000000000000000000011000000000000000000000000000000
001000000000000000000000000000011100000100000100000001
000000000000000000000000000000000000000000001011000011
110000000000000000000000000000000000000000000000000000
011000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
001000000000000000000000000000001001001111000000000000
010000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000011100000000000011000000100000100000001
001000000000000000100000000000010000000000000000000010
001000000000000000000111000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
110000000000000000000000000101100000000000000000000000
011000000000000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
001000000001001001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000100000000000000101100000000000000100000000
001000000001010000000011110000000000000001000000000000
001000000000000000000111000011100000000000000100000000
000000000000000000000100000000100000000001000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000011100000000000000000000000000000
000000000000000000000000010011100000000000000100000000
001000000000000001000011000000000000000001000000000000
000000000000000000000000000001101110101000000000000000
001000000000000000000000000000100000101000000000100000
000000000000000000000000000000000000000000000000000000
001000000000000001000010000000000000000000000000000000
000000000000001000000000000101000000000000000100000100
001000001100001101000000000000100000000001000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001101000000000010000000000000

.logic_tile 7 12
010000000000000000000000000000011000000100000100000001
001000000000000000000000000000010000000000000000100100
001000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000001000000100000000000
011000000000000000000000000000001100000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001011000000000000000000000000000000000000
000000000000000001000000010011000000000000000100000100
001000000000000000000010000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
001000000000000000000000000000000000000001000000000100
110000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100010000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000111000000000
000011110000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000001110100000000
000000001100000000
001100000100000000
000000000100000000
001000000000100000
000100000000100100
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
110000000000000101000010100101011010110111110000000100
001000000000000000100110010000101011110111110000000001
101000000000001001100000000000000000000110000100000000
100000000000000101000010101001001100001001000000000000
010000000000000101100111101011011101111100000000000000
011000000000000000000010111001001010101100000000000000
000000000000000101000000000011000000000110000000000000
001000000000001101000011110000101000000110000000000000
000000000000000001100000010001111011111110000000000000
001000000000000000000010001011011101111100000000000000
000000000000000101100000010101011001100010010000000000
001000000000000000000010001101001010011001100000000000
000000000000000001100000001001001101001001010000000000
001000000000000000000000000101001001101001010000000000
110000000000000000000000000000001110000011110000000000
101000000000000000000000000000000000000011110000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
001000000000100000000110100000000000000000000000000000
000000000000000000000000000000011000000100000100000000
001000000001000000000000000000000000000000000000000000
000000000000000000000110000101000000101111010000000000
001000000000000000000010111101101101010110100000000000
000000000000000000000000000011011100010100000000000000
001000000000001101000000000000100000010100000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
001000000000000000000000001011000000000010000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000101001010000000000
001000000000000000000000001001000000111111110000000100

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111100011100111100000000000000000000000
111000000000000000100100000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000101100000000101000001010000100110000000
001000000000000000000000000011001100110110110000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000010000000010010000000000000000000000000000

.logic_tile 6 13
010000000000000000000000001000000000000000000100000000
001000000000000000000000000111000000000010000000000000
001000000000001000000000010001100000000110000000000000
000000000000001001000010010000101100000110000000000000
110000000000001000000000000000011010000100000000000000
011000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000101000000000000000000000000000000000000
000000000000000001100011010000000000000000100100000000
001000000000000000100010000000001111000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001011000000000010000000000000
000000001110000000000110100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000101100000000001111000010110100000000000
001000000000000000100000000011011010101001000010100000

.logic_tile 7 13
010000000000000000000000000101101011101001000000000000
001000000000000101000000000101001011010010100000000000
001000000000001000000000000011001010101001010100000000
000000000000000101000000000111000000010111110000000011
110000000000000101100000000000001110000001110100100000
111000000000000101000000000111001010000010110010000000
000000000000000000000111101101011000111101010110000000
001000000000000101000100000111001010110100010000100000
000000000000001000000110000000011011000011000000000000
001000000000001001000100000000001011000011000000000000
000000000000000000000000000101011111010100000100000000
001000000010000000000000000101011110011101000010100000
000000000000001001100011100000000000000000000000000000
001000000000000001100100000000000000000000000000000000
000000000000001000000110001001001010000000110100000000
001000000000000001000100000101001101111100110000100000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000110
001000000000000000000000000000000000000000000001000110
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001010000000000000000000000000000000
001000001010000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000001110100000000
000100000100000000
000000000100100000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000001100000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
100000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000011100000001010000000000
100000000000000000000000001111000000000010100000000000
110000000000000000000000000000001000000100000100000000
110000000000000000000000000000010000000000000000000000
000000000000000000000000000000011100110011000000000000
000000000000000000000000000000001111110011000000000000
000000000000000001100000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 14
100000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000000000000000010001111010010100000100100000
100000000000000000000011010000100000010100000000000000
010000000000000000000000000000011010000100000000000000
010000000000000000000000000000000000000000000000000000
000000000000010101000000000000011100000100000000000000
000000000000100101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000001000000000000101100000000000001000000000
000000000000000011000000000000000000000000000000000000
010000000000000000000011101111001000000001011100000000
110000000000000000000000000011100000010100000000000000
000000000000000001100000000011101000001000010100000000
000000000000000000000000000000001101001000010000000000
000000000000000000000110000011101111011111110000000000
000000000000000000000000001111111010111111110000000100
000000000000001000000110000011111011001000010100000000
000000000000000001000000000000001101001000010000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000001001111000100000000
010000000000000000000000000000001101001111000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001011001010101101010100100000
000000000000000000000000000101001110101110100010000000
010000000000000101000111000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000100000000000000101001100001000010100100000
000000000000010111000000000101001110011110110010000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000001111000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000001011000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000001011000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000111000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000101110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011110000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000001100000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
010000000000000000
000000000000010000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 r_counter[0]_$glb_clk
.sym 4 lvds_clock_buf
.sym 6 i_sck$SB_IO_IN_$glb_clk
.sym 7 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 41 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 49 rx_09_fifo.wr_addr_gray_rd[7]
.sym 50 rx_09_fifo.wr_addr_gray_rd[3]
.sym 53 rx_09_fifo.wr_addr_gray_rd[5]
.sym 177 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 178 rx_09_fifo.wr_addr_gray[4]
.sym 179 rx_09_fifo.wr_addr[6]
.sym 180 rx_09_fifo.wr_addr_gray[3]
.sym 181 rx_09_fifo.wr_addr[4]
.sym 182 rx_09_fifo.wr_addr_gray[5]
.sym 184 rx_09_fifo.wr_addr[7]
.sym 292 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 293 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 294 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 295 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 296 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 297 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 298 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 307 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 336 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 405 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 406 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 407 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 409 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 410 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 411 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 412 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 521 rx_09_fifo.wr_addr[3]
.sym 525 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 544 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 567 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 634 rx_24_fifo.wr_addr_gray_rd[5]
.sym 636 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 640 rx_24_fifo.wr_addr_gray_rd_r[4]
.sym 746 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 748 rx_24_fifo.wr_addr_gray_rd[3]
.sym 749 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 750 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 751 rx_24_fifo.wr_addr_gray_rd[4]
.sym 752 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 753 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 796 w_lvds_rx_09_d0
.sym 803 w_lvds_rx_09_d1
.sym 826 w_lvds_rx_09_d0
.sym 827 w_lvds_rx_09_d1
.sym 830 io_pmod[0]$SB_IO_OUT
.sym 858 io_pmod[0]$SB_IO_OUT
.sym 861 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 862 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 863 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 864 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 865 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 866 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 867 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 933 io_pmod[0]$SB_IO_OUT
.sym 940 lvds_clock
.sym 944 lvds_clock
.sym 970 lvds_clock
.sym 975 rx_24_fifo.wr_addr_gray[6]
.sym 976 rx_24_fifo.wr_addr[2]
.sym 977 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 978 rx_24_fifo.wr_addr[7]
.sym 979 rx_24_fifo.wr_addr[3]
.sym 980 rx_24_fifo.wr_addr[0]
.sym 981 rx_24_fifo.wr_addr[6]
.sym 1088 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 1090 rx_24_fifo.wr_addr_gray_rd[6]
.sym 1091 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 1092 rx_24_fifo.wr_addr_gray_rd[2]
.sym 1093 rx_24_fifo.wr_addr_gray_rd[1]
.sym 1094 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1191 $PACKER_VCC_NET
.sym 1203 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 1204 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[2]
.sym 1205 lvds_rx_24_inst.r_phase_count[1]
.sym 1207 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 1208 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 1243 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 1265 $PACKER_VCC_NET
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1305 $PACKER_VCC_NET
.sym 1316 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 1317 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 1318 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 1319 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 1320 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1321 w_lvds_rx_24_d1_SB_LUT4_I0_O[2]
.sym 1322 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 1323 lvds_rx_24_inst.r_phase_count[0]
.sym 1388 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_buf
.sym 1419 $PACKER_VCC_NET
.sym 1431 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 1432 lvds_rx_24_inst.r_state_if[0]
.sym 1433 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 1434 lvds_rx_24_inst.r_state_if[1]
.sym 1484 $PACKER_VCC_NET
.sym 1881 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 1883 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 1884 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 1983 rx_09_fifo.wr_addr_gray_rd[5]
.sym 2015 rx_09_fifo.wr_addr_gray_rd[5]
.sym 2049 r_counter[0]_$glb_clk
.sym 2063 rx_09_fifo.wr_addr_gray_rd[2]
.sym 2066 rx_09_fifo.wr_addr_gray_rd[6]
.sym 2067 rx_09_fifo.wr_addr_gray_rd[1]
.sym 2068 rx_09_fifo.wr_addr_gray_rd[0]
.sym 2069 rx_09_fifo.wr_addr_gray_rd[4]
.sym 2070 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 2074 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 2105 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 2120 io_pmod[0]$SB_IO_OUT
.sym 2136 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 2144 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 2146 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 2155 rx_09_fifo.wr_addr_gray[3]
.sym 2157 rx_09_fifo.wr_addr_gray[5]
.sym 2159 rx_09_fifo.wr_addr[7]
.sym 2198 rx_09_fifo.wr_addr[7]
.sym 2205 rx_09_fifo.wr_addr_gray[3]
.sym 2224 rx_09_fifo.wr_addr_gray[5]
.sym 2232 r_counter[0]_$glb_clk
.sym 2234 rx_09_fifo.wr_addr[5]
.sym 2235 rx_09_fifo.wr_addr_gray[1]
.sym 2236 rx_09_fifo.wr_addr_gray[2]
.sym 2237 rx_09_fifo.wr_addr_gray[6]
.sym 2238 rx_09_fifo.wr_addr_gray[0]
.sym 2239 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 2240 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 2241 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 2252 rx_09_fifo.wr_addr_gray_rd[7]
.sym 2259 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 2261 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 2262 io_pmod[1]$SB_IO_OUT
.sym 2265 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 2274 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 2275 rx_09_fifo.wr_addr[3]
.sym 2291 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2293 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 2296 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 2298 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 2302 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2303 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 2305 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 2311 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 2320 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 2329 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 2334 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 2339 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 2344 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2352 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 2363 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2366 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 2367 lvds_clock_buf
.sym 2368 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 2371 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[2]
.sym 2372 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[3]
.sym 2373 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[4]
.sym 2374 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[5]
.sym 2375 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[6]
.sym 2376 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 2382 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 2394 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2397 rx_09_fifo.wr_addr[3]
.sym 2402 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2411 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 2422 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 2429 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 2430 rx_09_fifo.wr_addr[5]
.sym 2432 rx_09_fifo.wr_addr[6]
.sym 2434 rx_09_fifo.wr_addr[4]
.sym 2435 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 2437 rx_09_fifo.wr_addr[7]
.sym 2442 rx_09_fifo.wr_addr[3]
.sym 2454 $nextpnr_ICESTORM_LC_5$O
.sym 2457 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 2460 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 2462 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 2464 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 2466 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 2468 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 2470 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 2472 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 2474 rx_09_fifo.wr_addr[3]
.sym 2476 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 2478 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 2480 rx_09_fifo.wr_addr[4]
.sym 2482 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 2484 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 2487 rx_09_fifo.wr_addr[5]
.sym 2488 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 2490 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 2492 rx_09_fifo.wr_addr[6]
.sym 2494 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 2498 rx_09_fifo.wr_addr[7]
.sym 2500 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 2504 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 2505 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 2506 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 2507 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 2508 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 2509 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 2510 w_rx_09_fifo_full
.sym 2528 w_lvds_rx_09_d0
.sym 2531 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 2532 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 2533 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 2534 w_lvds_rx_09_d1
.sym 2558 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 2560 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 2561 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 2565 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 2567 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 2569 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2570 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2571 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 2575 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 2581 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 2583 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 2584 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 2586 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 2590 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2591 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 2596 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 2603 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 2605 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 2615 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 2617 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2622 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2623 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2628 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 2632 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 2633 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 2634 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 2635 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 2636 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 2637 lvds_clock_buf
.sym 2638 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 2639 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 2641 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 2642 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 2644 io_pmod[7]$SB_IO_OUT
.sym 2652 w_rx_09_fifo_full
.sym 2655 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2665 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 2669 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 2670 io_pmod[0]$SB_IO_OUT
.sym 2672 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2694 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 2701 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2706 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2712 w_lvds_rx_09_d0
.sym 2715 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 2718 w_lvds_rx_09_d1
.sym 2738 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 2761 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2762 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2763 w_lvds_rx_09_d0
.sym 2764 w_lvds_rx_09_d1
.sym 2771 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 2772 lvds_clock_buf
.sym 2773 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 2776 io_pmod[5]$SB_IO_OUT
.sym 2777 w_rx_09_fifo_data[1]
.sym 2778 w_rx_09_fifo_data[0]
.sym 2779 io_pmod[6]$SB_IO_OUT
.sym 2786 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 2790 io_pmod[0]$SB_IO_OUT
.sym 2800 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 2832 rx_24_fifo.wr_addr_gray_rd[4]
.sym 2836 rx_24_fifo.wr_addr_gray_rd[5]
.sym 2856 rx_24_fifo.wr_addr_gray[5]
.sym 2867 rx_24_fifo.wr_addr_gray[5]
.sym 2879 rx_24_fifo.wr_addr_gray_rd[5]
.sym 2904 rx_24_fifo.wr_addr_gray_rd[4]
.sym 2907 r_counter[0]_$glb_clk
.sym 2909 rx_24_fifo.wr_addr[5]
.sym 2910 rx_24_fifo.wr_addr[4]
.sym 2911 rx_24_fifo.wr_addr_gray[4]
.sym 2912 rx_24_fifo.wr_addr_gray[3]
.sym 2914 rx_24_fifo.wr_addr_gray[5]
.sym 2915 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 2916 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 2917 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 2932 io_pmod[5]$SB_IO_OUT
.sym 2951 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 2954 rx_24_fifo.wr_addr_gray_rd[2]
.sym 2956 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 2964 rx_24_fifo.wr_addr_gray_rd[3]
.sym 2965 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 2967 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2973 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 2974 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2977 rx_24_fifo.wr_addr_gray_rd_r[4]
.sym 2980 rx_24_fifo.wr_addr_gray[4]
.sym 2983 rx_24_fifo.wr_addr_gray_rd[2]
.sym 2984 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 2985 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 2989 rx_24_fifo.wr_addr_gray[3]
.sym 2995 rx_24_fifo.wr_addr_gray_rd_r[4]
.sym 2996 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 2997 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 2998 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 3007 rx_24_fifo.wr_addr_gray[3]
.sym 3013 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3014 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 3020 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3022 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3026 rx_24_fifo.wr_addr_gray[4]
.sym 3034 rx_24_fifo.wr_addr_gray_rd[2]
.sym 3040 rx_24_fifo.wr_addr_gray_rd[3]
.sym 3042 r_counter[0]_$glb_clk
.sym 3046 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[2]
.sym 3047 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 3048 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[4]
.sym 3049 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 3051 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[6]
.sym 3056 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 3061 io_pmod[0]$SB_IO_OUT
.sym 3064 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 3075 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[6]
.sym 3097 rx_24_fifo.wr_addr[5]
.sym 3099 rx_24_fifo.wr_addr[2]
.sym 3103 rx_24_fifo.wr_addr[0]
.sym 3104 rx_24_fifo.wr_addr[6]
.sym 3106 rx_24_fifo.wr_addr[4]
.sym 3108 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 3109 rx_24_fifo.wr_addr[7]
.sym 3110 rx_24_fifo.wr_addr[3]
.sym 3111 rx_24_fifo.wr_addr[0]
.sym 3129 $nextpnr_ICESTORM_LC_6$O
.sym 3131 rx_24_fifo.wr_addr[0]
.sym 3135 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3137 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 3139 rx_24_fifo.wr_addr[0]
.sym 3141 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3144 rx_24_fifo.wr_addr[2]
.sym 3145 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3147 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3149 rx_24_fifo.wr_addr[3]
.sym 3151 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3153 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3156 rx_24_fifo.wr_addr[4]
.sym 3157 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3159 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3161 rx_24_fifo.wr_addr[5]
.sym 3163 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3165 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3167 rx_24_fifo.wr_addr[6]
.sym 3169 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3172 rx_24_fifo.wr_addr[7]
.sym 3175 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3179 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 3180 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 3181 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[3]
.sym 3182 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3183 rx_24_fifo.wr_addr_gray_rd[7]
.sym 3184 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[1]
.sym 3185 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3205 io_pmod[0]$SB_IO_OUT
.sym 3209 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3210 w_rx_24_fifo_full
.sym 3214 io_pmod[0]$SB_IO_OUT
.sym 3234 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3235 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 3238 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3239 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 3241 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3242 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 3246 rx_24_fifo.wr_addr[0]
.sym 3273 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 3274 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3280 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 3286 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3292 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 3297 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 3302 rx_24_fifo.wr_addr[0]
.sym 3308 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3311 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3312 lvds_clock_buf
.sym 3313 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 3315 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3316 rx_24_fifo.wr_addr_gray[0]
.sym 3317 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[2]
.sym 3318 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[1]
.sym 3319 rx_24_fifo.wr_addr_gray[1]
.sym 3320 rx_24_fifo.wr_addr_gray[2]
.sym 3342 $PACKER_VCC_NET
.sym 3348 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 3368 rx_24_fifo.wr_addr_gray[6]
.sym 3369 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3373 rx_24_fifo.wr_addr[0]
.sym 3388 rx_24_fifo.wr_addr_gray_rd[1]
.sym 3393 rx_24_fifo.wr_addr_gray_rd[6]
.sym 3396 rx_24_fifo.wr_addr_gray[1]
.sym 3397 rx_24_fifo.wr_addr_gray[2]
.sym 3400 rx_24_fifo.wr_addr[0]
.sym 3402 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3413 rx_24_fifo.wr_addr_gray[6]
.sym 3420 rx_24_fifo.wr_addr_gray_rd[6]
.sym 3425 rx_24_fifo.wr_addr_gray[2]
.sym 3433 rx_24_fifo.wr_addr_gray[1]
.sym 3439 rx_24_fifo.wr_addr_gray_rd[1]
.sym 3447 r_counter[0]_$glb_clk
.sym 3452 w_rx_24_fifo_full
.sym 3469 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 3470 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3472 $PACKER_VCC_NET
.sym 3473 rx_24_fifo.wr_addr_gray[0]
.sym 3476 w_rx_24_fifo_push
.sym 3503 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 3505 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 3507 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 3508 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3513 lvds_rx_24_inst.r_phase_count[1]
.sym 3517 lvds_rx_24_inst.r_phase_count[0]
.sym 3520 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[2]
.sym 3523 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3524 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3526 $PACKER_VCC_NET
.sym 3529 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3531 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3534 $nextpnr_ICESTORM_LC_2$O
.sym 3537 lvds_rx_24_inst.r_phase_count[0]
.sym 3540 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3[2]
.sym 3542 lvds_rx_24_inst.r_phase_count[1]
.sym 3543 $PACKER_VCC_NET
.sym 3544 lvds_rx_24_inst.r_phase_count[0]
.sym 3548 $PACKER_VCC_NET
.sym 3549 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3550 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3[2]
.sym 3555 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 3565 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 3566 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3567 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 3568 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3571 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3572 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3573 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[2]
.sym 3574 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 3581 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3582 lvds_clock_buf
.sym 3583 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 3587 rx_24_fifo.wr_addr_gray_rd[0]
.sym 3588 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3589 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3591 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 3603 $PACKER_VCC_NET
.sym 3610 w_rx_24_fifo_full
.sym 3616 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3638 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3639 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3640 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 3641 w_lvds_rx_24_d0
.sym 3642 w_lvds_rx_24_d1_SB_LUT4_I0_O[2]
.sym 3643 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3646 w_lvds_rx_24_d1
.sym 3647 lvds_rx_24_inst.r_state_if[0]
.sym 3648 io_pmod[0]$SB_IO_OUT
.sym 3649 lvds_rx_24_inst.r_state_if[1]
.sym 3650 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 3651 io_pmod[0]$SB_IO_OUT
.sym 3654 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 3655 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 3658 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3659 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3662 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 3671 lvds_rx_24_inst.r_state_if[0]
.sym 3672 io_pmod[0]$SB_IO_OUT
.sym 3673 lvds_rx_24_inst.r_state_if[1]
.sym 3676 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 3678 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 3682 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3683 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 3684 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 3685 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3689 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 3690 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3694 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 3695 w_lvds_rx_24_d1_SB_LUT4_I0_O[2]
.sym 3696 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3697 io_pmod[0]$SB_IO_OUT
.sym 3700 lvds_rx_24_inst.r_state_if[0]
.sym 3701 w_lvds_rx_24_d1
.sym 3702 lvds_rx_24_inst.r_state_if[1]
.sym 3703 w_lvds_rx_24_d0
.sym 3706 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 3707 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3708 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3709 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 3715 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 3716 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3717 lvds_clock_buf
.sym 3718 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 3720 w_rx_24_fifo_push
.sym 3721 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3722 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3734 io_pmod[0]$SB_IO_OUT
.sym 3739 io_pmod[0]$SB_IO_OUT
.sym 3775 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 3789 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3792 lvds_rx_24_inst.r_state_if[1]
.sym 3798 lvds_rx_24_inst.r_state_if[0]
.sym 3799 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3811 lvds_rx_24_inst.r_state_if[0]
.sym 3814 lvds_rx_24_inst.r_state_if[1]
.sym 3820 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 3825 lvds_rx_24_inst.r_state_if[0]
.sym 3826 lvds_rx_24_inst.r_state_if[1]
.sym 3832 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3851 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3852 lvds_clock_buf
.sym 3853 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 4017 o_shdn_tx_lna$SB_IO_OUT
.sym 4281 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 4285 rx_09_fifo.wr_addr_gray_rd[4]
.sym 4287 rx_09_fifo.wr_addr_gray_rd[2]
.sym 4289 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 4291 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 4294 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 4324 rx_09_fifo.wr_addr_gray_rd[4]
.sym 4337 rx_09_fifo.wr_addr_gray_rd[2]
.sym 4342 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 4343 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 4344 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 4345 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 4359 r_counter[0]_$glb_clk
.sym 4379 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 4409 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 4443 rx_09_fifo.wr_addr_gray[1]
.sym 4444 rx_09_fifo.wr_addr_gray[2]
.sym 4445 rx_09_fifo.wr_addr_gray_rd[3]
.sym 4453 rx_09_fifo.wr_addr_gray[6]
.sym 4454 rx_09_fifo.wr_addr_gray[0]
.sym 4467 rx_09_fifo.wr_addr_gray[4]
.sym 4477 rx_09_fifo.wr_addr_gray[2]
.sym 4494 rx_09_fifo.wr_addr_gray[6]
.sym 4500 rx_09_fifo.wr_addr_gray[1]
.sym 4507 rx_09_fifo.wr_addr_gray[0]
.sym 4511 rx_09_fifo.wr_addr_gray[4]
.sym 4517 rx_09_fifo.wr_addr_gray_rd[3]
.sym 4522 r_counter[0]_$glb_clk
.sym 4538 rx_09_fifo.wr_addr_gray_rd[0]
.sym 4544 rx_09_fifo.wr_addr_gray_rd[6]
.sym 4546 rx_09_fifo.wr_addr_gray_rd[1]
.sym 4572 io_pmod[0]$SB_IO_OUT
.sym 4576 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 4577 io_pmod[1]$SB_IO_OUT
.sym 4578 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 4586 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 4587 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 4589 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4591 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 4594 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 4595 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 4596 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 4598 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 4606 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4613 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 4617 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 4619 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 4625 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 4629 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 4635 io_pmod[0]$SB_IO_OUT
.sym 4637 io_pmod[1]$SB_IO_OUT
.sym 4642 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 4644 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 4645 lvds_clock_buf
.sym 4646 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 4663 spi_if_ins.w_rx_data[3]
.sym 4665 io_pmod[1]$SB_IO_OUT
.sym 4678 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 4682 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 4688 rx_09_fifo.wr_addr[5]
.sym 4695 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 4696 io_pmod[1]$SB_IO_OUT
.sym 4700 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[4]
.sym 4701 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[5]
.sym 4704 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 4706 rx_09_fifo.wr_addr[6]
.sym 4710 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[6]
.sym 4716 rx_09_fifo.wr_addr[4]
.sym 4717 rx_09_fifo.wr_addr[3]
.sym 4719 rx_09_fifo.wr_addr[7]
.sym 4720 $nextpnr_ICESTORM_LC_1$O
.sym 4723 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 4726 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 4729 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 4732 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 4735 rx_09_fifo.wr_addr[3]
.sym 4736 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 4738 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 4741 rx_09_fifo.wr_addr[4]
.sym 4742 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 4744 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 4747 rx_09_fifo.wr_addr[5]
.sym 4748 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 4750 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 4752 rx_09_fifo.wr_addr[6]
.sym 4754 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 4757 rx_09_fifo.wr_addr[7]
.sym 4760 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 4763 io_pmod[1]$SB_IO_OUT
.sym 4764 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[6]
.sym 4765 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[4]
.sym 4766 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[5]
.sym 4791 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 4792 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 4805 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 4811 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4812 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 4813 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[2]
.sym 4814 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[3]
.sym 4816 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 4817 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 4818 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 4819 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 4820 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 4821 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 4822 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 4823 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 4824 io_pmod[1]$SB_IO_OUT
.sym 4826 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 4828 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 4830 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4833 w_rx_09_fifo_full
.sym 4834 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 4837 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 4838 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 4839 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 4841 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 4842 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 4845 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 4847 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 4850 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 4851 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 4852 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 4853 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 4856 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 4857 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 4858 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4859 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 4862 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4864 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 4868 io_pmod[1]$SB_IO_OUT
.sym 4869 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 4870 w_rx_09_fifo_full
.sym 4871 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 4874 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 4875 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[2]
.sym 4876 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 4877 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 4880 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 4881 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[3]
.sym 4882 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 4883 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 4891 lvds_clock_buf
.sym 4892 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 4905 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 4906 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 4912 io_pmod[1]$SB_IO_OUT
.sym 4925 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 4926 w_rx_09_fifo_full
.sym 4936 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 4943 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 4944 io_pmod[5]$SB_IO_OUT
.sym 4948 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 4949 io_pmod[0]$SB_IO_OUT
.sym 4951 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 4953 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 4956 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 4969 io_pmod[0]$SB_IO_OUT
.sym 4970 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 4979 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 4980 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 4981 io_pmod[0]$SB_IO_OUT
.sym 4987 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 4988 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 4997 io_pmod[5]$SB_IO_OUT
.sym 4999 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 5013 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 5014 lvds_clock_buf
.sym 5015 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 5028 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5030 io_pmod[7]$SB_IO_OUT
.sym 5060 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 5061 w_rx_09_fifo_data[0]
.sym 5064 w_lvds_rx_09_d1
.sym 5066 w_lvds_rx_09_d0
.sym 5067 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5068 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 5084 w_rx_09_fifo_data[1]
.sym 5102 w_rx_09_fifo_data[0]
.sym 5103 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 5108 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5111 w_lvds_rx_09_d0
.sym 5115 w_lvds_rx_09_d1
.sym 5117 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5122 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 5123 w_rx_09_fifo_data[1]
.sym 5136 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 5137 lvds_clock_buf
.sym 5138 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 5153 io_pmod[6]$SB_IO_OUT
.sym 5154 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 5155 r_tx_data[0]
.sym 5183 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 5184 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5191 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5194 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 5201 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5208 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 5210 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5216 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5221 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 5227 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5233 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 5245 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 5250 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5252 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5255 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 5256 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5257 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 5259 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5260 lvds_clock_buf
.sym 5261 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 5293 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 5303 rx_24_fifo.wr_addr[5]
.sym 5312 rx_24_fifo.wr_addr[4]
.sym 5314 $PACKER_VCC_NET
.sym 5329 rx_24_fifo.wr_addr[2]
.sym 5330 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 5331 rx_24_fifo.wr_addr[7]
.sym 5332 rx_24_fifo.wr_addr[3]
.sym 5334 rx_24_fifo.wr_addr[6]
.sym 5335 $nextpnr_ICESTORM_LC_3$O
.sym 5338 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 5341 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 5344 rx_24_fifo.wr_addr[2]
.sym 5347 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 5350 rx_24_fifo.wr_addr[3]
.sym 5351 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 5353 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 5355 rx_24_fifo.wr_addr[4]
.sym 5357 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 5359 $nextpnr_ICESTORM_LC_4$I3
.sym 5362 rx_24_fifo.wr_addr[5]
.sym 5363 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 5365 $nextpnr_ICESTORM_LC_4$COUT
.sym 5367 $PACKER_VCC_NET
.sym 5369 $nextpnr_ICESTORM_LC_4$I3
.sym 5371 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 5374 rx_24_fifo.wr_addr[6]
.sym 5378 rx_24_fifo.wr_addr[7]
.sym 5381 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 5402 $PACKER_VCC_NET
.sym 5428 rx_24_fifo.wr_addr[2]
.sym 5429 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 5430 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[4]
.sym 5431 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 5432 rx_24_fifo.wr_addr[0]
.sym 5433 rx_24_fifo.wr_addr[6]
.sym 5436 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[2]
.sym 5437 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 5438 rx_24_fifo.wr_addr[7]
.sym 5441 w_rx_24_fifo_push
.sym 5443 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 5445 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 5448 w_rx_24_fifo_full
.sym 5449 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5452 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 5454 rx_24_fifo.wr_addr_gray_rd[7]
.sym 5456 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5459 w_rx_24_fifo_push
.sym 5460 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5461 w_rx_24_fifo_full
.sym 5462 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5467 rx_24_fifo.wr_addr_gray_rd[7]
.sym 5471 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[4]
.sym 5472 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 5473 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 5474 rx_24_fifo.wr_addr[6]
.sym 5477 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 5479 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 5484 rx_24_fifo.wr_addr[7]
.sym 5489 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 5490 rx_24_fifo.wr_addr[2]
.sym 5491 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[2]
.sym 5492 rx_24_fifo.wr_addr[0]
.sym 5496 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 5498 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 5506 r_counter[0]_$glb_clk
.sym 5529 w_rx_24_fifo_push
.sym 5530 o_shdn_tx_lna$SB_IO_OUT
.sym 5543 w_rx_24_fifo_full
.sym 5549 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5551 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5554 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[1]
.sym 5555 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[6]
.sym 5557 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5559 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[3]
.sym 5560 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5563 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5564 io_pmod[0]$SB_IO_OUT
.sym 5580 w_rx_24_fifo_push
.sym 5589 io_pmod[0]$SB_IO_OUT
.sym 5591 w_rx_24_fifo_push
.sym 5594 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5600 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[3]
.sym 5601 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[6]
.sym 5602 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[1]
.sym 5603 w_rx_24_fifo_push
.sym 5606 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5607 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5608 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5609 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5614 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5618 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5628 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5629 lvds_clock_buf
.sym 5630 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 5683 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[2]
.sym 5684 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[1]
.sym 5686 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 5723 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[1]
.sym 5724 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[2]
.sym 5725 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 5752 lvds_clock_buf
.sym 5753 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 5768 io_pmod[0]$SB_IO_OUT
.sym 5784 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 5799 rx_24_fifo.wr_addr_gray[0]
.sym 5805 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 5806 io_pmod[0]$SB_IO_OUT
.sym 5813 lvds_rx_24_inst.r_state_if[0]
.sym 5814 rx_24_fifo.wr_addr_gray_rd[0]
.sym 5815 lvds_rx_24_inst.r_state_if[1]
.sym 5849 rx_24_fifo.wr_addr_gray[0]
.sym 5852 io_pmod[0]$SB_IO_OUT
.sym 5853 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 5854 lvds_rx_24_inst.r_state_if[0]
.sym 5859 lvds_rx_24_inst.r_state_if[0]
.sym 5861 lvds_rx_24_inst.r_state_if[1]
.sym 5870 rx_24_fifo.wr_addr_gray_rd[0]
.sym 5875 r_counter[0]_$glb_clk
.sym 5896 $PACKER_VCC_NET
.sym 5920 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 5924 w_rx_24_fifo_full
.sym 5930 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 5931 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 5938 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 5958 w_rx_24_fifo_full
.sym 5960 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 5966 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 5972 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 5997 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 5998 lvds_clock_buf
.sym 5999 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 6019 o_shdn_tx_lna$SB_IO_OUT
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6308 o_shdn_tx_lna$SB_IO_OUT
.sym 6346 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 6353 io_pmod[3]$SB_IO_OUT
.sym 6422 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 6423 spi_if_ins.spi.SCKr[0]
.sym 6424 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 6425 spi_if_ins.spi.SCKr[1]
.sym 6426 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 6427 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 6429 spi_if_ins.spi.SCKr[2]
.sym 6469 io_pmod[3]$SB_IO_OUT
.sym 6514 spi_if_ins.spi.SCKr[2]
.sym 6515 spi_if_ins.w_rx_data[6]
.sym 6562 spi_if_ins.w_rx_data[6]
.sym 6565 spi_if_ins.w_rx_data[3]
.sym 6567 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 6616 spi_if_ins.spi.SCKr[1]
.sym 6624 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 6664 spi_if_ins.spi.r_tx_bit_count[2]
.sym 6665 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 6666 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 6667 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 6668 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 6669 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 6706 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 6709 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 6764 spi_if_ins.spi.r_tx_byte[7]
.sym 6765 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 6766 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 6767 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 6768 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 6769 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 6770 spi_if_ins.spi.r_tx_byte[1]
.sym 6771 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6807 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 6815 int_miso
.sym 6829 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 6867 spi_if_ins.spi.r_tx_byte[6]
.sym 6868 spi_if_ins.spi.r_tx_byte[3]
.sym 6869 spi_if_ins.spi.r_tx_byte[5]
.sym 6872 spi_if_ins.spi.r_tx_byte[2]
.sym 6873 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6909 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 6910 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 6973 r_tx_data[0]
.sym 7011 spi_if_ins.r_tx_byte[6]
.sym 7017 spi_if_ins.r_tx_byte[5]
.sym 7031 w_tx_data_sys
.sym 7072 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[2]
.sym 7073 w_tx_data_smi[0]
.sym 7074 w_tx_data_smi[1]
.sym 7075 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 7116 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 7128 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 7172 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 7174 w_tx_data_sys_SB_DFFE_Q_E
.sym 7176 w_tx_data_sys
.sym 7177 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 7178 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 7214 w_ioc[0]
.sym 7218 w_rx_09_fifo_full
.sym 7274 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 7279 sys_ctrl_ins.reset_cmd
.sym 7280 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 7318 w_rx_24_fifo_full
.sym 7323 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 7325 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 7327 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[2]
.sym 7331 sys_ctrl_ins.reset_cmd
.sym 7381 w_rx_24_fifo_empty
.sym 7383 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 7424 io_ctrl_ins.debug_mode[0]
.sym 7428 io_ctrl_ins.pmod_dir_state[1]
.sym 7429 io_ctrl_ins.pmod_dir_state[4]
.sym 7436 sys_ctrl_ins.reset_cmd
.sym 7479 io_pmod[0]$SB_IO_OUT
.sym 7484 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 7516 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 7520 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 7526 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 7529 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 7537 sys_ctrl_ins.reset_cmd
.sym 7587 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 7641 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 7684 sys_ctrl_ins.reset_count[2]
.sym 7685 sys_ctrl_ins.reset_count[3]
.sym 7686 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 7687 sys_ctrl_ins.reset_count[1]
.sym 7689 sys_ctrl_ins.reset_count[0]
.sym 7728 o_shdn_rx_lna$SB_IO_OUT
.sym 7737 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 8089 o_shdn_rx_lna$SB_IO_OUT
.sym 8093 $PACKER_GND_NET
.sym 8115 $PACKER_GND_NET
.sym 8118 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 8119 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 8122 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 8123 $PACKER_GND_NET
.sym 8125 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 8132 io_pmod[3]$SB_IO_OUT
.sym 8160 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 8162 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 8164 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 8165 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 8167 io_pmod[3]$SB_IO_OUT
.sym 8168 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 8178 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 8193 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 8195 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 8196 io_pmod[3]$SB_IO_OUT
.sym 8235 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 8236 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 8237 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 8238 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 8240 r_counter[0]_$glb_clk
.sym 8241 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 8246 spi_if_ins.spi.r_rx_byte[6]
.sym 8248 spi_if_ins.spi.r_rx_byte[4]
.sym 8250 spi_if_ins.spi.r_rx_byte[3]
.sym 8253 spi_if_ins.spi.r_rx_byte[7]
.sym 8265 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 8267 i_ss_SB_LUT4_I3_O
.sym 8298 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 8310 spi_if_ins.w_rx_data[6]
.sym 8312 io_pmod[3]$SB_IO_OUT
.sym 8323 i_sck$SB_IO_IN
.sym 8326 spi_if_ins.spi.SCKr[1]
.sym 8332 spi_if_ins.spi.SCKr[0]
.sym 8339 rx_09_fifo.wr_addr_gray_rd[1]
.sym 8341 rx_09_fifo.wr_addr_gray_rd[0]
.sym 8348 rx_09_fifo.wr_addr_gray_rd[7]
.sym 8353 rx_09_fifo.wr_addr_gray_rd[6]
.sym 8359 rx_09_fifo.wr_addr_gray_rd[6]
.sym 8363 i_sck$SB_IO_IN
.sym 8368 rx_09_fifo.wr_addr_gray_rd[7]
.sym 8375 spi_if_ins.spi.SCKr[0]
.sym 8382 rx_09_fifo.wr_addr_gray_rd[1]
.sym 8389 rx_09_fifo.wr_addr_gray_rd[0]
.sym 8400 spi_if_ins.spi.SCKr[1]
.sym 8403 r_counter[0]_$glb_clk
.sym 8406 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 8407 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 8408 spi_if_ins.spi.r_rx_byte[0]
.sym 8409 spi_if_ins.spi.r_rx_byte[5]
.sym 8410 spi_if_ins.spi.r_rx_byte[2]
.sym 8411 spi_if_ins.spi.r_rx_byte[1]
.sym 8412 lvds_rx_09_inst.r_phase_count[0]
.sym 8413 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 8427 i_sck$SB_IO_IN
.sym 8429 spi_if_ins.spi.r_rx_byte[4]
.sym 8431 spi_if_ins.w_rx_data[3]
.sym 8436 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 8438 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 8454 spi_if_ins.spi.r_rx_byte[6]
.sym 8458 spi_if_ins.spi.r_rx_byte[3]
.sym 8461 spi_if_ins.spi.r_rx_byte[7]
.sym 8473 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 8492 spi_if_ins.spi.r_rx_byte[6]
.sym 8509 spi_if_ins.spi.r_rx_byte[3]
.sym 8522 spi_if_ins.spi.r_rx_byte[7]
.sym 8525 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 8526 r_counter[0]_$glb_clk
.sym 8528 spi_if_ins.w_rx_data[4]
.sym 8529 spi_if_ins.w_rx_data[5]
.sym 8532 spi_if_ins.w_rx_data[1]
.sym 8533 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 8534 spi_if_ins.w_rx_data[0]
.sym 8535 spi_if_ins.w_rx_data[2]
.sym 8539 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 8548 i_mosi$SB_IO_IN
.sym 8553 spi_if_ins.w_rx_data[6]
.sym 8563 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 8571 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 8573 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 8575 spi_if_ins.spi.SCKr[2]
.sym 8576 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 8579 spi_if_ins.spi.r_tx_bit_count[2]
.sym 8581 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 8583 spi_if_ins.spi.SCKr[1]
.sym 8591 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8596 $PACKER_VCC_NET
.sym 8601 $nextpnr_ICESTORM_LC_8$O
.sym 8604 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8607 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8609 $PACKER_VCC_NET
.sym 8610 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 8615 spi_if_ins.spi.r_tx_bit_count[2]
.sym 8616 $PACKER_VCC_NET
.sym 8617 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8620 spi_if_ins.spi.SCKr[1]
.sym 8621 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8622 spi_if_ins.spi.r_tx_bit_count[2]
.sym 8623 spi_if_ins.spi.SCKr[2]
.sym 8627 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 8632 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 8633 spi_if_ins.spi.SCKr[2]
.sym 8634 spi_if_ins.spi.SCKr[1]
.sym 8640 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8644 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 8645 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8647 $PACKER_VCC_NET
.sym 8648 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 8649 r_counter[0]_$glb_clk
.sym 8650 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 8652 spi_if_ins.r_tx_byte[7]
.sym 8653 spi_if_ins.r_tx_byte[4]
.sym 8655 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 8656 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 8657 spi_if_ins.r_tx_byte[1]
.sym 8665 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 8668 spi_if_ins.w_rx_data[6]
.sym 8682 $PACKER_VCC_NET
.sym 8694 spi_if_ins.spi.r_tx_byte[3]
.sym 8695 spi_if_ins.spi.r_tx_byte[5]
.sym 8696 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 8698 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8699 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8700 spi_if_ins.spi.r_tx_byte[7]
.sym 8701 spi_if_ins.spi.r_tx_byte[6]
.sym 8702 spi_if_ins.spi.r_tx_bit_count[2]
.sym 8703 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 8704 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 8706 spi_if_ins.spi.r_tx_byte[2]
.sym 8707 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 8710 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 8711 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 8714 spi_if_ins.spi.r_tx_byte[1]
.sym 8717 spi_if_ins.r_tx_byte[7]
.sym 8718 spi_if_ins.r_tx_byte[4]
.sym 8722 spi_if_ins.r_tx_byte[1]
.sym 8723 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8727 spi_if_ins.r_tx_byte[7]
.sym 8731 spi_if_ins.spi.r_tx_bit_count[2]
.sym 8732 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8733 spi_if_ins.spi.r_tx_byte[7]
.sym 8734 spi_if_ins.spi.r_tx_byte[3]
.sym 8737 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 8739 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 8740 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 8743 spi_if_ins.r_tx_byte[4]
.sym 8749 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8750 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 8751 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8752 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8755 spi_if_ins.spi.r_tx_byte[2]
.sym 8756 spi_if_ins.spi.r_tx_byte[6]
.sym 8757 spi_if_ins.spi.r_tx_bit_count[2]
.sym 8758 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8764 spi_if_ins.r_tx_byte[1]
.sym 8767 spi_if_ins.spi.r_tx_bit_count[2]
.sym 8768 spi_if_ins.spi.r_tx_byte[1]
.sym 8769 spi_if_ins.spi.r_tx_byte[5]
.sym 8770 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8771 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 8772 r_counter[0]_$glb_clk
.sym 8773 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 8774 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 8775 r_tx_data[1]
.sym 8780 r_tx_data[4]
.sym 8781 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 8801 spi_if_ins.w_rx_data[5]
.sym 8805 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 8806 w_tx_data_smi[1]
.sym 8807 spi_if_ins.w_rx_data[6]
.sym 8808 io_pmod[0]$SB_IO_OUT
.sym 8815 spi_if_ins.r_tx_byte[5]
.sym 8817 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 8819 spi_if_ins.r_tx_byte[6]
.sym 8821 spi_if_ins.r_tx_byte[2]
.sym 8825 spi_if_ins.r_tx_byte[0]
.sym 8827 spi_if_ins.r_tx_byte[3]
.sym 8828 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 8855 spi_if_ins.r_tx_byte[6]
.sym 8863 spi_if_ins.r_tx_byte[3]
.sym 8867 spi_if_ins.r_tx_byte[5]
.sym 8884 spi_if_ins.r_tx_byte[2]
.sym 8892 spi_if_ins.r_tx_byte[0]
.sym 8894 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 8895 r_counter[0]_$glb_clk
.sym 8896 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 8897 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 8898 w_cs[3]
.sym 8899 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 8900 w_cs[1]
.sym 8901 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 8902 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 8903 w_cs[2]
.sym 8904 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 8912 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 8913 spi_if_ins.r_tx_byte[0]
.sym 8915 spi_if_ins.r_tx_byte[3]
.sym 8917 spi_if_ins.r_tx_byte[2]
.sym 8920 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 8923 spi_if_ins.w_rx_data[3]
.sym 8927 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 8928 io_pmod[0]$SB_IO_OUT
.sym 8940 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 8943 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 8954 w_tx_data_sys
.sym 8966 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 8967 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 9001 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 9002 w_tx_data_sys
.sym 9003 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 9004 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 9017 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 9018 i_glob_clock$SB_IO_IN_$glb_clk
.sym 9021 w_ioc[4]
.sym 9023 w_ioc[2]
.sym 9024 w_ioc[0]
.sym 9025 w_cs[0]
.sym 9026 w_ioc[1]
.sym 9027 w_ioc[3]
.sym 9037 w_tx_data_io[5]
.sym 9039 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 9045 w_ioc[0]
.sym 9047 io_pmod[0]$SB_IO_OUT
.sym 9048 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9049 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 9051 w_ioc[3]
.sym 9052 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 9055 w_load
.sym 9061 w_fetch
.sym 9064 w_tx_data_smi[0]
.sym 9065 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 9067 w_cs[2]
.sym 9068 w_rx_09_fifo_full
.sym 9071 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 9076 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 9078 io_pmod[3]$SB_IO_OUT
.sym 9080 io_pmod[0]$SB_IO_OUT
.sym 9081 w_tx_data_io[0]
.sym 9088 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9106 w_cs[2]
.sym 9108 w_fetch
.sym 9109 io_pmod[0]$SB_IO_OUT
.sym 9114 io_pmod[3]$SB_IO_OUT
.sym 9121 w_rx_09_fifo_full
.sym 9124 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 9125 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 9126 w_tx_data_smi[0]
.sym 9127 w_tx_data_io[0]
.sym 9140 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9141 r_counter[0]_$glb_clk
.sym 9142 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 9143 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9144 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[1]
.sym 9145 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 9146 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[2]
.sym 9147 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 9148 w_tx_data_smi[3]
.sym 9149 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 9150 w_tx_data_smi[2]
.sym 9155 w_fetch
.sym 9161 w_rx_data[4]
.sym 9167 w_tx_data_io[0]
.sym 9168 o_led1$SB_IO_OUT
.sym 9169 w_ioc[2]
.sym 9174 $PACKER_VCC_NET
.sym 9177 $PACKER_VCC_NET
.sym 9184 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9186 w_tx_data_sys_SB_DFFE_Q_E
.sym 9187 w_fetch
.sym 9189 w_cs[0]
.sym 9193 w_ioc[4]
.sym 9194 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[2]
.sym 9195 w_fetch
.sym 9197 w_cs[0]
.sym 9200 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9204 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 9210 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 9215 w_load
.sym 9217 w_cs[0]
.sym 9229 w_fetch
.sym 9230 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 9231 w_ioc[4]
.sym 9232 w_cs[0]
.sym 9241 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9247 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[2]
.sym 9249 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 9250 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 9253 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9254 w_fetch
.sym 9255 w_load
.sym 9256 w_cs[0]
.sym 9263 w_tx_data_sys_SB_DFFE_Q_E
.sym 9264 r_counter[0]_$glb_clk
.sym 9266 w_tx_data_io[1]
.sym 9267 w_tx_data_io[4]
.sym 9268 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 9269 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9270 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 9271 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[3]
.sym 9272 w_tx_data_io[0]
.sym 9273 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 9283 w_fetch
.sym 9285 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9287 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[1]
.sym 9291 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 9292 io_pmod[0]$SB_IO_OUT
.sym 9296 w_rx_data[2]
.sym 9297 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9298 w_rx_data[1]
.sym 9300 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 9311 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 9315 w_ioc[0]
.sym 9316 io_ctrl_ins.debug_mode[0]
.sym 9320 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9321 w_ioc[3]
.sym 9329 w_ioc[2]
.sym 9331 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9332 io_ctrl_ins.o_pmod[0]
.sym 9333 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 9334 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9337 $PACKER_VCC_NET
.sym 9340 w_ioc[2]
.sym 9341 w_ioc[0]
.sym 9342 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 9343 w_ioc[3]
.sym 9372 $PACKER_VCC_NET
.sym 9376 io_ctrl_ins.debug_mode[0]
.sym 9377 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9378 io_ctrl_ins.o_pmod[0]
.sym 9379 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 9386 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9387 r_counter[0]_$glb_clk
.sym 9388 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9389 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 9390 io_ctrl_ins.o_pmod[0]
.sym 9391 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 9392 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 9393 io_ctrl_ins.o_pmod[1]
.sym 9401 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9403 sys_ctrl_ins.reset_cmd
.sym 9407 o_ldo_2v8_en$SB_IO_OUT
.sym 9413 $PACKER_GND_NET
.sym 9415 w_rx_24_fifo_empty
.sym 9416 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 9420 io_pmod[0]$SB_IO_OUT
.sym 9432 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 9435 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 9439 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 9451 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 9453 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 9457 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9459 w_rx_24_fifo_empty
.sym 9493 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 9494 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 9495 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 9496 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 9505 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 9506 w_rx_24_fifo_empty
.sym 9508 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9510 r_counter[0]_$glb_clk
.sym 9511 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 9512 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9513 io_ctrl_ins.debug_mode[1]
.sym 9514 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 9526 w_rx_24_fifo_empty
.sym 9546 io_pmod[0]$SB_IO_OUT
.sym 9555 sys_ctrl_ins.reset_cmd
.sym 9566 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9571 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 9573 $PACKER_GND_NET
.sym 9595 $PACKER_GND_NET
.sym 9624 sys_ctrl_ins.reset_cmd
.sym 9632 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 9633 r_counter[0]_$glb_clk
.sym 9634 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9637 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 9640 o_shdn_rx_lna$SB_IO_OUT
.sym 9651 io_pmod[0]$SB_IO_OUT
.sym 9654 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9680 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9683 sys_ctrl_ins.reset_cmd
.sym 9751 sys_ctrl_ins.reset_cmd
.sym 9752 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9776 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 9803 sys_ctrl_ins.reset_cmd
.sym 9810 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 9812 sys_ctrl_ins.reset_count[1]
.sym 9818 sys_ctrl_ins.reset_count[3]
.sym 9819 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9822 sys_ctrl_ins.reset_count[0]
.sym 9825 sys_ctrl_ins.reset_count[2]
.sym 9826 sys_ctrl_ins.reset_count[3]
.sym 9831 $nextpnr_ICESTORM_LC_9$O
.sym 9833 sys_ctrl_ins.reset_count[0]
.sym 9837 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9839 sys_ctrl_ins.reset_count[1]
.sym 9843 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9844 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9845 sys_ctrl_ins.reset_count[2]
.sym 9847 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9851 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9852 sys_ctrl_ins.reset_count[3]
.sym 9853 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9856 sys_ctrl_ins.reset_count[3]
.sym 9857 sys_ctrl_ins.reset_count[0]
.sym 9858 sys_ctrl_ins.reset_count[1]
.sym 9859 sys_ctrl_ins.reset_count[2]
.sym 9863 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9864 sys_ctrl_ins.reset_count[0]
.sym 9865 sys_ctrl_ins.reset_count[1]
.sym 9876 sys_ctrl_ins.reset_count[0]
.sym 9878 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 9879 r_counter[0]_$glb_clk
.sym 9880 sys_ctrl_ins.reset_cmd
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10194 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 $PACKER_GND_NET
.sym 10204 $PACKER_GND_NET
.sym 10214 $PACKER_GND_NET
.sym 10222 $PACKER_GND_NET
.sym 10228 spi_if_ins.spi.r_rx_bit_count[2]
.sym 10231 spi_if_ins.spi.r_rx_bit_count[0]
.sym 10232 spi_if_ins.spi.r_rx_bit_count[1]
.sym 10238 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 10241 spi_if_ins.w_rx_data[1]
.sym 10245 spi_if_ins.w_rx_data[0]
.sym 10247 $PACKER_GND_NET
.sym 10258 i_sck$SB_IO_IN
.sym 10270 i_ss_SB_LUT4_I3_O
.sym 10283 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 10285 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 10288 $PACKER_GND_NET
.sym 10293 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 10296 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 10301 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 10307 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 10327 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 10332 $PACKER_GND_NET
.sym 10343 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 10347 i_ss_SB_LUT4_I3_O
.sym 10348 i_sck$SB_IO_IN_$glb_clk
.sym 10355 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 10356 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 10357 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 10359 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 10360 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 10361 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 10364 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 10366 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 10383 i_ss$SB_IO_IN
.sym 10396 i_mosi$SB_IO_IN
.sym 10417 spi_if_ins.w_rx_data[1]
.sym 10431 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 10435 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 10442 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 10446 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 10457 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 10466 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 10478 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 10488 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 10506 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 10510 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 10511 i_sck$SB_IO_IN_$glb_clk
.sym 10513 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10514 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 10515 lvds_rx_09_inst.r_phase_count[1]
.sym 10517 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 10530 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 10532 i_ss$SB_IO_IN
.sym 10538 spi_if_ins.w_rx_data[0]
.sym 10540 spi_if_ins.w_rx_data[2]
.sym 10542 spi_if_ins.w_rx_data[4]
.sym 10543 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10544 spi_if_ins.w_rx_data[5]
.sym 10545 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 10546 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10556 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 10558 $PACKER_VCC_NET
.sym 10559 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 10563 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 10564 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 10565 i_mosi$SB_IO_IN
.sym 10569 lvds_rx_09_inst.r_phase_count[0]
.sym 10578 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10580 lvds_rx_09_inst.r_phase_count[1]
.sym 10582 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 10586 $nextpnr_ICESTORM_LC_0$O
.sym 10589 lvds_rx_09_inst.r_phase_count[0]
.sym 10592 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 10594 $PACKER_VCC_NET
.sym 10595 lvds_rx_09_inst.r_phase_count[1]
.sym 10596 lvds_rx_09_inst.r_phase_count[0]
.sym 10600 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 10601 $PACKER_VCC_NET
.sym 10602 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 10606 i_mosi$SB_IO_IN
.sym 10614 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 10618 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 10624 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 10631 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10633 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 10634 i_sck$SB_IO_IN_$glb_clk
.sym 10637 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10638 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 10639 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 10641 int_miso
.sym 10643 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 10654 $PACKER_VCC_NET
.sym 10660 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 10665 w_tx_data_io[1]
.sym 10667 w_tx_data_io[4]
.sym 10670 spi_if_ins.w_rx_data[5]
.sym 10680 spi_if_ins.spi.r_rx_byte[0]
.sym 10681 spi_if_ins.spi.r_rx_byte[5]
.sym 10682 spi_if_ins.spi.r_rx_byte[2]
.sym 10683 spi_if_ins.spi.r_rx_byte[1]
.sym 10685 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10688 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 10689 spi_if_ins.spi.r_rx_byte[4]
.sym 10690 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 10698 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 10702 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10711 spi_if_ins.spi.r_rx_byte[4]
.sym 10719 spi_if_ins.spi.r_rx_byte[5]
.sym 10734 spi_if_ins.spi.r_rx_byte[1]
.sym 10740 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 10741 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 10742 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10743 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10747 spi_if_ins.spi.r_rx_byte[0]
.sym 10752 spi_if_ins.spi.r_rx_byte[2]
.sym 10756 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 10757 r_counter[0]_$glb_clk
.sym 10760 io_pmod[1]$SB_IO_OUT
.sym 10762 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 10773 io_pmod[3]$SB_IO_OUT
.sym 10774 io_pmod[0]$SB_IO_OUT
.sym 10775 spi_if_ins.w_rx_data[5]
.sym 10781 i_ss$SB_IO_IN
.sym 10789 spi_if_ins.w_rx_data[3]
.sym 10792 r_tx_data[0]
.sym 10794 io_pmod[1]$SB_IO_OUT
.sym 10801 r_tx_data[1]
.sym 10802 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 10804 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 10805 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 10809 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 10810 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 10814 r_tx_data[4]
.sym 10817 spi_if_ins.r_tx_byte[7]
.sym 10823 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 10839 spi_if_ins.r_tx_byte[7]
.sym 10846 r_tx_data[4]
.sym 10857 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 10858 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 10859 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 10860 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 10865 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 10870 r_tx_data[1]
.sym 10879 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 10880 r_counter[0]_$glb_clk
.sym 10883 spi_if_ins.r_tx_byte[7]
.sym 10884 spi_if_ins.r_tx_byte[6]
.sym 10886 spi_if_ins.r_tx_byte[5]
.sym 10887 spi_if_ins.r_tx_byte[0]
.sym 10888 spi_if_ins.r_tx_byte[3]
.sym 10889 spi_if_ins.r_tx_byte[2]
.sym 10895 w_rx_09_fifo_full
.sym 10896 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 10897 io_pmod[0]$SB_IO_OUT
.sym 10901 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 10910 spi_if_ins.w_rx_data[1]
.sym 10917 w_cs[1]
.sym 10923 spi_if_ins.w_rx_data[6]
.sym 10925 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 10927 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 10935 w_tx_data_io[1]
.sym 10937 w_tx_data_io[4]
.sym 10938 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 10940 w_tx_data_smi[1]
.sym 10942 spi_if_ins.w_rx_data[5]
.sym 10949 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 10950 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 10952 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 10956 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 10957 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 10962 w_tx_data_smi[1]
.sym 10963 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 10964 w_tx_data_io[1]
.sym 10965 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 10994 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 10995 w_tx_data_io[4]
.sym 10999 spi_if_ins.w_rx_data[6]
.sym 11000 spi_if_ins.w_rx_data[5]
.sym 11002 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11003 i_glob_clock$SB_IO_IN_$glb_clk
.sym 11004 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 11006 r_tx_data[6]
.sym 11007 r_tx_data[7]
.sym 11008 r_tx_data[2]
.sym 11011 r_tx_data[3]
.sym 11012 r_tx_data[5]
.sym 11017 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 11019 w_load
.sym 11023 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11030 spi_if_ins.w_rx_data[0]
.sym 11032 spi_if_ins.w_rx_data[2]
.sym 11034 spi_if_ins.w_rx_data[4]
.sym 11035 w_rx_data[2]
.sym 11037 spi_if_ins.w_rx_data[5]
.sym 11039 w_tx_data_smi[3]
.sym 11051 w_cs[0]
.sym 11052 w_cs[2]
.sym 11059 spi_if_ins.w_rx_data[6]
.sym 11060 w_cs[2]
.sym 11061 spi_if_ins.w_rx_data[5]
.sym 11063 w_cs[3]
.sym 11064 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11071 w_cs[3]
.sym 11073 w_cs[1]
.sym 11075 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11079 w_cs[3]
.sym 11080 w_cs[0]
.sym 11081 w_cs[1]
.sym 11082 w_cs[2]
.sym 11086 spi_if_ins.w_rx_data[5]
.sym 11088 spi_if_ins.w_rx_data[6]
.sym 11091 w_cs[1]
.sym 11092 w_cs[0]
.sym 11093 w_cs[2]
.sym 11094 w_cs[3]
.sym 11098 spi_if_ins.w_rx_data[6]
.sym 11100 spi_if_ins.w_rx_data[5]
.sym 11103 w_cs[3]
.sym 11104 w_cs[0]
.sym 11105 w_cs[1]
.sym 11106 w_cs[2]
.sym 11109 w_cs[2]
.sym 11110 w_cs[1]
.sym 11111 w_cs[0]
.sym 11112 w_cs[3]
.sym 11115 spi_if_ins.w_rx_data[6]
.sym 11117 spi_if_ins.w_rx_data[5]
.sym 11121 w_cs[0]
.sym 11122 w_cs[3]
.sym 11123 w_cs[2]
.sym 11124 w_cs[1]
.sym 11125 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11126 r_counter[0]_$glb_clk
.sym 11127 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11128 w_rx_data[5]
.sym 11129 w_rx_data[2]
.sym 11130 w_rx_data[1]
.sym 11131 w_rx_data[0]
.sym 11132 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 11133 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 11134 w_rx_data[4]
.sym 11135 w_rx_data[3]
.sym 11144 w_tx_data_io[6]
.sym 11148 w_cs[1]
.sym 11151 io_pmod[5]$SB_IO_OUT
.sym 11152 w_tx_data_io[1]
.sym 11154 w_tx_data_io[4]
.sym 11155 w_tx_data_smi[2]
.sym 11156 w_ioc[1]
.sym 11157 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11160 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11161 w_rx_data[5]
.sym 11162 w_ioc[4]
.sym 11171 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11175 spi_if_ins.w_rx_data[3]
.sym 11183 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11185 spi_if_ins.w_rx_data[1]
.sym 11192 spi_if_ins.w_rx_data[2]
.sym 11194 spi_if_ins.w_rx_data[4]
.sym 11197 spi_if_ins.w_rx_data[0]
.sym 11209 spi_if_ins.w_rx_data[4]
.sym 11222 spi_if_ins.w_rx_data[2]
.sym 11227 spi_if_ins.w_rx_data[0]
.sym 11232 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11238 spi_if_ins.w_rx_data[1]
.sym 11245 spi_if_ins.w_rx_data[3]
.sym 11248 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11249 r_counter[0]_$glb_clk
.sym 11251 w_tx_data_io[3]
.sym 11253 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 11254 w_tx_data_io[2]
.sym 11255 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11256 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 11257 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[2]
.sym 11268 io_pmod[0]$SB_IO_OUT
.sym 11272 w_rx_data[2]
.sym 11274 w_rx_data[1]
.sym 11275 w_rx_data[1]
.sym 11277 w_rx_data[0]
.sym 11278 w_ioc[2]
.sym 11279 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 11280 w_ioc[0]
.sym 11281 spi_if_ins.w_rx_data[3]
.sym 11283 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11286 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11293 w_ioc[4]
.sym 11295 w_rx_24_fifo_empty
.sym 11296 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 11299 w_ioc[3]
.sym 11301 w_ioc[4]
.sym 11302 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 11303 w_ioc[2]
.sym 11304 w_ioc[0]
.sym 11306 w_ioc[1]
.sym 11308 io_ctrl_ins.o_pmod[3]
.sym 11310 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 11312 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 11314 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 11316 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 11318 w_rx_24_fifo_full
.sym 11319 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11321 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 11325 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 11326 w_ioc[1]
.sym 11327 w_ioc[4]
.sym 11328 w_ioc[0]
.sym 11331 w_ioc[3]
.sym 11332 w_ioc[4]
.sym 11333 w_ioc[1]
.sym 11334 w_ioc[2]
.sym 11337 w_ioc[2]
.sym 11340 w_ioc[3]
.sym 11343 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 11344 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 11345 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 11346 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 11350 w_ioc[4]
.sym 11352 w_ioc[1]
.sym 11355 w_rx_24_fifo_full
.sym 11361 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 11362 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 11363 io_ctrl_ins.o_pmod[3]
.sym 11364 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 11367 w_rx_24_fifo_empty
.sym 11371 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11372 r_counter[0]_$glb_clk
.sym 11373 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 11374 io_ctrl_ins.o_pmod[3]
.sym 11375 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 11376 io_ctrl_ins.o_pmod[7]
.sym 11377 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 11379 io_ctrl_ins.o_pmod[5]
.sym 11380 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11381 io_ctrl_ins.o_pmod[4]
.sym 11386 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 11390 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[1]
.sym 11391 w_rx_24_fifo_empty
.sym 11396 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 11398 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 11405 w_rx_data[5]
.sym 11406 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[2]
.sym 11407 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11409 io_pmod[0]$SB_IO_OUT
.sym 11415 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 11416 o_ldo_2v8_en$SB_IO_OUT
.sym 11417 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[2]
.sym 11418 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11419 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11420 o_led1$SB_IO_OUT
.sym 11421 w_ioc[3]
.sym 11422 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 11423 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 11425 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 11427 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 11428 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11429 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 11431 io_ctrl_ins.pmod_dir_state[1]
.sym 11432 io_ctrl_ins.pmod_dir_state[4]
.sym 11433 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 11434 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 11436 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 11437 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11438 w_ioc[2]
.sym 11439 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 11440 w_ioc[0]
.sym 11442 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11443 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11444 o_shdn_tx_lna$SB_IO_OUT
.sym 11445 o_shdn_rx_lna$SB_IO_OUT
.sym 11446 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 11448 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11449 o_led1$SB_IO_OUT
.sym 11450 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 11451 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 11454 io_ctrl_ins.pmod_dir_state[4]
.sym 11455 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11456 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 11457 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 11461 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 11462 w_ioc[0]
.sym 11463 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 11466 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 11467 w_ioc[0]
.sym 11468 w_ioc[2]
.sym 11469 w_ioc[3]
.sym 11473 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 11475 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 11478 o_ldo_2v8_en$SB_IO_OUT
.sym 11479 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11480 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11481 o_shdn_tx_lna$SB_IO_OUT
.sym 11484 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11485 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 11486 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 11487 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 11490 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11491 io_ctrl_ins.pmod_dir_state[1]
.sym 11492 o_shdn_rx_lna$SB_IO_OUT
.sym 11493 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11494 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[2]
.sym 11495 r_counter[0]_$glb_clk
.sym 11496 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11499 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 11500 io_ctrl_ins.o_pmod[6]
.sym 11501 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11502 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 11510 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11515 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 11517 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11524 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11526 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 11527 w_rx_data[2]
.sym 11531 o_shdn_rx_lna$SB_IO_OUT
.sym 11539 io_ctrl_ins.debug_mode[1]
.sym 11540 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 11542 io_ctrl_ins.o_pmod[1]
.sym 11547 w_rx_data[1]
.sym 11548 w_rx_data[2]
.sym 11549 w_rx_data[0]
.sym 11550 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 11556 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 11562 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 11571 io_ctrl_ins.o_pmod[1]
.sym 11572 io_ctrl_ins.debug_mode[1]
.sym 11573 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 11574 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 11580 w_rx_data[0]
.sym 11586 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 11589 w_rx_data[2]
.sym 11597 w_rx_data[1]
.sym 11617 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 11618 r_counter[0]_$glb_clk
.sym 11620 io_ctrl_ins.rf_pin_state[6]
.sym 11621 io_ctrl_ins.rf_pin_state[7]
.sym 11623 io_ctrl_ins.rf_pin_state[0]
.sym 11624 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11626 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 11627 io_ctrl_ins.rf_pin_state[5]
.sym 11628 $PACKER_GND_NET
.sym 11632 o_led1$SB_IO_OUT
.sym 11634 i_config[2]$SB_IO_IN
.sym 11637 i_config[1]$SB_IO_IN
.sym 11640 $PACKER_VCC_NET
.sym 11646 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 11647 o_shdn_tx_lna$SB_IO_OUT
.sym 11651 o_tr_vc2$SB_IO_OUT
.sym 11662 w_rx_data[1]
.sym 11668 w_rx_data[2]
.sym 11673 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11679 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11697 w_rx_data[2]
.sym 11700 w_rx_data[1]
.sym 11707 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11740 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11741 r_counter[0]_$glb_clk
.sym 11742 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 11743 io_ctrl_ins.rf_pin_state[3]
.sym 11744 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 11745 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11747 io_ctrl_ins.rf_pin_state[4]
.sym 11748 io_ctrl_ins.rf_pin_state[1]
.sym 11750 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 11762 $PACKER_VCC_NET
.sym 11769 o_ldo_2v8_en$SB_IO_OUT
.sym 11775 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 11793 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 11795 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 11801 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 11805 io_ctrl_ins.rf_pin_state[1]
.sym 11814 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 11830 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 11847 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 11848 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 11849 io_ctrl_ins.rf_pin_state[1]
.sym 11863 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 11864 r_counter[0]_$glb_clk
.sym 11867 o_shdn_tx_lna$SB_IO_OUT
.sym 11869 o_tr_vc2$SB_IO_OUT
.sym 11883 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 11888 $PACKER_GND_NET
.sym 12262 o_ldo_2v8_en$SB_IO_OUT
.sym 12309 i_sck$SB_IO_IN
.sym 12313 $PACKER_GND_NET
.sym 12320 $PACKER_GND_NET
.sym 12331 i_sck$SB_IO_IN
.sym 12335 spi_if_ins.spi.r3_rx_done
.sym 12339 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 12340 spi_if_ins.spi.r2_rx_done
.sym 12359 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 12367 i_mosi$SB_IO_IN
.sym 12368 $PACKER_GND_NET
.sym 12369 i_ss$SB_IO_IN
.sym 12379 spi_if_ins.spi.r_rx_bit_count[2]
.sym 12390 i_ss$SB_IO_IN
.sym 12391 spi_if_ins.spi.r_rx_bit_count[1]
.sym 12406 spi_if_ins.spi.r_rx_bit_count[0]
.sym 12409 $nextpnr_ICESTORM_LC_7$O
.sym 12412 spi_if_ins.spi.r_rx_bit_count[0]
.sym 12415 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 12418 spi_if_ins.spi.r_rx_bit_count[1]
.sym 12424 spi_if_ins.spi.r_rx_bit_count[2]
.sym 12425 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 12443 spi_if_ins.spi.r_rx_bit_count[0]
.sym 12448 spi_if_ins.spi.r_rx_bit_count[0]
.sym 12449 spi_if_ins.spi.r_rx_bit_count[1]
.sym 12457 i_sck$SB_IO_IN_$glb_clk
.sym 12458 i_ss$SB_IO_IN
.sym 12468 spi_if_ins.spi.r_rx_done
.sym 12540 i_ss$SB_IO_IN
.sym 12542 spi_if_ins.spi.r_rx_bit_count[2]
.sym 12551 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 12552 i_mosi$SB_IO_IN
.sym 12553 spi_if_ins.spi.r_rx_bit_count[0]
.sym 12554 spi_if_ins.spi.r_rx_bit_count[1]
.sym 12556 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 12561 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 12567 i_ss_SB_LUT4_I3_O
.sym 12579 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 12587 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 12591 spi_if_ins.spi.r_rx_bit_count[1]
.sym 12592 spi_if_ins.spi.r_rx_bit_count[2]
.sym 12594 spi_if_ins.spi.r_rx_bit_count[0]
.sym 12605 i_mosi$SB_IO_IN
.sym 12609 i_ss$SB_IO_IN
.sym 12611 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 12615 spi_if_ins.spi.r_rx_bit_count[1]
.sym 12616 spi_if_ins.spi.r_rx_bit_count[0]
.sym 12618 spi_if_ins.spi.r_rx_bit_count[2]
.sym 12619 i_ss_SB_LUT4_I3_O
.sym 12620 i_sck$SB_IO_IN_$glb_clk
.sym 12633 w_rx_data[4]
.sym 12634 i_ss$SB_IO_IN
.sym 12648 io_pmod[3]$SB_IO_OUT
.sym 12651 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 12653 i_ss_SB_LUT4_I3_O
.sym 12655 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 12663 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 12665 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 12670 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 12672 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 12674 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 12683 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 12684 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 12688 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 12694 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 12696 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 12698 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 12702 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 12703 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 12704 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 12705 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 12710 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 12720 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 12721 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 12722 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 12723 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 12742 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 12743 lvds_clock_buf
.sym 12744 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 12748 spi_if_ins.r_tx_data_valid
.sym 12755 w_rx_data[3]
.sym 12771 spi_if_ins.r_tx_byte[7]
.sym 12787 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 12789 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 12792 io_pmod[0]$SB_IO_OUT
.sym 12794 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 12795 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 12796 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 12797 spi_if_ins.r_tx_byte[7]
.sym 12798 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 12799 i_ss$SB_IO_IN
.sym 12804 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 12811 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 12813 spi_if_ins.r_tx_data_valid
.sym 12814 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 12825 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 12828 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 12831 spi_if_ins.r_tx_data_valid
.sym 12833 i_ss$SB_IO_IN
.sym 12838 io_pmod[0]$SB_IO_OUT
.sym 12839 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 12840 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 12849 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 12851 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 12852 spi_if_ins.r_tx_byte[7]
.sym 12861 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 12862 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 12863 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 12865 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 12866 r_counter[0]_$glb_clk
.sym 12868 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 12869 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 12871 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 12872 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 12873 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 12883 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 12900 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 12901 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 12913 w_rx_09_fifo_full
.sym 12915 io_pmod[0]$SB_IO_OUT
.sym 12916 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 12917 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 12920 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 12924 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 12948 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 12949 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 12951 w_rx_09_fifo_full
.sym 12961 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 12962 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 12963 io_pmod[0]$SB_IO_OUT
.sym 12988 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 12989 lvds_clock_buf
.sym 12990 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 12991 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 12992 w_load
.sym 12993 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 12994 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 12996 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 12997 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13007 io_pmod[1]$SB_IO_OUT
.sym 13015 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13017 w_rx_data[2]
.sym 13034 r_tx_data[7]
.sym 13035 r_tx_data[2]
.sym 13039 r_tx_data[5]
.sym 13041 r_tx_data[6]
.sym 13045 r_tx_data[0]
.sym 13046 r_tx_data[3]
.sym 13059 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13074 r_tx_data[7]
.sym 13077 r_tx_data[6]
.sym 13092 r_tx_data[5]
.sym 13098 r_tx_data[0]
.sym 13104 r_tx_data[3]
.sym 13107 r_tx_data[2]
.sym 13111 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13112 r_counter[0]_$glb_clk
.sym 13116 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13118 w_rx_data[7]
.sym 13120 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13125 w_rx_data[1]
.sym 13128 io_pmod[7]$SB_IO_OUT
.sym 13137 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13138 w_tx_data_io[3]
.sym 13139 w_rx_data[7]
.sym 13140 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[2]
.sym 13141 w_rx_data[3]
.sym 13145 io_pmod[3]$SB_IO_OUT
.sym 13148 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13149 w_rx_data[0]
.sym 13159 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13160 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 13162 w_tx_data_io[6]
.sym 13164 w_tx_data_io[3]
.sym 13165 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13166 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13168 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 13170 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13174 w_tx_data_smi[3]
.sym 13178 w_tx_data_smi[2]
.sym 13182 w_tx_data_io[5]
.sym 13186 w_tx_data_io[7]
.sym 13194 w_tx_data_io[6]
.sym 13196 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13200 w_tx_data_io[7]
.sym 13201 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 13203 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13206 w_tx_data_smi[2]
.sym 13207 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 13209 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13224 w_tx_data_io[3]
.sym 13225 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13226 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13227 w_tx_data_smi[3]
.sym 13230 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 13231 w_tx_data_io[5]
.sym 13232 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13234 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13235 i_glob_clock$SB_IO_IN_$glb_clk
.sym 13236 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13239 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 13242 w_rx_data[6]
.sym 13255 io_pmod[1]$SB_IO_OUT
.sym 13257 io_pmod[6]$SB_IO_OUT
.sym 13265 w_rx_data[7]
.sym 13266 io_ctrl_ins.pmod_dir_state[4]
.sym 13267 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13271 io_ctrl_ins.o_pmod[5]
.sym 13272 w_tx_data_io[7]
.sym 13280 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13281 w_tx_data_io[2]
.sym 13283 spi_if_ins.w_rx_data[1]
.sym 13284 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13285 spi_if_ins.w_rx_data[2]
.sym 13287 spi_if_ins.w_rx_data[4]
.sym 13290 spi_if_ins.w_rx_data[5]
.sym 13291 spi_if_ins.w_rx_data[0]
.sym 13292 io_pmod[0]$SB_IO_OUT
.sym 13296 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13304 spi_if_ins.w_rx_data[3]
.sym 13307 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 13312 spi_if_ins.w_rx_data[5]
.sym 13317 spi_if_ins.w_rx_data[2]
.sym 13324 spi_if_ins.w_rx_data[1]
.sym 13330 spi_if_ins.w_rx_data[0]
.sym 13335 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13338 io_pmod[0]$SB_IO_OUT
.sym 13342 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13343 w_tx_data_io[2]
.sym 13344 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 13349 spi_if_ins.w_rx_data[4]
.sym 13355 spi_if_ins.w_rx_data[3]
.sym 13357 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13358 r_counter[0]_$glb_clk
.sym 13360 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 13361 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13364 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 13365 io_ctrl_ins.pmod_dir_state[5]
.sym 13372 w_rx_data[5]
.sym 13374 w_cs[1]
.sym 13384 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13385 w_rx_data[1]
.sym 13387 w_rx_data[0]
.sym 13390 w_rx_data[6]
.sym 13393 w_rx_data[4]
.sym 13395 w_rx_data[3]
.sym 13402 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[1]
.sym 13403 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 13404 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[2]
.sym 13405 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 13407 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 13408 i_config[0]$SB_IO_IN
.sym 13409 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13410 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 13411 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 13412 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[2]
.sym 13413 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13414 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 13415 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 13419 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13421 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13429 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 13430 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[3]
.sym 13434 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 13435 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 13436 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 13437 i_config[0]$SB_IO_IN
.sym 13447 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 13452 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[2]
.sym 13453 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 13454 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13455 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[3]
.sym 13459 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[1]
.sym 13460 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13464 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13466 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13470 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 13471 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[1]
.sym 13472 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 13473 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 13480 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[2]
.sym 13481 r_counter[0]_$glb_clk
.sym 13482 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13484 io_ctrl_ins.pmod_dir_state[3]
.sym 13485 io_ctrl_ins.pmod_dir_state[4]
.sym 13486 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 13487 io_ctrl_ins.pmod_dir_state[1]
.sym 13488 io_ctrl_ins.pmod_dir_state[6]
.sym 13489 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 13490 i_button_SB_LUT4_I3_O[1]
.sym 13500 $PACKER_VCC_NET
.sym 13504 i_config[0]$SB_IO_IN
.sym 13507 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13508 w_ioc[0]
.sym 13512 w_rx_data[6]
.sym 13517 w_rx_data[2]
.sym 13526 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 13527 w_ioc[4]
.sym 13529 w_ioc[1]
.sym 13532 w_rx_data[5]
.sym 13533 w_ioc[0]
.sym 13534 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13535 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13537 w_rx_data[7]
.sym 13538 o_tr_vc2$SB_IO_OUT
.sym 13539 io_ctrl_ins.o_pmod[4]
.sym 13540 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13541 io_ctrl_ins.pmod_dir_state[3]
.sym 13542 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 13544 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13548 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13553 w_rx_data[4]
.sym 13555 w_rx_data[3]
.sym 13559 w_rx_data[3]
.sym 13563 o_tr_vc2$SB_IO_OUT
.sym 13564 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13565 io_ctrl_ins.pmod_dir_state[3]
.sym 13566 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13569 w_rx_data[7]
.sym 13575 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13576 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13577 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13578 io_ctrl_ins.o_pmod[4]
.sym 13589 w_rx_data[5]
.sym 13593 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 13594 w_ioc[4]
.sym 13595 w_ioc[0]
.sym 13596 w_ioc[1]
.sym 13602 w_rx_data[4]
.sym 13603 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 13604 r_counter[0]_$glb_clk
.sym 13606 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 13610 o_led1$SB_IO_OUT
.sym 13611 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 13612 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 13613 o_ldo_2v8_en$SB_IO_OUT
.sym 13620 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13626 o_tr_vc2$SB_IO_OUT
.sym 13630 w_rx_data[0]
.sym 13632 w_rx_data[7]
.sym 13633 w_rx_data[3]
.sym 13634 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 13635 o_rx_h_tx_l$SB_IO_OUT
.sym 13636 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13641 o_tr_vc1$SB_IO_OUT
.sym 13649 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 13653 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 13654 io_pmod[0]$SB_IO_OUT
.sym 13655 o_led0$SB_IO_OUT
.sym 13661 i_config[1]$SB_IO_IN
.sym 13662 w_rx_data[6]
.sym 13666 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13667 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13669 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13673 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13674 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13677 o_tr_vc1_b$SB_IO_OUT
.sym 13692 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 13693 o_tr_vc1_b$SB_IO_OUT
.sym 13694 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13695 i_config[1]$SB_IO_IN
.sym 13701 w_rx_data[6]
.sym 13705 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13706 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13707 io_pmod[0]$SB_IO_OUT
.sym 13710 o_led0$SB_IO_OUT
.sym 13711 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13712 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13713 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 13726 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 13727 r_counter[0]_$glb_clk
.sym 13729 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 13731 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13733 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13735 io_ctrl_ins.debug_mode[0]
.sym 13741 o_led0$SB_IO_OUT
.sym 13746 o_ldo_2v8_en$SB_IO_OUT
.sym 13747 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13749 io_ctrl_ins.o_pmod[6]
.sym 13755 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13758 io_ctrl_ins.debug_mode[0]
.sym 13762 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 13763 o_tr_vc1_b$SB_IO_OUT
.sym 13772 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13777 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13780 w_rx_data[2]
.sym 13782 w_rx_data[6]
.sym 13784 w_rx_data[5]
.sym 13790 w_rx_data[0]
.sym 13792 w_rx_data[7]
.sym 13794 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13804 w_rx_data[6]
.sym 13810 w_rx_data[7]
.sym 13822 w_rx_data[0]
.sym 13828 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13830 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13840 w_rx_data[2]
.sym 13845 w_rx_data[5]
.sym 13849 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13850 r_counter[0]_$glb_clk
.sym 13852 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 13853 o_rx_h_tx_l_b$SB_IO_OUT
.sym 13854 o_rx_h_tx_l$SB_IO_OUT
.sym 13855 o_tr_vc1_b$SB_IO_OUT
.sym 13856 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13857 o_tr_vc1$SB_IO_OUT
.sym 13859 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13868 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13880 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13897 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13899 io_ctrl_ins.debug_mode[0]
.sym 13901 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 13905 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13910 io_ctrl_ins.debug_mode[1]
.sym 13911 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13912 w_rx_data[1]
.sym 13920 w_rx_data[4]
.sym 13922 w_rx_data[3]
.sym 13926 w_rx_data[3]
.sym 13933 io_ctrl_ins.debug_mode[0]
.sym 13934 io_ctrl_ins.debug_mode[1]
.sym 13941 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13952 w_rx_data[4]
.sym 13956 w_rx_data[1]
.sym 13968 io_ctrl_ins.debug_mode[1]
.sym 13969 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13970 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 13971 io_ctrl_ins.debug_mode[0]
.sym 13972 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13973 r_counter[0]_$glb_clk
.sym 13989 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13990 o_tr_vc1_b$SB_IO_OUT
.sym 13994 $PACKER_VCC_NET
.sym 14024 io_ctrl_ins.rf_pin_state[3]
.sym 14025 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14027 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 14028 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 14032 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 14040 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 14055 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 14056 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 14057 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 14058 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14067 io_ctrl_ins.rf_pin_state[3]
.sym 14068 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14069 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 14070 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 14095 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 14096 r_counter[0]_$glb_clk
.sym 14114 o_shdn_tx_lna$SB_IO_OUT
.sym 14118 o_tr_vc2$SB_IO_OUT
.sym 14128 o_shdn_rx_lna$SB_IO_OUT
.sym 14392 o_ldo_2v8_en$SB_IO_OUT
.sym 14412 o_ldo_2v8_en$SB_IO_OUT
.sym 14418 r_counter[0]
.sym 14419 $PACKER_GND_NET
.sym 14436 r_counter[0]
.sym 14441 $PACKER_GND_NET
.sym 14444 r_counter[0]
.sym 14465 w_rx_data[7]
.sym 14474 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 14494 spi_if_ins.spi.r3_rx_done
.sym 14499 spi_if_ins.spi.r_rx_done
.sym 14515 spi_if_ins.spi.r2_rx_done
.sym 14521 spi_if_ins.spi.r2_rx_done
.sym 14544 spi_if_ins.spi.r3_rx_done
.sym 14545 spi_if_ins.spi.r2_rx_done
.sym 14550 spi_if_ins.spi.r_rx_done
.sym 14566 r_counter[0]_$glb_clk
.sym 14583 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 14592 i_ss_SB_LUT4_I3_O
.sym 14614 i_mosi$SB_IO_IN
.sym 14632 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14652 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 14662 i_ss$SB_IO_IN
.sym 14676 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 14712 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 14728 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 14729 i_sck$SB_IO_IN_$glb_clk
.sym 14730 i_ss$SB_IO_IN
.sym 14759 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 14764 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 14854 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 14880 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 14882 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 14885 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 14887 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 14900 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 14908 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 14922 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 14948 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 14974 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 14975 r_counter[0]_$glb_clk
.sym 14976 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 14977 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 14981 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 14982 spi_if_ins.state_if[0]
.sym 14996 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 14998 int_miso
.sym 15018 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 15022 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15028 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 15029 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15031 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15039 spi_if_ins.state_if[0]
.sym 15045 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15046 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15047 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 15049 spi_if_ins.state_if[1]
.sym 15051 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15053 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 15054 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 15058 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 15060 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15071 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15075 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15081 spi_if_ins.state_if[0]
.sym 15082 spi_if_ins.state_if[1]
.sym 15084 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15097 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15098 r_counter[0]_$glb_clk
.sym 15099 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 15101 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15102 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15105 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 15107 spi_if_ins.state_if[1]
.sym 15129 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15130 w_fetch
.sym 15133 spi_if_ins.w_rx_data[6]
.sym 15141 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15145 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15146 spi_if_ins.state_if[0]
.sym 15152 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15153 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15154 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15157 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 15164 spi_if_ins.state_if[1]
.sym 15175 spi_if_ins.state_if[0]
.sym 15177 spi_if_ins.state_if[1]
.sym 15181 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15186 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 15188 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15189 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15192 spi_if_ins.state_if[0]
.sym 15194 spi_if_ins.state_if[1]
.sym 15195 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15204 spi_if_ins.state_if[1]
.sym 15205 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15206 spi_if_ins.state_if[0]
.sym 15207 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 15210 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15211 spi_if_ins.state_if[1]
.sym 15212 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 15213 spi_if_ins.state_if[0]
.sym 15220 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15221 r_counter[0]_$glb_clk
.sym 15222 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15224 w_fetch
.sym 15254 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15258 w_fetch
.sym 15264 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15265 w_load
.sym 15277 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15281 w_fetch
.sym 15282 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15286 w_cs[1]
.sym 15309 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15323 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15334 w_load
.sym 15335 w_cs[1]
.sym 15336 w_fetch
.sym 15343 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15344 r_counter[0]_$glb_clk
.sym 15396 w_fetch
.sym 15402 w_cs[1]
.sym 15403 spi_if_ins.w_rx_data[6]
.sym 15406 io_pmod[0]$SB_IO_OUT
.sym 15414 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15432 w_cs[1]
.sym 15434 w_fetch
.sym 15435 io_pmod[0]$SB_IO_OUT
.sym 15451 spi_if_ins.w_rx_data[6]
.sym 15466 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15467 r_counter[0]_$glb_clk
.sym 15473 io_pmod[2]$SB_IO_OUT
.sym 15483 w_rx_data[6]
.sym 15500 i_config[3]$SB_IO_IN
.sym 15501 w_tx_data_io[5]
.sym 15504 w_rx_24_fifo_empty
.sym 15516 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[2]
.sym 15521 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15526 w_rx_data[5]
.sym 15528 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[1]
.sym 15529 w_rx_data[0]
.sym 15531 w_ioc[0]
.sym 15535 w_rx_data[2]
.sym 15544 w_rx_data[0]
.sym 15549 w_ioc[0]
.sym 15550 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[2]
.sym 15552 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[1]
.sym 15569 w_rx_data[2]
.sym 15574 w_rx_data[5]
.sym 15589 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15590 r_counter[0]_$glb_clk
.sym 15592 w_tx_data_io[7]
.sym 15594 w_tx_data_io[5]
.sym 15598 i_button_SB_LUT4_I3_O[0]
.sym 15599 w_tx_data_io[6]
.sym 15604 io_pmod[3]$SB_IO_OUT
.sym 15624 w_rx_data[4]
.sym 15625 io_pmod[0]$SB_IO_OUT
.sym 15635 w_rx_data[6]
.sym 15638 io_ctrl_ins.pmod_dir_state[5]
.sym 15640 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15643 io_ctrl_ins.o_pmod[7]
.sym 15644 io_ctrl_ins.o_pmod[5]
.sym 15646 w_rx_data[1]
.sym 15648 w_rx_data[3]
.sym 15650 w_rx_data[4]
.sym 15651 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15652 w_rx_data[7]
.sym 15658 o_rx_h_tx_l$SB_IO_OUT
.sym 15662 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 15663 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15673 w_rx_data[3]
.sym 15681 w_rx_data[4]
.sym 15684 w_rx_data[7]
.sym 15692 w_rx_data[1]
.sym 15697 w_rx_data[6]
.sym 15702 io_ctrl_ins.o_pmod[5]
.sym 15703 io_ctrl_ins.pmod_dir_state[5]
.sym 15704 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 15705 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15708 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15709 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 15710 io_ctrl_ins.o_pmod[7]
.sym 15711 o_rx_h_tx_l$SB_IO_OUT
.sym 15712 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15713 r_counter[0]_$glb_clk
.sym 15719 o_led0$SB_IO_OUT
.sym 15720 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 15734 w_tx_data_io[7]
.sym 15736 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15737 io_ctrl_ins.pmod_dir_state[1]
.sym 15740 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[1]
.sym 15741 o_rx_h_tx_l_b$SB_IO_OUT
.sym 15744 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 15747 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 15750 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15756 w_rx_data[1]
.sym 15758 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 15762 w_rx_data[2]
.sym 15765 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15767 o_rx_h_tx_l_b$SB_IO_OUT
.sym 15770 i_config[3]$SB_IO_IN
.sym 15774 i_config[2]$SB_IO_IN
.sym 15776 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15782 o_tr_vc1$SB_IO_OUT
.sym 15785 io_pmod[0]$SB_IO_OUT
.sym 15786 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 15789 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15791 io_pmod[0]$SB_IO_OUT
.sym 15792 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 15813 w_rx_data[1]
.sym 15819 i_config[3]$SB_IO_IN
.sym 15820 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15821 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 15822 o_rx_h_tx_l_b$SB_IO_OUT
.sym 15825 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15826 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 15827 i_config[2]$SB_IO_IN
.sym 15828 o_tr_vc1$SB_IO_OUT
.sym 15834 w_rx_data[2]
.sym 15835 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 15836 r_counter[0]_$glb_clk
.sym 15837 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 15860 w_rx_data[0]
.sym 15863 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 15873 o_ldo_2v8_en$SB_IO_OUT
.sym 15886 w_rx_data[3]
.sym 15891 w_rx_data[0]
.sym 15896 w_rx_data[4]
.sym 15897 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15899 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15915 w_rx_data[3]
.sym 15926 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15937 w_rx_data[4]
.sym 15949 w_rx_data[0]
.sym 15958 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15959 r_counter[0]_$glb_clk
.sym 15960 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 15995 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16002 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16006 io_ctrl_ins.rf_pin_state[4]
.sym 16010 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16011 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16014 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16017 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 16018 io_ctrl_ins.rf_pin_state[6]
.sym 16021 io_ctrl_ins.rf_pin_state[0]
.sym 16026 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16027 io_ctrl_ins.rf_pin_state[7]
.sym 16029 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16030 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16033 io_ctrl_ins.rf_pin_state[5]
.sym 16035 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16036 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16037 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 16038 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16041 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16042 io_ctrl_ins.rf_pin_state[6]
.sym 16044 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16047 io_ctrl_ins.rf_pin_state[7]
.sym 16049 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16050 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16053 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16054 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16055 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16056 io_ctrl_ins.rf_pin_state[4]
.sym 16061 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 16062 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16065 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16066 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16067 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16068 io_ctrl_ins.rf_pin_state[5]
.sym 16077 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16078 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16079 io_ctrl_ins.rf_pin_state[0]
.sym 16080 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16081 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16082 r_counter[0]_$glb_clk
.sym 16098 o_tr_vc1$SB_IO_OUT
.sym 16102 o_rx_h_tx_l$SB_IO_OUT
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16585 i_mosi$SB_IO_IN
.sym 16603 r_counter[0]
.sym 16631 r_counter[0]
.sym 16675 i_glob_clock$SB_IO_IN_$glb_clk
.sym 16692 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 16702 i_ss_SB_LUT4_I3_O
.sym 16710 i_ss$SB_IO_IN
.sym 16859 i_sck$SB_IO_IN
.sym 17008 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17037 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17084 r_counter[0]_$glb_clk
.sym 17121 $PACKER_VCC_NET
.sym 17127 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 17129 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17137 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17139 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17140 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17142 spi_if_ins.state_if[1]
.sym 17148 spi_if_ins.state_if[0]
.sym 17160 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 17184 spi_if_ins.state_if[1]
.sym 17185 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17186 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 17187 spi_if_ins.state_if[0]
.sym 17190 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17206 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17207 r_counter[0]_$glb_clk
.sym 17208 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17211 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17220 i_config[3]$SB_IO_IN
.sym 17221 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17225 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17250 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17255 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 17257 spi_if_ins.state_if[1]
.sym 17258 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 17261 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 17263 spi_if_ins.state_if[0]
.sym 17267 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17268 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17270 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17277 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17289 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 17290 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 17291 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 17295 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17297 spi_if_ins.state_if[0]
.sym 17298 spi_if_ins.state_if[1]
.sym 17313 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 17314 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17315 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17316 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17325 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17326 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17327 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 17328 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 17329 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17330 r_counter[0]_$glb_clk
.sym 17375 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17382 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17393 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17397 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17413 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17414 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17452 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17453 r_counter[0]_$glb_clk
.sym 17454 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17466 i_button$SB_IO_IN
.sym 17602 io_pmod[2]$SB_IO_OUT
.sym 17605 w_tx_data_io[6]
.sym 17632 io_pmod[3]$SB_IO_OUT
.sym 17637 w_rx_24_fifo_empty
.sym 17676 w_rx_24_fifo_empty
.sym 17678 io_pmod[3]$SB_IO_OUT
.sym 17744 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17745 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 17747 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 17749 i_button_SB_LUT4_I3_O[1]
.sym 17756 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 17761 i_button$SB_IO_IN
.sym 17762 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 17763 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 17764 i_button_SB_LUT4_I3_O[0]
.sym 17771 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[1]
.sym 17772 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 17773 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17777 i_button_SB_LUT4_I3_O[0]
.sym 17778 i_button_SB_LUT4_I3_O[1]
.sym 17788 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 17790 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 17811 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 17812 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 17813 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17814 i_button$SB_IO_IN
.sym 17817 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 17819 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 17821 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17822 r_counter[0]_$glb_clk
.sym 17823 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[1]
.sym 17824 $PACKER_GND_NET
.sym 17857 $PACKER_GND_NET
.sym 17876 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 17878 w_rx_data[0]
.sym 17883 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17886 io_ctrl_ins.pmod_dir_state[6]
.sym 17894 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17895 io_ctrl_ins.o_pmod[6]
.sym 17924 w_rx_data[0]
.sym 17928 io_ctrl_ins.o_pmod[6]
.sym 17929 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17930 io_ctrl_ins.pmod_dir_state[6]
.sym 17931 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17944 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 17945 r_counter[0]_$glb_clk
.sym 17946 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 18074 $PACKER_VCC_NET
.sym 18086 io_pmod[0]$SB_IO_OUT
.sym 18095 $PACKER_VCC_NET
.sym 18096 i_config[1]$SB_IO_IN
.sym 18098 o_led1$SB_IO_OUT
.sym 18099 i_config[2]$SB_IO_IN
.sym 18221 $PACKER_VCC_NET
.sym 18458 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18582 o_led1$SB_IO_OUT
.sym 18583 i_config[1]$SB_IO_IN
.sym 18587 i_config[2]$SB_IO_IN
.sym 18636 $PACKER_GND_NET
.sym 18649 $PACKER_GND_NET
.sym 18682 $PACKER_GND_NET
.sym 18693 i_sck$SB_IO_IN
.sym 18695 i_ss$SB_IO_IN
.sym 18818 i_ss$SB_IO_IN
.sym 18838 $PACKER_GND_NET
.sym 19206 i_ss$SB_IO_IN
.sym 19214 io_pmod[3]$SB_IO_OUT
.sym 19223 $PACKER_GND_NET
.sym 19328 $PACKER_VCC_NET
.sym 19367 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 19403 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 19575 io_pmod[5]$SB_IO_OUT
.sym 19710 $PACKER_GND_NET
.sym 19838 $PACKER_GND_NET
.sym 19962 i_config[0]$SB_IO_IN
.sym 19964 $PACKER_VCC_NET
.sym 20068 io_pmod[2]$SB_IO_OUT
.sym 20206 o_led0$SB_IO_OUT
.sym 20453 i_config[0]$SB_IO_IN
.sym 20672 i_config[0]$SB_IO_IN
.sym 20690 o_led0$SB_IO_OUT
.sym 20740 o_led1$SB_IO_OUT
.sym 20748 $PACKER_GND_NET
.sym 20761 $PACKER_GND_NET
.sym 20775 i_ss_SB_LUT4_I3_O
.sym 20802 i_mosi$SB_IO_IN
.sym 20804 i_ss$SB_IO_IN
.sym 20842 i_mosi$SB_IO_IN
.sym 20937 int_miso
.sym 21442 io_pmod[7]$SB_IO_OUT
.sym 21540 io_pmod[6]$SB_IO_OUT
.sym 21545 io_pmod[1]$SB_IO_OUT
.sym 21744 $PACKER_VCC_NET
.sym 22052 $PACKER_GND_NET
.sym 22157 o_tr_vc1_b$SB_IO_OUT
.sym 22261 o_tr_vc2$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22500 o_led1$SB_IO_OUT
.sym 22512 o_led0$SB_IO_OUT
.sym 22520 int_miso
.sym 22522 i_ss_SB_LUT4_I3_O
.sym 22536 int_miso
.sym 22539 i_ss_SB_LUT4_I3_O
.sym 22586 i_ss$SB_IO_IN
.sym 22648 i_ss$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22684 i_ss_SB_LUT4_I3_O
.sym 22702 i_sck$SB_IO_IN
.sym 24200 o_rx_h_tx_l$SB_IO_OUT
.sym 24202 o_tr_vc1$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24609 o_led0$SB_IO_OUT
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 26499 io_pmod[0]$SB_IO_OUT
.sym 26964 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27215 o_tr_vc1_b$SB_IO_OUT
.sym 27217 o_tr_vc1$SB_IO_OUT
.sym 27307 io_pmod[5]$SB_IO_OUT
.sym 27338 io_pmod[3]$SB_IO_OUT
.sym 27370 io_pmod[5]$SB_IO_OUT
.sym 27373 io_pmod[7]$SB_IO_OUT
.sym 27385 io_pmod[5]$SB_IO_OUT
.sym 27393 io_pmod[7]$SB_IO_OUT
.sym 27400 io_pmod[3]$SB_IO_OUT
.sym 27403 io_pmod[6]$SB_IO_OUT
.sym 27419 io_pmod[6]$SB_IO_OUT
.sym 27424 io_pmod[3]$SB_IO_OUT
.sym 27426 io_pmod[1]$SB_IO_OUT
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27460 $PACKER_VCC_NET
.sym 27471 $PACKER_VCC_NET
.sym 27519 io_pmod[2]$SB_IO_OUT
.sym 27522 io_pmod[1]$SB_IO_OUT
.sym 27529 io_pmod[1]$SB_IO_OUT
.sym 27532 io_pmod[2]$SB_IO_OUT
.sym 27549 io_pmod[0]$SB_IO_OUT
.sym 27552 $PACKER_GND_NET
.sym 27570 $PACKER_GND_NET
.sym 27571 io_pmod[0]$SB_IO_OUT
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27589 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27615 o_tr_vc2$SB_IO_OUT
.sym 27629 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27641 o_tr_vc1_b$SB_IO_OUT
.sym 27653 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27690 rx_09_fifo.wr_addr_gray_rd[5]
.sym 27722 rx_09_fifo.wr_addr[7]
.sym 27726 rx_09_fifo.wr_addr_gray[3]
.sym 27738 rx_09_fifo.wr_addr_gray[5]
.sym 27746 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 27750 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 27754 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 27758 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 27762 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27766 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 27774 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 27779 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 27784 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 27785 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 27788 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 27789 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 27792 rx_09_fifo.wr_addr[3]
.sym 27793 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 27796 rx_09_fifo.wr_addr[4]
.sym 27797 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 27800 rx_09_fifo.wr_addr[5]
.sym 27801 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 27804 rx_09_fifo.wr_addr[6]
.sym 27805 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 27808 rx_09_fifo.wr_addr[7]
.sym 27809 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 27812 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27813 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 27814 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 27820 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 27821 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 27828 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 27829 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27832 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27833 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27834 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 27838 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 27839 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 27840 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 27841 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 27850 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 27866 w_lvds_rx_09_d1
.sym 27867 w_lvds_rx_09_d0
.sym 27868 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 27869 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 27878 rx_24_fifo.wr_addr_gray[5]
.sym 27886 rx_24_fifo.wr_addr_gray_rd[5]
.sym 27902 rx_24_fifo.wr_addr_gray_rd[4]
.sym 27906 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 27907 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 27908 rx_24_fifo.wr_addr_gray_rd_r[4]
.sym 27909 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 27914 rx_24_fifo.wr_addr_gray[3]
.sym 27920 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 27921 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27924 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27925 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27926 rx_24_fifo.wr_addr_gray[4]
.sym 27930 rx_24_fifo.wr_addr_gray_rd[2]
.sym 27934 rx_24_fifo.wr_addr_gray_rd[3]
.sym 27939 rx_24_fifo.wr_addr[0]
.sym 27944 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 27945 rx_24_fifo.wr_addr[0]
.sym 27948 rx_24_fifo.wr_addr[2]
.sym 27949 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 27952 rx_24_fifo.wr_addr[3]
.sym 27953 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 27956 rx_24_fifo.wr_addr[4]
.sym 27957 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 27960 rx_24_fifo.wr_addr[5]
.sym 27961 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 27964 rx_24_fifo.wr_addr[6]
.sym 27965 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 27968 rx_24_fifo.wr_addr[7]
.sym 27969 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 27976 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 27977 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 27978 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 27982 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 27986 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 27990 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 27997 rx_24_fifo.wr_addr[0]
.sym 27998 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28004 rx_24_fifo.wr_addr[0]
.sym 28005 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 28010 rx_24_fifo.wr_addr_gray[6]
.sym 28014 rx_24_fifo.wr_addr_gray_rd[6]
.sym 28018 rx_24_fifo.wr_addr_gray[2]
.sym 28022 rx_24_fifo.wr_addr_gray[1]
.sym 28026 rx_24_fifo.wr_addr_gray_rd[1]
.sym 28035 lvds_rx_24_inst.r_phase_count[0]
.sym 28039 lvds_rx_24_inst.r_phase_count[1]
.sym 28040 $PACKER_VCC_NET
.sym 28041 lvds_rx_24_inst.r_phase_count[0]
.sym 28042 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28044 $PACKER_VCC_NET
.sym 28045 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3[2]
.sym 28049 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 28054 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 28055 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28056 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 28057 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 28058 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 28059 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28060 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 28061 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[2]
.sym 28067 io_pmod[0]$SB_IO_OUT
.sym 28068 lvds_rx_24_inst.r_state_if[1]
.sym 28069 lvds_rx_24_inst.r_state_if[0]
.sym 28072 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 28073 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 28074 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 28075 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 28076 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28077 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 28080 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 28081 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28082 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 28083 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28084 w_lvds_rx_24_d1_SB_LUT4_I0_O[2]
.sym 28085 io_pmod[0]$SB_IO_OUT
.sym 28086 w_lvds_rx_24_d1
.sym 28087 w_lvds_rx_24_d0
.sym 28088 lvds_rx_24_inst.r_state_if[0]
.sym 28089 lvds_rx_24_inst.r_state_if[1]
.sym 28090 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28091 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 28092 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 28093 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28097 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 28104 lvds_rx_24_inst.r_state_if[1]
.sym 28105 lvds_rx_24_inst.r_state_if[0]
.sym 28106 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 28112 lvds_rx_24_inst.r_state_if[1]
.sym 28113 lvds_rx_24_inst.r_state_if[0]
.sym 28114 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28202 rx_09_fifo.wr_addr_gray_rd[4]
.sym 28210 rx_09_fifo.wr_addr_gray_rd[2]
.sym 28214 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 28215 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 28216 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 28217 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 28226 rx_09_fifo.wr_addr_gray[2]
.sym 28238 rx_09_fifo.wr_addr_gray[6]
.sym 28242 rx_09_fifo.wr_addr_gray[1]
.sym 28246 rx_09_fifo.wr_addr_gray[0]
.sym 28250 rx_09_fifo.wr_addr_gray[4]
.sym 28254 rx_09_fifo.wr_addr_gray_rd[3]
.sym 28258 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28262 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28266 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28272 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28273 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28274 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28281 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 28284 io_pmod[0]$SB_IO_OUT
.sym 28285 io_pmod[1]$SB_IO_OUT
.sym 28286 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 28291 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 28296 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 28300 rx_09_fifo.wr_addr[3]
.sym 28301 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 28304 rx_09_fifo.wr_addr[4]
.sym 28305 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 28308 rx_09_fifo.wr_addr[5]
.sym 28309 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 28312 rx_09_fifo.wr_addr[6]
.sym 28313 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 28316 rx_09_fifo.wr_addr[7]
.sym 28317 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 28318 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[6]
.sym 28319 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[4]
.sym 28320 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[5]
.sym 28321 io_pmod[1]$SB_IO_OUT
.sym 28324 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 28325 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 28326 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28327 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28328 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28329 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28330 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28331 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28332 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28333 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 28336 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 28337 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28338 io_pmod[1]$SB_IO_OUT
.sym 28339 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28340 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28341 w_rx_09_fifo_full
.sym 28342 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[2]
.sym 28343 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 28344 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 28345 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 28346 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 28347 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[3]
.sym 28348 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 28349 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 28356 io_pmod[0]$SB_IO_OUT
.sym 28357 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28363 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28364 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 28365 io_pmod[0]$SB_IO_OUT
.sym 28368 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28369 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28376 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 28377 io_pmod[5]$SB_IO_OUT
.sym 28396 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 28397 w_rx_09_fifo_data[0]
.sym 28400 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28401 w_lvds_rx_09_d0
.sym 28404 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28405 w_lvds_rx_09_d1
.sym 28408 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 28409 w_rx_09_fifo_data[1]
.sym 28418 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28422 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 28426 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 28430 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 28438 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 28444 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28445 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28447 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 28448 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 28449 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 28451 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 28456 rx_24_fifo.wr_addr[2]
.sym 28460 rx_24_fifo.wr_addr[3]
.sym 28461 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 28464 rx_24_fifo.wr_addr[4]
.sym 28465 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 28468 rx_24_fifo.wr_addr[5]
.sym 28469 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 28471 $PACKER_VCC_NET
.sym 28473 $nextpnr_ICESTORM_LC_4$I3
.sym 28476 rx_24_fifo.wr_addr[6]
.sym 28480 rx_24_fifo.wr_addr[7]
.sym 28481 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 28482 w_rx_24_fifo_push
.sym 28483 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28484 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28485 w_rx_24_fifo_full
.sym 28486 rx_24_fifo.wr_addr_gray_rd[7]
.sym 28490 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 28491 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[4]
.sym 28492 rx_24_fifo.wr_addr[6]
.sym 28493 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 28496 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 28497 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28498 rx_24_fifo.wr_addr[7]
.sym 28502 rx_24_fifo.wr_addr[0]
.sym 28503 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[2]
.sym 28504 rx_24_fifo.wr_addr[2]
.sym 28505 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 28508 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 28509 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 28520 io_pmod[0]$SB_IO_OUT
.sym 28521 w_rx_24_fifo_push
.sym 28522 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28526 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[6]
.sym 28527 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[1]
.sym 28528 w_rx_24_fifo_push
.sym 28529 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[3]
.sym 28530 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28531 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28532 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28533 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 28534 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28538 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28559 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 28560 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[1]
.sym 28561 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[2]
.sym 28590 rx_24_fifo.wr_addr_gray[0]
.sym 28595 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 28596 lvds_rx_24_inst.r_state_if[0]
.sym 28597 io_pmod[0]$SB_IO_OUT
.sym 28600 lvds_rx_24_inst.r_state_if[0]
.sym 28601 lvds_rx_24_inst.r_state_if[1]
.sym 28606 rx_24_fifo.wr_addr_gray_rd[0]
.sym 28616 w_rx_24_fifo_full
.sym 28617 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 28621 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 28625 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 28707 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 28708 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 28709 io_pmod[3]$SB_IO_OUT
.sym 28734 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 28735 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 28736 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 28737 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 28738 rx_09_fifo.wr_addr_gray_rd[6]
.sym 28742 i_sck$SB_IO_IN
.sym 28746 rx_09_fifo.wr_addr_gray_rd[7]
.sym 28750 spi_if_ins.spi.SCKr[0]
.sym 28754 rx_09_fifo.wr_addr_gray_rd[1]
.sym 28758 rx_09_fifo.wr_addr_gray_rd[0]
.sym 28766 spi_if_ins.spi.SCKr[1]
.sym 28778 spi_if_ins.spi.r_rx_byte[6]
.sym 28790 spi_if_ins.spi.r_rx_byte[3]
.sym 28798 spi_if_ins.spi.r_rx_byte[7]
.sym 28803 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 28807 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 28808 $PACKER_VCC_NET
.sym 28811 spi_if_ins.spi.r_tx_bit_count[2]
.sym 28812 $PACKER_VCC_NET
.sym 28813 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28814 spi_if_ins.spi.SCKr[2]
.sym 28815 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 28816 spi_if_ins.spi.r_tx_bit_count[2]
.sym 28817 spi_if_ins.spi.SCKr[1]
.sym 28821 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 28823 spi_if_ins.spi.SCKr[2]
.sym 28824 spi_if_ins.spi.SCKr[1]
.sym 28825 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 28829 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 28831 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 28832 $PACKER_VCC_NET
.sym 28833 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 28834 spi_if_ins.r_tx_byte[7]
.sym 28838 spi_if_ins.spi.r_tx_byte[3]
.sym 28839 spi_if_ins.spi.r_tx_byte[7]
.sym 28840 spi_if_ins.spi.r_tx_bit_count[2]
.sym 28841 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 28843 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 28844 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 28845 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 28846 spi_if_ins.r_tx_byte[4]
.sym 28850 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 28851 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 28852 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 28853 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28854 spi_if_ins.spi.r_tx_byte[2]
.sym 28855 spi_if_ins.spi.r_tx_byte[6]
.sym 28856 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 28857 spi_if_ins.spi.r_tx_bit_count[2]
.sym 28858 spi_if_ins.r_tx_byte[1]
.sym 28862 spi_if_ins.spi.r_tx_byte[1]
.sym 28863 spi_if_ins.spi.r_tx_byte[5]
.sym 28864 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 28865 spi_if_ins.spi.r_tx_bit_count[2]
.sym 28870 spi_if_ins.r_tx_byte[6]
.sym 28874 spi_if_ins.r_tx_byte[3]
.sym 28878 spi_if_ins.r_tx_byte[5]
.sym 28890 spi_if_ins.r_tx_byte[2]
.sym 28894 spi_if_ins.r_tx_byte[0]
.sym 28918 w_tx_data_sys
.sym 28919 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 28920 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 28921 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 28939 io_pmod[0]$SB_IO_OUT
.sym 28940 w_cs[2]
.sym 28941 w_fetch
.sym 28942 io_pmod[3]$SB_IO_OUT
.sym 28946 w_rx_09_fifo_full
.sym 28950 w_tx_data_smi[0]
.sym 28951 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 28952 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 28953 w_tx_data_io[0]
.sym 28965 w_cs[0]
.sym 28970 w_ioc[4]
.sym 28971 w_cs[0]
.sym 28972 w_fetch
.sym 28973 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 28978 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 28983 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 28984 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 28985 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[2]
.sym 28986 w_fetch
.sym 28987 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 28988 w_load
.sym 28989 w_cs[0]
.sym 28994 w_ioc[0]
.sym 28995 w_ioc[3]
.sym 28996 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 28997 w_ioc[2]
.sym 29014 $PACKER_VCC_NET
.sym 29018 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 29019 io_ctrl_ins.o_pmod[0]
.sym 29020 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 29021 io_ctrl_ins.debug_mode[0]
.sym 29046 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 29047 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 29048 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 29049 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 29055 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 29056 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 29057 w_rx_24_fifo_empty
.sym 29062 $PACKER_GND_NET
.sym 29085 sys_ctrl_ins.reset_cmd
.sym 29120 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29121 sys_ctrl_ins.reset_cmd
.sym 29123 sys_ctrl_ins.reset_count[0]
.sym 29128 sys_ctrl_ins.reset_count[1]
.sym 29130 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29132 sys_ctrl_ins.reset_count[2]
.sym 29133 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29134 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29136 sys_ctrl_ins.reset_count[3]
.sym 29137 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29138 sys_ctrl_ins.reset_count[3]
.sym 29139 sys_ctrl_ins.reset_count[2]
.sym 29140 sys_ctrl_ins.reset_count[1]
.sym 29141 sys_ctrl_ins.reset_count[0]
.sym 29142 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29144 sys_ctrl_ins.reset_count[1]
.sym 29145 sys_ctrl_ins.reset_count[0]
.sym 29153 sys_ctrl_ins.reset_count[0]
.sym 29218 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 29222 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 29234 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 29241 $PACKER_GND_NET
.sym 29246 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 29250 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 29258 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 29266 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 29278 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 29283 lvds_rx_09_inst.r_phase_count[0]
.sym 29287 lvds_rx_09_inst.r_phase_count[1]
.sym 29288 $PACKER_VCC_NET
.sym 29289 lvds_rx_09_inst.r_phase_count[0]
.sym 29290 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 29292 $PACKER_VCC_NET
.sym 29293 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 29294 i_mosi$SB_IO_IN
.sym 29298 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 29302 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 29306 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 29313 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 29314 spi_if_ins.spi.r_rx_byte[4]
.sym 29318 spi_if_ins.spi.r_rx_byte[5]
.sym 29330 spi_if_ins.spi.r_rx_byte[1]
.sym 29334 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29335 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 29336 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29337 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29338 spi_if_ins.spi.r_rx_byte[0]
.sym 29342 spi_if_ins.spi.r_rx_byte[2]
.sym 29353 spi_if_ins.r_tx_byte[7]
.sym 29354 r_tx_data[4]
.sym 29362 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29363 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29364 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 29365 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 29369 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 29370 r_tx_data[1]
.sym 29380 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29381 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29382 w_tx_data_smi[1]
.sym 29383 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 29384 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 29385 w_tx_data_io[1]
.sym 29404 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 29405 w_tx_data_io[4]
.sym 29408 spi_if_ins.w_rx_data[5]
.sym 29409 spi_if_ins.w_rx_data[6]
.sym 29410 w_cs[0]
.sym 29411 w_cs[1]
.sym 29412 w_cs[2]
.sym 29413 w_cs[3]
.sym 29416 spi_if_ins.w_rx_data[5]
.sym 29417 spi_if_ins.w_rx_data[6]
.sym 29418 w_cs[0]
.sym 29419 w_cs[2]
.sym 29420 w_cs[3]
.sym 29421 w_cs[1]
.sym 29424 spi_if_ins.w_rx_data[6]
.sym 29425 spi_if_ins.w_rx_data[5]
.sym 29426 w_cs[1]
.sym 29427 w_cs[2]
.sym 29428 w_cs[3]
.sym 29429 w_cs[0]
.sym 29430 w_cs[0]
.sym 29431 w_cs[1]
.sym 29432 w_cs[2]
.sym 29433 w_cs[3]
.sym 29436 spi_if_ins.w_rx_data[5]
.sym 29437 spi_if_ins.w_rx_data[6]
.sym 29438 w_cs[0]
.sym 29439 w_cs[1]
.sym 29440 w_cs[3]
.sym 29441 w_cs[2]
.sym 29446 spi_if_ins.w_rx_data[4]
.sym 29454 spi_if_ins.w_rx_data[2]
.sym 29458 spi_if_ins.w_rx_data[0]
.sym 29462 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 29466 spi_if_ins.w_rx_data[1]
.sym 29470 spi_if_ins.w_rx_data[3]
.sym 29474 w_ioc[4]
.sym 29475 w_ioc[1]
.sym 29476 w_ioc[0]
.sym 29477 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 29478 w_ioc[4]
.sym 29479 w_ioc[3]
.sym 29480 w_ioc[1]
.sym 29481 w_ioc[2]
.sym 29484 w_ioc[2]
.sym 29485 w_ioc[3]
.sym 29486 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 29487 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 29488 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 29489 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 29492 w_ioc[1]
.sym 29493 w_ioc[4]
.sym 29494 w_rx_24_fifo_full
.sym 29498 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 29499 io_ctrl_ins.o_pmod[3]
.sym 29500 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 29501 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 29502 w_rx_24_fifo_empty
.sym 29506 o_led1$SB_IO_OUT
.sym 29507 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 29508 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 29509 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 29510 io_ctrl_ins.pmod_dir_state[4]
.sym 29511 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29512 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 29513 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 29515 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 29516 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 29517 w_ioc[0]
.sym 29518 w_ioc[3]
.sym 29519 w_ioc[2]
.sym 29520 w_ioc[0]
.sym 29521 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 29524 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 29525 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 29526 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 29527 o_shdn_tx_lna$SB_IO_OUT
.sym 29528 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 29529 o_ldo_2v8_en$SB_IO_OUT
.sym 29530 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 29531 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29532 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 29533 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 29534 o_shdn_rx_lna$SB_IO_OUT
.sym 29535 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 29536 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29537 io_ctrl_ins.pmod_dir_state[1]
.sym 29538 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 29539 io_ctrl_ins.o_pmod[1]
.sym 29540 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 29541 io_ctrl_ins.debug_mode[1]
.sym 29542 w_rx_data[0]
.sym 29549 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 29550 w_rx_data[2]
.sym 29554 w_rx_data[1]
.sym 29570 w_rx_data[2]
.sym 29574 w_rx_data[1]
.sym 29581 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29613 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 29623 io_ctrl_ins.rf_pin_state[1]
.sym 29624 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 29625 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 29731 spi_if_ins.spi.r_rx_bit_count[0]
.sym 29736 spi_if_ins.spi.r_rx_bit_count[1]
.sym 29740 spi_if_ins.spi.r_rx_bit_count[2]
.sym 29741 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 29753 spi_if_ins.spi.r_rx_bit_count[0]
.sym 29756 spi_if_ins.spi.r_rx_bit_count[1]
.sym 29757 spi_if_ins.spi.r_rx_bit_count[0]
.sym 29766 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 29770 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 29775 spi_if_ins.spi.r_rx_bit_count[0]
.sym 29776 spi_if_ins.spi.r_rx_bit_count[2]
.sym 29777 spi_if_ins.spi.r_rx_bit_count[1]
.sym 29782 i_mosi$SB_IO_IN
.sym 29788 i_ss$SB_IO_IN
.sym 29789 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 29791 spi_if_ins.spi.r_rx_bit_count[0]
.sym 29792 spi_if_ins.spi.r_rx_bit_count[2]
.sym 29793 spi_if_ins.spi.r_rx_bit_count[1]
.sym 29796 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 29797 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 29798 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 29799 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 29800 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 29801 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 29805 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 29810 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 29811 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 29812 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 29813 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 29832 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 29833 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 29836 i_ss$SB_IO_IN
.sym 29837 spi_if_ins.r_tx_data_valid
.sym 29839 io_pmod[0]$SB_IO_OUT
.sym 29840 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29841 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29847 spi_if_ins.r_tx_byte[7]
.sym 29848 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 29849 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 29855 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 29856 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29857 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29863 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29864 w_rx_09_fifo_full
.sym 29865 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29871 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 29872 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29873 io_pmod[0]$SB_IO_OUT
.sym 29894 r_tx_data[7]
.sym 29898 r_tx_data[6]
.sym 29906 r_tx_data[5]
.sym 29910 r_tx_data[0]
.sym 29914 r_tx_data[3]
.sym 29918 r_tx_data[2]
.sym 29928 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 29929 w_tx_data_io[6]
.sym 29931 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 29932 w_tx_data_io[7]
.sym 29933 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 29935 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 29936 w_tx_data_smi[2]
.sym 29937 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 29946 w_tx_data_smi[3]
.sym 29947 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 29948 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 29949 w_tx_data_io[3]
.sym 29951 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 29952 w_tx_data_io[5]
.sym 29953 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 29954 spi_if_ins.w_rx_data[5]
.sym 29958 spi_if_ins.w_rx_data[2]
.sym 29962 spi_if_ins.w_rx_data[1]
.sym 29966 spi_if_ins.w_rx_data[0]
.sym 29972 io_pmod[0]$SB_IO_OUT
.sym 29973 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 29975 w_tx_data_io[2]
.sym 29976 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 29977 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 29978 spi_if_ins.w_rx_data[4]
.sym 29982 spi_if_ins.w_rx_data[3]
.sym 29986 i_config[0]$SB_IO_IN
.sym 29987 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 29988 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 29989 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 29997 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 29998 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 29999 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30000 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[2]
.sym 30001 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[3]
.sym 30004 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30005 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[1]
.sym 30008 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30009 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 30010 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 30011 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 30012 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[1]
.sym 30013 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 30018 w_rx_data[3]
.sym 30022 o_tr_vc2$SB_IO_OUT
.sym 30023 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30024 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30025 io_ctrl_ins.pmod_dir_state[3]
.sym 30026 w_rx_data[7]
.sym 30030 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 30031 io_ctrl_ins.o_pmod[4]
.sym 30032 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30033 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30038 w_rx_data[5]
.sym 30042 w_ioc[0]
.sym 30043 w_ioc[4]
.sym 30044 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 30045 w_ioc[1]
.sym 30046 w_rx_data[4]
.sym 30058 o_tr_vc1_b$SB_IO_OUT
.sym 30059 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30060 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 30061 i_config[1]$SB_IO_IN
.sym 30062 w_rx_data[6]
.sym 30067 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30068 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 30069 io_pmod[0]$SB_IO_OUT
.sym 30070 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30071 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30072 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 30073 o_led0$SB_IO_OUT
.sym 30082 w_rx_data[6]
.sym 30086 w_rx_data[7]
.sym 30094 w_rx_data[0]
.sym 30100 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 30101 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30106 w_rx_data[2]
.sym 30110 w_rx_data[5]
.sym 30114 w_rx_data[3]
.sym 30120 io_ctrl_ins.debug_mode[0]
.sym 30121 io_ctrl_ins.debug_mode[1]
.sym 30125 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30130 w_rx_data[4]
.sym 30134 w_rx_data[1]
.sym 30142 io_ctrl_ins.debug_mode[0]
.sym 30143 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30144 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30145 io_ctrl_ins.debug_mode[1]
.sym 30150 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30151 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30152 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30153 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30158 io_ctrl_ins.rf_pin_state[3]
.sym 30159 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30160 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30161 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30242 spi_if_ins.spi.r2_rx_done
.sym 30260 spi_if_ins.spi.r3_rx_done
.sym 30261 spi_if_ins.spi.r2_rx_done
.sym 30262 spi_if_ins.spi.r_rx_done
.sym 30294 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 30350 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30371 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 30372 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 30373 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 30376 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 30377 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30385 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 30386 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 30391 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30392 spi_if_ins.state_if[0]
.sym 30393 spi_if_ins.state_if[1]
.sym 30404 spi_if_ins.state_if[0]
.sym 30405 spi_if_ins.state_if[1]
.sym 30406 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30411 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30412 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30413 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 30415 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30416 spi_if_ins.state_if[1]
.sym 30417 spi_if_ins.state_if[0]
.sym 30422 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30423 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 30424 spi_if_ins.state_if[0]
.sym 30425 spi_if_ins.state_if[1]
.sym 30426 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 30427 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30428 spi_if_ins.state_if[0]
.sym 30429 spi_if_ins.state_if[1]
.sym 30445 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 30450 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30459 w_fetch
.sym 30460 w_cs[1]
.sym 30461 w_load
.sym 30475 io_pmod[0]$SB_IO_OUT
.sym 30476 w_cs[1]
.sym 30477 w_fetch
.sym 30486 spi_if_ins.w_rx_data[6]
.sym 30498 w_rx_data[0]
.sym 30503 w_ioc[0]
.sym 30504 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[1]
.sym 30505 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[2]
.sym 30514 w_rx_data[2]
.sym 30518 w_rx_data[5]
.sym 30534 w_rx_data[3]
.sym 30538 w_rx_data[4]
.sym 30542 w_rx_data[7]
.sym 30546 w_rx_data[1]
.sym 30550 w_rx_data[6]
.sym 30554 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30555 io_ctrl_ins.pmod_dir_state[5]
.sym 30556 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 30557 io_ctrl_ins.o_pmod[5]
.sym 30558 o_rx_h_tx_l$SB_IO_OUT
.sym 30559 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30560 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 30561 io_ctrl_ins.o_pmod[7]
.sym 30563 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 30564 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 30565 io_pmod[0]$SB_IO_OUT
.sym 30578 w_rx_data[1]
.sym 30582 o_rx_h_tx_l_b$SB_IO_OUT
.sym 30583 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30584 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 30585 i_config[3]$SB_IO_IN
.sym 30586 o_tr_vc1$SB_IO_OUT
.sym 30587 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30588 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 30589 i_config[2]$SB_IO_IN
.sym 30590 w_rx_data[2]
.sym 30594 w_rx_data[3]
.sym 30605 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30610 w_rx_data[4]
.sym 30618 w_rx_data[0]
.sym 30626 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30627 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 30628 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30629 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30631 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30632 io_ctrl_ins.rf_pin_state[6]
.sym 30633 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 30635 io_ctrl_ins.rf_pin_state[7]
.sym 30636 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30637 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 30638 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30639 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30640 io_ctrl_ins.rf_pin_state[4]
.sym 30641 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30644 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 30645 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30646 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30647 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30648 io_ctrl_ins.rf_pin_state[5]
.sym 30649 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30654 io_ctrl_ins.rf_pin_state[0]
.sym 30655 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30656 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30657 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30757 r_counter[0]
.sym 30850 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30885 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 30898 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30899 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 30900 spi_if_ins.state_if[0]
.sym 30901 spi_if_ins.state_if[1]
.sym 30902 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 30919 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 30920 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 30921 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 30923 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30924 spi_if_ins.state_if[0]
.sym 30925 spi_if_ins.state_if[1]
.sym 30934 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30935 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30936 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30937 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 30942 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 30943 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30944 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 30945 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 30952 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30953 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31028 w_rx_24_fifo_empty
.sym 31029 io_pmod[3]$SB_IO_OUT
.sym 31044 i_button_SB_LUT4_I3_O[0]
.sym 31045 i_button_SB_LUT4_I3_O[1]
.sym 31052 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 31053 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 31066 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 31067 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 31068 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 31069 i_button$SB_IO_IN
.sym 31072 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 31073 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 31090 w_rx_data[0]
.sym 31094 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 31095 io_ctrl_ins.pmod_dir_state[6]
.sym 31096 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 31097 io_ctrl_ins.o_pmod[6]
.sym 31437 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 31801 i_ss$SB_IO_IN
