// Seed: 2027192099
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output tri id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri1 id_5,
    output wor id_6,
    input uwire id_7,
    output supply0 id_8,
    output tri1 id_9,
    input tri id_10,
    input uwire id_11
);
  wire id_13;
  module_0(
      id_13, id_13, id_13, id_13
  );
endmodule
