{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1473642467531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1473642467531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 12 09:07:47 2016 " "Processing started: Mon Sep 12 09:07:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1473642467531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1473642467531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_vga -c sdram_ov7670_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_vga -c sdram_ov7670_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1473642467531 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1 1473642467843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_ov5640_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_ov5640_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ov5640_vga " "Found entity 1: sdram_ov5640_vga" {  } { { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/sdram_ov5640_vga.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_i2c_ov7670/reg_config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov7670/reg_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_config " "Found entity 1: reg_config" {  } { { "../src/cmos_i2c_ov7670/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/cmos_i2c_ov7670/reg_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467906 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 power_on_delay.v(25) " "Verilog HDL Expression warning at power_on_delay.v(25): truncated literal to match 18 bits" {  } { { "../src/cmos_i2c_ov7670/power_on_delay.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/cmos_i2c_ov7670/power_on_delay.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1473642467921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_i2c_ov7670/power_on_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov7670/power_on_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_on_delay " "Found entity 1: power_on_delay" {  } { { "../src/cmos_i2c_ov7670/power_on_delay.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/cmos_i2c_ov7670/power_on_delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_i2c_ov7670/i2c_com.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov7670/i2c_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_com " "Found entity 1: i2c_com" {  } { { "../src/cmos_i2c_ov7670/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/cmos_i2c_ov7670/i2c_com.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/system_ctrl.v 2 2 " "Found 2 design units, including 2 entities, in source file src/system_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl " "Found entity 1: system_ctrl" {  } { { "../src/system_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/system_ctrl.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467921 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_delay " "Found entity 2: system_delay" {  } { { "../src/system_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/system_ctrl.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key_down_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/key_down_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_down_scan " "Found entity 1: key_down_scan" {  } { { "../src/key_down_scan.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/key_down_scan.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alpha_control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alpha_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alpha_control " "Found entity 1: alpha_control" {  } { { "../src/alpha_control.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/alpha_control.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg7_lut " "Found entity 1: Seg7_lut" {  } { { "../src/seg7_lut.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/seg7_lut.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_vga_top " "Found entity 1: sdram_vga_top" {  } { { "../src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/sdram_vga_ip/sdram_vga_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ctrl " "Found entity 1: dcfifo_ctrl" {  } { { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/sdram_vga_ip/sdram_ip/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdbank_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdbank_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdbank_switch " "Found entity 1: sdbank_switch" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_2fifo_top " "Found entity 1: sdram_2fifo_top" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_cmd.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/sdram_vga_ip/sdram_ip/sdram_cmd.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_top.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/sdram_vga_ip/sdram_ip/sdram_top.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_wr_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_data " "Found entity 1: sdram_wr_data" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/sdram_vga_ip/sdram_ip/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/vip_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file core/vip_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 vip_rom " "Found entity 1: vip_rom" {  } { { "../core/vip_rom.v" "" { Text "E:/Project/AN5642/verilog/AX301/core/vip_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/osd_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file core/osd_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_rom " "Found entity 1: osd_rom" {  } { { "../core/osd_rom.v" "" { Text "E:/Project/AN5642/verilog/AX301/core/osd_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/lcd_ip/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_display.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/sdram_vga_ip/lcd_ip/lcd_display.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/lcd_ip/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_driver.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/sdram_vga_ip/lcd_ip/lcd_driver.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/lcd_ip/lcd_para.v 0 0 " "Found 0 design units, including 0 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/lcd_ip/lcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_top " "Found entity 1: lcd_top" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_top.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/sdram_vga_ip/lcd_ip/lcd_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_i2c_ov7670/cmos_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov7670/cmos_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture " "Found entity 1: CMOS_Capture" {  } { { "../src/cmos_i2c_ov7670/CMOS_Capture.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/cmos_i2c_ov7670/CMOS_Capture.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467968 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ROYAL ../src/sdram_vga_ip/lcd_ip/lcd_display.v 38 data_generate.v(40) " "Verilog HDL macro warning at data_generate.v(40): overriding existing definition for macro \"ROYAL\", which was defined in \"../src/sdram_vga_ip/lcd_ip/lcd_display.v\", line 38" {  } { { "../src/data_generate.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/data_generate.v" 40 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1 1473642467968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_generate " "Found entity 1: data_generate" {  } { { "../src/data_generate.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/data_generate.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642467968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642467968 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/cmos_i2c_ip/CMOS_Capture.v " "Can't analyze file -- file ../src/cmos_i2c_ip/CMOS_Capture.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1473642467984 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/cmos_i2c_ip/I2C_AV_Config.v " "Can't analyze file -- file ../src/cmos_i2c_ip/I2C_AV_Config.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1473642467984 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/cmos_i2c_ip/I2C_Controller.v " "Can't analyze file -- file ../src/cmos_i2c_ip/I2C_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1473642467984 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/dcfifo_ctrl.v " "Can't analyze file -- file ../src/sdram_ip/dcfifo_ctrl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1473642467984 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/rdfifo.v " "Can't analyze file -- file ../src/sdram_ip/rdfifo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1473642467984 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_2fifo_top.v " "Can't analyze file -- file ../src/sdram_ip/sdram_2fifo_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1473642467984 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_cmd.v " "Can't analyze file -- file ../src/sdram_ip/sdram_cmd.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1473642467999 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_ctrl.v " "Can't analyze file -- file ../src/sdram_ip/sdram_ctrl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1473642467999 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_para.v " "Can't analyze file -- file ../src/sdram_ip/sdram_para.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1473642467999 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_top.v " "Can't analyze file -- file ../src/sdram_ip/sdram_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1473642467999 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_wr_data.v " "Can't analyze file -- file ../src/sdram_ip/sdram_wr_data.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1473642467999 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/wrfifo.v " "Can't analyze file -- file ../src/sdram_ip/wrfifo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1473642467999 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdbank_switch.v " "Can't analyze file -- file ../src/sdram_ip/sdbank_switch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1473642468015 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/lcd_ip/lcd_driver.v " "Can't analyze file -- file ../src/lcd_ip/lcd_driver.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1473642468015 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/lcd_ip/lcd_top.v " "Can't analyze file -- file ../src/lcd_ip/lcd_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1473642468015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_64-SYN " "Found design unit 1: pll_64-SYN" {  } { { "pll_64.vhd" "" { Text "E:/Project/AN5642/verilog/AX301/pll_64.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473642468327 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_64 " "Found entity 1: pll_64" {  } { { "pll_64.vhd" "" { Text "E:/Project/AN5642/verilog/AX301/pll_64.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473642468327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473642468327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n sdram_ov5640_vga.v(46) " "Verilog HDL Implicit Net warning at sdram_ov5640_vga.v(46): created implicit net for \"rst_n\"" {  } { { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/sdram_ov5640_vga.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1473642468327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Config_Done sdram_ov5640_vga.v(85) " "Verilog HDL Implicit Net warning at sdram_ov5640_vga.v(85): created implicit net for \"Config_Done\"" {  } { { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/sdram_ov5640_vga.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1473642468327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack reg_config.v(30) " "Verilog HDL Implicit Net warning at reg_config.v(30): created implicit net for \"ack\"" {  } { { "../src/cmos_i2c_ov7670/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/cmos_i2c_ov7670/reg_config.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1473642468327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tr_end reg_config.v(33) " "Verilog HDL Implicit Net warning at reg_config.v(33): created implicit net for \"tr_end\"" {  } { { "../src/cmos_i2c_ov7670/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX301/src/cmos_i2c_ov7670/reg_config.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1473642468327 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "sdram_ov7670_vga " "Top-level design entity \"sdram_ov7670_vga\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "" 0 -1 1473642468374 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1473642468483 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 12 09:07:48 2016 " "Processing ended: Mon Sep 12 09:07:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1473642468483 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1473642468483 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1473642468483 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1473642468483 ""}
