/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [12:0] _04_;
  wire [2:0] _05_;
  reg [5:0] _06_;
  wire [6:0] _07_;
  wire [5:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [17:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [9:0] celloutsig_0_35z;
  wire [6:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_43z;
  wire [5:0] celloutsig_0_44z;
  wire [5:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_59z;
  wire [12:0] celloutsig_0_5z;
  wire [16:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_98z;
  wire celloutsig_0_99z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~((celloutsig_0_19z[0] | celloutsig_0_9z[1]) & (celloutsig_0_25z | celloutsig_0_14z));
  assign celloutsig_0_8z = ~((celloutsig_0_6z[12] | celloutsig_0_1z[2]) & (celloutsig_0_6z[9] | celloutsig_0_5z[4]));
  assign celloutsig_1_0z = ~((in_data[169] | in_data[96]) & (in_data[184] | in_data[132]));
  assign celloutsig_1_7z = ~((celloutsig_1_6z[6] | in_data[114]) & (celloutsig_1_3z[0] | celloutsig_1_1z[0]));
  assign celloutsig_0_18z = ~((celloutsig_0_2z[1] | _00_) & (celloutsig_0_2z[2] | celloutsig_0_8z));
  assign celloutsig_0_24z = ~((celloutsig_0_21z | celloutsig_0_10z[9]) & (celloutsig_0_19z[1] | celloutsig_0_2z[0]));
  assign celloutsig_0_99z = celloutsig_0_59z[2] | ~(celloutsig_0_44z[3]);
  assign celloutsig_0_98z = celloutsig_0_16z[0] ^ celloutsig_0_38z;
  assign celloutsig_0_27z = celloutsig_0_24z ^ celloutsig_0_1z[1];
  assign celloutsig_0_23z = ~(_00_ ^ _03_);
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_1z, _00_, _04_[5:3], celloutsig_0_1z } + { celloutsig_0_4z[5:1], _00_, _04_[5:3], _00_, _04_[5:3] };
  reg [2:0] _19_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 3'h0;
    else _19_ <= celloutsig_0_1z;
  assign { _02_, _05_[1], _01_ } = _19_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 6'h00;
    else _06_ <= celloutsig_1_3z;
  reg [6:0] _21_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 7'h00;
    else _21_ <= celloutsig_0_6z[14:8];
  assign { _07_[6], _03_, _07_[4:0] } = _21_;
  reg [3:0] _22_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 4'h0;
    else _22_ <= celloutsig_0_0z[5:2];
  assign { _00_, _04_[5:3] } = _22_;
  assign celloutsig_1_9z = { celloutsig_1_3z[1:0], _06_, celloutsig_1_7z } & in_data[166:158];
  assign celloutsig_0_37z = { celloutsig_0_13z[2], celloutsig_0_1z, celloutsig_0_26z } / { 1'h1, celloutsig_0_5z[4:0], celloutsig_0_18z };
  assign celloutsig_0_1z = celloutsig_0_0z[5:3] / { 1'h1, in_data[57:56] };
  assign celloutsig_0_44z = { celloutsig_0_29z[1:0], celloutsig_0_43z, celloutsig_0_24z } / { 1'h1, in_data[43:40], celloutsig_0_33z };
  assign celloutsig_0_12z = { celloutsig_0_10z[2:0], _00_, _04_[5:3], celloutsig_0_8z, _02_, _05_[1], _01_ } / { 1'h1, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_12z[7], celloutsig_0_2z } >= in_data[40:37];
  assign celloutsig_0_28z = { in_data[50:43], _02_, _05_[1], _01_, celloutsig_0_27z } >= { celloutsig_0_19z[8:4], celloutsig_0_16z };
  assign celloutsig_1_2z = celloutsig_1_1z && in_data[164:156];
  assign celloutsig_1_19z = celloutsig_1_8z && celloutsig_1_18z[6:3];
  assign celloutsig_0_14z = ! { celloutsig_0_5z[2:1], _02_, _05_[1], _01_ };
  assign celloutsig_0_9z = { celloutsig_0_6z[9:4], celloutsig_0_8z } % { 1'h1, celloutsig_0_6z[13:8] };
  assign celloutsig_0_10z = { celloutsig_0_9z[6:1], _00_, _04_[5:3] } % { 1'h1, in_data[93:88], _02_, _05_[1], _01_ };
  assign celloutsig_0_2z = in_data[80:78] % { 1'h1, celloutsig_0_1z[1:0] };
  assign celloutsig_0_19z = { in_data[24:13], celloutsig_0_4z } % { 1'h1, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_26z = { _02_, _05_[1], _01_ } % { 1'h1, celloutsig_0_9z[1:0] };
  assign celloutsig_0_43z = celloutsig_0_28z ? celloutsig_0_1z : { _07_[6], _03_, _07_[4] };
  assign celloutsig_0_6z = celloutsig_0_2z[1] ? { celloutsig_0_1z[0], celloutsig_0_5z, celloutsig_0_1z } : { in_data[51:45], _00_, _04_[5:3], celloutsig_0_4z };
  assign celloutsig_1_3z = celloutsig_1_0z ? celloutsig_1_1z[7:2] : { in_data[125:122], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_22z = celloutsig_0_2z[0] ? { celloutsig_0_5z[4], _00_, _04_[5:3], celloutsig_0_4z } : in_data[34:24];
  assign celloutsig_0_0z = ~ in_data[86:81];
  assign celloutsig_0_29z = ~ celloutsig_0_12z[7:4];
  assign celloutsig_0_35z = ~ { celloutsig_0_22z[3], _07_[6], _03_, _07_[4:0], celloutsig_0_14z, celloutsig_0_20z };
  assign celloutsig_0_4z = ~ celloutsig_0_0z;
  assign celloutsig_1_18z = ~ celloutsig_1_9z;
  assign celloutsig_0_13z = ~ { celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_25z = | { celloutsig_0_22z[4:2], celloutsig_0_0z, celloutsig_0_23z };
  assign celloutsig_0_20z = ^ { _02_, _05_[1], _01_ };
  assign celloutsig_0_16z = { celloutsig_0_9z[4], celloutsig_0_4z } >> celloutsig_0_5z[6:0];
  assign celloutsig_1_6z = { in_data[108:105], _06_ } <<< { _06_[2:0], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_3z[5:2] <<< _06_[4:1];
  assign celloutsig_0_59z = celloutsig_0_35z[7:3] - celloutsig_0_19z[11:7];
  assign celloutsig_1_1z = in_data[150:142] - { in_data[127:121], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_38z = ~((celloutsig_0_22z[8] & celloutsig_0_9z[1]) | (celloutsig_0_37z[0] & celloutsig_0_4z[1]));
  assign { _04_[12:6], _04_[2:0] } = { celloutsig_0_1z, celloutsig_0_1z, _00_, celloutsig_0_1z };
  assign { _05_[2], _05_[0] } = { _02_, _01_ };
  assign _07_[5] = _03_;
  assign { out_data[136:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z, celloutsig_0_99z };
endmodule
