
;; Function void __tcf_2() (__tcf_2, funcdef_no=6108, decl_uid=80894, symbol_order=3645)

starting the processing of deferred insns
ending the processing of deferred insns


void __tcf_2()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r6={1d,4u} r7={1d,7u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u} r17={2d,1u} r18={1d} r19={1d} r20={1d,4u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r83={1d,2u} 
;;    total ref usage 106{85d,21u,0e} in 5{4 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 83
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 2 7 2 (set (reg/f:SI 83 [ D.83037 ])
        (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(int * *)&num]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 83 [ D.83037 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 14)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2165 (nil)))
 -> 14)
;;  succ:       3 [78.3%]  (FALLTHRU)
;;              4 [21.6%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83

;; basic block 3, loop depth 0, count 0, freq 7835, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [78.3%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; live  gen 	
;; live  kill	
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 3 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 83 [ D.83037 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 83 [ D.83037 ])
        (nil)))
(call_insn 11 10 14 3 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              2 [21.6%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 14 11 15 4 1 "" [1 uses])
(note 15 14 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int printf(const char*, ...) (_ZL6printfPKcz, funcdef_no=417, decl_uid=944, symbol_order=134)

starting the processing of deferred insns
ending the processing of deferred insns


int printf(const char*, ...)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r6={1d,2u} r7={1d,7u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u,1e} r17={2d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r83={1d,1u} r86={1d,1u} r87={1d,1u} 
;;    total ref usage 109{88d,20u,1e} in 8{7 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 83 86 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 83 86 87
;; live  kill	 17 [flags]
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 86 [ __format ])
        (mem/f/c:SI (reg/f:SI 16 argp) [6 __format+0 S4 A32])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:297 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 16 argp) [6 __format+0 S4 A32])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 8 2 (parallel [
            (set (reg/f:SI 87)
                (plus:SI (reg/f:SI 16 argp)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:299 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 8 6 9 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 87)) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 87)
        (nil)))
(insn 9 8 10 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v/f:SI 86 [ __format ])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 86 [ __format ])
        (nil)))
(call_insn 10 9 11 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("__mingw_vprintf") [flags 0x43]  <function_decl 02668200 __mingw_vprintf>) [0 __mingw_vprintf S1 A8])
            (const_int 8 [0x8]))) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 11 10 16 2 (set (reg/v:SI 83 [ __retval ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 16 11 17 2 (set (reg/i:SI 0 ax)
        (reg/v:SI 83 [ __retval ])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:303 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 83 [ __retval ])
        (nil)))
(insn 17 16 0 2 (use (reg/i:SI 0 ax)) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:303 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void __tcf_0() (__tcf_0, funcdef_no=6103, decl_uid=80872, symbol_order=3640)

starting the processing of deferred insns
ending the processing of deferred insns


void __tcf_0()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={3d,1u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} 
;;    total ref usage 93{84d,9u,0e} in 2{1 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 2 [cx]
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 035d1180 __ioinit>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 90 {*movsi_internal}
     (nil))
(call_insn/j 6 5 0 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8ios_base4InitD1Ev") [flags 0x43]  <function_decl 032bbc80 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 644 {*sibcall}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function long long unsigned int qpow(long long unsigned int, long long unsigned int) (_Z4qpowyy, funcdef_no=5705, decl_uid=72664, symbol_order=3171)

*****starting processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 4, 5, 6, 9
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 8 (  0.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 6 (  0.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 7 (  0.7)


starting region dump


long long unsigned int qpow(long long unsigned int, long long unsigned int)

Dataflow summary:
def_info->table_size = 28, use_info->table_size = 74
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 17[flags]
;;  ref usage 	r0={2d,2u} r1={2d,2u} r2={1d} r6={1d,9u} r7={1d,9u} r16={1d,10u} r17={16d,3u} r20={1d,9u} r21={1d} r22={1d} r23={1d} r29={1d} r30={1d} r31={1d} r83={4d,6u} r86={3d,9u} r87={2d,6u} r88={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r101={1d,1u} 
;;    total ref usage 125{50d,75u,0e} in 27{27 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;;  reg->defs[] map:	17[0,13] 83[14,15] 86[16,17] 87[18,18] 91[19,19] 92[20,20] 93[21,21] 94[22,22] 95[23,23] 97[24,24] 98[25,25] 99[26,26] 101[27,27] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(6){ }u15(7){ }u16(16){ }u17(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 101
;; live  in  	 83 86 87
;; live  gen 	 17 [flags] 101
;; live  kill	 17 [flags]
;; rd  in  	(3) 83[15],86[17],87[18]
;; rd  gen 	(2) 17[1],101[27]
;; rd  kill	(15) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13],101[27]
;;  UD chains for artificial uses at top

(code_label 37 5 13 4 16 "" [0 uses])
(note 13 37 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 14
;;      reg 87 { d18(bb 6 insn 36) }
(insn 14 13 17 4 (parallel [
            (set (reg:SI 101 [ D.83044 ])
                (and:SI (subreg:SI (reg/v:DI 87 [ b ]) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 370 {*andsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 17
;;      reg 101 { d27(bb 4 insn 14) }
(insn 17 14 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 101 [ D.83044 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:27 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 101 [ D.83044 ])
        (nil)))
;;   UD chains for insn luid 2 uid 18
;;      reg 17 { d1(bb 4 insn 17) }
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 27)
            (pc))) D:\LHX\7.5 contest\t1.cpp:27 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 27)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 83 86 87
;; rd  out 	(3) 83[15],86[17],87[18]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(6){ }u23(7){ }u24(16){ }u25(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86
;; lr  def 	 17 [flags] 83 91 92 93 94
;; live  in  	 83 86 87
;; live  gen 	 83 91 92 93 94
;; live  kill	 17 [flags]
;; rd  in  	(5) 17[1],83[15],86[17],87[18],101[27]
;; rd  gen 	(5) 83[15],91[19],92[20],93[21],94[22]
;; rd  kill	(18) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13],91[19],92[20],93[21],94[22]
;;  UD chains for artificial uses at top

(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 20
;;      reg 83 { d15(bb 5 insn 25) }
;;      reg 86 { d17(bb 6 insn 34) }
(insn 20 19 21 5 (parallel [
            (set (reg:SI 91)
                (mult:SI (subreg:SI (reg/v:DI 83 [ re ]) 4)
                    (subreg:SI (reg/v:DI 86 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 21
;;      reg 83 { d15(bb 5 insn 25) }
;;      reg 86 { d17(bb 6 insn 34) }
(insn 21 20 22 5 (parallel [
            (set (reg:SI 92)
                (mult:SI (subreg:SI (reg/v:DI 86 [ a ]) 4)
                    (subreg:SI (reg/v:DI 83 [ re ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 22
;;      reg 91 { d19(bb 5 insn 20) }
;;      reg 92 { d20(bb 5 insn 21) }
(insn 22 21 23 5 (parallel [
            (set (reg:SI 93)
                (plus:SI (reg:SI 91)
                    (reg:SI 92)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 92)
        (expr_list:REG_DEAD (reg:SI 91)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 3 uid 23
;;      reg 83 { d15(bb 5 insn 25) }
;;      reg 86 { d17(bb 6 insn 34) }
(insn 23 22 24 5 (parallel [
            (set (reg/v:DI 83 [ re ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 83 [ re ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 86 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 24
;;      reg 83 { d14(bb 5 insn 23) }
;;      reg 93 { d21(bb 5 insn 22) }
(insn 24 23 25 5 (parallel [
            (set (reg:SI 94)
                (plus:SI (reg:SI 93)
                    (subreg:SI (reg/v:DI 83 [ re ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 93)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 25
;;      reg 83 read/write { d14(bb 5 insn 23) }
;;      reg 94 { d22(bb 5 insn 24) }
(insn 25 24 27 5 (set (subreg:SI (reg/v:DI 83 [ re ]) 4)
        (reg:SI 94)) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 94)
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 83 86 87
;; rd  out 	(3) 83[15],86[17],87[18]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 87
;; lr  def 	 17 [flags] 86 87 95 97 98 99
;; live  in  	 83 86 87
;; live  gen 	 17 [flags] 86 87 95 97 98 99
;; live  kill	 17 [flags]
;; rd  in  	(5) 17[1],83[15],86[17],87[18],101[27]
;; rd  gen 	(7) 17[13],86[17],87[18],95[23],97[24],98[25],99[26]
;; rd  kill	(19) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13],87[18],95[23],97[24],98[25],99[26]
;;  UD chains for artificial uses at top

(code_label 27 25 28 6 15 "" [1 uses])
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 29
;;      reg 86 { d17(bb 6 insn 34) }
;;      reg 86 { d17(bb 6 insn 34) }
(insn 29 28 31 6 (parallel [
            (set (reg:SI 95)
                (mult:SI (subreg:SI (reg/v:DI 86 [ a ]) 4)
                    (subreg:SI (reg/v:DI 86 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 31
;;      reg 95 { d23(bb 6 insn 29) }
(insn 31 29 32 6 (parallel [
            (set (reg:SI 97)
                (ashift:SI (reg:SI 95)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 496 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 95)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 32
;;      reg 86 { d17(bb 6 insn 34) }
;;      reg 86 { d17(bb 6 insn 34) }
(insn 32 31 33 6 (parallel [
            (set (reg/v:DI 86 [ a ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 86 [ a ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 86 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 3 uid 33
;;      reg 86 { d16(bb 6 insn 32) }
;;      reg 97 { d24(bb 6 insn 31) }
(insn 33 32 34 6 (parallel [
            (set (reg:SI 98)
                (plus:SI (reg:SI 97)
                    (subreg:SI (reg/v:DI 86 [ a ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 97)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 34
;;      reg 86 read/write { d16(bb 6 insn 32) }
;;      reg 98 { d25(bb 6 insn 33) }
(insn 34 33 36 6 (set (subreg:SI (reg/v:DI 86 [ a ]) 4)
        (reg:SI 98)) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 98)
        (nil)))
;;   UD chains for insn luid 5 uid 36
;;      reg 87 { d18(bb 6 insn 36) }
(insn 36 34 38 6 (parallel [
            (set (reg/v:DI 87 [ b ])
                (lshiftrt:DI (reg/v:DI 87 [ b ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 516 {*lshrdi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 6 uid 38
;;      reg 87 { d18(bb 6 insn 36) }
;;      reg 87 { d18(bb 6 insn 36) }
(insn 38 36 39 6 (parallel [
            (set (reg:SI 99)
                (ior:SI (subreg:SI (reg/v:DI 87 [ b ]) 4)
                    (subreg:SI (reg/v:DI 87 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 388 {*iorsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 7 uid 39
;;      reg 99 { d26(bb 6 insn 38) }
(insn 39 38 40 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 99)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 99)
        (nil)))
;;   UD chains for insn luid 8 uid 40
;;      reg 17 { d13(bb 6 insn 39) }
(jump_insn 40 39 63 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 63)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 63)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 83 86 87
;; rd  out 	(3) 83[15],86[17],87[18]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 83 86 87
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 83[15],86[17],87[18]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 63 40 62 9 20 "" [1 uses])
(note 62 63 54 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 83 86 87
;; rd  out 	(3) 83[15],86[17],87[18]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns


long long unsigned int qpow(long long unsigned int, long long unsigned int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 17[flags]
;;  ref usage 	r0={2d,2u} r1={2d,2u} r2={1d} r6={1d,9u} r7={1d,9u} r16={1d,10u} r17={16d,3u} r20={1d,9u} r21={1d} r22={1d} r23={1d} r29={1d} r30={1d} r31={1d} r83={4d,6u} r86={3d,9u} r87={2d,6u} r88={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r101={1d,1u} 
;;    total ref usage 125{50d,75u,0e} in 27{27 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 86 87 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 86 87 88
;; live  kill	 17 [flags]
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v:DI 86 [ a ])
        (mem/c:DI (reg/f:SI 16 argp) [34 a+0 S8 A32])) D:\LHX\7.5 contest\t1.cpp:24 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (reg/v:DI 87 [ b ])
        (mem/c:DI (plus:SI (reg/f:SI 16 argp)
                (const_int 8 [0x8])) [34 b+0 S8 A32])) D:\LHX\7.5 contest\t1.cpp:24 89 {*movdi_internal}
     (nil))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 4 10 2 (parallel [
            (set (reg:SI 88)
                (ior:SI (subreg:SI (reg/v:DI 87 [ b ]) 4)
                    (subreg:SI (reg/v:DI 87 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 388 {*iorsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 88)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 88)
        (nil)))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 54)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 54)
;;  succ:       3 [91.0%]  (FALLTHRU)
;;              7 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 87

;; basic block 3, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ }u11(7){ }u12(16){ }u13(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 87
;; live  gen 	 83
;; live  kill	
(note 12 11 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 12 37 3 (set (reg/v:DI 83 [ re ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:26 89 {*movdi_internal}
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87

;; basic block 4, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              9 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(6){ }u15(7){ }u16(16){ }u17(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 101
;; live  in  	 83 86 87
;; live  gen 	 17 [flags] 101
;; live  kill	 17 [flags]
(code_label 37 5 13 4 16 "" [0 uses])
(note 13 37 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 17 4 (parallel [
            (set (reg:SI 101 [ D.83044 ])
                (and:SI (subreg:SI (reg/v:DI 87 [ b ]) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 370 {*andsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 17 14 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 101 [ D.83044 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:27 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 101 [ D.83044 ])
        (nil)))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 27)
            (pc))) D:\LHX\7.5 contest\t1.cpp:27 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 27)
;;  succ:       5 [50.0%]  (FALLTHRU)
;;              6 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 83 86 87

;; basic block 5, loop depth 1, count 0, freq 4550, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(6){ }u23(7){ }u24(16){ }u25(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86
;; lr  def 	 17 [flags] 83 91 92 93 94
;; live  in  	 83 86 87
;; live  gen 	 83 91 92 93 94
;; live  kill	 17 [flags]
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (parallel [
            (set (reg:SI 91)
                (mult:SI (subreg:SI (reg/v:DI 83 [ re ]) 4)
                    (subreg:SI (reg/v:DI 86 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 21 20 22 5 (parallel [
            (set (reg:SI 92)
                (mult:SI (subreg:SI (reg/v:DI 86 [ a ]) 4)
                    (subreg:SI (reg/v:DI 83 [ re ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 22 21 23 5 (parallel [
            (set (reg:SI 93)
                (plus:SI (reg:SI 91)
                    (reg:SI 92)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 92)
        (expr_list:REG_DEAD (reg:SI 91)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 23 22 24 5 (parallel [
            (set (reg/v:DI 83 [ re ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 83 [ re ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 86 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 24 23 25 5 (parallel [
            (set (reg:SI 94)
                (plus:SI (reg:SI 93)
                    (subreg:SI (reg/v:DI 83 [ re ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 93)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 25 24 27 5 (set (subreg:SI (reg/v:DI 83 [ re ]) 4)
        (reg:SI 94)) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 94)
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 83 86 87

;; basic block 6, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 5, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 87
;; lr  def 	 17 [flags] 86 87 95 97 98 99
;; live  in  	 83 86 87
;; live  gen 	 17 [flags] 86 87 95 97 98 99
;; live  kill	 17 [flags]
(code_label 27 25 28 6 15 "" [1 uses])
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 31 6 (parallel [
            (set (reg:SI 95)
                (mult:SI (subreg:SI (reg/v:DI 86 [ a ]) 4)
                    (subreg:SI (reg/v:DI 86 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 31 29 32 6 (parallel [
            (set (reg:SI 97)
                (ashift:SI (reg:SI 95)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 496 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 95)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 32 31 33 6 (parallel [
            (set (reg/v:DI 86 [ a ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 86 [ a ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 86 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 33 32 34 6 (parallel [
            (set (reg:SI 98)
                (plus:SI (reg:SI 97)
                    (subreg:SI (reg/v:DI 86 [ a ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 97)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 34 33 36 6 (set (subreg:SI (reg/v:DI 86 [ a ]) 4)
        (reg:SI 98)) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 98)
        (nil)))
(insn 36 34 38 6 (parallel [
            (set (reg/v:DI 87 [ b ])
                (lshiftrt:DI (reg/v:DI 87 [ b ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 516 {*lshrdi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 38 36 39 6 (parallel [
            (set (reg:SI 99)
                (ior:SI (subreg:SI (reg/v:DI 87 [ b ]) 4)
                    (subreg:SI (reg/v:DI 87 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 388 {*iorsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 39 38 40 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 99)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 99)
        (nil)))
(jump_insn 40 39 63 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 63)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 63)
;;  succ:       9 [91.0%]  (DFS_BACK)
;;              8 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 83 86 87

;; basic block 9, loop depth 1, count 0, freq 8281, maybe hot
;;  prev block 6, next block 7, flags: (NEW, RTL, MODIFIED)
;;  pred:       6 [91.0%]  (DFS_BACK)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 83 86 87
;; live  gen 	
;; live  kill	
(code_label 63 40 62 9 20 "" [1 uses])
(note 62 63 54 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 83 86 87

;; basic block 7, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 9, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u57(6){ }u58(7){ }u59(16){ }u60(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 83
;; live  kill	
(code_label 54 62 53 7 17 "" [1 uses])
(note 53 54 6 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 6 53 41 7 (set (reg/v:DI 83 [ re ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:25 89 {*movdi_internal}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83

;; basic block 8, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 7, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU)
;;              6 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u61(6){ }u62(7){ }u63(16){ }u64(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	
(code_label 41 6 42 8 14 "" [0 uses])
(note 42 41 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 47 42 48 8 (set (reg/i:DI 0 ax)
        (reg/v:DI 83 [ re ])) D:\LHX\7.5 contest\t1.cpp:31 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 83 [ re ])
        (nil)))
(insn 48 47 0 8 (use (reg/i:DI 0 ax)) D:\LHX\7.5 contest\t1.cpp:31 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void std::vector<_Tp, _Alloc>::_M_emplace_back_aux(_Args&& ...) [with _Args = {const int&}; _Tp = int; _Alloc = std::allocator<int>] (_ZNSt6vectorIiSaIiEE19_M_emplace_back_auxIIRKiEEEvDpOT_, funcdef_no=5879, decl_uid=75856, symbol_order=3371)

*****starting processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 15, 16, 17, 22
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 31 count 6 ( 0.26)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 31 count 6 ( 0.26)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 31 count 7 (  0.3)


starting region dump


void std::vector<_Tp, _Alloc>::_M_emplace_back_aux(_Args&& ...) [with _Args = {const int&}; _Tp = int; _Alloc = std::allocator<int>]

Dataflow summary:
def_info->table_size = 7, use_info->table_size = 160
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d,1u} r1={3d} r2={3d,1u} r6={1d,22u} r7={1d,28u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,22u,1e} r17={28d,9u} r18={2d} r19={2d} r20={1d,22u} r21={3d} r22={3d} r23={3d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={3d} r30={3d} r31={3d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r85={1d,1u} r87={1d,2u} r91={2d,6u} r92={2d,3u} r93={2d,7u} r94={1d,1u} r95={1d,1u} r97={2d,3u} r98={2d,5u} r104={4d,2u} r105={1d,3u} r109={3d,1u} r111={2d,2u,1e} r115={1d,7u} r116={1d,1u} r117={1d,4u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 374{212d,160u,2e} in 60{58 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3
;;  reg->defs[] map:	17[0,3] 92[4,4] 95[5,5] 97[6,6] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u95(6){ }u96(7){ }u97(16){ }u98(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97
;; lr  def 	 17 [flags] 95
;; live  in  	 92 97
;; live  gen 	 17 [flags] 95
;; live  kill	
;; rd  in  	(2) 92[4],97[6]
;; rd  gen 	(2) 17[0],95[5]
;; rd  kill	(5) 17[0,1,2,3],95[5]
;;  UD chains for artificial uses at top

(code_label 64 10 54 15 29 "" [0 uses])
(note 54 64 55 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 55
;;      reg 92 { d4(bb 17 insn 63) }
(insn 55 54 56 15 (set (reg:SI 95 [ D.83069 ])
        (mem:SI (reg:SI 92 [ ivtmp.296 ]) [21 MEM[base: _3, offset: 0]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 56
;;      reg 97 { d6(bb 17 insn 62) }
(insn 56 55 57 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 97 [ __new_finish ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 2 uid 57
;;      reg 17 { d0(bb 15 insn 56) }
(jump_insn 57 56 58 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 60)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 60)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 95 97 98
;; live  out 	 92 95 97
;; rd  out 	(3) 92[4],95[5],97[6]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u102(6){ }u103(7){ }u104(16){ }u105(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 95 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97
;; lr  def 	
;; live  in  	 92 95 97
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 17[0],92[4],95[5],97[6]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 58 57 59 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 59
;;      reg 95 { d5(bb 15 insn 55) }
;;      reg 97 { d6(bb 17 insn 62) }
(insn 59 58 60 16 (set (mem:SI (reg/v/f:SI 97 [ __new_finish ]) [21 MEM[base: __new_finish_57, offset: 0B]+0 S4 A32])
        (reg:SI 95 [ D.83069 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 95 [ D.83069 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97 98
;; live  out 	 92 97
;; rd  out 	(2) 92[4],97[6]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u108(6){ }u109(7){ }u110(16){ }u111(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97 98
;; lr  def 	 17 [flags] 92 97
;; live  in  	 92 97
;; live  gen 	 17 [flags] 92 97
;; live  kill	 17 [flags]
;; rd  in  	(4) 17[0],92[4],95[5],97[6]
;; rd  gen 	(3) 17[3],92[4],97[6]
;; rd  kill	(6) 17[0,1,2,3],92[4],97[6]
;;  UD chains for artificial uses at top

(code_label 60 59 61 17 28 "" [1 uses])
(note 61 60 62 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 62
;;      reg 97 { d6(bb 17 insn 62) }
(insn 62 61 63 17 (parallel [
            (set (reg/v/f:SI 97 [ __new_finish ])
                (plus:SI (reg/v/f:SI 97 [ __new_finish ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 63
;;      reg 92 { d4(bb 17 insn 63) }
(insn 63 62 65 17 (parallel [
            (set (reg:SI 92 [ ivtmp.296 ])
                (plus:SI (reg:SI 92 [ ivtmp.296 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 65
;;      reg 92 { d4(bb 17 insn 63) }
;;      reg 98 { }
(insn 65 63 66 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 98 [ D.83068 ])
            (reg:SI 92 [ ivtmp.296 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 3 uid 66
;;      reg 17 { d3(bb 17 insn 65) }
(jump_insn 66 65 121 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 121)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 121)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97 98
;; live  out 	 92 97
;; rd  out 	(2) 92[4],97[6]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 92 97
;; live  gen 	
;; live  kill	
;; rd  in  	(2) 92[4],97[6]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 121 66 120 22 41 "" [1 uses])
(note 120 121 67 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97 98
;; live  out 	 92 97
;; rd  out 	(2) 92[4],97[6]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns


void std::vector<_Tp, _Alloc>::_M_emplace_back_aux(_Args&& ...) [with _Args = {const int&}; _Tp = int; _Alloc = std::allocator<int>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d,1u} r1={3d} r2={3d,1u} r6={1d,22u} r7={1d,28u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,22u,1e} r17={28d,9u} r18={2d} r19={2d} r20={1d,22u} r21={3d} r22={3d} r23={3d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={3d} r30={3d} r31={3d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r85={1d,1u} r87={1d,2u} r91={2d,6u} r92={2d,3u} r93={2d,7u} r94={1d,1u} r95={1d,1u} r97={2d,3u} r98={2d,5u} r104={4d,2u} r105={1d,3u} r109={3d,1u} r111={2d,2u,1e} r115={1d,7u} r116={1d,1u} r117={1d,4u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 374{212d,160u,2e} in 60{58 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 93 98 111 115 116 117
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 93 98 111 115 116 117
;; live  kill	 17 [flags]
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/f:SI 115 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:407 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 116 [ __args#0 ])
        (mem/f/c:SI (reg/f:SI 16 argp) [6 __args#0+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:407 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 16 argp) [6 __args#0+0 S4 A32])
        (nil)))
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 4 14 2 (set (reg/f:SI 93 [ D.83068 ])
        (mem/f:SI (reg/f:SI 115 [ this ]) [6 MEM[(int * *)this_2(D)]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 98 [ D.83068 ])
        (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 4 [0x4])) [6 MEM[(int * *)this_2(D) + 4B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (parallel [
            (set (reg:SI 111 [ D.83069 ])
                (minus:SI (reg/f:SI 98 [ D.83068 ])
                    (reg/f:SI 93 [ D.83068 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 16 15 18 2 (parallel [
            (set (reg:SI 117 [ D.83069 ])
                (ashiftrt:SI (reg:SI 111 [ D.83069 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (div:SI (reg:SI 111 [ D.83069 ])
                (const_int 4 [0x4]))
            (nil))))
(insn 18 16 19 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 117 [ D.83069 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 95)
;;  succ:       6 [50.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 111 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 111 115 116 117

;; basic block 3, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 111 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
;; lr  def 	 17 [flags] 105
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 111 115 116 117
;; live  gen 	 17 [flags] 105
;; live  kill	 17 [flags]
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 3 (parallel [
            (set (reg/v:SI 105 [ __len ])
                (ashift:SI (reg:SI 117 [ D.83069 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1427 496 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 22 21 23 3 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 117 [ D.83069 ])
            (reg/v:SI 105 [ __len ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 7 {*cmpsi_1}
     (nil))
(jump_insn 23 22 24 3 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 99)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 99)
;;  succ:       7 [100.0%] 
;;              4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; live  gen 	 17 [flags]
;; live  kill	
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 4 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 105 [ __len ])
            (const_int 1073741823 [0x3fffffff]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 7 {*cmpsi_1}
     (nil))
(jump_insn 26 25 27 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 103)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 103)
;;  succ:       8 [100.0%] 
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(6){ }u31(7){ }u32(16){ }u33(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 117
;; lr  def 	 17 [flags] 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 105 111 115 116 117
;; live  gen 	 17 [flags] 104
;; live  kill	 17 [flags]
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 5 (parallel [
            (set (reg:SI 104 [ D.83065 ])
                (ashift:SI (reg:SI 117 [ D.83069 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 496 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 117 [ D.83069 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 29 28 30 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 105 [ __len ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/v:SI 105 [ __len ])
        (nil)))
(jump_insn 30 29 95 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 107)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 107)
;;  succ:       9 (FALLTHRU)
;;              10 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 104 111 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 104 111 115 116

;; basic block 6, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(6){ }u38(7){ }u39(16){ }u40(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; live  gen 	 104
;; live  kill	
(code_label 95 30 94 6 31 "" [1 uses])
(note 94 95 7 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 7 94 99 6 (set (reg:SI 104 [ D.83065 ])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 90 {*movsi_internal}
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116

;; basic block 7, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(6){ }u42(7){ }u43(16){ }u44(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; live  gen 	 104
;; live  kill	
(code_label 99 7 98 7 32 "" [1 uses])
(note 98 99 6 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 6 98 103 7 (set (reg:SI 104 [ D.83065 ])
        (const_int -4 [0xfffffffffffffffc])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 90 {*movsi_internal}
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; live  gen 	 104
;; live  kill	
(code_label 103 6 102 8 33 "" [1 uses])
(note 102 103 5 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 5 102 31 8 (set (reg:SI 104 [ D.83065 ])
        (const_int -4 [0xfffffffffffffffc])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 90 {*movsi_internal}
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116

;; basic block 9, loop depth 0, count 0, freq 261, maybe hot
;; Invalid sum of incoming frequencies 900, should be 261
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              5 (FALLTHRU)
;;              6 [100.0%]  (FALLTHRU)
;;              7 [100.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 91 93 98 109 111
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 115 116
;; live  gen 	 0 [ax] 91 93 98 109 111
;; live  kill	 17 [flags]
(code_label 31 5 32 9 24 "" [0 uses])
(note 32 31 33 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 9 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 104 [ D.83065 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(call_insn 34 33 35 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 35 34 36 9 (set (reg/v/f:SI 91 [ __new_finish ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 36 35 37 9 (set (reg/f:SI 93 [ D.83068 ])
        (mem/f:SI (reg/f:SI 115 [ this ]) [6 MEM[(int * *)this_2(D)]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 37 36 38 9 (set (reg/f:SI 98 [ D.83068 ])
        (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 4 [0x4])) [6 MEM[(int * *)this_2(D) + 4B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 38 37 39 9 (parallel [
            (set (reg:SI 111 [ D.83069 ])
                (minus:SI (reg/f:SI 98 [ D.83068 ])
                    (reg/f:SI 93 [ D.83068 ])))
            (clobber (reg:CC 17 flags))
        ]) 263 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 39 38 107 9 (parallel [
            (set (reg/f:SI 109 [ D.83071 ])
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 111 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 111 115 116

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u63(6){ }u64(7){ }u65(16){ }u66(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 104 111 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 91 109
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98 104 111 115 116
;; live  gen 	 91 109
;; live  kill	
(code_label 107 39 106 10 34 "" [1 uses])
(note 106 107 8 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 8 106 9 10 (set (reg/f:SI 109 [ D.83071 ])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 90 {*movsi_internal}
     (nil))
(insn 9 8 40 10 (set (reg/v/f:SI 91 [ __new_finish ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 90 {*movsi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 111 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 111 115 116

;; basic block 11, loop depth 0, count 0, freq 900, maybe hot
;; Invalid sum of incoming frequencies 261, should be 900
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [100.0%]  (FALLTHRU)
;;              9 [100.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u67(6){ }u68(7){ }u69(16){ }u70(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 111 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 111 116
;; lr  def 	 17 [flags] 87 94
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 111 115 116
;; live  gen 	 17 [flags] 87 94
;; live  kill	 17 [flags]
(code_label 40 9 41 11 25 "" [0 uses])
(note 41 40 42 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 11 (parallel [
            (set (reg/f:SI 87 [ D.83066 ])
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (reg:SI 111 [ D.83069 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:417 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 111 [ D.83069 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 43 42 44 11 (set (reg:SI 94 [ D.83069 ])
        (mem:SI (reg/v/f:SI 116 [ __args#0 ]) [21 *__args#0_5(D)+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ __args#0 ])
        (nil)))
(insn 44 43 45 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 87 [ D.83066 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 45 44 46 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 48)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 48)
;;  succ:       12 [85.0%]  (FALLTHRU)
;;              13 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 91 93 94 98 104 109 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 91 93 94 98 104 109 115

;; basic block 12, loop depth 0, count 0, freq 765, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [85.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u76(6){ }u77(7){ }u78(16){ }u79(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 91 93 94 98 104 109 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 91 93 94 98 104 109 115
;; live  gen 	
;; live  kill	
(note 46 45 47 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 12 (set (mem:SI (reg/f:SI 87 [ D.83066 ]) [21 *_9+0 S4 A32])
        (reg:SI 94 [ D.83069 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 94 [ D.83069 ])
        (expr_list:REG_DEAD (reg/f:SI 87 [ D.83066 ])
            (nil))))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 115

;; basic block 13, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [15.0%] 
;;              12 [100.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u82(6){ }u83(7){ }u84(16){ }u85(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 98
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 115
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 48 47 49 13 26 "" [1 uses])
(note 49 48 50 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 93 [ D.83068 ])
            (reg/f:SI 98 [ D.83068 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 7 {*cmpsi_1}
     (nil))
(jump_insn 51 50 52 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 76)
;;  succ:       14 [91.0%]  (FALLTHRU)
;;              19 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 109 115

;; basic block 14, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [91.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u89(6){ }u90(7){ }u91(16){ }u92(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93
;; lr  def 	 92 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 115
;; live  gen 	 92 97
;; live  kill	
(note 52 51 53 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 10 14 (set (reg:SI 92 [ ivtmp.296 ])
        (reg/f:SI 93 [ D.83068 ])) 90 {*movsi_internal}
     (nil))
(insn 10 53 64 14 (set (reg/v/f:SI 97 [ __new_finish ])
        (reg/v/f:SI 91 [ __new_finish ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 90 {*movsi_internal}
     (nil))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 93 97 98 104 115

;; basic block 15, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [100.0%]  (FALLTHRU)
;;              22 [100.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u95(6){ }u96(7){ }u97(16){ }u98(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97
;; lr  def 	 17 [flags] 95
;; live  in  	 92 97
;; live  gen 	 17 [flags] 95
;; live  kill	
(code_label 64 10 54 15 29 "" [0 uses])
(note 54 64 55 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 15 (set (reg:SI 95 [ D.83069 ])
        (mem:SI (reg:SI 92 [ ivtmp.296 ]) [21 MEM[base: _3, offset: 0]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 90 {*movsi_internal}
     (nil))
(insn 56 55 57 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 97 [ __new_finish ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 57 56 58 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 60)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 60)
;;  succ:       16 [85.0%]  (FALLTHRU)
;;              17 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 95 97 98
;; live  out 	 92 95 97

;; basic block 16, loop depth 1, count 0, freq 7735, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [85.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u102(6){ }u103(7){ }u104(16){ }u105(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 95 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97
;; lr  def 	
;; live  in  	 92 95 97
;; live  gen 	
;; live  kill	
(note 58 57 59 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 16 (set (mem:SI (reg/v/f:SI 97 [ __new_finish ]) [21 MEM[base: __new_finish_57, offset: 0B]+0 S4 A32])
        (reg:SI 95 [ D.83069 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 95 [ D.83069 ])
        (nil)))
;;  succ:       17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97 98
;; live  out 	 92 97

;; basic block 17, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 16, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [15.0%] 
;;              16 [100.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u108(6){ }u109(7){ }u110(16){ }u111(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97 98
;; lr  def 	 17 [flags] 92 97
;; live  in  	 92 97
;; live  gen 	 17 [flags] 92 97
;; live  kill	 17 [flags]
(code_label 60 59 61 17 28 "" [1 uses])
(note 61 60 62 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 62 61 63 17 (parallel [
            (set (reg/v/f:SI 97 [ __new_finish ])
                (plus:SI (reg/v/f:SI 97 [ __new_finish ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 63 62 65 17 (parallel [
            (set (reg:SI 92 [ ivtmp.296 ])
                (plus:SI (reg:SI 92 [ ivtmp.296 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 65 63 66 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 98 [ D.83068 ])
            (reg:SI 92 [ ivtmp.296 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 7 {*cmpsi_1}
     (nil))
(jump_insn 66 65 121 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 121)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 121)
;;  succ:       22 [91.0%]  (DFS_BACK)
;;              18 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97 98
;; live  out 	 92 97

;; basic block 22, loop depth 1, count 0, freq 8281, maybe hot
;;  prev block 17, next block 18, flags: (NEW, RTL, MODIFIED)
;;  pred:       17 [91.0%]  (DFS_BACK)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 92 97
;; live  gen 	
;; live  kill	
(code_label 121 66 120 22 41 "" [1 uses])
(note 120 121 67 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 97 98
;; live  out 	 92 97

;; basic block 18, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 22, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u117(6){ }u118(7){ }u119(16){ }u120(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98
;; lr  def 	 17 [flags] 85 109 118 119 120 121 122
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 98 104 115
;; live  gen 	 85 109 118 119 120 121 122
;; live  kill	 17 [flags]
(note 67 120 68 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 18 (parallel [
            (set (reg/f:SI 118 [ D.83066 ])
                (plus:SI (reg/f:SI 93 [ D.83068 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 69 68 70 18 (parallel [
            (set (reg:SI 119 [ D.83067 ])
                (minus:SI (reg/f:SI 98 [ D.83068 ])
                    (reg/f:SI 118 [ D.83066 ])))
            (clobber (reg:CC 17 flags))
        ]) 263 {*subsi_1}
     (expr_list:REG_DEAD (reg/f:SI 118 [ D.83066 ])
        (expr_list:REG_DEAD (reg/f:SI 98 [ D.83068 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 70 69 71 18 (parallel [
            (set (reg:SI 120 [ D.83067 ])
                (lshiftrt:SI (reg:SI 119 [ D.83067 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 529 {*lshrsi3_1}
     (expr_list:REG_DEAD (reg:SI 119 [ D.83067 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 71 70 72 18 (parallel [
            (set (reg:SI 121 [ D.83064 ])
                (plus:SI (reg:SI 120 [ D.83067 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 120 [ D.83067 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 72 71 74 18 (parallel [
            (set (reg:SI 85 [ D.83064 ])
                (ashift:SI (reg:SI 121 [ D.83064 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 496 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 121 [ D.83064 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 74 72 75 18 (parallel [
            (set (reg:SI 122 [ D.83064 ])
                (plus:SI (reg:SI 85 [ D.83064 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 85 [ D.83064 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 75 74 76 18 (parallel [
            (set (reg/f:SI 109 [ D.83071 ])
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (reg:SI 122 [ D.83064 ])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 122 [ D.83064 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115

;; basic block 19, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [100.0%]  (FALLTHRU)
;;              13 [9.0%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u131(6){ }u132(7){ }u133(16){ }u134(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 76 75 77 19 27 "" [1 uses])
(note 77 76 78 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 79 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 93 [ D.83068 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 79 78 80 19 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 83)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2165 (nil)))
 -> 83)
;;  succ:       20 [78.3%]  (FALLTHRU)
;;              21 [21.6%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115

;; basic block 20, loop depth 0, count 0, freq 705, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [78.3%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u137(6){ }u138(7){ }u139(16){ }u140(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 104 109 115
;; live  gen 	
;; live  kill	
(note 80 79 81 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 81 80 82 20 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 93 [ D.83068 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 93 [ D.83068 ])
        (nil)))
(call_insn 82 81 83 20 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104 109 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104 109 115

;; basic block 21, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 20, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [100.0%]  (FALLTHRU)
;;              19 [21.6%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u145(6){ }u146(7){ }u147(16){ }u148(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104 109 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104 109 115
;; lr  def 	 17 [flags] 123
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104 109 115
;; live  gen 	 123
;; live  kill	 17 [flags]
(code_label 83 82 84 21 30 "" [1 uses])
(note 84 83 85 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 21 (set (mem/f:SI (reg/f:SI 115 [ this ]) [6 this_2(D)->D.72607._M_impl._M_start+0 S4 A32])
        (reg/v/f:SI 91 [ __new_finish ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:441 90 {*movsi_internal}
     (nil))
(insn 86 85 87 21 (set (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 4 [0x4])) [6 this_2(D)->D.72607._M_impl._M_finish+0 S4 A32])
        (reg/f:SI 109 [ D.83071 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:442 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 109 [ D.83071 ])
        (nil)))
(insn 87 86 88 21 (parallel [
            (set (reg:SI 123)
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (reg:SI 104 [ D.83065 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:443 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 104 [ D.83065 ])
        (expr_list:REG_DEAD (reg/v/f:SI 91 [ __new_finish ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 88 87 0 21 (set (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 8 [0x8])) [6 this_2(D)->D.72607._M_impl._M_end_of_storage+0 S4 A32])
        (reg:SI 123)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:443 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg/f:SI 115 [ this ])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void std::vector<_Tp, _Alloc>::push_back(const value_type&) [with _Tp = int; _Alloc = std::allocator<int>; std::vector<_Tp, _Alloc>::value_type = int] (_ZNSt6vectorIiSaIiEE9push_backERKi, funcdef_no=5790, decl_uid=72197, symbol_order=3279)

starting the processing of deferred insns
ending the processing of deferred insns


void std::vector<_Tp, _Alloc>::push_back(const value_type&) [with _Tp = int; _Alloc = std::allocator<int>; std::vector<_Tp, _Alloc>::value_type = int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={3d,2u} r6={1d,7u} r7={2d,10u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,9u} r17={4d,2u} r18={1d} r19={1d} r20={1d,7u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r83={1d,4u} r86={1d,1u} r87={1d,4u} r88={1d,2u} r89={1d,1u} 
;;    total ref usage 142{93d,49u,0e} in 14{13 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 83 87 88
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 83 87 88
;; live  kill	
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:SI 87 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:913 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 88 [ __x ])
        (mem/f/c:SI (reg/f:SI 16 argp) [6 __x+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:913 90 {*movsi_internal}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:SI 83 [ D.83074 ])
        (mem/f:SI (plus:SI (reg/f:SI 87 [ this ])
                (const_int 4 [0x4])) [6 this_3(D)->D.72607._M_impl._M_finish+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 90 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 83 [ D.83074 ])
            (mem/f:SI (plus:SI (reg/f:SI 87 [ this ])
                    (const_int 8 [0x8])) [6 this_3(D)->D.72607._M_impl._M_end_of_storage+0 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 7 {*cmpsi_1}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 672 (nil)))
 -> 22)
;;  succ:       3 [93.3%]  (FALLTHRU)
;;              6 [6.7%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87 88

;; basic block 3, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [93.3%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ }u11(7){ }u12(16){ }u13(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 88
;; lr  def 	 17 [flags] 86
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87 88
;; live  gen 	 17 [flags] 86
;; live  kill	
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg:SI 86 [ D.83075 ])
        (mem:SI (reg/v/f:SI 88 [ __x ]) [21 MEM[(const int &)__x_6(D)]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 88 [ __x ])
        (nil)))
(insn 12 11 13 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 83 [ D.83074 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 13 12 14 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 16)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 16)
;;  succ:       4 [89.9%]  (FALLTHRU)
;;              5 [10.1%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87

;; basic block 4, loop depth 0, count 0, freq 8382, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [89.9%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(6){ }u18(7){ }u19(16){ }u20(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 87
;; live  gen 	
;; live  kill	
(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 4 (set (mem:SI (reg/f:SI 83 [ D.83074 ]) [21 *_4+0 S4 A32])
        (reg:SI 86 [ D.83075 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 86 [ D.83075 ])
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87

;; basic block 5, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [10.1%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87
;; lr  def 	 17 [flags] 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 87
;; live  gen 	 89
;; live  kill	 17 [flags]
(code_label 16 15 17 5 49 "" [1 uses])
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 5 (parallel [
            (set (reg/f:SI 89)
                (plus:SI (reg/f:SI 83 [ D.83074 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:919 220 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 83 [ D.83074 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 19 18 22 5 (set (mem/f:SI (plus:SI (reg/f:SI 87 [ this ])
                (const_int 4 [0x4])) [6 this_3(D)->D.72607._M_impl._M_finish+0 S4 A32])
        (reg/f:SI 89)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:919 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 89)
        (expr_list:REG_DEAD (reg/f:SI 87 [ this ])
            (nil))))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 672, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [6.7%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(6){ }u31(7){ }u32(16){ }u33(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; live  gen 	 2 [cx] 7 [sp]
;; live  kill	
(code_label 22 19 23 6 48 "" [1 uses])
(note 23 22 24 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 6 (set (mem:SI (reg/f:SI 16 argp) [0  S4 A32])
        (reg/v/f:SI 88 [ __x ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 88 [ __x ])
        (nil)))
(insn 25 24 26 6 (set (reg:SI 2 cx)
        (reg/f:SI 87 [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 87 [ this ])
        (nil)))
(call_insn/j 26 25 32 6 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE19_M_emplace_back_auxIIRKiEEEvDpOT_") [flags 0x3]  <function_decl 07016d00 _M_emplace_back_aux>) [0 _M_emplace_back_aux S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 647 {*sibcall_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 16 argp) [0  S4 A32]))
            (nil))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 6, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(6){ }u43(7){ }u44(16){ }u45(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(note 32 26 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const long long unsigned int, int> >*] (_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E, funcdef_no=5921, decl_uid=70302, symbol_order=3414)

*****starting processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 5, 6
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 2 ( 0.29)
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 2 ( 0.29)
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 3 ( 0.43)


starting region dump


void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const long long unsigned int, int> >*]

Dataflow summary:
def_info->table_size = 148, use_info->table_size = 44
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d} r1={3d} r2={4d,2u} r6={1d,6u} r7={3d,16u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,6u,1e} r17={5d,2u} r18={2d} r19={2d} r20={1d,6u} r21={3d} r22={3d} r23={3d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={3d} r30={3d} r31={3d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r84={1d,1u} r85={1d,1u} r86={2d,5u} r87={1d,1u} 
;;    total ref usage 211{164d,46u,1e} in 15{13 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,6] 7[7,8] 8[9,10] 9[11,12] 10[13,14] 11[15,16] 12[17,18] 13[19,20] 14[21,22] 15[23,24] 17[25,28] 18[29,30] 19[31,32] 21[33,34] 22[35,36] 23[37,38] 24[39,40] 25[41,42] 26[43,44] 27[45,46] 28[47,48] 29[49,50] 30[51,52] 31[53,54] 32[55,56] 33[57,58] 34[59,60] 35[61,62] 36[63,64] 37[65,66] 38[67,68] 39[69,70] 40[71,72] 41[73,74] 42[75,76] 43[77,78] 44[79,80] 45[81,82] 46[83,84] 47[85,86] 48[87,88] 49[89,90] 50[91,92] 51[93,94] 52[95,96] 53[97,98] 54[99,100] 55[101,102] 56[103,104] 57[105,106] 58[107,108] 59[109,110] 60[111,112] 61[113,114] 62[115,116] 63[117,118] 64[119,120] 65[121,122] 66[123,124] 67[125,126] 68[127,128] 69[129,130] 70[131,132] 71[133,134] 72[135,136] 73[137,138] 74[139,140] 75[141,142] 76[143,144] 84[145,145] 86[146,146] 87[147,147] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ d8(bb 5 insn 19) }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 84 86 87
;; live  in  	 7 [sp] 86
;; live  gen 	 2 [cx] 7 [sp] 17 [flags] 84 86 87
;; live  kill	 17 [flags]
;; rd  in  	(2) 7[8],86[146]
;; rd  gen 	(5) 7[8],17[28],84[145],86[146],87[147]
;; rd  kill	(9) 7[7,8],17[25,26,27,28],84[145],86[146],87[147]
;;  UD chains for artificial uses at top

(code_label 38 14 37 5 60 "" [0 uses])
(note 37 38 15 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 15
;;      reg 86 { d146(bb 5 insn 23) }
(insn 15 37 16 5 (set (reg/f:SI 87 [ MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 86 [ __x ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 16
;;      reg 7 { d8(bb 5 insn 19) }
;;      reg 87 { d147(bb 5 insn 15) }
(insn 16 15 17 5 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 87 [ MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B] ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 87 [ MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B] ])
        (nil)))
;;   UD chains for insn luid 2 uid 17
;;      reg 85 { }
(insn 17 16 18 5 (set (reg:SI 2 cx)
        (reg/f:SI 85 [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 18
;;      reg 7 { d8(bb 5 insn 19) }
;;      reg 7 { d8(bb 5 insn 19) }
;;      reg 2 { d4(bb 5 insn 17) }
;;      reg 7 { d8(bb 5 insn 19) }
;;      reg 7 { d8(bb 5 insn 19) }
(call_insn 18 17 19 5 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
;;   UD chains for insn luid 4 uid 19
;;      reg 7 { d7(bb 5 insn 18) }
;;      reg 7 { d7(bb 5 insn 18) }
(insn 19 18 20 5 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
;;   UD chains for insn luid 5 uid 20
;;      reg 86 { d146(bb 5 insn 23) }
(insn 20 19 21 5 (set (reg/v/f:SI 84 [ __x ])
        (mem/f:SI (plus:SI (reg/v/f:SI 86 [ __x ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__x_12 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 21
;;      reg 7 { d8(bb 5 insn 19) }
;;      reg 86 { d146(bb 5 insn 23) }
(insn 21 20 22 5 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v/f:SI 86 [ __x ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 86 [ __x ])
        (nil)))
;;   UD chains for insn luid 7 uid 22
;;      reg 7 { d8(bb 5 insn 19) }
;;      reg 7 { d8(bb 5 insn 19) }
(call_insn 22 21 23 5 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;   UD chains for insn luid 8 uid 23
;;      reg 84 { d145(bb 5 insn 20) }
(insn 23 22 25 5 (set (reg/v/f:SI 86 [ __x ])
        (reg/v/f:SI 84 [ __x ])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 25
;;      reg 86 { d146(bb 5 insn 23) }
(insn 25 23 26 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 86 [ __x ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/v/f:SI 84 [ __x ])
        (nil)))
;;   UD chains for insn luid 10 uid 26
;;      reg 17 { d28(bb 5 insn 25) }
(jump_insn 26 25 40 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 40)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 40)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; live  out 	 7 [sp] 86
;; rd  out 	(2) 7[8],86[146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d8(bb 5 insn 19) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ d8(bb 5 insn 19) }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 7 [sp] 86
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 7[8],17[28],84[145],86[146],87[147]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 40 26 39 6 61 "" [1 uses])
(note 39 40 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; live  out 	 7 [sp] 86
;; rd  out 	(2) 7[8],86[146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d8(bb 5 insn 19) }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 1 ******
Set in insn 17 is invariant (0), cost 0, depends on 
starting the processing of deferred insns
ending the processing of deferred insns


void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const long long unsigned int, int> >*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d} r1={3d} r2={4d,2u} r6={1d,6u} r7={3d,16u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,6u,1e} r17={5d,2u} r18={2d} r19={2d} r20={1d,6u} r21={3d} r22={3d} r23={3d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={3d} r30={3d} r31={3d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r84={1d,1u} r85={1d,1u} r86={2d,5u} r87={1d,1u} 
;;    total ref usage 211{164d,46u,1e} in 15{13 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 85 86
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 85 86
;; live  kill	
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:SI 85 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 86 [ __x ])
        (mem/f/c:SI (reg/f:SI 16 argp) [6 __x+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 16 argp) [6 __x+0 S4 A32])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 86 [ __x ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 8 7 24 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 24)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 24)
;;  succ:       3 [91.0%] 
;;              4 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86

;; basic block 3, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 2, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(6){ }u14(7){ }u15(16){ }u16(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; live  gen 	
;; live  kill	
(code_label 24 8 14 3 58 "" [1 uses])
(note 14 24 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86

;; basic block 5, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 3, next block 6, flags: (NEW, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              6 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 84 86 87
;; live  in  	 7 [sp] 86
;; live  gen 	 2 [cx] 7 [sp] 17 [flags] 84 86 87
;; live  kill	 17 [flags]
(code_label 38 14 37 5 60 "" [0 uses])
(note 37 38 15 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 15 37 16 5 (set (reg/f:SI 87 [ MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 86 [ __x ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 90 {*movsi_internal}
     (nil))
(insn 16 15 17 5 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 87 [ MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B] ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 87 [ MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B] ])
        (nil)))
(insn 17 16 18 5 (set (reg:SI 2 cx)
        (reg/f:SI 85 [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 90 {*movsi_internal}
     (nil))
(call_insn 18 17 19 5 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 19 18 20 5 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 20 19 21 5 (set (reg/v/f:SI 84 [ __x ])
        (mem/f:SI (plus:SI (reg/v/f:SI 86 [ __x ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__x_12 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 21 20 22 5 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v/f:SI 86 [ __x ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 86 [ __x ])
        (nil)))
(call_insn 22 21 23 5 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 23 22 25 5 (set (reg/v/f:SI 86 [ __x ])
        (reg/v/f:SI 84 [ __x ])) 90 {*movsi_internal}
     (nil))
(insn 25 23 26 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 86 [ __x ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/v/f:SI 84 [ __x ])
        (nil)))
(jump_insn 26 25 40 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 40)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 40)
;;  succ:       6 [91.0%]  (DFS_BACK)
;;              4 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; live  out 	 7 [sp] 86

;; basic block 6, loop depth 1, count 0, freq 8281, maybe hot
;;  prev block 5, next block 4, flags: (NEW, RTL, MODIFIED)
;;  pred:       5 [91.0%]  (DFS_BACK)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 7 [sp] 86
;; live  gen 	
;; live  kill	
(code_label 40 26 39 6 61 "" [1 uses])
(note 39 40 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 86
;; live  out 	 7 [sp] 86

;; basic block 4, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 6, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%]  (FALLTHRU)
;;              5 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u36(6){ }u37(7){ }u38(16){ }u39(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 31 39 32 4 56 "" [0 uses])
(note 32 31 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void __tcf_1() (__tcf_1, funcdef_no=6107, decl_uid=80892, symbol_order=3644)

starting the processing of deferred insns
ending the processing of deferred insns


void __tcf_1()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={3d,1u} r6={1d,2u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={2d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r85={1d,1u} 
;;    total ref usage 104{88d,16u,0e} in 5{4 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 85
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 2 [cx] 7 [sp] 85
;; live  kill	 17 [flags]
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 2 7 2 (set (reg/f:SI 85 [ MEM[(struct _Rb_tree_node_base * *)&s + 8B] ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 84)
        (nil)))
(insn 7 6 8 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 85 [ MEM[(struct _Rb_tree_node_base * *)&s + 8B] ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 85 [ MEM[(struct _Rb_tree_node_base * *)&s + 8B] ])
        (nil)))
(insn 8 7 9 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 90 {*movsi_internal}
     (nil))
(call_insn 9 8 10 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 10 9 0 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_unique_pos(const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int] (_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE24_M_get_insert_unique_posERS1_, funcdef_no=5998, decl_uid=70242, symbol_order=3498)

*****starting processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 5, 6, 7, 8, 9, 10, 11
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 31 count 14 ( 0.64)
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 31 count 13 ( 0.59)
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 31 count 13 ( 0.59)


starting region dump


std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_unique_pos(const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int]

Dataflow summary:
def_info->table_size = 11, use_info->table_size = 150
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={3d,2u} r2={2d,1u} r6={1d,21u} r7={1d,24u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,21u,1e} r17={12d,10u} r18={1d} r19={1d} r20={1d,21u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r83={2d,1u} r84={2d,2u} r85={1d,1u} r86={4d,11u} r88={1d,3u} r90={2d,1u} r93={1d,3u} r94={1d,4u} r96={2d,2u} r97={2d,4u} r98={2d,2u} r99={2d,4u} r100={3d,1u} r101={3d,1u} 
;;    total ref usage 268{124d,143u,1e} in 53{52 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3
;;  reg->defs[] map:	17[0,3] 83[4,5] 84[6,7] 86[8,8] 98[9,9] 99[10,10] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(6){ }u22(7){ }u23(16){ }u24(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84
;; lr  def 	 86
;; live  in  	 84
;; live  gen 	 86
;; live  kill	
;; rd  in  	(2) 84[6,7]
;; rd  gen 	(1) 86[8]
;; rd  kill	(1) 86[8]
;;  UD chains for artificial uses at top

(code_label 94 108 93 5 77 "" [1 uses])
(note 93 94 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 5
;;      reg 84 { d7(bb 10 insn 38) d6(bb 9 insn 33) }
(insn 5 93 41 5 (set (reg/f:SI 86 [ __j ])
        (reg/f:SI 84 [ __j ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 84 [ __j ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97
;; live  out 	 86
;; rd  out 	(1) 86[8]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u26(6){ }u27(7){ }u28(16){ }u29(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 97
;; lr  def 	 17 [flags] 98 99
;; live  in  	 86
;; live  gen 	 17 [flags] 98 99
;; live  kill	
;; rd  in  	(1) 86[8]
;; rd  gen 	(3) 17[0],98[9],99[10]
;; rd  kill	(6) 17[0,1,2,3],98[9],99[10]
;;  UD chains for artificial uses at top

(code_label 41 5 23 6 71 "" [0 uses])
(note 23 41 109 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 109
;;      reg 86 { d8(bb 5 insn 5) }
(insn 109 23 110 6 (set (reg:SI 98 [ D.83085 ])
        (mem:SI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__j_43 + 16]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 110
;;      reg 86 { d8(bb 5 insn 5) }
(insn 110 109 25 6 (set (reg:SI 99 [ D.83085+4 ])
        (mem:SI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__j_43 + 16]+4 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 25
;;      reg 97 { }
;;      reg 99 { d10(bb 6 insn 110) }
(insn 25 110 26 6 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 99 [ D.83085+4 ])
            (reg:SI 97 [ D.83085+4 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 3 uid 26
;;      reg 17 { d0(bb 6 insn 25) }
(jump_insn 26 25 99 6 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 36)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 98 99
;; live  out 	 86 98 99
;; rd  out 	(3) 86[8],98[9],99[10]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u35(6){ }u36(7){ }u37(16){ }u38(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 99
;; lr  def 	 17 [flags]
;; live  in  	 86 98 99
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(4) 17[0],86[8],98[9],99[10]
;; rd  gen 	(1) 17[1]
;; rd  kill	(4) 17[0,1,2,3]
;;  UD chains for artificial uses at top

(note 99 26 27 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 27
;;      reg 97 { }
;;      reg 99 { d10(bb 6 insn 110) }
(insn 27 99 28 7 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 99 [ D.83085+4 ])
            (reg:SI 97 [ D.83085+4 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 28
;;      reg 17 { d1(bb 7 insn 27) }
(jump_insn 28 27 100 7 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 105)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 105)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 98
;; live  out 	 86 98
;; rd  out 	(2) 86[8],98[9]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u42(6){ }u43(7){ }u44(16){ }u45(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 98
;; lr  def 	 17 [flags]
;; live  in  	 86 98
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(2) 86[8],98[9]
;; rd  gen 	(1) 17[2]
;; rd  kill	(4) 17[0,1,2,3]
;;  UD chains for artificial uses at top

(note 100 28 29 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 29
;;      reg 96 { }
;;      reg 98 { d9(bb 6 insn 109) }
(insn 29 100 30 8 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 98 [ D.83085 ])
            (reg:SI 96 [ D.83085 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 30
;;      reg 17 { d2(bb 8 insn 29) }
(jump_insn 30 29 105 8 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 36)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97
;; live  out 	 86
;; rd  out 	(1) 86[8]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 83 84
;; live  in  	 86
;; live  gen 	 83 84
;; live  kill	
;; rd  in  	(2) 86[8],98[9]
;; rd  gen 	(2) 83[4],84[6]
;; rd  kill	(4) 83[4,5],84[6,7]
;;  UD chains for artificial uses at top

(code_label 105 30 32 9 79 "" [1 uses])
(note 32 105 33 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 33
;;      reg 86 { d8(bb 5 insn 5) }
(insn 33 32 6 9 (set (reg/f:SI 84 [ __j ])
        (mem/f:SI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__j_43 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 6
(insn 6 33 36 9 (set (reg/v:QI 83 [ __comp ])
        (const_int 1 [0x1])) 93 {*movqi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 96 97
;; live  out 	 84
;; rd  out 	(1) 84[6]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u54(6){ }u55(7){ }u56(16){ }u57(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 83 84
;; live  in  	 86
;; live  gen 	 83 84
;; live  kill	
;; rd  in  	(4) 17[0],86[8],98[9],99[10]
;; rd  gen 	(2) 83[5],84[7]
;; rd  kill	(4) 83[4,5],84[6,7]
;;  UD chains for artificial uses at top

(code_label 36 6 37 10 68 "" [2 uses])
(note 37 36 38 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 38
;;      reg 86 { d8(bb 5 insn 5) }
(insn 38 37 7 10 (set (reg/f:SI 84 [ __j ])
        (mem/f:SI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__j_43 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 7
(insn 7 38 39 10 (set (reg/v:QI 83 [ __comp ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 93 {*movqi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 96 97
;; live  out 	 84
;; rd  out 	(1) 84[7]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u59(6){ }u60(7){ }u61(16){ }u62(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84
;; lr  def 	 17 [flags]
;; live  in  	 84
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(2) 84[6,7]
;; rd  gen 	(1) 17[3]
;; rd  kill	(4) 17[0,1,2,3]
;;  UD chains for artificial uses at top

(code_label 39 7 40 11 70 "" [0 uses])
(note 40 39 42 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 42
;;      reg 84 { d7(bb 10 insn 38) d6(bb 9 insn 33) }
(insn 42 40 43 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 84 [ __j ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 43
;;      reg 17 { d3(bb 11 insn 42) }
(jump_insn 43 42 44 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 94)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 94)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 96 97
;; live  out 	 84
;; rd  out 	(2) 84[6,7]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 1 ******
Set in insn 7 is invariant (0), cost 4, depends on 
Set in insn 6 is invariant (1), cost 4, depends on 
starting the processing of deferred insns
ending the processing of deferred insns


std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_unique_pos(const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={3d,2u} r2={2d,1u} r6={1d,21u} r7={1d,24u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,21u,1e} r17={12d,10u} r18={1d} r19={1d} r20={1d,21u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r83={2d,1u} r84={2d,2u} r85={1d,1u} r86={4d,11u} r88={1d,3u} r90={2d,1u} r93={1d,3u} r94={1d,4u} r96={2d,2u} r97={2d,4u} r98={2d,2u} r99={2d,4u} r100={3d,1u} r101={3d,1u} 
;;    total ref usage 268{124d,143u,1e} in 53{52 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 86 93 94
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 86 93 94
;; live  kill	
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/f:SI 93 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 94 [ __k ])
        (mem/f/c:SI (reg/f:SI 16 argp) [6 __k+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 16 argp) [6 __k+0 S4 A32])
        (nil)))
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 4 14 2 (set (reg/f:SI 86 [ __j ])
        (mem/f:SI (plus:SI (reg/f:SI 93 [ this ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)this_6(D) + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 86 [ __j ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 20)
;;  succ:       4 [91.0%] 
;;              3 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94

;; basic block 3, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ }u11(7){ }u12(16){ }u13(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 17 [flags] 86
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 94
;; live  gen 	 86
;; live  kill	 17 [flags]
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 20 3 (parallel [
            (set (reg/f:SI 86 [ __j ])
                (plus:SI (reg/f:SI 93 [ this ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:529 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94

;; basic block 4, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 96 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; live  gen 	 96 97
;; live  kill	
(code_label 20 17 21 4 66 "" [1 uses])
(note 21 20 107 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 107 21 108 4 (set (reg:SI 96 [ D.83085 ])
        (mem:SI (reg/v/f:SI 94 [ __k ]) [34 MEM[(const long long unsigned int &)__k_8(D)]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 108 107 94 4 (set (reg:SI 97 [ D.83085+4 ])
        (mem:SI (plus:SI (reg/v/f:SI 94 [ __k ])
                (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_8(D)]+4 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94 96 97

;; basic block 5, loop depth 1, count 0, freq 8281, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [91.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(6){ }u22(7){ }u23(16){ }u24(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84
;; lr  def 	 86
;; live  in  	 84
;; live  gen 	 86
;; live  kill	
(code_label 94 108 93 5 77 "" [1 uses])
(note 93 94 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 5 93 41 5 (set (reg/f:SI 86 [ __j ])
        (reg/f:SI 84 [ __j ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 84 [ __j ])
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97
;; live  out 	 86

;; basic block 6, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU,DFS_BACK)
;;              4 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u26(6){ }u27(7){ }u28(16){ }u29(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 97
;; lr  def 	 17 [flags] 98 99
;; live  in  	 86
;; live  gen 	 17 [flags] 98 99
;; live  kill	
(code_label 41 5 23 6 71 "" [0 uses])
(note 23 41 109 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 109 23 110 6 (set (reg:SI 98 [ D.83085 ])
        (mem:SI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__j_43 + 16]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 110 109 25 6 (set (reg:SI 99 [ D.83085+4 ])
        (mem:SI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__j_43 + 16]+4 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 25 110 26 6 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 99 [ D.83085+4 ])
            (reg:SI 97 [ D.83085+4 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 7 {*cmpsi_1}
     (nil))
(jump_insn 26 25 99 6 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 36)
;;  succ:       10 [50.0%] 
;;              7 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 98 99
;; live  out 	 86 98 99

;; basic block 7, loop depth 1, count 0, freq 4550, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u35(6){ }u36(7){ }u37(16){ }u38(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 99
;; lr  def 	 17 [flags]
;; live  in  	 86 98 99
;; live  gen 	 17 [flags]
;; live  kill	
(note 99 26 27 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 27 99 28 7 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 99 [ D.83085+4 ])
            (reg:SI 97 [ D.83085+4 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 7 {*cmpsi_1}
     (nil))
(jump_insn 28 27 100 7 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 105)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 105)
;;  succ:       9 [50.0%] 
;;              8 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 98
;; live  out 	 86 98

;; basic block 8, loop depth 1, count 0, freq 2275, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [50.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u42(6){ }u43(7){ }u44(16){ }u45(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 98
;; lr  def 	 17 [flags]
;; live  in  	 86 98
;; live  gen 	 17 [flags]
;; live  kill	
(note 100 28 29 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 29 100 30 8 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 98 [ D.83085 ])
            (reg:SI 96 [ D.83085 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 7 {*cmpsi_1}
     (nil))
(jump_insn 30 29 105 8 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 36)
;;  succ:       10 [50.0%] 
;;              9 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97
;; live  out 	 86

;; basic block 9, loop depth 1, count 0, freq 4550, maybe hot
;; Invalid sum of incoming frequencies 3413, should be 4550
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%]  (FALLTHRU)
;;              7 [50.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 83 84
;; live  in  	 86
;; live  gen 	 83 84
;; live  kill	
(code_label 105 30 32 9 79 "" [1 uses])
(note 32 105 33 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 6 9 (set (reg/f:SI 84 [ __j ])
        (mem/f:SI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__j_43 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 6 33 36 9 (set (reg/v:QI 83 [ __comp ])
        (const_int 1 [0x1])) 93 {*movqi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 96 97
;; live  out 	 84

;; basic block 10, loop depth 1, count 0, freq 4550, maybe hot
;; Invalid sum of incoming frequencies 5688, should be 4550
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%] 
;;              8 [50.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u54(6){ }u55(7){ }u56(16){ }u57(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 83 84
;; live  in  	 86
;; live  gen 	 83 84
;; live  kill	
(code_label 36 6 37 10 68 "" [2 uses])
(note 37 36 38 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 7 10 (set (reg/f:SI 84 [ __j ])
        (mem/f:SI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__j_43 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 7 38 39 10 (set (reg/v:QI 83 [ __comp ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 93 {*movqi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 96 97
;; live  out 	 84

;; basic block 11, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [100.0%]  (FALLTHRU)
;;              10 [100.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u59(6){ }u60(7){ }u61(16){ }u62(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84
;; lr  def 	 17 [flags]
;; live  in  	 84
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 39 7 40 11 70 "" [0 uses])
(note 40 39 42 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 42 40 43 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 84 [ __j ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 43 42 44 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 94)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 94)
;;  succ:       5 [91.0%] 
;;              12 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 96 97
;; live  out 	 84

;; basic block 12, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u65(6){ }u66(7){ }u67(16){ }u68(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 93 94 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86
;; lr  def 	 17 [flags] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 86 93 94 96 97 98 99
;; live  gen 	 17 [flags] 90
;; live  kill	
(note 44 43 8 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 8 44 45 12 (set (reg/f:SI 90 [ __j ])
        (reg/f:SI 86 [ __j ])) 90 {*movsi_internal}
     (nil))
(insn 45 8 46 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 83 [ __comp ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1449 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg/v:QI 83 [ __comp ])
        (nil)))
(jump_insn 46 45 47 12 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 64)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1449 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5495 (nil)))
 -> 64)
;;  succ:       13 [45.0%]  (FALLTHRU)
;;              16 [55.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 93 94 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 93 94 96 97 98 99

;; basic block 13, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [45.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u71(6){ }u72(7){ }u73(16){ }u74(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93
;; lr  def 	 17 [flags] 85
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 93 94
;; live  gen 	 17 [flags] 85
;; live  kill	
(code_label 47 46 48 13 67 "" [0 uses])
(note 48 47 49 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 13 (set (reg/f:SI 85 [ D.83084 ])
        (mem/f:SI (plus:SI (reg/f:SI 93 [ this ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)this_6(D) + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 93 [ this ])
        (nil)))
(insn 50 49 51 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 85 [ D.83084 ])
            (reg/f:SI 86 [ __j ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 85 [ D.83084 ])
        (nil)))
(jump_insn 51 50 52 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1451 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8986 (nil)))
 -> 57)
;;  succ:       14 [10.1%]  (FALLTHRU)
;;              15 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 94

;; basic block 14, loop depth 0, count 0, freq 46, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [10.1%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u79(6){ }u80(7){ }u81(16){ }u82(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 100 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; live  gen 	 100 101
;; live  kill	
(note 52 51 53 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 14 (set (reg:SI 100 [ D.81357 ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1452 90 {*movsi_internal}
     (nil))
(insn 54 53 57 14 (set (reg:SI 101 [ D.81357+4 ])
        (reg/f:SI 86 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1452 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 86 [ __j ])
        (nil)))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101

;; basic block 15, loop depth 0, count 0, freq 404, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [89.9%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u84(6){ }u85(7){ }u86(16){ }u87(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 86 88 90 96 97 98 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 94
;; live  gen 	 0 [ax] 86 88 90 96 97 98 99
;; live  kill	
(code_label 57 54 58 15 73 "" [1 uses])
(note 58 57 59 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 15 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 86 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (nil))
(call_insn/i 60 59 61 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62500 _Rb_tree_decrement>) [0 _Rb_tree_decrement S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 61 60 111 15 (set (reg/f:SI 88 [ __j ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 111 61 112 15 (set (reg:SI 96 [ D.83085 ])
        (mem:SI (reg/v/f:SI 94 [ __k ]) [34 MEM[(const long long unsigned int &)__k_8(D)]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 112 111 113 15 (set (reg:SI 97 [ D.83085+4 ])
        (mem:SI (plus:SI (reg/v/f:SI 94 [ __k ])
                (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_8(D)]+4 S4 A32])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 94 [ __k ])
        (nil)))
(insn 113 112 114 15 (set (reg:SI 98 [ D.83085 ])
        (mem:SI (plus:SI (reg/f:SI 88 [ __j ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__j_25 + 16]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 114 113 9 15 (set (reg:SI 99 [ D.83085+4 ])
        (mem:SI (plus:SI (reg/f:SI 88 [ __j ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__j_25 + 16]+4 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 9 114 10 15 (set (reg/f:SI 90 [ __j ])
        (reg/f:SI 86 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 86 [ __j ])
        (nil)))
(insn 10 9 64 15 (set (reg/f:SI 86 [ __j ])
        (reg/f:SI 88 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 88 [ __j ])
        (nil)))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 97 98 99

;; basic block 16, loop depth 0, count 0, freq 854, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [55.0%] 
;;              15 [100.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u104(6){ }u105(7){ }u106(16){ }u107(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 99
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 97 98 99
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 64 10 65 16 72 "" [1 uses])
(note 65 64 66 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 16 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 99 [ D.83085+4 ])
            (reg:SI 97 [ D.83085+4 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 7 {*cmpsi_1}
     (nil))
(jump_insn 67 66 102 16 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 78)
;;  succ:       20 [50.0%] 
;;              17 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 97 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 97 98 99

;; basic block 17, loop depth 0, count 0, freq 427, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [50.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u111(6){ }u112(7){ }u113(16){ }u114(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 97 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 99
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 97 98 99
;; live  gen 	 17 [flags]
;; live  kill	
(note 102 67 68 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 68 102 69 17 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 99 [ D.83085+4 ])
            (reg:SI 97 [ D.83085+4 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 99 [ D.83085+4 ])
        (expr_list:REG_DEAD (reg:SI 97 [ D.83085+4 ])
            (nil))))
(jump_insn 69 68 103 17 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 106)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 106)
;;  succ:       19 [50.0%] 
;;              18 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 98

;; basic block 18, loop depth 0, count 0, freq 214, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [50.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u118(6){ }u119(7){ }u120(16){ }u121(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 98
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 96 98
;; live  gen 	 17 [flags]
;; live  kill	
(note 103 69 70 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 70 103 71 18 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 98 [ D.83085 ])
            (reg:SI 96 [ D.83085 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 98 [ D.83085 ])
        (expr_list:REG_DEAD (reg:SI 96 [ D.83085 ])
            (nil))))
(jump_insn 71 70 106 18 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 78)
;;  succ:       20 [50.0%] 
;;              19 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90

;; basic block 19, loop depth 0, count 0, freq 333, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%]  (FALLTHRU)
;;              17 [50.0%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u125(6){ }u126(7){ }u127(16){ }u128(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 100 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; live  gen 	 100 101
;; live  kill	
(code_label 106 71 73 19 80 "" [1 uses])
(note 73 106 74 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 75 19 (set (reg:SI 100 [ D.81357 ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1457 90 {*movsi_internal}
     (nil))
(insn 75 74 78 19 (set (reg:SI 101 [ D.81357+4 ])
        (reg/f:SI 90 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1457 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 90 [ __j ])
        (nil)))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101

;; basic block 20, loop depth 0, count 0, freq 521, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [50.0%] 
;;              18 [50.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u130(6){ }u131(7){ }u132(16){ }u133(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 100 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; live  gen 	 100 101
;; live  kill	
(code_label 78 75 79 20 75 "" [2 uses])
(note 79 78 80 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 20 (set (reg:SI 100 [ D.81357 ])
        (reg/f:SI 86 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1458 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 86 [ __j ])
        (nil)))
(insn 81 80 82 20 (set (reg:SI 101 [ D.81357+4 ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1458 90 {*movsi_internal}
     (nil))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101

;; basic block 21, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 20, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [100.0%]  (FALLTHRU)
;;              19 [100.0%]  (FALLTHRU)
;;              20 [100.0%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u135(6){ }u136(7){ }u137(16){ }u138(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	
(code_label 82 81 83 21 74 "" [0 uses])
(note 83 82 117 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 117 83 118 21 (set (reg:SI 0 ax)
        (reg:SI 100 [ D.81357 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 100 [ D.81357 ])
        (nil)))
(insn 118 117 89 21 (set (reg:SI 1 dx [+4 ])
        (reg:SI 101 [ D.81357+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 101 [ D.81357+4 ])
        (nil)))
(insn 89 118 0 21 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_hint_unique_pos(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator, const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator = std::_Rb_tree_const_iterator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int] (_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_, funcdef_no=5939, decl_uid=70248, symbol_order=3443)

starting the processing of deferred insns
ending the processing of deferred insns


std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_hint_unique_pos(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator, const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator = std::_Rb_tree_const_iterator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={5d,5u} r1={6d,3u} r2={5d,2u} r6={1d,27u} r7={3d,40u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,28u,2e} r17={29d,22u} r18={3d} r19={3d} r20={1d,27u} r21={4d} r22={4d} r23={4d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={4d} r30={4d} r31={4d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r85={1d,3u} r90={1d,1u} r93={1d,1u} r97={1d,7u} r98={1d,5u} r101={1d,6u} r102={1d,17u} r103={1d,6u} r104={1d,1u} r107={1d,4u} r108={1d,7u} r109={1d,2u} r110={1d,3u} r111={9d,3u} r112={9d,3u} r115={1d,1u} r116={1d,2u} r117={1d,1u} r118={1d,1u} 
;;    total ref usage 520{290d,228u,2e} in 88{85 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 101 102 103 104
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 101 102 103 104
;; live  kill	 17 [flags]
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/f:SI 101 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 102 [ __position ])
        (mem/c:SI (reg/f:SI 16 argp) [36 __position+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 16 argp) [36 __position+0 S4 A32])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 103 [ __k ])
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [6 __k+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [6 __k+0 S4 A32])
        (nil)))
(note 5 4 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 5 10 2 (parallel [
            (set (reg/f:SI 104 [ D.83088 ])
                (plus:SI (reg/f:SI 101 [ this ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:529 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 102 [ __position ])
            (reg/f:SI 104 [ D.83088 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1540 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 104 [ D.83088 ])
        (expr_list:REG_DEAD (reg/v:SI 102 [ __position ])
            (nil))))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1540 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 28)
;;  succ:       3 [15.0%]  (FALLTHRU)
;;              7 [85.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103

;; basic block 3, loop depth 0, count 0, freq 1500, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [15.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(6){ }u15(7){ }u16(16){ }u17(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; live  gen 	 17 [flags]
;; live  kill	
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 101 [ this ])
                    (const_int 20 [0x14])) [21 MEM[(unsigned int *)this_5(D) + 20B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 14 13 15 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 74)
;;  succ:       4 [50.0%]  (FALLTHRU)
;;              16 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103

;; basic block 4, loop depth 0, count 0, freq 750, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [50.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  def 	 17 [flags] 85 115 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; live  gen 	 17 [flags] 85 115 116
;; live  kill	
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 165 4 (set (reg/f:SI 85 [ D.83090 ])
        (mem/f:SI (plus:SI (reg/f:SI 101 [ this ])
                (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1543 90 {*movsi_internal}
     (nil))
(insn 165 16 166 4 (set (reg:SI 115 [ MEM[(const long long unsigned int &)_7 + 16] ])
        (mem:SI (plus:SI (reg/f:SI 85 [ D.83090 ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_7 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 90 {*movsi_internal}
     (nil))
(insn 166 165 18 4 (set (reg:SI 116 [+4 ])
        (mem:SI (plus:SI (reg/f:SI 85 [ D.83090 ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_7 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 90 {*movsi_internal}
     (nil))
(insn 18 166 19 4 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 116 [+4 ])
            (mem:SI (plus:SI (reg/v/f:SI 103 [ __k ])
                    (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_9(D)]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 7 {*cmpsi_1}
     (nil))
(jump_insn 19 18 146 4 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 136)
;;  succ:       26 [50.0%] 
;;              5 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103 115 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103 115 116

;; basic block 5, loop depth 0, count 0, freq 375, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(6){ }u31(7){ }u32(16){ }u33(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103 115 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 116
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103 115 116
;; live  gen 	 17 [flags]
;; live  kill	
(note 146 19 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 146 21 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 116 [+4 ])
            (mem:SI (plus:SI (reg/v/f:SI 103 [ __k ])
                    (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_9(D)]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 116 [+4 ])
        (nil)))
(jump_insn 21 20 147 5 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 74)
;;  succ:       16 [50.0%] 
;;              6 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103 115

;; basic block 6, loop depth 0, count 0, freq 188, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(6){ }u38(7){ }u39(16){ }u40(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 115
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103 115
;; live  gen 	 17 [flags]
;; live  kill	
(note 147 21 22 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 22 147 23 6 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 115 [ MEM[(const long long unsigned int &)_7 + 16] ])
            (mem:SI (reg/v/f:SI 103 [ __k ]) [34 MEM[(const long long unsigned int &)__k_9(D)]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 115 [ MEM[(const long long unsigned int &)_7 + 16] ])
        (nil)))
(jump_insn 23 22 28 6 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 136)
;;  succ:       26 [50.0%] 
;;              16 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 101 103

;; basic block 7, loop depth 0, count 0, freq 8500, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [85.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(6){ }u45(7){ }u46(16){ }u47(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; lr  def 	 17 [flags] 107 108 109 110
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103
;; live  gen 	 17 [flags] 107 108 109 110
;; live  kill	
(code_label 28 23 29 7 89 "" [1 uses])
(note 29 28 167 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 167 29 168 7 (set (reg:SI 107 [ D.83091 ])
        (mem:SI (reg/v/f:SI 103 [ __k ]) [34 MEM[(const long long unsigned int &)__k_9(D)]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 168 167 169 7 (set (reg:SI 108 [ D.83091+4 ])
        (mem:SI (plus:SI (reg/v/f:SI 103 [ __k ])
                (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_9(D)]+4 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 169 168 170 7 (set (reg:SI 109 [ D.83091 ])
        (mem:SI (plus:SI (reg/v:SI 102 [ __position ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_33 + 16]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 170 169 32 7 (set (reg:SI 110 [ D.83091+4 ])
        (mem:SI (plus:SI (reg/v:SI 102 [ __position ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_33 + 16]+4 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 32 170 33 7 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 108 [ D.83091+4 ])
            (reg:SI 110 [ D.83091+4 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 7 {*cmpsi_1}
     (nil))
(jump_insn 33 32 149 7 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 163)
;;  succ:       19 [50.0%] 
;;              8 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110

;; basic block 8, loop depth 0, count 0, freq 4250, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [50.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u55(6){ }u56(7){ }u57(16){ }u58(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 108 110
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; live  gen 	 17 [flags]
;; live  kill	
(note 149 33 34 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 34 149 35 8 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 108 [ D.83091+4 ])
            (reg:SI 110 [ D.83091+4 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 7 {*cmpsi_1}
     (nil))
(jump_insn 35 34 150 8 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 161)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 161)
;;  succ:       10 [50.0%] 
;;              9 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110

;; basic block 9, loop depth 0, count 0, freq 2125, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u62(6){ }u63(7){ }u64(16){ }u65(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; live  gen 	 17 [flags]
;; live  kill	
(note 150 35 36 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 36 150 37 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 107 [ D.83091 ])
            (reg:SI 109 [ D.83091 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 7 {*cmpsi_1}
     (nil))
(jump_insn 37 36 161 9 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 83)
;;  succ:       17 [50.0%] 
;;              10 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110

;; basic block 10, loop depth 0, count 0, freq 4250, maybe hot
;; Invalid sum of incoming frequencies 3188, should be 4250
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [50.0%]  (FALLTHRU)
;;              8 [50.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u69(6){ }u70(7){ }u71(16){ }u72(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102
;; lr  def 	 17 [flags] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  gen 	 17 [flags] 90
;; live  kill	
(code_label 161 37 39 10 104 "" [1 uses])
(note 39 161 40 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 10 (set (reg/f:SI 90 [ D.83090 ])
        (mem/f:SI (plus:SI (reg/f:SI 101 [ this ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 12]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 90 {*movsi_internal}
     (nil))
(insn 41 40 42 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 90 [ D.83090 ])
            (reg/v:SI 102 [ __position ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 90 [ D.83090 ])
        (nil)))
(jump_insn 42 41 43 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8986 (nil)))
 -> 48)
;;  succ:       11 [10.1%]  (FALLTHRU)
;;              12 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108

;; basic block 11, loop depth 0, count 0, freq 431, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [10.1%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u77(6){ }u78(7){ }u79(16){ }u80(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; lr  def 	 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; live  gen 	 111 112
;; live  kill	
(note 43 42 44 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 11 (set (reg:SI 111 [ D.81243 ])
        (reg/v:SI 102 [ __position ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1553 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 96 [ D.83093 ])
        (nil)))
(insn 45 44 48 11 (set (reg:SI 112 [ D.81243+4 ])
        (reg/v:SI 102 [ __position ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1553 90 {*movsi_internal}
     (nil))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112

;; basic block 12, loop depth 0, count 0, freq 3819, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [89.9%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u83(6){ }u84(7){ }u85(16){ }u86(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 108
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  gen 	 0 [ax] 17 [flags] 97
;; live  kill	
(code_label 48 45 49 12 95 "" [1 uses])
(note 49 48 50 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 12 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 102 [ __position ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (nil))
(call_insn/i 51 50 52 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62500 _Rb_tree_decrement>) [0 _Rb_tree_decrement S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 52 51 53 12 (set (reg/f:SI 97 [ D.83090 ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 53 52 54 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 108 [ D.83091+4 ])
            (mem:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_35 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 7 {*cmpsi_1}
     (nil))
(jump_insn 54 53 152 12 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 74)
;;  succ:       16 [50.0%] 
;;              13 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103 107 108

;; basic block 13, loop depth 0, count 0, freq 1910, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u95(6){ }u96(7){ }u97(16){ }u98(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 108
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103 107 108
;; live  gen 	 17 [flags]
;; live  kill	
(note 152 54 55 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 55 152 56 13 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 108 [ D.83091+4 ])
            (mem:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_35 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 108 [ D.83091+4 ])
        (nil)))
(jump_insn 56 55 153 13 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 162)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 162)
;;  succ:       15 [50.0%] 
;;              14 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103 107

;; basic block 14, loop depth 0, count 0, freq 955, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [50.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u102(6){ }u103(7){ }u104(16){ }u105(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 107
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103 107
;; live  gen 	 17 [flags]
;; live  kill	
(note 153 56 57 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 57 153 58 14 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 107 [ D.83091 ])
            (mem:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_35 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 107 [ D.83091 ])
        (nil)))
(jump_insn 58 57 162 14 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 74)
;;  succ:       16 [50.0%] 
;;              15 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 101 102 103

;; basic block 15, loop depth 0, count 0, freq 3028, maybe hot
;; Invalid sum of incoming frequencies 1433, should be 3028
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [50.0%]  (FALLTHRU)
;;              13 [50.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u109(6){ }u110(7){ }u111(16){ }u112(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 102
;; lr  def 	 17 [flags] 111 112 117
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 102
;; live  gen 	 17 [flags] 111 112 117
;; live  kill	
(code_label 162 58 60 15 105 "" [1 uses])
(note 60 162 70 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 70 60 71 15 (set (reg:SI 111 [ D.81243 ])
        (reg/v:SI 102 [ __position ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1559 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 96 [ D.83093 ])
        (nil)))
(insn 71 70 61 15 (set (reg:SI 112 [ D.81243+4 ])
        (reg/v:SI 102 [ __position ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1559 90 {*movsi_internal}
     (nil))
(insn 61 71 179 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_35 + 12B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1556 3 {*cmpsi_ccno_1}
     (nil))
(insn 179 61 178 15 (set (reg:SI 117)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 90 {*movsi_internal}
     (nil))
(insn 178 179 180 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_35 + 12B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 3 {*cmpsi_ccno_1}
     (nil))
(insn 180 178 181 15 (set (reg:SI 111 [ D.81243 ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 111 [ D.81243 ])
            (reg:SI 117))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 927 {*movsicc_noc}
     (nil))
(insn 181 180 182 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_35 + 12B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 3 {*cmpsi_ccno_1}
     (nil))
(insn 182 181 74 15 (set (reg:SI 112 [ D.81243+4 ])
        (if_then_else:SI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/f:SI 97 [ D.83090 ])
            (reg:SI 112 [ D.81243+4 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 927 {*movsicc_noc}
     (nil))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112

;; basic block 16, loop depth 0, count 0, freq 2311, maybe hot
;; Invalid sum of incoming frequencies 4614, should be 2311
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
;;              3 [50.0%] 
;;              12 [50.0%] 
;;              14 [50.0%] 
;;              21 [50.0%] 
;;              23 [50.0%] 
;;              5 [50.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u126(6){ }u127(7){ }u128(16){ }u129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 111 112
;; live  kill	 17 [flags]
(code_label 74 182 75 16 90 "" [6 uses])
(note 75 74 76 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 16 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v/f:SI 103 [ __k ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 103 [ __k ])
        (nil)))
(insn 77 76 78 16 (set (reg:SI 2 cx)
        (reg/f:SI 101 [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 101 [ this ])
        (nil)))
(call_insn 78 77 79 16 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE24_M_get_insert_unique_posERS1_") [flags 0x3]  <function_decl 06e17c80 _M_get_insert_unique_pos>) [0 _M_get_insert_unique_pos S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 79 78 171 16 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 171 79 172 16 (set (reg:SI 111 [ D.81243 ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 172 171 83 16 (set (reg:SI 112 [ D.81243+4 ])
        (reg:SI 1 dx [+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [+4 ])
        (nil)))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112

;; basic block 17, loop depth 0, count 0, freq 0
;; Invalid sum of incoming frequencies 1063, should be 0
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [50.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u142(6){ }u143(7){ }u144(16){ }u145(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 108 110
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109 110
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 83 172 84 17 93 "" [1 uses])
(note 84 83 87 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 87 84 88 17 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 108 [ D.83091+4 ])
            (reg:SI 110 [ D.83091+4 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 110 [ D.83091+4 ])
        (nil)))
(jump_insn 88 87 156 17 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 163)
;;  succ:       19
;;              18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109

;; basic block 18, loop depth 0, count 0, freq 1063, maybe hot
;; Invalid sum of incoming frequencies 0, should be 1063
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u151(6){ }u152(7){ }u153(16){ }u154(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108 109
;; live  gen 	 17 [flags]
;; live  kill	
(note 156 88 89 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 89 156 90 18 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 107 [ D.83091 ])
            (reg:SI 109 [ D.83091 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 109 [ D.83091 ])
        (nil)))
(jump_insn 90 89 163 18 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 127)
;;  succ:       25 [50.0%] 
;;              19 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108

;; basic block 19, loop depth 0, count 0, freq 2125, maybe hot
;; Invalid sum of incoming frequencies 4782, should be 2125
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%]  (FALLTHRU)
;;              17
;;              7 [50.0%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u158(6){ }u159(7){ }u160(16){ }u161(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102
;; lr  def 	 17 [flags] 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  gen 	 17 [flags] 93
;; live  kill	
(code_label 163 90 92 19 106 "" [2 uses])
(note 92 163 93 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 19 (set (reg/f:SI 93 [ D.83090 ])
        (mem/f:SI (plus:SI (reg/f:SI 101 [ this ])
                (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 90 {*movsi_internal}
     (nil))
(insn 94 93 95 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 93 [ D.83090 ])
            (reg/v:SI 102 [ __position ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 93 [ D.83090 ])
        (nil)))
(jump_insn 95 94 96 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 101)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8986 (nil)))
 -> 101)
;;  succ:       20 [10.1%]  (FALLTHRU)
;;              21 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108

;; basic block 20, loop depth 0, count 0, freq 215, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [10.1%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u166(6){ }u167(7){ }u168(16){ }u169(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; lr  def 	 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; live  gen 	 111 112
;; live  kill	
(note 96 95 97 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 20 (set (reg:SI 111 [ D.81243 ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1569 90 {*movsi_internal}
     (nil))
(insn 98 97 101 20 (set (reg:SI 112 [ D.81243+4 ])
        (reg/v:SI 102 [ __position ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1569 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 96 [ D.83093 ])
        (nil)))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112

;; basic block 21, loop depth 0, count 0, freq 1910, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [89.9%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u171(6){ }u172(7){ }u173(16){ }u174(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 108
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 98
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 107 108
;; live  gen 	 0 [ax] 17 [flags] 98
;; live  kill	
(code_label 101 98 102 21 101 "" [1 uses])
(note 102 101 103 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 21 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 102 [ __position ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 90 {*movsi_internal}
     (nil))
(call_insn/i 104 103 105 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62400 _Rb_tree_increment>) [0 _Rb_tree_increment S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 105 104 106 21 (set (reg/f:SI 98 [ D.83090 ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 106 105 107 21 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 108 [ D.83091+4 ])
            (mem:SI (plus:SI (reg/f:SI 98 [ D.83090 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_36 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 7 {*cmpsi_1}
     (nil))
(jump_insn 107 106 158 21 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 74)
;;  succ:       16 [50.0%] 
;;              22 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103 107 108

;; basic block 22, loop depth 0, count 0, freq 955, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       21 [50.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u183(6){ }u184(7){ }u185(16){ }u186(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 108
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103 107 108
;; live  gen 	 17 [flags]
;; live  kill	
(note 158 107 108 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 108 158 109 22 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 108 [ D.83091+4 ])
            (mem:SI (plus:SI (reg/f:SI 98 [ D.83090 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_36 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 108 [ D.83091+4 ])
        (nil)))
(jump_insn 109 108 159 22 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 164)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 164)
;;  succ:       24 [50.0%] 
;;              23 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103 107

;; basic block 23, loop depth 0, count 0, freq 478, maybe hot
;;  prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [50.0%]  (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u190(6){ }u191(7){ }u192(16){ }u193(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 107
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103 107
;; live  gen 	 17 [flags]
;; live  kill	
(note 159 109 110 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 110 159 111 23 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 107 [ D.83091 ])
            (mem:SI (plus:SI (reg/f:SI 98 [ D.83090 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_36 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 107 [ D.83091 ])
        (nil)))
(jump_insn 111 110 164 23 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 74)
;;  succ:       16 [50.0%] 
;;              24 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 101 102 103

;; basic block 24, loop depth 0, count 0, freq 1514, maybe hot
;; Invalid sum of incoming frequencies 717, should be 1514
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [50.0%]  (FALLTHRU)
;;              22 [50.0%] 
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u197(6){ }u198(7){ }u199(16){ }u200(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 102
;; lr  def 	 17 [flags] 111 112 118
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 102
;; live  gen 	 17 [flags] 111 112 118
;; live  kill	
(code_label 164 111 113 24 107 "" [1 uses])
(note 113 164 123 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 123 113 124 24 (set (reg:SI 111 [ D.81243 ])
        (reg/f:SI 98 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1575 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 98 [ D.83090 ])
        (nil)))
(insn 124 123 114 24 (set (reg:SI 112 [ D.81243+4 ])
        (reg/f:SI 98 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1575 90 {*movsi_internal}
     (nil))
(insn 114 124 184 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/v:SI 102 [ __position ])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_33 + 12B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1572 3 {*cmpsi_ccno_1}
     (nil))
(insn 184 114 183 24 (set (reg:SI 118)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 90 {*movsi_internal}
     (nil))
(insn 183 184 185 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/v:SI 102 [ __position ])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_33 + 12B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 3 {*cmpsi_ccno_1}
     (nil))
(insn 185 183 186 24 (set (reg:SI 111 [ D.81243 ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 111 [ D.81243 ])
            (reg:SI 118))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 927 {*movsicc_noc}
     (nil))
(insn 186 185 187 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/v:SI 102 [ __position ])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_33 + 12B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 3 {*cmpsi_ccno_1}
     (nil))
(insn 187 186 127 24 (set (reg:SI 112 [ D.81243+4 ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 112 [ D.81243+4 ])
            (reg/v:SI 102 [ __position ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 927 {*movsicc_noc}
     (nil))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112

;; basic block 25, loop depth 0, count 0, freq 2125, maybe hot
;; Invalid sum of incoming frequencies 532, should be 2125
;;  prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u214(6){ }u215(7){ }u216(16){ }u217(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; lr  def 	 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102
;; live  gen 	 111 112
;; live  kill	
(code_label 127 187 128 25 99 "" [1 uses])
(note 128 127 129 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 129 128 130 25 (set (reg:SI 111 [ D.81243 ])
        (reg/v:SI 102 [ __position ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1582 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 96 [ D.83093 ])
        (nil)))
(insn 130 129 136 25 (set (reg:SI 112 [ D.81243+4 ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1582 90 {*movsi_internal}
     (nil))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112

;; basic block 26, loop depth 0, count 0, freq 375, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;;              6 [50.0%] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u225(6){ }u226(7){ }u227(16){ }u228(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; lr  def 	 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; live  gen 	 111 112
;; live  kill	
(code_label 136 130 137 26 91 "" [2 uses])
(note 137 136 138 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 138 137 139 26 (set (reg:SI 111 [ D.81243 ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1544 90 {*movsi_internal}
     (nil))
(insn 139 138 177 26 (set (reg:SI 112 [ D.81243+4 ])
        (reg/f:SI 85 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1544 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 85 [ D.83090 ])
        (nil)))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112

;; basic block 27, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 26, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [100.0%]  (FALLTHRU)
;;              11 [100.0%]  (FALLTHRU)
;;              15 [100.0%]  (FALLTHRU)
;;              25 [100.0%]  (FALLTHRU)
;;              16 [100.0%]  (FALLTHRU)
;;              20 [100.0%]  (FALLTHRU)
;;              24 [100.0%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u230(6){ }u231(7){ }u232(16){ }u233(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 112
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	
(code_label 177 139 145 27 108 "" [0 uses])
(note 145 177 175 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 175 145 176 27 (set (reg:SI 0 ax)
        (reg:SI 111 [ D.81243 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 111 [ D.81243 ])
        (nil)))
(insn 176 175 144 27 (set (reg:SI 1 dx [+4 ])
        (reg:SI 112 [ D.81243+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 112 [ D.81243+4 ])
        (nil)))
(insn 144 176 0 27 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int main() (main, funcdef_no=5706, decl_uid=72670, symbol_order=3172) (executed once)

*****starting processing of loop 5 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 121, 123
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 2 (0.015)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 2 (0.015)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 3 (0.022)


starting region dump


int main()

Dataflow summary:
def_info->table_size = 80, use_info->table_size = 1183
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={26d,14u} r1={28d,3u} r2={31d,6u} r6={1d,135u} r7={13d,247u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r16={1d,134u} r17={203d,81u} r18={24d} r19={24d} r20={1d,145u,3e} r21={25d} r22={25d} r23={25d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={25d} r30={25d} r31={25d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={24d} r38={24d} r39={24d} r40={24d} r41={24d} r42={24d} r43={24d} r44={24d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r83={3d,4u} r84={1d,2u} r85={1d,1u} r87={2d,3u} r94={2d,6u,1e} r101={2d,6u,1e} r102={2d,2u} r104={2d,5u} r106={2d,2u} r112={1d,14u} r113={1d,1u} r117={1d,7u} r120={3d,1u} r123={2d,4u} r125={2d,4u} r129={2d,3u} r132={2d,3u} r135={3d,9u} r136={4d,11u} r149={1d,2u} r150={1d,2u} r151={3d,4u} r158={1d,1u} r159={2d,5u} r160={1d,2u} r165={4d,8u} r166={1d,2u} r167={3d,4u} r174={1d,1u} r175={2d,5u} r176={1d,2u} r181={5d,13u} r183={1d,1u} r186={3d,6u} r187={3d,7u} r189={4d,8u} r201={1d,1u} r203={5d,13u} r209={2d,8u} r212={3d,1u} r218={1d,1u} r229={3d,1u} r240={1d,1u} r252={5d,4u} r254={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={2d,4u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={2d,3u} r287={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r298={2d,3u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r304={1d,1u} r305={1d,1u} r307={1d,1u} r308={1d,1u} r312={2d,3u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d} r320={1d,1u} r325={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r339={1d,3u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={2d,3u} r346={1d,1u} r347={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={2d,3u} r367={1d,1u} r370={1d,1u} r372={1d,1u} r374={1d,1u} r379={1d,1u} r380={1d,1u} r382={1d,1u} r384={1d,1u} r386={1d,1u} r391={1d,1u} r392={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r403={1d,1u,1e} r404={1d,1u} r406={1d,1u} r409={1d,1u,1e} r410={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u,1e} r418={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r424={1d,1u} r427={1d,2u} r428={1d,1u} r429={3d,3u} r430={3d,2u} r431={3d,3u} r432={3d,2u} r433={1d,2u} r434={1d,6u} r435={1d,2u} r436={1d,6u} r437={1d,2u} r438={1d,6u} r439={1d,1u} r441={1d,1u} r442={1d,2u} r443={1d,1u} r444={1d,2u} r445={1d,1u} r446={1d,2u} r448={1d,3u} r449={4d,8u} r450={2d,3u} r451={5d,8u} r452={1d,1u} r453={1d,1u} r454={1d,1u} r455={1d,1u} 
;;    total ref usage 3292{2140d,1144u,8e} in 492{468 regular + 24 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 8[3,3] 9[4,4] 10[5,5] 11[6,6] 12[7,7] 13[8,8] 14[9,9] 15[10,10] 17[11,15] 18[16,16] 19[17,17] 21[18,18] 22[19,19] 23[20,20] 24[21,21] 25[22,22] 26[23,23] 27[24,24] 28[25,25] 29[26,26] 30[27,27] 31[28,28] 32[29,29] 33[30,30] 34[31,31] 35[32,32] 36[33,33] 37[34,34] 38[35,35] 39[36,36] 40[37,37] 41[38,38] 42[39,39] 43[40,40] 44[41,41] 45[42,42] 46[43,43] 47[44,44] 48[45,45] 49[46,46] 50[47,47] 51[48,48] 52[49,49] 53[50,50] 54[51,51] 55[52,52] 56[53,53] 57[54,54] 58[55,55] 59[56,56] 60[57,57] 61[58,58] 62[59,59] 63[60,60] 64[61,61] 65[62,62] 66[63,63] 67[64,64] 68[65,65] 69[66,66] 70[67,67] 71[68,68] 72[69,69] 73[70,70] 74[71,71] 75[72,72] 76[73,73] 129[74,74] 132[75,75] 414[76,76] 417[77,77] 418[78,78] 420[79,79] 
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 129 132 414 417 418 420
;; live  in  	 129 132
;; live  gen 	 0 [ax] 17 [flags] 129 132 414 417 418 420
;; live  kill	 17 [flags]
;; rd  in  	(2) 129[74],132[75]
;; rd  gen 	(8) 0[0],17[15],129[74],132[75],414[76],417[77],418[78],420[79]
;; rd  kill	(12) 0[0],17[11,12,13,14,15],129[74],132[75],414[76],417[77],418[78],420[79]
;;  UD chains for artificial uses at top

(code_label 939 642 938 121 208 "" [0 uses])
(note 938 939 643 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 643
;;      reg 129 { d74(bb 121 insn 649) }
;;      reg 132 { d75(bb 121 insn 647) }
(insn 643 938 644 121 (set (reg:SI 414 [ *_120 ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 132 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:SI 129 [ D.83222 ])) [21 *_120+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 129 [ D.83222 ])
        (nil)))
;;   UD chains for insn luid 1 uid 644
;;      reg 7 { }
;;      reg 414 { d76(bb 121 insn 643) }
(insn 644 643 645 121 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 414 [ *_120 ])) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 414 [ *_120 ])
        (nil)))
;;   UD chains for insn luid 2 uid 645
;;      reg 7 { }
(insn 645 644 646 121 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*LC1") [flags 0x2]  <var_decl 07609b40 *LC1>)) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 646
;;      reg 7 { }
;;      reg 7 { }
;;      reg 7 { }
(call_insn 646 645 647 121 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZL6printfPKcz") [flags 0x3]  <function_decl 018c8600 printf>) [0 printf S1 A8])
            (const_int 8 [0x8]))) D:\LHX\7.5 contest\t1.cpp:63 648 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
;;   UD chains for insn luid 4 uid 647
;;      reg 132 { d75(bb 121 insn 647) }
(insn 647 646 649 121 (parallel [
            (set (reg/v:SI 132 [ i ])
                (plus:SI (reg/v:SI 132 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:63 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 5 uid 649
(insn 649 647 652 121 (set (reg/f:SI 129 [ D.83222 ])
        (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(int * *)&num]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 652
(insn 652 649 653 121 (set (reg/f:SI 418 [ MEM[(int * *)&num + 4B] ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 653
;;      reg 129 { d74(bb 121 insn 649) }
;;      reg 418 { d78(bb 121 insn 652) }
(insn 653 652 654 121 (parallel [
            (set (reg:SI 417 [ D.83218 ])
                (minus:SI (reg/f:SI 418 [ MEM[(int * *)&num + 4B] ])
                    (reg/f:SI 129 [ D.83222 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_DEAD (reg/f:SI 418 [ MEM[(int * *)&num + 4B] ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 8 uid 654
;;      reg 417 { d77(bb 121 insn 653) }
;;   eq_note reg 417 { d77(bb 121 insn 653) }
(insn 654 653 655 121 (parallel [
            (set (reg:SI 420 [ D.83218 ])
                (ashiftrt:SI (reg:SI 417 [ D.83218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 417 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:SI (reg:SI 417 [ D.83218 ])
                    (const_int 4 [0x4]))
                (nil)))))
;;   UD chains for insn luid 9 uid 655
;;      reg 132 { d75(bb 121 insn 647) }
;;      reg 420 { d79(bb 121 insn 654) }
(insn 655 654 656 121 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 132 [ i ])
            (reg:SI 420 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:63 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 420 [ D.83218 ])
        (nil)))
;;   UD chains for insn luid 10 uid 656
;;      reg 17 { d15(bb 121 insn 655) }
(jump_insn 656 655 943 121 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 943)
            (pc))) D:\LHX\7.5 contest\t1.cpp:63 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 943)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; live  out 	 129 132
;; rd  out 	(2) 129[74],132[75]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 129 132
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 0[0],17[15],129[74],132[75],414[76],417[77],418[78],420[79]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 943 656 942 123 210 "" [1 uses])
(note 942 943 793 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; live  out 	 129 132
;; rd  out 	(2) 129[74],132[75]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 5 ******
Set in insn 645 is invariant (0), cost 0, depends on 
*****starting processing of loop 14 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 76, 77, 78, 79, 80, 81, 125
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 7 (0.051)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 12 (0.088)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 13 (0.096)


starting region dump


int main()

Dataflow summary:
def_info->table_size = 8, use_info->table_size = 1183
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={26d,14u} r1={28d,3u} r2={31d,6u} r6={1d,135u} r7={13d,247u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r16={1d,134u} r17={203d,81u} r18={24d} r19={24d} r20={1d,145u,3e} r21={25d} r22={25d} r23={25d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={25d} r30={25d} r31={25d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={24d} r38={24d} r39={24d} r40={24d} r41={24d} r42={24d} r43={24d} r44={24d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r83={3d,4u} r84={1d,2u} r85={1d,1u} r87={2d,3u} r94={2d,6u,1e} r101={2d,6u,1e} r102={2d,2u} r104={2d,5u} r106={2d,2u} r112={1d,14u} r113={1d,1u} r117={1d,7u} r120={3d,1u} r123={2d,4u} r125={2d,4u} r129={2d,3u} r132={2d,3u} r135={3d,9u} r136={4d,11u} r149={1d,2u} r150={1d,2u} r151={3d,4u} r158={1d,1u} r159={2d,5u} r160={1d,2u} r165={4d,8u} r166={1d,2u} r167={3d,4u} r174={1d,1u} r175={2d,5u} r176={1d,2u} r181={5d,13u} r183={1d,1u} r186={3d,6u} r187={3d,7u} r189={4d,8u} r201={1d,1u} r203={5d,13u} r209={2d,8u} r212={3d,1u} r218={1d,1u} r229={3d,1u} r240={1d,1u} r252={5d,4u} r254={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={2d,4u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={2d,3u} r287={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r298={2d,3u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r304={1d,1u} r305={1d,1u} r307={1d,1u} r308={1d,1u} r312={2d,3u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d} r320={1d,1u} r325={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r339={1d,3u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={2d,3u} r346={1d,1u} r347={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={2d,3u} r367={1d,1u} r370={1d,1u} r372={1d,1u} r374={1d,1u} r379={1d,1u} r380={1d,1u} r382={1d,1u} r384={1d,1u} r386={1d,1u} r391={1d,1u} r392={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r403={1d,1u,1e} r404={1d,1u} r406={1d,1u} r409={1d,1u,1e} r410={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u,1e} r418={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r424={1d,1u} r427={1d,2u} r428={1d,1u} r429={3d,3u} r430={3d,2u} r431={3d,3u} r432={3d,2u} r433={1d,2u} r434={1d,6u} r435={1d,2u} r436={1d,6u} r437={1d,2u} r438={1d,6u} r439={1d,1u} r441={1d,1u} r442={1d,2u} r443={1d,1u} r444={1d,2u} r445={1d,1u} r446={1d,2u} r448={1d,3u} r449={4d,8u} r450={2d,3u} r451={5d,8u} r452={1d,1u} r453={1d,1u} r454={1d,1u} r455={1d,1u} 
;;    total ref usage 3292{2140d,1144u,8e} in 492{468 regular + 24 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3
;;  reg->defs[] map:	17[0,3] 165[4,5] 181[6,6] 218[7,7] 
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u712(6){ }u713(7){ }u714(16){ }u715(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  def 	 17 [flags]
;; live  in  	 165
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(2) 165[4,5]
;; rd  gen 	(1) 17[0]
;; rd  kill	(4) 17[0,1,2,3]
;;  UD chains for artificial uses at top

(code_label 500 888 483 76 162 "" [0 uses])
(note 483 500 484 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 484
;;      reg 112 { }
;;      reg 165 { d5(bb 80 insn 497) d4(bb 79 insn 37) }
(insn 484 483 485 76 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 485
;;      reg 17 { d0(bb 76 insn 484) }
(jump_insn 485 484 840 76 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 495)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; live  out 	 165
;; rd  out 	(2) 165[4,5]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u719(6){ }u720(7){ }u721(16){ }u722(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  def 	 17 [flags]
;; live  in  	 165
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(3) 17[0],165[4,5]
;; rd  gen 	(1) 17[1]
;; rd  kill	(4) 17[0,1,2,3]
;;  UD chains for artificial uses at top

(note 840 485 486 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 486
;;      reg 112 { }
;;      reg 165 { d5(bb 80 insn 497) d4(bb 79 insn 37) }
(insn 486 840 487 77 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 487
;;      reg 17 { d1(bb 77 insn 486) }
(jump_insn 487 486 841 77 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 854)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 854)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; live  out 	 165
;; rd  out 	(2) 165[4,5]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u726(6){ }u727(7){ }u728(16){ }u729(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  def 	 17 [flags]
;; live  in  	 165
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(2) 165[4,5]
;; rd  gen 	(1) 17[2]
;; rd  kill	(4) 17[0,1,2,3]
;;  UD chains for artificial uses at top

(note 841 487 488 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 488
;;      reg 112 { }
;;      reg 165 { d5(bb 80 insn 497) d4(bb 79 insn 37) }
(insn 488 841 489 78 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 489
;;      reg 17 { d2(bb 78 insn 488) }
(jump_insn 489 488 854 78 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 495)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; live  out 	 165
;; rd  out 	(2) 165[4,5]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u733(6){ }u734(7){ }u735(16){ }u736(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 165
;; lr  def 	 165 181 218
;; live  in  	 165
;; live  gen 	 165 181 218
;; live  kill	
;; rd  in  	(2) 165[4,5]
;; rd  gen 	(3) 165[4],181[6],218[7]
;; rd  kill	(4) 165[4,5],181[6],218[7]
;;  UD chains for artificial uses at top

(code_label 854 489 491 79 200 "" [1 uses])
(note 491 854 492 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 492
;;      reg 165 { d5(bb 80 insn 497) d4(bb 79 insn 37) }
(insn 492 491 36 79 (set (reg/f:SI 218 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 36
;;      reg 165 { d5(bb 80 insn 497) d4(bb 79 insn 37) }
(insn 36 492 37 79 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg/f:SI 165 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 165 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 2 uid 37
;;      reg 218 { d7(bb 79 insn 492) }
(insn 37 36 495 79 (set (reg/f:SI 165 [ __i$_M_node ])
        (reg/f:SI 218 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 218 [ __i$_M_node ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; live  out 	 165
;; rd  out 	(1) 165[4]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u740(6){ }u741(7){ }u742(16){ }u743(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 165
;; lr  def 	 165
;; live  in  	 165
;; live  gen 	 165
;; live  kill	
;; rd  in  	(3) 17[0],165[4,5]
;; rd  gen 	(1) 165[5]
;; rd  kill	(2) 165[4,5]
;;  UD chains for artificial uses at top

(code_label 495 37 496 80 159 "" [2 uses])
(note 496 495 497 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 497
;;      reg 165 { d5(bb 80 insn 497) d4(bb 79 insn 37) }
(insn 497 496 498 80 (set (reg/f:SI 165 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; live  out 	 165
;; rd  out 	(1) 165[5]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u745(6){ }u746(7){ }u747(16){ }u748(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 165
;; lr  def 	 17 [flags]
;; live  in  	 165
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(2) 165[4,5]
;; rd  gen 	(1) 17[3]
;; rd  kill	(4) 17[0,1,2,3]
;;  UD chains for artificial uses at top

(code_label 498 497 499 81 161 "" [0 uses])
(note 499 498 501 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 501
;;      reg 165 { d5(bb 80 insn 497) d4(bb 79 insn 37) }
(insn 501 499 502 81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 165 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 502
;;      reg 17 { d3(bb 81 insn 501) }
(jump_insn 502 501 947 81 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 947)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 947)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; live  out 	 165
;; rd  out 	(2) 165[4,5]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 165
;; live  gen 	
;; live  kill	
;; rd  in  	(2) 165[4,5]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 947 502 946 125 212 "" [1 uses])
(note 946 947 503 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; live  out 	 165
;; rd  out 	(2) 165[4,5]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 14 ******
*****starting processing of loop 13 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 55, 56, 57, 58, 59, 60, 126
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 7 (0.051)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 12 (0.088)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 13 (0.096)


starting region dump


int main()

Dataflow summary:
def_info->table_size = 8, use_info->table_size = 1183
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={26d,14u} r1={28d,3u} r2={31d,6u} r6={1d,135u} r7={13d,247u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r16={1d,134u} r17={203d,81u} r18={24d} r19={24d} r20={1d,145u,3e} r21={25d} r22={25d} r23={25d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={25d} r30={25d} r31={25d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={24d} r38={24d} r39={24d} r40={24d} r41={24d} r42={24d} r43={24d} r44={24d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r83={3d,4u} r84={1d,2u} r85={1d,1u} r87={2d,3u} r94={2d,6u,1e} r101={2d,6u,1e} r102={2d,2u} r104={2d,5u} r106={2d,2u} r112={1d,14u} r113={1d,1u} r117={1d,7u} r120={3d,1u} r123={2d,4u} r125={2d,4u} r129={2d,3u} r132={2d,3u} r135={3d,9u} r136={4d,11u} r149={1d,2u} r150={1d,2u} r151={3d,4u} r158={1d,1u} r159={2d,5u} r160={1d,2u} r165={4d,8u} r166={1d,2u} r167={3d,4u} r174={1d,1u} r175={2d,5u} r176={1d,2u} r181={5d,13u} r183={1d,1u} r186={3d,6u} r187={3d,7u} r189={4d,8u} r201={1d,1u} r203={5d,13u} r209={2d,8u} r212={3d,1u} r218={1d,1u} r229={3d,1u} r240={1d,1u} r252={5d,4u} r254={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={2d,4u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={2d,3u} r287={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r298={2d,3u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r304={1d,1u} r305={1d,1u} r307={1d,1u} r308={1d,1u} r312={2d,3u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d} r320={1d,1u} r325={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r339={1d,3u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={2d,3u} r346={1d,1u} r347={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={2d,3u} r367={1d,1u} r370={1d,1u} r372={1d,1u} r374={1d,1u} r379={1d,1u} r380={1d,1u} r382={1d,1u} r384={1d,1u} r386={1d,1u} r391={1d,1u} r392={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r403={1d,1u,1e} r404={1d,1u} r406={1d,1u} r409={1d,1u,1e} r410={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u,1e} r418={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r424={1d,1u} r427={1d,2u} r428={1d,1u} r429={3d,3u} r430={3d,2u} r431={3d,3u} r432={3d,2u} r433={1d,2u} r434={1d,6u} r435={1d,2u} r436={1d,6u} r437={1d,2u} r438={1d,6u} r439={1d,1u} r441={1d,1u} r442={1d,2u} r443={1d,1u} r444={1d,2u} r445={1d,1u} r446={1d,2u} r448={1d,3u} r449={4d,8u} r450={2d,3u} r451={5d,8u} r452={1d,1u} r453={1d,1u} r454={1d,1u} r455={1d,1u} 
;;    total ref usage 3292{2140d,1144u,8e} in 492{468 regular + 24 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3
;;  reg->defs[] map:	17[0,3] 186[4,4] 187[5,6] 201[7,7] 
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u558(6){ }u559(7){ }u560(16){ }u561(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  def 	 17 [flags]
;; live  in  	 187
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(2) 187[5,6]
;; rd  gen 	(1) 17[0]
;; rd  kill	(4) 17[0,1,2,3]
;;  UD chains for artificial uses at top

(code_label 416 889 399 55 151 "" [0 uses])
(note 399 416 400 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 400
;;      reg 117 { }
;;      reg 187 { d6(bb 59 insn 413) d5(bb 58 insn 31) }
(insn 400 399 401 55 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 401
;;      reg 17 { d0(bb 55 insn 400) }
(jump_insn 401 400 829 55 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 411)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 411)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; live  out 	 187
;; rd  out 	(2) 187[5,6]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u565(6){ }u566(7){ }u567(16){ }u568(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  def 	 17 [flags]
;; live  in  	 187
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(3) 17[0],187[5,6]
;; rd  gen 	(1) 17[1]
;; rd  kill	(4) 17[0,1,2,3]
;;  UD chains for artificial uses at top

(note 829 401 402 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 402
;;      reg 117 { }
;;      reg 187 { d6(bb 59 insn 413) d5(bb 58 insn 31) }
(insn 402 829 403 56 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 403
;;      reg 17 { d1(bb 56 insn 402) }
(jump_insn 403 402 830 56 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 853)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 853)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; live  out 	 187
;; rd  out 	(2) 187[5,6]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u572(6){ }u573(7){ }u574(16){ }u575(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  def 	 17 [flags]
;; live  in  	 187
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(2) 187[5,6]
;; rd  gen 	(1) 17[2]
;; rd  kill	(4) 17[0,1,2,3]
;;  UD chains for artificial uses at top

(note 830 403 404 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 404
;;      reg 117 { }
;;      reg 187 { d6(bb 59 insn 413) d5(bb 58 insn 31) }
(insn 404 830 405 57 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 405
;;      reg 17 { d2(bb 57 insn 404) }
(jump_insn 405 404 853 57 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 411)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 411)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; live  out 	 187
;; rd  out 	(2) 187[5,6]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u579(6){ }u580(7){ }u581(16){ }u582(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 186 187 201
;; live  in  	 187
;; live  gen 	 186 187 201
;; live  kill	
;; rd  in  	(2) 187[5,6]
;; rd  gen 	(3) 186[4],187[5],201[7]
;; rd  kill	(4) 186[4],187[5,6],201[7]
;;  UD chains for artificial uses at top

(code_label 853 405 407 58 199 "" [1 uses])
(note 407 853 408 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 408
;;      reg 187 { d6(bb 59 insn 413) d5(bb 58 insn 31) }
(insn 408 407 30 58 (set (reg/f:SI 201 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 30
;;      reg 187 { d6(bb 59 insn 413) d5(bb 58 insn 31) }
(insn 30 408 31 58 (set (reg/f:SI 186 [ __i$_M_node ])
        (reg/f:SI 187 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 187 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 2 uid 31
;;      reg 201 { d7(bb 58 insn 408) }
(insn 31 30 411 58 (set (reg/f:SI 187 [ __i$_M_node ])
        (reg/f:SI 201 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 201 [ __i$_M_node ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; live  out 	 187
;; rd  out 	(1) 187[5]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u586(6){ }u587(7){ }u588(16){ }u589(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 187
;; live  in  	 187
;; live  gen 	 187
;; live  kill	
;; rd  in  	(3) 17[0],187[5,6]
;; rd  gen 	(1) 187[6]
;; rd  kill	(2) 187[5,6]
;;  UD chains for artificial uses at top

(code_label 411 31 412 59 148 "" [2 uses])
(note 412 411 413 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 413
;;      reg 187 { d6(bb 59 insn 413) d5(bb 58 insn 31) }
(insn 413 412 414 59 (set (reg/f:SI 187 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; live  out 	 187
;; rd  out 	(1) 187[6]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u591(6){ }u592(7){ }u593(16){ }u594(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 17 [flags]
;; live  in  	 187
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(2) 187[5,6]
;; rd  gen 	(1) 17[3]
;; rd  kill	(4) 17[0,1,2,3]
;;  UD chains for artificial uses at top

(code_label 414 413 415 60 150 "" [0 uses])
(note 415 414 417 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 417
;;      reg 187 { d6(bb 59 insn 413) d5(bb 58 insn 31) }
(insn 417 415 418 60 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 187 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 418
;;      reg 17 { d3(bb 60 insn 417) }
(jump_insn 418 417 949 60 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 949)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 949)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; live  out 	 187
;; rd  out 	(2) 187[5,6]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 187
;; live  gen 	
;; live  kill	
;; rd  in  	(2) 187[5,6]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 949 418 948 126 213 "" [1 uses])
(note 948 949 419 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; live  out 	 187
;; rd  out 	(2) 187[5,6]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 13 ******
*****starting processing of loop 12 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 33, 34, 35, 36, 37, 38, 127
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 7 (0.051)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 12 (0.088)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 13 (0.096)


starting region dump


int main()

Dataflow summary:
def_info->table_size = 8, use_info->table_size = 1183
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={26d,14u} r1={28d,3u} r2={31d,6u} r6={1d,135u} r7={13d,247u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r16={1d,134u} r17={203d,81u} r18={24d} r19={24d} r20={1d,145u,3e} r21={25d} r22={25d} r23={25d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={25d} r30={25d} r31={25d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={24d} r38={24d} r39={24d} r40={24d} r41={24d} r42={24d} r43={24d} r44={24d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r83={3d,4u} r84={1d,2u} r85={1d,1u} r87={2d,3u} r94={2d,6u,1e} r101={2d,6u,1e} r102={2d,2u} r104={2d,5u} r106={2d,2u} r112={1d,14u} r113={1d,1u} r117={1d,7u} r120={3d,1u} r123={2d,4u} r125={2d,4u} r129={2d,3u} r132={2d,3u} r135={3d,9u} r136={4d,11u} r149={1d,2u} r150={1d,2u} r151={3d,4u} r158={1d,1u} r159={2d,5u} r160={1d,2u} r165={4d,8u} r166={1d,2u} r167={3d,4u} r174={1d,1u} r175={2d,5u} r176={1d,2u} r181={5d,13u} r183={1d,1u} r186={3d,6u} r187={3d,7u} r189={4d,8u} r201={1d,1u} r203={5d,13u} r209={2d,8u} r212={3d,1u} r218={1d,1u} r229={3d,1u} r240={1d,1u} r252={5d,4u} r254={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={2d,4u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={2d,3u} r287={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r298={2d,3u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r304={1d,1u} r305={1d,1u} r307={1d,1u} r308={1d,1u} r312={2d,3u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d} r320={1d,1u} r325={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r339={1d,3u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={2d,3u} r346={1d,1u} r347={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={2d,3u} r367={1d,1u} r370={1d,1u} r372={1d,1u} r374={1d,1u} r379={1d,1u} r380={1d,1u} r382={1d,1u} r384={1d,1u} r386={1d,1u} r391={1d,1u} r392={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r403={1d,1u,1e} r404={1d,1u} r406={1d,1u} r409={1d,1u,1e} r410={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u,1e} r418={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r424={1d,1u} r427={1d,2u} r428={1d,1u} r429={3d,3u} r430={3d,2u} r431={3d,3u} r432={3d,2u} r433={1d,2u} r434={1d,6u} r435={1d,2u} r436={1d,6u} r437={1d,2u} r438={1d,6u} r439={1d,1u} r441={1d,1u} r442={1d,2u} r443={1d,1u} r444={1d,2u} r445={1d,1u} r446={1d,2u} r448={1d,3u} r449={4d,8u} r450={2d,3u} r451={5d,8u} r452={1d,1u} r453={1d,1u} r454={1d,1u} r455={1d,1u} 
;;    total ref usage 3292{2140d,1144u,8e} in 492{468 regular + 24 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3
;;  reg->defs[] map:	17[0,3] 183[4,4] 189[5,6] 203[7,7] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u383(6){ }u384(7){ }u385(16){ }u386(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  def 	 17 [flags]
;; live  in  	 189
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(2) 189[5,6]
;; rd  gen 	(1) 17[0]
;; rd  kill	(4) 17[0,1,2,3]
;;  UD chains for artificial uses at top

(code_label 320 890 303 33 139 "" [0 uses])
(note 303 320 304 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 304
;;      reg 112 { }
;;      reg 189 { d6(bb 37 insn 317) d5(bb 36 insn 25) }
(insn 304 303 305 33 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 305
;;      reg 17 { d0(bb 33 insn 304) }
(jump_insn 305 304 818 33 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 315)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; live  out 	 189
;; rd  out 	(2) 189[5,6]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u390(6){ }u391(7){ }u392(16){ }u393(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  def 	 17 [flags]
;; live  in  	 189
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(3) 17[0],189[5,6]
;; rd  gen 	(1) 17[1]
;; rd  kill	(4) 17[0,1,2,3]
;;  UD chains for artificial uses at top

(note 818 305 306 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 306
;;      reg 112 { }
;;      reg 189 { d6(bb 37 insn 317) d5(bb 36 insn 25) }
(insn 306 818 307 34 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 307
;;      reg 17 { d1(bb 34 insn 306) }
(jump_insn 307 306 819 34 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 852)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 852)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; live  out 	 189
;; rd  out 	(2) 189[5,6]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u397(6){ }u398(7){ }u399(16){ }u400(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  def 	 17 [flags]
;; live  in  	 189
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(2) 189[5,6]
;; rd  gen 	(1) 17[2]
;; rd  kill	(4) 17[0,1,2,3]
;;  UD chains for artificial uses at top

(note 819 307 308 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 308
;;      reg 112 { }
;;      reg 189 { d6(bb 37 insn 317) d5(bb 36 insn 25) }
(insn 308 819 309 35 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 309
;;      reg 17 { d2(bb 35 insn 308) }
(jump_insn 309 308 852 35 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 315)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; live  out 	 189
;; rd  out 	(2) 189[5,6]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u404(6){ }u405(7){ }u406(16){ }u407(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 189
;; lr  def 	 183 189 203
;; live  in  	 189
;; live  gen 	 183 189 203
;; live  kill	
;; rd  in  	(2) 189[5,6]
;; rd  gen 	(3) 183[4],189[5],203[7]
;; rd  kill	(4) 183[4],189[5,6],203[7]
;;  UD chains for artificial uses at top

(code_label 852 309 311 36 198 "" [1 uses])
(note 311 852 312 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 312
;;      reg 189 { d6(bb 37 insn 317) d5(bb 36 insn 25) }
(insn 312 311 24 36 (set (reg/f:SI 183 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 24
;;      reg 189 { d6(bb 37 insn 317) d5(bb 36 insn 25) }
(insn 24 312 25 36 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg/f:SI 189 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 189 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 2 uid 25
;;      reg 183 { d4(bb 36 insn 312) }
(insn 25 24 315 36 (set (reg/f:SI 189 [ __i$_M_node ])
        (reg/f:SI 183 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 183 [ __i$_M_node ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; live  out 	 189
;; rd  out 	(1) 189[5]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u411(6){ }u412(7){ }u413(16){ }u414(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 189
;; lr  def 	 189
;; live  in  	 189
;; live  gen 	 189
;; live  kill	
;; rd  in  	(3) 17[0],189[5,6]
;; rd  gen 	(1) 189[6]
;; rd  kill	(2) 189[5,6]
;;  UD chains for artificial uses at top

(code_label 315 25 316 37 136 "" [2 uses])
(note 316 315 317 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 317
;;      reg 189 { d6(bb 37 insn 317) d5(bb 36 insn 25) }
(insn 317 316 318 37 (set (reg/f:SI 189 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; live  out 	 189
;; rd  out 	(1) 189[6]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u416(6){ }u417(7){ }u418(16){ }u419(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 189
;; lr  def 	 17 [flags]
;; live  in  	 189
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(2) 189[5,6]
;; rd  gen 	(1) 17[3]
;; rd  kill	(4) 17[0,1,2,3]
;;  UD chains for artificial uses at top

(code_label 318 317 319 38 138 "" [0 uses])
(note 319 318 321 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 321
;;      reg 189 { d6(bb 37 insn 317) d5(bb 36 insn 25) }
(insn 321 319 322 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 189 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 322
;;      reg 17 { d3(bb 38 insn 321) }
(jump_insn 322 321 951 38 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 951)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 951)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; live  out 	 189
;; rd  out 	(2) 189[5,6]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 189
;; live  gen 	
;; live  kill	
;; rd  in  	(2) 189[5,6]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 951 322 950 127 214 "" [1 uses])
(note 950 951 323 127 [bb 127] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; live  out 	 189
;; rd  out 	(2) 189[5,6]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 12 ******
*****starting processing of loop 6 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 106, 107, 108, 109, 110, 111, 112, 118, 119, 125, 126, 127
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 91 ( 0.67)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 184 (  1.4)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 238 (  1.8)


starting region dump


int main()

Dataflow summary:
def_info->table_size = 1029, use_info->table_size = 1183
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={26d,14u} r1={28d,3u} r2={31d,6u} r6={1d,135u} r7={13d,247u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r16={1d,134u} r17={203d,81u} r18={24d} r19={24d} r20={1d,145u,3e} r21={25d} r22={25d} r23={25d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={25d} r30={25d} r31={25d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={24d} r38={24d} r39={24d} r40={24d} r41={24d} r42={24d} r43={24d} r44={24d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r83={3d,4u} r84={1d,2u} r85={1d,1u} r87={2d,3u} r94={2d,6u,1e} r101={2d,6u,1e} r102={2d,2u} r104={2d,5u} r106={2d,2u} r112={1d,14u} r113={1d,1u} r117={1d,7u} r120={3d,1u} r123={2d,4u} r125={2d,4u} r129={2d,3u} r132={2d,3u} r135={3d,9u} r136={4d,11u} r149={1d,2u} r150={1d,2u} r151={3d,4u} r158={1d,1u} r159={2d,5u} r160={1d,2u} r165={4d,8u} r166={1d,2u} r167={3d,4u} r174={1d,1u} r175={2d,5u} r176={1d,2u} r181={5d,13u} r183={1d,1u} r186={3d,6u} r187={3d,7u} r189={4d,8u} r201={1d,1u} r203={5d,13u} r209={2d,8u} r212={3d,1u} r218={1d,1u} r229={3d,1u} r240={1d,1u} r252={5d,4u} r254={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={2d,4u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={2d,3u} r287={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r298={2d,3u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r304={1d,1u} r305={1d,1u} r307={1d,1u} r308={1d,1u} r312={2d,3u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d} r320={1d,1u} r325={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r339={1d,3u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={2d,3u} r346={1d,1u} r347={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={2d,3u} r367={1d,1u} r370={1d,1u} r372={1d,1u} r374={1d,1u} r379={1d,1u} r380={1d,1u} r382={1d,1u} r384={1d,1u} r386={1d,1u} r391={1d,1u} r392={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r403={1d,1u,1e} r404={1d,1u} r406={1d,1u} r409={1d,1u,1e} r410={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u,1e} r418={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r424={1d,1u} r427={1d,2u} r428={1d,1u} r429={3d,3u} r430={3d,2u} r431={3d,3u} r432={3d,2u} r433={1d,2u} r434={1d,6u} r435={1d,2u} r436={1d,6u} r437={1d,2u} r438={1d,6u} r439={1d,1u} r441={1d,1u} r442={1d,2u} r443={1d,1u} r444={1d,2u} r445={1d,1u} r446={1d,2u} r448={1d,3u} r449={4d,8u} r450={2d,3u} r451={5d,8u} r452={1d,1u} r453={1d,1u} r454={1d,1u} r455={1d,1u} 
;;    total ref usage 3292{2140d,1144u,8e} in 492{468 regular + 24 call} insns.
;; Reaching defs:
;;  sparse invalidated 	17
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932
;;  reg->defs[] map:	0[0,11] 1[12,26] 2[27,41] 7[42,47] 8[48,59] 9[60,71] 10[72,83] 11[84,95] 12[96,107] 13[108,119] 14[120,131] 15[132,143] 17[144,236] 18[237,248] 19[249,260] 21[261,272] 22[273,284] 23[285,296] 24[297,308] 25[309,320] 26[321,332] 27[333,344] 28[345,356] 29[357,368] 30[369,380] 31[381,392] 32[393,404] 33[405,416] 34[417,428] 35[429,440] 36[441,452] 37[453,464] 38[465,476] 39[477,488] 40[489,500] 41[501,512] 42[513,524] 43[525,536] 44[537,548] 45[549,560] 46[561,572] 47[573,584] 48[585,596] 49[597,608] 50[609,620] 51[621,632] 52[633,644] 53[645,656] 54[657,668] 55[669,680] 56[681,692] 57[693,704] 58[705,716] 59[717,728] 60[729,740] 61[741,752] 62[753,764] 63[765,776] 64[777,788] 65[789,800] 66[801,812] 67[813,824] 68[825,836] 69[837,848] 70[849,860] 71[861,872] 72[873,884] 73[885,896] 74[897,908] 75[909,920] 76[921,932] 83[933,933] 106[934,934] 112[935,935] 113[936,936] 117[937,937] 120[938,940] 123[941,941] 165[942,945] 181[946,950] 183[951,951] 186[952,954] 187[955,957] 189[958,960] 201[961,961] 203[962,966] 209[967,968] 212[969,971] 218[972,972] 229[973,975] 254[976,976] 258[977,977] 339[978,978] 340[979,979] 341[980,980] 342[981,981] 343[982,982] 344[983,983] 345[984,985] 346[986,986] 347[987,987] 352[988,988] 354[989,989] 356[990,990] 361[991,991] 362[992,992] 363[993,993] 364[994,994] 365[995,995] 366[996,997] 367[998,998] 370[999,999] 372[1000,1000] 374[1001,1001] 379[1002,1002] 380[1003,1003] 382[1004,1004] 384[1005,1005] 386[1006,1006] 391[1007,1007] 392[1008,1008] 421[1009,1009] 422[1010,1010] 424[1011,1011] 427[1012,1012] 428[1013,1013] 433[1014,1014] 434[1015,1015] 435[1016,1016] 436[1017,1017] 437[1018,1018] 438[1019,1019] 441[1020,1020] 442[1021,1021] 443[1022,1022] 444[1023,1023] 445[1024,1024] 446[1025,1025] 448[1026,1026] 450[1027,1027] 451[1028,1028] 
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u343(6){ }u344(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u345(16){ }u346(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 123 136 189 450
;; lr  def 	 17 [flags] 112 113 339 340 341 342 343 344 345 346 347 427 428
;; live  in  	 7 [sp] 83 106 123 189 450
;; live  gen 	 17 [flags] 112 113 339 340 341 342 343 344 345 346 347 427 428
;; live  kill	 17 [flags]
;; rd  in  	(8) 7[43,45,47],83[933],106[934],123[941],189[960],450[1027]
;; rd  gen 	(14) 17[151],112[935],113[936],339[978],340[979],341[980],342[981],343[982],344[983],345[985],346[986],347[987],427[1012],428[1013]
;; rd  kill	(12) 112[935],113[936],339[978],340[979],341[980],342[981],343[982],344[983],346[986],347[987],427[1012],428[1013]
;;  UD chains for artificial uses at top

(code_label 575 899 280 31 170 "" [0 uses])
(note 280 575 283 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 283
;;      reg 123 { d941(bb 96 insn 567) }
(insn 283 280 284 31 (parallel [
            (set (reg:SI 339)
                (plus:SI (reg/v:SI 123 [ i ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 284
;;      reg 339 { d978(bb 31 insn 283) }
(insn 284 283 285 31 (set (reg:SI 341)
        (mem:SI (plus:SI (mult:SI (reg:SI 339)
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 pre S4 A64])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 285
;;      reg 136 { }
;;      reg 341 { d980(bb 31 insn 284) }
(insn 285 284 286 31 (parallel [
            (set (reg:SI 340)
                (mult:SI (reg:SI 341)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 341)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 286
;;      reg 339 { d978(bb 31 insn 283) }
(insn 286 285 287 31 (set (reg:SI 343)
        (mem:SI (plus:SI (mult:SI (reg:SI 339)
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                        (const_int 4 [0x4])))) [34 pre S4 A32])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 287
;;      reg 136 { }
;;      reg 343 { d982(bb 31 insn 286) }
(insn 287 286 288 31 (parallel [
            (set (reg:SI 342)
                (mult:SI (reg:SI 343)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 343)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 288
;;      reg 340 { d979(bb 31 insn 285) }
;;      reg 342 { d981(bb 31 insn 287) }
(insn 288 287 289 31 (parallel [
            (set (reg:SI 344)
                (plus:SI (reg:SI 340)
                    (reg:SI 342)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 342)
        (expr_list:REG_DEAD (reg:SI 340)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 6 uid 289
;;      reg 136 { }
;;      reg 339 { d978(bb 31 insn 283) }
(insn 289 288 290 31 (parallel [
            (set (reg:DI 345 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg:SI 339)
                                    (const_int 8 [0x8]))
                                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 pre S4 A64]))
                    (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 339)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 7 uid 290
;;      reg 344 { d983(bb 31 insn 288) }
;;      reg 345 { d984(bb 31 insn 289) }
(insn 290 289 291 31 (parallel [
            (set (reg:SI 346)
                (plus:SI (reg:SI 344)
                    (subreg:SI (reg:DI 345 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 344)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 8 uid 291
;;      reg 345 read/write { d984(bb 31 insn 289) }
;;      reg 346 { d986(bb 31 insn 290) }
(insn 291 290 293 31 (set (subreg:SI (reg:DI 345 [ D.83220 ]) 4)
        (reg:SI 346)) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 346)
        (nil)))
;;   UD chains for insn luid 9 uid 293
;;      reg 106 { d934(bb 96 insn 569) }
(insn 293 291 294 31 (set (reg:DI 347)
        (mem:DI (plus:SI (mult:SI (reg:SI 106 [ D.83218 ])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 pre S8 A64])) D:\LHX\7.5 contest\t1.cpp:50 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:SI 106 [ D.83218 ])
        (nil)))
;;   UD chains for insn luid 10 uid 294
;;      reg 345 { d985(bb 31 insn 291) d984(bb 31 insn 289) }
;;      reg 347 { d987(bb 31 insn 293) }
(insn 294 293 296 31 (parallel [
            (set (reg/v:DI 112 [ t1 ])
                (minus:DI (reg:DI 347)
                    (reg:DI 345 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 259 {*subdi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 347)
        (expr_list:REG_DEAD (reg:DI 345 [ D.83220 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 11 uid 296
;;      reg 123 { d941(bb 96 insn 567) }
(insn 296 294 863 31 (set (reg:DI 113 [ D.83220 ])
        (mem:DI (plus:SI (mult:SI (reg/v:SI 123 [ i ])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) [34 suf S8 A64])) D:\LHX\7.5 contest\t1.cpp:51 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 12 uid 863
;;      reg 450 { d1027(bb 96 insn 568) }
(insn 863 296 864 31 (set (reg:SI 427 [ D.83220 ])
        (mem:SI (plus:SI (mult:SI (reg:SI 450)
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) [34 suf S4 A64])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 13 uid 864
;;      reg 450 { d1027(bb 96 insn 568) }
(insn 864 863 300 31 (set (reg:SI 428 [ D.83220+4 ])
        (mem:SI (plus:SI (mult:SI (reg:SI 450)
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                        (const_int 4 [0x4])))) [34 suf S4 A32])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 450)
        (nil)))
;;   UD chains for insn luid 14 uid 300
;;      reg 189 { d960(bb 97 insn 574) }
(insn 300 864 301 31 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 189 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 15 uid 301
;;      reg 17 { d151(bb 31 insn 300) }
(jump_insn 301 300 302 31 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 793)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 793)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428
;; live  out 	 7 [sp] 83 112 113 123 189 427 428
;; rd  out 	(10) 7[43,45,47],83[933],112[935],113[936],123[941],189[960],427[1012],428[1013]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u379(6){ }u380(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u381(16){ }u382(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 203
;; live  in  	 7 [sp] 83 112 113 123 189 427 428
;; live  gen 	 203
;; live  kill	
;; rd  in  	(20) 7[43,45,47],17[151],83[933],112[935],113[936],123[941],189[960],339[978],340[979],341[980],342[981],343[982],344[983],345[985],346[986],347[987],427[1012],428[1013]
;; rd  gen 	(1) 203[962]
;; rd  kill	(5) 203[962,963,964,965,966]
;;  UD chains for artificial uses at top

(note 302 301 890 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 890
(insn 890 302 320 32 (set (reg/f:SI 203 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 189 203 427 428
;; rd  out 	(11) 7[43,45,47],83[933],112[935],113[936],123[941],189[960],203[962],427[1012],428[1013]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u383(6){ }u384(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u385(16){ }u386(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 189 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(14) 7[43,45,47],83[933],112[935],113[936],123[941],189[958,959,960],203[962,963],427[1012],428[1013]
;; rd  gen 	(1) 17[152]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 320 890 303 33 139 "" [0 uses])
(note 303 320 304 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 304
;;      reg 112 { d935(bb 31 insn 294) }
;;      reg 189 { d960(bb 97 insn 574) d959(bb 37 insn 317) d958(bb 36 insn 25) }
(insn 304 303 305 33 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 305
;;      reg 17 { d152(bb 33 insn 304) }
(jump_insn 305 304 818 33 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 315)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 189 203 427 428
;; rd  out 	(14) 7[43,45,47],83[933],112[935],113[936],123[941],189[958,959,960],203[962,963],427[1012],428[1013]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u390(6){ }u391(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u392(16){ }u393(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 189 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(14) 7[43,45,47],83[933],112[935],113[936],123[941],189[958,959,960],203[962,963],427[1012],428[1013]
;; rd  gen 	(1) 17[153]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 818 305 306 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 306
;;      reg 112 { d935(bb 31 insn 294) }
;;      reg 189 { d960(bb 97 insn 574) d959(bb 37 insn 317) d958(bb 36 insn 25) }
(insn 306 818 307 34 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 307
;;      reg 17 { d153(bb 34 insn 306) }
(jump_insn 307 306 819 34 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 852)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 852)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 189 203 427 428
;; rd  out 	(14) 7[43,45,47],83[933],112[935],113[936],123[941],189[958,959,960],203[962,963],427[1012],428[1013]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u397(6){ }u398(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u399(16){ }u400(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 189 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(14) 7[43,45,47],83[933],112[935],113[936],123[941],189[958,959,960],203[962,963],427[1012],428[1013]
;; rd  gen 	(1) 17[154]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 819 307 308 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 308
;;      reg 112 { d935(bb 31 insn 294) }
;;      reg 189 { d960(bb 97 insn 574) d959(bb 37 insn 317) d958(bb 36 insn 25) }
(insn 308 819 309 35 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 309
;;      reg 17 { d154(bb 35 insn 308) }
(jump_insn 309 308 852 35 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 315)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 189 203 427 428
;; rd  out 	(14) 7[43,45,47],83[933],112[935],113[936],123[941],189[958,959,960],203[962,963],427[1012],428[1013]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u404(6){ }u405(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u406(16){ }u407(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 189
;; lr  def 	 183 189 203
;; live  in  	 7 [sp] 83 112 113 123 189 427 428
;; live  gen 	 183 189 203
;; live  kill	
;; rd  in  	(14) 7[43,45,47],83[933],112[935],113[936],123[941],189[958,959,960],203[962,963],427[1012],428[1013]
;; rd  gen 	(3) 183[951],189[958],203[963]
;; rd  kill	(9) 183[951],189[958,959,960],203[962,963,964,965,966]
;;  UD chains for artificial uses at top

(code_label 852 309 311 36 198 "" [1 uses])
(note 311 852 312 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 312
;;      reg 189 { d960(bb 97 insn 574) d959(bb 37 insn 317) d958(bb 36 insn 25) }
(insn 312 311 24 36 (set (reg/f:SI 183 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 24
;;      reg 189 { d960(bb 97 insn 574) d959(bb 37 insn 317) d958(bb 36 insn 25) }
(insn 24 312 25 36 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg/f:SI 189 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 189 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 2 uid 25
;;      reg 183 { d951(bb 36 insn 312) }
(insn 25 24 315 36 (set (reg/f:SI 189 [ __i$_M_node ])
        (reg/f:SI 183 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 183 [ __i$_M_node ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 189 203 427 428
;; rd  out 	(11) 7[43,45,47],83[933],112[935],113[936],123[941],189[958],203[963],427[1012],428[1013]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u411(6){ }u412(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u413(16){ }u414(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 189
;; lr  def 	 189
;; live  in  	 7 [sp] 83 112 113 123 189 203 427 428
;; live  gen 	 189
;; live  kill	
;; rd  in  	(14) 7[43,45,47],83[933],112[935],113[936],123[941],189[958,959,960],203[962,963],427[1012],428[1013]
;; rd  gen 	(1) 189[959]
;; rd  kill	(3) 189[958,959,960]
;;  UD chains for artificial uses at top

(code_label 315 25 316 37 136 "" [2 uses])
(note 316 315 317 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 317
;;      reg 189 { d960(bb 97 insn 574) d959(bb 37 insn 317) d958(bb 36 insn 25) }
(insn 317 316 318 37 (set (reg/f:SI 189 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 189 203 427 428
;; rd  out 	(12) 7[43,45,47],83[933],112[935],113[936],123[941],189[959],203[962,963],427[1012],428[1013]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u416(6){ }u417(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u418(16){ }u419(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 189
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 189 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(13) 7[43,45,47],83[933],112[935],113[936],123[941],189[958,959],203[962,963],427[1012],428[1013]
;; rd  gen 	(1) 17[155]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 318 317 319 38 138 "" [0 uses])
(note 319 318 321 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 321
;;      reg 189 { d959(bb 37 insn 317) d958(bb 36 insn 25) }
(insn 321 319 322 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 189 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 322
;;      reg 17 { d155(bb 38 insn 321) }
(jump_insn 322 321 951 38 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 951)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 951)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 189 203 427 428
;; rd  out 	(13) 7[43,45,47],83[933],112[935],113[936],123[941],189[958,959],203[962,963],427[1012],428[1013]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u422(6){ }u423(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u424(16){ }u425(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(13) 7[43,45,47],83[933],112[935],113[936],123[941],189[958,959],203[962,963],427[1012],428[1013]
;; rd  gen 	(1) 17[156]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 323 950 324 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 324
;;      reg 203 { d963(bb 36 insn 24) d962(bb 32 insn 890) }
(insn 324 323 325 39 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 203 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 325
;;      reg 17 { d156(bb 39 insn 324) }
(jump_insn 325 324 326 39 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 671 (nil)))
 -> 661)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 203 427 428
;; rd  out 	(11) 7[43,45,47],83[933],112[935],113[936],123[941],203[962,963],427[1012],428[1013]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u429(6){ }u430(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u431(16){ }u432(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 203
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(11) 7[43,45,47],83[933],112[935],113[936],123[941],203[962,963],427[1012],428[1013]
;; rd  gen 	(1) 17[157]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 326 325 327 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 327
;;      reg 112 { d935(bb 31 insn 294) }
;;      reg 203 { d963(bb 36 insn 24) d962(bb 32 insn 890) }
(insn 327 326 328 40 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 328
;;      reg 17 { d157(bb 40 insn 327) }
(jump_insn 328 327 821 40 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 661)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 203 427 428
;; rd  out 	(11) 7[43,45,47],83[933],112[935],113[936],123[941],203[962,963],427[1012],428[1013]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u436(6){ }u437(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u438(16){ }u439(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 203
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(11) 7[43,45,47],83[933],112[935],113[936],123[941],203[962,963],427[1012],428[1013]
;; rd  gen 	(1) 17[158]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 821 328 329 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 329
;;      reg 112 { d935(bb 31 insn 294) }
;;      reg 203 { d963(bb 36 insn 24) d962(bb 32 insn 890) }
(insn 329 821 330 41 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 330
;;      reg 17 { d158(bb 41 insn 329) }
(jump_insn 330 329 822 41 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 381)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 381)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 203 427 428
;; rd  out 	(11) 7[43,45,47],83[933],112[935],113[936],123[941],203[962,963],427[1012],428[1013]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u443(6){ }u444(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u445(16){ }u446(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 203
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(11) 7[43,45,47],83[933],112[935],113[936],123[941],203[962,963],427[1012],428[1013]
;; rd  gen 	(1) 17[159]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 822 330 331 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 331
;;      reg 112 { d935(bb 31 insn 294) }
;;      reg 203 { d963(bb 36 insn 24) d962(bb 32 insn 890) }
(insn 331 822 332 42 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 332
;;      reg 17 { d159(bb 42 insn 331) }
(jump_insn 332 331 678 42 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 661)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 203 427 428
;; rd  out 	(11) 7[43,45,47],83[933],112[935],113[936],123[941],203[962,963],427[1012],428[1013]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u450(6){ }u451(7){ d43(bb 107 insn 674) }u452(16){ }u453(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 437
;; lr  def 	 17 [flags] 352
;; live  in  	 7 [sp] 83 112 113 123 203 427 428 437 438
;; live  gen 	 17 [flags] 352
;; live  kill	
;; rd  in  	(10) 7[43],83[933],112[935],113[936],123[941],203[966],427[1012],428[1013],437[1018],438[1019]
;; rd  gen 	(2) 17[161],352[988]
;; rd  kill	(1) 352[988]
;;  UD chains for artificial uses at top

(code_label 678 332 337 43 176 "" [1 uses])
(note 337 678 338 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 338
;;      reg 437 { d1018(bb 107 insn 871) }
(insn 338 337 339 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 437 [ __res ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 437 [ __res ])
        (nil)))
;;   UD chains for insn luid 1 uid 339
;;      reg 17 { d160(bb 43 insn 338) }
(insn 339 338 340 43 (set (reg:QI 352 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 340
;;      reg 352 { d988(bb 43 insn 339) }
(insn 340 339 341 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 352 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 352 [ D.83221 ])
        (nil)))
;;   UD chains for insn luid 3 uid 341
;;      reg 17 { d161(bb 43 insn 340) }
(jump_insn 341 340 824 43 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 801)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 507 (nil)))
 -> 801)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438
;; live  out 	 7 [sp] 83 112 113 123 203 427 428 438
;; rd  out 	(9) 7[43],83[933],112[935],113[936],123[941],203[966],427[1012],428[1013],438[1019]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u458(6){ }u459(7){ d43(bb 107 insn 674) }u460(16){ }u461(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438
;; lr  def 	 17 [flags] 354
;; live  in  	 7 [sp] 83 112 113 123 203 427 428 438
;; live  gen 	 17 [flags] 354
;; live  kill	
;; rd  in  	(9) 7[43],83[933],112[935],113[936],123[941],203[966],427[1012],428[1013],438[1019]
;; rd  gen 	(2) 17[163],354[989]
;; rd  kill	(1) 354[989]
;;  UD chains for artificial uses at top

(note 824 341 342 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 342
;;      reg 438 { d1019(bb 107 insn 872) }
(insn 342 824 343 44 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 438 [ __res+4 ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 343
;;      reg 17 { d162(bb 44 insn 342) }
(insn 343 342 344 44 (set (reg:QI 354 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 344
;;      reg 354 { d989(bb 44 insn 343) }
(insn 344 343 345 44 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 354 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 354 [ D.83221 ])
        (nil)))
;;   UD chains for insn luid 3 uid 345
;;      reg 17 { d163(bb 44 insn 344) }
(jump_insn 345 344 346 44 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 801)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 534 (nil)))
 -> 801)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438
;; live  out 	 7 [sp] 83 112 113 123 203 427 428 438
;; rd  out 	(9) 7[43],83[933],112[935],113[936],123[941],203[966],427[1012],428[1013],438[1019]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u466(6){ }u467(7){ d43(bb 107 insn 674) }u468(16){ }u469(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203 438
;; lr  def 	 17 [flags] 120 441 442
;; live  in  	 7 [sp] 83 112 113 123 203 427 428 438
;; live  gen 	 17 [flags] 120 441 442
;; live  kill	
;; rd  in  	(9) 7[43],83[933],112[935],113[936],123[941],203[966],427[1012],428[1013],438[1019]
;; rd  gen 	(4) 17[164],120[938],441[1020],442[1021]
;; rd  kill	(5) 120[938,939,940],441[1020],442[1021]
;;  UD chains for artificial uses at top

(note 346 345 347 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 347
(insn 347 346 865 45 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 865
;;      reg 203 { d966(bb 107 insn 666) }
(insn 865 347 866 45 (set (reg:SI 441 [ MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ])
        (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_205 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 866
;;      reg 203 { d966(bb 107 insn 666) }
(insn 866 865 349 45 (set (reg:SI 442 [+4 ])
        (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_205 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 349
;;      reg 438 { d1019(bb 107 insn 872) }
;;      reg 442 { d1021(bb 45 insn 866) }
(insn 349 866 350 45 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 442 [+4 ])
            (mem:SI (plus:SI (reg:SI 438 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 4 uid 350
;;      reg 17 { d164(bb 45 insn 349) }
(jump_insn 350 349 825 45 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 358)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 442
;; live  out 	 7 [sp] 83 112 113 120 123 203 427 428 438 441 442
;; rd  out 	(12) 7[43],83[933],112[935],113[936],120[938],123[941],203[966],427[1012],428[1013],438[1019],441[1020],442[1021]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u475(6){ }u476(7){ d43(bb 107 insn 674) }u477(16){ }u478(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 442
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438 442
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 120 123 203 427 428 438 441 442
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(12) 7[43],83[933],112[935],113[936],120[938],123[941],203[966],427[1012],428[1013],438[1019],441[1020],442[1021]
;; rd  gen 	(1) 17[165]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 825 350 351 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 351
;;      reg 438 { d1019(bb 107 insn 872) }
;;      reg 442 { d1021(bb 45 insn 866) }
(insn 351 825 352 46 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 442 [+4 ])
            (mem:SI (plus:SI (reg:SI 438 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 442 [+4 ])
        (nil)))
;;   UD chains for insn luid 1 uid 352
;;      reg 17 { d165(bb 46 insn 351) }
(jump_insn 352 351 826 46 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 355)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 355)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441
;; live  out 	 7 [sp] 83 112 113 120 123 203 427 428 438 441
;; rd  out 	(11) 7[43],83[933],112[935],113[936],120[938],123[941],203[966],427[1012],428[1013],438[1019],441[1020]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u482(6){ }u483(7){ d43(bb 107 insn 674) }u484(16){ }u485(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438 441
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 120 123 203 427 428 438 441
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(11) 7[43],83[933],112[935],113[936],120[938],123[941],203[966],427[1012],428[1013],438[1019],441[1020]
;; rd  gen 	(1) 17[166]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 826 352 353 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 353
;;      reg 438 { d1019(bb 107 insn 872) }
;;      reg 441 { d1020(bb 45 insn 865) }
(insn 353 826 354 47 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 441 [ MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ])
            (mem:SI (plus:SI (reg:SI 438 [ __res+4 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 441 [ MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ])
        (nil)))
;;   UD chains for insn luid 1 uid 354
;;      reg 17 { d166(bb 47 insn 353) }
(jump_insn 354 353 355 47 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 358)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438
;; live  out 	 7 [sp] 83 112 113 120 123 203 427 428 438
;; rd  out 	(10) 7[43],83[933],112[935],113[936],120[938],123[941],203[966],427[1012],428[1013],438[1019]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u489(6){ }u490(7){ d43(bb 107 insn 674) }u491(16){ }u492(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 120
;; live  in  	 7 [sp] 83 112 113 123 203 427 428 438
;; live  gen 	 120
;; live  kill	
;; rd  in  	(11) 7[43],83[933],112[935],113[936],120[938],123[941],203[966],427[1012],428[1013],438[1019],441[1020]
;; rd  gen 	(1) 120[939]
;; rd  kill	(3) 120[938,939,940]
;;  UD chains for artificial uses at top

(code_label 355 354 827 48 144 "" [1 uses])
(note 827 355 356 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 356
(insn 356 827 801 48 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438
;; live  out 	 7 [sp] 83 112 113 120 123 203 427 428 438
;; rd  out 	(10) 7[43],83[933],112[935],113[936],120[939],123[941],203[966],427[1012],428[1013],438[1019]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u493(6){ }u494(7){ d43(bb 107 insn 674) }u495(16){ }u496(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 120
;; live  in  	 7 [sp] 83 112 113 123 203 427 428 438
;; live  gen 	 120
;; live  kill	
;; rd  in  	(9) 7[43],83[933],112[935],113[936],123[941],203[966],427[1012],428[1013],438[1019]
;; rd  gen 	(1) 120[940]
;; rd  kill	(3) 120[938,939,940]
;;  UD chains for artificial uses at top

(code_label 801 356 800 49 192 "" [2 uses])
(note 800 801 27 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 27
(insn 27 800 358 49 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438
;; live  out 	 7 [sp] 83 112 113 120 123 203 427 428 438
;; rd  out 	(10) 7[43],83[933],112[935],113[936],120[940],123[941],203[966],427[1012],428[1013],438[1019]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u497(6){ }u498(7){ d43(bb 107 insn 674) }u499(16){ }u500(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120 203 438
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 356 361 362
;; live  in  	 7 [sp] 83 112 113 120 123 203 427 428 438
;; live  gen 	 356 361 362
;; live  kill	 17 [flags]
;; rd  in  	(14) 7[43],83[933],112[935],113[936],120[938,939,940],123[941],203[966],427[1012],428[1013],438[1019],441[1020],442[1021]
;; rd  gen 	(3) 356[990],361[991],362[992]
;; rd  kill	(3) 356[990],361[991],362[992]
;;  UD chains for artificial uses at top

(code_label 358 27 359 50 142 "" [2 uses])
(note 359 358 360 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 360
;;      reg 7 { d43(bb 107 insn 674) }
(insn 360 359 361 50 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 361
;;      reg 7 { d43(bb 107 insn 674) }
;;      reg 438 { d1019(bb 107 insn 872) }
(insn 361 360 362 50 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 438 [ __res+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 438 [ __res+4 ])
        (nil)))
;;   UD chains for insn luid 2 uid 362
;;      reg 7 { d43(bb 107 insn 674) }
;;      reg 203 { d966(bb 107 insn 666) }
(insn 362 361 363 50 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 203 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 363
;;      reg 120 { d940(bb 49 insn 27) d939(bb 48 insn 356) d938(bb 45 insn 347) }
(insn 363 362 364 50 (set (reg:SI 356 [ __insert_left ])
        (zero_extend:SI (reg/v:QI 120 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 120 [ __insert_left ])
        (nil)))
;;   UD chains for insn luid 4 uid 364
;;      reg 7 { d43(bb 107 insn 674) }
;;      reg 356 { d990(bb 50 insn 363) }
(insn 364 363 365 50 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 356 [ __insert_left ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 356 [ __insert_left ])
        (nil)))
;;   UD chains for insn luid 5 uid 365
;;      reg 7 { d43(bb 107 insn 674) }
;;      reg 7 { d43(bb 107 insn 674) }
;;      reg 7 { d43(bb 107 insn 674) }
;;      reg 7 { d43(bb 107 insn 674) }
;;      reg 7 { d43(bb 107 insn 674) }
(call_insn 365 364 371 50 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
;;   UD chains for insn luid 6 uid 371
(insn 371 365 372 50 (set (reg:SI 362 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 372
;;      reg 362 { d992(bb 50 insn 371) }
(insn 372 371 373 50 (parallel [
            (set (reg:SI 361 [ D.83223 ])
                (plus:SI (reg:SI 362 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 362 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 8 uid 373
;;      reg 361 { d991(bb 50 insn 372) }
(insn 373 372 376 50 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 361 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 361 [ D.83223 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 203 427 428
;; rd  out 	(8) 7[43],83[933],112[935],113[936],123[941],203[966],427[1012],428[1013]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u518(6){ }u519(7){ d43(bb 107 insn 674) }u520(16){ }u521(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203 437
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 203
;; live  in  	 7 [sp] 83 112 113 123 203 427 428 437
;; live  gen 	 203
;; live  kill	
;; rd  in  	(10) 7[43],83[933],112[935],113[936],123[941],203[966],427[1012],428[1013],437[1018],438[1019]
;; rd  gen 	(1) 203[964]
;; rd  kill	(5) 203[962,963,964,965,966]
;;  UD chains for artificial uses at top

(note 376 373 377 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 377
;;      reg 7 { d43(bb 107 insn 674) }
;;      reg 203 { d966(bb 107 insn 666) }
(insn 377 376 378 51 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 203 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 203 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 1 uid 378
;;      reg 7 { d43(bb 107 insn 674) }
;;      reg 7 { d43(bb 107 insn 674) }
(call_insn 378 377 28 51 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;   UD chains for insn luid 2 uid 28
;;      reg 437 { d1018(bb 107 insn 871) }
(insn 28 378 381 51 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg:SI 437 [ __res ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 437 [ __res ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 203 427 428
;; rd  out 	(8) 7[43],83[933],112[935],113[936],123[941],203[964],427[1012],428[1013]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u527(6){ }u528(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u529(16){ }u530(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(13) 7[43,45,47],83[933],112[935],113[936],123[941],203[962,963,964,966],427[1012],428[1013]
;; rd  gen 	(1) 17[170]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 381 28 382 52 141 "" [1 uses])
(note 382 381 383 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 383
;;      reg 203 { d966(bb 107 insn 666) d964(bb 51 insn 28) d963(bb 36 insn 24) d962(bb 32 insn 890) }
(insn 383 382 384 52 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_351 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/f:SI 203 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 1 uid 384
;;      reg 17 { d170(bb 52 insn 383) }
(jump_insn 384 383 385 52 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 721)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 721)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428
;; live  out 	 7 [sp] 83 112 113 123 427 428
;; rd  out 	(9) 7[43,45,47],83[933],112[935],113[936],123[941],427[1012],428[1013]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u533(6){ }u534(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u535(16){ }u536(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 136 427 428
;; lr  def 	 17 [flags] 117 187 363 364 365 366 367 448
;; live  in  	 7 [sp] 83 112 113 123 427 428
;; live  gen 	 17 [flags] 117 187 363 364 365 366 367 448
;; live  kill	 17 [flags]
;; rd  in  	(9) 7[43,45,47],83[933],112[935],113[936],123[941],427[1012],428[1013]
;; rd  gen 	(9) 17[177],117[937],187[955],363[993],364[994],365[995],366[997],367[998],448[1026]
;; rd  kill	(9) 117[937],187[955,956,957],363[993],364[994],365[995],367[998],448[1026]
;;  UD chains for artificial uses at top

(note 385 384 386 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 386
;;      reg 136 { }
;;      reg 428 { d1013(bb 31 insn 864) }
(insn 386 385 387 53 (parallel [
            (set (reg:SI 363)
                (mult:SI (reg:SI 428 [ D.83220+4 ])
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 428 [ D.83220+4 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 1 uid 387
;;      reg 136 { }
;;      reg 427 { d1012(bb 31 insn 863) }
(insn 387 386 388 53 (parallel [
            (set (reg:SI 364)
                (mult:SI (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
                    (reg:SI 427 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 388
;;      reg 363 { d993(bb 53 insn 386) }
;;      reg 364 { d994(bb 53 insn 387) }
(insn 388 387 389 53 (parallel [
            (set (reg:SI 365)
                (plus:SI (reg:SI 363)
                    (reg:SI 364)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 364)
        (expr_list:REG_DEAD (reg:SI 363)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 3 uid 389
;;      reg 136 { }
;;      reg 427 { d1012(bb 31 insn 863) }
(insn 389 388 390 53 (parallel [
            (set (reg:DI 366 [ D.83220 ])
                (mult:DI (zero_extend:DI (reg:SI 427 [ D.83220 ]))
                    (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 427 [ D.83220 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 390
;;      reg 365 { d995(bb 53 insn 388) }
;;      reg 366 { d996(bb 53 insn 389) }
(insn 390 389 391 53 (parallel [
            (set (reg:SI 367)
                (plus:SI (reg:SI 365)
                    (subreg:SI (reg:DI 366 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 365)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 391
;;      reg 366 read/write { d996(bb 53 insn 389) }
;;      reg 367 { d998(bb 53 insn 390) }
(insn 391 390 393 53 (set (subreg:SI (reg:DI 366 [ D.83220 ]) 4)
        (reg:SI 367)) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 367)
        (nil)))
;;   UD chains for insn luid 6 uid 393
;;      reg 113 { d936(bb 31 insn 296) }
;;      reg 366 { d997(bb 53 insn 391) d996(bb 53 insn 389) }
(insn 393 391 395 53 (parallel [
            (set (reg/v:DI 117 [ t2 ])
                (minus:DI (reg:DI 113 [ D.83220 ])
                    (reg:DI 366 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 259 {*subdi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 366 [ D.83220 ])
        (expr_list:REG_DEAD (reg:DI 113 [ D.83220 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 7 uid 395
(insn 395 393 906 53 (set (reg/f:SI 448 [ __i$_M_node ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 906
;;      reg 448 { d1026(bb 53 insn 395) }
(insn 906 395 396 53 (set (reg/f:SI 187 [ __i$_M_node ])
        (reg/f:SI 448 [ __i$_M_node ])) -1
     (nil))
;;   UD chains for insn luid 9 uid 396
;;      reg 448 { d1026(bb 53 insn 395) }
(insn 396 906 397 53 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 448 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 10 uid 397
;;      reg 17 { d177(bb 53 insn 396) }
(jump_insn 397 396 398 53 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 803)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 803)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448
;; live  out 	 7 [sp] 83 112 117 123 187 448
;; rd  out 	(9) 7[43,45,47],83[933],112[935],117[937],123[941],187[955],448[1026]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u554(6){ }u555(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u556(16){ }u557(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 186
;; live  in  	 7 [sp] 83 112 117 123 187 448
;; live  gen 	 186
;; live  kill	
;; rd  in  	(9) 7[43,45,47],83[933],112[935],117[937],123[941],187[955],448[1026]
;; rd  gen 	(1) 186[952]
;; rd  kill	(3) 186[952,953,954]
;;  UD chains for artificial uses at top

(note 398 397 889 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 889
(insn 889 398 416 54 (set (reg/f:SI 186 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 186 187 448
;; rd  out 	(10) 7[43,45,47],83[933],112[935],117[937],123[941],186[952],187[955],448[1026]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u558(6){ }u559(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u560(16){ }u561(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 186 187 448
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(13) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],187[955,956,957],448[1026]
;; rd  gen 	(1) 17[178]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 416 889 399 55 151 "" [0 uses])
(note 399 416 400 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 400
;;      reg 117 { d937(bb 53 insn 393) }
;;      reg 187 { d957(bb 59 insn 413) d956(bb 58 insn 31) d955(bb 53 insn 906) }
(insn 400 399 401 55 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 401
;;      reg 17 { d178(bb 55 insn 400) }
(jump_insn 401 400 829 55 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 411)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 411)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 186 187 448
;; rd  out 	(13) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],187[955,956,957],448[1026]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u565(6){ }u566(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u567(16){ }u568(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 186 187 448
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(13) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],187[955,956,957],448[1026]
;; rd  gen 	(1) 17[179]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 829 401 402 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 402
;;      reg 117 { d937(bb 53 insn 393) }
;;      reg 187 { d957(bb 59 insn 413) d956(bb 58 insn 31) d955(bb 53 insn 906) }
(insn 402 829 403 56 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 403
;;      reg 17 { d179(bb 56 insn 402) }
(jump_insn 403 402 830 56 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 853)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 853)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 186 187 448
;; rd  out 	(13) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],187[955,956,957],448[1026]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u572(6){ }u573(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u574(16){ }u575(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 186 187 448
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(13) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],187[955,956,957],448[1026]
;; rd  gen 	(1) 17[180]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 830 403 404 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 404
;;      reg 117 { d937(bb 53 insn 393) }
;;      reg 187 { d957(bb 59 insn 413) d956(bb 58 insn 31) d955(bb 53 insn 906) }
(insn 404 830 405 57 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 405
;;      reg 17 { d180(bb 57 insn 404) }
(jump_insn 405 404 853 57 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 411)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 411)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 186 187 448
;; rd  out 	(13) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],187[955,956,957],448[1026]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u579(6){ }u580(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u581(16){ }u582(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 186 187 201
;; live  in  	 7 [sp] 83 112 117 123 187 448
;; live  gen 	 186 187 201
;; live  kill	
;; rd  in  	(13) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],187[955,956,957],448[1026]
;; rd  gen 	(3) 186[953],187[956],201[961]
;; rd  kill	(7) 186[952,953,954],187[955,956,957],201[961]
;;  UD chains for artificial uses at top

(code_label 853 405 407 58 199 "" [1 uses])
(note 407 853 408 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 408
;;      reg 187 { d957(bb 59 insn 413) d956(bb 58 insn 31) d955(bb 53 insn 906) }
(insn 408 407 30 58 (set (reg/f:SI 201 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 30
;;      reg 187 { d957(bb 59 insn 413) d956(bb 58 insn 31) d955(bb 53 insn 906) }
(insn 30 408 31 58 (set (reg/f:SI 186 [ __i$_M_node ])
        (reg/f:SI 187 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 187 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 2 uid 31
;;      reg 201 { d961(bb 58 insn 408) }
(insn 31 30 411 58 (set (reg/f:SI 187 [ __i$_M_node ])
        (reg/f:SI 201 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 201 [ __i$_M_node ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 186 187 448
;; rd  out 	(10) 7[43,45,47],83[933],112[935],117[937],123[941],186[953],187[956],448[1026]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u586(6){ }u587(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u588(16){ }u589(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 187
;; live  in  	 7 [sp] 83 112 117 123 186 187 448
;; live  gen 	 187
;; live  kill	
;; rd  in  	(13) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],187[955,956,957],448[1026]
;; rd  gen 	(1) 187[957]
;; rd  kill	(3) 187[955,956,957]
;;  UD chains for artificial uses at top

(code_label 411 31 412 59 148 "" [2 uses])
(note 412 411 413 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 413
;;      reg 187 { d957(bb 59 insn 413) d956(bb 58 insn 31) d955(bb 53 insn 906) }
(insn 413 412 414 59 (set (reg/f:SI 187 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 186 187 448
;; rd  out 	(11) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],187[957],448[1026]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u591(6){ }u592(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u593(16){ }u594(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 186 187 448
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(12) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],187[956,957],448[1026]
;; rd  gen 	(1) 17[181]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 414 413 415 60 150 "" [0 uses])
(note 415 414 417 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 417
;;      reg 187 { d957(bb 59 insn 413) d956(bb 58 insn 31) }
(insn 417 415 418 60 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 187 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 418
;;      reg 17 { d181(bb 60 insn 417) }
(jump_insn 418 417 949 60 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 949)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 949)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 186 187 448
;; rd  out 	(12) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],187[956,957],448[1026]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u597(6){ }u598(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u599(16){ }u600(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 186 448
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(12) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],187[956,957],448[1026]
;; rd  gen 	(1) 17[182]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 419 948 420 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 420
;;      reg 186 { d953(bb 58 insn 30) d952(bb 54 insn 889) }
(insn 420 419 421 61 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 186 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 421
;;      reg 17 { d182(bb 61 insn 420) }
(jump_insn 421 420 422 61 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 662 (nil)))
 -> 685)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; live  out 	 7 [sp] 83 112 117 123 186 448
;; rd  out 	(10) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],448[1026]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u604(6){ }u605(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u606(16){ }u607(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 186
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 186 448
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(10) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],448[1026]
;; rd  gen 	(1) 17[183]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 422 421 423 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 423
;;      reg 117 { d937(bb 53 insn 393) }
;;      reg 186 { d953(bb 58 insn 30) d952(bb 54 insn 889) }
(insn 423 422 424 62 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 186 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 424
;;      reg 17 { d183(bb 62 insn 423) }
(jump_insn 424 423 832 62 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 685)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; live  out 	 7 [sp] 83 112 117 123 186 448
;; rd  out 	(10) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],448[1026]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u611(6){ }u612(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u613(16){ }u614(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 186
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 186 448
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(10) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],448[1026]
;; rd  gen 	(1) 17[184]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 832 424 425 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 425
;;      reg 117 { d937(bb 53 insn 393) }
;;      reg 186 { d953(bb 58 insn 30) d952(bb 54 insn 889) }
(insn 425 832 426 63 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 186 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 426
;;      reg 17 { d184(bb 63 insn 425) }
(jump_insn 426 425 833 63 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 767)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 767)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; live  out 	 7 [sp] 83 112 117 123 186 448
;; rd  out 	(10) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],448[1026]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u618(6){ }u619(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u620(16){ }u621(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 186
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 186 448
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(10) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],448[1026]
;; rd  gen 	(1) 17[185]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 833 426 427 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 427
;;      reg 117 { d937(bb 53 insn 393) }
;;      reg 186 { d953(bb 58 insn 30) d952(bb 54 insn 889) }
(insn 427 833 428 64 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 186 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 428
;;      reg 17 { d185(bb 64 insn 427) }
(jump_insn 428 427 702 64 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 685)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; live  out 	 7 [sp] 83 112 117 123 186 448
;; rd  out 	(10) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],448[1026]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u625(6){ }u626(7){ d45(bb 109 insn 698) }u627(16){ }u628(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435 436
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 435
;; lr  def 	 17 [flags] 370
;; live  in  	 7 [sp] 83 112 123 209 435 436
;; live  gen 	 17 [flags] 370
;; live  kill	
;; rd  in  	(7) 7[45],83[933],112[935],123[941],209[968],435[1016],436[1017]
;; rd  gen 	(2) 17[187],370[999]
;; rd  kill	(1) 370[999]
;;  UD chains for artificial uses at top

(code_label 702 428 433 65 178 "" [1 uses])
(note 433 702 434 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 434
;;      reg 435 { d1016(bb 109 insn 873) }
(insn 434 433 435 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 435 [ __res ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 435 [ __res ])
        (nil)))
;;   UD chains for insn luid 1 uid 435
;;      reg 17 { d186(bb 65 insn 434) }
(insn 435 434 436 65 (set (reg:QI 370 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 436
;;      reg 370 { d999(bb 65 insn 435) }
(insn 436 435 437 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 370 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 370 [ D.83221 ])
        (nil)))
;;   UD chains for insn luid 3 uid 437
;;      reg 17 { d187(bb 65 insn 436) }
(jump_insn 437 436 835 65 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 811)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 507 (nil)))
 -> 811)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436
;; live  out 	 7 [sp] 83 112 123 209 436
;; rd  out 	(6) 7[45],83[933],112[935],123[941],209[968],436[1017]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d45(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u633(6){ }u634(7){ d45(bb 109 insn 698) }u635(16){ }u636(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 436
;; lr  def 	 17 [flags] 372
;; live  in  	 7 [sp] 83 112 123 209 436
;; live  gen 	 17 [flags] 372
;; live  kill	
;; rd  in  	(6) 7[45],83[933],112[935],123[941],209[968],436[1017]
;; rd  gen 	(2) 17[189],372[1000]
;; rd  kill	(1) 372[1000]
;;  UD chains for artificial uses at top

(note 835 437 438 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 438
;;      reg 436 { d1017(bb 109 insn 874) }
(insn 438 835 439 66 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 436 [ __res+4 ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 439
;;      reg 17 { d188(bb 66 insn 438) }
(insn 439 438 440 66 (set (reg:QI 372 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 440
;;      reg 372 { d1000(bb 66 insn 439) }
(insn 440 439 441 66 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 372 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 372 [ D.83221 ])
        (nil)))
;;   UD chains for insn luid 3 uid 441
;;      reg 17 { d189(bb 66 insn 440) }
(jump_insn 441 440 442 66 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 811)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 534 (nil)))
 -> 811)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436
;; live  out 	 7 [sp] 83 112 123 209 436
;; rd  out 	(6) 7[45],83[933],112[935],123[941],209[968],436[1017]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d45(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u641(6){ }u642(7){ d45(bb 109 insn 698) }u643(16){ }u644(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 436
;; lr  def 	 17 [flags] 212 443 444
;; live  in  	 7 [sp] 83 112 123 209 436
;; live  gen 	 17 [flags] 212 443 444
;; live  kill	
;; rd  in  	(6) 7[45],83[933],112[935],123[941],209[968],436[1017]
;; rd  gen 	(4) 17[190],212[969],443[1022],444[1023]
;; rd  kill	(5) 212[969,970,971],443[1022],444[1023]
;;  UD chains for artificial uses at top

(note 442 441 443 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 443
(insn 443 442 867 67 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 867
;;      reg 209 { d968(bb 109 insn 690) }
(insn 867 443 868 67 (set (reg:SI 443 [ MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ])
        (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_241 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 868
;;      reg 209 { d968(bb 109 insn 690) }
(insn 868 867 445 67 (set (reg:SI 444 [+4 ])
        (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_241 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 445
;;      reg 436 { d1017(bb 109 insn 874) }
;;      reg 444 { d1023(bb 67 insn 868) }
(insn 445 868 446 67 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 444 [+4 ])
            (mem:SI (plus:SI (reg:SI 436 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 4 uid 446
;;      reg 17 { d190(bb 67 insn 445) }
(jump_insn 446 445 836 67 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 454)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443 444
;; live  out 	 7 [sp] 83 112 123 209 212 436 443 444
;; rd  out 	(9) 7[45],83[933],112[935],123[941],209[968],212[969],436[1017],443[1022],444[1023]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d45(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u650(6){ }u651(7){ d45(bb 109 insn 698) }u652(16){ }u653(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443 444
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 436 444
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 209 212 436 443 444
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(9) 7[45],83[933],112[935],123[941],209[968],212[969],436[1017],443[1022],444[1023]
;; rd  gen 	(1) 17[191]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 836 446 447 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 447
;;      reg 436 { d1017(bb 109 insn 874) }
;;      reg 444 { d1023(bb 67 insn 868) }
(insn 447 836 448 68 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 444 [+4 ])
            (mem:SI (plus:SI (reg:SI 436 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 444 [+4 ])
        (nil)))
;;   UD chains for insn luid 1 uid 448
;;      reg 17 { d191(bb 68 insn 447) }
(jump_insn 448 447 837 68 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 451)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 451)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443
;; live  out 	 7 [sp] 83 112 123 209 212 436 443
;; rd  out 	(8) 7[45],83[933],112[935],123[941],209[968],212[969],436[1017],443[1022]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d45(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u657(6){ }u658(7){ d45(bb 109 insn 698) }u659(16){ }u660(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 436 443
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 209 212 436 443
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(8) 7[45],83[933],112[935],123[941],209[968],212[969],436[1017],443[1022]
;; rd  gen 	(1) 17[192]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 837 448 449 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 449
;;      reg 436 { d1017(bb 109 insn 874) }
;;      reg 443 { d1022(bb 67 insn 867) }
(insn 449 837 450 69 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 443 [ MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ])
            (mem:SI (plus:SI (reg:SI 436 [ __res+4 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 443 [ MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ])
        (nil)))
;;   UD chains for insn luid 1 uid 450
;;      reg 17 { d192(bb 69 insn 449) }
(jump_insn 450 449 451 69 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 454)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436
;; live  out 	 7 [sp] 83 112 123 209 212 436
;; rd  out 	(7) 7[45],83[933],112[935],123[941],209[968],212[969],436[1017]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d45(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u664(6){ }u665(7){ d45(bb 109 insn 698) }u666(16){ }u667(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 7 [sp] 83 112 123 209 436
;; live  gen 	 212
;; live  kill	
;; rd  in  	(8) 7[45],83[933],112[935],123[941],209[968],212[969],436[1017],443[1022]
;; rd  gen 	(1) 212[970]
;; rd  kill	(3) 212[969,970,971]
;;  UD chains for artificial uses at top

(code_label 451 450 838 70 156 "" [1 uses])
(note 838 451 452 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 452
(insn 452 838 811 70 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436
;; live  out 	 7 [sp] 83 112 123 209 212 436
;; rd  out 	(7) 7[45],83[933],112[935],123[941],209[968],212[970],436[1017]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d45(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u668(6){ }u669(7){ d45(bb 109 insn 698) }u670(16){ }u671(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 7 [sp] 83 112 123 209 436
;; live  gen 	 212
;; live  kill	
;; rd  in  	(6) 7[45],83[933],112[935],123[941],209[968],436[1017]
;; rd  gen 	(1) 212[971]
;; rd  kill	(3) 212[969,970,971]
;;  UD chains for artificial uses at top

(code_label 811 452 810 71 195 "" [2 uses])
(note 810 811 33 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 33
(insn 33 810 454 71 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436
;; live  out 	 7 [sp] 83 112 123 209 212 436
;; rd  out 	(7) 7[45],83[933],112[935],123[941],209[968],212[971],436[1017]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d45(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u672(6){ }u673(7){ d45(bb 109 insn 698) }u674(16){ }u675(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 212 436
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 374 379 380
;; live  in  	 7 [sp] 83 112 123 209 212 436
;; live  gen 	 374 379 380
;; live  kill	 17 [flags]
;; rd  in  	(11) 7[45],83[933],112[935],123[941],209[968],212[969,970,971],436[1017],443[1022],444[1023]
;; rd  gen 	(3) 374[1001],379[1002],380[1003]
;; rd  kill	(3) 374[1001],379[1002],380[1003]
;;  UD chains for artificial uses at top

(code_label 454 33 455 72 154 "" [2 uses])
(note 455 454 456 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 456
;;      reg 7 { d45(bb 109 insn 698) }
(insn 456 455 457 72 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 457
;;      reg 7 { d45(bb 109 insn 698) }
;;      reg 436 { d1017(bb 109 insn 874) }
(insn 457 456 458 72 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 436 [ __res+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 436 [ __res+4 ])
        (nil)))
;;   UD chains for insn luid 2 uid 458
;;      reg 7 { d45(bb 109 insn 698) }
;;      reg 209 { d968(bb 109 insn 690) }
(insn 458 457 459 72 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 209 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 459
;;      reg 212 { d971(bb 71 insn 33) d970(bb 70 insn 452) d969(bb 67 insn 443) }
(insn 459 458 460 72 (set (reg:SI 374 [ __insert_left ])
        (zero_extend:SI (reg/v:QI 212 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 212 [ __insert_left ])
        (nil)))
;;   UD chains for insn luid 4 uid 460
;;      reg 7 { d45(bb 109 insn 698) }
;;      reg 374 { d1001(bb 72 insn 459) }
(insn 460 459 461 72 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 374 [ __insert_left ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 374 [ __insert_left ])
        (nil)))
;;   UD chains for insn luid 5 uid 461
;;      reg 7 { d45(bb 109 insn 698) }
;;      reg 7 { d45(bb 109 insn 698) }
;;      reg 7 { d45(bb 109 insn 698) }
;;      reg 7 { d45(bb 109 insn 698) }
;;      reg 7 { d45(bb 109 insn 698) }
(call_insn 461 460 467 72 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
;;   UD chains for insn luid 6 uid 467
(insn 467 461 468 72 (set (reg:SI 380 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 468
;;      reg 380 { d1003(bb 72 insn 467) }
(insn 468 467 469 72 (parallel [
            (set (reg:SI 379 [ D.83223 ])
                (plus:SI (reg:SI 380 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 380 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 8 uid 469
;;      reg 379 { d1002(bb 72 insn 468) }
(insn 469 468 472 72 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 379 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 379 [ D.83223 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209
;; live  out 	 7 [sp] 83 112 123 209
;; rd  out 	(5) 7[45],83[933],112[935],123[941],209[968]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d45(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u693(6){ }u694(7){ d45(bb 109 insn 698) }u695(16){ }u696(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 435
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 209
;; live  in  	 7 [sp] 83 112 123 209 435
;; live  gen 	 209
;; live  kill	
;; rd  in  	(7) 7[45],83[933],112[935],123[941],209[968],435[1016],436[1017]
;; rd  gen 	(1) 209[967]
;; rd  kill	(2) 209[967,968]
;;  UD chains for artificial uses at top

(note 472 469 473 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 473
;;      reg 7 { d45(bb 109 insn 698) }
;;      reg 209 { d968(bb 109 insn 690) }
(insn 473 472 474 73 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 209 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 209 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 1 uid 474
;;      reg 7 { d45(bb 109 insn 698) }
;;      reg 7 { d45(bb 109 insn 698) }
(call_insn 474 473 34 73 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;   UD chains for insn luid 2 uid 34
;;      reg 435 { d1016(bb 109 insn 873) }
(insn 34 474 475 73 (set (reg/f:SI 209 [ __i$_M_node ])
        (reg:SI 435 [ __res ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 435 [ __res ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209
;; live  out 	 7 [sp] 83 112 123 209
;; rd  out 	(5) 7[45],83[933],112[935],123[941],209[967]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d45(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u702(6){ }u703(7){ d45(bb 109 insn 698) }u704(16){ }u705(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 209
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(6) 7[45],83[933],112[935],123[941],209[967,968]
;; rd  gen 	(1) 17[196]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 475 34 476 74 157 "" [0 uses])
(note 476 475 477 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 477
;;      reg 209 { d968(bb 109 insn 690) d967(bb 73 insn 34) }
(insn 477 476 478 74 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_368 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/f:SI 209 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 1 uid 478
;;      reg 17 { d196(bb 74 insn 477) }
(jump_insn 478 477 713 74 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 709)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 709)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136
;; live  out 	 7 [sp] 83 112 123
;; rd  out 	(4) 7[45],83[933],112[935],123[941]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d45(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u708(6){ }u709(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u710(16){ }u711(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 181
;; live  in  	 7 [sp] 83 112 123 165
;; live  gen 	 181
;; live  kill	
;; rd  in  	(8) 7[43,45,47],83[933],112[935],123[941],165[944,945]
;; rd  gen 	(1) 181[946]
;; rd  kill	(5) 181[946,947,948,949,950]
;;  UD chains for artificial uses at top

(code_label 713 478 482 75 180 "" [1 uses])
(note 482 713 888 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 888
(insn 888 482 500 75 (set (reg/f:SI 181 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 165 181
;; rd  out 	(9) 7[43,45,47],83[933],112[935],123[941],165[944,945],181[946]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u712(6){ }u713(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u714(16){ }u715(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 165 181
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(12) 7[43,45,47],83[933],112[935],123[941],165[942,943,944,945],181[946,947]
;; rd  gen 	(1) 17[197]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 500 888 483 76 162 "" [0 uses])
(note 483 500 484 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 484
;;      reg 112 { d935(bb 31 insn 294) }
;;      reg 165 { d945(bb 118 insn 891) d944(bb 110 insn 712) d943(bb 80 insn 497) d942(bb 79 insn 37) }
(insn 484 483 485 76 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 485
;;      reg 17 { d197(bb 76 insn 484) }
(jump_insn 485 484 840 76 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 495)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 165 181
;; rd  out 	(12) 7[43,45,47],83[933],112[935],123[941],165[942,943,944,945],181[946,947]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u719(6){ }u720(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u721(16){ }u722(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 165 181
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(12) 7[43,45,47],83[933],112[935],123[941],165[942,943,944,945],181[946,947]
;; rd  gen 	(1) 17[198]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 840 485 486 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 486
;;      reg 112 { d935(bb 31 insn 294) }
;;      reg 165 { d945(bb 118 insn 891) d944(bb 110 insn 712) d943(bb 80 insn 497) d942(bb 79 insn 37) }
(insn 486 840 487 77 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 487
;;      reg 17 { d198(bb 77 insn 486) }
(jump_insn 487 486 841 77 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 854)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 854)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 165 181
;; rd  out 	(12) 7[43,45,47],83[933],112[935],123[941],165[942,943,944,945],181[946,947]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u726(6){ }u727(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u728(16){ }u729(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 165 181
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(12) 7[43,45,47],83[933],112[935],123[941],165[942,943,944,945],181[946,947]
;; rd  gen 	(1) 17[199]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 841 487 488 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 488
;;      reg 112 { d935(bb 31 insn 294) }
;;      reg 165 { d945(bb 118 insn 891) d944(bb 110 insn 712) d943(bb 80 insn 497) d942(bb 79 insn 37) }
(insn 488 841 489 78 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 489
;;      reg 17 { d199(bb 78 insn 488) }
(jump_insn 489 488 854 78 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 495)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 165 181
;; rd  out 	(12) 7[43,45,47],83[933],112[935],123[941],165[942,943,944,945],181[946,947]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u733(6){ }u734(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u735(16){ }u736(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 165
;; lr  def 	 165 181 218
;; live  in  	 7 [sp] 83 112 123 165
;; live  gen 	 165 181 218
;; live  kill	
;; rd  in  	(12) 7[43,45,47],83[933],112[935],123[941],165[942,943,944,945],181[946,947]
;; rd  gen 	(3) 165[942],181[947],218[972]
;; rd  kill	(10) 165[942,943,944,945],181[946,947,948,949,950],218[972]
;;  UD chains for artificial uses at top

(code_label 854 489 491 79 200 "" [1 uses])
(note 491 854 492 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 492
;;      reg 165 { d945(bb 118 insn 891) d944(bb 110 insn 712) d943(bb 80 insn 497) d942(bb 79 insn 37) }
(insn 492 491 36 79 (set (reg/f:SI 218 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 36
;;      reg 165 { d945(bb 118 insn 891) d944(bb 110 insn 712) d943(bb 80 insn 497) d942(bb 79 insn 37) }
(insn 36 492 37 79 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg/f:SI 165 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 165 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 2 uid 37
;;      reg 218 { d972(bb 79 insn 492) }
(insn 37 36 495 79 (set (reg/f:SI 165 [ __i$_M_node ])
        (reg/f:SI 218 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 218 [ __i$_M_node ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 165 181
;; rd  out 	(8) 7[43,45,47],83[933],112[935],123[941],165[942],181[947]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u740(6){ }u741(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u742(16){ }u743(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 165
;; lr  def 	 165
;; live  in  	 7 [sp] 83 112 123 165 181
;; live  gen 	 165
;; live  kill	
;; rd  in  	(12) 7[43,45,47],83[933],112[935],123[941],165[942,943,944,945],181[946,947]
;; rd  gen 	(1) 165[943]
;; rd  kill	(4) 165[942,943,944,945]
;;  UD chains for artificial uses at top

(code_label 495 37 496 80 159 "" [2 uses])
(note 496 495 497 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 497
;;      reg 165 { d945(bb 118 insn 891) d944(bb 110 insn 712) d943(bb 80 insn 497) d942(bb 79 insn 37) }
(insn 497 496 498 80 (set (reg/f:SI 165 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 165 181
;; rd  out 	(9) 7[43,45,47],83[933],112[935],123[941],165[943],181[946,947]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u745(6){ }u746(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u747(16){ }u748(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 165
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 165 181
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(10) 7[43,45,47],83[933],112[935],123[941],165[942,943],181[946,947]
;; rd  gen 	(1) 17[200]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 498 497 499 81 161 "" [0 uses])
(note 499 498 501 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 501
;;      reg 165 { d943(bb 80 insn 497) d942(bb 79 insn 37) }
(insn 501 499 502 81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 165 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 502
;;      reg 17 { d200(bb 81 insn 501) }
(jump_insn 502 501 947 81 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 947)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 947)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 165 181
;; rd  out 	(10) 7[43,45,47],83[933],112[935],123[941],165[942,943],181[946,947]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u751(6){ }u752(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u753(16){ }u754(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 181
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(10) 7[43,45,47],83[933],112[935],123[941],165[942,943],181[946,947]
;; rd  gen 	(1) 17[201]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 503 946 504 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 504
;;      reg 181 { d947(bb 79 insn 36) d946(bb 75 insn 888) }
(insn 504 503 505 82 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 181 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 505
;;      reg 17 { d201(bb 82 insn 504) }
(jump_insn 505 504 506 82 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1040 (nil)))
 -> 724)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; live  out 	 7 [sp] 83 112 123 181
;; rd  out 	(8) 7[43,45,47],83[933],112[935],123[941],181[946,947]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u758(6){ }u759(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u760(16){ }u761(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 181
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 181
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(8) 7[43,45,47],83[933],112[935],123[941],181[946,947]
;; rd  gen 	(1) 17[202]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 506 505 507 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 507
;;      reg 112 { d935(bb 31 insn 294) }
;;      reg 181 { d947(bb 79 insn 36) d946(bb 75 insn 888) }
(insn 507 506 508 83 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 508
;;      reg 17 { d202(bb 83 insn 507) }
(jump_insn 508 507 843 83 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 724)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; live  out 	 7 [sp] 83 112 123 181
;; rd  out 	(8) 7[43,45,47],83[933],112[935],123[941],181[946,947]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u765(6){ }u766(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u767(16){ }u768(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 181
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 181
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(8) 7[43,45,47],83[933],112[935],123[941],181[946,947]
;; rd  gen 	(1) 17[203]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 843 508 509 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 509
;;      reg 112 { d935(bb 31 insn 294) }
;;      reg 181 { d947(bb 79 insn 36) d946(bb 75 insn 888) }
(insn 509 843 510 84 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 510
;;      reg 17 { d203(bb 84 insn 509) }
(jump_insn 510 509 844 84 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 561)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 561)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; live  out 	 7 [sp] 83 112 123 181
;; rd  out 	(8) 7[43,45,47],83[933],112[935],123[941],181[946,947]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u772(6){ }u773(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u774(16){ }u775(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 181
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 181
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(8) 7[43,45,47],83[933],112[935],123[941],181[946,947]
;; rd  gen 	(1) 17[204]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 844 510 511 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 511
;;      reg 112 { d935(bb 31 insn 294) }
;;      reg 181 { d947(bb 79 insn 36) d946(bb 75 insn 888) }
(insn 511 844 512 85 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 512
;;      reg 17 { d204(bb 85 insn 511) }
(jump_insn 512 511 741 85 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 724)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; live  out 	 7 [sp] 83 112 123 181
;; rd  out 	(8) 7[43,45,47],83[933],112[935],123[941],181[946,947]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u779(6){ }u780(7){ d47(bb 112 insn 737) }u781(16){ }u782(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433 434
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 433
;; lr  def 	 17 [flags] 382
;; live  in  	 7 [sp] 83 123 181 433 434
;; live  gen 	 17 [flags] 382
;; live  kill	
;; rd  in  	(6) 7[47],83[933],123[941],181[950],433[1014],434[1015]
;; rd  gen 	(2) 17[206],382[1004]
;; rd  kill	(1) 382[1004]
;;  UD chains for artificial uses at top

(code_label 741 512 517 86 182 "" [1 uses])
(note 517 741 518 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 518
;;      reg 433 { d1014(bb 112 insn 875) }
(insn 518 517 519 86 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 433 [ __res ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 433 [ __res ])
        (nil)))
;;   UD chains for insn luid 1 uid 519
;;      reg 17 { d205(bb 86 insn 518) }
(insn 519 518 520 86 (set (reg:QI 382 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 520
;;      reg 382 { d1004(bb 86 insn 519) }
(insn 520 519 521 86 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 382 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 382 [ D.83221 ])
        (nil)))
;;   UD chains for insn luid 3 uid 521
;;      reg 17 { d206(bb 86 insn 520) }
(jump_insn 521 520 846 86 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 817)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 507 (nil)))
 -> 817)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434
;; live  out 	 7 [sp] 83 123 181 434
;; rd  out 	(5) 7[47],83[933],123[941],181[950],434[1015]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u787(6){ }u788(7){ d47(bb 112 insn 737) }u789(16){ }u790(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 434
;; lr  def 	 17 [flags] 384
;; live  in  	 7 [sp] 83 123 181 434
;; live  gen 	 17 [flags] 384
;; live  kill	
;; rd  in  	(5) 7[47],83[933],123[941],181[950],434[1015]
;; rd  gen 	(2) 17[208],384[1005]
;; rd  kill	(1) 384[1005]
;;  UD chains for artificial uses at top

(note 846 521 522 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 522
;;      reg 434 { d1015(bb 112 insn 876) }
(insn 522 846 523 87 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 434 [ __res+4 ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 523
;;      reg 17 { d207(bb 87 insn 522) }
(insn 523 522 524 87 (set (reg:QI 384 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 524
;;      reg 384 { d1005(bb 87 insn 523) }
(insn 524 523 525 87 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 384 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 384 [ D.83221 ])
        (nil)))
;;   UD chains for insn luid 3 uid 525
;;      reg 17 { d208(bb 87 insn 524) }
(jump_insn 525 524 526 87 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 817)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 534 (nil)))
 -> 817)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434
;; live  out 	 7 [sp] 83 123 181 434
;; rd  out 	(5) 7[47],83[933],123[941],181[950],434[1015]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u795(6){ }u796(7){ d47(bb 112 insn 737) }u797(16){ }u798(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181 434
;; lr  def 	 17 [flags] 229 445 446
;; live  in  	 7 [sp] 83 123 181 434
;; live  gen 	 17 [flags] 229 445 446
;; live  kill	
;; rd  in  	(5) 7[47],83[933],123[941],181[950],434[1015]
;; rd  gen 	(4) 17[209],229[973],445[1024],446[1025]
;; rd  kill	(5) 229[973,974,975],445[1024],446[1025]
;;  UD chains for artificial uses at top

(note 526 525 527 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 527
(insn 527 526 869 88 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 869
;;      reg 181 { d950(bb 112 insn 729) }
(insn 869 527 870 88 (set (reg:SI 445 [ MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ])
        (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_277 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 870
;;      reg 181 { d950(bb 112 insn 729) }
(insn 870 869 529 88 (set (reg:SI 446 [+4 ])
        (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_277 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 529
;;      reg 434 { d1015(bb 112 insn 876) }
;;      reg 446 { d1025(bb 88 insn 870) }
(insn 529 870 530 88 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 446 [+4 ])
            (mem:SI (plus:SI (reg:SI 434 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 4 uid 530
;;      reg 17 { d209(bb 88 insn 529) }
(jump_insn 530 529 847 88 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 538)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445 446
;; live  out 	 7 [sp] 83 123 181 229 434 445 446
;; rd  out 	(8) 7[47],83[933],123[941],181[950],229[973],434[1015],445[1024],446[1025]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u804(6){ }u805(7){ d47(bb 112 insn 737) }u806(16){ }u807(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445 446
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 434 446
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 123 181 229 434 445 446
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(8) 7[47],83[933],123[941],181[950],229[973],434[1015],445[1024],446[1025]
;; rd  gen 	(1) 17[210]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 847 530 531 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 531
;;      reg 434 { d1015(bb 112 insn 876) }
;;      reg 446 { d1025(bb 88 insn 870) }
(insn 531 847 532 89 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 446 [+4 ])
            (mem:SI (plus:SI (reg:SI 434 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 446 [+4 ])
        (nil)))
;;   UD chains for insn luid 1 uid 532
;;      reg 17 { d210(bb 89 insn 531) }
(jump_insn 532 531 848 89 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 535)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 535)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445
;; live  out 	 7 [sp] 83 123 181 229 434 445
;; rd  out 	(7) 7[47],83[933],123[941],181[950],229[973],434[1015],445[1024]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u811(6){ }u812(7){ d47(bb 112 insn 737) }u813(16){ }u814(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 434 445
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 123 181 229 434 445
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(7) 7[47],83[933],123[941],181[950],229[973],434[1015],445[1024]
;; rd  gen 	(1) 17[211]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 848 532 533 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 533
;;      reg 434 { d1015(bb 112 insn 876) }
;;      reg 445 { d1024(bb 88 insn 869) }
(insn 533 848 534 90 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 445 [ MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ])
            (mem:SI (plus:SI (reg:SI 434 [ __res+4 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 445 [ MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ])
        (nil)))
;;   UD chains for insn luid 1 uid 534
;;      reg 17 { d211(bb 90 insn 533) }
(jump_insn 534 533 535 90 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 538)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434
;; live  out 	 7 [sp] 83 123 181 229 434
;; rd  out 	(6) 7[47],83[933],123[941],181[950],229[973],434[1015]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u818(6){ }u819(7){ d47(bb 112 insn 737) }u820(16){ }u821(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 229
;; live  in  	 7 [sp] 83 123 181 434
;; live  gen 	 229
;; live  kill	
;; rd  in  	(7) 7[47],83[933],123[941],181[950],229[973],434[1015],445[1024]
;; rd  gen 	(1) 229[974]
;; rd  kill	(3) 229[973,974,975]
;;  UD chains for artificial uses at top

(code_label 535 534 849 91 168 "" [1 uses])
(note 849 535 536 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 536
(insn 536 849 817 91 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434
;; live  out 	 7 [sp] 83 123 181 229 434
;; rd  out 	(6) 7[47],83[933],123[941],181[950],229[974],434[1015]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u822(6){ }u823(7){ d47(bb 112 insn 737) }u824(16){ }u825(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 229
;; live  in  	 7 [sp] 83 123 181 434
;; live  gen 	 229
;; live  kill	
;; rd  in  	(5) 7[47],83[933],123[941],181[950],434[1015]
;; rd  gen 	(1) 229[975]
;; rd  kill	(3) 229[973,974,975]
;;  UD chains for artificial uses at top

(code_label 817 536 816 92 197 "" [2 uses])
(note 816 817 39 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 39
(insn 39 816 538 92 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434
;; live  out 	 7 [sp] 83 123 181 229 434
;; rd  out 	(6) 7[47],83[933],123[941],181[950],229[975],434[1015]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u826(6){ }u827(7){ d47(bb 112 insn 737) }u828(16){ }u829(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181 229 434
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 386 391 392
;; live  in  	 7 [sp] 83 123 181 229 434
;; live  gen 	 386 391 392
;; live  kill	 17 [flags]
;; rd  in  	(10) 7[47],83[933],123[941],181[950],229[973,974,975],434[1015],445[1024],446[1025]
;; rd  gen 	(3) 386[1006],391[1007],392[1008]
;; rd  kill	(3) 386[1006],391[1007],392[1008]
;;  UD chains for artificial uses at top

(code_label 538 39 539 93 166 "" [2 uses])
(note 539 538 540 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 540
;;      reg 7 { d47(bb 112 insn 737) }
(insn 540 539 541 93 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 541
;;      reg 7 { d47(bb 112 insn 737) }
;;      reg 434 { d1015(bb 112 insn 876) }
(insn 541 540 542 93 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 434 [ __res+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 434 [ __res+4 ])
        (nil)))
;;   UD chains for insn luid 2 uid 542
;;      reg 7 { d47(bb 112 insn 737) }
;;      reg 181 { d950(bb 112 insn 729) }
(insn 542 541 543 93 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 181 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 543
;;      reg 229 { d975(bb 92 insn 39) d974(bb 91 insn 536) d973(bb 88 insn 527) }
(insn 543 542 544 93 (set (reg:SI 386 [ __insert_left ])
        (zero_extend:SI (reg/v:QI 229 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 229 [ __insert_left ])
        (nil)))
;;   UD chains for insn luid 4 uid 544
;;      reg 7 { d47(bb 112 insn 737) }
;;      reg 386 { d1006(bb 93 insn 543) }
(insn 544 543 545 93 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 386 [ __insert_left ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 386 [ __insert_left ])
        (nil)))
;;   UD chains for insn luid 5 uid 545
;;      reg 7 { d47(bb 112 insn 737) }
;;      reg 7 { d47(bb 112 insn 737) }
;;      reg 7 { d47(bb 112 insn 737) }
;;      reg 7 { d47(bb 112 insn 737) }
;;      reg 7 { d47(bb 112 insn 737) }
(call_insn 545 544 551 93 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
;;   UD chains for insn luid 6 uid 551
(insn 551 545 552 93 (set (reg:SI 392 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 552
;;      reg 392 { d1008(bb 93 insn 551) }
(insn 552 551 553 93 (parallel [
            (set (reg:SI 391 [ D.83223 ])
                (plus:SI (reg:SI 392 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 392 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 8 uid 553
;;      reg 391 { d1007(bb 93 insn 552) }
(insn 553 552 556 93 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 391 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 391 [ D.83223 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181
;; live  out 	 7 [sp] 83 123 181
;; rd  out 	(4) 7[47],83[933],123[941],181[950]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u847(6){ }u848(7){ d47(bb 112 insn 737) }u849(16){ }u850(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181 433
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 181
;; live  in  	 7 [sp] 83 123 181 433
;; live  gen 	 181
;; live  kill	
;; rd  in  	(6) 7[47],83[933],123[941],181[950],433[1014],434[1015]
;; rd  gen 	(1) 181[948]
;; rd  kill	(5) 181[946,947,948,949,950]
;;  UD chains for artificial uses at top

(note 556 553 557 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 557
;;      reg 7 { d47(bb 112 insn 737) }
;;      reg 181 { d950(bb 112 insn 729) }
(insn 557 556 558 94 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 181 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 181 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 1 uid 558
;;      reg 7 { d47(bb 112 insn 737) }
;;      reg 7 { d47(bb 112 insn 737) }
(call_insn 558 557 40 94 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;   UD chains for insn luid 2 uid 40
;;      reg 433 { d1014(bb 112 insn 875) }
(insn 40 558 561 94 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg:SI 433 [ __res ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 433 [ __res ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181
;; live  out 	 7 [sp] 83 123 181
;; rd  out 	(4) 7[47],83[933],123[941],181[948]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u856(6){ }u857(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u858(16){ }u859(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 181
;; lr  def 	 17 [flags] 83
;; live  in  	 7 [sp] 83 123 181
;; live  gen 	 83
;; live  kill	 17 [flags]
;; rd  in  	(10) 7[43,45,47],83[933],112[935],123[941],181[946,947,948,950]
;; rd  gen 	(1) 83[933]
;; rd  kill	(1) 83[933]
;;  UD chains for artificial uses at top

(code_label 561 40 562 95 165 "" [1 uses])
(note 562 561 563 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 563
;;      reg 181 { d950(bb 112 insn 729) d948(bb 94 insn 40) d947(bb 79 insn 36) d946(bb 75 insn 888) }
(insn 563 562 564 95 (set (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_365 + 24]+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:53 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 181 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 1 uid 564
;;      reg 83 { d933(bb 95 insn 564) }
(insn 564 563 721 95 (parallel [
            (set (reg/v:SI 83 [ tmp ])
                (plus:SI (reg/v:SI 83 [ tmp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136
;; live  out 	 7 [sp] 83 123
;; rd  out 	(5) 7[43,45,47],83[933],123[941]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u862(6){ }u863(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u864(16){ }u865(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123
;; lr  def 	 17 [flags] 106 123 450 451
;; live  in  	 7 [sp] 83 123
;; live  gen 	 17 [flags] 106 123 450 451
;; live  kill	 17 [flags]
;; rd  in  	(10) 7[43,45,47],83[933],112[935],113[936],123[941],427[1012],428[1013],448[1026]
;; rd  gen 	(5) 17[219],106[934],123[941],450[1027],451[1028]
;; rd  kill	(4) 106[934],123[941],450[1027],451[1028]
;;  UD chains for artificial uses at top

(code_label 721 564 565 96 181 "" [1 uses])
(note 565 721 566 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 566
;;      reg 20 { }
(insn 566 565 567 96 (set (reg:SI 451 [ j ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 567
;;      reg 123 { d941(bb 96 insn 567) }
;;      reg 451 { d1028(bb 96 insn 566) }
(insn 567 566 568 96 (parallel [
            (set (reg/v:SI 123 [ i ])
                (plus:SI (reg/v:SI 123 [ i ])
                    (reg:SI 451 [ j ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 568
;;      reg 123 { d941(bb 96 insn 567) }
;;      reg 451 { d1028(bb 96 insn 566) }
(insn 568 567 569 96 (parallel [
            (set (reg:SI 450)
                (plus:SI (reg:SI 451 [ j ])
                    (reg/v:SI 123 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 3 uid 569
;;      reg 450 { d1027(bb 96 insn 568) }
(insn 569 568 570 96 (parallel [
            (set (reg:SI 106 [ D.83218 ])
                (plus:SI (reg:SI 450)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 570
;;      reg 106 { d934(bb 96 insn 569) }
(insn 570 569 571 96 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 106 [ D.83218 ])
            (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:49 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 5 uid 571
;;      reg 17 { d219(bb 96 insn 570) }
(jump_insn 571 570 572 96 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 578)
            (pc))) D:\LHX\7.5 contest\t1.cpp:49 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 578)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 450
;; live  out 	 7 [sp] 83 106 123 450
;; rd  out 	(7) 7[43,45,47],83[933],106[934],123[941],450[1027]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u874(6){ }u875(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u876(16){ }u877(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 189
;; live  in  	 7 [sp] 83 106 123 450
;; live  gen 	 189
;; live  kill	
;; rd  in  	(7) 7[43,45,47],83[933],106[934],123[941],450[1027]
;; rd  gen 	(1) 189[960]
;; rd  kill	(3) 189[958,959,960]
;;  UD chains for artificial uses at top

(note 572 571 574 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 574
(insn 574 572 791 97 (set (reg/f:SI 189 [ __i$_M_node ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450
;; live  out 	 7 [sp] 83 106 123 189 450
;; rd  out 	(8) 7[43,45,47],83[933],106[934],123[941],189[960],450[1027]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u999(6){ }u1000(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u1001(16){ }u1002(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 203
;; live  in  	 7 [sp] 83 112 113 123 427 428
;; live  gen 	 203
;; live  kill	
;; rd  in  	(20) 7[43,45,47],17[151],83[933],112[935],113[936],123[941],189[960],339[978],340[979],341[980],342[981],343[982],344[983],345[985],346[986],347[987],427[1012],428[1013]
;; rd  gen 	(1) 203[965]
;; rd  kill	(5) 203[962,963,964,965,966]
;;  UD chains for artificial uses at top

(code_label 793 942 792 106 190 "" [1 uses])
(note 792 793 887 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 887
(insn 887 792 661 106 (set (reg/f:SI 203 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 203 427 428
;; rd  out 	(10) 7[43,45,47],83[933],112[935],113[936],123[941],203[965],427[1012],428[1013]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u1008(6){ }u1009(7){ d43(bb 107 insn 674) }u1010(16){ }u1011(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 203
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 203 258 421 437 438
;; live  in  	 7 [sp] 83 112 113 123 203 427 428
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 17 [flags] 203 258 421 437 438
;; live  kill	 17 [flags]
;; rd  in  	(12) 7[43,45,47],83[933],112[935],113[936],123[941],203[962,963,965],427[1012],428[1013]
;; rd  gen 	(9) 0[7],1[20],7[43],17[224],203[966],258[977],421[1009],437[1018],438[1019]
;; rd  kill	(27) 0[0,1,2,3,4,5,6,7,8,9,10,11],7[42,43,44,45,46,47],203[962,963,964,965,966],258[977],421[1009],437[1018],438[1019]
;;  UD chains for artificial uses at top

(code_label 661 887 662 107 135 "" [3 uses])
(note 662 661 663 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 663
;;      reg 203 { d965(bb 106 insn 887) d963(bb 36 insn 24) d962(bb 32 insn 890) }
(insn 663 662 664 107 (set (reg/v:SI 258 [ __pos ])
        (reg/f:SI 203 [ __i$_M_node ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 203 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 1 uid 664
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
(insn 664 663 665 107 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 665
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
(call_insn 665 664 666 107 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;   UD chains for insn luid 3 uid 666
;;      reg 0 { d6(bb 107 insn 665) }
(insn 666 665 667 107 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 4 uid 667
;;      reg 112 { d935(bb 31 insn 294) }
;;      reg 203 { d966(bb 107 insn 666) }
(insn 667 666 668 107 (set (mem:DI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_205 + 16B].first+0 S8 A64])
        (reg/v:DI 112 [ t1 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 668
;;      reg 203 { d966(bb 107 insn 666) }
(insn 668 667 669 107 (set (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_205 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 669
;;      reg 203 { d966(bb 107 insn 666) }
(insn 669 668 670 107 (parallel [
            (set (reg/f:SI 421 [ D.83232 ])
                (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 7 uid 670
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 421 { d1009(bb 107 insn 669) }
(insn 670 669 671 107 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 421 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 421 [ D.83232 ])
        (nil)))
;;   UD chains for insn luid 8 uid 671
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 258 { d977(bb 107 insn 663) }
(insn 671 670 672 107 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 258 [ __pos ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 258 [ __pos ])
        (nil)))
;;   UD chains for insn luid 9 uid 672
(insn 672 671 673 107 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 10 uid 673
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 2 { d34(bb 107 insn 672) }
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
(call_insn 673 672 674 107 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
;;   UD chains for insn luid 11 uid 674
;;      reg 7 { d42(bb 107 insn 673) }
;;      reg 7 { d42(bb 107 insn 673) }
(insn 674 673 871 107 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
;;   UD chains for insn luid 12 uid 871
;;      reg 0 { d7(bb 107 insn 673) }
(insn 871 674 872 107 (set (reg:SI 437 [ __res ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 13 uid 872
;;      reg 1 { d20(bb 107 insn 673) }
(insn 872 871 679 107 (set (reg:SI 438 [ __res+4 ])
        (reg:SI 1 dx [+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [+4 ])
        (nil)))
;;   UD chains for insn luid 14 uid 679
;;      reg 438 { d1019(bb 107 insn 872) }
(insn 679 872 680 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 438 [ __res+4 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 15 uid 680
;;      reg 17 { d224(bb 107 insn 679) }
(jump_insn 680 679 803 107 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 678)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7837 (nil)))
 -> 678)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437 438
;; live  out 	 7 [sp] 83 112 113 123 203 427 428 437 438
;; rd  out 	(10) 7[43],83[933],112[935],113[936],123[941],203[966],427[1012],428[1013],437[1018],438[1019]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u1039(6){ }u1040(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u1041(16){ }u1042(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 186
;; live  in  	 7 [sp] 83 112 117 123
;; live  gen 	 186
;; live  kill	
;; rd  in  	(9) 7[43,45,47],83[933],112[935],117[937],123[941],187[955],448[1026]
;; rd  gen 	(1) 186[954]
;; rd  kill	(3) 186[952,953,954]
;;  UD chains for artificial uses at top

(code_label 803 680 802 108 193 "" [1 uses])
(note 802 803 886 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 886
(insn 886 802 685 108 (set (reg/f:SI 186 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186
;; live  out 	 7 [sp] 83 112 117 123 186
;; rd  out 	(8) 7[43,45,47],83[933],112[935],117[937],123[941],186[954]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u1048(6){ }u1049(7){ d45(bb 109 insn 698) }u1050(16){ }u1051(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 186
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 209 422 435 436
;; live  in  	 7 [sp] 83 112 117 123 186
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 17 [flags] 209 422 435 436
;; live  kill	 17 [flags]
;; rd  in  	(11) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953,954],448[1026]
;; rd  gen 	(8) 0[9],1[23],7[45],17[229],209[968],422[1010],435[1016],436[1017]
;; rd  kill	(23) 0[0,1,2,3,4,5,6,7,8,9,10,11],7[42,43,44,45,46,47],209[967,968],422[1010],435[1016],436[1017]
;;  UD chains for artificial uses at top

(code_label 685 886 686 109 147 "" [3 uses])
(note 686 685 688 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 688
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
(insn 688 686 689 109 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 689
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
(call_insn 689 688 690 109 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;   UD chains for insn luid 2 uid 690
;;      reg 0 { d8(bb 109 insn 689) }
(insn 690 689 691 109 (set (reg/f:SI 209 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 3 uid 691
;;      reg 117 { d937(bb 53 insn 393) }
;;      reg 209 { d968(bb 109 insn 690) }
(insn 691 690 692 109 (set (mem:DI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_241 + 16B].first+0 S8 A64])
        (reg/v:DI 117 [ t2 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 117 [ t2 ])
        (nil)))
;;   UD chains for insn luid 4 uid 692
;;      reg 209 { d968(bb 109 insn 690) }
(insn 692 691 693 109 (set (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_241 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 693
;;      reg 209 { d968(bb 109 insn 690) }
(insn 693 692 694 109 (parallel [
            (set (reg/f:SI 422 [ D.83232 ])
                (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 6 uid 694
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 422 { d1010(bb 109 insn 693) }
(insn 694 693 695 109 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 422 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 422 [ D.83232 ])
        (nil)))
;;   UD chains for insn luid 7 uid 695
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 186 { d954(bb 108 insn 886) d953(bb 58 insn 30) d952(bb 54 insn 889) }
(insn 695 694 696 109 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 186 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 186 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 8 uid 696
(insn 696 695 697 109 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 697
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 2 { d37(bb 109 insn 696) }
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
(call_insn 697 696 698 109 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
;;   UD chains for insn luid 10 uid 698
;;      reg 7 { d44(bb 109 insn 697) }
;;      reg 7 { d44(bb 109 insn 697) }
(insn 698 697 873 109 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
;;   UD chains for insn luid 11 uid 873
;;      reg 0 { d9(bb 109 insn 697) }
(insn 873 698 874 109 (set (reg:SI 435 [ __res ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 12 uid 874
;;      reg 1 { d23(bb 109 insn 697) }
(insn 874 873 703 109 (set (reg:SI 436 [ __res+4 ])
        (reg:SI 1 dx [+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [+4 ])
        (nil)))
;;   UD chains for insn luid 13 uid 703
;;      reg 436 { d1017(bb 109 insn 874) }
(insn 703 874 704 109 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 436 [ __res+4 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 14 uid 704
;;      reg 17 { d229(bb 109 insn 703) }
(jump_insn 704 703 709 109 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 702)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7837 (nil)))
 -> 702)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435 436
;; live  out 	 7 [sp] 83 112 123 209 435 436
;; rd  out 	(7) 7[45],83[933],112[935],123[941],209[968],435[1016],436[1017]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d45(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u1079(6){ }u1080(7){ d45(bb 109 insn 698) }u1081(16){ }u1082(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 165
;; live  in  	 7 [sp] 83 112 123
;; live  gen 	 17 [flags] 165
;; live  kill	
;; rd  in  	(4) 7[45],83[933],112[935],123[941]
;; rd  gen 	(2) 17[230],165[944]
;; rd  kill	(4) 165[942,943,944,945]
;;  UD chains for artificial uses at top

(code_label 709 704 710 110 158 "" [1 uses])
(note 710 709 712 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 712
(insn 712 710 714 110 (set (reg/f:SI 165 [ __i$_M_node ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 714
;;      reg 165 { d944(bb 110 insn 712) }
(insn 714 712 715 110 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 165 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 2 uid 715
;;      reg 17 { d230(bb 110 insn 714) }
(jump_insn 715 714 718 110 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 713)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 713)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165
;; live  out 	 7 [sp] 83 112 123 165
;; rd  out 	(5) 7[45],83[933],112[935],123[941],165[944]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d45(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u1086(6){ }u1087(7){ d45(bb 109 insn 698) }u1088(16){ }u1089(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 181
;; live  in  	 7 [sp] 83 112 123
;; live  gen 	 181
;; live  kill	
;; rd  in  	(5) 7[45],83[933],112[935],123[941],165[944]
;; rd  gen 	(1) 181[949]
;; rd  kill	(5) 181[946,947,948,949,950]
;;  UD chains for artificial uses at top

(note 718 715 885 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 885
(insn 885 718 724 111 (set (reg/f:SI 181 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; live  out 	 7 [sp] 83 112 123 181
;; rd  out 	(5) 7[45],83[933],112[935],123[941],181[949]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d45(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u1095(6){ }u1096(7){ d47(bb 112 insn 737) }u1097(16){ }u1098(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 181
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 181 254 424 433 434
;; live  in  	 7 [sp] 83 112 123 181
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 17 [flags] 181 254 424 433 434
;; live  kill	 17 [flags]
;; rd  in  	(9) 7[43,45,47],83[933],112[935],123[941],181[946,947,949]
;; rd  gen 	(9) 0[11],1[26],7[47],17[235],181[950],254[976],424[1011],433[1014],434[1015]
;; rd  kill	(27) 0[0,1,2,3,4,5,6,7,8,9,10,11],7[42,43,44,45,46,47],181[946,947,948,949,950],254[976],424[1011],433[1014],434[1015]
;;  UD chains for artificial uses at top

(code_label 724 885 725 112 163 "" [3 uses])
(note 725 724 726 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 726
;;      reg 181 { d949(bb 111 insn 885) d947(bb 79 insn 36) d946(bb 75 insn 888) }
(insn 726 725 727 112 (set (reg/v:SI 254 [ __pos ])
        (reg/f:SI 181 [ __i$_M_node ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 181 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 1 uid 727
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
(insn 727 726 728 112 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 728
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
(call_insn 728 727 729 112 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;   UD chains for insn luid 3 uid 729
;;      reg 0 { d10(bb 112 insn 728) }
(insn 729 728 730 112 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 4 uid 730
;;      reg 112 { d935(bb 31 insn 294) }
;;      reg 181 { d950(bb 112 insn 729) }
(insn 730 729 731 112 (set (mem:DI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_277 + 16B].first+0 S8 A64])
        (reg/v:DI 112 [ t1 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 112 [ t1 ])
        (nil)))
;;   UD chains for insn luid 5 uid 731
;;      reg 181 { d950(bb 112 insn 729) }
(insn 731 730 732 112 (set (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_277 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 732
;;      reg 181 { d950(bb 112 insn 729) }
(insn 732 731 733 112 (parallel [
            (set (reg/f:SI 424 [ D.83232 ])
                (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 7 uid 733
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 424 { d1011(bb 112 insn 732) }
(insn 733 732 734 112 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 424 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 424 [ D.83232 ])
        (nil)))
;;   UD chains for insn luid 8 uid 734
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 254 { d976(bb 112 insn 726) }
(insn 734 733 735 112 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 254 [ __pos ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 254 [ __pos ])
        (nil)))
;;   UD chains for insn luid 9 uid 735
(insn 735 734 736 112 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 10 uid 736
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 2 { d40(bb 112 insn 735) }
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;      reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
(call_insn 736 735 737 112 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
;;   UD chains for insn luid 11 uid 737
;;      reg 7 { d46(bb 112 insn 736) }
;;      reg 7 { d46(bb 112 insn 736) }
(insn 737 736 875 112 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
;;   UD chains for insn luid 12 uid 875
;;      reg 0 { d11(bb 112 insn 736) }
(insn 875 737 876 112 (set (reg:SI 433 [ __res ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 13 uid 876
;;      reg 1 { d26(bb 112 insn 736) }
(insn 876 875 742 112 (set (reg:SI 434 [ __res+4 ])
        (reg:SI 1 dx [+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [+4 ])
        (nil)))
;;   UD chains for insn luid 14 uid 742
;;      reg 434 { d1015(bb 112 insn 876) }
(insn 742 876 743 112 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 434 [ __res+4 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 15 uid 743
;;      reg 17 { d235(bb 112 insn 742) }
(jump_insn 743 742 780 112 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 741)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7837 (nil)))
 -> 741)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433 434
;; live  out 	 7 [sp] 83 123 181 433 434
;; rd  out 	(6) 7[47],83[933],123[941],181[950],433[1014],434[1015]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u1147(6){ }u1148(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u1149(16){ }u1150(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 448
;; lr  def 	 165
;; live  in  	 7 [sp] 83 112 123 448
;; live  gen 	 165
;; live  kill	
;; rd  in  	(7) 7[43,45,47],83[933],112[935],123[941],448[1026]
;; rd  gen 	(1) 165[945]
;; rd  kill	(4) 165[942,943,944,945]
;;  UD chains for artificial uses at top

(code_label 769 758 762 118 185 "" [1 uses])
(note 762 769 891 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 891
;;      reg 448 { d1026(bb 53 insn 395) }
(insn 891 762 767 118 (set (reg/f:SI 165 [ __i$_M_node ])
        (reg/f:SI 448 [ __i$_M_node ])) -1
     (expr_list:REG_DEAD (reg/f:SI 448 [ __i$_M_node ])
        (expr_list:REG_EQUAL (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                        (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])
            (nil))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165
;; live  out 	 7 [sp] 83 112 123 165
;; rd  out 	(7) 7[43,45,47],83[933],112[935],123[941],165[945]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u1152(6){ }u1153(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u1154(16){ }u1155(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 186 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 186 448
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(10) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],448[1026]
;; rd  gen 	(1) 17[236]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 767 891 768 119 153 "" [1 uses])
(note 768 767 770 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 770
;;      reg 186 { d953(bb 58 insn 30) d952(bb 54 insn 889) }
(insn 770 768 771 119 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 186 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_347 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/f:SI 186 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 1 uid 771
;;      reg 17 { d236(bb 119 insn 770) }
(jump_insn 771 770 778 119 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 769)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 769)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 448
;; live  out 	 7 [sp] 83 112 123 448
;; rd  out 	(7) 7[43,45,47],83[933],112[935],123[941],448[1026]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u-1(6){ }u-1(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 7 [sp] 83 112 123 165 181
;; live  gen 	
;; live  kill	
;; rd  in  	(11) 7[43,45,47],17[200],83[933],112[935],123[941],165[942,943],181[946,947]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 947 502 946 125 212 "" [1 uses])
(note 946 947 503 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 165 181
;; rd  out 	(10) 7[43,45,47],83[933],112[935],123[941],165[942,943],181[946,947]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u-1(6){ }u-1(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 7 [sp] 83 112 117 123 186 187 448
;; live  gen 	
;; live  kill	
;; rd  in  	(13) 7[43,45,47],17[181],83[933],112[935],117[937],123[941],186[952,953],187[956,957],448[1026]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 949 418 948 126 213 "" [1 uses])
(note 948 949 419 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 186 187 448
;; rd  out 	(12) 7[43,45,47],83[933],112[935],117[937],123[941],186[952,953],187[956,957],448[1026]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u-1(6){ }u-1(7){ d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 7 [sp] 83 112 113 123 189 203 427 428
;; live  gen 	
;; live  kill	
;; rd  in  	(14) 7[43,45,47],17[155],83[933],112[935],113[936],123[941],189[958,959],203[962,963],427[1012],428[1013]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 951 322 950 127 214 "" [1 uses])
(note 950 951 323 127 [bb 127] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 189 203 427 428
;; rd  out 	(13) 7[43,45,47],83[933],112[935],113[936],123[941],189[958,959],203[962,963],427[1012],428[1013]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d47(bb 112 insn 737) d45(bb 109 insn 698) d43(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 6 ******
Set in insn 672 is invariant (0), cost 0, depends on 
Set in insn 27 is invariant (1), cost 4, depends on 
Set in insn 347 is invariant (2), cost 4, depends on 
Set in insn 356 is invariant (3), cost 4, depends on 
Set in insn 887 is invariant (4), cost 4, depends on 
Set in insn 890 is invariant (5), cost 4, depends on 
Set in insn 735 is invariant (6), cost 0, depends on 
Set in insn 39 is invariant (7), cost 4, depends on 
Set in insn 527 is invariant (8), cost 4, depends on 
Set in insn 536 is invariant (9), cost 4, depends on 
Set in insn 696 is invariant (10), cost 0, depends on 
Set in insn 885 is invariant (11), cost 4, depends on 
Set in insn 33 is invariant (12), cost 4, depends on 
Set in insn 443 is invariant (13), cost 4, depends on 
Set in insn 452 is invariant (14), cost 4, depends on 
Set in insn 886 is invariant (15), cost 4, depends on 
Set in insn 888 is invariant (16), cost 4, depends on 
Set in insn 889 is invariant (17), cost 4, depends on 
Invariant 2 is equivalent to invariant 1.
Invariant 5 is equivalent to invariant 4.
Invariant 6 is equivalent to invariant 0.
Invariant 7 is equivalent to invariant 1.
Invariant 8 is equivalent to invariant 1.
Invariant 9 is equivalent to invariant 3.
Invariant 10 is equivalent to invariant 0.
Invariant 11 is equivalent to invariant 4.
Invariant 12 is equivalent to invariant 1.
Invariant 13 is equivalent to invariant 1.
Invariant 14 is equivalent to invariant 3.
Invariant 15 is equivalent to invariant 4.
Invariant 16 is equivalent to invariant 4.
Invariant 17 is equivalent to invariant 4.
*****starting processing of loop 7 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 25, 26, 27, 128
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 8 (0.059)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 6 (0.044)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 7 (0.051)


starting region dump


int main()

Dataflow summary:
def_info->table_size = 28, use_info->table_size = 1183
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={26d,14u} r1={28d,3u} r2={31d,6u} r6={1d,135u} r7={13d,247u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r16={1d,134u} r17={203d,81u} r18={24d} r19={24d} r20={1d,145u,3e} r21={25d} r22={25d} r23={25d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={25d} r30={25d} r31={25d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={24d} r38={24d} r39={24d} r40={24d} r41={24d} r42={24d} r43={24d} r44={24d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r83={3d,4u} r84={1d,2u} r85={1d,1u} r87={2d,3u} r94={2d,6u,1e} r101={2d,6u,1e} r102={2d,2u} r104={2d,5u} r106={2d,2u} r112={1d,14u} r113={1d,1u} r117={1d,7u} r120={3d,1u} r123={2d,4u} r125={2d,4u} r129={2d,3u} r132={2d,3u} r135={3d,9u} r136={4d,11u} r149={1d,2u} r150={1d,2u} r151={3d,4u} r158={1d,1u} r159={2d,5u} r160={1d,2u} r165={4d,8u} r166={1d,2u} r167={3d,4u} r174={1d,1u} r175={2d,5u} r176={1d,2u} r181={5d,13u} r183={1d,1u} r186={3d,6u} r187={3d,7u} r189={4d,8u} r201={1d,1u} r203={5d,13u} r209={2d,8u} r212={3d,1u} r218={1d,1u} r229={3d,1u} r240={1d,1u} r252={5d,4u} r254={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={2d,4u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={2d,3u} r287={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r298={2d,3u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r304={1d,1u} r305={1d,1u} r307={1d,1u} r308={1d,1u} r312={2d,3u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d} r320={1d,1u} r325={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r339={1d,3u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={2d,3u} r346={1d,1u} r347={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={2d,3u} r367={1d,1u} r370={1d,1u} r372={1d,1u} r374={1d,1u} r379={1d,1u} r380={1d,1u} r382={1d,1u} r384={1d,1u} r386={1d,1u} r391={1d,1u} r392={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r403={1d,1u,1e} r404={1d,1u} r406={1d,1u} r409={1d,1u,1e} r410={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u,1e} r418={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r424={1d,1u} r427={1d,2u} r428={1d,1u} r429={3d,3u} r430={3d,2u} r431={3d,3u} r432={3d,2u} r433={1d,2u} r434={1d,6u} r435={1d,2u} r436={1d,6u} r437={1d,2u} r438={1d,6u} r439={1d,1u} r441={1d,1u} r442={1d,2u} r443={1d,1u} r444={1d,2u} r445={1d,1u} r446={1d,2u} r448={1d,3u} r449={4d,8u} r450={2d,3u} r451={5d,8u} r452={1d,1u} r453={1d,1u} r454={1d,1u} r455={1d,1u} 
;;    total ref usage 3292{2140d,1144u,8e} in 492{468 regular + 24 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;;  reg->defs[] map:	17[0,13] 104[14,14] 135[15,16] 136[17,18] 328[19,19] 329[20,20] 330[21,21] 331[22,22] 332[23,23] 334[24,24] 335[25,25] 336[26,26] 439[27,27] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u285(6){ }u286(7){ }u287(16){ }u288(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 135 136
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  def 	 17 [flags] 439
;; live  in  	 104 135 136
;; live  gen 	 17 [flags] 439
;; live  kill	 17 [flags]
;; rd  in  	(3) 104[14],135[16],136[18]
;; rd  gen 	(2) 17[1],439[27]
;; rd  kill	(15) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13],439[27]
;;  UD chains for artificial uses at top

(code_label 271 17 247 25 133 "" [0 uses])
(note 247 271 248 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 248
;;      reg 104 { d14(bb 27 insn 270) }
(insn 248 247 251 25 (parallel [
            (set (reg:SI 439 [ D.83220 ])
                (and:SI (subreg:SI (reg/v:DI 104 [ b ]) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 370 {*andsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 251
;;      reg 439 { d27(bb 25 insn 248) }
(insn 251 248 252 25 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 439 [ D.83220 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:27 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 439 [ D.83220 ])
        (nil)))
;;   UD chains for insn luid 2 uid 252
;;      reg 17 { d1(bb 25 insn 251) }
(jump_insn 252 251 253 25 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 261)
            (pc))) D:\LHX\7.5 contest\t1.cpp:27 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 261)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 135 136
;; live  out 	 104 135 136
;; rd  out 	(3) 104[14],135[16],136[18]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u293(6){ }u294(7){ }u295(16){ }u296(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 135 136
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135 136
;; lr  def 	 17 [flags] 136 328 329 330 331
;; live  in  	 104 135 136
;; live  gen 	 136 328 329 330 331
;; live  kill	 17 [flags]
;; rd  in  	(5) 17[1],104[14],135[16],136[18],439[27]
;; rd  gen 	(5) 136[18],328[19],329[20],330[21],331[22]
;; rd  kill	(18) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13],328[19],329[20],330[21],331[22]
;;  UD chains for artificial uses at top

(note 253 252 254 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 254
;;      reg 135 { d16(bb 27 insn 268) }
;;      reg 136 { d18(bb 26 insn 259) }
(insn 254 253 255 26 (parallel [
            (set (reg:SI 328)
                (mult:SI (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
                    (subreg:SI (reg/v:DI 135 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 255
;;      reg 135 { d16(bb 27 insn 268) }
;;      reg 136 { d18(bb 26 insn 259) }
(insn 255 254 256 26 (parallel [
            (set (reg:SI 329)
                (mult:SI (subreg:SI (reg/v:DI 135 [ a ]) 4)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 256
;;      reg 328 { d19(bb 26 insn 254) }
;;      reg 329 { d20(bb 26 insn 255) }
(insn 256 255 257 26 (parallel [
            (set (reg:SI 330)
                (plus:SI (reg:SI 328)
                    (reg:SI 329)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 329)
        (expr_list:REG_DEAD (reg:SI 328)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 3 uid 257
;;      reg 135 { d16(bb 27 insn 268) }
;;      reg 136 { d18(bb 26 insn 259) }
(insn 257 256 258 26 (parallel [
            (set (reg/v:DI 136 [ tmod ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 258
;;      reg 136 { d17(bb 26 insn 257) }
;;      reg 330 { d21(bb 26 insn 256) }
(insn 258 257 259 26 (parallel [
            (set (reg:SI 331)
                (plus:SI (reg:SI 330)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 330)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 259
;;      reg 136 read/write { d17(bb 26 insn 257) }
;;      reg 331 { d22(bb 26 insn 258) }
(insn 259 258 261 26 (set (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
        (reg:SI 331)) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 331)
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 135 136
;; live  out 	 104 135 136
;; rd  out 	(3) 104[14],135[16],136[18]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u309(6){ }u310(7){ }u311(16){ }u312(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 135 136
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 135
;; lr  def 	 17 [flags] 104 135 332 334 335 336
;; live  in  	 104 135 136
;; live  gen 	 17 [flags] 104 135 332 334 335 336
;; live  kill	 17 [flags]
;; rd  in  	(5) 17[1],104[14],135[16],136[18],439[27]
;; rd  gen 	(7) 17[13],104[14],135[16],332[23],334[24],335[25],336[26]
;; rd  kill	(19) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13],104[14],332[23],334[24],335[25],336[26]
;;  UD chains for artificial uses at top

(code_label 261 259 262 27 132 "" [1 uses])
(note 262 261 263 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 263
;;      reg 135 { d16(bb 27 insn 268) }
;;      reg 135 { d16(bb 27 insn 268) }
(insn 263 262 265 27 (parallel [
            (set (reg:SI 332)
                (mult:SI (subreg:SI (reg/v:DI 135 [ a ]) 4)
                    (subreg:SI (reg/v:DI 135 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 265
;;      reg 332 { d23(bb 27 insn 263) }
(insn 265 263 266 27 (parallel [
            (set (reg:SI 334)
                (ashift:SI (reg:SI 332)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 496 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 332)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 266
;;      reg 135 { d16(bb 27 insn 268) }
;;      reg 135 { d16(bb 27 insn 268) }
(insn 266 265 267 27 (parallel [
            (set (reg/v:DI 135 [ a ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 3 uid 267
;;      reg 135 { d15(bb 27 insn 266) }
;;      reg 334 { d24(bb 27 insn 265) }
(insn 267 266 268 27 (parallel [
            (set (reg:SI 335)
                (plus:SI (reg:SI 334)
                    (subreg:SI (reg/v:DI 135 [ a ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 334)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 268
;;      reg 135 read/write { d15(bb 27 insn 266) }
;;      reg 335 { d25(bb 27 insn 267) }
(insn 268 267 270 27 (set (subreg:SI (reg/v:DI 135 [ a ]) 4)
        (reg:SI 335)) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 335)
        (nil)))
;;   UD chains for insn luid 5 uid 270
;;      reg 104 { d14(bb 27 insn 270) }
(insn 270 268 272 27 (parallel [
            (set (reg/v:DI 104 [ b ])
                (lshiftrt:DI (reg/v:DI 104 [ b ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 516 {*lshrdi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 6 uid 272
;;      reg 104 { d14(bb 27 insn 270) }
;;      reg 104 { d14(bb 27 insn 270) }
(insn 272 270 273 27 (parallel [
            (set (reg:SI 336)
                (ior:SI (subreg:SI (reg/v:DI 104 [ b ]) 4)
                    (subreg:SI (reg/v:DI 104 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 388 {*iorsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 7 uid 273
;;      reg 336 { d26(bb 27 insn 272) }
(insn 273 272 274 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 336)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 336)
        (nil)))
;;   UD chains for insn luid 8 uid 274
;;      reg 17 { d13(bb 27 insn 273) }
(jump_insn 274 273 953 27 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 953)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 953)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 135 136
;; live  out 	 104 135 136
;; rd  out 	(3) 104[14],135[16],136[18]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 135 136
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 104 135 136
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 104[14],135[16],136[18]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 953 274 952 128 215 "" [1 uses])
(note 952 953 789 128 [bb 128] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 135 136
;; live  out 	 104 135 136
;; rd  out 	(3) 104[14],135[16],136[18]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 7 ******
*****starting processing of loop 4 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 106, 107, 108, 109, 110, 111, 112, 118, 119, 122, 124, 125, 126, 127, 128
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 108 ( 0.79)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 108 ( 0.79)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 270 (    2)


starting region dump


int main()

Dataflow summary:
def_info->table_size = 1320, use_info->table_size = 1183
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={26d,14u} r1={28d,3u} r2={31d,6u} r6={1d,135u} r7={13d,247u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r16={1d,134u} r17={203d,81u} r18={24d} r19={24d} r20={1d,145u,3e} r21={25d} r22={25d} r23={25d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={25d} r30={25d} r31={25d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={24d} r38={24d} r39={24d} r40={24d} r41={24d} r42={24d} r43={24d} r44={24d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r83={3d,4u} r84={1d,2u} r85={1d,1u} r87={2d,3u} r94={2d,6u,1e} r101={2d,6u,1e} r102={2d,2u} r104={2d,5u} r106={2d,2u} r112={1d,14u} r113={1d,1u} r117={1d,7u} r120={3d,1u} r123={2d,4u} r125={2d,4u} r129={2d,3u} r132={2d,3u} r135={3d,9u} r136={4d,11u} r149={1d,2u} r150={1d,2u} r151={3d,4u} r158={1d,1u} r159={2d,5u} r160={1d,2u} r165={4d,8u} r166={1d,2u} r167={3d,4u} r174={1d,1u} r175={2d,5u} r176={1d,2u} r181={5d,13u} r183={1d,1u} r186={3d,6u} r187={3d,7u} r189={4d,8u} r201={1d,1u} r203={5d,13u} r209={2d,8u} r212={3d,1u} r218={1d,1u} r229={3d,1u} r240={1d,1u} r252={5d,4u} r254={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={2d,4u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={2d,3u} r287={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r298={2d,3u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r304={1d,1u} r305={1d,1u} r307={1d,1u} r308={1d,1u} r312={2d,3u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d} r320={1d,1u} r325={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r339={1d,3u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={2d,3u} r346={1d,1u} r347={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={2d,3u} r367={1d,1u} r370={1d,1u} r372={1d,1u} r374={1d,1u} r379={1d,1u} r380={1d,1u} r382={1d,1u} r384={1d,1u} r386={1d,1u} r391={1d,1u} r392={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r403={1d,1u,1e} r404={1d,1u} r406={1d,1u} r409={1d,1u,1e} r410={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u,1e} r418={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r424={1d,1u} r427={1d,2u} r428={1d,1u} r429={3d,3u} r430={3d,2u} r431={3d,3u} r432={3d,2u} r433={1d,2u} r434={1d,6u} r435={1d,2u} r436={1d,6u} r437={1d,2u} r438={1d,6u} r439={1d,1u} r441={1d,1u} r442={1d,2u} r443={1d,1u} r444={1d,2u} r445={1d,1u} r446={1d,2u} r448={1d,3u} r449={4d,8u} r450={2d,3u} r451={5d,8u} r452={1d,1u} r453={1d,1u} r454={1d,1u} r455={1d,1u} 
;;    total ref usage 3292{2140d,1144u,8e} in 492{468 regular + 24 call} insns.
;; Reaching defs:
;;  sparse invalidated 	17
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180
;;  reg->defs[] map:	0[0,14] 1[15,32] 2[33,53] 7[54,65] 8[66,80] 9[81,95] 10[96,110] 11[111,125] 12[126,140] 13[141,155] 14[156,170] 15[171,185] 17[186,310] 18[311,325] 19[326,340] 21[341,355] 22[356,370] 23[371,385] 24[386,400] 25[401,415] 26[416,430] 27[431,445] 28[446,460] 29[461,475] 30[476,490] 31[491,505] 32[506,520] 33[521,535] 34[536,550] 35[551,565] 36[566,580] 37[581,595] 38[596,610] 39[611,625] 40[626,640] 41[641,655] 42[656,670] 43[671,685] 44[686,700] 45[701,715] 46[716,730] 47[731,745] 48[746,760] 49[761,775] 50[776,790] 51[791,805] 52[806,820] 53[821,835] 54[836,850] 55[851,865] 56[866,880] 57[881,895] 58[896,910] 59[911,925] 60[926,940] 61[941,955] 62[956,970] 63[971,985] 64[986,1000] 65[1001,1015] 66[1016,1030] 67[1031,1045] 68[1046,1060] 69[1061,1075] 70[1076,1090] 71[1091,1105] 72[1106,1120] 73[1121,1135] 74[1136,1150] 75[1151,1165] 76[1166,1180] 83[1181,1183] 102[1184,1184] 104[1185,1186] 106[1187,1188] 112[1189,1189] 113[1190,1190] 117[1191,1191] 120[1192,1194] 123[1195,1196] 125[1197,1197] 135[1198,1200] 136[1201,1204] 165[1205,1208] 181[1209,1213] 183[1214,1214] 186[1215,1217] 187[1218,1220] 189[1221,1224] 201[1225,1225] 203[1226,1230] 209[1231,1232] 212[1233,1235] 218[1236,1236] 229[1237,1239] 252[1240,1242] 254[1243,1243] 258[1244,1244] 317[1245,1245] 318[1246,1246] 320[1247,1247] 325[1248,1248] 328[1249,1249] 329[1250,1250] 330[1251,1251] 331[1252,1252] 332[1253,1253] 334[1254,1254] 335[1255,1255] 336[1256,1256] 339[1257,1257] 340[1258,1258] 341[1259,1259] 342[1260,1260] 343[1261,1261] 344[1262,1262] 345[1263,1264] 346[1265,1265] 347[1266,1266] 352[1267,1267] 354[1268,1268] 356[1269,1269] 361[1270,1270] 362[1271,1271] 363[1272,1272] 364[1273,1273] 365[1274,1274] 366[1275,1276] 367[1277,1277] 370[1278,1278] 372[1279,1279] 374[1280,1280] 379[1281,1281] 380[1282,1282] 382[1283,1283] 384[1284,1284] 386[1285,1285] 391[1286,1286] 392[1287,1287] 397[1288,1288] 398[1289,1289] 399[1290,1290] 421[1291,1291] 422[1292,1292] 424[1293,1293] 427[1294,1294] 428[1295,1295] 433[1296,1296] 434[1297,1297] 435[1298,1298] 436[1299,1299] 437[1300,1300] 438[1301,1301] 439[1302,1302] 441[1303,1303] 442[1304,1304] 443[1305,1305] 444[1306,1306] 445[1307,1307] 446[1308,1308] 448[1309,1309] 449[1310,1312] 450[1313,1314] 451[1315,1319] 
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u257(6){ }u258(7){ d55(bb 23 insn 232) }u259(16){ }u260(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 104 106 320 325 451
;; live  in  	 7 [sp]
;; live  gen 	 2 [cx] 7 [sp] 17 [flags] 104 106 320 325 451
;; live  kill	 17 [flags]
;; rd  in  	(16) 7[55,57,59,61,63,65],17[310],252[1240,1241,1242],317[1245],318[1246],449[1310,1311,1312],451[1319]
;; rd  gen 	(7) 7[55],17[190],104[1185],106[1187],320[1247],325[1248],451[1315]
;; rd  kill	(23) 7[54,55,56,57,58,59,60,61,62,63,64,65],104[1185,1186],106[1187,1188],320[1247],325[1248],451[1315,1316,1317,1318,1319]
;;  UD chains for artificial uses at top

(note 226 225 228 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 228
(insn 228 226 229 23 (set (reg/f:SI 320 [ MEM[(struct _Rb_tree_node_base * *)&s + 8B] ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 229
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d59(bb 102 insn 606) d57(bb 100 insn 593) d55(bb 23 insn 232) }
;;      reg 320 { d1247(bb 23 insn 228) }
(insn 229 228 230 23 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 320 [ MEM[(struct _Rb_tree_node_base * *)&s + 8B] ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 320 [ MEM[(struct _Rb_tree_node_base * *)&s + 8B] ])
        (nil)))
;;   UD chains for insn luid 2 uid 230
(insn 230 229 231 23 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 231
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d59(bb 102 insn 606) d57(bb 100 insn 593) d55(bb 23 insn 232) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d59(bb 102 insn 606) d57(bb 100 insn 593) d55(bb 23 insn 232) }
;;      reg 2 { d33(bb 23 insn 230) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d59(bb 102 insn 606) d57(bb 100 insn 593) d55(bb 23 insn 232) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d59(bb 102 insn 606) d57(bb 100 insn 593) d55(bb 23 insn 232) }
(call_insn 231 230 232 23 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
;;   UD chains for insn luid 4 uid 232
;;      reg 7 { d54(bb 23 insn 231) }
;;      reg 7 { d54(bb 23 insn 231) }
(insn 232 231 234 23 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
;;   UD chains for insn luid 5 uid 234
(insn 234 232 236 23 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 12 [0xc]))) [6 MEM[(struct _Rb_tree_node_base * &)&s + 12]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:909 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 236
(insn 236 234 238 23 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * &)&s + 8]+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:910 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 238
(insn 238 236 240 23 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 16 [0x10]))) [6 MEM[(struct _Rb_tree_node_base * &)&s + 16]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:911 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 240
(insn 240 238 241 23 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:912 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 241
;;      reg 20 { }
(insn 241 240 911 23 (set (reg:SI 451 [ j ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:47 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 10 uid 911
;;      reg 451 { d1315(bb 23 insn 241) }
(insn 911 241 242 23 (set (reg:SI 106 [ D.83218 ])
        (reg:SI 451 [ j ])) D:\LHX\7.5 contest\t1.cpp:47 -1
     (nil))
;;   UD chains for insn luid 11 uid 242
;;      reg 451 { d1315(bb 23 insn 241) }
(insn 242 911 243 23 (parallel [
            (set (reg/v:DI 104 [ b ])
                (sign_extend:DI (reg:SI 451 [ j ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:47 143 {extendsidi2_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 12 uid 243
;;      reg 104 { d1185(bb 23 insn 242) }
;;      reg 451 { d1315(bb 23 insn 241) }
(insn 243 242 244 23 (parallel [
            (set (reg:SI 325)
                (ior:SI (reg:SI 451 [ j ])
                    (subreg:SI (reg/v:DI 104 [ b ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 388 {*iorsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 13 uid 244
;;      reg 325 { d1248(bb 23 insn 243) }
(insn 244 243 245 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 325)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 325)
        (nil)))
;;   UD chains for insn luid 14 uid 245
;;      reg 17 { d190(bb 23 insn 244) }
(jump_insn 245 244 246 23 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 789)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 789)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 451
;; live  out 	 7 [sp] 104 106 451
;; rd  out 	(4) 7[55],104[1185],106[1187],451[1315]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u281(6){ }u282(7){ d55(bb 23 insn 232) }u283(16){ }u284(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 135 136
;; live  in  	 7 [sp] 104 106 451
;; live  gen 	 135 136
;; live  kill	
;; rd  in  	(4) 7[55],104[1185],106[1187],451[1315]
;; rd  gen 	(2) 135[1198],136[1201]
;; rd  kill	(7) 135[1198,1199,1200],136[1201,1202,1203,1204]
;;  UD chains for artificial uses at top

(note 246 245 16 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 16
(insn 16 246 17 24 (set (reg/v:DI 135 [ a ])
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:26 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 17
(insn 17 16 271 24 (set (reg/v:DI 136 [ tmod ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:26 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451
;; live  out 	 7 [sp] 104 106 135 136 451
;; rd  out 	(6) 7[55],104[1185],106[1187],135[1198],136[1201],451[1315]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u285(6){ }u286(7){ d55(bb 23 insn 232) }u287(16){ }u288(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  def 	 17 [flags] 439
;; live  in  	 7 [sp] 104 106 135 136 451
;; live  gen 	 17 [flags] 439
;; live  kill	 17 [flags]
;; rd  in  	(9) 7[55],104[1185,1186],106[1187],135[1198,1200],136[1201,1203],451[1315]
;; rd  gen 	(2) 17[192],439[1302]
;; rd  kill	(1) 439[1302]
;;  UD chains for artificial uses at top

(code_label 271 17 247 25 133 "" [0 uses])
(note 247 271 248 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 248
;;      reg 104 { d1186(bb 27 insn 270) d1185(bb 23 insn 242) }
(insn 248 247 251 25 (parallel [
            (set (reg:SI 439 [ D.83220 ])
                (and:SI (subreg:SI (reg/v:DI 104 [ b ]) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 370 {*andsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 251
;;      reg 439 { d1302(bb 25 insn 248) }
(insn 251 248 252 25 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 439 [ D.83220 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:27 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 439 [ D.83220 ])
        (nil)))
;;   UD chains for insn luid 2 uid 252
;;      reg 17 { d192(bb 25 insn 251) }
(jump_insn 252 251 253 25 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 261)
            (pc))) D:\LHX\7.5 contest\t1.cpp:27 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 261)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451
;; live  out 	 7 [sp] 104 106 135 136 451
;; rd  out 	(9) 7[55],104[1185,1186],106[1187],135[1198,1200],136[1201,1203],451[1315]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u293(6){ }u294(7){ d55(bb 23 insn 232) }u295(16){ }u296(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135 136
;; lr  def 	 17 [flags] 136 328 329 330 331
;; live  in  	 7 [sp] 104 106 135 136 451
;; live  gen 	 136 328 329 330 331
;; live  kill	 17 [flags]
;; rd  in  	(9) 7[55],104[1185,1186],106[1187],135[1198,1200],136[1201,1203],451[1315]
;; rd  gen 	(5) 136[1203],328[1249],329[1250],330[1251],331[1252]
;; rd  kill	(4) 328[1249],329[1250],330[1251],331[1252]
;;  UD chains for artificial uses at top

(note 253 252 254 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 254
;;      reg 135 { d1200(bb 27 insn 268) d1198(bb 24 insn 16) }
;;      reg 136 { d1203(bb 26 insn 259) d1201(bb 24 insn 17) }
(insn 254 253 255 26 (parallel [
            (set (reg:SI 328)
                (mult:SI (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
                    (subreg:SI (reg/v:DI 135 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 255
;;      reg 135 { d1200(bb 27 insn 268) d1198(bb 24 insn 16) }
;;      reg 136 { d1203(bb 26 insn 259) d1201(bb 24 insn 17) }
(insn 255 254 256 26 (parallel [
            (set (reg:SI 329)
                (mult:SI (subreg:SI (reg/v:DI 135 [ a ]) 4)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 256
;;      reg 328 { d1249(bb 26 insn 254) }
;;      reg 329 { d1250(bb 26 insn 255) }
(insn 256 255 257 26 (parallel [
            (set (reg:SI 330)
                (plus:SI (reg:SI 328)
                    (reg:SI 329)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 329)
        (expr_list:REG_DEAD (reg:SI 328)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 3 uid 257
;;      reg 135 { d1200(bb 27 insn 268) d1198(bb 24 insn 16) }
;;      reg 136 { d1203(bb 26 insn 259) d1201(bb 24 insn 17) }
(insn 257 256 258 26 (parallel [
            (set (reg/v:DI 136 [ tmod ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 258
;;      reg 136 { d1202(bb 26 insn 257) }
;;      reg 330 { d1251(bb 26 insn 256) }
(insn 258 257 259 26 (parallel [
            (set (reg:SI 331)
                (plus:SI (reg:SI 330)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 330)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 259
;;      reg 136 read/write { d1202(bb 26 insn 257) }
;;      reg 331 { d1252(bb 26 insn 258) }
(insn 259 258 261 26 (set (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
        (reg:SI 331)) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 331)
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451
;; live  out 	 7 [sp] 104 106 135 136 451
;; rd  out 	(9) 7[55],104[1185,1186],106[1187],135[1198,1200],136[1201,1203],451[1315]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u309(6){ }u310(7){ d55(bb 23 insn 232) }u311(16){ }u312(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 135
;; lr  def 	 17 [flags] 104 135 332 334 335 336
;; live  in  	 7 [sp] 104 106 135 136 451
;; live  gen 	 17 [flags] 104 135 332 334 335 336
;; live  kill	 17 [flags]
;; rd  in  	(9) 7[55],104[1185,1186],106[1187],135[1198,1200],136[1201,1203],451[1315]
;; rd  gen 	(7) 17[204],104[1186],135[1200],332[1253],334[1254],335[1255],336[1256]
;; rd  kill	(6) 104[1185,1186],332[1253],334[1254],335[1255],336[1256]
;;  UD chains for artificial uses at top

(code_label 261 259 262 27 132 "" [1 uses])
(note 262 261 263 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 263
;;      reg 135 { d1200(bb 27 insn 268) d1198(bb 24 insn 16) }
;;      reg 135 { d1200(bb 27 insn 268) d1198(bb 24 insn 16) }
(insn 263 262 265 27 (parallel [
            (set (reg:SI 332)
                (mult:SI (subreg:SI (reg/v:DI 135 [ a ]) 4)
                    (subreg:SI (reg/v:DI 135 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 265
;;      reg 332 { d1253(bb 27 insn 263) }
(insn 265 263 266 27 (parallel [
            (set (reg:SI 334)
                (ashift:SI (reg:SI 332)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 496 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 332)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 266
;;      reg 135 { d1200(bb 27 insn 268) d1198(bb 24 insn 16) }
;;      reg 135 { d1200(bb 27 insn 268) d1198(bb 24 insn 16) }
(insn 266 265 267 27 (parallel [
            (set (reg/v:DI 135 [ a ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 3 uid 267
;;      reg 135 { d1199(bb 27 insn 266) }
;;      reg 334 { d1254(bb 27 insn 265) }
(insn 267 266 268 27 (parallel [
            (set (reg:SI 335)
                (plus:SI (reg:SI 334)
                    (subreg:SI (reg/v:DI 135 [ a ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 334)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 268
;;      reg 135 read/write { d1199(bb 27 insn 266) }
;;      reg 335 { d1255(bb 27 insn 267) }
(insn 268 267 270 27 (set (subreg:SI (reg/v:DI 135 [ a ]) 4)
        (reg:SI 335)) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 335)
        (nil)))
;;   UD chains for insn luid 5 uid 270
;;      reg 104 { d1186(bb 27 insn 270) d1185(bb 23 insn 242) }
(insn 270 268 272 27 (parallel [
            (set (reg/v:DI 104 [ b ])
                (lshiftrt:DI (reg/v:DI 104 [ b ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 516 {*lshrdi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 6 uid 272
;;      reg 104 { d1186(bb 27 insn 270) }
;;      reg 104 { d1186(bb 27 insn 270) }
(insn 272 270 273 27 (parallel [
            (set (reg:SI 336)
                (ior:SI (subreg:SI (reg/v:DI 104 [ b ]) 4)
                    (subreg:SI (reg/v:DI 104 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 388 {*iorsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 7 uid 273
;;      reg 336 { d1256(bb 27 insn 272) }
(insn 273 272 274 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 336)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 336)
        (nil)))
;;   UD chains for insn luid 8 uid 274
;;      reg 17 { d204(bb 27 insn 273) }
(jump_insn 274 273 953 27 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 953)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 953)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451
;; live  out 	 7 [sp] 104 106 135 136 451
;; rd  out 	(8) 7[55],104[1186],106[1187],135[1198,1200],136[1201,1203],451[1315]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u328(6){ }u329(7){ d55(bb 23 insn 232) }u330(16){ }u331(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 136
;; live  in  	 7 [sp] 106 451
;; live  gen 	 136
;; live  kill	
;; rd  in  	(4) 7[55],104[1185],106[1187],451[1315]
;; rd  gen 	(1) 136[1204]
;; rd  kill	(4) 136[1201,1202,1203,1204]
;;  UD chains for artificial uses at top

(code_label 789 952 788 28 188 "" [1 uses])
(note 788 789 18 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 18
(insn 18 788 275 28 (set (reg/v:DI 136 [ tmod ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:25 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451
;; live  out 	 7 [sp] 106 136 451
;; rd  out 	(4) 7[55],106[1187],136[1204],451[1315]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u332(6){ }u333(7){ d55(bb 23 insn 232) }u334(16){ }u335(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 451
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 106 136 451
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(9) 7[55],104[1186],106[1187],135[1198,1200],136[1201,1203,1204],451[1315]
;; rd  gen 	(1) 17[205]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 275 18 276 29 131 "" [0 uses])
(note 276 275 277 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 277
;;      reg 451 { d1315(bb 23 insn 241) }
(insn 277 276 278 29 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 451 [ j ])
            (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:49 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 278
;;      reg 17 { d205(bb 29 insn 277) }
(jump_insn 278 277 279 29 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 791)
            (pc))) D:\LHX\7.5 contest\t1.cpp:49 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 791)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451
;; live  out 	 7 [sp] 106 136 451
;; rd  out 	(6) 7[55],106[1187],136[1201,1203,1204],451[1315]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u338(6){ }u339(7){ d55(bb 23 insn 232) }u340(16){ }u341(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 451
;; lr  def 	 83 123 189 450
;; live  in  	 7 [sp] 106 136 451
;; live  gen 	 83 123 189 450
;; live  kill	
;; rd  in  	(6) 7[55],106[1187],136[1201,1203,1204],451[1315]
;; rd  gen 	(4) 83[1181],123[1195],189[1221],450[1313]
;; rd  kill	(11) 83[1181,1182,1183],123[1195,1196],189[1221,1222,1223,1224],450[1313,1314]
;;  UD chains for artificial uses at top

(note 279 278 20 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 20
(insn 20 279 21 30 (set (reg/f:SI 189 [ __i$_M_node ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 21
(insn 21 20 22 30 (set (reg/v:SI 83 [ tmp ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 22
(insn 22 21 899 30 (set (reg/v:SI 123 [ i ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 899
;;      reg 451 { d1315(bb 23 insn 241) }
(insn 899 22 575 30 (set (reg:SI 450)
        (plus:SI (reg:SI 451 [ j ])
            (const_int 1 [0x1]))) 213 {*leasi}
     (expr_list:REG_DEAD (reg:SI 451 [ j ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450
;; live  out 	 7 [sp] 83 106 123 136 189 450
;; rd  out 	(9) 7[55],83[1181],106[1187],123[1195],136[1201,1203,1204],189[1221],450[1313]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u343(6){ }u344(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u345(16){ }u346(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 123 136 189 450
;; lr  def 	 17 [flags] 112 113 339 340 341 342 343 344 345 346 347 427 428
;; live  in  	 7 [sp] 83 106 123 136 189 450
;; live  gen 	 17 [flags] 112 113 339 340 341 342 343 344 345 346 347 427 428
;; live  kill	 17 [flags]
;; rd  in  	(17) 7[55,61,63,65],83[1181,1182],106[1187,1188],123[1195,1196],136[1201,1203,1204],189[1221,1224],450[1313,1314]
;; rd  gen 	(14) 17[213],112[1189],113[1190],339[1257],340[1258],341[1259],342[1260],343[1261],344[1262],345[1264],346[1265],347[1266],427[1294],428[1295]
;; rd  kill	(12) 112[1189],113[1190],339[1257],340[1258],341[1259],342[1260],343[1261],344[1262],346[1265],347[1266],427[1294],428[1295]
;;  UD chains for artificial uses at top

(code_label 575 899 280 31 170 "" [0 uses])
(note 280 575 283 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 283
;;      reg 123 { d1196(bb 96 insn 567) d1195(bb 30 insn 22) }
(insn 283 280 284 31 (parallel [
            (set (reg:SI 339)
                (plus:SI (reg/v:SI 123 [ i ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 284
;;      reg 339 { d1257(bb 31 insn 283) }
(insn 284 283 285 31 (set (reg:SI 341)
        (mem:SI (plus:SI (mult:SI (reg:SI 339)
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 pre S4 A64])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 285
;;      reg 136 { d1204(bb 28 insn 18) d1203(bb 26 insn 259) d1201(bb 24 insn 17) }
;;      reg 341 { d1259(bb 31 insn 284) }
(insn 285 284 286 31 (parallel [
            (set (reg:SI 340)
                (mult:SI (reg:SI 341)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 341)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 286
;;      reg 339 { d1257(bb 31 insn 283) }
(insn 286 285 287 31 (set (reg:SI 343)
        (mem:SI (plus:SI (mult:SI (reg:SI 339)
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                        (const_int 4 [0x4])))) [34 pre S4 A32])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 287
;;      reg 136 { d1204(bb 28 insn 18) d1203(bb 26 insn 259) d1201(bb 24 insn 17) }
;;      reg 343 { d1261(bb 31 insn 286) }
(insn 287 286 288 31 (parallel [
            (set (reg:SI 342)
                (mult:SI (reg:SI 343)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 343)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 288
;;      reg 340 { d1258(bb 31 insn 285) }
;;      reg 342 { d1260(bb 31 insn 287) }
(insn 288 287 289 31 (parallel [
            (set (reg:SI 344)
                (plus:SI (reg:SI 340)
                    (reg:SI 342)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 342)
        (expr_list:REG_DEAD (reg:SI 340)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 6 uid 289
;;      reg 136 { d1204(bb 28 insn 18) d1203(bb 26 insn 259) d1201(bb 24 insn 17) }
;;      reg 339 { d1257(bb 31 insn 283) }
(insn 289 288 290 31 (parallel [
            (set (reg:DI 345 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg:SI 339)
                                    (const_int 8 [0x8]))
                                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 pre S4 A64]))
                    (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 339)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 7 uid 290
;;      reg 344 { d1262(bb 31 insn 288) }
;;      reg 345 { d1263(bb 31 insn 289) }
(insn 290 289 291 31 (parallel [
            (set (reg:SI 346)
                (plus:SI (reg:SI 344)
                    (subreg:SI (reg:DI 345 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 344)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 8 uid 291
;;      reg 345 read/write { d1263(bb 31 insn 289) }
;;      reg 346 { d1265(bb 31 insn 290) }
(insn 291 290 293 31 (set (subreg:SI (reg:DI 345 [ D.83220 ]) 4)
        (reg:SI 346)) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 346)
        (nil)))
;;   UD chains for insn luid 9 uid 293
;;      reg 106 { d1188(bb 96 insn 569) d1187(bb 23 insn 911) }
(insn 293 291 294 31 (set (reg:DI 347)
        (mem:DI (plus:SI (mult:SI (reg:SI 106 [ D.83218 ])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 pre S8 A64])) D:\LHX\7.5 contest\t1.cpp:50 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:SI 106 [ D.83218 ])
        (nil)))
;;   UD chains for insn luid 10 uid 294
;;      reg 345 { d1264(bb 31 insn 291) d1263(bb 31 insn 289) }
;;      reg 347 { d1266(bb 31 insn 293) }
(insn 294 293 296 31 (parallel [
            (set (reg/v:DI 112 [ t1 ])
                (minus:DI (reg:DI 347)
                    (reg:DI 345 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 259 {*subdi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 347)
        (expr_list:REG_DEAD (reg:DI 345 [ D.83220 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 11 uid 296
;;      reg 123 { d1196(bb 96 insn 567) d1195(bb 30 insn 22) }
(insn 296 294 863 31 (set (reg:DI 113 [ D.83220 ])
        (mem:DI (plus:SI (mult:SI (reg/v:SI 123 [ i ])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) [34 suf S8 A64])) D:\LHX\7.5 contest\t1.cpp:51 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 12 uid 863
;;      reg 450 { d1314(bb 96 insn 568) d1313(bb 30 insn 899) }
(insn 863 296 864 31 (set (reg:SI 427 [ D.83220 ])
        (mem:SI (plus:SI (mult:SI (reg:SI 450)
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) [34 suf S4 A64])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 13 uid 864
;;      reg 450 { d1314(bb 96 insn 568) d1313(bb 30 insn 899) }
(insn 864 863 300 31 (set (reg:SI 428 [ D.83220+4 ])
        (mem:SI (plus:SI (mult:SI (reg:SI 450)
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                        (const_int 4 [0x4])))) [34 suf S4 A32])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 450)
        (nil)))
;;   UD chains for insn luid 14 uid 300
;;      reg 189 { d1224(bb 97 insn 574) d1221(bb 30 insn 20) }
(insn 300 864 301 31 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 189 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 15 uid 301
;;      reg 17 { d213(bb 31 insn 300) }
(jump_insn 301 300 302 31 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 793)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 793)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 189 427 428
;; rd  out 	(17) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1221,1224],427[1294],428[1295]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u379(6){ }u380(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u381(16){ }u382(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 203
;; live  in  	 7 [sp] 83 112 113 123 136 189 427 428
;; live  gen 	 203
;; live  kill	
;; rd  in  	(17) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1221,1224],427[1294],428[1295]
;; rd  gen 	(1) 203[1226]
;; rd  kill	(5) 203[1226,1227,1228,1229,1230]
;;  UD chains for artificial uses at top

(note 302 301 890 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 890
(insn 890 302 320 32 (set (reg/f:SI 203 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 189 203 427 428
;; rd  out 	(18) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1221,1224],203[1226],427[1294],428[1295]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u383(6){ }u384(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u385(16){ }u386(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 136 189 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(21) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1221,1222,1223,1224],203[1226,1227],427[1294],428[1295]
;; rd  gen 	(1) 17[214]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 320 890 303 33 139 "" [0 uses])
(note 303 320 304 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 304
;;      reg 112 { d1189(bb 31 insn 294) }
;;      reg 189 { d1224(bb 97 insn 574) d1223(bb 37 insn 317) d1222(bb 36 insn 25) d1221(bb 30 insn 20) }
(insn 304 303 305 33 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 305
;;      reg 17 { d214(bb 33 insn 304) }
(jump_insn 305 304 818 33 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 315)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 189 203 427 428
;; rd  out 	(21) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1221,1222,1223,1224],203[1226,1227],427[1294],428[1295]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u390(6){ }u391(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u392(16){ }u393(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 136 189 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(21) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1221,1222,1223,1224],203[1226,1227],427[1294],428[1295]
;; rd  gen 	(1) 17[215]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 818 305 306 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 306
;;      reg 112 { d1189(bb 31 insn 294) }
;;      reg 189 { d1224(bb 97 insn 574) d1223(bb 37 insn 317) d1222(bb 36 insn 25) d1221(bb 30 insn 20) }
(insn 306 818 307 34 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 307
;;      reg 17 { d215(bb 34 insn 306) }
(jump_insn 307 306 819 34 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 852)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 852)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 189 203 427 428
;; rd  out 	(21) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1221,1222,1223,1224],203[1226,1227],427[1294],428[1295]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u397(6){ }u398(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u399(16){ }u400(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 136 189 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(21) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1221,1222,1223,1224],203[1226,1227],427[1294],428[1295]
;; rd  gen 	(1) 17[216]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 819 307 308 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 308
;;      reg 112 { d1189(bb 31 insn 294) }
;;      reg 189 { d1224(bb 97 insn 574) d1223(bb 37 insn 317) d1222(bb 36 insn 25) d1221(bb 30 insn 20) }
(insn 308 819 309 35 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 309
;;      reg 17 { d216(bb 35 insn 308) }
(jump_insn 309 308 852 35 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 315)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 189 203 427 428
;; rd  out 	(21) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1221,1222,1223,1224],203[1226,1227],427[1294],428[1295]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u404(6){ }u405(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u406(16){ }u407(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 189
;; lr  def 	 183 189 203
;; live  in  	 7 [sp] 83 112 113 123 136 189 427 428
;; live  gen 	 183 189 203
;; live  kill	
;; rd  in  	(21) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1221,1222,1223,1224],203[1226,1227],427[1294],428[1295]
;; rd  gen 	(3) 183[1214],189[1222],203[1227]
;; rd  kill	(10) 183[1214],189[1221,1222,1223,1224],203[1226,1227,1228,1229,1230]
;;  UD chains for artificial uses at top

(code_label 852 309 311 36 198 "" [1 uses])
(note 311 852 312 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 312
;;      reg 189 { d1224(bb 97 insn 574) d1223(bb 37 insn 317) d1222(bb 36 insn 25) d1221(bb 30 insn 20) }
(insn 312 311 24 36 (set (reg/f:SI 183 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 24
;;      reg 189 { d1224(bb 97 insn 574) d1223(bb 37 insn 317) d1222(bb 36 insn 25) d1221(bb 30 insn 20) }
(insn 24 312 25 36 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg/f:SI 189 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 189 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 2 uid 25
;;      reg 183 { d1214(bb 36 insn 312) }
(insn 25 24 315 36 (set (reg/f:SI 189 [ __i$_M_node ])
        (reg/f:SI 183 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 183 [ __i$_M_node ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 189 203 427 428
;; rd  out 	(17) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1222],203[1227],427[1294],428[1295]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u411(6){ }u412(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u413(16){ }u414(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 189
;; lr  def 	 189
;; live  in  	 7 [sp] 83 112 113 123 136 189 203 427 428
;; live  gen 	 189
;; live  kill	
;; rd  in  	(21) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1221,1222,1223,1224],203[1226,1227],427[1294],428[1295]
;; rd  gen 	(1) 189[1223]
;; rd  kill	(4) 189[1221,1222,1223,1224]
;;  UD chains for artificial uses at top

(code_label 315 25 316 37 136 "" [2 uses])
(note 316 315 317 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 317
;;      reg 189 { d1224(bb 97 insn 574) d1223(bb 37 insn 317) d1222(bb 36 insn 25) d1221(bb 30 insn 20) }
(insn 317 316 318 37 (set (reg/f:SI 189 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 189 203 427 428
;; rd  out 	(18) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1223],203[1226,1227],427[1294],428[1295]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u416(6){ }u417(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u418(16){ }u419(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 189
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 136 189 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(19) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1222,1223],203[1226,1227],427[1294],428[1295]
;; rd  gen 	(1) 17[217]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 318 317 319 38 138 "" [0 uses])
(note 319 318 321 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 321
;;      reg 189 { d1223(bb 37 insn 317) d1222(bb 36 insn 25) }
(insn 321 319 322 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 189 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 322
;;      reg 17 { d217(bb 38 insn 321) }
(jump_insn 322 321 951 38 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 951)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 951)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 189 203 427 428
;; rd  out 	(19) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1222,1223],203[1226,1227],427[1294],428[1295]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u422(6){ }u423(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u424(16){ }u425(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(19) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1222,1223],203[1226,1227],427[1294],428[1295]
;; rd  gen 	(1) 17[218]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 323 950 324 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 324
;;      reg 203 { d1227(bb 36 insn 24) d1226(bb 32 insn 890) }
(insn 324 323 325 39 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 203 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 325
;;      reg 17 { d218(bb 39 insn 324) }
(jump_insn 325 324 326 39 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 671 (nil)))
 -> 661)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428
;; rd  out 	(17) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1226,1227],427[1294],428[1295]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u429(6){ }u430(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u431(16){ }u432(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 203
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(17) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1226,1227],427[1294],428[1295]
;; rd  gen 	(1) 17[219]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 326 325 327 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 327
;;      reg 112 { d1189(bb 31 insn 294) }
;;      reg 203 { d1227(bb 36 insn 24) d1226(bb 32 insn 890) }
(insn 327 326 328 40 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 328
;;      reg 17 { d219(bb 40 insn 327) }
(jump_insn 328 327 821 40 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 661)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428
;; rd  out 	(17) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1226,1227],427[1294],428[1295]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u436(6){ }u437(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u438(16){ }u439(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 203
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(17) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1226,1227],427[1294],428[1295]
;; rd  gen 	(1) 17[220]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 821 328 329 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 329
;;      reg 112 { d1189(bb 31 insn 294) }
;;      reg 203 { d1227(bb 36 insn 24) d1226(bb 32 insn 890) }
(insn 329 821 330 41 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 330
;;      reg 17 { d220(bb 41 insn 329) }
(jump_insn 330 329 822 41 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 381)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 381)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428
;; rd  out 	(17) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1226,1227],427[1294],428[1295]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u443(6){ }u444(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u445(16){ }u446(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 203
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(17) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1226,1227],427[1294],428[1295]
;; rd  gen 	(1) 17[221]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 822 330 331 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 331
;;      reg 112 { d1189(bb 31 insn 294) }
;;      reg 203 { d1227(bb 36 insn 24) d1226(bb 32 insn 890) }
(insn 331 822 332 42 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 332
;;      reg 17 { d221(bb 42 insn 331) }
(jump_insn 332 331 678 42 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 661)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428
;; rd  out 	(17) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1226,1227],427[1294],428[1295]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u450(6){ }u451(7){ d61(bb 107 insn 674) }u452(16){ }u453(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 437
;; lr  def 	 17 [flags] 352
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428 437 438
;; live  gen 	 17 [flags] 352
;; live  kill	
;; rd  in  	(15) 7[61],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1230],427[1294],428[1295],437[1300],438[1301]
;; rd  gen 	(2) 17[223],352[1267]
;; rd  kill	(1) 352[1267]
;;  UD chains for artificial uses at top

(code_label 678 332 337 43 176 "" [1 uses])
(note 337 678 338 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 338
;;      reg 437 { d1300(bb 107 insn 871) }
(insn 338 337 339 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 437 [ __res ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 437 [ __res ])
        (nil)))
;;   UD chains for insn luid 1 uid 339
;;      reg 17 { d222(bb 43 insn 338) }
(insn 339 338 340 43 (set (reg:QI 352 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 340
;;      reg 352 { d1267(bb 43 insn 339) }
(insn 340 339 341 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 352 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 352 [ D.83221 ])
        (nil)))
;;   UD chains for insn luid 3 uid 341
;;      reg 17 { d223(bb 43 insn 340) }
(jump_insn 341 340 824 43 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 801)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 507 (nil)))
 -> 801)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428 438
;; rd  out 	(14) 7[61],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1230],427[1294],428[1295],438[1301]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d61(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u458(6){ }u459(7){ d61(bb 107 insn 674) }u460(16){ }u461(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438
;; lr  def 	 17 [flags] 354
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428 438
;; live  gen 	 17 [flags] 354
;; live  kill	
;; rd  in  	(14) 7[61],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1230],427[1294],428[1295],438[1301]
;; rd  gen 	(2) 17[225],354[1268]
;; rd  kill	(1) 354[1268]
;;  UD chains for artificial uses at top

(note 824 341 342 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 342
;;      reg 438 { d1301(bb 107 insn 872) }
(insn 342 824 343 44 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 438 [ __res+4 ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 343
;;      reg 17 { d224(bb 44 insn 342) }
(insn 343 342 344 44 (set (reg:QI 354 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 344
;;      reg 354 { d1268(bb 44 insn 343) }
(insn 344 343 345 44 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 354 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 354 [ D.83221 ])
        (nil)))
;;   UD chains for insn luid 3 uid 345
;;      reg 17 { d225(bb 44 insn 344) }
(jump_insn 345 344 346 44 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 801)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 534 (nil)))
 -> 801)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428 438
;; rd  out 	(14) 7[61],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1230],427[1294],428[1295],438[1301]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d61(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u466(6){ }u467(7){ d61(bb 107 insn 674) }u468(16){ }u469(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203 438
;; lr  def 	 17 [flags] 120 441 442
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428 438
;; live  gen 	 17 [flags] 120 441 442
;; live  kill	
;; rd  in  	(14) 7[61],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1230],427[1294],428[1295],438[1301]
;; rd  gen 	(4) 17[226],120[1192],441[1303],442[1304]
;; rd  kill	(5) 120[1192,1193,1194],441[1303],442[1304]
;;  UD chains for artificial uses at top

(note 346 345 347 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 347
(insn 347 346 865 45 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 865
;;      reg 203 { d1230(bb 107 insn 666) }
(insn 865 347 866 45 (set (reg:SI 441 [ MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ])
        (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_205 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 866
;;      reg 203 { d1230(bb 107 insn 666) }
(insn 866 865 349 45 (set (reg:SI 442 [+4 ])
        (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_205 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 349
;;      reg 438 { d1301(bb 107 insn 872) }
;;      reg 442 { d1304(bb 45 insn 866) }
(insn 349 866 350 45 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 442 [+4 ])
            (mem:SI (plus:SI (reg:SI 438 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 4 uid 350
;;      reg 17 { d226(bb 45 insn 349) }
(jump_insn 350 349 825 45 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 358)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 442
;; live  out 	 7 [sp] 83 112 113 120 123 136 203 427 428 438 441 442
;; rd  out 	(17) 7[61],83[1181,1182],112[1189],113[1190],120[1192],123[1195,1196],136[1201,1203,1204],203[1230],427[1294],428[1295],438[1301],441[1303],442[1304]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d61(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u475(6){ }u476(7){ d61(bb 107 insn 674) }u477(16){ }u478(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 442
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438 442
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 120 123 136 203 427 428 438 441 442
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(17) 7[61],83[1181,1182],112[1189],113[1190],120[1192],123[1195,1196],136[1201,1203,1204],203[1230],427[1294],428[1295],438[1301],441[1303],442[1304]
;; rd  gen 	(1) 17[227]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 825 350 351 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 351
;;      reg 438 { d1301(bb 107 insn 872) }
;;      reg 442 { d1304(bb 45 insn 866) }
(insn 351 825 352 46 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 442 [+4 ])
            (mem:SI (plus:SI (reg:SI 438 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 442 [+4 ])
        (nil)))
;;   UD chains for insn luid 1 uid 352
;;      reg 17 { d227(bb 46 insn 351) }
(jump_insn 352 351 826 46 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 355)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 355)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441
;; live  out 	 7 [sp] 83 112 113 120 123 136 203 427 428 438 441
;; rd  out 	(16) 7[61],83[1181,1182],112[1189],113[1190],120[1192],123[1195,1196],136[1201,1203,1204],203[1230],427[1294],428[1295],438[1301],441[1303]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d61(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u482(6){ }u483(7){ d61(bb 107 insn 674) }u484(16){ }u485(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438 441
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 120 123 136 203 427 428 438 441
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(16) 7[61],83[1181,1182],112[1189],113[1190],120[1192],123[1195,1196],136[1201,1203,1204],203[1230],427[1294],428[1295],438[1301],441[1303]
;; rd  gen 	(1) 17[228]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 826 352 353 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 353
;;      reg 438 { d1301(bb 107 insn 872) }
;;      reg 441 { d1303(bb 45 insn 865) }
(insn 353 826 354 47 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 441 [ MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ])
            (mem:SI (plus:SI (reg:SI 438 [ __res+4 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 441 [ MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ])
        (nil)))
;;   UD chains for insn luid 1 uid 354
;;      reg 17 { d228(bb 47 insn 353) }
(jump_insn 354 353 355 47 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 358)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438
;; live  out 	 7 [sp] 83 112 113 120 123 136 203 427 428 438
;; rd  out 	(15) 7[61],83[1181,1182],112[1189],113[1190],120[1192],123[1195,1196],136[1201,1203,1204],203[1230],427[1294],428[1295],438[1301]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d61(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u489(6){ }u490(7){ d61(bb 107 insn 674) }u491(16){ }u492(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 120
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428 438
;; live  gen 	 120
;; live  kill	
;; rd  in  	(16) 7[61],83[1181,1182],112[1189],113[1190],120[1192],123[1195,1196],136[1201,1203,1204],203[1230],427[1294],428[1295],438[1301],441[1303]
;; rd  gen 	(1) 120[1193]
;; rd  kill	(3) 120[1192,1193,1194]
;;  UD chains for artificial uses at top

(code_label 355 354 827 48 144 "" [1 uses])
(note 827 355 356 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 356
(insn 356 827 801 48 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438
;; live  out 	 7 [sp] 83 112 113 120 123 136 203 427 428 438
;; rd  out 	(15) 7[61],83[1181,1182],112[1189],113[1190],120[1193],123[1195,1196],136[1201,1203,1204],203[1230],427[1294],428[1295],438[1301]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d61(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u493(6){ }u494(7){ d61(bb 107 insn 674) }u495(16){ }u496(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 120
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428 438
;; live  gen 	 120
;; live  kill	
;; rd  in  	(14) 7[61],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1230],427[1294],428[1295],438[1301]
;; rd  gen 	(1) 120[1194]
;; rd  kill	(3) 120[1192,1193,1194]
;;  UD chains for artificial uses at top

(code_label 801 356 800 49 192 "" [2 uses])
(note 800 801 27 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 27
(insn 27 800 358 49 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438
;; live  out 	 7 [sp] 83 112 113 120 123 136 203 427 428 438
;; rd  out 	(15) 7[61],83[1181,1182],112[1189],113[1190],120[1194],123[1195,1196],136[1201,1203,1204],203[1230],427[1294],428[1295],438[1301]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d61(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u497(6){ }u498(7){ d61(bb 107 insn 674) }u499(16){ }u500(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120 203 438
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 356 361 362
;; live  in  	 7 [sp] 83 112 113 120 123 136 203 427 428 438
;; live  gen 	 356 361 362
;; live  kill	 17 [flags]
;; rd  in  	(19) 7[61],83[1181,1182],112[1189],113[1190],120[1192,1193,1194],123[1195,1196],136[1201,1203,1204],203[1230],427[1294],428[1295],438[1301],441[1303],442[1304]
;; rd  gen 	(3) 356[1269],361[1270],362[1271]
;; rd  kill	(3) 356[1269],361[1270],362[1271]
;;  UD chains for artificial uses at top

(code_label 358 27 359 50 142 "" [2 uses])
(note 359 358 360 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 360
;;      reg 7 { d61(bb 107 insn 674) }
(insn 360 359 361 50 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 361
;;      reg 7 { d61(bb 107 insn 674) }
;;      reg 438 { d1301(bb 107 insn 872) }
(insn 361 360 362 50 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 438 [ __res+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 438 [ __res+4 ])
        (nil)))
;;   UD chains for insn luid 2 uid 362
;;      reg 7 { d61(bb 107 insn 674) }
;;      reg 203 { d1230(bb 107 insn 666) }
(insn 362 361 363 50 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 203 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 363
;;      reg 120 { d1194(bb 49 insn 27) d1193(bb 48 insn 356) d1192(bb 45 insn 347) }
(insn 363 362 364 50 (set (reg:SI 356 [ __insert_left ])
        (zero_extend:SI (reg/v:QI 120 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 120 [ __insert_left ])
        (nil)))
;;   UD chains for insn luid 4 uid 364
;;      reg 7 { d61(bb 107 insn 674) }
;;      reg 356 { d1269(bb 50 insn 363) }
(insn 364 363 365 50 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 356 [ __insert_left ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 356 [ __insert_left ])
        (nil)))
;;   UD chains for insn luid 5 uid 365
;;      reg 7 { d61(bb 107 insn 674) }
;;      reg 7 { d61(bb 107 insn 674) }
;;      reg 7 { d61(bb 107 insn 674) }
;;      reg 7 { d61(bb 107 insn 674) }
;;      reg 7 { d61(bb 107 insn 674) }
(call_insn 365 364 371 50 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
;;   UD chains for insn luid 6 uid 371
(insn 371 365 372 50 (set (reg:SI 362 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 372
;;      reg 362 { d1271(bb 50 insn 371) }
(insn 372 371 373 50 (parallel [
            (set (reg:SI 361 [ D.83223 ])
                (plus:SI (reg:SI 362 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 362 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 8 uid 373
;;      reg 361 { d1270(bb 50 insn 372) }
(insn 373 372 376 50 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 361 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 361 [ D.83223 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428
;; rd  out 	(13) 7[61],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1230],427[1294],428[1295]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d61(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u518(6){ }u519(7){ d61(bb 107 insn 674) }u520(16){ }u521(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203 437
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 203
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428 437
;; live  gen 	 203
;; live  kill	
;; rd  in  	(15) 7[61],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1230],427[1294],428[1295],437[1300],438[1301]
;; rd  gen 	(1) 203[1228]
;; rd  kill	(5) 203[1226,1227,1228,1229,1230]
;;  UD chains for artificial uses at top

(note 376 373 377 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 377
;;      reg 7 { d61(bb 107 insn 674) }
;;      reg 203 { d1230(bb 107 insn 666) }
(insn 377 376 378 51 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 203 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 203 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 1 uid 378
;;      reg 7 { d61(bb 107 insn 674) }
;;      reg 7 { d61(bb 107 insn 674) }
(call_insn 378 377 28 51 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;   UD chains for insn luid 2 uid 28
;;      reg 437 { d1300(bb 107 insn 871) }
(insn 28 378 381 51 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg:SI 437 [ __res ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 437 [ __res ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428
;; rd  out 	(13) 7[61],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1228],427[1294],428[1295]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d61(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u527(6){ }u528(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u529(16){ }u530(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(19) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1226,1227,1228,1230],427[1294],428[1295]
;; rd  gen 	(1) 17[232]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 381 28 382 52 141 "" [1 uses])
(note 382 381 383 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 383
;;      reg 203 { d1230(bb 107 insn 666) d1228(bb 51 insn 28) d1227(bb 36 insn 24) d1226(bb 32 insn 890) }
(insn 383 382 384 52 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_351 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/f:SI 203 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 1 uid 384
;;      reg 17 { d232(bb 52 insn 383) }
(jump_insn 384 383 385 52 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 721)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 721)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 427 428
;; rd  out 	(15) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],427[1294],428[1295]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u533(6){ }u534(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u535(16){ }u536(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 136 427 428
;; lr  def 	 17 [flags] 117 187 363 364 365 366 367 448
;; live  in  	 7 [sp] 83 112 113 123 136 427 428
;; live  gen 	 17 [flags] 117 187 363 364 365 366 367 448
;; live  kill	 17 [flags]
;; rd  in  	(15) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],427[1294],428[1295]
;; rd  gen 	(9) 17[239],117[1191],187[1218],363[1272],364[1273],365[1274],366[1276],367[1277],448[1309]
;; rd  kill	(9) 117[1191],187[1218,1219,1220],363[1272],364[1273],365[1274],367[1277],448[1309]
;;  UD chains for artificial uses at top

(note 385 384 386 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 386
;;      reg 136 { d1204(bb 28 insn 18) d1203(bb 26 insn 259) d1201(bb 24 insn 17) }
;;      reg 428 { d1295(bb 31 insn 864) }
(insn 386 385 387 53 (parallel [
            (set (reg:SI 363)
                (mult:SI (reg:SI 428 [ D.83220+4 ])
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 428 [ D.83220+4 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 1 uid 387
;;      reg 136 { d1204(bb 28 insn 18) d1203(bb 26 insn 259) d1201(bb 24 insn 17) }
;;      reg 427 { d1294(bb 31 insn 863) }
(insn 387 386 388 53 (parallel [
            (set (reg:SI 364)
                (mult:SI (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
                    (reg:SI 427 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 388
;;      reg 363 { d1272(bb 53 insn 386) }
;;      reg 364 { d1273(bb 53 insn 387) }
(insn 388 387 389 53 (parallel [
            (set (reg:SI 365)
                (plus:SI (reg:SI 363)
                    (reg:SI 364)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 364)
        (expr_list:REG_DEAD (reg:SI 363)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 3 uid 389
;;      reg 136 { d1204(bb 28 insn 18) d1203(bb 26 insn 259) d1201(bb 24 insn 17) }
;;      reg 427 { d1294(bb 31 insn 863) }
(insn 389 388 390 53 (parallel [
            (set (reg:DI 366 [ D.83220 ])
                (mult:DI (zero_extend:DI (reg:SI 427 [ D.83220 ]))
                    (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 427 [ D.83220 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 390
;;      reg 365 { d1274(bb 53 insn 388) }
;;      reg 366 { d1275(bb 53 insn 389) }
(insn 390 389 391 53 (parallel [
            (set (reg:SI 367)
                (plus:SI (reg:SI 365)
                    (subreg:SI (reg:DI 366 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 365)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 391
;;      reg 366 read/write { d1275(bb 53 insn 389) }
;;      reg 367 { d1277(bb 53 insn 390) }
(insn 391 390 393 53 (set (subreg:SI (reg:DI 366 [ D.83220 ]) 4)
        (reg:SI 367)) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 367)
        (nil)))
;;   UD chains for insn luid 6 uid 393
;;      reg 113 { d1190(bb 31 insn 296) }
;;      reg 366 { d1276(bb 53 insn 391) d1275(bb 53 insn 389) }
(insn 393 391 395 53 (parallel [
            (set (reg/v:DI 117 [ t2 ])
                (minus:DI (reg:DI 113 [ D.83220 ])
                    (reg:DI 366 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 259 {*subdi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 366 [ D.83220 ])
        (expr_list:REG_DEAD (reg:DI 113 [ D.83220 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 7 uid 395
(insn 395 393 906 53 (set (reg/f:SI 448 [ __i$_M_node ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 906
;;      reg 448 { d1309(bb 53 insn 395) }
(insn 906 395 396 53 (set (reg/f:SI 187 [ __i$_M_node ])
        (reg/f:SI 448 [ __i$_M_node ])) -1
     (nil))
;;   UD chains for insn luid 9 uid 396
;;      reg 448 { d1309(bb 53 insn 395) }
(insn 396 906 397 53 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 448 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 10 uid 397
;;      reg 17 { d239(bb 53 insn 396) }
(jump_insn 397 396 398 53 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 803)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 803)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448
;; live  out 	 7 [sp] 83 112 117 123 136 187 448
;; rd  out 	(15) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],187[1218],448[1309]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u554(6){ }u555(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u556(16){ }u557(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 186
;; live  in  	 7 [sp] 83 112 117 123 136 187 448
;; live  gen 	 186
;; live  kill	
;; rd  in  	(15) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],187[1218],448[1309]
;; rd  gen 	(1) 186[1215]
;; rd  kill	(3) 186[1215,1216,1217]
;;  UD chains for artificial uses at top

(note 398 397 889 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 889
(insn 889 398 416 54 (set (reg/f:SI 186 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 187 448
;; rd  out 	(16) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215],187[1218],448[1309]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u558(6){ }u559(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u560(16){ }u561(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 136 186 187 448
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(19) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],187[1218,1219,1220],448[1309]
;; rd  gen 	(1) 17[240]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 416 889 399 55 151 "" [0 uses])
(note 399 416 400 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 400
;;      reg 117 { d1191(bb 53 insn 393) }
;;      reg 187 { d1220(bb 59 insn 413) d1219(bb 58 insn 31) d1218(bb 53 insn 906) }
(insn 400 399 401 55 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 401
;;      reg 17 { d240(bb 55 insn 400) }
(jump_insn 401 400 829 55 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 411)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 411)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 187 448
;; rd  out 	(19) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],187[1218,1219,1220],448[1309]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u565(6){ }u566(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u567(16){ }u568(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 136 186 187 448
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(19) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],187[1218,1219,1220],448[1309]
;; rd  gen 	(1) 17[241]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 829 401 402 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 402
;;      reg 117 { d1191(bb 53 insn 393) }
;;      reg 187 { d1220(bb 59 insn 413) d1219(bb 58 insn 31) d1218(bb 53 insn 906) }
(insn 402 829 403 56 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 403
;;      reg 17 { d241(bb 56 insn 402) }
(jump_insn 403 402 830 56 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 853)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 853)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 187 448
;; rd  out 	(19) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],187[1218,1219,1220],448[1309]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u572(6){ }u573(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u574(16){ }u575(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 136 186 187 448
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(19) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],187[1218,1219,1220],448[1309]
;; rd  gen 	(1) 17[242]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 830 403 404 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 404
;;      reg 117 { d1191(bb 53 insn 393) }
;;      reg 187 { d1220(bb 59 insn 413) d1219(bb 58 insn 31) d1218(bb 53 insn 906) }
(insn 404 830 405 57 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 405
;;      reg 17 { d242(bb 57 insn 404) }
(jump_insn 405 404 853 57 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 411)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 411)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 187 448
;; rd  out 	(19) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],187[1218,1219,1220],448[1309]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u579(6){ }u580(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u581(16){ }u582(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 186 187 201
;; live  in  	 7 [sp] 83 112 117 123 136 187 448
;; live  gen 	 186 187 201
;; live  kill	
;; rd  in  	(19) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],187[1218,1219,1220],448[1309]
;; rd  gen 	(3) 186[1216],187[1219],201[1225]
;; rd  kill	(7) 186[1215,1216,1217],187[1218,1219,1220],201[1225]
;;  UD chains for artificial uses at top

(code_label 853 405 407 58 199 "" [1 uses])
(note 407 853 408 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 408
;;      reg 187 { d1220(bb 59 insn 413) d1219(bb 58 insn 31) d1218(bb 53 insn 906) }
(insn 408 407 30 58 (set (reg/f:SI 201 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 30
;;      reg 187 { d1220(bb 59 insn 413) d1219(bb 58 insn 31) d1218(bb 53 insn 906) }
(insn 30 408 31 58 (set (reg/f:SI 186 [ __i$_M_node ])
        (reg/f:SI 187 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 187 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 2 uid 31
;;      reg 201 { d1225(bb 58 insn 408) }
(insn 31 30 411 58 (set (reg/f:SI 187 [ __i$_M_node ])
        (reg/f:SI 201 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 201 [ __i$_M_node ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 187 448
;; rd  out 	(16) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1216],187[1219],448[1309]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u586(6){ }u587(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u588(16){ }u589(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 187
;; live  in  	 7 [sp] 83 112 117 123 136 186 187 448
;; live  gen 	 187
;; live  kill	
;; rd  in  	(19) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],187[1218,1219,1220],448[1309]
;; rd  gen 	(1) 187[1220]
;; rd  kill	(3) 187[1218,1219,1220]
;;  UD chains for artificial uses at top

(code_label 411 31 412 59 148 "" [2 uses])
(note 412 411 413 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 413
;;      reg 187 { d1220(bb 59 insn 413) d1219(bb 58 insn 31) d1218(bb 53 insn 906) }
(insn 413 412 414 59 (set (reg/f:SI 187 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 187 448
;; rd  out 	(17) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],187[1220],448[1309]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u591(6){ }u592(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u593(16){ }u594(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 136 186 187 448
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(18) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],187[1219,1220],448[1309]
;; rd  gen 	(1) 17[243]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 414 413 415 60 150 "" [0 uses])
(note 415 414 417 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 417
;;      reg 187 { d1220(bb 59 insn 413) d1219(bb 58 insn 31) }
(insn 417 415 418 60 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 187 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 418
;;      reg 17 { d243(bb 60 insn 417) }
(jump_insn 418 417 949 60 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 949)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 949)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 187 448
;; rd  out 	(18) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],187[1219,1220],448[1309]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u597(6){ }u598(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u599(16){ }u600(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 136 186 448
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(18) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],187[1219,1220],448[1309]
;; rd  gen 	(1) 17[244]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 419 948 420 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 420
;;      reg 186 { d1216(bb 58 insn 30) d1215(bb 54 insn 889) }
(insn 420 419 421 61 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 186 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 421
;;      reg 17 { d244(bb 61 insn 420) }
(jump_insn 421 420 422 61 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 662 (nil)))
 -> 685)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 448
;; rd  out 	(16) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],448[1309]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u604(6){ }u605(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u606(16){ }u607(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 186
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 136 186 448
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(16) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],448[1309]
;; rd  gen 	(1) 17[245]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 422 421 423 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 423
;;      reg 117 { d1191(bb 53 insn 393) }
;;      reg 186 { d1216(bb 58 insn 30) d1215(bb 54 insn 889) }
(insn 423 422 424 62 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 186 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 424
;;      reg 17 { d245(bb 62 insn 423) }
(jump_insn 424 423 832 62 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 685)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 448
;; rd  out 	(16) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],448[1309]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u611(6){ }u612(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u613(16){ }u614(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 186
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 136 186 448
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(16) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],448[1309]
;; rd  gen 	(1) 17[246]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 832 424 425 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 425
;;      reg 117 { d1191(bb 53 insn 393) }
;;      reg 186 { d1216(bb 58 insn 30) d1215(bb 54 insn 889) }
(insn 425 832 426 63 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 186 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 426
;;      reg 17 { d246(bb 63 insn 425) }
(jump_insn 426 425 833 63 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 767)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 767)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 448
;; rd  out 	(16) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],448[1309]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u618(6){ }u619(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u620(16){ }u621(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 186
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 136 186 448
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(16) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],448[1309]
;; rd  gen 	(1) 17[247]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 833 426 427 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 427
;;      reg 117 { d1191(bb 53 insn 393) }
;;      reg 186 { d1216(bb 58 insn 30) d1215(bb 54 insn 889) }
(insn 427 833 428 64 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 186 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 428
;;      reg 17 { d247(bb 64 insn 427) }
(jump_insn 428 427 702 64 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 685)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 448
;; rd  out 	(16) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],448[1309]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u625(6){ }u626(7){ d63(bb 109 insn 698) }u627(16){ }u628(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435 436
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 435
;; lr  def 	 17 [flags] 370
;; live  in  	 7 [sp] 83 112 123 136 209 435 436
;; live  gen 	 17 [flags] 370
;; live  kill	
;; rd  in  	(12) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1232],435[1298],436[1299]
;; rd  gen 	(2) 17[249],370[1278]
;; rd  kill	(1) 370[1278]
;;  UD chains for artificial uses at top

(code_label 702 428 433 65 178 "" [1 uses])
(note 433 702 434 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 434
;;      reg 435 { d1298(bb 109 insn 873) }
(insn 434 433 435 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 435 [ __res ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 435 [ __res ])
        (nil)))
;;   UD chains for insn luid 1 uid 435
;;      reg 17 { d248(bb 65 insn 434) }
(insn 435 434 436 65 (set (reg:QI 370 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 436
;;      reg 370 { d1278(bb 65 insn 435) }
(insn 436 435 437 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 370 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 370 [ D.83221 ])
        (nil)))
;;   UD chains for insn luid 3 uid 437
;;      reg 17 { d249(bb 65 insn 436) }
(jump_insn 437 436 835 65 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 811)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 507 (nil)))
 -> 811)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436
;; live  out 	 7 [sp] 83 112 123 136 209 436
;; rd  out 	(11) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1232],436[1299]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d63(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u633(6){ }u634(7){ d63(bb 109 insn 698) }u635(16){ }u636(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 436
;; lr  def 	 17 [flags] 372
;; live  in  	 7 [sp] 83 112 123 136 209 436
;; live  gen 	 17 [flags] 372
;; live  kill	
;; rd  in  	(11) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1232],436[1299]
;; rd  gen 	(2) 17[251],372[1279]
;; rd  kill	(1) 372[1279]
;;  UD chains for artificial uses at top

(note 835 437 438 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 438
;;      reg 436 { d1299(bb 109 insn 874) }
(insn 438 835 439 66 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 436 [ __res+4 ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 439
;;      reg 17 { d250(bb 66 insn 438) }
(insn 439 438 440 66 (set (reg:QI 372 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 440
;;      reg 372 { d1279(bb 66 insn 439) }
(insn 440 439 441 66 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 372 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 372 [ D.83221 ])
        (nil)))
;;   UD chains for insn luid 3 uid 441
;;      reg 17 { d251(bb 66 insn 440) }
(jump_insn 441 440 442 66 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 811)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 534 (nil)))
 -> 811)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436
;; live  out 	 7 [sp] 83 112 123 136 209 436
;; rd  out 	(11) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1232],436[1299]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d63(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u641(6){ }u642(7){ d63(bb 109 insn 698) }u643(16){ }u644(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 436
;; lr  def 	 17 [flags] 212 443 444
;; live  in  	 7 [sp] 83 112 123 136 209 436
;; live  gen 	 17 [flags] 212 443 444
;; live  kill	
;; rd  in  	(11) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1232],436[1299]
;; rd  gen 	(4) 17[252],212[1233],443[1305],444[1306]
;; rd  kill	(5) 212[1233,1234,1235],443[1305],444[1306]
;;  UD chains for artificial uses at top

(note 442 441 443 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 443
(insn 443 442 867 67 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 867
;;      reg 209 { d1232(bb 109 insn 690) }
(insn 867 443 868 67 (set (reg:SI 443 [ MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ])
        (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_241 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 868
;;      reg 209 { d1232(bb 109 insn 690) }
(insn 868 867 445 67 (set (reg:SI 444 [+4 ])
        (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_241 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 445
;;      reg 436 { d1299(bb 109 insn 874) }
;;      reg 444 { d1306(bb 67 insn 868) }
(insn 445 868 446 67 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 444 [+4 ])
            (mem:SI (plus:SI (reg:SI 436 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 4 uid 446
;;      reg 17 { d252(bb 67 insn 445) }
(jump_insn 446 445 836 67 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 454)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443 444
;; live  out 	 7 [sp] 83 112 123 136 209 212 436 443 444
;; rd  out 	(14) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1232],212[1233],436[1299],443[1305],444[1306]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d63(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u650(6){ }u651(7){ d63(bb 109 insn 698) }u652(16){ }u653(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443 444
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 436 444
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 209 212 436 443 444
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(14) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1232],212[1233],436[1299],443[1305],444[1306]
;; rd  gen 	(1) 17[253]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 836 446 447 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 447
;;      reg 436 { d1299(bb 109 insn 874) }
;;      reg 444 { d1306(bb 67 insn 868) }
(insn 447 836 448 68 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 444 [+4 ])
            (mem:SI (plus:SI (reg:SI 436 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 444 [+4 ])
        (nil)))
;;   UD chains for insn luid 1 uid 448
;;      reg 17 { d253(bb 68 insn 447) }
(jump_insn 448 447 837 68 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 451)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 451)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443
;; live  out 	 7 [sp] 83 112 123 136 209 212 436 443
;; rd  out 	(13) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1232],212[1233],436[1299],443[1305]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d63(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u657(6){ }u658(7){ d63(bb 109 insn 698) }u659(16){ }u660(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 436 443
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 209 212 436 443
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(13) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1232],212[1233],436[1299],443[1305]
;; rd  gen 	(1) 17[254]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 837 448 449 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 449
;;      reg 436 { d1299(bb 109 insn 874) }
;;      reg 443 { d1305(bb 67 insn 867) }
(insn 449 837 450 69 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 443 [ MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ])
            (mem:SI (plus:SI (reg:SI 436 [ __res+4 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 443 [ MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ])
        (nil)))
;;   UD chains for insn luid 1 uid 450
;;      reg 17 { d254(bb 69 insn 449) }
(jump_insn 450 449 451 69 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 454)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436
;; live  out 	 7 [sp] 83 112 123 136 209 212 436
;; rd  out 	(12) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1232],212[1233],436[1299]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d63(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u664(6){ }u665(7){ d63(bb 109 insn 698) }u666(16){ }u667(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 7 [sp] 83 112 123 136 209 436
;; live  gen 	 212
;; live  kill	
;; rd  in  	(13) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1232],212[1233],436[1299],443[1305]
;; rd  gen 	(1) 212[1234]
;; rd  kill	(3) 212[1233,1234,1235]
;;  UD chains for artificial uses at top

(code_label 451 450 838 70 156 "" [1 uses])
(note 838 451 452 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 452
(insn 452 838 811 70 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436
;; live  out 	 7 [sp] 83 112 123 136 209 212 436
;; rd  out 	(12) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1232],212[1234],436[1299]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d63(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u668(6){ }u669(7){ d63(bb 109 insn 698) }u670(16){ }u671(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 7 [sp] 83 112 123 136 209 436
;; live  gen 	 212
;; live  kill	
;; rd  in  	(11) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1232],436[1299]
;; rd  gen 	(1) 212[1235]
;; rd  kill	(3) 212[1233,1234,1235]
;;  UD chains for artificial uses at top

(code_label 811 452 810 71 195 "" [2 uses])
(note 810 811 33 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 33
(insn 33 810 454 71 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436
;; live  out 	 7 [sp] 83 112 123 136 209 212 436
;; rd  out 	(12) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1232],212[1235],436[1299]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d63(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u672(6){ }u673(7){ d63(bb 109 insn 698) }u674(16){ }u675(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 212 436
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 374 379 380
;; live  in  	 7 [sp] 83 112 123 136 209 212 436
;; live  gen 	 374 379 380
;; live  kill	 17 [flags]
;; rd  in  	(16) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1232],212[1233,1234,1235],436[1299],443[1305],444[1306]
;; rd  gen 	(3) 374[1280],379[1281],380[1282]
;; rd  kill	(3) 374[1280],379[1281],380[1282]
;;  UD chains for artificial uses at top

(code_label 454 33 455 72 154 "" [2 uses])
(note 455 454 456 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 456
;;      reg 7 { d63(bb 109 insn 698) }
(insn 456 455 457 72 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 457
;;      reg 7 { d63(bb 109 insn 698) }
;;      reg 436 { d1299(bb 109 insn 874) }
(insn 457 456 458 72 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 436 [ __res+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 436 [ __res+4 ])
        (nil)))
;;   UD chains for insn luid 2 uid 458
;;      reg 7 { d63(bb 109 insn 698) }
;;      reg 209 { d1232(bb 109 insn 690) }
(insn 458 457 459 72 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 209 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 459
;;      reg 212 { d1235(bb 71 insn 33) d1234(bb 70 insn 452) d1233(bb 67 insn 443) }
(insn 459 458 460 72 (set (reg:SI 374 [ __insert_left ])
        (zero_extend:SI (reg/v:QI 212 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 212 [ __insert_left ])
        (nil)))
;;   UD chains for insn luid 4 uid 460
;;      reg 7 { d63(bb 109 insn 698) }
;;      reg 374 { d1280(bb 72 insn 459) }
(insn 460 459 461 72 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 374 [ __insert_left ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 374 [ __insert_left ])
        (nil)))
;;   UD chains for insn luid 5 uid 461
;;      reg 7 { d63(bb 109 insn 698) }
;;      reg 7 { d63(bb 109 insn 698) }
;;      reg 7 { d63(bb 109 insn 698) }
;;      reg 7 { d63(bb 109 insn 698) }
;;      reg 7 { d63(bb 109 insn 698) }
(call_insn 461 460 467 72 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
;;   UD chains for insn luid 6 uid 467
(insn 467 461 468 72 (set (reg:SI 380 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 468
;;      reg 380 { d1282(bb 72 insn 467) }
(insn 468 467 469 72 (parallel [
            (set (reg:SI 379 [ D.83223 ])
                (plus:SI (reg:SI 380 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 380 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 8 uid 469
;;      reg 379 { d1281(bb 72 insn 468) }
(insn 469 468 472 72 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 379 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 379 [ D.83223 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209
;; live  out 	 7 [sp] 83 112 123 136 209
;; rd  out 	(10) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1232]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d63(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u693(6){ }u694(7){ d63(bb 109 insn 698) }u695(16){ }u696(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 435
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 209
;; live  in  	 7 [sp] 83 112 123 136 209 435
;; live  gen 	 209
;; live  kill	
;; rd  in  	(12) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1232],435[1298],436[1299]
;; rd  gen 	(1) 209[1231]
;; rd  kill	(2) 209[1231,1232]
;;  UD chains for artificial uses at top

(note 472 469 473 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 473
;;      reg 7 { d63(bb 109 insn 698) }
;;      reg 209 { d1232(bb 109 insn 690) }
(insn 473 472 474 73 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 209 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 209 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 1 uid 474
;;      reg 7 { d63(bb 109 insn 698) }
;;      reg 7 { d63(bb 109 insn 698) }
(call_insn 474 473 34 73 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;   UD chains for insn luid 2 uid 34
;;      reg 435 { d1298(bb 109 insn 873) }
(insn 34 474 475 73 (set (reg/f:SI 209 [ __i$_M_node ])
        (reg:SI 435 [ __res ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 435 [ __res ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209
;; live  out 	 7 [sp] 83 112 123 136 209
;; rd  out 	(10) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1231]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d63(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u702(6){ }u703(7){ d63(bb 109 insn 698) }u704(16){ }u705(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 209
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(11) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1231,1232]
;; rd  gen 	(1) 17[258]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 475 34 476 74 157 "" [0 uses])
(note 476 475 477 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 477
;;      reg 209 { d1232(bb 109 insn 690) d1231(bb 73 insn 34) }
(insn 477 476 478 74 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_368 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/f:SI 209 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 1 uid 478
;;      reg 17 { d258(bb 74 insn 477) }
(jump_insn 478 477 713 74 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 709)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 709)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136
;; live  out 	 7 [sp] 83 112 123 136
;; rd  out 	(9) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d63(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u708(6){ }u709(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u710(16){ }u711(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 181
;; live  in  	 7 [sp] 83 112 123 136 165
;; live  gen 	 181
;; live  kill	
;; rd  in  	(14) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1207,1208]
;; rd  gen 	(1) 181[1209]
;; rd  kill	(5) 181[1209,1210,1211,1212,1213]
;;  UD chains for artificial uses at top

(code_label 713 478 482 75 180 "" [1 uses])
(note 482 713 888 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 888
(insn 888 482 500 75 (set (reg/f:SI 181 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 136 165 181
;; rd  out 	(15) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1207,1208],181[1209]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u712(6){ }u713(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u714(16){ }u715(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 165 181
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(18) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1205,1206,1207,1208],181[1209,1210]
;; rd  gen 	(1) 17[259]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 500 888 483 76 162 "" [0 uses])
(note 483 500 484 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 484
;;      reg 112 { d1189(bb 31 insn 294) }
;;      reg 165 { d1208(bb 118 insn 891) d1207(bb 110 insn 712) d1206(bb 80 insn 497) d1205(bb 79 insn 37) }
(insn 484 483 485 76 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 485
;;      reg 17 { d259(bb 76 insn 484) }
(jump_insn 485 484 840 76 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 495)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 136 165 181
;; rd  out 	(18) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1205,1206,1207,1208],181[1209,1210]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u719(6){ }u720(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u721(16){ }u722(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 165 181
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(18) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1205,1206,1207,1208],181[1209,1210]
;; rd  gen 	(1) 17[260]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 840 485 486 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 486
;;      reg 112 { d1189(bb 31 insn 294) }
;;      reg 165 { d1208(bb 118 insn 891) d1207(bb 110 insn 712) d1206(bb 80 insn 497) d1205(bb 79 insn 37) }
(insn 486 840 487 77 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 487
;;      reg 17 { d260(bb 77 insn 486) }
(jump_insn 487 486 841 77 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 854)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 854)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 136 165 181
;; rd  out 	(18) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1205,1206,1207,1208],181[1209,1210]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u726(6){ }u727(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u728(16){ }u729(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 165 181
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(18) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1205,1206,1207,1208],181[1209,1210]
;; rd  gen 	(1) 17[261]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 841 487 488 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 488
;;      reg 112 { d1189(bb 31 insn 294) }
;;      reg 165 { d1208(bb 118 insn 891) d1207(bb 110 insn 712) d1206(bb 80 insn 497) d1205(bb 79 insn 37) }
(insn 488 841 489 78 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 489
;;      reg 17 { d261(bb 78 insn 488) }
(jump_insn 489 488 854 78 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 495)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 136 165 181
;; rd  out 	(18) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1205,1206,1207,1208],181[1209,1210]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u733(6){ }u734(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u735(16){ }u736(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 165
;; lr  def 	 165 181 218
;; live  in  	 7 [sp] 83 112 123 136 165
;; live  gen 	 165 181 218
;; live  kill	
;; rd  in  	(18) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1205,1206,1207,1208],181[1209,1210]
;; rd  gen 	(3) 165[1205],181[1210],218[1236]
;; rd  kill	(10) 165[1205,1206,1207,1208],181[1209,1210,1211,1212,1213],218[1236]
;;  UD chains for artificial uses at top

(code_label 854 489 491 79 200 "" [1 uses])
(note 491 854 492 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 492
;;      reg 165 { d1208(bb 118 insn 891) d1207(bb 110 insn 712) d1206(bb 80 insn 497) d1205(bb 79 insn 37) }
(insn 492 491 36 79 (set (reg/f:SI 218 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 36
;;      reg 165 { d1208(bb 118 insn 891) d1207(bb 110 insn 712) d1206(bb 80 insn 497) d1205(bb 79 insn 37) }
(insn 36 492 37 79 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg/f:SI 165 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 165 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 2 uid 37
;;      reg 218 { d1236(bb 79 insn 492) }
(insn 37 36 495 79 (set (reg/f:SI 165 [ __i$_M_node ])
        (reg/f:SI 218 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 218 [ __i$_M_node ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 136 165 181
;; rd  out 	(14) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1205],181[1210]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u740(6){ }u741(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u742(16){ }u743(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 165
;; lr  def 	 165
;; live  in  	 7 [sp] 83 112 123 136 165 181
;; live  gen 	 165
;; live  kill	
;; rd  in  	(18) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1205,1206,1207,1208],181[1209,1210]
;; rd  gen 	(1) 165[1206]
;; rd  kill	(4) 165[1205,1206,1207,1208]
;;  UD chains for artificial uses at top

(code_label 495 37 496 80 159 "" [2 uses])
(note 496 495 497 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 497
;;      reg 165 { d1208(bb 118 insn 891) d1207(bb 110 insn 712) d1206(bb 80 insn 497) d1205(bb 79 insn 37) }
(insn 497 496 498 80 (set (reg/f:SI 165 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 136 165 181
;; rd  out 	(15) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1206],181[1209,1210]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u745(6){ }u746(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u747(16){ }u748(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 165
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 165 181
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(16) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1205,1206],181[1209,1210]
;; rd  gen 	(1) 17[262]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 498 497 499 81 161 "" [0 uses])
(note 499 498 501 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 501
;;      reg 165 { d1206(bb 80 insn 497) d1205(bb 79 insn 37) }
(insn 501 499 502 81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 165 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 502
;;      reg 17 { d262(bb 81 insn 501) }
(jump_insn 502 501 947 81 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 947)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 947)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 136 165 181
;; rd  out 	(16) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1205,1206],181[1209,1210]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u751(6){ }u752(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u753(16){ }u754(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 181
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(16) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1205,1206],181[1209,1210]
;; rd  gen 	(1) 17[263]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 503 946 504 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 504
;;      reg 181 { d1210(bb 79 insn 36) d1209(bb 75 insn 888) }
(insn 504 503 505 82 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 181 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 505
;;      reg 17 { d263(bb 82 insn 504) }
(jump_insn 505 504 506 82 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1040 (nil)))
 -> 724)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; live  out 	 7 [sp] 83 112 123 136 181
;; rd  out 	(14) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],181[1209,1210]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u758(6){ }u759(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u760(16){ }u761(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 181
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 181
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(14) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],181[1209,1210]
;; rd  gen 	(1) 17[264]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 506 505 507 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 507
;;      reg 112 { d1189(bb 31 insn 294) }
;;      reg 181 { d1210(bb 79 insn 36) d1209(bb 75 insn 888) }
(insn 507 506 508 83 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 508
;;      reg 17 { d264(bb 83 insn 507) }
(jump_insn 508 507 843 83 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 724)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; live  out 	 7 [sp] 83 112 123 136 181
;; rd  out 	(14) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],181[1209,1210]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u765(6){ }u766(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u767(16){ }u768(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 181
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 181
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(14) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],181[1209,1210]
;; rd  gen 	(1) 17[265]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 843 508 509 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 509
;;      reg 112 { d1189(bb 31 insn 294) }
;;      reg 181 { d1210(bb 79 insn 36) d1209(bb 75 insn 888) }
(insn 509 843 510 84 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 510
;;      reg 17 { d265(bb 84 insn 509) }
(jump_insn 510 509 844 84 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 561)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 561)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; live  out 	 7 [sp] 83 112 123 136 181
;; rd  out 	(14) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],181[1209,1210]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u772(6){ }u773(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u774(16){ }u775(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 181
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 181
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(14) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],181[1209,1210]
;; rd  gen 	(1) 17[266]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 844 510 511 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 511
;;      reg 112 { d1189(bb 31 insn 294) }
;;      reg 181 { d1210(bb 79 insn 36) d1209(bb 75 insn 888) }
(insn 511 844 512 85 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 512
;;      reg 17 { d266(bb 85 insn 511) }
(jump_insn 512 511 741 85 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 724)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; live  out 	 7 [sp] 83 112 123 136 181
;; rd  out 	(14) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],181[1209,1210]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u779(6){ }u780(7){ d65(bb 112 insn 737) }u781(16){ }u782(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433 434
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 433
;; lr  def 	 17 [flags] 382
;; live  in  	 7 [sp] 83 123 136 181 433 434
;; live  gen 	 17 [flags] 382
;; live  kill	
;; rd  in  	(11) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1213],433[1296],434[1297]
;; rd  gen 	(2) 17[268],382[1283]
;; rd  kill	(1) 382[1283]
;;  UD chains for artificial uses at top

(code_label 741 512 517 86 182 "" [1 uses])
(note 517 741 518 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 518
;;      reg 433 { d1296(bb 112 insn 875) }
(insn 518 517 519 86 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 433 [ __res ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 433 [ __res ])
        (nil)))
;;   UD chains for insn luid 1 uid 519
;;      reg 17 { d267(bb 86 insn 518) }
(insn 519 518 520 86 (set (reg:QI 382 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 520
;;      reg 382 { d1283(bb 86 insn 519) }
(insn 520 519 521 86 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 382 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 382 [ D.83221 ])
        (nil)))
;;   UD chains for insn luid 3 uid 521
;;      reg 17 { d268(bb 86 insn 520) }
(jump_insn 521 520 846 86 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 817)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 507 (nil)))
 -> 817)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434
;; live  out 	 7 [sp] 83 123 136 181 434
;; rd  out 	(10) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1213],434[1297]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u787(6){ }u788(7){ d65(bb 112 insn 737) }u789(16){ }u790(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 434
;; lr  def 	 17 [flags] 384
;; live  in  	 7 [sp] 83 123 136 181 434
;; live  gen 	 17 [flags] 384
;; live  kill	
;; rd  in  	(10) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1213],434[1297]
;; rd  gen 	(2) 17[270],384[1284]
;; rd  kill	(1) 384[1284]
;;  UD chains for artificial uses at top

(note 846 521 522 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 522
;;      reg 434 { d1297(bb 112 insn 876) }
(insn 522 846 523 87 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 434 [ __res+4 ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 523
;;      reg 17 { d269(bb 87 insn 522) }
(insn 523 522 524 87 (set (reg:QI 384 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 524
;;      reg 384 { d1284(bb 87 insn 523) }
(insn 524 523 525 87 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 384 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 384 [ D.83221 ])
        (nil)))
;;   UD chains for insn luid 3 uid 525
;;      reg 17 { d270(bb 87 insn 524) }
(jump_insn 525 524 526 87 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 817)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 534 (nil)))
 -> 817)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434
;; live  out 	 7 [sp] 83 123 136 181 434
;; rd  out 	(10) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1213],434[1297]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u795(6){ }u796(7){ d65(bb 112 insn 737) }u797(16){ }u798(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181 434
;; lr  def 	 17 [flags] 229 445 446
;; live  in  	 7 [sp] 83 123 136 181 434
;; live  gen 	 17 [flags] 229 445 446
;; live  kill	
;; rd  in  	(10) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1213],434[1297]
;; rd  gen 	(4) 17[271],229[1237],445[1307],446[1308]
;; rd  kill	(5) 229[1237,1238,1239],445[1307],446[1308]
;;  UD chains for artificial uses at top

(note 526 525 527 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 527
(insn 527 526 869 88 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 869
;;      reg 181 { d1213(bb 112 insn 729) }
(insn 869 527 870 88 (set (reg:SI 445 [ MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ])
        (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_277 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 870
;;      reg 181 { d1213(bb 112 insn 729) }
(insn 870 869 529 88 (set (reg:SI 446 [+4 ])
        (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_277 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 529
;;      reg 434 { d1297(bb 112 insn 876) }
;;      reg 446 { d1308(bb 88 insn 870) }
(insn 529 870 530 88 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 446 [+4 ])
            (mem:SI (plus:SI (reg:SI 434 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 4 uid 530
;;      reg 17 { d271(bb 88 insn 529) }
(jump_insn 530 529 847 88 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 538)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445 446
;; live  out 	 7 [sp] 83 123 136 181 229 434 445 446
;; rd  out 	(13) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1213],229[1237],434[1297],445[1307],446[1308]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u804(6){ }u805(7){ d65(bb 112 insn 737) }u806(16){ }u807(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445 446
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 434 446
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 123 136 181 229 434 445 446
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(13) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1213],229[1237],434[1297],445[1307],446[1308]
;; rd  gen 	(1) 17[272]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 847 530 531 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 531
;;      reg 434 { d1297(bb 112 insn 876) }
;;      reg 446 { d1308(bb 88 insn 870) }
(insn 531 847 532 89 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 446 [+4 ])
            (mem:SI (plus:SI (reg:SI 434 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 446 [+4 ])
        (nil)))
;;   UD chains for insn luid 1 uid 532
;;      reg 17 { d272(bb 89 insn 531) }
(jump_insn 532 531 848 89 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 535)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 535)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445
;; live  out 	 7 [sp] 83 123 136 181 229 434 445
;; rd  out 	(12) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1213],229[1237],434[1297],445[1307]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u811(6){ }u812(7){ d65(bb 112 insn 737) }u813(16){ }u814(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 434 445
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 123 136 181 229 434 445
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(12) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1213],229[1237],434[1297],445[1307]
;; rd  gen 	(1) 17[273]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 848 532 533 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 533
;;      reg 434 { d1297(bb 112 insn 876) }
;;      reg 445 { d1307(bb 88 insn 869) }
(insn 533 848 534 90 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 445 [ MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ])
            (mem:SI (plus:SI (reg:SI 434 [ __res+4 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 445 [ MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ])
        (nil)))
;;   UD chains for insn luid 1 uid 534
;;      reg 17 { d273(bb 90 insn 533) }
(jump_insn 534 533 535 90 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 538)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434
;; live  out 	 7 [sp] 83 123 136 181 229 434
;; rd  out 	(11) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1213],229[1237],434[1297]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u818(6){ }u819(7){ d65(bb 112 insn 737) }u820(16){ }u821(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 229
;; live  in  	 7 [sp] 83 123 136 181 434
;; live  gen 	 229
;; live  kill	
;; rd  in  	(12) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1213],229[1237],434[1297],445[1307]
;; rd  gen 	(1) 229[1238]
;; rd  kill	(3) 229[1237,1238,1239]
;;  UD chains for artificial uses at top

(code_label 535 534 849 91 168 "" [1 uses])
(note 849 535 536 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 536
(insn 536 849 817 91 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434
;; live  out 	 7 [sp] 83 123 136 181 229 434
;; rd  out 	(11) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1213],229[1238],434[1297]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u822(6){ }u823(7){ d65(bb 112 insn 737) }u824(16){ }u825(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 229
;; live  in  	 7 [sp] 83 123 136 181 434
;; live  gen 	 229
;; live  kill	
;; rd  in  	(10) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1213],434[1297]
;; rd  gen 	(1) 229[1239]
;; rd  kill	(3) 229[1237,1238,1239]
;;  UD chains for artificial uses at top

(code_label 817 536 816 92 197 "" [2 uses])
(note 816 817 39 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 39
(insn 39 816 538 92 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434
;; live  out 	 7 [sp] 83 123 136 181 229 434
;; rd  out 	(11) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1213],229[1239],434[1297]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u826(6){ }u827(7){ d65(bb 112 insn 737) }u828(16){ }u829(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181 229 434
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 386 391 392
;; live  in  	 7 [sp] 83 123 136 181 229 434
;; live  gen 	 386 391 392
;; live  kill	 17 [flags]
;; rd  in  	(15) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1213],229[1237,1238,1239],434[1297],445[1307],446[1308]
;; rd  gen 	(3) 386[1285],391[1286],392[1287]
;; rd  kill	(3) 386[1285],391[1286],392[1287]
;;  UD chains for artificial uses at top

(code_label 538 39 539 93 166 "" [2 uses])
(note 539 538 540 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 540
;;      reg 7 { d65(bb 112 insn 737) }
(insn 540 539 541 93 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 541
;;      reg 7 { d65(bb 112 insn 737) }
;;      reg 434 { d1297(bb 112 insn 876) }
(insn 541 540 542 93 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 434 [ __res+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 434 [ __res+4 ])
        (nil)))
;;   UD chains for insn luid 2 uid 542
;;      reg 7 { d65(bb 112 insn 737) }
;;      reg 181 { d1213(bb 112 insn 729) }
(insn 542 541 543 93 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 181 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 543
;;      reg 229 { d1239(bb 92 insn 39) d1238(bb 91 insn 536) d1237(bb 88 insn 527) }
(insn 543 542 544 93 (set (reg:SI 386 [ __insert_left ])
        (zero_extend:SI (reg/v:QI 229 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 229 [ __insert_left ])
        (nil)))
;;   UD chains for insn luid 4 uid 544
;;      reg 7 { d65(bb 112 insn 737) }
;;      reg 386 { d1285(bb 93 insn 543) }
(insn 544 543 545 93 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 386 [ __insert_left ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 386 [ __insert_left ])
        (nil)))
;;   UD chains for insn luid 5 uid 545
;;      reg 7 { d65(bb 112 insn 737) }
;;      reg 7 { d65(bb 112 insn 737) }
;;      reg 7 { d65(bb 112 insn 737) }
;;      reg 7 { d65(bb 112 insn 737) }
;;      reg 7 { d65(bb 112 insn 737) }
(call_insn 545 544 551 93 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
;;   UD chains for insn luid 6 uid 551
(insn 551 545 552 93 (set (reg:SI 392 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 552
;;      reg 392 { d1287(bb 93 insn 551) }
(insn 552 551 553 93 (parallel [
            (set (reg:SI 391 [ D.83223 ])
                (plus:SI (reg:SI 392 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 392 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 8 uid 553
;;      reg 391 { d1286(bb 93 insn 552) }
(insn 553 552 556 93 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 391 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 391 [ D.83223 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181
;; live  out 	 7 [sp] 83 123 136 181
;; rd  out 	(9) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1213]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u847(6){ }u848(7){ d65(bb 112 insn 737) }u849(16){ }u850(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181 433
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 181
;; live  in  	 7 [sp] 83 123 136 181 433
;; live  gen 	 181
;; live  kill	
;; rd  in  	(11) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1213],433[1296],434[1297]
;; rd  gen 	(1) 181[1211]
;; rd  kill	(5) 181[1209,1210,1211,1212,1213]
;;  UD chains for artificial uses at top

(note 556 553 557 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 557
;;      reg 7 { d65(bb 112 insn 737) }
;;      reg 181 { d1213(bb 112 insn 729) }
(insn 557 556 558 94 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 181 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 181 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 1 uid 558
;;      reg 7 { d65(bb 112 insn 737) }
;;      reg 7 { d65(bb 112 insn 737) }
(call_insn 558 557 40 94 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;   UD chains for insn luid 2 uid 40
;;      reg 433 { d1296(bb 112 insn 875) }
(insn 40 558 561 94 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg:SI 433 [ __res ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 433 [ __res ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181
;; live  out 	 7 [sp] 83 123 136 181
;; rd  out 	(9) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1211]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u856(6){ }u857(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u858(16){ }u859(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 181
;; lr  def 	 17 [flags] 83
;; live  in  	 7 [sp] 83 123 136 181
;; live  gen 	 83
;; live  kill	 17 [flags]
;; rd  in  	(16) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],181[1209,1210,1211,1213]
;; rd  gen 	(1) 83[1182]
;; rd  kill	(3) 83[1181,1182,1183]
;;  UD chains for artificial uses at top

(code_label 561 40 562 95 165 "" [1 uses])
(note 562 561 563 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 563
;;      reg 181 { d1213(bb 112 insn 729) d1211(bb 94 insn 40) d1210(bb 79 insn 36) d1209(bb 75 insn 888) }
(insn 563 562 564 95 (set (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_365 + 24]+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:53 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 181 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 1 uid 564
;;      reg 83 { d1182(bb 95 insn 564) d1181(bb 30 insn 21) }
(insn 564 563 721 95 (parallel [
            (set (reg/v:SI 83 [ tmp ])
                (plus:SI (reg/v:SI 83 [ tmp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136
;; live  out 	 7 [sp] 83 123 136
;; rd  out 	(10) 7[55,61,63,65],83[1182],123[1195,1196],136[1201,1203,1204]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u862(6){ }u863(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u864(16){ }u865(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123
;; lr  def 	 17 [flags] 106 123 450 451
;; live  in  	 7 [sp] 83 123 136
;; live  gen 	 17 [flags] 106 123 450 451
;; live  kill	 17 [flags]
;; rd  in  	(16) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],427[1294],428[1295],448[1309]
;; rd  gen 	(5) 17[281],106[1188],123[1196],450[1314],451[1316]
;; rd  kill	(11) 106[1187,1188],123[1195,1196],450[1313,1314],451[1315,1316,1317,1318,1319]
;;  UD chains for artificial uses at top

(code_label 721 564 565 96 181 "" [1 uses])
(note 565 721 566 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 566
;;      reg 20 { }
(insn 566 565 567 96 (set (reg:SI 451 [ j ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 567
;;      reg 123 { d1196(bb 96 insn 567) d1195(bb 30 insn 22) }
;;      reg 451 { d1316(bb 96 insn 566) }
(insn 567 566 568 96 (parallel [
            (set (reg/v:SI 123 [ i ])
                (plus:SI (reg/v:SI 123 [ i ])
                    (reg:SI 451 [ j ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 568
;;      reg 123 { d1196(bb 96 insn 567) }
;;      reg 451 { d1316(bb 96 insn 566) }
(insn 568 567 569 96 (parallel [
            (set (reg:SI 450)
                (plus:SI (reg:SI 451 [ j ])
                    (reg/v:SI 123 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 3 uid 569
;;      reg 450 { d1314(bb 96 insn 568) }
(insn 569 568 570 96 (parallel [
            (set (reg:SI 106 [ D.83218 ])
                (plus:SI (reg:SI 450)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 570
;;      reg 106 { d1188(bb 96 insn 569) }
(insn 570 569 571 96 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 106 [ D.83218 ])
            (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:49 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 5 uid 571
;;      reg 17 { d281(bb 96 insn 570) }
(jump_insn 571 570 572 96 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 578)
            (pc))) D:\LHX\7.5 contest\t1.cpp:49 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 578)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 450 451
;; live  out 	 7 [sp] 83 106 123 136 450 451
;; rd  out 	(13) 7[55,61,63,65],83[1181,1182],106[1188],123[1196],136[1201,1203,1204],450[1314],451[1316]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u874(6){ }u875(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u876(16){ }u877(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 189
;; live  in  	 7 [sp] 83 106 123 136 450
;; live  gen 	 189
;; live  kill	
;; rd  in  	(14) 7[55,61,63,65],17[281],83[1181,1182],106[1188],123[1196],136[1201,1203,1204],450[1314],451[1316]
;; rd  gen 	(1) 189[1224]
;; rd  kill	(4) 189[1221,1222,1223,1224]
;;  UD chains for artificial uses at top

(note 572 571 574 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 574
(insn 574 572 791 97 (set (reg/f:SI 189 [ __i$_M_node ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450
;; live  out 	 7 [sp] 83 106 123 136 189 450
;; rd  out 	(13) 7[55,61,63,65],83[1181,1182],106[1188],123[1196],136[1201,1203,1204],189[1224],450[1314]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u879(6){ }u880(7){ d55(bb 23 insn 232) }u881(16){ }u882(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 83
;; live  in  	 7 [sp] 451
;; live  gen 	 83
;; live  kill	
;; rd  in  	(6) 7[55],106[1187],136[1201,1203,1204],451[1315]
;; rd  gen 	(1) 83[1183]
;; rd  kill	(3) 83[1181,1182,1183]
;;  UD chains for artificial uses at top

(code_label 791 574 790 98 189 "" [1 uses])
(note 790 791 41 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 41
(insn 41 790 578 98 (set (reg/v:SI 83 [ tmp ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:47 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 451
;; live  out 	 7 [sp] 83 451
;; rd  out 	(3) 7[55],83[1183],451[1315]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u883(6){ }u884(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u885(16){ }u886(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  def 	 17 [flags] 252
;; live  in  	 7 [sp] 83 451
;; live  gen 	 17 [flags] 252
;; live  kill	
;; rd  in  	(15) 7[55,61,63,65],83[1181,1182,1183],106[1188],123[1196],136[1201,1203,1204],450[1314],451[1315,1316]
;; rd  gen 	(2) 17[282],252[1240]
;; rd  kill	(3) 252[1240,1241,1242]
;;  UD chains for artificial uses at top

(code_label 578 41 579 99 134 "" [1 uses])
(note 579 578 580 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 580
(insn 580 579 581 99 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:56 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 581
;;      reg 83 { d1183(bb 98 insn 41) d1182(bb 95 insn 564) d1181(bb 30 insn 21) }
;;      reg 252 { d1240(bb 99 insn 580) }
(insn 581 580 582 99 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 252 [ D.83218 ])
            (reg/v:SI 83 [ tmp ]))) D:\LHX\7.5 contest\t1.cpp:56 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 2 uid 582
;;      reg 17 { d282(bb 99 insn 581) }
(jump_insn 582 581 583 99 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 597)
            (pc))) D:\LHX\7.5 contest\t1.cpp:56 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 597)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 252 451
;; live  out 	 7 [sp] 83 252 451
;; rd  out 	(10) 7[55,61,63,65],83[1181,1182,1183],252[1240],451[1315,1316]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u890(6){ }u891(7){ d57(bb 100 insn 593) }u892(16){ }u893(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 252 397 398 449 451
;; live  in  	 7 [sp] 83
;; live  gen 	 2 [cx] 7 [sp] 252 397 398 449 451
;; live  kill	 17 [flags]
;; rd  in  	(10) 7[55,61,63,65],83[1181,1182,1183],252[1240],451[1315,1316]
;; rd  gen 	(6) 7[57],252[1241],397[1288],398[1289],449[1310],451[1317]
;; rd  kill	(25) 7[54,55,56,57,58,59,60,61,62,63,64,65],252[1240,1241,1242],397[1288],398[1289],449[1310,1311,1312],451[1315,1316,1317,1318,1319]
;;  UD chains for artificial uses at top

(note 583 582 584 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 584
;;      reg 83 { d1183(bb 98 insn 41) d1182(bb 95 insn 564) d1181(bb 30 insn 21) }
(insn 584 583 587 100 (set (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])
        (reg/v:SI 83 [ tmp ])) D:\LHX\7.5 contest\t1.cpp:57 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 83 [ tmp ])
        (nil)))
;;   UD chains for insn luid 1 uid 587
(insn 587 584 588 100 (set (reg/f:SI 397 [ num.D.72607._M_impl._M_start ])
        (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 num.D.72607._M_impl._M_start+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 588
;;      reg 397 { d1288(bb 100 insn 587) }
(insn 588 587 589 100 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
        (reg/f:SI 397 [ num.D.72607._M_impl._M_start ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 397 [ num.D.72607._M_impl._M_start ])
        (nil)))
;;   UD chains for insn luid 3 uid 589
;;      reg 20 { }
(insn 589 588 590 100 (parallel [
            (set (reg/f:SI 398)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:58 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 590
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 398 { d1289(bb 100 insn 589) }
;;   eq_note reg 20 { }
(insn 590 589 591 100 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 398)) D:\LHX\7.5 contest\t1.cpp:58 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 398)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))
;;   UD chains for insn luid 5 uid 591
(insn 591 590 592 100 (set (reg:SI 2 cx)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:\LHX\7.5 contest\t1.cpp:58 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 592
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 2 { d41(bb 100 insn 591) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
(call_insn 592 591 593 100 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE9push_backERKi") [flags 0x3]  <function_decl 06ec8400 push_back>) [0 push_back S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:\LHX\7.5 contest\t1.cpp:58 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
;;   UD chains for insn luid 7 uid 593
;;      reg 7 { d56(bb 100 insn 592) }
;;      reg 7 { d56(bb 100 insn 592) }
(insn 593 592 594 100 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:58 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
;;   UD chains for insn luid 8 uid 594
(insn 594 593 901 100 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 901
(insn 901 594 902 100 (set (reg:SI 449 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) -1
     (nil))
;;   UD chains for insn luid 10 uid 902
;;      reg 20 { }
(insn 902 901 597 100 (set (reg:SI 451 [ j ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451
;; live  out 	 7 [sp] 252 449 451
;; rd  out 	(4) 7[57],252[1241],449[1310],451[1317]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d57(bb 100 insn 593) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u909(6){ }u910(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u911(16){ }u912(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 252 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 252
;; lr  def 	 17 [flags] 449
;; live  in  	 7 [sp] 83 252 451
;; live  gen 	 17 [flags] 449
;; live  kill	
;; rd  in  	(10) 7[55,61,63,65],83[1181,1182,1183],252[1240],451[1315,1316]
;; rd  gen 	(2) 17[286],449[1311]
;; rd  kill	(3) 449[1310,1311,1312]
;;  UD chains for artificial uses at top

(code_label 597 902 598 101 171 "" [1 uses])
(note 598 597 903 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 903
(insn 903 598 599 101 (set (reg:SI 449 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) -1
     (nil))
;;   UD chains for insn luid 1 uid 599
;;      reg 83 { d1183(bb 98 insn 41) d1182(bb 95 insn 564) d1181(bb 30 insn 21) }
;;      reg 252 { d1240(bb 99 insn 580) }
(insn 599 903 600 101 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ tmp ])
            (reg:SI 252 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:60 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 83 [ tmp ])
        (nil)))
;;   UD chains for insn luid 2 uid 600
;;      reg 17 { d286(bb 101 insn 599) }
(jump_insn 600 599 601 101 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 608)
            (pc))) D:\LHX\7.5 contest\t1.cpp:60 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8629 (nil)))
 -> 608)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451
;; live  out 	 7 [sp] 252 449 451
;; rd  out 	(8) 7[55,61,63,65],252[1240],449[1311],451[1315,1316]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u916(6){ }u917(7){ d59(bb 102 insn 606) }u918(16){ }u919(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 252 399 449 451
;; live  in  	 7 [sp]
;; live  gen 	 2 [cx] 7 [sp] 252 399 449 451
;; live  kill	 17 [flags]
;; rd  in  	(8) 7[55,61,63,65],252[1240],449[1311],451[1315,1316]
;; rd  gen 	(5) 7[59],252[1242],399[1290],449[1312],451[1318]
;; rd  kill	(24) 7[54,55,56,57,58,59,60,61,62,63,64,65],252[1240,1241,1242],399[1290],449[1310,1311,1312],451[1315,1316,1317,1318,1319]
;;  UD chains for artificial uses at top

(note 601 600 602 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 602
;;      reg 20 { }
(insn 602 601 603 102 (parallel [
            (set (reg/f:SI 399)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:60 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 603
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 399 { d1290(bb 102 insn 602) }
;;   eq_note reg 20 { }
(insn 603 602 604 102 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 399)) D:\LHX\7.5 contest\t1.cpp:60 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 399)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))
;;   UD chains for insn luid 2 uid 604
(insn 604 603 605 102 (set (reg:SI 2 cx)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:\LHX\7.5 contest\t1.cpp:60 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 605
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 2 { d43(bb 102 insn 604) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
(call_insn 605 604 606 102 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE9push_backERKi") [flags 0x3]  <function_decl 06ec8400 push_back>) [0 push_back S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:\LHX\7.5 contest\t1.cpp:60 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
;;   UD chains for insn luid 4 uid 606
;;      reg 7 { d58(bb 102 insn 605) }
;;      reg 7 { d58(bb 102 insn 605) }
(insn 606 605 607 102 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:60 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
;;   UD chains for insn luid 5 uid 607
(insn 607 606 904 102 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 904
(insn 904 607 905 102 (set (reg:SI 449 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) -1
     (nil))
;;   UD chains for insn luid 7 uid 905
;;      reg 20 { }
(insn 905 904 608 102 (set (reg:SI 451 [ j ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451
;; live  out 	 7 [sp] 252 449 451
;; rd  out 	(4) 7[59],252[1242],449[1312],451[1318]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d59(bb 102 insn 606) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u931(6){ }u932(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d59(bb 102 insn 606) d57(bb 100 insn 593) d55(bb 23 insn 232) }u933(16){ }u934(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449 451
;; lr  def 	 17 [flags] 102 125
;; live  in  	 7 [sp] 252 449 451
;; live  gen 	 17 [flags] 102 125
;; live  kill	 17 [flags]
;; rd  in  	(20) 7[55,57,59,61,63,65],17[310],252[1240,1241,1242],317[1245],318[1246],449[1310,1311,1312],451[1315,1316,1317,1318,1319]
;; rd  gen 	(3) 17[291],102[1184],125[1197]
;; rd  kill	(2) 102[1184],125[1197]
;;  UD chains for artificial uses at top

(code_label 608 905 609 103 130 "" [2 uses])
(note 609 608 611 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 611
;;      reg 451 { d1319(bb 122 insn 895) d1318(bb 102 insn 905) d1317(bb 100 insn 902) d1316(bb 96 insn 566) d1315(bb 23 insn 241) }
;;   eq_note reg 20 { }
(insn 611 609 612 103 (parallel [
            (set (reg:SI 125 [ D.83218 ])
                (plus:SI (reg:SI 451 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:45 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 451 [ j ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
                    (const_int 1 [0x1]))
                (nil)))))
;;   UD chains for insn luid 1 uid 612
;;      reg 20 { }
;;      reg 125 { d1197(bb 103 insn 611) }
(insn 612 611 892 103 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
        (reg:SI 125 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 892
;;      reg 449 { d1312(bb 102 insn 904) d1311(bb 101 insn 903) d1310(bb 100 insn 901) }
(insn 892 612 615 103 (set (reg:SI 102 [ D.83218 ])
        (reg:SI 449 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:45 -1
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])
        (nil)))
;;   UD chains for insn luid 3 uid 615
;;      reg 125 { d1197(bb 103 insn 611) }
;;      reg 449 { d1312(bb 102 insn 904) d1311(bb 101 insn 903) d1310(bb 100 insn 901) }
(insn 615 892 616 103 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 449 [ D.83218 ])
            (reg:SI 125 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:45 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 4 uid 616
;;      reg 17 { d291(bb 103 insn 615) }
(jump_insn 616 615 945 103 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 945)
            (pc))) D:\LHX\7.5 contest\t1.cpp:45 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 945)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 125 252 449
;; live  out 	 7 [sp] 102 125 252 449
;; rd  out 	(14) 7[55,57,59,61,63,65],102[1184],125[1197],252[1240,1241,1242],449[1310,1311,1312]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d59(bb 102 insn 606) d57(bb 100 insn 593) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u999(6){ }u1000(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u1001(16){ }u1002(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 203
;; live  in  	 7 [sp] 83 112 113 123 136 427 428
;; live  gen 	 203
;; live  kill	
;; rd  in  	(17) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1221,1224],427[1294],428[1295]
;; rd  gen 	(1) 203[1229]
;; rd  kill	(5) 203[1226,1227,1228,1229,1230]
;;  UD chains for artificial uses at top

(code_label 793 942 792 106 190 "" [1 uses])
(note 792 793 887 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 887
(insn 887 792 661 106 (set (reg/f:SI 203 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428
;; rd  out 	(16) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1229],427[1294],428[1295]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u1008(6){ }u1009(7){ d61(bb 107 insn 674) }u1010(16){ }u1011(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 203
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 203 258 421 437 438
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 17 [flags] 203 258 421 437 438
;; live  kill	 17 [flags]
;; rd  in  	(18) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1226,1227,1229],427[1294],428[1295]
;; rd  gen 	(9) 0[10],1[26],7[61],17[296],203[1230],258[1244],421[1291],437[1300],438[1301]
;; rd  kill	(36) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14],7[54,55,56,57,58,59,60,61,62,63,64,65],203[1226,1227,1228,1229,1230],258[1244],421[1291],437[1300],438[1301]
;;  UD chains for artificial uses at top

(code_label 661 887 662 107 135 "" [3 uses])
(note 662 661 663 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 663
;;      reg 203 { d1229(bb 106 insn 887) d1227(bb 36 insn 24) d1226(bb 32 insn 890) }
(insn 663 662 664 107 (set (reg/v:SI 258 [ __pos ])
        (reg/f:SI 203 [ __i$_M_node ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 203 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 1 uid 664
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
(insn 664 663 665 107 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 665
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
(call_insn 665 664 666 107 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;   UD chains for insn luid 3 uid 666
;;      reg 0 { d9(bb 107 insn 665) }
(insn 666 665 667 107 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 4 uid 667
;;      reg 112 { d1189(bb 31 insn 294) }
;;      reg 203 { d1230(bb 107 insn 666) }
(insn 667 666 668 107 (set (mem:DI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_205 + 16B].first+0 S8 A64])
        (reg/v:DI 112 [ t1 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 668
;;      reg 203 { d1230(bb 107 insn 666) }
(insn 668 667 669 107 (set (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_205 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 669
;;      reg 203 { d1230(bb 107 insn 666) }
(insn 669 668 670 107 (parallel [
            (set (reg/f:SI 421 [ D.83232 ])
                (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 7 uid 670
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 421 { d1291(bb 107 insn 669) }
(insn 670 669 671 107 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 421 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 421 [ D.83232 ])
        (nil)))
;;   UD chains for insn luid 8 uid 671
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 258 { d1244(bb 107 insn 663) }
(insn 671 670 672 107 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 258 [ __pos ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 258 [ __pos ])
        (nil)))
;;   UD chains for insn luid 9 uid 672
(insn 672 671 673 107 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 10 uid 673
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 2 { d46(bb 107 insn 672) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
(call_insn 673 672 674 107 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
;;   UD chains for insn luid 11 uid 674
;;      reg 7 { d60(bb 107 insn 673) }
;;      reg 7 { d60(bb 107 insn 673) }
(insn 674 673 871 107 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
;;   UD chains for insn luid 12 uid 871
;;      reg 0 { d10(bb 107 insn 673) }
(insn 871 674 872 107 (set (reg:SI 437 [ __res ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 13 uid 872
;;      reg 1 { d26(bb 107 insn 673) }
(insn 872 871 679 107 (set (reg:SI 438 [ __res+4 ])
        (reg:SI 1 dx [+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [+4 ])
        (nil)))
;;   UD chains for insn luid 14 uid 679
;;      reg 438 { d1301(bb 107 insn 872) }
(insn 679 872 680 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 438 [ __res+4 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 15 uid 680
;;      reg 17 { d296(bb 107 insn 679) }
(jump_insn 680 679 803 107 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 678)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7837 (nil)))
 -> 678)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437 438
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428 437 438
;; rd  out 	(15) 7[61],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],203[1230],427[1294],428[1295],437[1300],438[1301]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d61(bb 107 insn 674) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u1039(6){ }u1040(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u1041(16){ }u1042(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 186
;; live  in  	 7 [sp] 83 112 117 123 136
;; live  gen 	 186
;; live  kill	
;; rd  in  	(15) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],187[1218],448[1309]
;; rd  gen 	(1) 186[1217]
;; rd  kill	(3) 186[1215,1216,1217]
;;  UD chains for artificial uses at top

(code_label 803 680 802 108 193 "" [1 uses])
(note 802 803 886 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 886
(insn 886 802 685 108 (set (reg/f:SI 186 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186
;; live  out 	 7 [sp] 83 112 117 123 136 186
;; rd  out 	(14) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1217]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u1048(6){ }u1049(7){ d63(bb 109 insn 698) }u1050(16){ }u1051(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 186
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 209 422 435 436
;; live  in  	 7 [sp] 83 112 117 123 136 186
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 17 [flags] 209 422 435 436
;; live  kill	 17 [flags]
;; rd  in  	(17) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216,1217],448[1309]
;; rd  gen 	(8) 0[12],1[29],7[63],17[301],209[1232],422[1292],435[1298],436[1299]
;; rd  kill	(32) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14],7[54,55,56,57,58,59,60,61,62,63,64,65],209[1231,1232],422[1292],435[1298],436[1299]
;;  UD chains for artificial uses at top

(code_label 685 886 686 109 147 "" [3 uses])
(note 686 685 688 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 688
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
(insn 688 686 689 109 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 689
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
(call_insn 689 688 690 109 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;   UD chains for insn luid 2 uid 690
;;      reg 0 { d11(bb 109 insn 689) }
(insn 690 689 691 109 (set (reg/f:SI 209 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 3 uid 691
;;      reg 117 { d1191(bb 53 insn 393) }
;;      reg 209 { d1232(bb 109 insn 690) }
(insn 691 690 692 109 (set (mem:DI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_241 + 16B].first+0 S8 A64])
        (reg/v:DI 117 [ t2 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 117 [ t2 ])
        (nil)))
;;   UD chains for insn luid 4 uid 692
;;      reg 209 { d1232(bb 109 insn 690) }
(insn 692 691 693 109 (set (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_241 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 693
;;      reg 209 { d1232(bb 109 insn 690) }
(insn 693 692 694 109 (parallel [
            (set (reg/f:SI 422 [ D.83232 ])
                (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 6 uid 694
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 422 { d1292(bb 109 insn 693) }
(insn 694 693 695 109 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 422 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 422 [ D.83232 ])
        (nil)))
;;   UD chains for insn luid 7 uid 695
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 186 { d1217(bb 108 insn 886) d1216(bb 58 insn 30) d1215(bb 54 insn 889) }
(insn 695 694 696 109 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 186 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 186 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 8 uid 696
(insn 696 695 697 109 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 697
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 2 { d49(bb 109 insn 696) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
(call_insn 697 696 698 109 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
;;   UD chains for insn luid 10 uid 698
;;      reg 7 { d62(bb 109 insn 697) }
;;      reg 7 { d62(bb 109 insn 697) }
(insn 698 697 873 109 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
;;   UD chains for insn luid 11 uid 873
;;      reg 0 { d12(bb 109 insn 697) }
(insn 873 698 874 109 (set (reg:SI 435 [ __res ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 12 uid 874
;;      reg 1 { d29(bb 109 insn 697) }
(insn 874 873 703 109 (set (reg:SI 436 [ __res+4 ])
        (reg:SI 1 dx [+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [+4 ])
        (nil)))
;;   UD chains for insn luid 13 uid 703
;;      reg 436 { d1299(bb 109 insn 874) }
(insn 703 874 704 109 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 436 [ __res+4 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 14 uid 704
;;      reg 17 { d301(bb 109 insn 703) }
(jump_insn 704 703 709 109 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 702)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7837 (nil)))
 -> 702)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435 436
;; live  out 	 7 [sp] 83 112 123 136 209 435 436
;; rd  out 	(12) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],209[1232],435[1298],436[1299]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d63(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u1079(6){ }u1080(7){ d63(bb 109 insn 698) }u1081(16){ }u1082(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 165
;; live  in  	 7 [sp] 83 112 123 136
;; live  gen 	 17 [flags] 165
;; live  kill	
;; rd  in  	(9) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204]
;; rd  gen 	(2) 17[302],165[1207]
;; rd  kill	(4) 165[1205,1206,1207,1208]
;;  UD chains for artificial uses at top

(code_label 709 704 710 110 158 "" [1 uses])
(note 710 709 712 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 712
(insn 712 710 714 110 (set (reg/f:SI 165 [ __i$_M_node ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 714
;;      reg 165 { d1207(bb 110 insn 712) }
(insn 714 712 715 110 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 165 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 2 uid 715
;;      reg 17 { d302(bb 110 insn 714) }
(jump_insn 715 714 718 110 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 713)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 713)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165
;; live  out 	 7 [sp] 83 112 123 136 165
;; rd  out 	(10) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1207]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d63(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u1086(6){ }u1087(7){ d63(bb 109 insn 698) }u1088(16){ }u1089(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 181
;; live  in  	 7 [sp] 83 112 123 136
;; live  gen 	 181
;; live  kill	
;; rd  in  	(10) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1207]
;; rd  gen 	(1) 181[1212]
;; rd  kill	(5) 181[1209,1210,1211,1212,1213]
;;  UD chains for artificial uses at top

(note 718 715 885 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 885
(insn 885 718 724 111 (set (reg/f:SI 181 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; live  out 	 7 [sp] 83 112 123 136 181
;; rd  out 	(10) 7[63],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],181[1212]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d63(bb 109 insn 698) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u1095(6){ }u1096(7){ d65(bb 112 insn 737) }u1097(16){ }u1098(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 181
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 181 254 424 433 434
;; live  in  	 7 [sp] 83 112 123 136 181
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 17 [flags] 181 254 424 433 434
;; live  kill	 17 [flags]
;; rd  in  	(15) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],181[1209,1210,1212]
;; rd  gen 	(9) 0[14],1[32],7[65],17[307],181[1213],254[1243],424[1293],433[1296],434[1297]
;; rd  kill	(36) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14],7[54,55,56,57,58,59,60,61,62,63,64,65],181[1209,1210,1211,1212,1213],254[1243],424[1293],433[1296],434[1297]
;;  UD chains for artificial uses at top

(code_label 724 885 725 112 163 "" [3 uses])
(note 725 724 726 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 726
;;      reg 181 { d1212(bb 111 insn 885) d1210(bb 79 insn 36) d1209(bb 75 insn 888) }
(insn 726 725 727 112 (set (reg/v:SI 254 [ __pos ])
        (reg/f:SI 181 [ __i$_M_node ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 181 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 1 uid 727
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
(insn 727 726 728 112 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 728
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
(call_insn 728 727 729 112 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;   UD chains for insn luid 3 uid 729
;;      reg 0 { d13(bb 112 insn 728) }
(insn 729 728 730 112 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 4 uid 730
;;      reg 112 { d1189(bb 31 insn 294) }
;;      reg 181 { d1213(bb 112 insn 729) }
(insn 730 729 731 112 (set (mem:DI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_277 + 16B].first+0 S8 A64])
        (reg/v:DI 112 [ t1 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 112 [ t1 ])
        (nil)))
;;   UD chains for insn luid 5 uid 731
;;      reg 181 { d1213(bb 112 insn 729) }
(insn 731 730 732 112 (set (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_277 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 732
;;      reg 181 { d1213(bb 112 insn 729) }
(insn 732 731 733 112 (parallel [
            (set (reg/f:SI 424 [ D.83232 ])
                (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 7 uid 733
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 424 { d1293(bb 112 insn 732) }
(insn 733 732 734 112 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 424 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 424 [ D.83232 ])
        (nil)))
;;   UD chains for insn luid 8 uid 734
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 254 { d1243(bb 112 insn 726) }
(insn 734 733 735 112 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 254 [ __pos ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 254 [ __pos ])
        (nil)))
;;   UD chains for insn luid 9 uid 735
(insn 735 734 736 112 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 10 uid 736
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 2 { d52(bb 112 insn 735) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;      reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
(call_insn 736 735 737 112 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
;;   UD chains for insn luid 11 uid 737
;;      reg 7 { d64(bb 112 insn 736) }
;;      reg 7 { d64(bb 112 insn 736) }
(insn 737 736 875 112 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
;;   UD chains for insn luid 12 uid 875
;;      reg 0 { d14(bb 112 insn 736) }
(insn 875 737 876 112 (set (reg:SI 433 [ __res ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 13 uid 876
;;      reg 1 { d32(bb 112 insn 736) }
(insn 876 875 742 112 (set (reg:SI 434 [ __res+4 ])
        (reg:SI 1 dx [+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [+4 ])
        (nil)))
;;   UD chains for insn luid 14 uid 742
;;      reg 434 { d1297(bb 112 insn 876) }
(insn 742 876 743 112 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 434 [ __res+4 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 15 uid 743
;;      reg 17 { d307(bb 112 insn 742) }
(jump_insn 743 742 780 112 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 741)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7837 (nil)))
 -> 741)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433 434
;; live  out 	 7 [sp] 83 123 136 181 433 434
;; rd  out 	(11) 7[65],83[1181,1182],123[1195,1196],136[1201,1203,1204],181[1213],433[1296],434[1297]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u1147(6){ }u1148(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u1149(16){ }u1150(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 448
;; lr  def 	 165
;; live  in  	 7 [sp] 83 112 123 136 448
;; live  gen 	 165
;; live  kill	
;; rd  in  	(13) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],448[1309]
;; rd  gen 	(1) 165[1208]
;; rd  kill	(4) 165[1205,1206,1207,1208]
;;  UD chains for artificial uses at top

(code_label 769 758 762 118 185 "" [1 uses])
(note 762 769 891 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 891
;;      reg 448 { d1309(bb 53 insn 395) }
(insn 891 762 767 118 (set (reg/f:SI 165 [ __i$_M_node ])
        (reg/f:SI 448 [ __i$_M_node ])) -1
     (expr_list:REG_DEAD (reg/f:SI 448 [ __i$_M_node ])
        (expr_list:REG_EQUAL (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                        (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])
            (nil))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165
;; live  out 	 7 [sp] 83 112 123 136 165
;; rd  out 	(13) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1208]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u1152(6){ }u1153(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u1154(16){ }u1155(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 186 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 186 448
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(16) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],448[1309]
;; rd  gen 	(1) 17[308]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 767 891 768 119 153 "" [1 uses])
(note 768 767 770 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 770
;;      reg 186 { d1216(bb 58 insn 30) d1215(bb 54 insn 889) }
(insn 770 768 771 119 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 186 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_347 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/f:SI 186 [ __i$_M_node ])
        (nil)))
;;   UD chains for insn luid 1 uid 771
;;      reg 17 { d308(bb 119 insn 770) }
(jump_insn 771 770 778 119 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 769)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 769)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 448
;; live  out 	 7 [sp] 83 112 123 136 448
;; rd  out 	(13) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],448[1309]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u-1(6){ }u-1(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d59(bb 102 insn 606) d57(bb 100 insn 593) d55(bb 23 insn 232) }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 125 252 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 125 252
;; lr  def 	 17 [flags] 317 318 451
;; live  in  	 7 [sp] 102 125 252 449
;; live  gen 	 17 [flags] 317 318 451
;; live  kill	 17 [flags]
;; rd  in  	(14) 7[55,57,59,61,63,65],102[1184],125[1197],252[1240,1241,1242],449[1310,1311,1312]
;; rd  gen 	(4) 17[310],317[1245],318[1246],451[1319]
;; rd  kill	(7) 317[1245],318[1246],451[1315,1316,1317,1318,1319]
;;  UD chains for artificial uses at top

(code_label 941 222 940 122 209 "" [0 uses])
(note 940 941 223 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 223
;;      reg 102 { d1184(bb 103 insn 892) }
;;      reg 102 { d1184(bb 103 insn 892) }
;;      reg 125 { d1197(bb 103 insn 611) }
;;      reg 125 { d1197(bb 103 insn 611) }
(insn 223 940 895 122 (parallel [
            (set (reg:SI 317 [ D.83218 ])
                (div:SI (reg:SI 102 [ D.83218 ])
                    (reg:SI 125 [ D.83218 ])))
            (set (reg:SI 318)
                (mod:SI (reg:SI 102 [ D.83218 ])
                    (reg:SI 125 [ D.83218 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:46 338 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 125 [ D.83218 ])
        (expr_list:REG_DEAD (reg:SI 102 [ D.83218 ])
            (expr_list:REG_UNUSED (reg:SI 318)
                (expr_list:REG_UNUSED (reg:CC 17 flags)
                    (nil))))))
;;   UD chains for insn luid 1 uid 895
;;      reg 20 { }
(insn 895 223 224 122 (set (reg:SI 451 [ j ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) -1
     (nil))
;;   UD chains for insn luid 2 uid 224
;;      reg 252 { d1242(bb 102 insn 607) d1241(bb 100 insn 594) d1240(bb 99 insn 580) }
;;      reg 317 { d1245(bb 122 insn 223) }
(insn 224 895 225 122 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 317 [ D.83218 ])
            (reg:SI 252 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:46 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 317 [ D.83218 ])
        (nil)))
;;   UD chains for insn luid 3 uid 225
;;      reg 17 { d310(bb 122 insn 224) }
(jump_insn 225 224 226 122 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 608)
            (pc))) D:\LHX\7.5 contest\t1.cpp:46 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 608)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451
;; live  out 	 7 [sp] 252 449 451
;; rd  out 	(13) 7[55,57,59,61,63,65],252[1240,1241,1242],449[1310,1311,1312],451[1319]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d59(bb 102 insn 606) d57(bb 100 insn 593) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u-1(6){ }u-1(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d59(bb 102 insn 606) d57(bb 100 insn 593) d55(bb 23 insn 232) }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 125 252 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 7 [sp] 102 125 252 449
;; live  gen 	
;; live  kill	
;; rd  in  	(14) 7[55,57,59,61,63,65],102[1184],125[1197],252[1240,1241,1242],449[1310,1311,1312]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 945 616 944 124 211 "" [1 uses])
(note 944 945 617 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 125 252 449
;; live  out 	 7 [sp] 102 125 252 449
;; rd  out 	(14) 7[55,57,59,61,63,65],102[1184],125[1197],252[1240,1241,1242],449[1310,1311,1312]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d59(bb 102 insn 606) d57(bb 100 insn 593) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u-1(6){ }u-1(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 7 [sp] 83 112 123 136 165 181
;; live  gen 	
;; live  kill	
;; rd  in  	(17) 7[55,61,63,65],17[262],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1205,1206],181[1209,1210]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 947 502 946 125 212 "" [1 uses])
(note 946 947 503 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 136 165 181
;; rd  out 	(16) 7[55,61,63,65],83[1181,1182],112[1189],123[1195,1196],136[1201,1203,1204],165[1205,1206],181[1209,1210]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u-1(6){ }u-1(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 7 [sp] 83 112 117 123 136 186 187 448
;; live  gen 	
;; live  kill	
;; rd  in  	(19) 7[55,61,63,65],17[243],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],187[1219,1220],448[1309]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 949 418 948 126 213 "" [1 uses])
(note 948 949 419 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 187 448
;; rd  out 	(18) 7[55,61,63,65],83[1181,1182],112[1189],117[1191],123[1195,1196],136[1201,1203,1204],186[1215,1216],187[1219,1220],448[1309]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u-1(6){ }u-1(7){ d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 7 [sp] 83 112 113 123 136 189 203 427 428
;; live  gen 	
;; live  kill	
;; rd  in  	(20) 7[55,61,63,65],17[217],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1222,1223],203[1226,1227],427[1294],428[1295]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 951 322 950 127 214 "" [1 uses])
(note 950 951 323 127 [bb 127] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 189 203 427 428
;; rd  out 	(19) 7[55,61,63,65],83[1181,1182],112[1189],113[1190],123[1195,1196],136[1201,1203,1204],189[1222,1223],203[1226,1227],427[1294],428[1295]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d65(bb 112 insn 737) d63(bb 109 insn 698) d61(bb 107 insn 674) d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }


;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u-1(6){ }u-1(7){ d55(bb 23 insn 232) }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 7 [sp] 104 106 135 136 451
;; live  gen 	
;; live  kill	
;; rd  in  	(13) 7[55],17[204],104[1186],106[1187],135[1198,1200],136[1201,1203],332[1253],334[1254],335[1255],336[1256],451[1315]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 953 274 952 128 215 "" [1 uses])
(note 952 953 789 128 [bb 128] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451
;; live  out 	 7 [sp] 104 106 135 136 451
;; rd  out 	(8) 7[55],104[1186],106[1187],135[1198,1200],136[1201,1203],451[1315]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { d55(bb 23 insn 232) }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 4 ******
Set in insn 230 is invariant (0), cost 0, depends on 
Set in insn 234 is invariant (1), cost 0, depends on 
Set in insn 236 is invariant (2), cost 0, depends on 
Set in insn 238 is invariant (3), cost 0, depends on 
Set in insn 240 is invariant (4), cost 0, depends on 
Set in insn 602 is invariant (5), cost 8, depends on 
Set in insn 604 is invariant (6), cost 0, depends on 
Set in insn 589 is invariant (7), cost 8, depends on 
Set in insn 591 is invariant (8), cost 0, depends on 
Set in insn 41 is invariant (9), cost 4, depends on 
Set in insn 20 is invariant (10), cost 4, depends on 
Set in insn 21 is invariant (11), cost 4, depends on 
Set in insn 22 is invariant (12), cost 4, depends on 
Set in insn 672 is invariant (13), cost 0, depends on 
Set in insn 27 is invariant (14), cost 4, depends on 
Set in insn 347 is invariant (15), cost 4, depends on 
Set in insn 356 is invariant (16), cost 4, depends on 
Set in insn 887 is invariant (17), cost 4, depends on 
Set in insn 735 is invariant (18), cost 0, depends on 
Set in insn 39 is invariant (19), cost 4, depends on 
Set in insn 527 is invariant (20), cost 4, depends on 
Set in insn 536 is invariant (21), cost 4, depends on 
Set in insn 696 is invariant (22), cost 0, depends on 
Set in insn 885 is invariant (23), cost 4, depends on 
Set in insn 33 is invariant (24), cost 4, depends on 
Set in insn 443 is invariant (25), cost 4, depends on 
Set in insn 452 is invariant (26), cost 4, depends on 
Set in insn 886 is invariant (27), cost 4, depends on 
Set in insn 888 is invariant (28), cost 4, depends on 
Set in insn 889 is invariant (29), cost 4, depends on 
Set in insn 890 is invariant (30), cost 4, depends on 
Set in insn 18 is invariant (31), cost 8, depends on 
Set in insn 16 is invariant (32), cost 8, depends on 
Set in insn 17 is invariant (33), cost 8, depends on 
Invariant 3 is equivalent to invariant 1.
Invariant 4 is equivalent to invariant 2.
Invariant 7 is equivalent to invariant 5.
Invariant 8 is equivalent to invariant 6.
Invariant 9 is equivalent to invariant 2.
Invariant 10 is equivalent to invariant 2.
Invariant 11 is equivalent to invariant 2.
Invariant 13 is equivalent to invariant 0.
Invariant 15 is equivalent to invariant 14.
Invariant 17 is equivalent to invariant 1.
Invariant 18 is equivalent to invariant 0.
Invariant 19 is equivalent to invariant 14.
Invariant 20 is equivalent to invariant 14.
Invariant 21 is equivalent to invariant 16.
Invariant 22 is equivalent to invariant 0.
Invariant 23 is equivalent to invariant 1.
Invariant 24 is equivalent to invariant 14.
Invariant 25 is equivalent to invariant 14.
Invariant 26 is equivalent to invariant 16.
Invariant 27 is equivalent to invariant 1.
Invariant 28 is equivalent to invariant 1.
Invariant 29 is equivalent to invariant 1.
Invariant 30 is equivalent to invariant 1.
Invariant 33 is equivalent to invariant 31.
Decided to move invariant 5 -- gain 6
deferring rescan insn with uid = 602.
deferring rescan insn with uid = 603.
deferring rescan insn with uid = 968.
changing bb of uid 602
  from 102 to 22
deferring rescan insn with uid = 590.
deferring rescan insn with uid = 969.
deferring deletion of insn with uid = 589.
*****starting processing of loop 3 ******
starting the processing of deferred insns
rescanning insn with uid = 590.
rescanning insn with uid = 602.
rescanning insn with uid = 603.
rescanning insn with uid = 968.
rescanning insn with uid = 969.
ending the processing of deferred insns
setting blocks to analyze 19, 129
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 2 (0.015)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 2 (0.015)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 3 (0.022)


starting region dump


int main()

Dataflow summary:
def_info->table_size = 17, use_info->table_size = 1183
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={26d,14u} r1={28d,3u} r2={31d,6u} r6={1d,135u} r7={13d,247u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r16={1d,134u} r17={202d,81u} r18={24d} r19={24d} r20={1d,144u,3e} r21={25d} r22={25d} r23={25d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={25d} r30={25d} r31={25d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={24d} r38={24d} r39={24d} r40={24d} r41={24d} r42={24d} r43={24d} r44={24d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r83={3d,4u} r84={1d,2u} r85={1d,1u} r87={2d,3u} r94={2d,6u,1e} r101={2d,6u,1e} r102={2d,2u} r104={2d,5u} r106={2d,2u} r112={1d,14u} r113={1d,1u} r117={1d,7u} r120={3d,1u} r123={2d,4u} r125={2d,4u} r129={2d,3u} r132={2d,3u} r135={3d,9u} r136={4d,11u} r149={1d,2u} r150={1d,2u} r151={3d,4u} r158={1d,1u} r159={2d,5u} r160={1d,2u} r165={4d,8u} r166={1d,2u} r167={3d,4u} r174={1d,1u} r175={2d,5u} r176={1d,2u} r181={5d,13u} r183={1d,1u} r186={3d,6u} r187={3d,7u} r189={4d,8u} r201={1d,1u} r203={5d,13u} r209={2d,8u} r212={3d,1u} r218={1d,1u} r229={3d,1u} r240={1d,1u} r252={5d,4u} r254={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={2d,4u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={2d,3u} r287={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r298={2d,3u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r304={1d,1u} r305={1d,1u} r307={1d,1u} r308={1d,1u} r312={2d,3u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d} r320={1d,1u} r325={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r339={1d,3u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={2d,3u} r346={1d,1u} r347={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={2d,3u} r367={1d,1u} r370={1d,1u} r372={1d,1u} r374={1d,1u} r379={1d,1u} r380={1d,1u} r382={1d,1u} r384={1d,1u} r386={1d,1u} r391={1d,1u} r392={1d,1u} r397={1d,1u} r398={1d} r399={1d} r403={1d,1u,1e} r404={1d,1u} r406={1d,1u} r409={1d,1u,1e} r410={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u,1e} r418={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r424={1d,1u} r427={1d,2u} r428={1d,1u} r429={3d,3u} r430={3d,2u} r431={3d,3u} r432={3d,2u} r433={1d,2u} r434={1d,6u} r435={1d,2u} r436={1d,6u} r437={1d,2u} r438={1d,6u} r439={1d,1u} r441={1d,1u} r442={1d,2u} r443={1d,1u} r444={1d,2u} r445={1d,1u} r446={1d,2u} r448={1d,3u} r449={4d,8u} r450={2d,3u} r451={5d,8u} r452={1d,1u} r453={1d,1u} r454={1d,1u} r455={1d,1u} r456={1d,4u} 
;;    total ref usage 3293{2140d,1145u,8e} in 493{469 regular + 24 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6
;;  reg->defs[] map:	17[0,6] 101[7,7] 304[8,8] 305[9,9] 307[10,10] 308[11,11] 312[12,13] 313[14,14] 314[15,15] 315[16,16] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u201(6){ }u202(7){ }u203(16){ }u204(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; lr  def 	 17 [flags] 101 304 305 307 308 312 313 314 315
;; live  in  	 101
;; live  gen 	 17 [flags] 101 304 305 307 308 312 313 314 315
;; live  kill	 17 [flags]
;; rd  in  	(1) 101[7]
;; rd  gen 	(10) 17[6],101[7],304[8],305[9],307[10],308[11],312[13],313[14],314[15],315[16]
;; rd  kill	(15) 17[0,1,2,3,4,5,6],101[7],304[8],305[9],307[10],308[11],313[14],314[15],315[16]
;;  UD chains for artificial uses at top

(code_label 207 13 187 19 127 "" [0 uses])
(note 187 207 191 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 191
;;      reg 101 { d7(bb 19 insn 206) }
(insn 191 187 192 19 (set (reg:SI 305 [ MEM[symbol: a, index: _411, step: 4, offset: 0B] ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 101 [ i ])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) [21 MEM[symbol: a, index: _411, step: 4, offset: 0B]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 192
;;      reg 305 { d9(bb 19 insn 191) }
(insn 192 191 194 19 (parallel [
            (set (reg:DI 304 [ D.83220 ])
                (sign_extend:DI (reg:SI 305 [ MEM[symbol: a, index: _411, step: 4, offset: 0B] ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:43 143 {extendsidi2_1}
     (expr_list:REG_DEAD (reg:SI 305 [ MEM[symbol: a, index: _411, step: 4, offset: 0B] ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 194
;;      reg 101 { d7(bb 19 insn 206) }
(insn 194 192 195 19 (set (reg:SI 308 [ MEM[symbol: suf, index: _411, step: 8, offset: 8B]+4 ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 101 [ i ])
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                        (const_int 12 [0xc])))) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 195
;;      reg 308 { d11(bb 19 insn 194) }
(insn 195 194 199 19 (parallel [
            (set (reg:SI 307)
                (mult:SI (reg:SI 308 [ MEM[symbol: suf, index: _411, step: 8, offset: 8B]+4 ])
                    (const_int 19260817 [0x125e591])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 308 [ MEM[symbol: suf, index: _411, step: 8, offset: 8B]+4 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 199
(insn 199 195 200 19 (set (reg:SI 313)
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 200
;;      reg 101 { d7(bb 19 insn 206) }
;;      reg 313 { d14(bb 19 insn 199) }
;;   eq_note reg 101 { d7(bb 19 insn 206) }
(insn 200 199 201 19 (parallel [
            (set (reg:DI 312 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg/v:SI 101 [ i ])
                                    (const_int 8 [0x8]))
                                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                                        (const_int 8 [0x8])))) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+0 S4 A64]))
                    (zero_extend:DI (reg:SI 313))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 313)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg/v:SI 101 [ i ])
                                    (const_int 8 [0x8]))
                                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                                        (const_int 8 [0x8])))) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+0 S4 A64]))
                    (const_int 19260817 [0x125e591]))
                (nil)))))
;;   UD chains for insn luid 6 uid 201
;;      reg 307 { d10(bb 19 insn 195) }
;;      reg 312 { d12(bb 19 insn 200) }
(insn 201 200 202 19 (parallel [
            (set (reg:SI 314)
                (plus:SI (reg:SI 307)
                    (subreg:SI (reg:DI 312 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 307)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 7 uid 202
;;      reg 312 read/write { d12(bb 19 insn 200) }
;;      reg 314 { d15(bb 19 insn 201) }
(insn 202 201 204 19 (set (subreg:SI (reg:DI 312 [ D.83220 ]) 4)
        (reg:SI 314)) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 314)
        (nil)))
;;   UD chains for insn luid 8 uid 204
;;      reg 304 { d8(bb 19 insn 192) }
;;      reg 312 { d13(bb 19 insn 202) d12(bb 19 insn 200) }
(insn 204 202 205 19 (parallel [
            (set (reg:DI 315)
                (plus:DI (reg:DI 304 [ D.83220 ])
                    (reg:DI 312 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 312 [ D.83220 ])
        (expr_list:REG_DEAD (reg:DI 304 [ D.83220 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 9 uid 205
;;      reg 101 { d7(bb 19 insn 206) }
;;      reg 315 { d16(bb 19 insn 204) }
(insn 205 204 206 19 (set (mem:DI (plus:SI (mult:SI (reg/v:SI 101 [ i ])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) [34 MEM[symbol: suf, index: _411, step: 8, offset: 0B]+0 S8 A64])
        (reg:DI 315)) D:\LHX\7.5 contest\t1.cpp:43 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 315)
        (nil)))
;;   UD chains for insn luid 10 uid 206
;;      reg 101 { d7(bb 19 insn 206) }
(insn 206 205 208 19 (parallel [
            (set (reg/v:SI 101 [ i ])
                (plus:SI (reg/v:SI 101 [ i ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:42 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 11 uid 208
;;      reg 101 { d7(bb 19 insn 206) }
(insn 208 206 209 19 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 101 [ i ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:42 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 12 uid 209
;;      reg 17 { d6(bb 19 insn 208) }
(jump_insn 209 208 955 19 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 955)
            (pc))) D:\LHX\7.5 contest\t1.cpp:42 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (int_list:REG_BR_PROB 9900 (nil)))
 -> 955)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; live  out 	 101
;; rd  out 	(1) 101[7]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 101
;; live  gen 	
;; live  kill	
;; rd  in  	(10) 17[6],101[7],304[8],305[9],307[10],308[11],312[13],313[14],314[15],315[16]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 955 209 954 129 216 "" [1 uses])
(note 954 955 210 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; live  out 	 101
;; rd  out 	(1) 101[7]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 3 ******
Set in insn 199 is invariant (0), cost 4, depends on 
Decided to move invariant 0 -- gain 4
deferring rescan insn with uid = 199.
deferring rescan insn with uid = 200.
deferring rescan insn with uid = 970.
changing bb of uid 199
  from 19 to 18
*****starting processing of loop 2 ******
starting the processing of deferred insns
rescanning insn with uid = 199.
rescanning insn with uid = 200.
rescanning insn with uid = 970.
ending the processing of deferred insns
setting blocks to analyze 17, 130
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 2 (0.015)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 2 (0.015)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 3 (0.022)


starting region dump


int main()

Dataflow summary:
def_info->table_size = 17, use_info->table_size = 1183
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={26d,14u} r1={28d,3u} r2={31d,6u} r6={1d,135u} r7={13d,247u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r16={1d,134u} r17={202d,81u} r18={24d} r19={24d} r20={1d,144u,3e} r21={25d} r22={25d} r23={25d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={25d} r30={25d} r31={25d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={24d} r38={24d} r39={24d} r40={24d} r41={24d} r42={24d} r43={24d} r44={24d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r83={3d,4u} r84={1d,2u} r85={1d,1u} r87={2d,3u} r94={2d,6u,1e} r101={2d,6u,1e} r102={2d,2u} r104={2d,5u} r106={2d,2u} r112={1d,14u} r113={1d,1u} r117={1d,7u} r120={3d,1u} r123={2d,4u} r125={2d,4u} r129={2d,3u} r132={2d,3u} r135={3d,9u} r136={4d,11u} r149={1d,2u} r150={1d,2u} r151={3d,4u} r158={1d,1u} r159={2d,5u} r160={1d,2u} r165={4d,8u} r166={1d,2u} r167={3d,4u} r174={1d,1u} r175={2d,5u} r176={1d,2u} r181={5d,13u} r183={1d,1u} r186={3d,6u} r187={3d,7u} r189={4d,8u} r201={1d,1u} r203={5d,13u} r209={2d,8u} r212={3d,1u} r218={1d,1u} r229={3d,1u} r240={1d,1u} r252={5d,4u} r254={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={2d,4u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={2d,3u} r287={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r298={2d,3u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r304={1d,1u} r305={1d,1u} r307={1d,1u} r308={1d,1u} r312={2d,3u} r313={1d} r314={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d} r320={1d,1u} r325={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r339={1d,3u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={2d,3u} r346={1d,1u} r347={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={2d,3u} r367={1d,1u} r370={1d,1u} r372={1d,1u} r374={1d,1u} r379={1d,1u} r380={1d,1u} r382={1d,1u} r384={1d,1u} r386={1d,1u} r391={1d,1u} r392={1d,1u} r397={1d,1u} r398={1d} r399={1d} r403={1d,1u,1e} r404={1d,1u} r406={1d,1u} r409={1d,1u,1e} r410={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u,1e} r418={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r424={1d,1u} r427={1d,2u} r428={1d,1u} r429={3d,3u} r430={3d,2u} r431={3d,3u} r432={3d,2u} r433={1d,2u} r434={1d,6u} r435={1d,2u} r436={1d,6u} r437={1d,2u} r438={1d,6u} r439={1d,1u} r441={1d,1u} r442={1d,2u} r443={1d,1u} r444={1d,2u} r445={1d,1u} r446={1d,2u} r448={1d,3u} r449={4d,8u} r450={2d,3u} r451={5d,8u} r452={1d,1u} r453={1d,1u} r454={1d,1u} r455={1d,1u} r456={1d,4u} r457={1d,2u} 
;;    total ref usage 3295{2141d,1146u,8e} in 494{470 regular + 24 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6
;;  reg->defs[] map:	17[0,6] 94[7,7] 290[8,8] 291[9,9] 293[10,10] 294[11,11] 298[12,13] 299[14,14] 300[15,15] 301[16,16] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u166(6){ }u167(7){ }u168(16){ }u169(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240
;; lr  def 	 17 [flags] 94 290 291 293 294 298 299 300 301
;; live  in  	 94
;; live  gen 	 17 [flags] 94 290 291 293 294 298 299 300 301
;; live  kill	 17 [flags]
;; rd  in  	(1) 94[7]
;; rd  gen 	(10) 17[6],94[7],290[8],291[9],293[10],294[11],298[13],299[14],300[15],301[16]
;; rd  kill	(15) 17[0,1,2,3,4,5,6],94[7],290[8],291[9],293[10],294[11],299[14],300[15],301[16]
;;  UD chains for artificial uses at top

(code_label 184 12 164 17 126 "" [0 uses])
(note 164 184 168 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 168
;;      reg 94 { d7(bb 17 insn 183) }
(insn 168 164 169 17 (set (reg:SI 291 [ MEM[symbol: a, index: _39, step: 4, offset: 0B] ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 94 [ i ])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) [21 MEM[symbol: a, index: _39, step: 4, offset: 0B]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 169
;;      reg 291 { d9(bb 17 insn 168) }
(insn 169 168 171 17 (parallel [
            (set (reg:DI 290 [ D.83220 ])
                (sign_extend:DI (reg:SI 291 [ MEM[symbol: a, index: _39, step: 4, offset: 0B] ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:40 143 {extendsidi2_1}
     (expr_list:REG_DEAD (reg:SI 291 [ MEM[symbol: a, index: _39, step: 4, offset: 0B] ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 171
;;      reg 94 { d7(bb 17 insn 183) }
(insn 171 169 172 17 (set (reg:SI 294 [ MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+4 ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 94 [ i ])
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                        (const_int -4 [0xfffffffffffffffc])))) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 172
;;      reg 294 { d11(bb 17 insn 171) }
(insn 172 171 176 17 (parallel [
            (set (reg:SI 293)
                (mult:SI (reg:SI 294 [ MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+4 ])
                    (const_int 19260817 [0x125e591])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 294 [ MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+4 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 176
(insn 176 172 177 17 (set (reg:SI 299)
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 177
;;      reg 94 { d7(bb 17 insn 183) }
;;      reg 299 { d14(bb 17 insn 176) }
;;   eq_note reg 94 { d7(bb 17 insn 183) }
(insn 177 176 178 17 (parallel [
            (set (reg:DI 298 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg/v:SI 94 [ i ])
                                    (const_int 8 [0x8]))
                                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                                        (const_int -8 [0xfffffffffffffff8])))) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+0 S4 A64]))
                    (zero_extend:DI (reg:SI 299))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 299)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg/v:SI 94 [ i ])
                                    (const_int 8 [0x8]))
                                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                                        (const_int -8 [0xfffffffffffffff8])))) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+0 S4 A64]))
                    (const_int 19260817 [0x125e591]))
                (nil)))))
;;   UD chains for insn luid 6 uid 178
;;      reg 293 { d10(bb 17 insn 172) }
;;      reg 298 { d12(bb 17 insn 177) }
(insn 178 177 179 17 (parallel [
            (set (reg:SI 300)
                (plus:SI (reg:SI 293)
                    (subreg:SI (reg:DI 298 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 293)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 7 uid 179
;;      reg 298 read/write { d12(bb 17 insn 177) }
;;      reg 300 { d15(bb 17 insn 178) }
(insn 179 178 181 17 (set (subreg:SI (reg:DI 298 [ D.83220 ]) 4)
        (reg:SI 300)) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 300)
        (nil)))
;;   UD chains for insn luid 8 uid 181
;;      reg 290 { d8(bb 17 insn 169) }
;;      reg 298 { d13(bb 17 insn 179) d12(bb 17 insn 177) }
(insn 181 179 182 17 (parallel [
            (set (reg:DI 301)
                (plus:DI (reg:DI 290 [ D.83220 ])
                    (reg:DI 298 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 298 [ D.83220 ])
        (expr_list:REG_DEAD (reg:DI 290 [ D.83220 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 9 uid 182
;;      reg 94 { d7(bb 17 insn 183) }
;;      reg 301 { d16(bb 17 insn 181) }
(insn 182 181 183 17 (set (mem:DI (plus:SI (mult:SI (reg/v:SI 94 [ i ])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 MEM[symbol: pre, index: _39, step: 8, offset: 0B]+0 S8 A64])
        (reg:DI 301)) D:\LHX\7.5 contest\t1.cpp:40 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 301)
        (nil)))
;;   UD chains for insn luid 10 uid 183
;;      reg 94 { d7(bb 17 insn 183) }
(insn 183 182 185 17 (parallel [
            (set (reg/v:SI 94 [ i ])
                (plus:SI (reg/v:SI 94 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:39 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 11 uid 185
;;      reg 94 { d7(bb 17 insn 183) }
;;      reg 240 { }
(insn 185 183 186 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 94 [ i ])
            (reg:SI 240 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:39 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 12 uid 186
;;      reg 17 { d6(bb 17 insn 185) }
(jump_insn 186 185 957 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 957)
            (pc))) D:\LHX\7.5 contest\t1.cpp:39 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9900 (nil)))
 -> 957)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240
;; live  out 	 94
;; rd  out 	(1) 94[7]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 94
;; live  gen 	
;; live  kill	
;; rd  in  	(10) 17[6],94[7],290[8],291[9],293[10],294[11],298[13],299[14],300[15],301[16]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 957 186 956 130 217 "" [1 uses])
(note 956 957 784 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240
;; live  out 	 94
;; rd  out 	(1) 94[7]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 2 ******
Set in insn 176 is invariant (0), cost 4, depends on 
Decided to move invariant 0 -- gain 4
deferring rescan insn with uid = 176.
deferring rescan insn with uid = 177.
deferring rescan insn with uid = 971.
changing bb of uid 176
  from 17 to 16
*****starting processing of loop 10 ******
starting the processing of deferred insns
rescanning insn with uid = 176.
rescanning insn with uid = 177.
rescanning insn with uid = 971.
ending the processing of deferred insns
setting blocks to analyze 13, 132
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 2 (0.015)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 2 (0.015)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 3 (0.022)


starting region dump


int main()

Dataflow summary:
def_info->table_size = 88, use_info->table_size = 1183
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={26d,14u} r1={28d,3u} r2={31d,6u} r6={1d,135u} r7={13d,247u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r16={1d,134u} r17={202d,81u} r18={24d} r19={24d} r20={1d,144u,3e} r21={25d} r22={25d} r23={25d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={25d} r30={25d} r31={25d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={24d} r38={24d} r39={24d} r40={24d} r41={24d} r42={24d} r43={24d} r44={24d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r83={3d,4u} r84={1d,2u} r85={1d,1u} r87={2d,3u} r94={2d,6u,1e} r101={2d,6u,1e} r102={2d,2u} r104={2d,5u} r106={2d,2u} r112={1d,14u} r113={1d,1u} r117={1d,7u} r120={3d,1u} r123={2d,4u} r125={2d,4u} r129={2d,3u} r132={2d,3u} r135={3d,9u} r136={4d,11u} r149={1d,2u} r150={1d,2u} r151={3d,4u} r158={1d,1u} r159={2d,5u} r160={1d,2u} r165={4d,8u} r166={1d,2u} r167={3d,4u} r174={1d,1u} r175={2d,5u} r176={1d,2u} r181={5d,13u} r183={1d,1u} r186={3d,6u} r187={3d,7u} r189={4d,8u} r201={1d,1u} r203={5d,13u} r209={2d,8u} r212={3d,1u} r218={1d,1u} r229={3d,1u} r240={1d,1u} r252={5d,4u} r254={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={2d,4u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={2d,3u} r287={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r298={2d,3u} r299={1d} r300={1d,1u} r301={1d,1u} r304={1d,1u} r305={1d,1u} r307={1d,1u} r308={1d,1u} r312={2d,3u} r313={1d} r314={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d} r320={1d,1u} r325={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r339={1d,3u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={2d,3u} r346={1d,1u} r347={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={2d,3u} r367={1d,1u} r370={1d,1u} r372={1d,1u} r374={1d,1u} r379={1d,1u} r380={1d,1u} r382={1d,1u} r384={1d,1u} r386={1d,1u} r391={1d,1u} r392={1d,1u} r397={1d,1u} r398={1d} r399={1d} r403={1d,1u,1e} r404={1d,1u} r406={1d,1u} r409={1d,1u,1e} r410={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u,1e} r418={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r424={1d,1u} r427={1d,2u} r428={1d,1u} r429={3d,3u} r430={3d,2u} r431={3d,3u} r432={3d,2u} r433={1d,2u} r434={1d,6u} r435={1d,2u} r436={1d,6u} r437={1d,2u} r438={1d,6u} r439={1d,1u} r441={1d,1u} r442={1d,2u} r443={1d,1u} r444={1d,2u} r445={1d,1u} r446={1d,2u} r448={1d,3u} r449={4d,8u} r450={2d,3u} r451={5d,8u} r452={1d,1u} r453={1d,1u} r454={1d,1u} r455={1d,1u} r456={1d,4u} r457={1d,2u} r458={1d,2u} 
;;    total ref usage 3297{2142d,1147u,8e} in 495{471 regular + 24 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 8[3,3] 9[4,4] 10[5,5] 11[6,6] 12[7,7] 13[8,8] 14[9,9] 15[10,10] 17[11,19] 18[20,20] 19[21,21] 21[22,22] 22[23,23] 23[24,24] 24[25,25] 25[26,26] 26[27,27] 27[28,28] 28[29,29] 29[30,30] 30[31,31] 31[32,32] 32[33,33] 33[34,34] 34[35,35] 35[36,36] 36[37,37] 37[38,38] 38[39,39] 39[40,40] 40[41,41] 41[42,42] 42[43,43] 43[44,44] 44[45,45] 45[46,46] 46[47,47] 47[48,48] 48[49,49] 49[50,50] 50[51,51] 51[52,52] 52[53,53] 53[54,54] 54[55,55] 55[56,56] 56[57,57] 57[58,58] 58[59,59] 59[60,60] 60[61,61] 61[62,62] 62[63,63] 63[64,64] 64[65,65] 65[66,66] 66[67,67] 67[68,68] 68[69,69] 69[70,70] 70[71,71] 71[72,72] 72[73,73] 73[74,74] 74[75,75] 75[76,76] 76[77,77] 167[78,78] 174[79,79] 175[80,80] 176[81,81] 276[82,82] 277[83,83] 278[84,84] 279[85,85] 280[86,86] 281[87,87] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u112(6){ }u113(7){ }u114(16){ }u115(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 175
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 175
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 167 174 175 176 276 277 278 279 280 281
;; live  in  	 167 175
;; live  gen 	 0 [ax] 17 [flags] 167 174 175 176 276 277 278 279 280 281
;; live  kill	 17 [flags]
;; rd  in  	(2) 167[78],175[80]
;; rd  gen 	(12) 0[0],17[19],167[78],174[79],175[80],176[81],276[82],277[83],278[84],279[85],280[86],281[87]
;; rd  kill	(20) 0[0],17[11,12,13,14,15,16,17,18,19],167[78],174[79],175[80],176[81],276[82],277[83],278[84],279[85],280[86],281[87]
;;  UD chains for artificial uses at top

(code_label 140 962 128 13 123 "" [0 uses])
(note 128 140 129 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 129
;;      reg 175 { d80(bb 13 insn 136) }
(insn 129 128 130 13 (parallel [
            (set (reg:DI 276 [ D.83229 ])
                (ashift:DI (reg/v:DI 175 [ re ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 130
;;      reg 175 { d80(bb 13 insn 136) }
(insn 130 129 131 13 (parallel [
            (set (reg:DI 277 [ D.83229 ])
                (ashift:DI (reg/v:DI 175 [ re ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_DEAD (reg/v:DI 175 [ re ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 131
;;      reg 276 { d82(bb 13 insn 129) }
;;      reg 277 { d83(bb 13 insn 130) }
(insn 131 130 133 13 (parallel [
            (set (reg:DI 278 [ D.83229 ])
                (plus:DI (reg:DI 276 [ D.83229 ])
                    (reg:DI 277 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 277 [ D.83229 ])
        (expr_list:REG_DEAD (reg:DI 276 [ D.83229 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 3 uid 133
;;      reg 167 { d78(bb 13 insn 139) }
(insn 133 131 134 13 (set (reg:SI 280 [ ch ])
        (sign_extend:SI (reg/v:QI 167 [ ch ]))) D:\LHX\7.5 contest\t1.cpp:16 148 {extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 167 [ ch ])
        (nil)))
;;   UD chains for insn luid 4 uid 134
;;      reg 280 { d86(bb 13 insn 133) }
(insn 134 133 135 13 (parallel [
            (set (reg:DI 279 [ D.83229 ])
                (sign_extend:DI (reg:SI 280 [ ch ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:16 143 {extendsidi2_1}
     (expr_list:REG_DEAD (reg:SI 280 [ ch ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 135
;;      reg 278 { d84(bb 13 insn 131) }
;;      reg 279 { d85(bb 13 insn 134) }
(insn 135 134 136 13 (parallel [
            (set (reg:DI 174 [ D.83229 ])
                (plus:DI (reg:DI 278 [ D.83229 ])
                    (reg:DI 279 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 279 [ D.83229 ])
        (expr_list:REG_DEAD (reg:DI 278 [ D.83229 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 6 uid 136
;;      reg 174 { d79(bb 13 insn 135) }
(insn 136 135 137 13 (parallel [
            (set (reg/v:DI 175 [ re ])
                (plus:DI (reg:DI 174 [ D.83229 ])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 174 [ D.83229 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 7 uid 137
;;      reg 7 { }
(call_insn 137 136 138 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:16 648 {*call_value}
     (nil)
    (nil))
;;   UD chains for insn luid 8 uid 138
;;      reg 0 { d0(bb 13 insn 137) }
(insn 138 137 139 13 (set (reg:SI 176 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:16 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 9 uid 139
;;      reg 176 { d81(bb 13 insn 138) }
(insn 139 138 141 13 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 176 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:16 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 10 uid 141
;;      reg 176 { d81(bb 13 insn 138) }
(insn 141 139 142 13 (parallel [
            (set (reg:QI 281 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 176 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 176 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 11 uid 142
;;      reg 281 { d87(bb 13 insn 141) }
(insn 142 141 143 13 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 281 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:16 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 281 [ D.83228 ])
        (nil)))
;;   UD chains for insn luid 12 uid 143
;;      reg 17 { d19(bb 13 insn 142) }
(jump_insn 143 142 961 13 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 961)
            (pc))) D:\LHX\7.5 contest\t1.cpp:16 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 961)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 175
;; live  out 	 167 175
;; rd  out 	(2) 167[78],175[80]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 175
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 167 175
;; live  gen 	
;; live  kill	
;; rd  in  	(12) 0[0],17[19],167[78],174[79],175[80],176[81],276[82],277[83],278[84],279[85],280[86],281[87]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 961 143 960 132 219 "" [1 uses])
(note 960 961 144 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 175
;; live  out 	 167 175
;; rd  out 	(2) 167[78],175[80]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 10 ******
*****starting processing of loop 11 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 11, 12, 133
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 3 (0.022)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 4 (0.029)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 4 (0.029)


starting region dump


int main()

Dataflow summary:
def_info->table_size = 82, use_info->table_size = 1183
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={26d,14u} r1={28d,3u} r2={31d,6u} r6={1d,135u} r7={13d,247u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r16={1d,134u} r17={202d,81u} r18={24d} r19={24d} r20={1d,144u,3e} r21={25d} r22={25d} r23={25d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={25d} r30={25d} r31={25d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={24d} r38={24d} r39={24d} r40={24d} r41={24d} r42={24d} r43={24d} r44={24d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r83={3d,4u} r84={1d,2u} r85={1d,1u} r87={2d,3u} r94={2d,6u,1e} r101={2d,6u,1e} r102={2d,2u} r104={2d,5u} r106={2d,2u} r112={1d,14u} r113={1d,1u} r117={1d,7u} r120={3d,1u} r123={2d,4u} r125={2d,4u} r129={2d,3u} r132={2d,3u} r135={3d,9u} r136={4d,11u} r149={1d,2u} r150={1d,2u} r151={3d,4u} r158={1d,1u} r159={2d,5u} r160={1d,2u} r165={4d,8u} r166={1d,2u} r167={3d,4u} r174={1d,1u} r175={2d,5u} r176={1d,2u} r181={5d,13u} r183={1d,1u} r186={3d,6u} r187={3d,7u} r189={4d,8u} r201={1d,1u} r203={5d,13u} r209={2d,8u} r212={3d,1u} r218={1d,1u} r229={3d,1u} r240={1d,1u} r252={5d,4u} r254={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={2d,4u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={2d,3u} r287={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r298={2d,3u} r299={1d} r300={1d,1u} r301={1d,1u} r304={1d,1u} r305={1d,1u} r307={1d,1u} r308={1d,1u} r312={2d,3u} r313={1d} r314={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d} r320={1d,1u} r325={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r339={1d,3u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={2d,3u} r346={1d,1u} r347={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={2d,3u} r367={1d,1u} r370={1d,1u} r372={1d,1u} r374={1d,1u} r379={1d,1u} r380={1d,1u} r382={1d,1u} r384={1d,1u} r386={1d,1u} r391={1d,1u} r392={1d,1u} r397={1d,1u} r398={1d} r399={1d} r403={1d,1u,1e} r404={1d,1u} r406={1d,1u} r409={1d,1u,1e} r410={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u,1e} r418={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r424={1d,1u} r427={1d,2u} r428={1d,1u} r429={3d,3u} r430={3d,2u} r431={3d,3u} r432={3d,2u} r433={1d,2u} r434={1d,6u} r435={1d,2u} r436={1d,6u} r437={1d,2u} r438={1d,6u} r439={1d,1u} r441={1d,1u} r442={1d,2u} r443={1d,1u} r444={1d,2u} r445={1d,1u} r446={1d,2u} r448={1d,3u} r449={4d,8u} r450={2d,3u} r451={5d,8u} r452={1d,1u} r453={1d,1u} r454={1d,1u} r455={1d,1u} r456={1d,4u} r457={1d,2u} r458={1d,2u} 
;;    total ref usage 3297{2142d,1147u,8e} in 495{471 regular + 24 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 8[3,3] 9[4,4] 10[5,5] 11[6,6] 12[7,7] 13[8,8] 14[9,9] 15[10,10] 17[11,16] 18[17,17] 19[18,18] 21[19,19] 22[20,20] 23[21,21] 24[22,22] 25[23,23] 26[24,24] 27[25,25] 28[26,26] 29[27,27] 30[28,28] 31[29,29] 32[30,30] 33[31,31] 34[32,32] 35[33,33] 36[34,34] 37[35,35] 38[36,36] 39[37,37] 40[38,38] 41[39,39] 42[40,40] 43[41,41] 44[42,42] 45[43,43] 46[44,44] 47[45,45] 48[46,46] 49[47,47] 50[48,48] 51[49,49] 52[50,50] 53[51,51] 54[52,52] 55[53,53] 56[54,54] 57[55,55] 58[56,56] 59[57,57] 60[58,58] 61[59,59] 62[60,60] 63[61,61] 64[62,62] 65[63,63] 66[64,64] 67[65,65] 68[66,66] 69[67,67] 70[68,68] 71[69,69] 72[70,70] 73[71,71] 74[72,72] 75[73,73] 76[74,74] 166[75,75] 167[76,76] 275[77,77] 431[78,78] 432[79,79] 454[80,80] 455[81,81] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u92(6){ }u93(7){ }u94(16){ }u95(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 431 432
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 431 432
;; lr  def 	 17 [flags] 431 432 454 455
;; live  in  	 167 431 432
;; live  gen 	 17 [flags] 431 432 454 455
;; live  kill	
;; rd  in  	(3) 167[76],431[78],432[79]
;; rd  gen 	(5) 17[13],431[78],432[79],454[80],455[81]
;; rd  kill	(10) 17[11,12,13,14,15,16],431[78],432[79],454[80],455[81]
;;  UD chains for artificial uses at top

(code_label 121 860 112 11 122 "" [0 uses])
(note 112 121 113 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 113
;;      reg 167 { d76(bb 12 insn 120) }
(insn 113 112 933 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 167 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg/v:QI 167 [ ch ])
        (nil)))
;;   UD chains for insn luid 1 uid 933
(insn 933 113 932 11 (set (reg:SI 454)
        (const_int -1 [0xffffffffffffffff])) D:\LHX\7.5 contest\t1.cpp:13 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 932
;;      reg 167 { d76(bb 12 insn 120) }
(insn 932 933 934 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 167 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (nil))
;;   UD chains for insn luid 3 uid 934
;;      reg 17 { d12(bb 11 insn 932) }
;;      reg 431 { d78(bb 11 insn 934) }
;;      reg 454 { d80(bb 11 insn 933) }
(insn 934 932 936 11 (set (reg:SI 431 [ flag ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 431 [ flag ])
            (reg:SI 454))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (nil))
;;   UD chains for insn luid 4 uid 936
(insn 936 934 935 11 (set (reg:SI 455)
        (const_int -1 [0xffffffffffffffff])) D:\LHX\7.5 contest\t1.cpp:13 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 935
;;      reg 167 { d76(bb 12 insn 120) }
(insn 935 936 937 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 167 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (nil))
;;   UD chains for insn luid 6 uid 937
;;      reg 17 { d13(bb 11 insn 935) }
;;      reg 432 { d79(bb 11 insn 937) }
;;      reg 455 { d81(bb 11 insn 936) }
(insn 937 935 117 11 (set (reg:SI 432 [ flag+4 ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 432 [ flag+4 ])
            (reg:SI 455))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 431 432
;; live  out 	 431 432
;; rd  out 	(2) 431[78],432[79]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u102(6){ }u103(7){ }u104(16){ }u105(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 431 432
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 166 167 275
;; live  in  	 431 432
;; live  gen 	 0 [ax] 17 [flags] 166 167 275
;; live  kill	 17 [flags]
;; rd  in  	(5) 17[13],431[78],432[79],454[80],455[81]
;; rd  gen 	(5) 0[0],17[16],166[75],167[76],275[77]
;; rd  kill	(10) 0[0],17[11,12,13,14,15,16],166[75],167[76],275[77]
;;  UD chains for artificial uses at top

(note 117 937 118 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 118
;;      reg 7 { }
(call_insn 118 117 119 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:14 648 {*call_value}
     (nil)
    (nil))
;;   UD chains for insn luid 1 uid 119
;;      reg 0 { d0(bb 12 insn 118) }
(insn 119 118 120 12 (set (reg:SI 166 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:14 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 2 uid 120
;;      reg 166 { d75(bb 12 insn 119) }
(insn 120 119 122 12 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 166 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:14 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 122
;;      reg 166 { d75(bb 12 insn 119) }
(insn 122 120 123 12 (parallel [
            (set (reg:QI 275 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 166 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 166 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 123
;;      reg 275 { d77(bb 12 insn 122) }
(insn 123 122 124 12 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 275 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 275 [ D.83228 ])
        (nil)))
;;   UD chains for insn luid 5 uid 124
;;      reg 17 { d16(bb 12 insn 123) }
(jump_insn 124 123 963 12 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 963)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 963)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 431 432
;; live  out 	 167 431 432
;; rd  out 	(3) 167[76],431[78],432[79]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 431 432
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 167 431 432
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 167[76],431[78],432[79]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 963 124 962 133 220 "" [1 uses])
(note 962 963 140 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 431 432
;; live  out 	 167 431 432
;; rd  out 	(3) 167[76],431[78],432[79]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 11 ******
Set in insn 933 is invariant (0), cost 4, depends on 
Set in insn 936 is invariant (1), cost 4, depends on 
Invariant 1 is equivalent to invariant 0.
Decided to move invariant 0 -- gain 2
deferring rescan insn with uid = 933.
deferring rescan insn with uid = 934.
deferring rescan insn with uid = 972.
changing bb of uid 933
  from 11 to 10
deferring rescan insn with uid = 937.
deferring rescan insn with uid = 973.
deferring deletion of insn with uid = 936.
*****starting processing of loop 1 ******
starting the processing of deferred insns
rescanning insn with uid = 933.
rescanning insn with uid = 934.
rescanning insn with uid = 937.
rescanning insn with uid = 972.
rescanning insn with uid = 973.
ending the processing of deferred insns
setting blocks to analyze 9, 10, 11, 12, 13, 14, 115, 116, 131, 132, 133
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 17 ( 0.12)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 25 ( 0.18)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 26 ( 0.19)


starting region dump


int main()

Dataflow summary:
def_info->table_size = 266, use_info->table_size = 1183
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={26d,14u} r1={28d,3u} r2={31d,6u} r6={1d,135u} r7={13d,247u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r16={1d,134u} r17={202d,81u} r18={24d} r19={24d} r20={1d,144u,3e} r21={25d} r22={25d} r23={25d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={25d} r30={25d} r31={25d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={24d} r38={24d} r39={24d} r40={24d} r41={24d} r42={24d} r43={24d} r44={24d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r83={3d,4u} r84={1d,2u} r85={1d,1u} r87={2d,3u} r94={2d,6u,1e} r101={2d,6u,1e} r102={2d,2u} r104={2d,5u} r106={2d,2u} r112={1d,14u} r113={1d,1u} r117={1d,7u} r120={3d,1u} r123={2d,4u} r125={2d,4u} r129={2d,3u} r132={2d,3u} r135={3d,9u} r136={4d,11u} r149={1d,2u} r150={1d,2u} r151={3d,4u} r158={1d,1u} r159={2d,5u} r160={1d,2u} r165={4d,8u} r166={1d,2u} r167={3d,4u} r174={1d,1u} r175={2d,5u} r176={1d,2u} r181={5d,13u} r183={1d,1u} r186={3d,6u} r187={3d,7u} r189={4d,8u} r201={1d,1u} r203={5d,13u} r209={2d,8u} r212={3d,1u} r218={1d,1u} r229={3d,1u} r240={1d,1u} r252={5d,4u} r254={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={2d,4u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={2d,3u} r287={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r298={2d,3u} r299={1d} r300={1d,1u} r301={1d,1u} r304={1d,1u} r305={1d,1u} r307={1d,1u} r308={1d,1u} r312={2d,3u} r313={1d} r314={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d} r320={1d,1u} r325={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r339={1d,3u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={2d,3u} r346={1d,1u} r347={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={2d,3u} r367={1d,1u} r370={1d,1u} r372={1d,1u} r374={1d,1u} r379={1d,1u} r380={1d,1u} r382={1d,1u} r384={1d,1u} r386={1d,1u} r391={1d,1u} r392={1d,1u} r397={1d,1u} r398={1d} r399={1d} r403={1d,1u,1e} r404={1d,1u} r406={1d,1u} r409={1d,1u,1e} r410={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u,1e} r418={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r424={1d,1u} r427={1d,2u} r428={1d,1u} r429={3d,3u} r430={3d,2u} r431={3d,3u} r432={3d,2u} r433={1d,2u} r434={1d,6u} r435={1d,2u} r436={1d,6u} r437={1d,2u} r438={1d,6u} r439={1d,1u} r441={1d,1u} r442={1d,2u} r443={1d,1u} r444={1d,2u} r445={1d,1u} r446={1d,2u} r448={1d,3u} r449={4d,8u} r450={2d,3u} r451={5d,8u} r452={1d,1u} r453={1d,1u} r454={1d} r455={1d} r456={1d,4u} r457={1d,2u} r458={1d,2u} r459={1d,4u} 
;;    total ref usage 3300{2143d,1149u,8e} in 496{472 regular + 24 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231
;;  reg->defs[] map:	0[0,2] 1[3,5] 2[6,8] 8[9,11] 9[12,14] 10[15,17] 11[18,20] 12[21,23] 13[24,26] 14[27,29] 15[30,32] 17[33,57] 18[58,60] 19[61,63] 21[64,66] 22[67,69] 23[70,72] 24[73,75] 25[76,78] 26[79,81] 27[82,84] 28[85,87] 29[88,90] 30[91,93] 31[94,96] 32[97,99] 33[100,102] 34[103,105] 35[106,108] 36[109,111] 37[112,114] 38[115,117] 39[118,120] 40[121,123] 41[124,126] 42[127,129] 43[130,132] 44[133,135] 45[136,138] 46[139,141] 47[142,144] 48[145,147] 49[148,150] 50[151,153] 51[154,156] 52[157,159] 53[160,162] 54[163,165] 55[166,168] 56[169,171] 57[172,174] 58[175,177] 59[178,180] 60[181,183] 61[184,186] 62[187,189] 63[190,192] 64[193,195] 65[196,198] 66[199,201] 67[202,204] 68[205,207] 69[208,210] 70[211,213] 71[214,216] 72[217,219] 73[220,222] 74[223,225] 75[226,228] 76[229,231] 84[232,232] 87[233,233] 166[234,234] 167[235,237] 174[238,238] 175[239,240] 176[241,241] 274[242,242] 275[243,243] 276[244,244] 277[245,245] 278[246,246] 279[247,247] 280[248,248] 281[249,249] 283[250,250] 284[251,251] 285[252,252] 286[253,254] 287[255,255] 431[256,258] 432[259,261] 449[262,262] 454[263,263] 455[264,264] 459[265,265] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u78(6){ }u79(7){ }u80(16){ }u81(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 84 167 274
;; live  in  	 87
;; live  gen 	 0 [ax] 17 [flags] 84 167 274
;; live  kill	 17 [flags]
;; rd  in  	(1) 87[233]
;; rd  gen 	(5) 0[0],17[35],84[232],167[235],274[242]
;; rd  kill	(33) 0[0,1,2],17[33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57],84[232],167[235,236,237],274[242]
;;  UD chains for artificial uses at top

(code_label 156 7 104 9 124 "" [0 uses])
(note 104 156 105 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 105
;;      reg 7 { }
(call_insn 105 104 106 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:11 648 {*call_value}
     (nil)
    (nil))
;;   UD chains for insn luid 1 uid 106
;;      reg 0 { d0(bb 9 insn 105) }
(insn 106 105 107 9 (set (reg:SI 84 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 2 uid 107
;;      reg 84 { d232(bb 9 insn 106) }
(insn 107 106 108 9 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 84 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:11 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 108
;;      reg 84 { d232(bb 9 insn 106) }
(insn 108 107 109 9 (parallel [
            (set (reg:QI 274 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 84 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 84 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 109
;;      reg 274 { d242(bb 9 insn 108) }
(insn 109 108 110 9 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 274 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 274 [ D.83228 ])
        (nil)))
;;   UD chains for insn luid 5 uid 110
;;      reg 17 { d35(bb 9 insn 109) }
(jump_insn 110 109 111 9 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 783)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 783)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167
;; live  out 	 87 167
;; rd  out 	(2) 87[233],167[235]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u88(6){ }u89(7){ }u90(16){ }u91(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 431 432 459
;; live  in  	 87 167
;; live  gen 	 431 432 459
;; live  kill	
;; rd  in  	(6) 0[0],17[35],84[232],87[233],167[235],274[242]
;; rd  gen 	(3) 431[256],432[259],459[265]
;; rd  kill	(7) 431[256,257,258],432[259,260,261],459[265]
;;  UD chains for artificial uses at top

(note 111 110 859 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 859
(insn 859 111 860 10 (set (reg:SI 431 [ flag ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:12 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 860
(insn 860 859 933 10 (set (reg:SI 432 [ flag+4 ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:12 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 933
(insn 933 860 121 10 (set (reg:SI 459)
        (const_int -1 [0xffffffffffffffff])) D:\LHX\7.5 contest\t1.cpp:13 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 459
;; live  out 	 87 167 431 432 459
;; rd  out 	(5) 87[233],167[235],431[256],432[259],459[265]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u92(6){ }u93(7){ }u94(16){ }u95(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 459
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 431 432 459
;; lr  def 	 17 [flags] 431 432 454 455
;; live  in  	 87 167 431 432 459
;; live  gen 	 17 [flags] 431 432 454 455
;; live  kill	
;; rd  in  	(8) 87[233],167[235,236],431[256,257],432[259,260],459[265]
;; rd  gen 	(5) 17[38],431[257],432[260],454[263],455[264]
;; rd  kill	(33) 17[33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57],431[256,257,258],432[259,260,261],454[263],455[264]
;;  UD chains for artificial uses at top

(code_label 121 933 112 11 122 "" [0 uses])
(note 112 121 113 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 113
;;      reg 167 { d236(bb 12 insn 120) d235(bb 9 insn 107) }
(insn 113 112 972 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 167 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg/v:QI 167 [ ch ])
        (nil)))
;;   UD chains for insn luid 1 uid 972
;;      reg 459 { d265(bb 10 insn 933) }
(insn 972 113 932 11 (set (reg:SI 454)
        (reg:SI 459)) D:\LHX\7.5 contest\t1.cpp:13 -1
     (nil))
;;   UD chains for insn luid 2 uid 932
;;      reg 167 { d236(bb 12 insn 120) d235(bb 9 insn 107) }
(insn 932 972 934 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 167 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (nil))
;;   UD chains for insn luid 3 uid 934
;;      reg 17 { d37(bb 11 insn 932) }
;;      reg 431 { d257(bb 11 insn 934) d256(bb 10 insn 859) }
;;      reg 459 { d265(bb 10 insn 933) }
(insn 934 932 973 11 (set (reg:SI 431 [ flag ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 431 [ flag ])
            (reg:SI 459))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (nil))
;;   UD chains for insn luid 4 uid 973
;;      reg 459 { d265(bb 10 insn 933) }
(insn 973 934 935 11 (set (reg:SI 455)
        (reg:SI 459)) D:\LHX\7.5 contest\t1.cpp:13 -1
     (nil))
;;   UD chains for insn luid 5 uid 935
;;      reg 167 { d236(bb 12 insn 120) d235(bb 9 insn 107) }
(insn 935 973 937 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 167 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (nil))
;;   UD chains for insn luid 6 uid 937
;;      reg 17 { d38(bb 11 insn 935) }
;;      reg 432 { d260(bb 11 insn 937) d259(bb 10 insn 860) }
;;      reg 459 { d265(bb 10 insn 933) }
(insn 937 935 117 11 (set (reg:SI 432 [ flag+4 ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 432 [ flag+4 ])
            (reg:SI 459))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 431 432 459
;; live  out 	 87 431 432 459
;; rd  out 	(4) 87[233],431[257],432[260],459[265]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u102(6){ }u103(7){ }u104(16){ }u105(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 431 432 459
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 166 167 275
;; live  in  	 87 431 432 459
;; live  gen 	 0 [ax] 17 [flags] 166 167 275
;; live  kill	 17 [flags]
;; rd  in  	(4) 87[233],431[257],432[260],459[265]
;; rd  gen 	(5) 0[1],17[41],166[234],167[236],275[243]
;; rd  kill	(33) 0[0,1,2],17[33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57],166[234],167[235,236,237],275[243]
;;  UD chains for artificial uses at top

(note 117 937 118 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 118
;;      reg 7 { }
(call_insn 118 117 119 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:14 648 {*call_value}
     (nil)
    (nil))
;;   UD chains for insn luid 1 uid 119
;;      reg 0 { d1(bb 12 insn 118) }
(insn 119 118 120 12 (set (reg:SI 166 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:14 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 2 uid 120
;;      reg 166 { d234(bb 12 insn 119) }
(insn 120 119 122 12 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 166 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:14 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 122
;;      reg 166 { d234(bb 12 insn 119) }
(insn 122 120 123 12 (parallel [
            (set (reg:QI 275 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 166 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 166 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 123
;;      reg 275 { d243(bb 12 insn 122) }
(insn 123 122 124 12 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 275 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 275 [ D.83228 ])
        (nil)))
;;   UD chains for insn luid 5 uid 124
;;      reg 17 { d41(bb 12 insn 123) }
(jump_insn 124 123 963 12 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 963)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 963)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 459
;; live  out 	 87 167 431 432 459
;; rd  out 	(5) 87[233],167[236],431[257],432[260],459[265]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u112(6){ }u113(7){ }u114(16){ }u115(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 175
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 167 174 175 176 276 277 278 279 280 281
;; live  in  	 87 167 175 431 432
;; live  gen 	 0 [ax] 17 [flags] 167 174 175 176 276 277 278 279 280 281
;; live  kill	 17 [flags]
;; rd  in  	(10) 87[233],167[235,236,237],175[239,240],431[257,258],432[260,261]
;; rd  gen 	(12) 0[2],17[50],167[237],174[238],175[239],176[241],276[244],277[245],278[246],279[247],280[248],281[249]
;; rd  kill	(41) 0[0,1,2],17[33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57],167[235,236,237],174[238],175[239,240],176[241],276[244],277[245],278[246],279[247],280[248],281[249]
;;  UD chains for artificial uses at top

(code_label 140 962 128 13 123 "" [0 uses])
(note 128 140 129 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 129
;;      reg 175 { d240(bb 116 insn 10) d239(bb 13 insn 136) }
(insn 129 128 130 13 (parallel [
            (set (reg:DI 276 [ D.83229 ])
                (ashift:DI (reg/v:DI 175 [ re ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 130
;;      reg 175 { d240(bb 116 insn 10) d239(bb 13 insn 136) }
(insn 130 129 131 13 (parallel [
            (set (reg:DI 277 [ D.83229 ])
                (ashift:DI (reg/v:DI 175 [ re ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_DEAD (reg/v:DI 175 [ re ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 131
;;      reg 276 { d244(bb 13 insn 129) }
;;      reg 277 { d245(bb 13 insn 130) }
(insn 131 130 133 13 (parallel [
            (set (reg:DI 278 [ D.83229 ])
                (plus:DI (reg:DI 276 [ D.83229 ])
                    (reg:DI 277 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 277 [ D.83229 ])
        (expr_list:REG_DEAD (reg:DI 276 [ D.83229 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 3 uid 133
;;      reg 167 { d237(bb 13 insn 139) d236(bb 12 insn 120) d235(bb 9 insn 107) }
(insn 133 131 134 13 (set (reg:SI 280 [ ch ])
        (sign_extend:SI (reg/v:QI 167 [ ch ]))) D:\LHX\7.5 contest\t1.cpp:16 148 {extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 167 [ ch ])
        (nil)))
;;   UD chains for insn luid 4 uid 134
;;      reg 280 { d248(bb 13 insn 133) }
(insn 134 133 135 13 (parallel [
            (set (reg:DI 279 [ D.83229 ])
                (sign_extend:DI (reg:SI 280 [ ch ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:16 143 {extendsidi2_1}
     (expr_list:REG_DEAD (reg:SI 280 [ ch ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 135
;;      reg 278 { d246(bb 13 insn 131) }
;;      reg 279 { d247(bb 13 insn 134) }
(insn 135 134 136 13 (parallel [
            (set (reg:DI 174 [ D.83229 ])
                (plus:DI (reg:DI 278 [ D.83229 ])
                    (reg:DI 279 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 279 [ D.83229 ])
        (expr_list:REG_DEAD (reg:DI 278 [ D.83229 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 6 uid 136
;;      reg 174 { d238(bb 13 insn 135) }
(insn 136 135 137 13 (parallel [
            (set (reg/v:DI 175 [ re ])
                (plus:DI (reg:DI 174 [ D.83229 ])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 174 [ D.83229 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 7 uid 137
;;      reg 7 { }
(call_insn 137 136 138 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:16 648 {*call_value}
     (nil)
    (nil))
;;   UD chains for insn luid 8 uid 138
;;      reg 0 { d2(bb 13 insn 137) }
(insn 138 137 139 13 (set (reg:SI 176 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:16 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 9 uid 139
;;      reg 176 { d241(bb 13 insn 138) }
(insn 139 138 141 13 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 176 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:16 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 10 uid 141
;;      reg 176 { d241(bb 13 insn 138) }
(insn 141 139 142 13 (parallel [
            (set (reg:QI 281 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 176 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 176 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 11 uid 142
;;      reg 281 { d249(bb 13 insn 141) }
(insn 142 141 143 13 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 281 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:16 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 281 [ D.83228 ])
        (nil)))
;;   UD chains for insn luid 12 uid 143
;;      reg 17 { d50(bb 13 insn 142) }
(jump_insn 143 142 961 13 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 961)
            (pc))) D:\LHX\7.5 contest\t1.cpp:16 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 961)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432
;; live  out 	 87 167 175 431 432
;; rd  out 	(7) 87[233],167[237],175[239],431[257,258],432[260,261]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u131(6){ }u132(7){ }u133(16){ }u134(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 175 431 432
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 175 431 432
;; lr  def 	 17 [flags] 87 283 284 285 286 287 449
;; live  in  	 87 175 431 432
;; live  gen 	 17 [flags] 87 283 284 285 286 287 449
;; live  kill	 17 [flags]
;; rd  in  	(7) 87[233],167[237],175[239],431[257,258],432[260,261]
;; rd  gen 	(8) 17[57],87[233],283[250],284[251],285[252],286[254],287[255],449[262]
;; rd  kill	(31) 17[33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57],87[233],283[250],284[251],285[252],287[255],449[262]
;;  UD chains for artificial uses at top

(note 144 960 146 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 146
;;      reg 175 { d239(bb 13 insn 136) }
;;      reg 432 { d261(bb 115 insn 880) d260(bb 11 insn 937) }
(insn 146 144 147 14 (parallel [
            (set (reg:SI 283)
                (mult:SI (reg:SI 432 [ flag+4 ])
                    (subreg:SI (reg/v:DI 175 [ re ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 432 [ flag+4 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 1 uid 147
;;      reg 175 { d239(bb 13 insn 136) }
;;      reg 431 { d258(bb 115 insn 879) d257(bb 11 insn 934) }
(insn 147 146 148 14 (parallel [
            (set (reg:SI 284)
                (mult:SI (subreg:SI (reg/v:DI 175 [ re ]) 4)
                    (reg:SI 431 [ flag ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 148
;;      reg 283 { d250(bb 14 insn 146) }
;;      reg 284 { d251(bb 14 insn 147) }
(insn 148 147 149 14 (parallel [
            (set (reg:SI 285)
                (plus:SI (reg:SI 283)
                    (reg:SI 284)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 284)
        (expr_list:REG_DEAD (reg:SI 283)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 3 uid 149
;;      reg 175 { d239(bb 13 insn 136) }
;;      reg 431 { d258(bb 115 insn 879) d257(bb 11 insn 934) }
(insn 149 148 150 14 (parallel [
            (set (reg:DI 286 [ D.83229 ])
                (mult:DI (zero_extend:DI (reg:SI 431 [ flag ]))
                    (zero_extend:DI (subreg:SI (reg/v:DI 175 [ re ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 431 [ flag ])
        (expr_list:REG_DEAD (reg/v:DI 175 [ re ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 4 uid 150
;;      reg 285 { d252(bb 14 insn 148) }
;;      reg 286 { d253(bb 14 insn 149) }
(insn 150 149 151 14 (parallel [
            (set (reg:SI 287)
                (plus:SI (reg:SI 285)
                    (subreg:SI (reg:DI 286 [ D.83229 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 285)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 151
;;      reg 286 read/write { d253(bb 14 insn 149) }
;;      reg 287 { d255(bb 14 insn 150) }
(insn 151 150 153 14 (set (subreg:SI (reg:DI 286 [ D.83229 ]) 4)
        (reg:SI 287)) D:\LHX\7.5 contest\t1.cpp:17 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 287)
        (nil)))
;;   UD chains for insn luid 6 uid 153
;;      reg 87 { d233(bb 14 insn 154) }
;;      reg 286 { d254(bb 14 insn 151) d253(bb 14 insn 149) }
(insn 153 151 154 14 (set (mem:SI (plus:SI (mult:SI (reg/v:SI 87 [ i ])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) [21 MEM[symbol: a, index: _30, step: 4, offset: 0B]+0 S4 A32])
        (subreg:SI (reg:DI 286 [ D.83229 ]) 0)) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 286 [ D.83229 ])
        (nil)))
;;   UD chains for insn luid 7 uid 154
;;      reg 87 { d233(bb 14 insn 154) }
(insn 154 153 155 14 (parallel [
            (set (reg/v:SI 87 [ i ])
                (plus:SI (reg/v:SI 87 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:38 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 8 uid 155
(insn 155 154 157 14 (set (reg:SI 449 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 157
;;      reg 87 { d233(bb 14 insn 154) }
;;      reg 449 { d262(bb 14 insn 155) }
(insn 157 155 158 14 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 449 [ D.83218 ])
            (reg/v:SI 87 [ i ]))) D:\LHX\7.5 contest\t1.cpp:38 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 10 uid 158
;;      reg 17 { d57(bb 14 insn 157) }
(jump_insn 158 157 959 14 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 959)
            (pc))) D:\LHX\7.5 contest\t1.cpp:38 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 9900 (nil)))
 -> 959)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 87
;; rd  out 	(1) 87[233]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u1134(6){ }u1135(7){ }u1136(16){ }u1137(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 431 432
;; live  in  	 87 167
;; live  gen 	 431 432
;; live  kill	
;; rd  in  	(6) 0[0],17[35],84[232],87[233],167[235],274[242]
;; rd  gen 	(2) 431[258],432[261]
;; rd  kill	(6) 431[256,257,258],432[259,260,261]
;;  UD chains for artificial uses at top

(code_label 783 6 782 115 187 "" [1 uses])
(note 782 783 879 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 879
(insn 879 782 880 115 (set (reg:SI 431 [ flag ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 880
(insn 880 879 752 115 (set (reg:SI 432 [ flag+4 ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432
;; live  out 	 87 167 431 432
;; rd  out 	(4) 87[233],167[235],431[258],432[261]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u1138(6){ }u1139(7){ }u1140(16){ }u1141(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 175
;; live  in  	 87 167 431 432
;; live  gen 	 175
;; live  kill	
;; rd  in  	(8) 87[233],167[235,236],431[257,258],432[260,261],459[265]
;; rd  gen 	(1) 175[240]
;; rd  kill	(2) 175[239,240]
;;  UD chains for artificial uses at top

(code_label 752 880 753 116 120 "" [0 uses])
(note 753 752 10 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 10
(insn 10 753 756 116 (set (reg/v:DI 175 [ re ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:13 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432
;; live  out 	 87 167 175 431 432
;; rd  out 	(8) 87[233],167[235,236],175[240],431[257,258],432[260,261]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 87
;; live  gen 	
;; live  kill	
;; rd  in  	(1) 87[233]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 959 158 958 131 218 "" [1 uses])
(note 958 959 159 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 87
;; rd  out 	(1) 87[233]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 87 167 175 431 432
;; live  gen 	
;; live  kill	
;; rd  in  	(17) 0[2],17[50],87[233],167[237],174[238],175[239],176[241],276[244],277[245],278[246],279[247],280[248],281[249],431[257,258],432[260,261]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 961 143 960 132 219 "" [1 uses])
(note 960 961 144 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432
;; live  out 	 87 167 175 431 432
;; rd  out 	(7) 87[233],167[237],175[239],431[257,258],432[260,261]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 459
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 87 167 431 432 459
;; live  gen 	
;; live  kill	
;; rd  in  	(9) 0[1],17[41],87[233],166[234],167[236],275[243],431[257],432[260],459[265]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 963 124 962 133 220 "" [1 uses])
(note 962 963 140 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 459
;; live  out 	 87 167 431 432 459
;; rd  out 	(5) 87[233],167[236],431[257],432[260],459[265]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 1 ******
Set in insn 879 is invariant (0), cost 4, depends on 
Set in insn 880 is invariant (1), cost 4, depends on 
Set in insn 859 is invariant (2), cost 4, depends on 
Set in insn 860 is invariant (3), cost 4, depends on 
Set in insn 933 is invariant (4), cost 4, depends on 
Set in insn 972 is invariant (5), cost 4, depends on 4
Set in insn 973 is invariant (6), cost 4, depends on 4
Set in insn 10 is invariant (7), cost 8, depends on 
Invariant 2 is equivalent to invariant 0.
Invariant 3 is equivalent to invariant 1.
Invariant 6 is equivalent to invariant 5.
Decided to move invariant 4 -- gain 2
deferring rescan insn with uid = 933.
deferring rescan insn with uid = 937.
deferring rescan insn with uid = 973.
deferring rescan insn with uid = 934.
deferring rescan insn with uid = 972.
deferring rescan insn with uid = 974.
changing bb of uid 933
  from 10 to 8
*****starting processing of loop 8 ******
starting the processing of deferred insns
rescanning insn with uid = 933.
rescanning insn with uid = 934.
rescanning insn with uid = 937.
rescanning insn with uid = 972.
rescanning insn with uid = 973.
rescanning insn with uid = 974.
ending the processing of deferred insns
setting blocks to analyze 6, 134
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 2 (0.015)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 2 (0.015)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 3 (0.022)


starting region dump


int main()

Dataflow summary:
def_info->table_size = 88, use_info->table_size = 1183
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={26d,14u} r1={28d,3u} r2={31d,6u} r6={1d,135u} r7={13d,247u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r16={1d,134u} r17={202d,81u} r18={24d} r19={24d} r20={1d,144u,3e} r21={25d} r22={25d} r23={25d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={25d} r30={25d} r31={25d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={24d} r38={24d} r39={24d} r40={24d} r41={24d} r42={24d} r43={24d} r44={24d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r83={3d,4u} r84={1d,2u} r85={1d,1u} r87={2d,3u} r94={2d,6u,1e} r101={2d,6u,1e} r102={2d,2u} r104={2d,5u} r106={2d,2u} r112={1d,14u} r113={1d,1u} r117={1d,7u} r120={3d,1u} r123={2d,4u} r125={2d,4u} r129={2d,3u} r132={2d,3u} r135={3d,9u} r136={4d,11u} r149={1d,2u} r150={1d,2u} r151={3d,4u} r158={1d,1u} r159={2d,5u} r160={1d,2u} r165={4d,8u} r166={1d,2u} r167={3d,4u} r174={1d,1u} r175={2d,5u} r176={1d,2u} r181={5d,13u} r183={1d,1u} r186={3d,6u} r187={3d,7u} r189={4d,8u} r201={1d,1u} r203={5d,13u} r209={2d,8u} r212={3d,1u} r218={1d,1u} r229={3d,1u} r240={1d,1u} r252={5d,4u} r254={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={2d,4u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={2d,3u} r287={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r298={2d,3u} r299={1d} r300={1d,1u} r301={1d,1u} r304={1d,1u} r305={1d,1u} r307={1d,1u} r308={1d,1u} r312={2d,3u} r313={1d} r314={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d} r320={1d,1u} r325={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r339={1d,3u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={2d,3u} r346={1d,1u} r347={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={2d,3u} r367={1d,1u} r370={1d,1u} r372={1d,1u} r374={1d,1u} r379={1d,1u} r380={1d,1u} r382={1d,1u} r384={1d,1u} r386={1d,1u} r391={1d,1u} r392={1d,1u} r397={1d,1u} r398={1d} r399={1d} r403={1d,1u,1e} r404={1d,1u} r406={1d,1u} r409={1d,1u,1e} r410={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u,1e} r418={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r424={1d,1u} r427={1d,2u} r428={1d,1u} r429={3d,3u} r430={3d,2u} r431={3d,3u} r432={3d,2u} r433={1d,2u} r434={1d,6u} r435={1d,2u} r436={1d,6u} r437={1d,2u} r438={1d,6u} r439={1d,1u} r441={1d,1u} r442={1d,2u} r443={1d,1u} r444={1d,2u} r445={1d,1u} r446={1d,2u} r448={1d,3u} r449={4d,8u} r450={2d,3u} r451={5d,8u} r452={1d,1u} r453={1d,1u} r454={1d} r455={1d} r456={1d,4u} r457={1d,2u} r458={1d,2u} r459={1d} r460={1d,5u} 
;;    total ref usage 3302{2144d,1150u,8e} in 497{473 regular + 24 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 8[3,3] 9[4,4] 10[5,5] 11[6,6] 12[7,7] 13[8,8] 14[9,9] 15[10,10] 17[11,19] 18[20,20] 19[21,21] 21[22,22] 22[23,23] 23[24,24] 24[25,25] 25[26,26] 26[27,27] 27[28,28] 28[29,29] 29[30,30] 30[31,31] 31[32,32] 32[33,33] 33[34,34] 34[35,35] 35[36,36] 36[37,37] 37[38,38] 38[39,39] 39[40,40] 40[41,41] 41[42,42] 42[43,43] 43[44,44] 44[45,45] 45[46,46] 46[47,47] 47[48,48] 48[49,49] 49[50,50] 50[51,51] 51[52,52] 52[53,53] 53[54,54] 54[55,55] 55[56,56] 56[57,57] 57[58,58] 58[59,59] 59[60,60] 60[61,61] 61[62,62] 62[63,63] 63[64,64] 64[65,65] 65[66,66] 66[67,67] 67[68,68] 68[69,69] 69[70,70] 70[71,71] 71[72,72] 72[73,73] 73[74,74] 74[75,75] 75[76,76] 76[77,77] 151[78,78] 158[79,79] 159[80,80] 160[81,81] 263[82,82] 264[83,83] 265[84,84] 266[85,85] 267[86,86] 268[87,87] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(6){ }u36(7){ }u37(16){ }u38(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 151 158 159 160 263 264 265 266 267 268
;; live  in  	 151 159
;; live  gen 	 0 [ax] 17 [flags] 151 158 159 160 263 264 265 266 267 268
;; live  kill	 17 [flags]
;; rd  in  	(2) 151[78],159[80]
;; rd  gen 	(12) 0[0],17[19],151[78],158[79],159[80],160[81],263[82],264[83],265[84],266[85],267[86],268[87]
;; rd  kill	(20) 0[0],17[11,12,13,14,15,16,17,18,19],151[78],158[79],159[80],160[81],263[82],264[83],265[84],266[85],267[86],268[87]
;;  UD chains for artificial uses at top

(code_label 88 966 76 6 118 "" [0 uses])
(note 76 88 77 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 77
;;      reg 159 { d80(bb 6 insn 84) }
(insn 77 76 78 6 (parallel [
            (set (reg:DI 263 [ D.83229 ])
                (ashift:DI (reg/v:DI 159 [ re ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 78
;;      reg 159 { d80(bb 6 insn 84) }
(insn 78 77 79 6 (parallel [
            (set (reg:DI 264 [ D.83229 ])
                (ashift:DI (reg/v:DI 159 [ re ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_DEAD (reg/v:DI 159 [ re ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 79
;;      reg 263 { d82(bb 6 insn 77) }
;;      reg 264 { d83(bb 6 insn 78) }
(insn 79 78 81 6 (parallel [
            (set (reg:DI 265 [ D.83229 ])
                (plus:DI (reg:DI 263 [ D.83229 ])
                    (reg:DI 264 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 264 [ D.83229 ])
        (expr_list:REG_DEAD (reg:DI 263 [ D.83229 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 3 uid 81
;;      reg 151 { d78(bb 6 insn 87) }
(insn 81 79 82 6 (set (reg:SI 267 [ ch ])
        (sign_extend:SI (reg/v:QI 151 [ ch ]))) D:\LHX\7.5 contest\t1.cpp:16 148 {extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 151 [ ch ])
        (nil)))
;;   UD chains for insn luid 4 uid 82
;;      reg 267 { d86(bb 6 insn 81) }
(insn 82 81 83 6 (parallel [
            (set (reg:DI 266 [ D.83229 ])
                (sign_extend:DI (reg:SI 267 [ ch ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:16 143 {extendsidi2_1}
     (expr_list:REG_DEAD (reg:SI 267 [ ch ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 83
;;      reg 265 { d84(bb 6 insn 79) }
;;      reg 266 { d85(bb 6 insn 82) }
(insn 83 82 84 6 (parallel [
            (set (reg:DI 158 [ D.83229 ])
                (plus:DI (reg:DI 265 [ D.83229 ])
                    (reg:DI 266 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 266 [ D.83229 ])
        (expr_list:REG_DEAD (reg:DI 265 [ D.83229 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 6 uid 84
;;      reg 158 { d79(bb 6 insn 83) }
(insn 84 83 85 6 (parallel [
            (set (reg/v:DI 159 [ re ])
                (plus:DI (reg:DI 158 [ D.83229 ])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 158 [ D.83229 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 7 uid 85
;;      reg 7 { }
(call_insn 85 84 86 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:16 648 {*call_value}
     (nil)
    (nil))
;;   UD chains for insn luid 8 uid 86
;;      reg 0 { d0(bb 6 insn 85) }
(insn 86 85 87 6 (set (reg:SI 160 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:16 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 9 uid 87
;;      reg 160 { d81(bb 6 insn 86) }
(insn 87 86 89 6 (set (reg/v:QI 151 [ ch ])
        (subreg:QI (reg:SI 160 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:16 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 10 uid 89
;;      reg 160 { d81(bb 6 insn 86) }
(insn 89 87 90 6 (parallel [
            (set (reg:QI 268 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 160 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 160 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 11 uid 90
;;      reg 268 { d87(bb 6 insn 89) }
(insn 90 89 91 6 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 268 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:16 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 268 [ D.83228 ])
        (nil)))
;;   UD chains for insn luid 12 uid 91
;;      reg 17 { d19(bb 6 insn 90) }
(jump_insn 91 90 965 6 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 965)
            (pc))) D:\LHX\7.5 contest\t1.cpp:16 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 965)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159
;; live  out 	 151 159
;; rd  out 	(2) 151[78],159[80]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 151 159
;; live  gen 	
;; live  kill	
;; rd  in  	(12) 0[0],17[19],151[78],158[79],159[80],160[81],263[82],264[83],265[84],266[85],267[86],268[87]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 965 91 964 134 221 "" [1 uses])
(note 964 965 92 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159
;; live  out 	 151 159
;; rd  out 	(2) 151[78],159[80]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 8 ******
*****starting processing of loop 9 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 4, 5, 135
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 3 (0.022)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 4 (0.029)
df_worklist_dataflow_doublequeue:n_basic_blocks 136 n_edges 206 count 4 (0.029)


starting region dump


int main()

Dataflow summary:
def_info->table_size = 82, use_info->table_size = 1183
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={26d,14u} r1={28d,3u} r2={31d,6u} r6={1d,135u} r7={13d,247u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r16={1d,134u} r17={202d,81u} r18={24d} r19={24d} r20={1d,144u,3e} r21={25d} r22={25d} r23={25d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={25d} r30={25d} r31={25d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={24d} r38={24d} r39={24d} r40={24d} r41={24d} r42={24d} r43={24d} r44={24d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r83={3d,4u} r84={1d,2u} r85={1d,1u} r87={2d,3u} r94={2d,6u,1e} r101={2d,6u,1e} r102={2d,2u} r104={2d,5u} r106={2d,2u} r112={1d,14u} r113={1d,1u} r117={1d,7u} r120={3d,1u} r123={2d,4u} r125={2d,4u} r129={2d,3u} r132={2d,3u} r135={3d,9u} r136={4d,11u} r149={1d,2u} r150={1d,2u} r151={3d,4u} r158={1d,1u} r159={2d,5u} r160={1d,2u} r165={4d,8u} r166={1d,2u} r167={3d,4u} r174={1d,1u} r175={2d,5u} r176={1d,2u} r181={5d,13u} r183={1d,1u} r186={3d,6u} r187={3d,7u} r189={4d,8u} r201={1d,1u} r203={5d,13u} r209={2d,8u} r212={3d,1u} r218={1d,1u} r229={3d,1u} r240={1d,1u} r252={5d,4u} r254={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={2d,4u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={2d,3u} r287={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r298={2d,3u} r299={1d} r300={1d,1u} r301={1d,1u} r304={1d,1u} r305={1d,1u} r307={1d,1u} r308={1d,1u} r312={2d,3u} r313={1d} r314={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d} r320={1d,1u} r325={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r339={1d,3u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={2d,3u} r346={1d,1u} r347={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={2d,3u} r367={1d,1u} r370={1d,1u} r372={1d,1u} r374={1d,1u} r379={1d,1u} r380={1d,1u} r382={1d,1u} r384={1d,1u} r386={1d,1u} r391={1d,1u} r392={1d,1u} r397={1d,1u} r398={1d} r399={1d} r403={1d,1u,1e} r404={1d,1u} r406={1d,1u} r409={1d,1u,1e} r410={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u,1e} r418={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r424={1d,1u} r427={1d,2u} r428={1d,1u} r429={3d,3u} r430={3d,2u} r431={3d,3u} r432={3d,2u} r433={1d,2u} r434={1d,6u} r435={1d,2u} r436={1d,6u} r437={1d,2u} r438={1d,6u} r439={1d,1u} r441={1d,1u} r442={1d,2u} r443={1d,1u} r444={1d,2u} r445={1d,1u} r446={1d,2u} r448={1d,3u} r449={4d,8u} r450={2d,3u} r451={5d,8u} r452={1d,1u} r453={1d,1u} r454={1d} r455={1d} r456={1d,4u} r457={1d,2u} r458={1d,2u} r459={1d} r460={1d,5u} 
;;    total ref usage 3302{2144d,1150u,8e} in 497{473 regular + 24 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 8[3,3] 9[4,4] 10[5,5] 11[6,6] 12[7,7] 13[8,8] 14[9,9] 15[10,10] 17[11,16] 18[17,17] 19[18,18] 21[19,19] 22[20,20] 23[21,21] 24[22,22] 25[23,23] 26[24,24] 27[25,25] 28[26,26] 29[27,27] 30[28,28] 31[29,29] 32[30,30] 33[31,31] 34[32,32] 35[33,33] 36[34,34] 37[35,35] 38[36,36] 39[37,37] 40[38,38] 41[39,39] 42[40,40] 43[41,41] 44[42,42] 45[43,43] 46[44,44] 47[45,45] 48[46,46] 49[47,47] 50[48,48] 51[49,49] 52[50,50] 53[51,51] 54[52,52] 55[53,53] 56[54,54] 57[55,55] 58[56,56] 59[57,57] 60[58,58] 61[59,59] 62[60,60] 63[61,61] 64[62,62] 65[63,63] 66[64,64] 67[65,65] 68[66,66] 69[67,67] 70[68,68] 71[69,69] 72[70,70] 73[71,71] 74[72,72] 75[73,73] 76[74,74] 150[75,75] 151[76,76] 262[77,77] 429[78,78] 430[79,79] 452[80,80] 453[81,81] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; lr  def 	 17 [flags] 429 430 452 453
;; live  in  	 151 429 430
;; live  gen 	 17 [flags] 429 430 452 453
;; live  kill	
;; rd  in  	(3) 151[76],429[78],430[79]
;; rd  gen 	(5) 17[13],429[78],430[79],452[80],453[81]
;; rd  kill	(10) 17[11,12,13,14,15,16],429[78],430[79],452[80],453[81]
;;  UD chains for artificial uses at top

(code_label 69 856 60 4 117 "" [0 uses])
(note 60 69 61 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 61
;;      reg 151 { d76(bb 5 insn 68) }
(insn 61 60 927 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 151 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg/v:QI 151 [ ch ])
        (nil)))
;;   UD chains for insn luid 1 uid 927
(insn 927 61 926 4 (set (reg:SI 452)
        (const_int -1 [0xffffffffffffffff])) D:\LHX\7.5 contest\t1.cpp:13 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 926
;;      reg 151 { d76(bb 5 insn 68) }
(insn 926 927 928 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 151 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (nil))
;;   UD chains for insn luid 3 uid 928
;;      reg 17 { d12(bb 4 insn 926) }
;;      reg 429 { d78(bb 4 insn 928) }
;;      reg 452 { d80(bb 4 insn 927) }
(insn 928 926 930 4 (set (reg:SI 429 [ flag ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 429 [ flag ])
            (reg:SI 452))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (nil))
;;   UD chains for insn luid 4 uid 930
(insn 930 928 929 4 (set (reg:SI 453)
        (const_int -1 [0xffffffffffffffff])) D:\LHX\7.5 contest\t1.cpp:13 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 929
;;      reg 151 { d76(bb 5 insn 68) }
(insn 929 930 931 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 151 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (nil))
;;   UD chains for insn luid 6 uid 931
;;      reg 17 { d13(bb 4 insn 929) }
;;      reg 430 { d79(bb 4 insn 931) }
;;      reg 453 { d81(bb 4 insn 930) }
(insn 931 929 65 4 (set (reg:SI 430 [ flag+4 ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 430 [ flag+4 ])
            (reg:SI 453))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 429 430
;; live  out 	 429 430
;; rd  out 	(2) 429[78],430[79]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(6){ }u26(7){ }u27(16){ }u28(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 429 430
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 150 151 262
;; live  in  	 429 430
;; live  gen 	 0 [ax] 17 [flags] 150 151 262
;; live  kill	 17 [flags]
;; rd  in  	(5) 17[13],429[78],430[79],452[80],453[81]
;; rd  gen 	(5) 0[0],17[16],150[75],151[76],262[77]
;; rd  kill	(10) 0[0],17[11,12,13,14,15,16],150[75],151[76],262[77]
;;  UD chains for artificial uses at top

(note 65 931 66 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 66
;;      reg 7 { }
(call_insn 66 65 67 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:14 648 {*call_value}
     (nil)
    (nil))
;;   UD chains for insn luid 1 uid 67
;;      reg 0 { d0(bb 5 insn 66) }
(insn 67 66 68 5 (set (reg:SI 150 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:14 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 2 uid 68
;;      reg 150 { d75(bb 5 insn 67) }
(insn 68 67 70 5 (set (reg/v:QI 151 [ ch ])
        (subreg:QI (reg:SI 150 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:14 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 70
;;      reg 150 { d75(bb 5 insn 67) }
(insn 70 68 71 5 (parallel [
            (set (reg:QI 262 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 150 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 150 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 71
;;      reg 262 { d77(bb 5 insn 70) }
(insn 71 70 72 5 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 262 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 262 [ D.83228 ])
        (nil)))
;;   UD chains for insn luid 5 uid 72
;;      reg 17 { d16(bb 5 insn 71) }
(jump_insn 72 71 967 5 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 967)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 967)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; live  out 	 151 429 430
;; rd  out 	(3) 151[76],429[78],430[79]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 135 artificial_defs: { }
;; bb 135 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 151 429 430
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 151[76],429[78],430[79]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 967 72 966 135 222 "" [1 uses])
(note 966 967 88 135 [bb 135] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; live  out 	 151 429 430
;; rd  out 	(3) 151[76],429[78],430[79]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 9 ******
Set in insn 927 is invariant (0), cost 4, depends on 
Set in insn 930 is invariant (1), cost 4, depends on 
Invariant 1 is equivalent to invariant 0.
Decided to move invariant 0 -- gain 2
deferring rescan insn with uid = 927.
deferring rescan insn with uid = 928.
deferring rescan insn with uid = 975.
changing bb of uid 927
  from 4 to 3
deferring rescan insn with uid = 931.
deferring rescan insn with uid = 976.
deferring deletion of insn with uid = 930.
starting the processing of deferred insns
rescanning insn with uid = 927.
rescanning insn with uid = 928.
rescanning insn with uid = 931.
rescanning insn with uid = 975.
rescanning insn with uid = 976.
ending the processing of deferred insns


int main()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={26d,14u} r1={28d,3u} r2={31d,6u} r6={1d,135u} r7={13d,247u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r16={1d,134u} r17={202d,81u} r18={24d} r19={24d} r20={1d,144u,3e} r21={25d} r22={25d} r23={25d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={25d} r30={25d} r31={25d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={24d} r38={24d} r39={24d} r40={24d} r41={24d} r42={24d} r43={24d} r44={24d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r83={3d,4u} r84={1d,2u} r85={1d,1u} r87={2d,3u} r94={2d,6u,1e} r101={2d,6u,1e} r102={2d,2u} r104={2d,5u} r106={2d,2u} r112={1d,14u} r113={1d,1u} r117={1d,7u} r120={3d,1u} r123={2d,4u} r125={2d,4u} r129={2d,3u} r132={2d,3u} r135={3d,9u} r136={4d,11u} r149={1d,2u} r150={1d,2u} r151={3d,4u} r158={1d,1u} r159={2d,5u} r160={1d,2u} r165={4d,8u} r166={1d,2u} r167={3d,4u} r174={1d,1u} r175={2d,5u} r176={1d,2u} r181={5d,13u} r183={1d,1u} r186={3d,6u} r187={3d,7u} r189={4d,8u} r201={1d,1u} r203={5d,13u} r209={2d,8u} r212={3d,1u} r218={1d,1u} r229={3d,1u} r240={1d,1u} r252={5d,4u} r254={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={2d,4u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={2d,3u} r287={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r298={2d,3u} r299={1d} r300={1d,1u} r301={1d,1u} r304={1d,1u} r305={1d,1u} r307={1d,1u} r308={1d,1u} r312={2d,3u} r313={1d} r314={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d} r320={1d,1u} r325={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r339={1d,3u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={2d,3u} r346={1d,1u} r347={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={2d,3u} r367={1d,1u} r370={1d,1u} r372={1d,1u} r374={1d,1u} r379={1d,1u} r380={1d,1u} r382={1d,1u} r384={1d,1u} r386={1d,1u} r391={1d,1u} r392={1d,1u} r397={1d,1u} r398={1d} r399={1d} r403={1d,1u,1e} r404={1d,1u} r406={1d,1u} r409={1d,1u,1e} r410={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u,1e} r418={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r424={1d,1u} r427={1d,2u} r428={1d,1u} r429={3d,3u} r430={3d,2u} r431={3d,3u} r432={3d,2u} r433={1d,2u} r434={1d,6u} r435={1d,2u} r436={1d,6u} r437={1d,2u} r438={1d,6u} r439={1d,1u} r441={1d,1u} r442={1d,2u} r443={1d,1u} r444={1d,2u} r445={1d,1u} r446={1d,2u} r448={1d,3u} r449={4d,8u} r450={2d,3u} r451={5d,8u} r452={1d} r453={1d} r454={1d} r455={1d} r456={1d,4u} r457={1d,2u} r458={1d,2u} r459={1d} r460={1d,5u} r461={1d,4u} 
;;    total ref usage 3305{2145d,1152u,8e} in 498{474 regular + 24 call} insns.
;; basic block 2, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 149 151 261
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 17 [flags] 149 151 261
;; live  kill	 17 [flags]
(note 51 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 51 3 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 3 2 53 2 (call (mem:QI (symbol_ref:SI ("__main") [flags 0x43]) [0  S1 A8])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:32 641 {*call}
     (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
        (nil))
    (nil))
(call_insn 53 3 54 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:11 648 {*call_value}
     (nil)
    (nil))
(insn 54 53 55 2 (set (reg:SI 149 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 55 54 56 2 (set (reg/v:QI 151 [ ch ])
        (subreg:QI (reg:SI 149 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:11 93 {*movqi_internal}
     (nil))
(insn 56 55 57 2 (parallel [
            (set (reg:QI 261 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 149 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 149 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 57 56 58 2 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 261 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 261 [ D.83228 ])
        (nil)))
(jump_insn 58 57 59 2 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 780)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 780)
;;  succ:       3 [91.0%]  (FALLTHRU)
;;              113 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151

;; basic block 3, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(6){ }u12(7){ }u13(16){ }u14(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 429 430
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; live  gen 	 429 430
;; live  kill	
(note 59 58 855 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 855 59 856 3 (set (reg:SI 429 [ flag ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:12 90 {*movsi_internal}
     (nil))
(insn 856 855 927 3 (set (reg:SI 430 [ flag+4 ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:12 90 {*movsi_internal}
     (nil))
(insn 927 856 69 3 (set (reg:SI 461)
        (const_int -1 [0xffffffffffffffff])) D:\LHX\7.5 contest\t1.cpp:13 90 {*movsi_internal}
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430

;; basic block 4, loop depth 1, count 0, freq 92, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              135 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; lr  def 	 17 [flags] 429 430 452 453
;; live  in  	 151 429 430
;; live  gen 	 17 [flags] 429 430 452 453
;; live  kill	
(code_label 69 927 60 4 117 "" [0 uses])
(note 60 69 61 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 975 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 151 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg/v:QI 151 [ ch ])
        (nil)))
(insn 975 61 926 4 (set (reg:SI 452)
        (reg:SI 461)) D:\LHX\7.5 contest\t1.cpp:13 -1
     (nil))
(insn 926 975 928 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 151 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (nil))
(insn 928 926 976 4 (set (reg:SI 429 [ flag ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 429 [ flag ])
            (reg:SI 461))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (nil))
(insn 976 928 929 4 (set (reg:SI 453)
        (reg:SI 461)) D:\LHX\7.5 contest\t1.cpp:13 -1
     (nil))
(insn 929 976 931 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 151 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (nil))
(insn 931 929 65 4 (set (reg:SI 430 [ flag+4 ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 430 [ flag+4 ])
            (reg:SI 461))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 429 430
;; live  out 	 429 430

;; basic block 5, loop depth 1, count 0, freq 92, maybe hot
;;  prev block 4, next block 135, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(6){ }u26(7){ }u27(16){ }u28(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 429 430
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 150 151 262
;; live  in  	 429 430
;; live  gen 	 0 [ax] 17 [flags] 150 151 262
;; live  kill	 17 [flags]
(note 65 931 66 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(call_insn 66 65 67 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:14 648 {*call_value}
     (nil)
    (nil))
(insn 67 66 68 5 (set (reg:SI 150 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:14 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 68 67 70 5 (set (reg/v:QI 151 [ ch ])
        (subreg:QI (reg:SI 150 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:14 93 {*movqi_internal}
     (nil))
(insn 70 68 71 5 (parallel [
            (set (reg:QI 262 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 150 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 150 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 71 70 72 5 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 262 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 262 [ D.83228 ])
        (nil)))
(jump_insn 72 71 967 5 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 967)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 967)
;;  succ:       135 [91.0%]  (DFS_BACK)
;;              114 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; live  out 	 151 429 430

;; basic block 135, loop depth 1, count 0, freq 84, maybe hot
;;  prev block 5, next block 6, flags: (NEW, RTL, MODIFIED)
;;  pred:       5 [91.0%]  (DFS_BACK)
;; bb 135 artificial_defs: { }
;; bb 135 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 151 429 430
;; live  gen 	
;; live  kill	
(code_label 967 72 966 135 222 "" [1 uses])
(note 966 967 88 135 [bb 135] NOTE_INSN_BASIC_BLOCK)
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; live  out 	 151 429 430

;; basic block 6, loop depth 1, count 0, freq 92, maybe hot
;;  prev block 135, next block 134, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       114 [100.0%]  (FALLTHRU)
;;              134 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(6){ }u36(7){ }u37(16){ }u38(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 151 158 159 160 263 264 265 266 267 268
;; live  in  	 151 159
;; live  gen 	 0 [ax] 17 [flags] 151 158 159 160 263 264 265 266 267 268
;; live  kill	 17 [flags]
(code_label 88 966 76 6 118 "" [0 uses])
(note 76 88 77 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 6 (parallel [
            (set (reg:DI 263 [ D.83229 ])
                (ashift:DI (reg/v:DI 159 [ re ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 78 77 79 6 (parallel [
            (set (reg:DI 264 [ D.83229 ])
                (ashift:DI (reg/v:DI 159 [ re ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_DEAD (reg/v:DI 159 [ re ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 79 78 81 6 (parallel [
            (set (reg:DI 265 [ D.83229 ])
                (plus:DI (reg:DI 263 [ D.83229 ])
                    (reg:DI 264 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 264 [ D.83229 ])
        (expr_list:REG_DEAD (reg:DI 263 [ D.83229 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 81 79 82 6 (set (reg:SI 267 [ ch ])
        (sign_extend:SI (reg/v:QI 151 [ ch ]))) D:\LHX\7.5 contest\t1.cpp:16 148 {extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 151 [ ch ])
        (nil)))
(insn 82 81 83 6 (parallel [
            (set (reg:DI 266 [ D.83229 ])
                (sign_extend:DI (reg:SI 267 [ ch ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:16 143 {extendsidi2_1}
     (expr_list:REG_DEAD (reg:SI 267 [ ch ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 83 82 84 6 (parallel [
            (set (reg:DI 158 [ D.83229 ])
                (plus:DI (reg:DI 265 [ D.83229 ])
                    (reg:DI 266 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 266 [ D.83229 ])
        (expr_list:REG_DEAD (reg:DI 265 [ D.83229 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 84 83 85 6 (parallel [
            (set (reg/v:DI 159 [ re ])
                (plus:DI (reg:DI 158 [ D.83229 ])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 158 [ D.83229 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(call_insn 85 84 86 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:16 648 {*call_value}
     (nil)
    (nil))
(insn 86 85 87 6 (set (reg:SI 160 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:16 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 87 86 89 6 (set (reg/v:QI 151 [ ch ])
        (subreg:QI (reg:SI 160 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:16 93 {*movqi_internal}
     (nil))
(insn 89 87 90 6 (parallel [
            (set (reg:QI 268 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 160 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 160 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 90 89 91 6 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 268 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:16 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 268 [ D.83228 ])
        (nil)))
(jump_insn 91 90 965 6 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 965)
            (pc))) D:\LHX\7.5 contest\t1.cpp:16 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 965)
;;  succ:       134 [91.0%]  (DFS_BACK)
;;              7 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159
;; live  out 	 151 159

;; basic block 134, loop depth 1, count 0, freq 84, maybe hot
;;  prev block 6, next block 7, flags: (NEW, RTL, MODIFIED)
;;  pred:       6 [91.0%]  (DFS_BACK)
;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 151 159
;; live  gen 	
;; live  kill	
(code_label 965 91 964 134 221 "" [1 uses])
(note 964 965 92 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159
;; live  out 	 151 159

;; basic block 7, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 134, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u54(6){ }u55(7){ }u56(16){ }u57(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 429 430
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 429 430
;; lr  def 	 17 [flags] 85 269 270 271 272 273
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 429 430
;; live  gen 	 17 [flags] 85 269 270 271 272 273
;; live  kill	 17 [flags]
(note 92 964 93 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 7 (parallel [
            (set (reg:SI 269)
                (mult:SI (reg:SI 430 [ flag+4 ])
                    (subreg:SI (reg/v:DI 159 [ re ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 430 [ flag+4 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 94 93 95 7 (parallel [
            (set (reg:SI 270)
                (mult:SI (subreg:SI (reg/v:DI 159 [ re ]) 4)
                    (reg:SI 429 [ flag ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 95 94 96 7 (parallel [
            (set (reg:SI 271)
                (plus:SI (reg:SI 269)
                    (reg:SI 270)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 270)
        (expr_list:REG_DEAD (reg:SI 269)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 96 95 97 7 (parallel [
            (set (reg:DI 272 [ D.83229 ])
                (mult:DI (zero_extend:DI (reg:SI 429 [ flag ]))
                    (zero_extend:DI (subreg:SI (reg/v:DI 159 [ re ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 429 [ flag ])
        (expr_list:REG_DEAD (reg/v:DI 159 [ re ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 97 96 98 7 (parallel [
            (set (reg:SI 273)
                (plus:SI (reg:SI 271)
                    (subreg:SI (reg:DI 272 [ D.83229 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 271)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 98 97 100 7 (set (subreg:SI (reg:DI 272 [ D.83229 ]) 4)
        (reg:SI 273)) D:\LHX\7.5 contest\t1.cpp:17 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 273)
        (nil)))
(insn 100 98 101 7 (set (reg:SI 85 [ D.83218 ])
        (subreg:SI (reg:DI 272 [ D.83229 ]) 0)) D:\LHX\7.5 contest\t1.cpp:37 90 {*movsi_internal}
     (nil))
(insn 101 100 102 7 (set (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])
        (subreg:SI (reg:DI 272 [ D.83229 ]) 0)) D:\LHX\7.5 contest\t1.cpp:37 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 272 [ D.83229 ])
        (nil)))
(insn 102 101 103 7 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 85 [ D.83218 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:38 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 85 [ D.83218 ])
        (nil)))
(jump_insn 103 102 781 7 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 756)
            (pc))) D:\LHX\7.5 contest\t1.cpp:38 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (int_list:REG_BR_PROB 100 (nil)))
 -> 756)
;;  succ:       8 [99.0%]  (FALLTHRU)
;;              117 [1.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [99.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u74(6){ }u75(7){ }u76(16){ }u77(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87 460
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87 460
;; live  kill	
(note 781 103 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 781 933 8 (set (reg/v:SI 87 [ i ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
(insn 933 7 156 8 (set (reg:SI 460)
        (const_int -1 [0xffffffffffffffff])) D:\LHX\7.5 contest\t1.cpp:13 90 {*movsi_internal}
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 9, loop depth 1, count 0, freq 900, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              131 [100.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u78(6){ }u79(7){ }u80(16){ }u81(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 84 167 274
;; live  in  	 87
;; live  gen 	 0 [ax] 17 [flags] 84 167 274
;; live  kill	 17 [flags]
(code_label 156 933 104 9 124 "" [0 uses])
(note 104 156 105 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(call_insn 105 104 106 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:11 648 {*call_value}
     (nil)
    (nil))
(insn 106 105 107 9 (set (reg:SI 84 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 107 106 108 9 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 84 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:11 93 {*movqi_internal}
     (nil))
(insn 108 107 109 9 (parallel [
            (set (reg:QI 274 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 84 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 84 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 109 108 110 9 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 274 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 274 [ D.83228 ])
        (nil)))
(jump_insn 110 109 111 9 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 783)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 783)
;;  succ:       10 [91.0%]  (FALLTHRU)
;;              115 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167
;; live  out 	 87 167

;; basic block 10, loop depth 1, count 0, freq 819, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [91.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u88(6){ }u89(7){ }u90(16){ }u91(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 460
;; lr  def 	 431 432 459
;; live  in  	 87 167
;; live  gen 	 431 432 459
;; live  kill	
(note 111 110 859 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 859 111 860 10 (set (reg:SI 431 [ flag ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:12 90 {*movsi_internal}
     (nil))
(insn 860 859 974 10 (set (reg:SI 432 [ flag+4 ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:12 90 {*movsi_internal}
     (nil))
(insn 974 860 121 10 (set (reg:SI 459)
        (reg:SI 460)) D:\LHX\7.5 contest\t1.cpp:13 -1
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 459
;; live  out 	 87 167 431 432 459

;; basic block 11, loop depth 2, count 0, freq 9100, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [100.0%]  (FALLTHRU)
;;              133 [100.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u92(6){ }u93(7){ }u94(16){ }u95(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 459
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 431 432 460
;; lr  def 	 17 [flags] 431 432 454 455
;; live  in  	 87 167 431 432 459
;; live  gen 	 17 [flags] 431 432 454 455
;; live  kill	
(code_label 121 974 112 11 122 "" [0 uses])
(note 112 121 113 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 113 112 972 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 167 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg/v:QI 167 [ ch ])
        (nil)))
(insn 972 113 932 11 (set (reg:SI 454)
        (reg:SI 460)) D:\LHX\7.5 contest\t1.cpp:13 90 {*movsi_internal}
     (nil))
(insn 932 972 934 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 167 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (nil))
(insn 934 932 973 11 (set (reg:SI 431 [ flag ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 431 [ flag ])
            (reg:SI 460))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (nil))
(insn 973 934 935 11 (set (reg:SI 455)
        (reg:SI 460)) D:\LHX\7.5 contest\t1.cpp:13 90 {*movsi_internal}
     (nil))
(insn 935 973 937 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 167 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (nil))
(insn 937 935 117 11 (set (reg:SI 432 [ flag+4 ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 432 [ flag+4 ])
            (reg:SI 460))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (nil))
;;  succ:       12 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 431 432 459
;; live  out 	 87 431 432 459

;; basic block 12, loop depth 2, count 0, freq 9100, maybe hot
;;  prev block 11, next block 133, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u102(6){ }u103(7){ }u104(16){ }u105(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 431 432 459
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 166 167 275
;; live  in  	 87 431 432 459
;; live  gen 	 0 [ax] 17 [flags] 166 167 275
;; live  kill	 17 [flags]
(note 117 937 118 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(call_insn 118 117 119 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:14 648 {*call_value}
     (nil)
    (nil))
(insn 119 118 120 12 (set (reg:SI 166 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:14 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 120 119 122 12 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 166 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:14 93 {*movqi_internal}
     (nil))
(insn 122 120 123 12 (parallel [
            (set (reg:QI 275 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 166 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 166 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 123 122 124 12 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 275 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 275 [ D.83228 ])
        (nil)))
(jump_insn 124 123 963 12 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 963)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 963)
;;  succ:       133 [91.0%]  (DFS_BACK)
;;              116 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 459
;; live  out 	 87 167 431 432 459

;; basic block 133, loop depth 2, count 0, freq 8281, maybe hot
;;  prev block 12, next block 13, flags: (NEW, RTL, MODIFIED)
;;  pred:       12 [91.0%]  (DFS_BACK)
;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 459
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 87 167 431 432 459
;; live  gen 	
;; live  kill	
(code_label 963 124 962 133 220 "" [1 uses])
(note 962 963 140 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432 459
;; live  out 	 87 167 431 432 459

;; basic block 13, loop depth 2, count 0, freq 9100, maybe hot
;;  prev block 133, next block 132, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       116 [100.0%]  (FALLTHRU)
;;              132 [100.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u112(6){ }u113(7){ }u114(16){ }u115(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 175
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 167 174 175 176 276 277 278 279 280 281
;; live  in  	 87 167 175 431 432
;; live  gen 	 0 [ax] 17 [flags] 167 174 175 176 276 277 278 279 280 281
;; live  kill	 17 [flags]
(code_label 140 962 128 13 123 "" [0 uses])
(note 128 140 129 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 129 128 130 13 (parallel [
            (set (reg:DI 276 [ D.83229 ])
                (ashift:DI (reg/v:DI 175 [ re ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 130 129 131 13 (parallel [
            (set (reg:DI 277 [ D.83229 ])
                (ashift:DI (reg/v:DI 175 [ re ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_DEAD (reg/v:DI 175 [ re ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 131 130 133 13 (parallel [
            (set (reg:DI 278 [ D.83229 ])
                (plus:DI (reg:DI 276 [ D.83229 ])
                    (reg:DI 277 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 277 [ D.83229 ])
        (expr_list:REG_DEAD (reg:DI 276 [ D.83229 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 133 131 134 13 (set (reg:SI 280 [ ch ])
        (sign_extend:SI (reg/v:QI 167 [ ch ]))) D:\LHX\7.5 contest\t1.cpp:16 148 {extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 167 [ ch ])
        (nil)))
(insn 134 133 135 13 (parallel [
            (set (reg:DI 279 [ D.83229 ])
                (sign_extend:DI (reg:SI 280 [ ch ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:16 143 {extendsidi2_1}
     (expr_list:REG_DEAD (reg:SI 280 [ ch ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 135 134 136 13 (parallel [
            (set (reg:DI 174 [ D.83229 ])
                (plus:DI (reg:DI 278 [ D.83229 ])
                    (reg:DI 279 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 279 [ D.83229 ])
        (expr_list:REG_DEAD (reg:DI 278 [ D.83229 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 136 135 137 13 (parallel [
            (set (reg/v:DI 175 [ re ])
                (plus:DI (reg:DI 174 [ D.83229 ])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 174 [ D.83229 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(call_insn 137 136 138 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:16 648 {*call_value}
     (nil)
    (nil))
(insn 138 137 139 13 (set (reg:SI 176 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:16 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 139 138 141 13 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 176 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:16 93 {*movqi_internal}
     (nil))
(insn 141 139 142 13 (parallel [
            (set (reg:QI 281 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 176 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 224 {*addqi_1}
     (expr_list:REG_DEAD (reg:SI 176 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 142 141 143 13 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 281 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:16 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 281 [ D.83228 ])
        (nil)))
(jump_insn 143 142 961 13 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 961)
            (pc))) D:\LHX\7.5 contest\t1.cpp:16 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 961)
;;  succ:       132 [91.0%]  (DFS_BACK)
;;              14 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432
;; live  out 	 87 167 175 431 432

;; basic block 132, loop depth 2, count 0, freq 8281, maybe hot
;;  prev block 13, next block 14, flags: (NEW, RTL, MODIFIED)
;;  pred:       13 [91.0%]  (DFS_BACK)
;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 87 167 175 431 432
;; live  gen 	
;; live  kill	
(code_label 961 143 960 132 219 "" [1 uses])
(note 960 961 144 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432
;; live  out 	 87 167 175 431 432

;; basic block 14, loop depth 1, count 0, freq 819, maybe hot
;;  prev block 132, next block 131, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u131(6){ }u132(7){ }u133(16){ }u134(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 175 431 432
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 175 431 432
;; lr  def 	 17 [flags] 87 283 284 285 286 287 449
;; live  in  	 87 175 431 432
;; live  gen 	 17 [flags] 87 283 284 285 286 287 449
;; live  kill	 17 [flags]
(note 144 960 146 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 146 144 147 14 (parallel [
            (set (reg:SI 283)
                (mult:SI (reg:SI 432 [ flag+4 ])
                    (subreg:SI (reg/v:DI 175 [ re ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 432 [ flag+4 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 147 146 148 14 (parallel [
            (set (reg:SI 284)
                (mult:SI (subreg:SI (reg/v:DI 175 [ re ]) 4)
                    (reg:SI 431 [ flag ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 148 147 149 14 (parallel [
            (set (reg:SI 285)
                (plus:SI (reg:SI 283)
                    (reg:SI 284)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 284)
        (expr_list:REG_DEAD (reg:SI 283)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 149 148 150 14 (parallel [
            (set (reg:DI 286 [ D.83229 ])
                (mult:DI (zero_extend:DI (reg:SI 431 [ flag ]))
                    (zero_extend:DI (subreg:SI (reg/v:DI 175 [ re ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 431 [ flag ])
        (expr_list:REG_DEAD (reg/v:DI 175 [ re ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 150 149 151 14 (parallel [
            (set (reg:SI 287)
                (plus:SI (reg:SI 285)
                    (subreg:SI (reg:DI 286 [ D.83229 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 285)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 151 150 153 14 (set (subreg:SI (reg:DI 286 [ D.83229 ]) 4)
        (reg:SI 287)) D:\LHX\7.5 contest\t1.cpp:17 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 287)
        (nil)))
(insn 153 151 154 14 (set (mem:SI (plus:SI (mult:SI (reg/v:SI 87 [ i ])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) [21 MEM[symbol: a, index: _30, step: 4, offset: 0B]+0 S4 A32])
        (subreg:SI (reg:DI 286 [ D.83229 ]) 0)) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 286 [ D.83229 ])
        (nil)))
(insn 154 153 155 14 (parallel [
            (set (reg/v:SI 87 [ i ])
                (plus:SI (reg/v:SI 87 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:38 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 155 154 157 14 (set (reg:SI 449 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
(insn 157 155 158 14 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 449 [ D.83218 ])
            (reg/v:SI 87 [ i ]))) D:\LHX\7.5 contest\t1.cpp:38 7 {*cmpsi_1}
     (nil))
(jump_insn 158 157 959 14 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 959)
            (pc))) D:\LHX\7.5 contest\t1.cpp:38 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 9900 (nil)))
 -> 959)
;;  succ:       131 [99.0%]  (DFS_BACK)
;;              15 [1.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 87

;; basic block 131, loop depth 1, count 0, freq 811, maybe hot
;;  prev block 14, next block 15, flags: (NEW, RTL, MODIFIED)
;;  pred:       14 [99.0%]  (DFS_BACK)
;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 87
;; live  gen 	
;; live  kill	
(code_label 959 158 958 131 218 "" [1 uses])
(note 958 959 159 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 87

;; basic block 15, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 131, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [1.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u154(6){ }u155(7){ }u156(16){ }u157(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; live  gen 	 17 [flags]
;; live  kill	
(note 159 958 160 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 161 15 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 449 [ D.83218 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:39 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 161 160 162 15 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 210)
            (pc))) D:\LHX\7.5 contest\t1.cpp:39 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (int_list:REG_BR_PROB 100 (nil)))
 -> 210)
;;  succ:       16 [99.0%]  (FALLTHRU)
;;              20 [1.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449

;; basic block 16, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [99.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u161(6){ }u162(7){ }u163(16){ }u164(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  def 	 17 [flags] 94 240 458
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; live  gen 	 94 240 458
;; live  kill	 17 [flags]
(note 162 161 163 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 163 162 12 16 (parallel [
            (set (reg:SI 240 [ D.83218 ])
                (plus:SI (reg:SI 449 [ D.83218 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 12 163 176 16 (set (reg/v:SI 94 [ i ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:39 90 {*movsi_internal}
     (nil))
(insn 176 12 184 16 (set (reg:SI 458)
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240 449
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240 449

;; basic block 17, loop depth 1, count 0, freq 900, maybe hot
;;  prev block 16, next block 130, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [100.0%]  (FALLTHRU)
;;              130 [100.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u166(6){ }u167(7){ }u168(16){ }u169(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240 458
;; lr  def 	 17 [flags] 94 290 291 293 294 298 299 300 301
;; live  in  	 94
;; live  gen 	 17 [flags] 94 290 291 293 294 298 299 300 301
;; live  kill	 17 [flags]
(code_label 184 176 164 17 126 "" [0 uses])
(note 164 184 168 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 168 164 169 17 (set (reg:SI 291 [ MEM[symbol: a, index: _39, step: 4, offset: 0B] ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 94 [ i ])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) [21 MEM[symbol: a, index: _39, step: 4, offset: 0B]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 169 168 171 17 (parallel [
            (set (reg:DI 290 [ D.83220 ])
                (sign_extend:DI (reg:SI 291 [ MEM[symbol: a, index: _39, step: 4, offset: 0B] ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:40 143 {extendsidi2_1}
     (expr_list:REG_DEAD (reg:SI 291 [ MEM[symbol: a, index: _39, step: 4, offset: 0B] ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 171 169 172 17 (set (reg:SI 294 [ MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+4 ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 94 [ i ])
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                        (const_int -4 [0xfffffffffffffffc])))) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 172 171 971 17 (parallel [
            (set (reg:SI 293)
                (mult:SI (reg:SI 294 [ MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+4 ])
                    (const_int 19260817 [0x125e591])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 294 [ MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+4 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 971 172 177 17 (set (reg:SI 299)
        (reg:SI 458)) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))
(insn 177 971 178 17 (parallel [
            (set (reg:DI 298 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg/v:SI 94 [ i ])
                                    (const_int 8 [0x8]))
                                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                                        (const_int -8 [0xfffffffffffffff8])))) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+0 S4 A64]))
                    (zero_extend:DI (reg:SI 458))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 299)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg/v:SI 94 [ i ])
                                    (const_int 8 [0x8]))
                                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                                        (const_int -8 [0xfffffffffffffff8])))) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+0 S4 A64]))
                    (const_int 19260817 [0x125e591]))
                (nil)))))
(insn 178 177 179 17 (parallel [
            (set (reg:SI 300)
                (plus:SI (reg:SI 293)
                    (subreg:SI (reg:DI 298 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 293)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 179 178 181 17 (set (subreg:SI (reg:DI 298 [ D.83220 ]) 4)
        (reg:SI 300)) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 300)
        (nil)))
(insn 181 179 182 17 (parallel [
            (set (reg:DI 301)
                (plus:DI (reg:DI 290 [ D.83220 ])
                    (reg:DI 298 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 298 [ D.83220 ])
        (expr_list:REG_DEAD (reg:DI 290 [ D.83220 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 182 181 183 17 (set (mem:DI (plus:SI (mult:SI (reg/v:SI 94 [ i ])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 MEM[symbol: pre, index: _39, step: 8, offset: 0B]+0 S8 A64])
        (reg:DI 301)) D:\LHX\7.5 contest\t1.cpp:40 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 301)
        (nil)))
(insn 183 182 185 17 (parallel [
            (set (reg/v:SI 94 [ i ])
                (plus:SI (reg/v:SI 94 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:39 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 185 183 186 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 94 [ i ])
            (reg:SI 240 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:39 7 {*cmpsi_1}
     (nil))
(jump_insn 186 185 957 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 957)
            (pc))) D:\LHX\7.5 contest\t1.cpp:39 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9900 (nil)))
 -> 957)
;;  succ:       130 [99.0%]  (DFS_BACK)
;;              18 [1.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240
;; live  out 	 94

;; basic block 130, loop depth 1, count 0, freq 891, maybe hot
;;  prev block 17, next block 18, flags: (NEW, RTL, MODIFIED)
;;  pred:       17 [99.0%]  (DFS_BACK)
;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 94
;; live  gen 	
;; live  kill	
(code_label 957 186 956 130 217 "" [1 uses])
(note 956 957 784 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
;;  succ:       17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 240
;; live  out 	 94

;; basic block 18, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 130, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [1.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u196(6){ }u197(7){ }u198(16){ }u199(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  def 	 101 457
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; live  gen 	 101 457
;; live  kill	
(note 784 956 13 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 13 784 199 18 (set (reg/v:SI 101 [ i ])
        (reg:SI 449 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
(insn 199 13 207 18 (set (reg:SI 457)
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 449
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 449

;; basic block 19, loop depth 1, count 0, freq 900, maybe hot
;;  prev block 18, next block 129, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [100.0%]  (FALLTHRU)
;;              129 [100.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u201(6){ }u202(7){ }u203(16){ }u204(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 457
;; lr  def 	 17 [flags] 101 304 305 307 308 312 313 314 315
;; live  in  	 101
;; live  gen 	 17 [flags] 101 304 305 307 308 312 313 314 315
;; live  kill	 17 [flags]
(code_label 207 199 187 19 127 "" [0 uses])
(note 187 207 191 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 191 187 192 19 (set (reg:SI 305 [ MEM[symbol: a, index: _411, step: 4, offset: 0B] ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 101 [ i ])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) [21 MEM[symbol: a, index: _411, step: 4, offset: 0B]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
(insn 192 191 194 19 (parallel [
            (set (reg:DI 304 [ D.83220 ])
                (sign_extend:DI (reg:SI 305 [ MEM[symbol: a, index: _411, step: 4, offset: 0B] ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:43 143 {extendsidi2_1}
     (expr_list:REG_DEAD (reg:SI 305 [ MEM[symbol: a, index: _411, step: 4, offset: 0B] ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 194 192 195 19 (set (reg:SI 308 [ MEM[symbol: suf, index: _411, step: 8, offset: 8B]+4 ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 101 [ i ])
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                        (const_int 12 [0xc])))) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
(insn 195 194 970 19 (parallel [
            (set (reg:SI 307)
                (mult:SI (reg:SI 308 [ MEM[symbol: suf, index: _411, step: 8, offset: 8B]+4 ])
                    (const_int 19260817 [0x125e591])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 308 [ MEM[symbol: suf, index: _411, step: 8, offset: 8B]+4 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 970 195 200 19 (set (reg:SI 313)
        (reg:SI 457)) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))
(insn 200 970 201 19 (parallel [
            (set (reg:DI 312 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg/v:SI 101 [ i ])
                                    (const_int 8 [0x8]))
                                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                                        (const_int 8 [0x8])))) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+0 S4 A64]))
                    (zero_extend:DI (reg:SI 457))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 313)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg/v:SI 101 [ i ])
                                    (const_int 8 [0x8]))
                                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                                        (const_int 8 [0x8])))) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+0 S4 A64]))
                    (const_int 19260817 [0x125e591]))
                (nil)))))
(insn 201 200 202 19 (parallel [
            (set (reg:SI 314)
                (plus:SI (reg:SI 307)
                    (subreg:SI (reg:DI 312 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 307)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 202 201 204 19 (set (subreg:SI (reg:DI 312 [ D.83220 ]) 4)
        (reg:SI 314)) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 314)
        (nil)))
(insn 204 202 205 19 (parallel [
            (set (reg:DI 315)
                (plus:DI (reg:DI 304 [ D.83220 ])
                    (reg:DI 312 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 215 {*adddi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 312 [ D.83220 ])
        (expr_list:REG_DEAD (reg:DI 304 [ D.83220 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 205 204 206 19 (set (mem:DI (plus:SI (mult:SI (reg/v:SI 101 [ i ])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) [34 MEM[symbol: suf, index: _411, step: 8, offset: 0B]+0 S8 A64])
        (reg:DI 315)) D:\LHX\7.5 contest\t1.cpp:43 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 315)
        (nil)))
(insn 206 205 208 19 (parallel [
            (set (reg/v:SI 101 [ i ])
                (plus:SI (reg/v:SI 101 [ i ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:42 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 208 206 209 19 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 101 [ i ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:42 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 209 208 955 19 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 955)
            (pc))) D:\LHX\7.5 contest\t1.cpp:42 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (int_list:REG_BR_PROB 9900 (nil)))
 -> 955)
;;  succ:       129 [99.0%]  (DFS_BACK)
;;              20 [1.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; live  out 	 101

;; basic block 129, loop depth 1, count 0, freq 891, maybe hot
;;  prev block 19, next block 20, flags: (NEW, RTL, MODIFIED)
;;  pred:       19 [99.0%]  (DFS_BACK)
;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 101
;; live  gen 	
;; live  kill	
(code_label 955 209 954 129 216 "" [1 uses])
(note 954 955 210 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; live  out 	 101

;; basic block 20, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 129, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [1.0%]  (FALLTHRU,LOOP_EXIT)
;;              15 [1.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u230(6){ }u231(7){ }u232(16){ }u233(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  def 	 17 [flags] 102 125 252
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; live  gen 	 17 [flags] 102 125 252
;; live  kill	
(code_label 210 954 211 20 125 "" [1 uses])
(note 211 210 212 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 212 211 221 20 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 221 212 14 20 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 14 221 15 20 (set (reg:SI 102 [ D.83218 ])
        (reg:SI 449 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 15 14 213 20 (set (reg:SI 125 [ D.83218 ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 213 15 214 20 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 449 [ D.83218 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:45 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 214 213 759 20 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 614)
            (pc))) D:\LHX\7.5 contest\t1.cpp:45 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 614)
;;  succ:       22 [91.0%] 
;;              21 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 125 252 449
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 125 252 449

;; basic block 21, loop depth 0, count 0, freq 1
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [9.0%]  (FALLTHRU)
;;              117 [100.0%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u237(6){ }u238(7){ }u239(16){ }u240(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 252
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 252
;; live  kill	
(code_label 759 214 215 21 184 "" [0 uses])
(note 215 759 216 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 216 215 614 21 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       104 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252

;; basic block 22, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 21, next block 122, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [91.0%] 
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u246(6){ }u247(7){ }u248(16){ }u249(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 125 252 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 456
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 125 252 449
;; live  gen 	 456
;; live  kill	 17 [flags]
(code_label 614 216 222 22 172 "" [1 uses])
(note 222 614 602 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 602 222 941 22 (parallel [
            (set (reg/f:SI 456)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:60 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       122 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451

;; basic block 122, loop depth 1, count 0, freq 92, maybe hot
;;  prev block 22, next block 23, flags: (NEW, RTL, MODIFIED)
;;  pred:       22 [100.0%]  (FALLTHRU)
;;              124 [100.0%]  (FALLTHRU)
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 125 252 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 125 252
;; lr  def 	 17 [flags] 317 318 451
;; live  in  	 7 [sp] 102 125 252 449
;; live  gen 	 17 [flags] 317 318 451
;; live  kill	 17 [flags]
(code_label 941 602 940 122 209 "" [0 uses])
(note 940 941 223 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
(insn 223 940 895 122 (parallel [
            (set (reg:SI 317 [ D.83218 ])
                (div:SI (reg:SI 102 [ D.83218 ])
                    (reg:SI 125 [ D.83218 ])))
            (set (reg:SI 318)
                (mod:SI (reg:SI 102 [ D.83218 ])
                    (reg:SI 125 [ D.83218 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:46 338 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 125 [ D.83218 ])
        (expr_list:REG_DEAD (reg:SI 102 [ D.83218 ])
            (expr_list:REG_UNUSED (reg:SI 318)
                (expr_list:REG_UNUSED (reg:CC 17 flags)
                    (nil))))))
(insn 895 223 224 122 (set (reg:SI 451 [ j ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) -1
     (nil))
(insn 224 895 225 122 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 317 [ D.83218 ])
            (reg:SI 252 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:46 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 317 [ D.83218 ])
        (nil)))
(jump_insn 225 224 226 122 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 608)
            (pc))) D:\LHX\7.5 contest\t1.cpp:46 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 608)
;;  succ:       103 [71.0%] 
;;              23 [29.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451
;; live  out 	 7 [sp] 252 449 451

;; basic block 23, loop depth 1, count 0, freq 27, maybe hot
;;  prev block 122, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       122 [29.0%]  (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u257(6){ }u258(7){ }u259(16){ }u260(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 104 106 320 325 451
;; live  in  	 7 [sp]
;; live  gen 	 2 [cx] 7 [sp] 17 [flags] 104 106 320 325 451
;; live  kill	 17 [flags]
(note 226 225 228 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 228 226 229 23 (set (reg/f:SI 320 [ MEM[(struct _Rb_tree_node_base * *)&s + 8B] ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 90 {*movsi_internal}
     (nil))
(insn 229 228 230 23 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 320 [ MEM[(struct _Rb_tree_node_base * *)&s + 8B] ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 320 [ MEM[(struct _Rb_tree_node_base * *)&s + 8B] ])
        (nil)))
(insn 230 229 231 23 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 90 {*movsi_internal}
     (nil))
(call_insn 231 230 232 23 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 232 231 234 23 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 234 232 236 23 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 12 [0xc]))) [6 MEM[(struct _Rb_tree_node_base * &)&s + 12]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:909 90 {*movsi_internal}
     (nil))
(insn 236 234 238 23 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * &)&s + 8]+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:910 90 {*movsi_internal}
     (nil))
(insn 238 236 240 23 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 16 [0x10]))) [6 MEM[(struct _Rb_tree_node_base * &)&s + 16]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:911 90 {*movsi_internal}
     (nil))
(insn 240 238 241 23 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:912 90 {*movsi_internal}
     (nil))
(insn 241 240 911 23 (set (reg:SI 451 [ j ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:47 90 {*movsi_internal}
     (nil))
(insn 911 241 242 23 (set (reg:SI 106 [ D.83218 ])
        (reg:SI 451 [ j ])) D:\LHX\7.5 contest\t1.cpp:47 -1
     (nil))
(insn 242 911 243 23 (parallel [
            (set (reg/v:DI 104 [ b ])
                (sign_extend:DI (reg:SI 451 [ j ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:47 143 {extendsidi2_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 243 242 244 23 (parallel [
            (set (reg:SI 325)
                (ior:SI (reg:SI 451 [ j ])
                    (subreg:SI (reg/v:DI 104 [ b ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 388 {*iorsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 244 243 245 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 325)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 325)
        (nil)))
(jump_insn 245 244 246 23 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 789)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 789)
;;  succ:       24 [91.0%]  (FALLTHRU)
;;              28 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 451
;; live  out 	 7 [sp] 104 106 451

;; basic block 24, loop depth 1, count 0, freq 24, maybe hot
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [91.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u281(6){ }u282(7){ }u283(16){ }u284(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 135 136
;; live  in  	 7 [sp] 104 106 451
;; live  gen 	 135 136
;; live  kill	
(note 246 245 16 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 16 246 17 24 (set (reg/v:DI 135 [ a ])
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:26 89 {*movdi_internal}
     (nil))
(insn 17 16 271 24 (set (reg/v:DI 136 [ tmod ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:26 89 {*movdi_internal}
     (nil))
;;  succ:       25 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451
;; live  out 	 7 [sp] 104 106 135 136 451

;; basic block 25, loop depth 2, count 0, freq 270, maybe hot
;;  prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       24 [100.0%]  (FALLTHRU)
;;              128 [100.0%]  (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u285(6){ }u286(7){ }u287(16){ }u288(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  def 	 17 [flags] 439
;; live  in  	 7 [sp] 104 106 135 136 451
;; live  gen 	 17 [flags] 439
;; live  kill	 17 [flags]
(code_label 271 17 247 25 133 "" [0 uses])
(note 247 271 248 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 248 247 251 25 (parallel [
            (set (reg:SI 439 [ D.83220 ])
                (and:SI (subreg:SI (reg/v:DI 104 [ b ]) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 370 {*andsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 251 248 252 25 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 439 [ D.83220 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:27 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 439 [ D.83220 ])
        (nil)))
(jump_insn 252 251 253 25 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 261)
            (pc))) D:\LHX\7.5 contest\t1.cpp:27 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 261)
;;  succ:       26 [50.0%]  (FALLTHRU)
;;              27 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451
;; live  out 	 7 [sp] 104 106 135 136 451

;; basic block 26, loop depth 2, count 0, freq 135, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       25 [50.0%]  (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u293(6){ }u294(7){ }u295(16){ }u296(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135 136
;; lr  def 	 17 [flags] 136 328 329 330 331
;; live  in  	 7 [sp] 104 106 135 136 451
;; live  gen 	 136 328 329 330 331
;; live  kill	 17 [flags]
(note 253 252 254 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 254 253 255 26 (parallel [
            (set (reg:SI 328)
                (mult:SI (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
                    (subreg:SI (reg/v:DI 135 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 255 254 256 26 (parallel [
            (set (reg:SI 329)
                (mult:SI (subreg:SI (reg/v:DI 135 [ a ]) 4)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 256 255 257 26 (parallel [
            (set (reg:SI 330)
                (plus:SI (reg:SI 328)
                    (reg:SI 329)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 329)
        (expr_list:REG_DEAD (reg:SI 328)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 257 256 258 26 (parallel [
            (set (reg/v:DI 136 [ tmod ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 258 257 259 26 (parallel [
            (set (reg:SI 331)
                (plus:SI (reg:SI 330)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 330)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 259 258 261 26 (set (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
        (reg:SI 331)) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 331)
        (nil)))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451
;; live  out 	 7 [sp] 104 106 135 136 451

;; basic block 27, loop depth 2, count 0, freq 270, maybe hot
;;  prev block 26, next block 128, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       25 [50.0%] 
;;              26 [100.0%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u309(6){ }u310(7){ }u311(16){ }u312(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 135
;; lr  def 	 17 [flags] 104 135 332 334 335 336
;; live  in  	 7 [sp] 104 106 135 136 451
;; live  gen 	 17 [flags] 104 135 332 334 335 336
;; live  kill	 17 [flags]
(code_label 261 259 262 27 132 "" [1 uses])
(note 262 261 263 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 263 262 265 27 (parallel [
            (set (reg:SI 332)
                (mult:SI (subreg:SI (reg/v:DI 135 [ a ]) 4)
                    (subreg:SI (reg/v:DI 135 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 265 263 266 27 (parallel [
            (set (reg:SI 334)
                (ashift:SI (reg:SI 332)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 496 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 332)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 266 265 267 27 (parallel [
            (set (reg/v:DI 135 [ a ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 267 266 268 27 (parallel [
            (set (reg:SI 335)
                (plus:SI (reg:SI 334)
                    (subreg:SI (reg/v:DI 135 [ a ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 334)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 268 267 270 27 (set (subreg:SI (reg/v:DI 135 [ a ]) 4)
        (reg:SI 335)) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 335)
        (nil)))
(insn 270 268 272 27 (parallel [
            (set (reg/v:DI 104 [ b ])
                (lshiftrt:DI (reg/v:DI 104 [ b ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 516 {*lshrdi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 272 270 273 27 (parallel [
            (set (reg:SI 336)
                (ior:SI (subreg:SI (reg/v:DI 104 [ b ]) 4)
                    (subreg:SI (reg/v:DI 104 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 388 {*iorsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 273 272 274 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 336)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 336)
        (nil)))
(jump_insn 274 273 953 27 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 953)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 953)
;;  succ:       128 [91.0%]  (DFS_BACK)
;;              29 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451
;; live  out 	 7 [sp] 104 106 135 136 451

;; basic block 128, loop depth 2, count 0, freq 246, maybe hot
;;  prev block 27, next block 28, flags: (NEW, RTL, MODIFIED)
;;  pred:       27 [91.0%]  (DFS_BACK)
;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 7 [sp] 104 106 135 136 451
;; live  gen 	
;; live  kill	
(code_label 953 274 952 128 215 "" [1 uses])
(note 952 953 789 128 [bb 128] NOTE_INSN_BASIC_BLOCK)
;;  succ:       25 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 106 135 136 451
;; live  out 	 7 [sp] 104 106 135 136 451

;; basic block 28, loop depth 1, count 0, freq 2
;;  prev block 128, next block 29, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [9.0%] 
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u328(6){ }u329(7){ }u330(16){ }u331(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 136
;; live  in  	 7 [sp] 106 451
;; live  gen 	 136
;; live  kill	
(code_label 789 952 788 28 188 "" [1 uses])
(note 788 789 18 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 18 788 275 28 (set (reg/v:DI 136 [ tmod ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:25 89 {*movdi_internal}
     (nil))
;;  succ:       29 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451
;; live  out 	 7 [sp] 106 136 451

;; basic block 29, loop depth 1, count 0, freq 27, maybe hot
;;  prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [100.0%]  (FALLTHRU)
;;              27 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u332(6){ }u333(7){ }u334(16){ }u335(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 451
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 106 136 451
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 275 18 276 29 131 "" [0 uses])
(note 276 275 277 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 277 276 278 29 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 451 [ j ])
            (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:49 7 {*cmpsi_1}
     (nil))
(jump_insn 278 277 279 29 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 791)
            (pc))) D:\LHX\7.5 contest\t1.cpp:49 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 791)
;;  succ:       30 [91.0%]  (FALLTHRU)
;;              98 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451
;; live  out 	 7 [sp] 106 136 451

;; basic block 30, loop depth 1, count 0, freq 24, maybe hot
;;  prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       29 [91.0%]  (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u338(6){ }u339(7){ }u340(16){ }u341(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 136 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 451
;; lr  def 	 83 123 189 450
;; live  in  	 7 [sp] 106 136 451
;; live  gen 	 83 123 189 450
;; live  kill	
(note 279 278 20 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 20 279 21 30 (set (reg/f:SI 189 [ __i$_M_node ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
(insn 21 20 22 30 (set (reg/v:SI 83 [ tmp ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
(insn 22 21 899 30 (set (reg/v:SI 123 [ i ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
(insn 899 22 575 30 (set (reg:SI 450)
        (plus:SI (reg:SI 451 [ j ])
            (const_int 1 [0x1]))) 213 {*leasi}
     (expr_list:REG_DEAD (reg:SI 451 [ j ])
        (nil)))
;;  succ:       31 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450
;; live  out 	 7 [sp] 83 106 123 136 189 450

;; basic block 31, loop depth 2, count 0, freq 270, maybe hot
;;  prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       30 [100.0%]  (FALLTHRU)
;;              97 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u343(6){ }u344(7){ }u345(16){ }u346(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106 123 136 189 450
;; lr  def 	 17 [flags] 112 113 339 340 341 342 343 344 345 346 347 427 428
;; live  in  	 7 [sp] 83 106 123 136 189 450
;; live  gen 	 17 [flags] 112 113 339 340 341 342 343 344 345 346 347 427 428
;; live  kill	 17 [flags]
(code_label 575 899 280 31 170 "" [0 uses])
(note 280 575 283 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 283 280 284 31 (parallel [
            (set (reg:SI 339)
                (plus:SI (reg/v:SI 123 [ i ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 284 283 285 31 (set (reg:SI 341)
        (mem:SI (plus:SI (mult:SI (reg:SI 339)
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 pre S4 A64])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 285 284 286 31 (parallel [
            (set (reg:SI 340)
                (mult:SI (reg:SI 341)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 341)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 286 285 287 31 (set (reg:SI 343)
        (mem:SI (plus:SI (mult:SI (reg:SI 339)
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                        (const_int 4 [0x4])))) [34 pre S4 A32])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 287 286 288 31 (parallel [
            (set (reg:SI 342)
                (mult:SI (reg:SI 343)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 343)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 288 287 289 31 (parallel [
            (set (reg:SI 344)
                (plus:SI (reg:SI 340)
                    (reg:SI 342)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 342)
        (expr_list:REG_DEAD (reg:SI 340)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 289 288 290 31 (parallel [
            (set (reg:DI 345 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg:SI 339)
                                    (const_int 8 [0x8]))
                                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 pre S4 A64]))
                    (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 339)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 290 289 291 31 (parallel [
            (set (reg:SI 346)
                (plus:SI (reg:SI 344)
                    (subreg:SI (reg:DI 345 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 344)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 291 290 293 31 (set (subreg:SI (reg:DI 345 [ D.83220 ]) 4)
        (reg:SI 346)) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 346)
        (nil)))
(insn 293 291 294 31 (set (reg:DI 347)
        (mem:DI (plus:SI (mult:SI (reg:SI 106 [ D.83218 ])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 pre S8 A64])) D:\LHX\7.5 contest\t1.cpp:50 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:SI 106 [ D.83218 ])
        (nil)))
(insn 294 293 296 31 (parallel [
            (set (reg/v:DI 112 [ t1 ])
                (minus:DI (reg:DI 347)
                    (reg:DI 345 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 259 {*subdi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 347)
        (expr_list:REG_DEAD (reg:DI 345 [ D.83220 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 296 294 863 31 (set (reg:DI 113 [ D.83220 ])
        (mem:DI (plus:SI (mult:SI (reg/v:SI 123 [ i ])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) [34 suf S8 A64])) D:\LHX\7.5 contest\t1.cpp:51 89 {*movdi_internal}
     (nil))
(insn 863 296 864 31 (set (reg:SI 427 [ D.83220 ])
        (mem:SI (plus:SI (mult:SI (reg:SI 450)
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) [34 suf S4 A64])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 864 863 300 31 (set (reg:SI 428 [ D.83220+4 ])
        (mem:SI (plus:SI (mult:SI (reg:SI 450)
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                        (const_int 4 [0x4])))) [34 suf S4 A32])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 450)
        (nil)))
(insn 300 864 301 31 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 189 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 301 300 302 31 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 793)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 793)
;;  succ:       32 [91.0%]  (FALLTHRU)
;;              106 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 189 427 428

;; basic block 32, loop depth 2, count 0, freq 245, maybe hot
;;  prev block 31, next block 33, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       31 [91.0%]  (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u379(6){ }u380(7){ }u381(16){ }u382(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 203
;; live  in  	 7 [sp] 83 112 113 123 136 189 427 428
;; live  gen 	 203
;; live  kill	
(note 302 301 890 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 890 302 320 32 (set (reg/f:SI 203 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;;  succ:       33 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 189 203 427 428

;; basic block 33, loop depth 3, count 0, freq 2725, maybe hot
;;  prev block 32, next block 34, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       32 [100.0%]  (FALLTHRU)
;;              127 [100.0%]  (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u383(6){ }u384(7){ }u385(16){ }u386(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 136 189 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 320 890 303 33 139 "" [0 uses])
(note 303 320 304 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 304 303 305 33 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 305 304 818 33 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 315)
;;  succ:       37 [50.0%] 
;;              34 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 189 203 427 428

;; basic block 34, loop depth 3, count 0, freq 1363, maybe hot
;;  prev block 33, next block 35, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       33 [50.0%]  (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u390(6){ }u391(7){ }u392(16){ }u393(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 136 189 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
(note 818 305 306 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 306 818 307 34 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 307 306 819 34 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 852)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 852)
;;  succ:       36 [50.0%] 
;;              35 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 189 203 427 428

;; basic block 35, loop depth 3, count 0, freq 682, maybe hot
;;  prev block 34, next block 36, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       34 [50.0%]  (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u397(6){ }u398(7){ }u399(16){ }u400(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 189
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 136 189 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
(note 819 307 308 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 308 819 309 35 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 309 308 852 35 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 315)
;;  succ:       37 [50.0%] 
;;              36 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 189 203 427 428

;; basic block 36, loop depth 3, count 0, freq 1363, maybe hot
;; Invalid sum of incoming frequencies 1023, should be 1363
;;  prev block 35, next block 37, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       35 [50.0%]  (FALLTHRU)
;;              34 [50.0%] 
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u404(6){ }u405(7){ }u406(16){ }u407(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 189
;; lr  def 	 183 189 203
;; live  in  	 7 [sp] 83 112 113 123 136 189 427 428
;; live  gen 	 183 189 203
;; live  kill	
(code_label 852 309 311 36 198 "" [1 uses])
(note 311 852 312 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 312 311 24 36 (set (reg/f:SI 183 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 24 312 25 36 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg/f:SI 189 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 189 [ __i$_M_node ])
        (nil)))
(insn 25 24 315 36 (set (reg/f:SI 189 [ __i$_M_node ])
        (reg/f:SI 183 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 183 [ __i$_M_node ])
        (nil)))
;;  succ:       38 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 189 203 427 428

;; basic block 37, loop depth 3, count 0, freq 1363, maybe hot
;; Invalid sum of incoming frequencies 1704, should be 1363
;;  prev block 36, next block 38, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       33 [50.0%] 
;;              35 [50.0%] 
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u411(6){ }u412(7){ }u413(16){ }u414(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 189
;; lr  def 	 189
;; live  in  	 7 [sp] 83 112 113 123 136 189 203 427 428
;; live  gen 	 189
;; live  kill	
(code_label 315 25 316 37 136 "" [2 uses])
(note 316 315 317 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 317 316 318 37 (set (reg/f:SI 189 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       38 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 189 203 427 428

;; basic block 38, loop depth 3, count 0, freq 2725, maybe hot
;;  prev block 37, next block 127, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [100.0%]  (FALLTHRU)
;;              37 [100.0%]  (FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u416(6){ }u417(7){ }u418(16){ }u419(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 189
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 136 189 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 318 317 319 38 138 "" [0 uses])
(note 319 318 321 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 321 319 322 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 189 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 322 321 951 38 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 951)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 951)
;;  succ:       127 [91.0%]  (DFS_BACK)
;;              39 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 189 203 427 428

;; basic block 127, loop depth 3, count 0, freq 2480, maybe hot
;;  prev block 38, next block 39, flags: (NEW, RTL, MODIFIED)
;;  pred:       38 [91.0%]  (DFS_BACK)
;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 7 [sp] 83 112 113 123 136 189 203 427 428
;; live  gen 	
;; live  kill	
(code_label 951 322 950 127 214 "" [1 uses])
(note 950 951 323 127 [bb 127] NOTE_INSN_BASIC_BLOCK)
;;  succ:       33 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 189 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 189 203 427 428

;; basic block 39, loop depth 2, count 0, freq 245, maybe hot
;;  prev block 127, next block 40, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       38 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u422(6){ }u423(7){ }u424(16){ }u425(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
(note 323 950 324 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 324 323 325 39 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 203 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 325 324 326 39 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 671 (nil)))
 -> 661)
;;  succ:       107 [6.7%] 
;;              40 [93.3%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428

;; basic block 40, loop depth 2, count 0, freq 229, maybe hot
;;  prev block 39, next block 41, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       39 [93.3%]  (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u429(6){ }u430(7){ }u431(16){ }u432(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 203
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
(note 326 325 327 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 327 326 328 40 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 328 327 821 40 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 661)
;;  succ:       107 [50.0%] 
;;              41 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428

;; basic block 41, loop depth 2, count 0, freq 115, maybe hot
;;  prev block 40, next block 42, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       40 [50.0%]  (FALLTHRU)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u436(6){ }u437(7){ }u438(16){ }u439(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 203
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
(note 821 328 329 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 329 821 330 41 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 330 329 822 41 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 381)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 381)
;;  succ:       52 [50.0%] 
;;              42 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428

;; basic block 42, loop depth 2, count 0, freq 58, maybe hot
;;  prev block 41, next block 43, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       41 [50.0%]  (FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u443(6){ }u444(7){ }u445(16){ }u446(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 203
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
(note 822 330 331 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 331 822 332 42 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 332 331 678 42 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 661)
;;  succ:       107 [50.0%] 
;;              52 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428

;; basic block 43, loop depth 2, count 0, freq 18, maybe hot
;; Invalid sum of incoming frequencies 122, should be 18
;;  prev block 42, next block 44, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       107 [78.4%] 
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u450(6){ }u451(7){ }u452(16){ }u453(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 437
;; lr  def 	 17 [flags] 352
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428 437 438
;; live  gen 	 17 [flags] 352
;; live  kill	
(code_label 678 332 337 43 176 "" [1 uses])
(note 337 678 338 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 338 337 339 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 437 [ __res ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 437 [ __res ])
        (nil)))
(insn 339 338 340 43 (set (reg:QI 352 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(insn 340 339 341 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 352 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 352 [ D.83221 ])
        (nil)))
(jump_insn 341 340 824 43 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 801)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 507 (nil)))
 -> 801)
;;  succ:       49 [5.1%] 
;;              44 [94.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428 438

;; basic block 44, loop depth 2, count 0, freq 17, maybe hot
;;  prev block 43, next block 45, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       43 [94.9%]  (FALLTHRU)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u458(6){ }u459(7){ }u460(16){ }u461(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438
;; lr  def 	 17 [flags] 354
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428 438
;; live  gen 	 17 [flags] 354
;; live  kill	
(note 824 341 342 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 342 824 343 44 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 438 [ __res+4 ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(insn 343 342 344 44 (set (reg:QI 354 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(insn 344 343 345 44 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 354 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 354 [ D.83221 ])
        (nil)))
(jump_insn 345 344 346 44 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 801)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 534 (nil)))
 -> 801)
;;  succ:       49 [5.3%] 
;;              45 [94.7%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428 438

;; basic block 45, loop depth 2, count 0, freq 16, maybe hot
;;  prev block 44, next block 46, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       44 [94.7%]  (FALLTHRU)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u466(6){ }u467(7){ }u468(16){ }u469(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203 438
;; lr  def 	 17 [flags] 120 441 442
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428 438
;; live  gen 	 17 [flags] 120 441 442
;; live  kill	
(note 346 345 347 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 347 346 865 45 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
(insn 865 347 866 45 (set (reg:SI 441 [ MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ])
        (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_205 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 866 865 349 45 (set (reg:SI 442 [+4 ])
        (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_205 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 349 866 350 45 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 442 [+4 ])
            (mem:SI (plus:SI (reg:SI 438 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(jump_insn 350 349 825 45 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 358)
;;  succ:       50 [50.0%] 
;;              46 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 442
;; live  out 	 7 [sp] 83 112 113 120 123 136 203 427 428 438 441 442

;; basic block 46, loop depth 2, count 0, freq 8, maybe hot
;;  prev block 45, next block 47, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [50.0%]  (FALLTHRU)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u475(6){ }u476(7){ }u477(16){ }u478(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441 442
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438 442
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 120 123 136 203 427 428 438 441 442
;; live  gen 	 17 [flags]
;; live  kill	
(note 825 350 351 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 351 825 352 46 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 442 [+4 ])
            (mem:SI (plus:SI (reg:SI 438 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 442 [+4 ])
        (nil)))
(jump_insn 352 351 826 46 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 355)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 355)
;;  succ:       48 [50.0%] 
;;              47 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441
;; live  out 	 7 [sp] 83 112 113 120 123 136 203 427 428 438 441

;; basic block 47, loop depth 2, count 0, freq 4
;;  prev block 46, next block 48, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       46 [50.0%]  (FALLTHRU)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u482(6){ }u483(7){ }u484(16){ }u485(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438 441
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438 441
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 120 123 136 203 427 428 438 441
;; live  gen 	 17 [flags]
;; live  kill	
(note 826 352 353 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 353 826 354 47 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 441 [ MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ])
            (mem:SI (plus:SI (reg:SI 438 [ __res+4 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 441 [ MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ])
        (nil)))
(jump_insn 354 353 355 47 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 358)
;;  succ:       50 [50.0%] 
;;              48 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438
;; live  out 	 7 [sp] 83 112 113 120 123 136 203 427 428 438

;; basic block 48, loop depth 2, count 0, freq 6, maybe hot
;;  prev block 47, next block 49, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       46 [50.0%] 
;;              47 [50.0%]  (FALLTHRU)
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u489(6){ }u490(7){ }u491(16){ }u492(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 120
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428 438
;; live  gen 	 120
;; live  kill	
(code_label 355 354 827 48 144 "" [1 uses])
(note 827 355 356 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 356 827 801 48 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;  succ:       50 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438
;; live  out 	 7 [sp] 83 112 113 120 123 136 203 427 428 438

;; basic block 49, loop depth 2, count 0, freq 2
;;  prev block 48, next block 50, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       44 [5.3%] 
;;              43 [5.1%] 
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u493(6){ }u494(7){ }u495(16){ }u496(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 120
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428 438
;; live  gen 	 120
;; live  kill	
(code_label 801 356 800 49 192 "" [2 uses])
(note 800 801 27 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 27 800 358 49 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;  succ:       50 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438
;; live  out 	 7 [sp] 83 112 113 120 123 136 203 427 428 438

;; basic block 50, loop depth 2, count 0, freq 82, maybe hot
;;  prev block 49, next block 51, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       49 [100.0%]  (FALLTHRU)
;;              48 [100.0%]  (FALLTHRU)
;;              45 [50.0%] 
;;              47 [50.0%] 
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u497(6){ }u498(7){ }u499(16){ }u500(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 120 123 136 203 427 428 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120 203 438
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 356 361 362
;; live  in  	 7 [sp] 83 112 113 120 123 136 203 427 428 438
;; live  gen 	 356 361 362
;; live  kill	 17 [flags]
(code_label 358 27 359 50 142 "" [2 uses])
(note 359 358 360 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 50 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 361 360 362 50 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 438 [ __res+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 438 [ __res+4 ])
        (nil)))
(insn 362 361 363 50 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 203 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 363 362 364 50 (set (reg:SI 356 [ __insert_left ])
        (zero_extend:SI (reg/v:QI 120 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 120 [ __insert_left ])
        (nil)))
(insn 364 363 365 50 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 356 [ __insert_left ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 356 [ __insert_left ])
        (nil)))
(call_insn 365 364 371 50 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
(insn 371 365 372 50 (set (reg:SI 362 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
(insn 372 371 373 50 (parallel [
            (set (reg:SI 361 [ D.83223 ])
                (plus:SI (reg:SI 362 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 362 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 373 372 376 50 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 361 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 361 [ D.83223 ])
        (nil)))
;;  succ:       52 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428

;; basic block 51, loop depth 2, count 0, freq 23, maybe hot
;;  prev block 50, next block 52, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       107 [21.6%]  (FALLTHRU)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u518(6){ }u519(7){ }u520(16){ }u521(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203 437
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 203
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428 437
;; live  gen 	 203
;; live  kill	
(note 376 373 377 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 377 376 378 51 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 203 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 203 [ __i$_M_node ])
        (nil)))
(call_insn 378 377 28 51 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 28 378 381 51 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg:SI 437 [ __res ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 437 [ __res ])
        (nil)))
;;  succ:       52 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428

;; basic block 52, loop depth 2, count 0, freq 270, maybe hot
;;  prev block 51, next block 53, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       51 [100.0%]  (FALLTHRU)
;;              42 [50.0%]  (FALLTHRU)
;;              41 [50.0%] 
;;              50 [100.0%]  (FALLTHRU)
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u527(6){ }u528(7){ }u529(16){ }u530(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 381 28 382 52 141 "" [1 uses])
(note 382 381 383 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 383 382 384 52 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_351 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/f:SI 203 [ __i$_M_node ])
        (nil)))
(jump_insn 384 383 385 52 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 721)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 721)
;;  succ:       53 [29.0%]  (FALLTHRU)
;;              96 [71.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 427 428

;; basic block 53, loop depth 2, count 0, freq 78, maybe hot
;;  prev block 52, next block 54, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       52 [29.0%]  (FALLTHRU)
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u533(6){ }u534(7){ }u535(16){ }u536(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 136 427 428
;; lr  def 	 17 [flags] 117 187 363 364 365 366 367 448
;; live  in  	 7 [sp] 83 112 113 123 136 427 428
;; live  gen 	 17 [flags] 117 187 363 364 365 366 367 448
;; live  kill	 17 [flags]
(note 385 384 386 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 386 385 387 53 (parallel [
            (set (reg:SI 363)
                (mult:SI (reg:SI 428 [ D.83220+4 ])
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 428 [ D.83220+4 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 387 386 388 53 (parallel [
            (set (reg:SI 364)
                (mult:SI (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
                    (reg:SI 427 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 388 387 389 53 (parallel [
            (set (reg:SI 365)
                (plus:SI (reg:SI 363)
                    (reg:SI 364)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 364)
        (expr_list:REG_DEAD (reg:SI 363)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 389 388 390 53 (parallel [
            (set (reg:DI 366 [ D.83220 ])
                (mult:DI (zero_extend:DI (reg:SI 427 [ D.83220 ]))
                    (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 427 [ D.83220 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 390 389 391 53 (parallel [
            (set (reg:SI 367)
                (plus:SI (reg:SI 365)
                    (subreg:SI (reg:DI 366 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 365)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 391 390 393 53 (set (subreg:SI (reg:DI 366 [ D.83220 ]) 4)
        (reg:SI 367)) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 367)
        (nil)))
(insn 393 391 395 53 (parallel [
            (set (reg/v:DI 117 [ t2 ])
                (minus:DI (reg:DI 113 [ D.83220 ])
                    (reg:DI 366 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 259 {*subdi3_doubleword}
     (expr_list:REG_DEAD (reg:DI 366 [ D.83220 ])
        (expr_list:REG_DEAD (reg:DI 113 [ D.83220 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 395 393 906 53 (set (reg/f:SI 448 [ __i$_M_node ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 906 395 396 53 (set (reg/f:SI 187 [ __i$_M_node ])
        (reg/f:SI 448 [ __i$_M_node ])) -1
     (nil))
(insn 396 906 397 53 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 448 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 397 396 398 53 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 803)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 803)
;;  succ:       54 [91.0%]  (FALLTHRU)
;;              108 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448
;; live  out 	 7 [sp] 83 112 117 123 136 187 448

;; basic block 54, loop depth 2, count 0, freq 71, maybe hot
;;  prev block 53, next block 55, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       53 [91.0%]  (FALLTHRU)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u554(6){ }u555(7){ }u556(16){ }u557(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 186
;; live  in  	 7 [sp] 83 112 117 123 136 187 448
;; live  gen 	 186
;; live  kill	
(note 398 397 889 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 889 398 416 54 (set (reg/f:SI 186 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;;  succ:       55 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 187 448

;; basic block 55, loop depth 3, count 0, freq 790, maybe hot
;;  prev block 54, next block 56, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       54 [100.0%]  (FALLTHRU)
;;              126 [100.0%]  (FALLTHRU)
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u558(6){ }u559(7){ }u560(16){ }u561(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 136 186 187 448
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 416 889 399 55 151 "" [0 uses])
(note 399 416 400 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 400 399 401 55 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 401 400 829 55 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 411)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 411)
;;  succ:       59 [50.0%] 
;;              56 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 187 448

;; basic block 56, loop depth 3, count 0, freq 395, maybe hot
;;  prev block 55, next block 57, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [50.0%]  (FALLTHRU)
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u565(6){ }u566(7){ }u567(16){ }u568(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 136 186 187 448
;; live  gen 	 17 [flags]
;; live  kill	
(note 829 401 402 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 402 829 403 56 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 403 402 830 56 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 853)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 853)
;;  succ:       58 [50.0%] 
;;              57 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 187 448

;; basic block 57, loop depth 3, count 0, freq 198, maybe hot
;;  prev block 56, next block 58, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       56 [50.0%]  (FALLTHRU)
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u572(6){ }u573(7){ }u574(16){ }u575(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 187
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 136 186 187 448
;; live  gen 	 17 [flags]
;; live  kill	
(note 830 403 404 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 404 830 405 57 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 405 404 853 57 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 411)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 411)
;;  succ:       59 [50.0%] 
;;              58 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 187 448

;; basic block 58, loop depth 3, count 0, freq 395, maybe hot
;;  prev block 57, next block 59, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       57 [50.0%]  (FALLTHRU)
;;              56 [50.0%] 
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u579(6){ }u580(7){ }u581(16){ }u582(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 186 187 201
;; live  in  	 7 [sp] 83 112 117 123 136 187 448
;; live  gen 	 186 187 201
;; live  kill	
(code_label 853 405 407 58 199 "" [1 uses])
(note 407 853 408 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 408 407 30 58 (set (reg/f:SI 201 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 30 408 31 58 (set (reg/f:SI 186 [ __i$_M_node ])
        (reg/f:SI 187 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 187 [ __i$_M_node ])
        (nil)))
(insn 31 30 411 58 (set (reg/f:SI 187 [ __i$_M_node ])
        (reg/f:SI 201 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 201 [ __i$_M_node ])
        (nil)))
;;  succ:       60 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 187 448

;; basic block 59, loop depth 3, count 0, freq 395, maybe hot
;;  prev block 58, next block 60, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [50.0%] 
;;              57 [50.0%] 
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u586(6){ }u587(7){ }u588(16){ }u589(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 187
;; live  in  	 7 [sp] 83 112 117 123 136 186 187 448
;; live  gen 	 187
;; live  kill	
(code_label 411 31 412 59 148 "" [2 uses])
(note 412 411 413 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 413 412 414 59 (set (reg/f:SI 187 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       60 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 187 448

;; basic block 60, loop depth 3, count 0, freq 790, maybe hot
;;  prev block 59, next block 126, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       58 [100.0%]  (FALLTHRU)
;;              59 [100.0%]  (FALLTHRU)
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u591(6){ }u592(7){ }u593(16){ }u594(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 136 186 187 448
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 414 413 415 60 150 "" [0 uses])
(note 415 414 417 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 417 415 418 60 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 187 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 418 417 949 60 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 949)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 949)
;;  succ:       126 [91.0%]  (DFS_BACK)
;;              61 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 187 448

;; basic block 126, loop depth 3, count 0, freq 719, maybe hot
;;  prev block 60, next block 61, flags: (NEW, RTL, MODIFIED)
;;  pred:       60 [91.0%]  (DFS_BACK)
;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 7 [sp] 83 112 117 123 136 186 187 448
;; live  gen 	
;; live  kill	
(code_label 949 418 948 126 213 "" [1 uses])
(note 948 949 419 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
;;  succ:       55 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 187 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 187 448

;; basic block 61, loop depth 2, count 0, freq 71, maybe hot
;;  prev block 126, next block 62, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       60 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u597(6){ }u598(7){ }u599(16){ }u600(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 136 186 448
;; live  gen 	 17 [flags]
;; live  kill	
(note 419 948 420 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 420 419 421 61 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 186 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 421 420 422 61 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 662 (nil)))
 -> 685)
;;  succ:       109 [6.6%] 
;;              62 [93.4%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 448

;; basic block 62, loop depth 2, count 0, freq 66, maybe hot
;;  prev block 61, next block 63, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       61 [93.4%]  (FALLTHRU)
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u604(6){ }u605(7){ }u606(16){ }u607(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 186
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 136 186 448
;; live  gen 	 17 [flags]
;; live  kill	
(note 422 421 423 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 423 422 424 62 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 186 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 424 423 832 62 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 685)
;;  succ:       109 [50.0%] 
;;              63 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 448

;; basic block 63, loop depth 2, count 0, freq 33, maybe hot
;;  prev block 62, next block 64, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       62 [50.0%]  (FALLTHRU)
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u611(6){ }u612(7){ }u613(16){ }u614(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 186
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 136 186 448
;; live  gen 	 17 [flags]
;; live  kill	
(note 832 424 425 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 425 832 426 63 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 186 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 426 425 833 63 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 767)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 767)
;;  succ:       119 [50.0%] 
;;              64 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 448

;; basic block 64, loop depth 2, count 0, freq 17, maybe hot
;;  prev block 63, next block 65, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       63 [50.0%]  (FALLTHRU)
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u618(6){ }u619(7){ }u620(16){ }u621(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 186
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 117 123 136 186 448
;; live  gen 	 17 [flags]
;; live  kill	
(note 833 426 427 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 427 833 428 64 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 186 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 428 427 702 64 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 685)
;;  succ:       109 [50.0%] 
;;              119 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186 448
;; live  out 	 7 [sp] 83 112 117 123 136 186 448

;; basic block 65, loop depth 2, count 0, freq 5
;;  prev block 64, next block 66, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       109 [78.4%] 
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u625(6){ }u626(7){ }u627(16){ }u628(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435 436
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 435
;; lr  def 	 17 [flags] 370
;; live  in  	 7 [sp] 83 112 123 136 209 435 436
;; live  gen 	 17 [flags] 370
;; live  kill	
(code_label 702 428 433 65 178 "" [1 uses])
(note 433 702 434 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 434 433 435 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 435 [ __res ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 435 [ __res ])
        (nil)))
(insn 435 434 436 65 (set (reg:QI 370 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(insn 436 435 437 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 370 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 370 [ D.83221 ])
        (nil)))
(jump_insn 437 436 835 65 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 811)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 507 (nil)))
 -> 811)
;;  succ:       71 [5.1%] 
;;              66 [94.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436
;; live  out 	 7 [sp] 83 112 123 136 209 436

;; basic block 66, loop depth 2, count 0, freq 5
;;  prev block 65, next block 67, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       65 [94.9%]  (FALLTHRU)
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u633(6){ }u634(7){ }u635(16){ }u636(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 436
;; lr  def 	 17 [flags] 372
;; live  in  	 7 [sp] 83 112 123 136 209 436
;; live  gen 	 17 [flags] 372
;; live  kill	
(note 835 437 438 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 438 835 439 66 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 436 [ __res+4 ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(insn 439 438 440 66 (set (reg:QI 372 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(insn 440 439 441 66 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 372 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 372 [ D.83221 ])
        (nil)))
(jump_insn 441 440 442 66 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 811)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 534 (nil)))
 -> 811)
;;  succ:       71 [5.3%] 
;;              67 [94.7%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436
;; live  out 	 7 [sp] 83 112 123 136 209 436

;; basic block 67, loop depth 2, count 0, freq 5
;;  prev block 66, next block 68, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       66 [94.7%]  (FALLTHRU)
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u641(6){ }u642(7){ }u643(16){ }u644(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 436
;; lr  def 	 17 [flags] 212 443 444
;; live  in  	 7 [sp] 83 112 123 136 209 436
;; live  gen 	 17 [flags] 212 443 444
;; live  kill	
(note 442 441 443 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 443 442 867 67 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
(insn 867 443 868 67 (set (reg:SI 443 [ MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ])
        (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_241 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 868 867 445 67 (set (reg:SI 444 [+4 ])
        (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_241 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 445 868 446 67 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 444 [+4 ])
            (mem:SI (plus:SI (reg:SI 436 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(jump_insn 446 445 836 67 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 454)
;;  succ:       72 [50.0%] 
;;              68 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443 444
;; live  out 	 7 [sp] 83 112 123 136 209 212 436 443 444

;; basic block 68, loop depth 2, count 0, freq 3
;;  prev block 67, next block 69, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       67 [50.0%]  (FALLTHRU)
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u650(6){ }u651(7){ }u652(16){ }u653(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443 444
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 436 444
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 209 212 436 443 444
;; live  gen 	 17 [flags]
;; live  kill	
(note 836 446 447 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 447 836 448 68 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 444 [+4 ])
            (mem:SI (plus:SI (reg:SI 436 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 444 [+4 ])
        (nil)))
(jump_insn 448 447 837 68 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 451)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 451)
;;  succ:       70 [50.0%] 
;;              69 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443
;; live  out 	 7 [sp] 83 112 123 136 209 212 436 443

;; basic block 69, loop depth 2, count 0, freq 2
;;  prev block 68, next block 70, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       68 [50.0%]  (FALLTHRU)
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u657(6){ }u658(7){ }u659(16){ }u660(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436 443
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 436 443
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 209 212 436 443
;; live  gen 	 17 [flags]
;; live  kill	
(note 837 448 449 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 449 837 450 69 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 443 [ MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ])
            (mem:SI (plus:SI (reg:SI 436 [ __res+4 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 443 [ MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ])
        (nil)))
(jump_insn 450 449 451 69 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 454)
;;  succ:       72 [50.0%] 
;;              70 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436
;; live  out 	 7 [sp] 83 112 123 136 209 212 436

;; basic block 70, loop depth 2, count 0, freq 3
;;  prev block 69, next block 71, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       68 [50.0%] 
;;              69 [50.0%]  (FALLTHRU)
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u664(6){ }u665(7){ }u666(16){ }u667(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 7 [sp] 83 112 123 136 209 436
;; live  gen 	 212
;; live  kill	
(code_label 451 450 838 70 156 "" [1 uses])
(note 838 451 452 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 452 838 811 70 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;  succ:       72 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436
;; live  out 	 7 [sp] 83 112 123 136 209 212 436

;; basic block 71, loop depth 2, count 0, freq 1
;;  prev block 70, next block 72, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       66 [5.3%] 
;;              65 [5.1%] 
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u668(6){ }u669(7){ }u670(16){ }u671(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 436
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 7 [sp] 83 112 123 136 209 436
;; live  gen 	 212
;; live  kill	
(code_label 811 452 810 71 195 "" [2 uses])
(note 810 811 33 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 33 810 454 71 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;  succ:       72 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436
;; live  out 	 7 [sp] 83 112 123 136 209 212 436

;; basic block 72, loop depth 2, count 0, freq 24, maybe hot
;;  prev block 71, next block 73, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       71 [100.0%]  (FALLTHRU)
;;              70 [100.0%]  (FALLTHRU)
;;              67 [50.0%] 
;;              69 [50.0%] 
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u672(6){ }u673(7){ }u674(16){ }u675(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 212 436
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 212 436
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 374 379 380
;; live  in  	 7 [sp] 83 112 123 136 209 212 436
;; live  gen 	 374 379 380
;; live  kill	 17 [flags]
(code_label 454 33 455 72 154 "" [2 uses])
(note 455 454 456 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 456 455 457 72 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 457 456 458 72 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 436 [ __res+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 436 [ __res+4 ])
        (nil)))
(insn 458 457 459 72 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 209 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 459 458 460 72 (set (reg:SI 374 [ __insert_left ])
        (zero_extend:SI (reg/v:QI 212 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 212 [ __insert_left ])
        (nil)))
(insn 460 459 461 72 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 374 [ __insert_left ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 374 [ __insert_left ])
        (nil)))
(call_insn 461 460 467 72 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
(insn 467 461 468 72 (set (reg:SI 380 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
(insn 468 467 469 72 (parallel [
            (set (reg:SI 379 [ D.83223 ])
                (plus:SI (reg:SI 380 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 380 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 469 468 472 72 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 379 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 379 [ D.83223 ])
        (nil)))
;;  succ:       74 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209
;; live  out 	 7 [sp] 83 112 123 136 209

;; basic block 73, loop depth 2, count 0, freq 7, maybe hot
;;  prev block 72, next block 74, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       109 [21.6%]  (FALLTHRU)
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u693(6){ }u694(7){ }u695(16){ }u696(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 435
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 209
;; live  in  	 7 [sp] 83 112 123 136 209 435
;; live  gen 	 209
;; live  kill	
(note 472 469 473 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 473 472 474 73 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 209 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 209 [ __i$_M_node ])
        (nil)))
(call_insn 474 473 34 73 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 34 474 475 73 (set (reg/f:SI 209 [ __i$_M_node ])
        (reg:SI 435 [ __res ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 435 [ __res ])
        (nil)))
;;  succ:       74 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209
;; live  out 	 7 [sp] 83 112 123 136 209

;; basic block 74, loop depth 2, count 0, freq 30, maybe hot
;;  prev block 73, next block 75, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       72 [100.0%]  (FALLTHRU)
;;              73 [100.0%]  (FALLTHRU)
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u702(6){ }u703(7){ }u704(16){ }u705(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 209
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 475 34 476 74 157 "" [0 uses])
(note 476 475 477 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 477 476 478 74 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_368 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/f:SI 209 [ __i$_M_node ])
        (nil)))
(jump_insn 478 477 713 74 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 709)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 709)
;;  succ:       110 [50.0%] 
;;              96 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136
;; live  out 	 7 [sp] 83 112 123 136

;; basic block 75, loop depth 2, count 0, freq 71, maybe hot
;;  prev block 74, next block 76, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       110 [91.0%] 
;;              118 [100.0%]  (FALLTHRU)
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u708(6){ }u709(7){ }u710(16){ }u711(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 181
;; live  in  	 7 [sp] 83 112 123 136 165
;; live  gen 	 181
;; live  kill	
(code_label 713 478 482 75 180 "" [1 uses])
(note 482 713 888 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 888 482 500 75 (set (reg/f:SI 181 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
;;  succ:       76 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 136 165 181

;; basic block 76, loop depth 3, count 0, freq 790, maybe hot
;;  prev block 75, next block 77, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       75 [100.0%]  (FALLTHRU)
;;              125 [100.0%]  (FALLTHRU)
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u712(6){ }u713(7){ }u714(16){ }u715(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 165 181
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 500 888 483 76 162 "" [0 uses])
(note 483 500 484 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 484 483 485 76 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 485 484 840 76 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 495)
;;  succ:       80 [50.0%] 
;;              77 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 136 165 181

;; basic block 77, loop depth 3, count 0, freq 395, maybe hot
;;  prev block 76, next block 78, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       76 [50.0%]  (FALLTHRU)
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u719(6){ }u720(7){ }u721(16){ }u722(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 165 181
;; live  gen 	 17 [flags]
;; live  kill	
(note 840 485 486 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 486 840 487 77 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 487 486 841 77 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 854)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 854)
;;  succ:       79 [50.0%] 
;;              78 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 136 165 181

;; basic block 78, loop depth 3, count 0, freq 198, maybe hot
;;  prev block 77, next block 79, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       77 [50.0%]  (FALLTHRU)
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u726(6){ }u727(7){ }u728(16){ }u729(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 165
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 165 181
;; live  gen 	 17 [flags]
;; live  kill	
(note 841 487 488 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 488 841 489 78 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 489 488 854 78 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 495)
;;  succ:       80 [50.0%] 
;;              79 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 136 165 181

;; basic block 79, loop depth 3, count 0, freq 395, maybe hot
;;  prev block 78, next block 80, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       78 [50.0%]  (FALLTHRU)
;;              77 [50.0%] 
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u733(6){ }u734(7){ }u735(16){ }u736(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 165
;; lr  def 	 165 181 218
;; live  in  	 7 [sp] 83 112 123 136 165
;; live  gen 	 165 181 218
;; live  kill	
(code_label 854 489 491 79 200 "" [1 uses])
(note 491 854 492 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 492 491 36 79 (set (reg/f:SI 218 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 36 492 37 79 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg/f:SI 165 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 165 [ __i$_M_node ])
        (nil)))
(insn 37 36 495 79 (set (reg/f:SI 165 [ __i$_M_node ])
        (reg/f:SI 218 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 218 [ __i$_M_node ])
        (nil)))
;;  succ:       81 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 136 165 181

;; basic block 80, loop depth 3, count 0, freq 395, maybe hot
;;  prev block 79, next block 81, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       76 [50.0%] 
;;              78 [50.0%] 
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u740(6){ }u741(7){ }u742(16){ }u743(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 165
;; lr  def 	 165
;; live  in  	 7 [sp] 83 112 123 136 165 181
;; live  gen 	 165
;; live  kill	
(code_label 495 37 496 80 159 "" [2 uses])
(note 496 495 497 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 497 496 498 80 (set (reg/f:SI 165 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       81 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 136 165 181

;; basic block 81, loop depth 3, count 0, freq 790, maybe hot
;;  prev block 80, next block 125, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       79 [100.0%]  (FALLTHRU)
;;              80 [100.0%]  (FALLTHRU)
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u745(6){ }u746(7){ }u747(16){ }u748(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 165
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 165 181
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 498 497 499 81 161 "" [0 uses])
(note 499 498 501 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 501 499 502 81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 165 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 502 501 947 81 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 947)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 947)
;;  succ:       125 [91.0%]  (DFS_BACK)
;;              82 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 136 165 181

;; basic block 125, loop depth 3, count 0, freq 719, maybe hot
;;  prev block 81, next block 82, flags: (NEW, RTL, MODIFIED)
;;  pred:       81 [91.0%]  (DFS_BACK)
;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 7 [sp] 83 112 123 136 165 181
;; live  gen 	
;; live  kill	
(code_label 947 502 946 125 212 "" [1 uses])
(note 946 947 503 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
;;  succ:       76 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165 181
;; live  out 	 7 [sp] 83 112 123 136 165 181

;; basic block 82, loop depth 2, count 0, freq 71, maybe hot
;;  prev block 125, next block 83, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       81 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u751(6){ }u752(7){ }u753(16){ }u754(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 181
;; live  gen 	 17 [flags]
;; live  kill	
(note 503 946 504 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 504 503 505 82 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 181 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 505 504 506 82 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1040 (nil)))
 -> 724)
;;  succ:       112 [10.4%] 
;;              83 [89.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; live  out 	 7 [sp] 83 112 123 136 181

;; basic block 83, loop depth 2, count 0, freq 66, maybe hot
;;  prev block 82, next block 84, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       82 [89.6%]  (FALLTHRU)
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u758(6){ }u759(7){ }u760(16){ }u761(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 181
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 181
;; live  gen 	 17 [flags]
;; live  kill	
(note 506 505 507 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 507 506 508 83 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 508 507 843 83 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 724)
;;  succ:       112 [50.0%] 
;;              84 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; live  out 	 7 [sp] 83 112 123 136 181

;; basic block 84, loop depth 2, count 0, freq 33, maybe hot
;;  prev block 83, next block 85, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       83 [50.0%]  (FALLTHRU)
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u765(6){ }u766(7){ }u767(16){ }u768(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 181
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 181
;; live  gen 	 17 [flags]
;; live  kill	
(note 843 508 509 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 509 843 510 84 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 510 509 844 84 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 561)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 561)
;;  succ:       95 [50.0%] 
;;              85 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; live  out 	 7 [sp] 83 112 123 136 181

;; basic block 85, loop depth 2, count 0, freq 17, maybe hot
;;  prev block 84, next block 86, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       84 [50.0%]  (FALLTHRU)
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u772(6){ }u773(7){ }u774(16){ }u775(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 181
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 181
;; live  gen 	 17 [flags]
;; live  kill	
(note 844 510 511 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 511 844 512 85 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 512 511 741 85 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 724)
;;  succ:       112 [50.0%] 
;;              95 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; live  out 	 7 [sp] 83 112 123 136 181

;; basic block 86, loop depth 2, count 0, freq 5
;;  prev block 85, next block 87, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       112 [78.4%] 
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u779(6){ }u780(7){ }u781(16){ }u782(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433 434
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 433
;; lr  def 	 17 [flags] 382
;; live  in  	 7 [sp] 83 123 136 181 433 434
;; live  gen 	 17 [flags] 382
;; live  kill	
(code_label 741 512 517 86 182 "" [1 uses])
(note 517 741 518 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(insn 518 517 519 86 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 433 [ __res ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 433 [ __res ])
        (nil)))
(insn 519 518 520 86 (set (reg:QI 382 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(insn 520 519 521 86 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 382 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 382 [ D.83221 ])
        (nil)))
(jump_insn 521 520 846 86 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 817)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 507 (nil)))
 -> 817)
;;  succ:       92 [5.1%] 
;;              87 [94.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434
;; live  out 	 7 [sp] 83 123 136 181 434

;; basic block 87, loop depth 2, count 0, freq 5
;;  prev block 86, next block 88, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       86 [94.9%]  (FALLTHRU)
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u787(6){ }u788(7){ }u789(16){ }u790(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 434
;; lr  def 	 17 [flags] 384
;; live  in  	 7 [sp] 83 123 136 181 434
;; live  gen 	 17 [flags] 384
;; live  kill	
(note 846 521 522 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(insn 522 846 523 87 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 434 [ __res+4 ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(insn 523 522 524 87 (set (reg:QI 384 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(insn 524 523 525 87 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 384 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 384 [ D.83221 ])
        (nil)))
(jump_insn 525 524 526 87 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 817)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 534 (nil)))
 -> 817)
;;  succ:       92 [5.3%] 
;;              88 [94.7%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434
;; live  out 	 7 [sp] 83 123 136 181 434

;; basic block 88, loop depth 2, count 0, freq 5
;;  prev block 87, next block 89, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       87 [94.7%]  (FALLTHRU)
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u795(6){ }u796(7){ }u797(16){ }u798(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181 434
;; lr  def 	 17 [flags] 229 445 446
;; live  in  	 7 [sp] 83 123 136 181 434
;; live  gen 	 17 [flags] 229 445 446
;; live  kill	
(note 526 525 527 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(insn 527 526 869 88 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
(insn 869 527 870 88 (set (reg:SI 445 [ MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ])
        (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_277 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 870 869 529 88 (set (reg:SI 446 [+4 ])
        (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_277 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 529 870 530 88 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 446 [+4 ])
            (mem:SI (plus:SI (reg:SI 434 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(jump_insn 530 529 847 88 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 538)
;;  succ:       93 [50.0%] 
;;              89 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445 446
;; live  out 	 7 [sp] 83 123 136 181 229 434 445 446

;; basic block 89, loop depth 2, count 0, freq 3
;;  prev block 88, next block 90, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       88 [50.0%]  (FALLTHRU)
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u804(6){ }u805(7){ }u806(16){ }u807(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445 446
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 434 446
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 123 136 181 229 434 445 446
;; live  gen 	 17 [flags]
;; live  kill	
(note 847 530 531 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 531 847 532 89 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 446 [+4 ])
            (mem:SI (plus:SI (reg:SI 434 [ __res+4 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 446 [+4 ])
        (nil)))
(jump_insn 532 531 848 89 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 535)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 535)
;;  succ:       91 [50.0%] 
;;              90 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445
;; live  out 	 7 [sp] 83 123 136 181 229 434 445

;; basic block 90, loop depth 2, count 0, freq 2
;;  prev block 89, next block 91, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       89 [50.0%]  (FALLTHRU)
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u811(6){ }u812(7){ }u813(16){ }u814(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434 445
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 434 445
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 123 136 181 229 434 445
;; live  gen 	 17 [flags]
;; live  kill	
(note 848 532 533 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(insn 533 848 534 90 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 445 [ MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ])
            (mem:SI (plus:SI (reg:SI 434 [ __res+4 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 445 [ MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ])
        (nil)))
(jump_insn 534 533 535 90 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 538)
;;  succ:       93 [50.0%] 
;;              91 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434
;; live  out 	 7 [sp] 83 123 136 181 229 434

;; basic block 91, loop depth 2, count 0, freq 3
;;  prev block 90, next block 92, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       89 [50.0%] 
;;              90 [50.0%]  (FALLTHRU)
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u818(6){ }u819(7){ }u820(16){ }u821(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 229
;; live  in  	 7 [sp] 83 123 136 181 434
;; live  gen 	 229
;; live  kill	
(code_label 535 534 849 91 168 "" [1 uses])
(note 849 535 536 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(insn 536 849 817 91 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;  succ:       93 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434
;; live  out 	 7 [sp] 83 123 136 181 229 434

;; basic block 92, loop depth 2, count 0, freq 1
;;  prev block 91, next block 93, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       87 [5.3%] 
;;              86 [5.1%] 
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u822(6){ }u823(7){ }u824(16){ }u825(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 434
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 229
;; live  in  	 7 [sp] 83 123 136 181 434
;; live  gen 	 229
;; live  kill	
(code_label 817 536 816 92 197 "" [2 uses])
(note 816 817 39 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 39 816 538 92 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;  succ:       93 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434
;; live  out 	 7 [sp] 83 123 136 181 229 434

;; basic block 93, loop depth 2, count 0, freq 24, maybe hot
;;  prev block 92, next block 94, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       92 [100.0%]  (FALLTHRU)
;;              91 [100.0%]  (FALLTHRU)
;;              88 [50.0%] 
;;              90 [50.0%] 
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u826(6){ }u827(7){ }u828(16){ }u829(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 229 434
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181 229 434
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 386 391 392
;; live  in  	 7 [sp] 83 123 136 181 229 434
;; live  gen 	 386 391 392
;; live  kill	 17 [flags]
(code_label 538 39 539 93 166 "" [2 uses])
(note 539 538 540 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 540 539 541 93 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 541 540 542 93 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 434 [ __res+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 434 [ __res+4 ])
        (nil)))
(insn 542 541 543 93 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 181 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 543 542 544 93 (set (reg:SI 386 [ __insert_left ])
        (zero_extend:SI (reg/v:QI 229 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 229 [ __insert_left ])
        (nil)))
(insn 544 543 545 93 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 386 [ __insert_left ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 386 [ __insert_left ])
        (nil)))
(call_insn 545 544 551 93 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
(insn 551 545 552 93 (set (reg:SI 392 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
(insn 552 551 553 93 (parallel [
            (set (reg:SI 391 [ D.83223 ])
                (plus:SI (reg:SI 392 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 392 [ MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 553 552 556 93 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 391 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 391 [ D.83223 ])
        (nil)))
;;  succ:       95 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181
;; live  out 	 7 [sp] 83 123 136 181

;; basic block 94, loop depth 2, count 0, freq 7, maybe hot
;;  prev block 93, next block 95, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       112 [21.6%]  (FALLTHRU)
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u847(6){ }u848(7){ }u849(16){ }u850(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 181 433
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 181
;; live  in  	 7 [sp] 83 123 136 181 433
;; live  gen 	 181
;; live  kill	
(note 556 553 557 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(insn 557 556 558 94 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 181 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 181 [ __i$_M_node ])
        (nil)))
(call_insn 558 557 40 94 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 40 558 561 94 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg:SI 433 [ __res ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 433 [ __res ])
        (nil)))
;;  succ:       95 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181
;; live  out 	 7 [sp] 83 123 136 181

;; basic block 95, loop depth 2, count 0, freq 78, maybe hot
;;  prev block 94, next block 96, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       94 [100.0%]  (FALLTHRU)
;;              85 [50.0%]  (FALLTHRU)
;;              84 [50.0%] 
;;              93 [100.0%]  (FALLTHRU)
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u856(6){ }u857(7){ }u858(16){ }u859(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 181
;; lr  def 	 17 [flags] 83
;; live  in  	 7 [sp] 83 123 136 181
;; live  gen 	 83
;; live  kill	 17 [flags]
(code_label 561 40 562 95 165 "" [1 uses])
(note 562 561 563 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(insn 563 562 564 95 (set (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_365 + 24]+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:53 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 181 [ __i$_M_node ])
        (nil)))
(insn 564 563 721 95 (parallel [
            (set (reg/v:SI 83 [ tmp ])
                (plus:SI (reg/v:SI 83 [ tmp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       96 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136
;; live  out 	 7 [sp] 83 123 136

;; basic block 96, loop depth 2, count 0, freq 270, maybe hot
;;  prev block 95, next block 97, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       119 [50.0%]  (FALLTHRU)
;;              95 [100.0%]  (FALLTHRU)
;;              52 [71.0%] 
;;              74 [50.0%]  (FALLTHRU)
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u862(6){ }u863(7){ }u864(16){ }u865(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123
;; lr  def 	 17 [flags] 106 123 450 451
;; live  in  	 7 [sp] 83 123 136
;; live  gen 	 17 [flags] 106 123 450 451
;; live  kill	 17 [flags]
(code_label 721 564 565 96 181 "" [1 uses])
(note 565 721 566 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 566 565 567 96 (set (reg:SI 451 [ j ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
(insn 567 566 568 96 (parallel [
            (set (reg/v:SI 123 [ i ])
                (plus:SI (reg/v:SI 123 [ i ])
                    (reg:SI 451 [ j ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 568 567 569 96 (parallel [
            (set (reg:SI 450)
                (plus:SI (reg:SI 451 [ j ])
                    (reg/v:SI 123 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 569 568 570 96 (parallel [
            (set (reg:SI 106 [ D.83218 ])
                (plus:SI (reg:SI 450)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 570 569 571 96 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 106 [ D.83218 ])
            (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:49 7 {*cmpsi_1}
     (nil))
(jump_insn 571 570 572 96 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 578)
            (pc))) D:\LHX\7.5 contest\t1.cpp:49 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 578)
;;  succ:       97 [91.0%]  (FALLTHRU)
;;              99 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 450 451
;; live  out 	 7 [sp] 83 106 123 136 450 451

;; basic block 97, loop depth 2, count 0, freq 246, maybe hot
;;  prev block 96, next block 98, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       96 [91.0%]  (FALLTHRU)
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u874(6){ }u875(7){ }u876(16){ }u877(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 189
;; live  in  	 7 [sp] 83 106 123 136 450
;; live  gen 	 189
;; live  kill	
(note 572 571 574 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(insn 574 572 791 97 (set (reg/f:SI 189 [ __i$_M_node ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       31 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 106 123 136 189 450
;; live  out 	 7 [sp] 83 106 123 136 189 450

;; basic block 98, loop depth 1, count 0, freq 2
;;  prev block 97, next block 99, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       29 [9.0%] 
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u879(6){ }u880(7){ }u881(16){ }u882(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 83
;; live  in  	 7 [sp] 451
;; live  gen 	 83
;; live  kill	
(code_label 791 574 790 98 189 "" [1 uses])
(note 790 791 41 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 41 790 578 98 (set (reg/v:SI 83 [ tmp ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:47 90 {*movsi_internal}
     (nil))
;;  succ:       99 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 451
;; live  out 	 7 [sp] 83 451

;; basic block 99, loop depth 1, count 0, freq 27, maybe hot
;;  prev block 98, next block 100, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       96 [9.0%]  (LOOP_EXIT)
;;              98 [100.0%]  (FALLTHRU)
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u883(6){ }u884(7){ }u885(16){ }u886(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  def 	 17 [flags] 252
;; live  in  	 7 [sp] 83 451
;; live  gen 	 17 [flags] 252
;; live  kill	
(code_label 578 41 579 99 134 "" [1 uses])
(note 579 578 580 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 580 579 581 99 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:56 90 {*movsi_internal}
     (nil))
(insn 581 580 582 99 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 252 [ D.83218 ])
            (reg/v:SI 83 [ tmp ]))) D:\LHX\7.5 contest\t1.cpp:56 7 {*cmpsi_1}
     (nil))
(jump_insn 582 581 583 99 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 597)
            (pc))) D:\LHX\7.5 contest\t1.cpp:56 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 597)
;;  succ:       100 [29.0%]  (FALLTHRU)
;;              101 [71.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 252 451
;; live  out 	 7 [sp] 83 252 451

;; basic block 100, loop depth 1, count 0, freq 8, maybe hot
;;  prev block 99, next block 101, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       99 [29.0%]  (FALLTHRU)
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u890(6){ }u891(7){ }u892(16){ }u893(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 456
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 252 397 398 449 451
;; live  in  	 7 [sp] 83
;; live  gen 	 2 [cx] 7 [sp] 252 397 398 449 451
;; live  kill	 17 [flags]
(note 583 582 584 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 584 583 587 100 (set (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])
        (reg/v:SI 83 [ tmp ])) D:\LHX\7.5 contest\t1.cpp:57 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 83 [ tmp ])
        (nil)))
(insn 587 584 588 100 (set (reg/f:SI 397 [ num.D.72607._M_impl._M_start ])
        (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 num.D.72607._M_impl._M_start+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 90 {*movsi_internal}
     (nil))
(insn 588 587 969 100 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
        (reg/f:SI 397 [ num.D.72607._M_impl._M_start ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 397 [ num.D.72607._M_impl._M_start ])
        (nil)))
(insn 969 588 590 100 (set (reg/f:SI 398)
        (reg/f:SI 456)) D:\LHX\7.5 contest\t1.cpp:58 -1
     (nil))
(insn 590 969 591 100 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 456)) D:\LHX\7.5 contest\t1.cpp:58 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 398)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))
(insn 591 590 592 100 (set (reg:SI 2 cx)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:\LHX\7.5 contest\t1.cpp:58 90 {*movsi_internal}
     (nil))
(call_insn 592 591 593 100 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE9push_backERKi") [flags 0x3]  <function_decl 06ec8400 push_back>) [0 push_back S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:\LHX\7.5 contest\t1.cpp:58 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 593 592 594 100 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:58 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 594 593 901 100 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 901 594 902 100 (set (reg:SI 449 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) -1
     (nil))
(insn 902 901 597 100 (set (reg:SI 451 [ j ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) -1
     (nil))
;;  succ:       103 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451
;; live  out 	 7 [sp] 252 449 451

;; basic block 101, loop depth 1, count 0, freq 19, maybe hot
;;  prev block 100, next block 102, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       99 [71.0%] 
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u909(6){ }u910(7){ }u911(16){ }u912(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 252 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 252
;; lr  def 	 17 [flags] 449
;; live  in  	 7 [sp] 83 252 451
;; live  gen 	 17 [flags] 449
;; live  kill	
(code_label 597 902 598 101 171 "" [1 uses])
(note 598 597 903 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(insn 903 598 599 101 (set (reg:SI 449 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) -1
     (nil))
(insn 599 903 600 101 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ tmp ])
            (reg:SI 252 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:60 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 83 [ tmp ])
        (nil)))
(jump_insn 600 599 601 101 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 608)
            (pc))) D:\LHX\7.5 contest\t1.cpp:60 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8629 (nil)))
 -> 608)
;;  succ:       102 [13.7%]  (FALLTHRU)
;;              103 [86.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451
;; live  out 	 7 [sp] 252 449 451

;; basic block 102, loop depth 1, count 0, freq 3
;;  prev block 101, next block 103, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       101 [13.7%]  (FALLTHRU)
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u916(6){ }u917(7){ }u918(16){ }u919(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 456
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 252 399 449 451
;; live  in  	 7 [sp]
;; live  gen 	 2 [cx] 7 [sp] 252 399 449 451
;; live  kill	 17 [flags]
(note 601 600 968 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(insn 968 601 603 102 (set (reg/f:SI 399)
        (reg/f:SI 456)) D:\LHX\7.5 contest\t1.cpp:60 -1
     (nil))
(insn 603 968 604 102 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 456)) D:\LHX\7.5 contest\t1.cpp:60 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 399)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))
(insn 604 603 605 102 (set (reg:SI 2 cx)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:\LHX\7.5 contest\t1.cpp:60 90 {*movsi_internal}
     (nil))
(call_insn 605 604 606 102 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE9push_backERKi") [flags 0x3]  <function_decl 06ec8400 push_back>) [0 push_back S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:\LHX\7.5 contest\t1.cpp:60 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 606 605 607 102 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:60 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 607 606 904 102 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 904 607 905 102 (set (reg:SI 449 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) -1
     (nil))
(insn 905 904 608 102 (set (reg:SI 451 [ j ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) -1
     (nil))
;;  succ:       103 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451
;; live  out 	 7 [sp] 252 449 451

;; basic block 103, loop depth 1, count 0, freq 92, maybe hot
;;  prev block 102, next block 124, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       122 [71.0%] 
;;              100 [100.0%]  (FALLTHRU)
;;              101 [86.3%] 
;;              102 [100.0%]  (FALLTHRU)
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u931(6){ }u932(7){ }u933(16){ }u934(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252 449 451
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449 451
;; lr  def 	 17 [flags] 102 125
;; live  in  	 7 [sp] 252 449 451
;; live  gen 	 17 [flags] 102 125
;; live  kill	 17 [flags]
(code_label 608 905 609 103 130 "" [2 uses])
(note 609 608 611 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(insn 611 609 612 103 (parallel [
            (set (reg:SI 125 [ D.83218 ])
                (plus:SI (reg:SI 451 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:45 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 451 [ j ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
                    (const_int 1 [0x1]))
                (nil)))))
(insn 612 611 892 103 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
        (reg:SI 125 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 892 612 615 103 (set (reg:SI 102 [ D.83218 ])
        (reg:SI 449 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:45 -1
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])
        (nil)))
(insn 615 892 616 103 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 449 [ D.83218 ])
            (reg:SI 125 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:45 7 {*cmpsi_1}
     (nil))
(jump_insn 616 615 945 103 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 945)
            (pc))) D:\LHX\7.5 contest\t1.cpp:45 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 945)
;;  succ:       124 [91.0%]  (DFS_BACK)
;;              104 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 125 252 449
;; live  out 	 7 [sp] 102 125 252 449

;; basic block 124, loop depth 1, count 0, freq 84, maybe hot
;;  prev block 103, next block 104, flags: (NEW, RTL, MODIFIED)
;;  pred:       103 [91.0%]  (DFS_BACK)
;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 125 252 449
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 7 [sp] 102 125 252 449
;; live  gen 	
;; live  kill	
(code_label 945 616 944 124 211 "" [1 uses])
(note 944 945 617 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
;;  succ:       122 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 125 252 449
;; live  out 	 7 [sp] 102 125 252 449

;; basic block 104, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 124, next block 105, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       103 [9.0%]  (FALLTHRU,LOOP_EXIT)
;;              21 [100.0%]  (FALLTHRU)
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u943(6){ }u944(7){ }u945(16){ }u946(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 129 132 403 404 406 409 410 412
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 252
;; live  gen 	 0 [ax] 17 [flags] 129 132 403 404 406 409 410 412
;; live  kill	 17 [flags]
(code_label 617 944 618 104 129 "" [0 uses])
(note 618 617 621 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
(insn 621 618 622 104 (set (reg/f:SI 404 [ MEM[(int * *)&num + 4B] ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
(insn 622 621 623 104 (parallel [
            (set (reg:SI 403 [ D.83218 ])
                (minus:SI (reg/f:SI 404 [ MEM[(int * *)&num + 4B] ])
                    (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(int * *)&num]+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_DEAD (reg/f:SI 404 [ MEM[(int * *)&num + 4B] ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 623 622 624 104 (parallel [
            (set (reg:SI 406 [ D.83218 ])
                (ashiftrt:SI (reg:SI 403 [ D.83218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 403 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:SI (reg:SI 403 [ D.83218 ])
                    (const_int 4 [0x4]))
                (nil)))))
(insn 624 623 625 104 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 406 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:62 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 406 [ D.83218 ])
        (nil)))
(insn 625 624 626 104 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 252 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:62 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 252 [ D.83218 ])
        (nil)))
(insn 626 625 627 104 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*LC0") [flags 0x2]  <var_decl 07609ae0 *LC0>)) D:\LHX\7.5 contest\t1.cpp:62 90 {*movsi_internal}
     (nil))
(call_insn 627 626 629 104 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZL6printfPKcz") [flags 0x3]  <function_decl 018c8600 printf>) [0 printf S1 A8])
            (const_int 12 [0xc]))) D:\LHX\7.5 contest\t1.cpp:62 648 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (nil)))))
(insn 629 627 631 104 (set (reg/f:SI 129 [ D.83222 ])
        (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(int * *)&num]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 631 629 632 104 (set (reg/f:SI 410 [ MEM[(int * *)&num + 4B] ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
(insn 632 631 633 104 (parallel [
            (set (reg:SI 409 [ D.83218 ])
                (minus:SI (reg/f:SI 410 [ MEM[(int * *)&num + 4B] ])
                    (reg/f:SI 129 [ D.83222 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_DEAD (reg/f:SI 410 [ MEM[(int * *)&num + 4B] ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 633 632 42 104 (parallel [
            (set (reg:SI 412 [ D.83218 ])
                (ashiftrt:SI (reg:SI 409 [ D.83218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 409 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:SI (reg:SI 409 [ D.83218 ])
                    (const_int 4 [0x4]))
                (nil)))))
(insn 42 633 634 104 (set (reg/v:SI 132 [ i ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (nil))
(insn 634 42 635 104 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 412 [ D.83218 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:63 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 412 [ D.83218 ])
        (nil)))
(jump_insn 635 634 650 104 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 650)
            (pc))) D:\LHX\7.5 contest\t1.cpp:63 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 650)
;;  succ:       105 [91.0%] 
;;              120 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132

;; basic block 105, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 104, next block 121, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       104 [91.0%] 
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u977(6){ }u978(7){ }u979(16){ }u980(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; live  gen 	
;; live  kill	
(code_label 650 635 642 105 174 "" [1 uses])
(note 642 650 939 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
;;  succ:       121 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132

;; basic block 121, loop depth 1, count 0, freq 92, maybe hot
;;  prev block 105, next block 123, flags: (NEW, RTL, MODIFIED)
;;  pred:       105 [100.0%]  (FALLTHRU)
;;              123 [100.0%]  (FALLTHRU)
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 129 132 414 417 418 420
;; live  in  	 129 132
;; live  gen 	 0 [ax] 17 [flags] 129 132 414 417 418 420
;; live  kill	 17 [flags]
(code_label 939 642 938 121 208 "" [0 uses])
(note 938 939 643 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
(insn 643 938 644 121 (set (reg:SI 414 [ *_120 ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 132 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:SI 129 [ D.83222 ])) [21 *_120+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 129 [ D.83222 ])
        (nil)))
(insn 644 643 645 121 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 414 [ *_120 ])) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 414 [ *_120 ])
        (nil)))
(insn 645 644 646 121 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*LC1") [flags 0x2]  <var_decl 07609b40 *LC1>)) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (nil))
(call_insn 646 645 647 121 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZL6printfPKcz") [flags 0x3]  <function_decl 018c8600 printf>) [0 printf S1 A8])
            (const_int 8 [0x8]))) D:\LHX\7.5 contest\t1.cpp:63 648 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 647 646 649 121 (parallel [
            (set (reg/v:SI 132 [ i ])
                (plus:SI (reg/v:SI 132 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:63 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 649 647 652 121 (set (reg/f:SI 129 [ D.83222 ])
        (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(int * *)&num]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 652 649 653 121 (set (reg/f:SI 418 [ MEM[(int * *)&num + 4B] ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
(insn 653 652 654 121 (parallel [
            (set (reg:SI 417 [ D.83218 ])
                (minus:SI (reg/f:SI 418 [ MEM[(int * *)&num + 4B] ])
                    (reg/f:SI 129 [ D.83222 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_DEAD (reg/f:SI 418 [ MEM[(int * *)&num + 4B] ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 654 653 655 121 (parallel [
            (set (reg:SI 420 [ D.83218 ])
                (ashiftrt:SI (reg:SI 417 [ D.83218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 417 [ D.83218 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:SI (reg:SI 417 [ D.83218 ])
                    (const_int 4 [0x4]))
                (nil)))))
(insn 655 654 656 121 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 132 [ i ])
            (reg:SI 420 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:63 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 420 [ D.83218 ])
        (nil)))
(jump_insn 656 655 943 121 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 943)
            (pc))) D:\LHX\7.5 contest\t1.cpp:63 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 943)
;;  succ:       123 [91.0%]  (DFS_BACK)
;;              120 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; live  out 	 129 132

;; basic block 123, loop depth 1, count 0, freq 84, maybe hot
;;  prev block 121, next block 106, flags: (NEW, RTL, MODIFIED)
;;  pred:       121 [91.0%]  (DFS_BACK)
;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 129 132
;; live  gen 	
;; live  kill	
(code_label 943 656 942 123 210 "" [1 uses])
(note 942 943 793 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
;;  succ:       121 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129 132
;; live  out 	 129 132

;; basic block 106, loop depth 2, count 0, freq 24, maybe hot
;;  prev block 123, next block 107, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       31 [9.0%] 
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u999(6){ }u1000(7){ }u1001(16){ }u1002(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 203
;; live  in  	 7 [sp] 83 112 113 123 136 427 428
;; live  gen 	 203
;; live  kill	
(code_label 793 942 792 106 190 "" [1 uses])
(note 792 793 887 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(insn 887 792 661 106 (set (reg/f:SI 203 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;;  succ:       107 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428

;; basic block 107, loop depth 2, count 0, freq 156, maybe hot
;;  prev block 106, next block 108, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       106 [100.0%]  (FALLTHRU)
;;              39 [6.7%] 
;;              40 [50.0%] 
;;              42 [50.0%] 
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u1008(6){ }u1009(7){ }u1010(16){ }u1011(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 203
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 203 258 421 437 438
;; live  in  	 7 [sp] 83 112 113 123 136 203 427 428
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 17 [flags] 203 258 421 437 438
;; live  kill	 17 [flags]
(code_label 661 887 662 107 135 "" [3 uses])
(note 662 661 663 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(insn 663 662 664 107 (set (reg/v:SI 258 [ __pos ])
        (reg/f:SI 203 [ __i$_M_node ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 203 [ __i$_M_node ])
        (nil)))
(insn 664 663 665 107 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(call_insn 665 664 666 107 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 666 665 667 107 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 667 666 668 107 (set (mem:DI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_205 + 16B].first+0 S8 A64])
        (reg/v:DI 112 [ t1 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 89 {*movdi_internal}
     (nil))
(insn 668 667 669 107 (set (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_205 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 669 668 670 107 (parallel [
            (set (reg/f:SI 421 [ D.83232 ])
                (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 670 669 671 107 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 421 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 421 [ D.83232 ])
        (nil)))
(insn 671 670 672 107 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 258 [ __pos ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 258 [ __pos ])
        (nil)))
(insn 672 671 673 107 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(call_insn 673 672 674 107 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
(insn 674 673 871 107 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 871 674 872 107 (set (reg:SI 437 [ __res ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 872 871 679 107 (set (reg:SI 438 [ __res+4 ])
        (reg:SI 1 dx [+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [+4 ])
        (nil)))
(insn 679 872 680 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 438 [ __res+4 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 680 679 803 107 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 678)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7837 (nil)))
 -> 678)
;;  succ:       43 [78.4%] 
;;              51 [21.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 113 123 136 203 427 428 437 438
;; live  out 	 7 [sp] 83 112 113 123 136 203 427 428 437 438

;; basic block 108, loop depth 2, count 0, freq 7, maybe hot
;;  prev block 107, next block 109, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       53 [9.0%] 
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u1039(6){ }u1040(7){ }u1041(16){ }u1042(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 186
;; live  in  	 7 [sp] 83 112 117 123 136
;; live  gen 	 186
;; live  kill	
(code_label 803 680 802 108 193 "" [1 uses])
(note 802 803 886 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
(insn 886 802 685 108 (set (reg/f:SI 186 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;;  succ:       109 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186
;; live  out 	 7 [sp] 83 112 117 123 136 186

;; basic block 109, loop depth 2, count 0, freq 45, maybe hot
;;  prev block 108, next block 110, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       108 [100.0%]  (FALLTHRU)
;;              61 [6.6%] 
;;              62 [50.0%] 
;;              64 [50.0%] 
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u1048(6){ }u1049(7){ }u1050(16){ }u1051(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 117 123 136 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 186
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 209 422 435 436
;; live  in  	 7 [sp] 83 112 117 123 136 186
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 17 [flags] 209 422 435 436
;; live  kill	 17 [flags]
(code_label 685 886 686 109 147 "" [3 uses])
(note 686 685 688 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
(insn 688 686 689 109 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(call_insn 689 688 690 109 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 690 689 691 109 (set (reg/f:SI 209 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 691 690 692 109 (set (mem:DI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_241 + 16B].first+0 S8 A64])
        (reg/v:DI 117 [ t2 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 117 [ t2 ])
        (nil)))
(insn 692 691 693 109 (set (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_241 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 693 692 694 109 (parallel [
            (set (reg/f:SI 422 [ D.83232 ])
                (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 694 693 695 109 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 422 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 422 [ D.83232 ])
        (nil)))
(insn 695 694 696 109 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 186 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 186 [ __i$_M_node ])
        (nil)))
(insn 696 695 697 109 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(call_insn 697 696 698 109 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
(insn 698 697 873 109 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 873 698 874 109 (set (reg:SI 435 [ __res ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 874 873 703 109 (set (reg:SI 436 [ __res+4 ])
        (reg:SI 1 dx [+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [+4 ])
        (nil)))
(insn 703 874 704 109 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 436 [ __res+4 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 704 703 709 109 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 702)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7837 (nil)))
 -> 702)
;;  succ:       65 [78.4%] 
;;              73 [21.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 209 435 436
;; live  out 	 7 [sp] 83 112 123 136 209 435 436

;; basic block 110, loop depth 2, count 0, freq 39, maybe hot
;;  prev block 109, next block 111, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       74 [50.0%] 
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u1079(6){ }u1080(7){ }u1081(16){ }u1082(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 165
;; live  in  	 7 [sp] 83 112 123 136
;; live  gen 	 17 [flags] 165
;; live  kill	
(code_label 709 704 710 110 158 "" [1 uses])
(note 710 709 712 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
(insn 712 710 714 110 (set (reg/f:SI 165 [ __i$_M_node ])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 714 712 715 110 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 165 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 715 714 718 110 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 713)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 713)
;;  succ:       75 [91.0%] 
;;              111 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165
;; live  out 	 7 [sp] 83 112 123 136 165

;; basic block 111, loop depth 2, count 0, freq 4
;;  prev block 110, next block 112, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       110 [9.0%]  (FALLTHRU)
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u1086(6){ }u1087(7){ }u1088(16){ }u1089(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 181
;; live  in  	 7 [sp] 83 112 123 136
;; live  gen 	 181
;; live  kill	
(note 718 715 885 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
(insn 885 718 724 111 (set (reg/f:SI 181 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;;  succ:       112 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; live  out 	 7 [sp] 83 112 123 136 181

;; basic block 112, loop depth 2, count 0, freq 45, maybe hot
;;  prev block 111, next block 113, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       111 [100.0%]  (FALLTHRU)
;;              82 [10.4%] 
;;              83 [50.0%] 
;;              85 [50.0%] 
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u1095(6){ }u1096(7){ }u1097(16){ }u1098(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 181
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 181
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 181 254 424 433 434
;; live  in  	 7 [sp] 83 112 123 136 181
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 17 [flags] 181 254 424 433 434
;; live  kill	 17 [flags]
(code_label 724 885 725 112 163 "" [3 uses])
(note 725 724 726 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
(insn 726 725 727 112 (set (reg/v:SI 254 [ __pos ])
        (reg/f:SI 181 [ __i$_M_node ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 181 [ __i$_M_node ])
        (nil)))
(insn 727 726 728 112 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(call_insn 728 727 729 112 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 729 728 730 112 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 730 729 731 112 (set (mem:DI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_277 + 16B].first+0 S8 A64])
        (reg/v:DI 112 [ t1 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 112 [ t1 ])
        (nil)))
(insn 731 730 732 112 (set (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_277 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 732 731 733 112 (parallel [
            (set (reg/f:SI 424 [ D.83232 ])
                (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 733 732 734 112 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 424 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 424 [ D.83232 ])
        (nil)))
(insn 734 733 735 112 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 254 [ __pos ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 254 [ __pos ])
        (nil)))
(insn 735 734 736 112 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(call_insn 736 735 737 112 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
(insn 737 736 875 112 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 875 737 876 112 (set (reg:SI 433 [ __res ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 876 875 742 112 (set (reg:SI 434 [ __res+4 ])
        (reg:SI 1 dx [+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [+4 ])
        (nil)))
(insn 742 876 743 112 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 434 [ __res+4 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 743 742 780 112 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 741)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7837 (nil)))
 -> 741)
;;  succ:       86 [78.4%] 
;;              94 [21.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 123 136 181 433 434
;; live  out 	 7 [sp] 83 123 136 181 433 434

;; basic block 113, loop depth 0, count 0, freq 1
;;  prev block 112, next block 114, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%] 
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u1126(6){ }u1127(7){ }u1128(16){ }u1129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 429 430
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; live  gen 	 429 430
;; live  kill	
(code_label 780 743 779 113 186 "" [1 uses])
(note 779 780 877 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
(insn 877 779 878 113 (set (reg:SI 429 [ flag ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (nil))
(insn 878 877 748 113 (set (reg:SI 430 [ flag+4 ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (nil))
;;  succ:       114 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430

;; basic block 114, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 113, next block 115, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       113 [100.0%]  (FALLTHRU)
;;              5 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u1130(6){ }u1131(7){ }u1132(16){ }u1133(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 159
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 429 430
;; live  gen 	 159
;; live  kill	
(code_label 748 878 749 114 115 "" [0 uses])
(note 749 748 6 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
(insn 6 749 783 114 (set (reg/v:DI 159 [ re ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:13 89 {*movdi_internal}
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159 429 430
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 159 429 430

;; basic block 115, loop depth 1, count 0, freq 81, maybe hot
;;  prev block 114, next block 116, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [9.0%] 
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u1134(6){ }u1135(7){ }u1136(16){ }u1137(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 431 432
;; live  in  	 87 167
;; live  gen 	 431 432
;; live  kill	
(code_label 783 6 782 115 187 "" [1 uses])
(note 782 783 879 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
(insn 879 782 880 115 (set (reg:SI 431 [ flag ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (nil))
(insn 880 879 752 115 (set (reg:SI 432 [ flag+4 ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (nil))
;;  succ:       116 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432
;; live  out 	 87 167 431 432

;; basic block 116, loop depth 1, count 0, freq 900, maybe hot
;;  prev block 115, next block 117, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       115 [100.0%]  (FALLTHRU)
;;              12 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u1138(6){ }u1139(7){ }u1140(16){ }u1141(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 431 432
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 175
;; live  in  	 87 167 431 432
;; live  gen 	 175
;; live  kill	
(code_label 752 880 753 116 120 "" [0 uses])
(note 753 752 10 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
(insn 10 753 756 116 (set (reg/v:DI 175 [ re ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:13 89 {*movdi_internal}
     (nil))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 167 175 431 432
;; live  out 	 87 167 175 431 432

;; basic block 117, loop depth 0, count 0, freq 0
;;  prev block 116, next block 118, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [1.0%] 
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u1142(6){ }u1143(7){ }u1144(16){ }u1145(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 756 10 757 117 119 "" [1 uses])
(note 757 756 758 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
(insn 758 757 769 117 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 118, loop depth 2, count 0, freq 0
;;  prev block 117, next block 119, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       119 [50.0%] 
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u1147(6){ }u1148(7){ }u1149(16){ }u1150(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 448
;; lr  def 	 165
;; live  in  	 7 [sp] 83 112 123 136 448
;; live  gen 	 165
;; live  kill	
(code_label 769 758 762 118 185 "" [1 uses])
(note 762 769 891 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
(insn 891 762 767 118 (set (reg/f:SI 165 [ __i$_M_node ])
        (reg/f:SI 448 [ __i$_M_node ])) -1
     (expr_list:REG_DEAD (reg/f:SI 448 [ __i$_M_node ])
        (expr_list:REG_EQUAL (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                        (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])
            (nil))))
;;  succ:       75 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 165
;; live  out 	 7 [sp] 83 112 123 136 165

;; basic block 119, loop depth 2, count 0, freq 33, maybe hot
;;  prev block 118, next block 120, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       64 [50.0%]  (FALLTHRU)
;;              63 [50.0%] 
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u1152(6){ }u1153(7){ }u1154(16){ }u1155(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 186 448
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 83 112 123 136 186 448
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 767 891 768 119 153 "" [1 uses])
(note 768 767 770 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
(insn 770 768 771 119 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 186 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_347 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/f:SI 186 [ __i$_M_node ])
        (nil)))
(jump_insn 771 770 778 119 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 769)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 769)
;;  succ:       118 [50.0%] 
;;              96 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 112 123 136 448
;; live  out 	 7 [sp] 83 112 123 136 448

;; basic block 120, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 119, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       121 [9.0%]  (FALLTHRU,LOOP_EXIT)
;;              104 [9.0%]  (FALLTHRU)
;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u1158(6){ }u1159(7){ }u1160(16){ }u1161(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(note 778 771 776 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
(insn 776 778 777 120 (set (reg/i:SI 0 ax)
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:64 90 {*movsi_internal}
     (nil))
(insn 777 776 0 120 (use (reg/i:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:64 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function (static initializers for D:\LHX\7.5 contest\t1.cpp) (_GLOBAL__sub_I_s, funcdef_no=6112, decl_uid=80904, symbol_order=4233) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns


(static initializers for D:\LHX\7.5 contest\t1.cpp)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp]
;;  ref usage 	r0={5d} r1={5d} r2={6d,1u} r6={1d,2u} r7={1d,12u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,1u} r17={4d} r18={4d} r19={4d} r20={1d,2u} r21={5d} r22={5d} r23={5d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={5d} r30={5d} r31={5d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} 
;;    total ref usage 312{294d,18u,0e} in 16{12 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 2 [cx]
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 035d1180 __ioinit>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 90 {*movsi_internal}
     (nil))
(call_insn 6 5 7 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8ios_base4InitC1Ev") [flags 0x43]  <function_decl 032bbb80 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 641 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (nil))
    (expr_list:SI (use (reg:SI 2 cx))
        (nil)))
(insn 7 6 8 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref:SI ("__tcf_0") [flags 0x3]  <function_decl 0737aa00 __tcf_0>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 90 {*movsi_internal}
     (nil))
(call_insn 8 7 10 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 0737aa80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 648 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 10 8 12 2 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))) [20 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_color+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 90 {*movsi_internal}
     (nil))
(insn 12 10 14 2 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_parent+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 90 {*movsi_internal}
     (nil))
(insn 14 12 16 2 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree_impl *)&s]._M_node_count+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 90 {*movsi_internal}
     (nil))
(insn 16 14 18 2 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 12 [0xc]))) [6 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_left+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:484 90 {*movsi_internal}
     (nil))
(insn 18 16 19 2 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 16 [0x10]))) [6 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_right+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:485 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 83)
        (nil)))
(insn 19 18 20 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref:SI ("__tcf_1") [flags 0x3]  <function_decl 0737ac80 __tcf_1>)) D:\LHX\7.5 contest\t1.cpp:20 90 {*movsi_internal}
     (nil))
(call_insn 20 19 22 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 0737aa80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) D:\LHX\7.5 contest\t1.cpp:20 648 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 22 20 24 2 (set (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(struct _Vector_impl *)&num]._M_start+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 90 {*movsi_internal}
     (nil))
(insn 24 22 26 2 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(struct _Vector_impl *)&num]._M_finish+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 90 {*movsi_internal}
     (nil))
(insn 26 24 27 2 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Vector_impl *)&num]._M_end_of_storage+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 88)
        (nil)))
(insn 27 26 28 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref:SI ("__tcf_2") [flags 0x3]  <function_decl 0737ad00 __tcf_2>)) D:\LHX\7.5 contest\t1.cpp:23 90 {*movsi_internal}
     (nil))
(call_insn 28 27 0 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 0737aa80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) D:\LHX\7.5 contest\t1.cpp:23 648 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

