

================================================================
== Vitis HLS Report for 'LinearImageFilter'
================================================================
* Date:           Fri May 24 13:04:30 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        work
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_LinearImageFilter_Pipeline_ker_cols_fu_254  |LinearImageFilter_Pipeline_ker_cols  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- img_rows     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + img_cols    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ ker_rows  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    644|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       12|   11|    5426|   5615|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    337|    -|
|Register         |        -|    -|    1126|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       12|   11|    6552|   6596|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|    5|       6|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |grp_LinearImageFilter_Pipeline_ker_cols_fu_254  |LinearImageFilter_Pipeline_ker_cols  |        0|   8|  1235|  2081|    0|
    |control_s_axi_U                                 |control_s_axi                        |        0|   0|   354|   568|    0|
    |image_in_m_axi_U                                |image_in_m_axi                       |        4|   0|   830|   734|    0|
    |image_out_m_axi_U                               |image_out_m_axi                      |        4|   0|   830|   734|    0|
    |kernel_m_axi_U                                  |kernel_m_axi                         |        4|   0|   830|   734|    0|
    |mul_32s_32s_32_2_1_U29                          |mul_32s_32s_32_2_1                   |        0|   3|   165|    50|    0|
    |udiv_32ns_32ns_30_36_seq_1_U32                  |udiv_32ns_32ns_30_36_seq_1           |        0|   0|   394|   238|    0|
    |udiv_32ns_32ns_32_36_seq_1_U30                  |udiv_32ns_32ns_32_36_seq_1           |        0|   0|   394|   238|    0|
    |udiv_32ns_32ns_32_36_seq_1_U31                  |udiv_32ns_32ns_32_36_seq_1           |        0|   0|   394|   238|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                     |       12|  11|  5426|  5615|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_378_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln53_fu_505_p2   |         +|   0|  0|  39|          32|          32|
    |col_1_fu_471_p2      |         +|   0|  0|  39|          32|          32|
    |i_1_fu_388_p2        |         +|   0|  0|  39|          32|           1|
    |newCol_2_fu_328_p2   |         +|   0|  0|  37|          30|           2|
    |newRow_4_fu_310_p2   |         +|   0|  0|  37|          30|           2|
    |newRow_fu_394_p2     |         +|   0|  0|  39|          32|          32|
    |out_idx_fu_492_p2    |         +|   0|  0|  37|          30|          30|
    |row_3_fu_369_p2      |         +|   0|  0|  39|          32|          32|
    |add_fu_359_p2        |         -|   0|  0|  39|          32|          32|
    |icmp_ln28_fu_354_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln30_fu_364_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln34_fu_383_p2  |      icmp|   0|  0|  39|          32|          32|
    |ult42_fu_436_p2      |      icmp|   0|  0|  39|          32|          32|
    |ult_fu_415_p2        |      icmp|   0|  0|  39|          32|          32|
    |newRow_1_fu_447_p3   |    select|   0|  0|  30|           1|          30|
    |newRow_3_fu_420_p3   |    select|   0|  0|  31|           1|           1|
    |rev43_fu_441_p2      |       xor|   0|  0|   2|           1|           2|
    |rev_fu_476_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 644|         478|         422|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  229|         53|    1|         53|
    |col_reg_208         |    9|          2|   32|         64|
    |i_reg_220           |    9|          2|   32|         64|
    |image_in_ARVALID    |    9|          2|    1|          2|
    |image_in_RREADY     |    9|          2|    1|          2|
    |image_out_blk_n_AW  |    9|          2|    1|          2|
    |image_out_blk_n_B   |    9|          2|    1|          2|
    |image_out_blk_n_W   |    9|          2|    1|          2|
    |kernel_ARVALID      |    9|          2|    1|          2|
    |kernel_RREADY       |    9|          2|    1|          2|
    |phi_mul_reg_243     |    9|          2|   32|         64|
    |row_fu_130          |    9|          2|   32|         64|
    |sum_reg_231         |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  337|         77|  168|        387|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |add_ln34_reg_654                                             |  32|   0|   32|          0|
    |add_reg_646                                                  |  32|   0|   32|          0|
    |ap_CS_fsm                                                    |  52|   0|   52|          0|
    |col_1_reg_697                                                |  32|   0|   32|          0|
    |col_reg_208                                                  |  32|   0|   32|          0|
    |cols_read_reg_572                                            |  32|   0|   32|          0|
    |div_cast_reg_613                                             |  31|   0|   32|          1|
    |div_reg_608                                                  |  31|   0|   31|          0|
    |empty_43_reg_672                                             |  30|   0|   30|          0|
    |grp_LinearImageFilter_Pipeline_ker_cols_fu_254_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_662                                                  |  32|   0|   32|          0|
    |i_reg_220                                                    |  32|   0|   32|          0|
    |image_in_offset_read_reg_587                                 |  32|   0|   32|          0|
    |image_out_offset_read_reg_592                                |  32|   0|   32|          0|
    |kernel_dim_read_reg_560                                      |  32|   0|   32|          0|
    |kernel_offset_read_reg_567                                   |  32|   0|   32|          0|
    |mul35_i_reg_633                                              |  29|   0|   30|          1|
    |mul_i_reg_623                                                |  29|   0|   30|          1|
    |newCol_2_reg_628                                             |  30|   0|   30|          0|
    |newRow_1_reg_687                                             |  30|   0|   30|          0|
    |newRow_4_reg_618                                             |  30|   0|   30|          0|
    |newRow_reg_667                                               |  32|   0|   32|          0|
    |padding_read_reg_542                                         |   8|   0|    8|          0|
    |phi_mul_reg_243                                              |  32|   0|   32|          0|
    |rev_reg_702                                                  |   1|   0|    1|          0|
    |row_2_reg_638                                                |  32|   0|   32|          0|
    |row_fu_130                                                   |  32|   0|   32|          0|
    |rows_read_reg_579                                            |  32|   0|   32|          0|
    |stride_col_read_reg_547                                      |  32|   0|   32|          0|
    |stride_row_read_reg_554                                      |  32|   0|   32|          0|
    |sum_reg_231                                                  |  32|   0|   32|          0|
    |tmp_reg_677                                                  |   1|   0|    1|          0|
    |trunc_ln1_reg_730                                            |  30|   0|   30|          0|
    |trunc_ln48_reg_692                                           |  30|   0|   30|          0|
    |trunc_ln52_reg_725                                           |  30|   0|   30|          0|
    |trunc_ln7_reg_603                                            |  30|   0|   30|          0|
    |udiv_ln52_1_reg_715                                          |  32|   0|   32|          0|
    |udiv_ln52_2_reg_720                                          |  30|   0|   30|          0|
    |udiv_ln52_reg_710                                            |  32|   0|   32|          0|
    |ult_reg_682                                                  |   1|   0|    1|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |1126|   0| 1129|          3|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_control_AWVALID     |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_AWREADY     |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_AWADDR      |   in|    7|       s_axi|            control|        scalar|
|s_axi_control_WVALID      |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_WREADY      |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_WDATA       |   in|   32|       s_axi|            control|        scalar|
|s_axi_control_WSTRB       |   in|    4|       s_axi|            control|        scalar|
|s_axi_control_ARVALID     |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_ARREADY     |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_ARADDR      |   in|    7|       s_axi|            control|        scalar|
|s_axi_control_RVALID      |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_RREADY      |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_RDATA       |  out|   32|       s_axi|            control|        scalar|
|s_axi_control_RRESP       |  out|    2|       s_axi|            control|        scalar|
|s_axi_control_BVALID      |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_BREADY      |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_BRESP       |  out|    2|       s_axi|            control|        scalar|
|ap_clk                    |   in|    1|  ap_ctrl_hs|  LinearImageFilter|  return value|
|ap_rst_n                  |   in|    1|  ap_ctrl_hs|  LinearImageFilter|  return value|
|interrupt                 |  out|    1|  ap_ctrl_hs|  LinearImageFilter|  return value|
|m_axi_image_out_AWVALID   |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWREADY   |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWADDR    |  out|   32|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWID      |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWLEN     |  out|    8|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWSIZE    |  out|    3|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWBURST   |  out|    2|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWLOCK    |  out|    2|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWCACHE   |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWPROT    |  out|    3|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWQOS     |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWREGION  |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWUSER    |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_WVALID    |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_WREADY    |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_WDATA     |  out|   32|       m_axi|          image_out|       pointer|
|m_axi_image_out_WSTRB     |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_WLAST     |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_WID       |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_WUSER     |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARVALID   |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARREADY   |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARADDR    |  out|   32|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARID      |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARLEN     |  out|    8|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARSIZE    |  out|    3|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARBURST   |  out|    2|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARLOCK    |  out|    2|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARCACHE   |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARPROT    |  out|    3|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARQOS     |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARREGION  |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARUSER    |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_RVALID    |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_RREADY    |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_RDATA     |   in|   32|       m_axi|          image_out|       pointer|
|m_axi_image_out_RLAST     |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_RID       |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_RUSER     |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_RRESP     |   in|    2|       m_axi|          image_out|       pointer|
|m_axi_image_out_BVALID    |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_BREADY    |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_BRESP     |   in|    2|       m_axi|          image_out|       pointer|
|m_axi_image_out_BID       |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_BUSER     |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_in_AWVALID    |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWREADY    |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWADDR     |  out|   32|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWID       |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWLEN      |  out|    8|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWSIZE     |  out|    3|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWBURST    |  out|    2|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWLOCK     |  out|    2|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWCACHE    |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWPROT     |  out|    3|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWQOS      |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWREGION   |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWUSER     |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_WVALID     |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_WREADY     |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_WDATA      |  out|   32|       m_axi|           image_in|       pointer|
|m_axi_image_in_WSTRB      |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_WLAST      |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_WID        |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_WUSER      |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARVALID    |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARREADY    |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARADDR     |  out|   32|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARID       |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARLEN      |  out|    8|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARSIZE     |  out|    3|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARBURST    |  out|    2|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARLOCK     |  out|    2|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARCACHE    |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARPROT     |  out|    3|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARQOS      |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARREGION   |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARUSER     |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_RVALID     |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_RREADY     |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_RDATA      |   in|   32|       m_axi|           image_in|       pointer|
|m_axi_image_in_RLAST      |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_RID        |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_RUSER      |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_RRESP      |   in|    2|       m_axi|           image_in|       pointer|
|m_axi_image_in_BVALID     |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_BREADY     |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_BRESP      |   in|    2|       m_axi|           image_in|       pointer|
|m_axi_image_in_BID        |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_BUSER      |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_kernel_AWVALID      |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWREADY      |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWADDR       |  out|   32|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWID         |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWLEN        |  out|    8|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWSIZE       |  out|    3|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWBURST      |  out|    2|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWLOCK       |  out|    2|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWCACHE      |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWPROT       |  out|    3|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWQOS        |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWREGION     |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWUSER       |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_WVALID       |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_WREADY       |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_WDATA        |  out|   32|       m_axi|             kernel|       pointer|
|m_axi_kernel_WSTRB        |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_WLAST        |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_WID          |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_WUSER        |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARVALID      |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARREADY      |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARADDR       |  out|   32|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARID         |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARLEN        |  out|    8|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARSIZE       |  out|    3|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARBURST      |  out|    2|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARLOCK       |  out|    2|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARCACHE      |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARPROT       |  out|    3|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARQOS        |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARREGION     |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARUSER       |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_RVALID       |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_RREADY       |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_RDATA        |   in|   32|       m_axi|             kernel|       pointer|
|m_axi_kernel_RLAST        |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_RID          |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_RUSER        |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_RRESP        |   in|    2|       m_axi|             kernel|       pointer|
|m_axi_kernel_BVALID       |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_BREADY       |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_BRESP        |   in|    2|       m_axi|             kernel|       pointer|
|m_axi_kernel_BID          |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_BUSER        |   in|    1|       m_axi|             kernel|       pointer|
+--------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 8 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 53 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%padding_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %padding"   --->   Operation 54 'read' 'padding_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%stride_col_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stride_col"   --->   Operation 55 'read' 'stride_col_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%stride_row_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stride_row"   --->   Operation 56 'read' 'stride_row_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%kernel_dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %kernel_dim"   --->   Operation 57 'read' 'kernel_dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%kernel_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %kernel_offset"   --->   Operation 58 'read' 'kernel_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %cols"   --->   Operation 59 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %rows"   --->   Operation 60 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%image_in_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_in_offset"   --->   Operation 61 'read' 'image_in_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%image_out_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_out_offset"   --->   Operation 62 'read' 'image_out_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sum_2_loc = alloca i32 1"   --->   Operation 63 'alloca' 'sum_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 64 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln7_1 = trunc i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 65 'trunc' 'trunc_ln7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 66 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 10000000, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_out"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 10000000, void @empty_2, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_in"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 1000, void @empty_3, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out_offset, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_15, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_7, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out_offset, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_7, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in_offset, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_15, void @empty_9, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_7, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in_offset, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_7, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_15, void @empty_21, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_15, void @empty_22, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_offset, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_15, void @empty_11, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_7, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_offset, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_7, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel_dim"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_dim, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_15, void @empty_12, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_dim, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stride_row"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride_row, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_15, void @empty_13, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride_row, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stride_col"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride_col, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_15, void @empty_14, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride_col, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %padding"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %padding, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_15, void @empty_16, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %padding, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_15, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%div = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %kernel_dim_read, i32 1, i32 31"   --->   Operation 98 'partselect' 'div' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%div_cast = zext i31 %div"   --->   Operation 99 'zext' 'div_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (2.49ns)   --->   "%newRow_4 = add i30 %trunc_ln7_1, i30 1073741823" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 100 'add' 'newRow_4' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%empty = trunc i32 %rows_read"   --->   Operation 101 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mul_i = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %empty, i1 0"   --->   Operation 102 'bitconcatenate' 'mul_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (2.49ns)   --->   "%newCol_2 = add i30 %trunc_ln7, i30 1073741823" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 103 'add' 'newCol_2' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%empty_42 = trunc i32 %cols_read"   --->   Operation 104 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mul35_i = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %empty_42, i1 0"   --->   Operation 105 'bitconcatenate' 'mul35_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 0, i32 %row" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 106 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.cond" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 107 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%row_2 = load i32 %row" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 108 'load' 'row_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (2.55ns)   --->   "%icmp_ln28 = icmp_ult  i32 %row_2, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 109 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.end38, void %img_cols" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 110 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 111 'specloopname' 'specloopname_ln28' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (2.55ns)   --->   "%add = sub i32 %row_2, i32 %div_cast" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 112 'sub' 'add' <Predicate = (icmp_ln28)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (1.58ns)   --->   "%br_ln30 = br void %for.cond1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:30]   --->   Operation 113 'br' 'br_ln30' <Predicate = (icmp_ln28)> <Delay = 1.58>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:56]   --->   Operation 114 'ret' 'ret_ln56' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%col = phi i32 0, void %img_cols, i32 %col_1, void %for.inc33.loopexit"   --->   Operation 115 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (2.55ns)   --->   "%icmp_ln30 = icmp_ult  i32 %col, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:30]   --->   Operation 116 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc36, void %ker_rows" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:30]   --->   Operation 117 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:30]   --->   Operation 118 'specloopname' 'specloopname_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.58ns)   --->   "%br_ln34 = br void %ker_cols" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 119 'br' 'br_ln34' <Predicate = (icmp_ln30)> <Delay = 1.58>
ST_3 : Operation 120 [1/1] (2.55ns)   --->   "%row_3 = add i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 120 'add' 'row_3' <Predicate = (!icmp_ln30)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %row_3, i32 %row" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 121 'store' 'store_ln28' <Predicate = (!icmp_ln30)> <Delay = 1.58>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.cond" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 122 'br' 'br_ln28' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.81>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%i = phi i32 0, void %ker_rows, i32 %i_1, void %ker_cols.split"   --->   Operation 123 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%sum = phi i32 0, void %ker_rows, i32 %sum_2_loc_load, void %ker_cols.split"   --->   Operation 124 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 0, void %ker_rows, i32 %add_ln34, void %ker_cols.split" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 125 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (2.55ns)   --->   "%add_ln34 = add i32 %phi_mul, i32 %kernel_dim_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 126 'add' 'add_ln34' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (2.55ns)   --->   "%icmp_ln34 = icmp_eq  i32 %i, i32 %kernel_dim_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 127 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (2.55ns)   --->   "%i_1 = add i32 %i, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 128 'add' 'i_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %ker_cols.split, void %for.inc33.loopexit" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 129 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (2.55ns)   --->   "%newRow = add i32 %i, i32 %add" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 130 'add' 'newRow' <Predicate = (!icmp_ln34)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%empty_43 = trunc i32 %newRow" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 131 'trunc' 'empty_43' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%empty_44 = trunc i32 %newRow" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 132 'trunc' 'empty_44' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newRow, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 133 'bitselect' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (2.55ns)   --->   "%ult = icmp_ult  i32 %newRow, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 134 'icmp' 'ult' <Predicate = (!icmp_ln34)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.73ns)   --->   "%newRow_3 = select i1 %tmp, i31 0, i31 %empty_44" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 135 'select' 'newRow_3' <Predicate = (!icmp_ln34)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%newRow_3_cast4 = zext i31 %newRow_3" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 136 'zext' 'newRow_3_cast4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node newRow_1)   --->   "%empty_45 = trunc i31 %newRow_3" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 137 'trunc' 'empty_45' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (2.55ns)   --->   "%ult42 = icmp_ult  i32 %newRow_3_cast4, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 138 'icmp' 'ult42' <Predicate = (!icmp_ln34)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node newRow_1)   --->   "%rev43 = xor i1 %ult42, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 139 'xor' 'rev43' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%newRow_1 = select i1 %rev43, i30 %newRow_4, i30 %empty_45" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 140 'select' 'newRow_1' <Predicate = (!icmp_ln34)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %phi_mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 141 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 142 [36/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 142 'udiv' 'udiv_ln52' <Predicate = (icmp_ln34)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [36/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 143 'udiv' 'udiv_ln52_1' <Predicate = (icmp_ln34)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [36/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 144 'udiv' 'udiv_ln52_2' <Predicate = (icmp_ln34)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (2.55ns)   --->   "%col_1 = add i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:30]   --->   Operation 145 'add' 'col_1' <Predicate = (icmp_ln34)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.34>
ST_5 : Operation 146 [1/1] (0.97ns)   --->   "%rev = xor i1 %ult, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 146 'xor' 'rev' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [2/2] (4.37ns)   --->   "%call_ln30 = call void @LinearImageFilter_Pipeline_ker_cols, i32 %sum, i32 %kernel, i32 %image_in, i32 %kernel_dim_read, i8 %padding_read, i32 %col, i31 %div, i32 %cols_read, i1 %tmp, i1 %rev, i30 %newRow_1, i30 %empty_43, i30 %trunc_ln7, i32 %image_in_offset_read, i30 %trunc_ln48, i32 %kernel_offset_read, i30 %newCol_2, i32 %newRow, i32 %rows_read, i30 %mul_i, i30 %mul35_i, i32 %sum_2_loc" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:30]   --->   Operation 147 'call' 'call_ln30' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 148 [1/2] (0.00ns)   --->   "%call_ln30 = call void @LinearImageFilter_Pipeline_ker_cols, i32 %sum, i32 %kernel, i32 %image_in, i32 %kernel_dim_read, i8 %padding_read, i32 %col, i31 %div, i32 %cols_read, i1 %tmp, i1 %rev, i30 %newRow_1, i30 %empty_43, i30 %trunc_ln7, i32 %image_in_offset_read, i30 %trunc_ln48, i32 %kernel_offset_read, i30 %newCol_2, i32 %newRow, i32 %rows_read, i30 %mul_i, i30 %mul35_i, i32 %sum_2_loc" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:30]   --->   Operation 148 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 149 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%sum_2_loc_load = load i32 %sum_2_loc"   --->   Operation 150 'load' 'sum_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln34 = br void %ker_cols" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 151 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 4.13>
ST_8 : Operation 152 [35/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 152 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [35/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 153 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [35/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 154 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 4.13>
ST_9 : Operation 155 [34/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 155 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [34/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 156 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [34/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 157 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 4.13>
ST_10 : Operation 158 [33/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 158 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [33/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 159 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [33/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 160 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 4.13>
ST_11 : Operation 161 [32/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 161 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [32/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 162 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [32/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 163 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 4.13>
ST_12 : Operation 164 [31/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 164 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [31/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 165 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [31/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 166 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 4.13>
ST_13 : Operation 167 [30/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 167 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [30/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 168 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [30/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 169 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 4.13>
ST_14 : Operation 170 [29/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 170 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [29/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 171 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [29/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 172 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 4.13>
ST_15 : Operation 173 [28/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 173 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [28/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 174 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [28/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 175 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 4.13>
ST_16 : Operation 176 [27/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 176 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 177 [27/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 177 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [27/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 178 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 4.13>
ST_17 : Operation 179 [26/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 179 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [26/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 180 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 181 [26/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 181 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 4.13>
ST_18 : Operation 182 [25/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 182 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [25/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 183 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [25/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 184 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 4.13>
ST_19 : Operation 185 [24/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 185 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 186 [24/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 186 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 187 [24/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 187 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 4.13>
ST_20 : Operation 188 [23/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 188 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 189 [23/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 189 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 190 [23/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 190 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 4.13>
ST_21 : Operation 191 [22/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 191 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 192 [22/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 192 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 193 [22/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 193 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 4.13>
ST_22 : Operation 194 [21/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 194 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 195 [21/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 195 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 196 [21/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 196 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 4.13>
ST_23 : Operation 197 [20/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 197 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 198 [20/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 198 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 199 [20/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 199 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 4.13>
ST_24 : Operation 200 [19/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 200 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 201 [19/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 201 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 202 [19/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 202 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 4.13>
ST_25 : Operation 203 [18/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 203 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 204 [18/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 204 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 205 [18/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 205 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 4.13>
ST_26 : Operation 206 [17/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 206 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 207 [17/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 207 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 208 [17/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 208 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 4.13>
ST_27 : Operation 209 [16/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 209 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 210 [16/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 210 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 211 [16/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 211 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 4.13>
ST_28 : Operation 212 [15/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 212 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 213 [15/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 213 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 214 [15/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 214 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 4.13>
ST_29 : Operation 215 [14/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 215 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 216 [14/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 216 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 217 [14/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 217 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 4.13>
ST_30 : Operation 218 [13/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 218 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 219 [13/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 219 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 220 [13/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 220 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 4.13>
ST_31 : Operation 221 [12/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 221 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 222 [12/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 222 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 223 [12/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 223 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 4.13>
ST_32 : Operation 224 [11/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 224 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 225 [11/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 225 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 226 [11/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 226 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 29> <Delay = 4.13>
ST_33 : Operation 227 [10/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 227 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 228 [10/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 228 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 229 [10/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 229 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 4.13>
ST_34 : Operation 230 [9/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 230 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 231 [9/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 231 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 232 [9/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 232 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 4.13>
ST_35 : Operation 233 [8/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 233 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 234 [8/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 234 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 235 [8/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 235 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 32> <Delay = 4.13>
ST_36 : Operation 236 [7/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 236 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 237 [7/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 237 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 238 [7/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 238 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 33> <Delay = 4.13>
ST_37 : Operation 239 [6/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 239 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 240 [6/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 240 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 241 [6/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 241 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 34> <Delay = 4.13>
ST_38 : Operation 242 [5/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 242 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 243 [5/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 243 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 244 [5/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 244 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 35> <Delay = 4.13>
ST_39 : Operation 245 [4/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 245 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 246 [4/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 246 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 247 [4/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 247 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 36> <Delay = 4.13>
ST_40 : Operation 248 [3/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 248 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 249 [3/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 249 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 250 [3/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 250 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 37> <Delay = 4.13>
ST_41 : Operation 251 [2/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 251 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 252 [2/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 252 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 253 [2/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 253 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 38> <Delay = 4.13>
ST_42 : Operation 254 [1/36] (4.13ns)   --->   "%udiv_ln52 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 254 'udiv' 'udiv_ln52' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 255 [1/36] (4.13ns)   --->   "%udiv_ln52_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 255 'udiv' 'udiv_ln52_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 256 [1/36] (4.13ns)   --->   "%udiv_ln52_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 256 'udiv' 'udiv_ln52_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 39> <Delay = 6.91>
ST_43 : Operation 257 [2/2] (6.91ns)   --->   "%mul_ln52 = mul i32 %udiv_ln52_1, i32 %udiv_ln52" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 257 'mul' 'mul_ln52' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 40> <Delay = 6.91>
ST_44 : Operation 258 [1/2] (6.91ns)   --->   "%mul_ln52 = mul i32 %udiv_ln52_1, i32 %udiv_ln52" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 258 'mul' 'mul_ln52' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i32 %mul_ln52" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 259 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>

State 45 <SV = 41> <Delay = 5.04>
ST_45 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln52_1 = trunc i30 %udiv_ln52_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52]   --->   Operation 260 'trunc' 'trunc_ln52_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 261 [1/1] (2.49ns)   --->   "%out_idx = add i30 %trunc_ln52, i30 %trunc_ln52_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:53]   --->   Operation 261 'add' 'out_idx' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %out_idx, i2 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:53]   --->   Operation 262 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 263 [1/1] (2.55ns)   --->   "%add_ln53 = add i32 %shl_ln, i32 %image_out_offset_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:53]   --->   Operation 263 'add' 'add_ln53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln53, i32 2, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:53]   --->   Operation 264 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 46 <SV = 42> <Delay = 7.30>
ST_46 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i30 %trunc_ln1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:53]   --->   Operation 265 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 266 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr i32 %image_out, i32 %sext_ln53" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:53]   --->   Operation 266 'getelementptr' 'image_out_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 267 [1/1] (7.30ns)   --->   "%image_out_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %image_out_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:53]   --->   Operation 267 'writereq' 'image_out_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 43> <Delay = 7.30>
ST_47 : Operation 268 [1/1] (0.00ns)   --->   "%bitcast_ln53 = bitcast i32 %sum" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:53]   --->   Operation 268 'bitcast' 'bitcast_ln53' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 269 [1/1] (7.30ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %image_out_addr, i32 %bitcast_ln53, i4 15" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:53]   --->   Operation 269 'write' 'write_ln53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 44> <Delay = 7.30>
ST_48 : Operation 270 [5/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:53]   --->   Operation 270 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 45> <Delay = 7.30>
ST_49 : Operation 271 [4/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:53]   --->   Operation 271 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 46> <Delay = 7.30>
ST_50 : Operation 272 [3/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:53]   --->   Operation 272 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 47> <Delay = 7.30>
ST_51 : Operation 273 [2/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:53]   --->   Operation 273 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 48> <Delay = 7.30>
ST_52 : Operation 274 [1/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:53]   --->   Operation 274 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.cond1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:30]   --->   Operation 275 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_out_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride_row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ padding]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row                   (alloca        ) [ 01111111111111111111111111111111111111111111111111111]
padding_read          (read          ) [ 00111111111111111111111111111111111111111111111111111]
stride_col_read       (read          ) [ 00111111111111111111111111111111111111111111111111111]
stride_row_read       (read          ) [ 00111111111111111111111111111111111111111111111111111]
kernel_dim_read       (read          ) [ 00111111111111111111111111111111111111111111111111111]
kernel_offset_read    (read          ) [ 00111111111111111111111111111111111111111111111111111]
cols_read             (read          ) [ 00111111111111111111111111111111111111111111111111111]
rows_read             (read          ) [ 00111111111111111111111111111111111111111111111111111]
image_in_offset_read  (read          ) [ 00111111111111111111111111111111111111111111111111111]
image_out_offset_read (read          ) [ 00111111111111111111111111111111111111111111111111111]
sum_2_loc             (alloca        ) [ 00111111111111111111111111111111111111111111111111111]
trunc_ln7             (trunc         ) [ 00111111111111111111111111111111111111111111111111111]
trunc_ln7_1           (trunc         ) [ 00000000000000000000000000000000000000000000000000000]
spectopmodule_ln7     (spectopmodule ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000000000000000000000000000000000000000]
div                   (partselect    ) [ 00111111111111111111111111111111111111111111111111111]
div_cast              (zext          ) [ 00111111111111111111111111111111111111111111111111111]
newRow_4              (add           ) [ 00111111111111111111111111111111111111111111111111111]
empty                 (trunc         ) [ 00000000000000000000000000000000000000000000000000000]
mul_i                 (bitconcatenate) [ 00111111111111111111111111111111111111111111111111111]
newCol_2              (add           ) [ 00111111111111111111111111111111111111111111111111111]
empty_42              (trunc         ) [ 00000000000000000000000000000000000000000000000000000]
mul35_i               (bitconcatenate) [ 00111111111111111111111111111111111111111111111111111]
store_ln28            (store         ) [ 00000000000000000000000000000000000000000000000000000]
br_ln28               (br            ) [ 00000000000000000000000000000000000000000000000000000]
row_2                 (load          ) [ 00011111111111111111111111111111111111111111111111111]
icmp_ln28             (icmp          ) [ 00111111111111111111111111111111111111111111111111111]
br_ln28               (br            ) [ 00000000000000000000000000000000000000000000000000000]
specloopname_ln28     (specloopname  ) [ 00000000000000000000000000000000000000000000000000000]
add                   (sub           ) [ 00011111111111111111111111111111111111111111111111111]
br_ln30               (br            ) [ 00111111111111111111111111111111111111111111111111111]
ret_ln56              (ret           ) [ 00000000000000000000000000000000000000000000000000000]
col                   (phi           ) [ 00011111111111111111111111111111111111111110000000000]
icmp_ln30             (icmp          ) [ 00111111111111111111111111111111111111111111111111111]
br_ln30               (br            ) [ 00000000000000000000000000000000000000000000000000000]
specloopname_ln30     (specloopname  ) [ 00000000000000000000000000000000000000000000000000000]
br_ln34               (br            ) [ 00111111111111111111111111111111111111111111111111111]
row_3                 (add           ) [ 00000000000000000000000000000000000000000000000000000]
store_ln28            (store         ) [ 00000000000000000000000000000000000000000000000000000]
br_ln28               (br            ) [ 00000000000000000000000000000000000000000000000000000]
i                     (phi           ) [ 00001000000000000000000000000000000000000000000000000]
sum                   (phi           ) [ 00001110111111111111111111111111111111111111111100000]
phi_mul               (phi           ) [ 00001000000000000000000000000000000000000000000000000]
add_ln34              (add           ) [ 00111111111111111111111111111111111111111111111111111]
icmp_ln34             (icmp          ) [ 00111111111111111111111111111111111111111111111111111]
i_1                   (add           ) [ 00111111111111111111111111111111111111111111111111111]
br_ln34               (br            ) [ 00000000000000000000000000000000000000000000000000000]
newRow                (add           ) [ 00000110000000000000000000000000000000000000000000000]
empty_43              (trunc         ) [ 00000110000000000000000000000000000000000000000000000]
empty_44              (trunc         ) [ 00000000000000000000000000000000000000000000000000000]
tmp                   (bitselect     ) [ 00000110000000000000000000000000000000000000000000000]
ult                   (icmp          ) [ 00000100000000000000000000000000000000000000000000000]
newRow_3              (select        ) [ 00000000000000000000000000000000000000000000000000000]
newRow_3_cast4        (zext          ) [ 00000000000000000000000000000000000000000000000000000]
empty_45              (trunc         ) [ 00000000000000000000000000000000000000000000000000000]
ult42                 (icmp          ) [ 00000000000000000000000000000000000000000000000000000]
rev43                 (xor           ) [ 00000000000000000000000000000000000000000000000000000]
newRow_1              (select        ) [ 00000110000000000000000000000000000000000000000000000]
trunc_ln48            (trunc         ) [ 00000110000000000000000000000000000000000000000000000]
col_1                 (add           ) [ 00110000111111111111111111111111111111111111111111111]
rev                   (xor           ) [ 00000010000000000000000000000000000000000000000000000]
call_ln30             (call          ) [ 00000000000000000000000000000000000000000000000000000]
specloopname_ln34     (specloopname  ) [ 00000000000000000000000000000000000000000000000000000]
sum_2_loc_load        (load          ) [ 00111111111111111111111111111111111111111111111111111]
br_ln34               (br            ) [ 00111111111111111111111111111111111111111111111111111]
udiv_ln52             (udiv          ) [ 00000000000000000000000000000000000000000001100000000]
udiv_ln52_1           (udiv          ) [ 00000000000000000000000000000000000000000001100000000]
udiv_ln52_2           (udiv          ) [ 00000000000000000000000000000000000000000001110000000]
mul_ln52              (mul           ) [ 00000000000000000000000000000000000000000000000000000]
trunc_ln52            (trunc         ) [ 00000000000000000000000000000000000000000000010000000]
trunc_ln52_1          (trunc         ) [ 00000000000000000000000000000000000000000000000000000]
out_idx               (add           ) [ 00000000000000000000000000000000000000000000000000000]
shl_ln                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000]
add_ln53              (add           ) [ 00000000000000000000000000000000000000000000000000000]
trunc_ln1             (partselect    ) [ 00000000000000000000000000000000000000000000001000000]
sext_ln53             (sext          ) [ 00000000000000000000000000000000000000000000000000000]
image_out_addr        (getelementptr ) [ 00000000000000000000000000000000000000000000000111111]
image_out_addr_req    (writereq      ) [ 00000000000000000000000000000000000000000000000000000]
bitcast_ln53          (bitcast       ) [ 00000000000000000000000000000000000000000000000000000]
write_ln53            (write         ) [ 00000000000000000000000000000000000000000000000000000]
image_out_addr_resp   (writeresp     ) [ 00000000000000000000000000000000000000000000000000000]
br_ln30               (br            ) [ 00111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="image_out_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="image_in_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rows">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cols">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_dim">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_dim"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stride_row">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride_row"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stride_col">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride_col"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="padding">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LinearImageFilter_Pipeline_ker_cols"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="row_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sum_2_loc_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_2_loc/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="padding_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="padding_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="stride_col_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_col_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="stride_row_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_row_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="kernel_dim_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_dim_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="kernel_offset_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_offset_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="cols_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="rows_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="image_in_offset_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_offset_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="image_out_offset_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="41"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_out_offset_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_writeresp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="image_out_addr_req/46 image_out_addr_resp/48 "/>
</bind>
</comp>

<comp id="199" class="1004" name="write_ln53_write_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="1"/>
<pin id="202" dir="0" index="2" bw="32" slack="0"/>
<pin id="203" dir="0" index="3" bw="1" slack="0"/>
<pin id="204" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/47 "/>
</bind>
</comp>

<comp id="208" class="1005" name="col_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="col_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="32" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="i_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="i_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="231" class="1005" name="sum_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="sum_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="243" class="1005" name="phi_mul_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="phi_mul_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="32" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_LinearImageFilter_Pipeline_ker_cols_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="1"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="258" dir="0" index="3" bw="32" slack="0"/>
<pin id="259" dir="0" index="4" bw="32" slack="4"/>
<pin id="260" dir="0" index="5" bw="8" slack="4"/>
<pin id="261" dir="0" index="6" bw="32" slack="2"/>
<pin id="262" dir="0" index="7" bw="31" slack="4"/>
<pin id="263" dir="0" index="8" bw="32" slack="4"/>
<pin id="264" dir="0" index="9" bw="1" slack="1"/>
<pin id="265" dir="0" index="10" bw="1" slack="0"/>
<pin id="266" dir="0" index="11" bw="30" slack="1"/>
<pin id="267" dir="0" index="12" bw="30" slack="1"/>
<pin id="268" dir="0" index="13" bw="30" slack="4"/>
<pin id="269" dir="0" index="14" bw="32" slack="4"/>
<pin id="270" dir="0" index="15" bw="30" slack="1"/>
<pin id="271" dir="0" index="16" bw="32" slack="4"/>
<pin id="272" dir="0" index="17" bw="30" slack="4"/>
<pin id="273" dir="0" index="18" bw="32" slack="1"/>
<pin id="274" dir="0" index="19" bw="32" slack="4"/>
<pin id="275" dir="0" index="20" bw="30" slack="4"/>
<pin id="276" dir="0" index="21" bw="30" slack="4"/>
<pin id="277" dir="0" index="22" bw="32" slack="4"/>
<pin id="278" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="0" index="1" bw="32" slack="1"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln52/43 "/>
</bind>
</comp>

<comp id="288" class="1004" name="trunc_ln7_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln7_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="div_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="31" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="0" index="3" bw="6" slack="0"/>
<pin id="301" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="div_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="31" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div_cast/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="newRow_4_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="30" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newRow_4/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="empty_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="mul_i_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="30" slack="0"/>
<pin id="322" dir="0" index="1" bw="29" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul_i/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="newCol_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="30" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newCol_2/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="empty_42_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_42/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="mul35_i_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="30" slack="0"/>
<pin id="340" dir="0" index="1" bw="29" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul35_i/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln28_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="row_2_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_2/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln28_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="1"/>
<pin id="357" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="31" slack="1"/>
<pin id="362" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="add/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln30_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="2"/>
<pin id="367" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="row_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="371" dir="0" index="1" bw="32" slack="2"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_3/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln28_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="2"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln34_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="3"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln34_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="3"/>
<pin id="386" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="newRow_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="2"/>
<pin id="397" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newRow/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="empty_43_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_43/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="empty_44_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_44/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="0" index="2" bw="6" slack="0"/>
<pin id="411" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="ult_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="3"/>
<pin id="418" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="newRow_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="31" slack="0"/>
<pin id="423" dir="0" index="2" bw="31" slack="0"/>
<pin id="424" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_3/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="newRow_3_cast4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="31" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newRow_3_cast4/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="empty_45_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="31" slack="0"/>
<pin id="434" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_45/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="ult42_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="3"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult42/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="rev43_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev43/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="newRow_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="30" slack="3"/>
<pin id="450" dir="0" index="2" bw="30" slack="0"/>
<pin id="451" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_1/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln48_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="2"/>
<pin id="460" dir="0" index="1" bw="32" slack="3"/>
<pin id="461" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln52/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="3"/>
<pin id="464" dir="0" index="1" bw="32" slack="3"/>
<pin id="465" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln52_1/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="0" index="1" bw="32" slack="3"/>
<pin id="469" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln52_2/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="col_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="0" index="1" bw="32" slack="3"/>
<pin id="474" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="rev_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sum_2_loc_load_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="6"/>
<pin id="484" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_loc_load/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln52_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/44 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln52_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="30" slack="3"/>
<pin id="491" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52_1/45 "/>
</bind>
</comp>

<comp id="492" class="1004" name="out_idx_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="30" slack="1"/>
<pin id="494" dir="0" index="1" bw="30" slack="0"/>
<pin id="495" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_idx/45 "/>
</bind>
</comp>

<comp id="497" class="1004" name="shl_ln_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="30" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/45 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln53_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="41"/>
<pin id="508" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/45 "/>
</bind>
</comp>

<comp id="510" class="1004" name="trunc_ln1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="30" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="0" index="2" bw="3" slack="0"/>
<pin id="514" dir="0" index="3" bw="6" slack="0"/>
<pin id="515" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/45 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sext_ln53_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="30" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/46 "/>
</bind>
</comp>

<comp id="523" class="1004" name="image_out_addr_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_out_addr/46 "/>
</bind>
</comp>

<comp id="530" class="1004" name="bitcast_ln53_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="40"/>
<pin id="532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln53/47 "/>
</bind>
</comp>

<comp id="535" class="1005" name="row_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="542" class="1005" name="padding_read_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="4"/>
<pin id="544" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="padding_read "/>
</bind>
</comp>

<comp id="547" class="1005" name="stride_col_read_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="3"/>
<pin id="549" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="stride_col_read "/>
</bind>
</comp>

<comp id="554" class="1005" name="stride_row_read_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="2"/>
<pin id="556" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="stride_row_read "/>
</bind>
</comp>

<comp id="560" class="1005" name="kernel_dim_read_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="3"/>
<pin id="562" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="kernel_dim_read "/>
</bind>
</comp>

<comp id="567" class="1005" name="kernel_offset_read_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="4"/>
<pin id="569" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_offset_read "/>
</bind>
</comp>

<comp id="572" class="1005" name="cols_read_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="2"/>
<pin id="574" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="579" class="1005" name="rows_read_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="587" class="1005" name="image_in_offset_read_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="4"/>
<pin id="589" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="image_in_offset_read "/>
</bind>
</comp>

<comp id="592" class="1005" name="image_out_offset_read_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="41"/>
<pin id="594" dir="1" index="1" bw="32" slack="41"/>
</pin_list>
<bind>
<opset="image_out_offset_read "/>
</bind>
</comp>

<comp id="597" class="1005" name="sum_2_loc_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="4"/>
<pin id="599" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sum_2_loc "/>
</bind>
</comp>

<comp id="603" class="1005" name="trunc_ln7_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="30" slack="4"/>
<pin id="605" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="608" class="1005" name="div_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="31" slack="4"/>
<pin id="610" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="613" class="1005" name="div_cast_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div_cast "/>
</bind>
</comp>

<comp id="618" class="1005" name="newRow_4_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="30" slack="3"/>
<pin id="620" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="newRow_4 "/>
</bind>
</comp>

<comp id="623" class="1005" name="mul_i_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="30" slack="4"/>
<pin id="625" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="628" class="1005" name="newCol_2_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="30" slack="4"/>
<pin id="630" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="newCol_2 "/>
</bind>
</comp>

<comp id="633" class="1005" name="mul35_i_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="30" slack="4"/>
<pin id="635" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="mul35_i "/>
</bind>
</comp>

<comp id="638" class="1005" name="row_2_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="2"/>
<pin id="640" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="row_2 "/>
</bind>
</comp>

<comp id="646" class="1005" name="add_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="2"/>
<pin id="648" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="654" class="1005" name="add_ln34_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="662" class="1005" name="i_1_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="newRow_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newRow "/>
</bind>
</comp>

<comp id="672" class="1005" name="empty_43_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="30" slack="1"/>
<pin id="674" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="empty_43 "/>
</bind>
</comp>

<comp id="677" class="1005" name="tmp_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="1"/>
<pin id="679" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="682" class="1005" name="ult_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ult "/>
</bind>
</comp>

<comp id="687" class="1005" name="newRow_1_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="30" slack="1"/>
<pin id="689" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="newRow_1 "/>
</bind>
</comp>

<comp id="692" class="1005" name="trunc_ln48_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="30" slack="1"/>
<pin id="694" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48 "/>
</bind>
</comp>

<comp id="697" class="1005" name="col_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="rev_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

<comp id="710" class="1005" name="udiv_ln52_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln52 "/>
</bind>
</comp>

<comp id="715" class="1005" name="udiv_ln52_1_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln52_1 "/>
</bind>
</comp>

<comp id="720" class="1005" name="udiv_ln52_2_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="30" slack="3"/>
<pin id="722" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="udiv_ln52_2 "/>
</bind>
</comp>

<comp id="725" class="1005" name="trunc_ln52_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="30" slack="1"/>
<pin id="727" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln52 "/>
</bind>
</comp>

<comp id="730" class="1005" name="trunc_ln1_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="30" slack="1"/>
<pin id="732" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="735" class="1005" name="image_out_addr_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_out_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="122" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="124" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="126" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="207"><net_src comp="128" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="102" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="235" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="279"><net_src comp="110" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="280"><net_src comp="231" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="281"><net_src comp="4" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="282"><net_src comp="2" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="283"><net_src comp="208" pin="1"/><net_sink comp="254" pin=6"/></net>

<net id="291"><net_src comp="168" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="174" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="86" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="156" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="24" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="88" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="309"><net_src comp="296" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="292" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="90" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="174" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="92" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="94" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="288" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="90" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="168" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="92" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="94" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="358"><net_src comp="351" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="351" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="212" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="377"><net_src comp="369" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="247" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="224" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="224" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="24" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="224" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="394" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="104" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="394" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="88" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="394" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="407" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="106" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="403" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="420" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="428" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="436" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="108" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="432" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="457"><net_src comp="247" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="470"><net_src comp="208" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="208" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="108" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="481"><net_src comp="476" pin="2"/><net_sink comp="254" pin=10"/></net>

<net id="488"><net_src comp="284" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="496"><net_src comp="489" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="114" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="492" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="116" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="497" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="516"><net_src comp="118" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="505" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="120" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="88" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="527"><net_src comp="0" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="520" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="529"><net_src comp="523" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="533"><net_src comp="231" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="538"><net_src comp="130" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="545"><net_src comp="138" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="254" pin=5"/></net>

<net id="550"><net_src comp="144" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="553"><net_src comp="547" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="557"><net_src comp="150" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="563"><net_src comp="156" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="254" pin=4"/></net>

<net id="570"><net_src comp="162" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="254" pin=16"/></net>

<net id="575"><net_src comp="168" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="578"><net_src comp="572" pin="1"/><net_sink comp="254" pin=8"/></net>

<net id="582"><net_src comp="174" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="585"><net_src comp="579" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="586"><net_src comp="579" pin="1"/><net_sink comp="254" pin=19"/></net>

<net id="590"><net_src comp="180" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="254" pin=14"/></net>

<net id="595"><net_src comp="186" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="600"><net_src comp="134" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="254" pin=22"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="606"><net_src comp="288" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="254" pin=13"/></net>

<net id="611"><net_src comp="296" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="254" pin=7"/></net>

<net id="616"><net_src comp="306" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="621"><net_src comp="310" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="626"><net_src comp="320" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="254" pin=20"/></net>

<net id="631"><net_src comp="328" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="254" pin=17"/></net>

<net id="636"><net_src comp="338" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="254" pin=21"/></net>

<net id="641"><net_src comp="351" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="649"><net_src comp="359" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="657"><net_src comp="378" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="665"><net_src comp="388" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="670"><net_src comp="394" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="254" pin=18"/></net>

<net id="675"><net_src comp="399" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="254" pin=12"/></net>

<net id="680"><net_src comp="407" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="254" pin=9"/></net>

<net id="685"><net_src comp="415" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="690"><net_src comp="447" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="254" pin=11"/></net>

<net id="695"><net_src comp="454" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="254" pin=15"/></net>

<net id="700"><net_src comp="471" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="705"><net_src comp="476" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="254" pin=10"/></net>

<net id="713"><net_src comp="458" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="718"><net_src comp="462" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="723"><net_src comp="466" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="728"><net_src comp="485" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="733"><net_src comp="510" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="738"><net_src comp="523" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="192" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_out | {46 47 48 49 50 51 52 }
 - Input state : 
	Port: LinearImageFilter : image_in | {5 6 }
	Port: LinearImageFilter : kernel | {5 6 }
	Port: LinearImageFilter : image_out_offset | {1 }
	Port: LinearImageFilter : image_in_offset | {1 }
	Port: LinearImageFilter : rows | {1 }
	Port: LinearImageFilter : cols | {1 }
	Port: LinearImageFilter : kernel_offset | {1 }
	Port: LinearImageFilter : kernel_dim | {1 }
	Port: LinearImageFilter : stride_row | {1 }
	Port: LinearImageFilter : stride_col | {1 }
	Port: LinearImageFilter : padding | {1 }
  - Chain level:
	State 1
		div_cast : 1
		newRow_4 : 1
		mul_i : 1
		newCol_2 : 1
		mul35_i : 1
		store_ln28 : 1
	State 2
		icmp_ln28 : 1
		br_ln28 : 2
		add : 1
	State 3
		icmp_ln30 : 1
		br_ln30 : 2
		store_ln28 : 1
	State 4
		add_ln34 : 1
		icmp_ln34 : 1
		i_1 : 1
		br_ln34 : 2
		newRow : 1
		empty_43 : 2
		empty_44 : 2
		tmp : 2
		ult : 2
		newRow_3 : 3
		newRow_3_cast4 : 4
		empty_45 : 4
		ult42 : 5
		rev43 : 6
		newRow_1 : 6
		trunc_ln48 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		trunc_ln52 : 1
	State 45
		out_idx : 1
		shl_ln : 2
		add_ln53 : 3
		trunc_ln1 : 4
	State 46
		image_out_addr : 1
		image_out_addr_req : 2
	State 47
		write_ln53 : 1
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_LinearImageFilter_Pipeline_ker_cols_fu_254 |    8    |   7.94  |   1690  |   1870  |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                   grp_fu_458                   |    0    |    0    |   394   |   238   |
|   udiv   |                   grp_fu_462                   |    0    |    0    |   394   |   238   |
|          |                   grp_fu_466                   |    0    |    0    |   394   |   238   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                 newRow_4_fu_310                |    0    |    0    |    0    |    37   |
|          |                 newCol_2_fu_328                |    0    |    0    |    0    |    37   |
|          |                  row_3_fu_369                  |    0    |    0    |    0    |    39   |
|          |                 add_ln34_fu_378                |    0    |    0    |    0    |    39   |
|    add   |                   i_1_fu_388                   |    0    |    0    |    0    |    39   |
|          |                  newRow_fu_394                 |    0    |    0    |    0    |    39   |
|          |                  col_1_fu_471                  |    0    |    0    |    0    |    39   |
|          |                 out_idx_fu_492                 |    0    |    0    |    0    |    37   |
|          |                 add_ln53_fu_505                |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    mul   |                   grp_fu_284                   |    3    |    0    |   165   |    50   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                icmp_ln28_fu_354                |    0    |    0    |    0    |    39   |
|          |                icmp_ln30_fu_364                |    0    |    0    |    0    |    39   |
|   icmp   |                icmp_ln34_fu_383                |    0    |    0    |    0    |    39   |
|          |                   ult_fu_415                   |    0    |    0    |    0    |    39   |
|          |                  ult42_fu_436                  |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|  select  |                 newRow_3_fu_420                |    0    |    0    |    0    |    31   |
|          |                 newRow_1_fu_447                |    0    |    0    |    0    |    30   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    sub   |                   add_fu_359                   |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    xor   |                  rev43_fu_441                  |    0    |    0    |    0    |    2    |
|          |                   rev_fu_476                   |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |            padding_read_read_fu_138            |    0    |    0    |    0    |    0    |
|          |           stride_col_read_read_fu_144          |    0    |    0    |    0    |    0    |
|          |           stride_row_read_read_fu_150          |    0    |    0    |    0    |    0    |
|          |           kernel_dim_read_read_fu_156          |    0    |    0    |    0    |    0    |
|   read   |         kernel_offset_read_read_fu_162         |    0    |    0    |    0    |    0    |
|          |              cols_read_read_fu_168             |    0    |    0    |    0    |    0    |
|          |              rows_read_read_fu_174             |    0    |    0    |    0    |    0    |
|          |        image_in_offset_read_read_fu_180        |    0    |    0    |    0    |    0    |
|          |        image_out_offset_read_read_fu_186       |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
| writeresp|              grp_writeresp_fu_192              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   write  |             write_ln53_write_fu_199            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                trunc_ln7_fu_288                |    0    |    0    |    0    |    0    |
|          |               trunc_ln7_1_fu_292               |    0    |    0    |    0    |    0    |
|          |                  empty_fu_316                  |    0    |    0    |    0    |    0    |
|          |                 empty_42_fu_334                |    0    |    0    |    0    |    0    |
|   trunc  |                 empty_43_fu_399                |    0    |    0    |    0    |    0    |
|          |                 empty_44_fu_403                |    0    |    0    |    0    |    0    |
|          |                 empty_45_fu_432                |    0    |    0    |    0    |    0    |
|          |                trunc_ln48_fu_454               |    0    |    0    |    0    |    0    |
|          |                trunc_ln52_fu_485               |    0    |    0    |    0    |    0    |
|          |               trunc_ln52_1_fu_489              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|partselect|                   div_fu_296                   |    0    |    0    |    0    |    0    |
|          |                trunc_ln1_fu_510                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   zext   |                 div_cast_fu_306                |    0    |    0    |    0    |    0    |
|          |              newRow_3_cast4_fu_428             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                  mul_i_fu_320                  |    0    |    0    |    0    |    0    |
|bitconcatenate|                 mul35_i_fu_338                 |    0    |    0    |    0    |    0    |
|          |                  shl_ln_fu_497                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
| bitselect|                   tmp_fu_407                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   sext   |                sext_ln53_fu_520                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    11   |   7.94  |   3037  |   3278  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln34_reg_654      |   32   |
|         add_reg_646         |   32   |
|        col_1_reg_697        |   32   |
|         col_reg_208         |   32   |
|      cols_read_reg_572      |   32   |
|       div_cast_reg_613      |   32   |
|         div_reg_608         |   31   |
|       empty_43_reg_672      |   30   |
|         i_1_reg_662         |   32   |
|          i_reg_220          |   32   |
| image_in_offset_read_reg_587|   32   |
|    image_out_addr_reg_735   |   32   |
|image_out_offset_read_reg_592|   32   |
|   kernel_dim_read_reg_560   |   32   |
|  kernel_offset_read_reg_567 |   32   |
|       mul35_i_reg_633       |   30   |
|        mul_i_reg_623        |   30   |
|       newCol_2_reg_628      |   30   |
|       newRow_1_reg_687      |   30   |
|       newRow_4_reg_618      |   30   |
|        newRow_reg_667       |   32   |
|     padding_read_reg_542    |    8   |
|       phi_mul_reg_243       |   32   |
|         rev_reg_702         |    1   |
|        row_2_reg_638        |   32   |
|         row_reg_535         |   32   |
|      rows_read_reg_579      |   32   |
|   stride_col_read_reg_547   |   32   |
|   stride_row_read_reg_554   |   32   |
|      sum_2_loc_reg_597      |   32   |
|         sum_reg_231         |   32   |
|         tmp_reg_677         |    1   |
|      trunc_ln1_reg_730      |   30   |
|      trunc_ln48_reg_692     |   30   |
|      trunc_ln52_reg_725     |   30   |
|      trunc_ln7_reg_603      |   30   |
|     udiv_ln52_1_reg_715     |   32   |
|     udiv_ln52_2_reg_720     |   30   |
|      udiv_ln52_reg_710      |   32   |
|         ult_reg_682         |    1   |
+-----------------------------+--------+
|            Total            |  1140  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------|
|              grp_writeresp_fu_192              |  p0  |   2  |   1  |    2   |
|              grp_writeresp_fu_192              |  p1  |   2  |  32  |   64   ||    9    |
|                   col_reg_208                  |  p0  |   2  |  32  |   64   ||    9    |
|                   sum_reg_231                  |  p0  |   2  |  32  |   64   ||    9    |
| grp_LinearImageFilter_Pipeline_ker_cols_fu_254 |  p10 |   2  |   1  |    2   ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                     |      |      |      |   196  ||   7.94  ||    36   |
|------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    7   |  3037  |  3278  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |  1140  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |   15   |  4177  |  3314  |
+-----------+--------+--------+--------+--------+
