-- Implements a simple Nios II system for the DE-series board.
-- Inputs: SW7-0 are parallel port inputs to the Nios II system
-- CLOCK_50 is the system clock
-- KEY0 is the active-low system reset
-- Outputs: LEDR7-0 are parallel port outputs from the Nios II system
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;
ENTITY lights IS
PORT (
CLOCK_50 : IN STD_LOGIC;
KEY : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
);
END lights;
ARCHITECTURE lights_rtl OF lights IS
COMPONENT MBlight_niosII
port (
		clk_clk            : in    std_logic                     := '0';             --         clk.clk
		i2c_sda_in         : in    std_logic                     := '0';             --         i2c.sda_in
		i2c_scl_in         : in    std_logic                     := '0';             --            .scl_in
		i2c_sda_oe         : out   std_logic;                                        --            .sda_oe
		i2c_scl_oe         : out   std_logic;                                        --            .scl_oe
		led_adress_export  : out   std_logic_vector(7 downto 0);                     --  led_adress.export
		led_control_export : in    std_logic_vector(7 downto 0)  := (others => '0'); -- led_control.export
		led_data_export    : out   std_logic_vector(7 downto 0);                     --    led_data.export
		reset_reset_n      : in    std_logic                     := '0';             --       reset.reset_n
		sdram_addr         : out   std_logic_vector(10 downto 0);                    --       sdram.addr
		sdram_ba           : out   std_logic_vector(1 downto 0);                     --            .ba
		sdram_cas_n        : out   std_logic;                                        --            .cas_n
		sdram_cke          : out   std_logic;                                        --            .cke
		sdram_cs_n         : out   std_logic;                                        --            .cs_n
		sdram_dq           : inout std_logic_vector(15 downto 0) := (others => '0'); --            .dq
		sdram_dqm          : out   std_logic_vector(1 downto 0);                     --            .dqm
		sdram_ras_n        : out   std_logic;                                        --            .ras_n
		sdram_we_n         : out   std_logic                                         --            .we_n
	);
END COMPONENT;

BEGIN
NiosII : MBlight_niosII
PORT MAP(
clk_clk => CLOCK_50,
reset_reset_n => KEY(0)
);
END lights_rtl;