CONFIG_OMAP2_DSS_COLLECT_IRQ_STATS	,	F_243
dispc_h_coef	,	V_61
ipc	,	V_345
DISPC_OVL_TABLE_BA	,	F_227
DISPC_IRQSTATUS	,	V_42
pm_runtime_put	,	F_58
"failed to set up scaling, "	,	L_27
OMAP_DSS_COLOR_NV12	,	V_110
size	,	V_152
"get_context_loss_count failed: %d\n"	,	L_1
cur_ld	,	V_366
IRQ_NONE	,	V_390
DISPC_OVL_BA1_UV	,	F_90
OVL_PICTURE_SIZE	,	F_36
new_delta	,	V_372
dispc_runtime_resume	,	F_281
dispc_set_clock_div	,	F_236
dispc_enable_channel	,	F_179
rcb	,	V_88
"dispc fclk source = %s (%s)\n"	,	L_43
"VID1_FIFO_UNDERFLOW, disabling VID1\n"	,	L_60
DISPC_OVL_ACCU2_0	,	F_141
DISPC_OVL_ACCU2_1	,	F_143
"failed to register EVSYNC isr\n"	,	L_35
DISPC_IRQ_VID1_FIFO_UNDERFLOW	,	V_406
CPR_COEF_R	,	F_31
rcr	,	V_87
DISPC_IRQ_SYNC_LOST_DIGIT	,	V_43
h	,	V_71
i	,	V_16
irq	,	V_240
ENOENT	,	V_15
coef_vdown_3tap	,	V_67
l	,	V_192
m	,	V_109
CPR_COEF_B	,	F_33
r	,	V_44
s	,	V_302
CPR_COEF_G	,	F_32
v	,	V_82
rotation_type	,	V_226
x	,	T_3
y	,	T_4
VID1_END_WIN	,	V_325
acb	,	V_349
dispc_lclk_rate	,	F_214
OMAP_DSS_DISPLAY_ACTIVE	,	V_412
isr	,	V_379
dss_clk	,	V_296
"lck\t\t%-16lulck div\t%u\n"	,	L_46
dev_dbg	,	F_272
enable_bit	,	V_50
reg	,	V_54
omap_channel	,	V_45
FEAT_HANDLE_UV_SEPARATE	,	V_34
OMAP_DSS_COLOR_ARGB32	,	V_121
ret	,	V_381
screen_width	,	V_209
rev	,	V_421
OMAP_DSS_COLOR_YUV2	,	V_119
OMAP_DSS_COLOR_CLUT4	,	V_127
omap_lcd_display_type	,	V_254
OMAP_DSS_COLOR_CLUT2	,	V_126
OMAP_DSS_COLOR_CLUT1	,	V_125
OMAP_DSS_COLOR_CLUT8	,	V_128
DATA_CYCLE1	,	F_28
DATA_CYCLE2	,	F_29
spin_unlock_irqrestore	,	F_177
DATA_CYCLE3	,	F_30
FEAT_CORE_CLK_DIV	,	V_37
OVL_ATTRIBUTES	,	F_22
_dispc_set_scaling_uv	,	F_146
dispc_read_reg	,	F_3
pixinc	,	F_151
DISPC_OVL_PRELOAD	,	F_231
iounmap	,	F_275
omap_dss_trans_key_type	,	V_261
OMAP_DSS_LCD_IEO	,	V_354
OMAP_DSS_PARALLELMODE_BYPASS	,	V_270
pcd	,	V_300
OMAP_DSS_COLOR_ARGB16	,	V_114
FRAMEDONE	,	V_314
orig_height	,	V_182
timings	,	V_281
pck	,	V_370
end	,	V_154
OMAP_DSS_ROT_DMA	,	V_233
"%d,%d %dx%d -&gt; %dx%d\n"	,	L_30
dispc_get_clock_div	,	F_237
DISPC_IRQ_FRAMEDONE2	,	V_241
calc_fclk	,	F_158
ivs	,	V_347
is_on	,	V_239
spin_unlock	,	F_242
omap_dss_get_num_overlays	,	F_109
req_pck	,	V_359
"ctx_loss_count: saved %d, current %d\n"	,	L_5
dispc_fclk_rate	,	F_162
OMAP_DSS_COLOR_ARGB16_1555	,	V_116
channel	,	V_46
"- DISPC -\n"	,	L_42
_dispc_set_pol_freq	,	F_232
FEAT_FIR_COEF_V	,	V_33
dss_runtime_put	,	F_280
tmp	,	V_218
clk_put	,	F_276
OMAP_DSS_CHANNEL_LCD2	,	V_27
OVL_FIR_COEF_HV2	,	F_49
OVL_ROW_INC	,	F_24
VSYNC2	,	V_332
DISPC_IRQ_GFX_FIFO_UNDERFLOW	,	V_399
omap_dss_device	,	V_415
OMAP_DSS_COLOR_RGBX32	,	V_123
clk	,	V_424
best_pd	,	V_367
hi_start	,	V_159
omap_dispc_unregister_isr	,	F_172
OMAP_DSS_LCD_IHS	,	V_356
dss_get_dispc_clk_source	,	F_210
IRQ_HANDLED	,	V_395
EVSYNC_EVEN	,	V_316
dispc_set_lcd_divisor	,	F_206
driver	,	V_413
_dispc_lcd_timings_ok	,	F_198
dispc_save_context	,	F_7
row_inc	,	V_213
out_width	,	V_183
vsw	,	V_276
dispc_v_coef	,	V_63
_dispc_set_scaling	,	F_148
err_irq	,	V_430
_dispc_set_plane_ba1_uv	,	F_89
error_irqs	,	V_393
err	,	V_382
h_coef	,	V_69
dss_feat_get_reg_field	,	F_126
omap_panel_config	,	V_350
"timeout waiting for FRAME DONE\n"	,	L_33
irqenable	,	V_387
cnt	,	V_13
OMAP_DSS_ROT_270	,	V_204
GLOBAL_ALPHA	,	V_24
_omap_dispc_set_irqs	,	F_176
disable	,	V_414
ilace	,	V_188
onoff	,	V_342
DISPC_POL_FREQ	,	F_225
SIZE_MGR	,	F_17
CONFIG	,	V_19
mode	,	V_255
"DIGIT"	,	L_13
DISPC_OVL_FIR_COEF_H2	,	F_72
haccu	,	V_173
omap_dss_get_num_overlay_managers	,	F_250
dss_has_feature	,	F_16
DISPC_IRQ_SYNC_LOST2	,	V_249
_dispc_write_firhv_reg	,	F_66
coefs	,	V_139
dispc_lcd_timings_ok	,	F_201
FEAT_ROWREPEATENABLE	,	V_205
DISPC_LINE_STATUS	,	V_340
DISPC_OVL_FIR2	,	F_135
unit	,	V_135
FEAT_REG_FIRVINC	,	V_172
"channel %d xres %u yres %u\n"	,	L_38
"- LCD1 -\n"	,	L_47
_dispc_set_color_mode	,	F_103
"request_irq failed\n"	,	L_72
DISPC_OVL_CONV_COEF	,	F_81
lcd	,	V_299
OVL_ACCU0	,	F_37
OVL_ACCU1	,	F_38
dispc_enable_trans_key	,	F_192
calc_dma_rotation_offset	,	F_153
old_mask	,	V_374
board_data	,	V_12
lck	,	V_369
"enabled"	,	L_17
dsi_get_pll_hsdiv_dispc_rate	,	F_213
DSSERR	,	F_62
OMAP_DSS_COLOR_RGBX16	,	V_113
VID2_FIFO_UNDERFLOW	,	V_326
DISPC_OVL_FIR_COEF_HV	,	F_67
GFX_END_WIN	,	V_321
dispc_runtime_suspend	,	F_278
_dispc_set_plane_pos	,	F_91
dispc_trans_key_enabled	,	F_195
IS_ERR	,	F_262
spin_lock_init	,	F_264
shift	,	V_129
data_lines	,	V_264
"OMAP DISPC"	,	L_71
stats	,	V_308
DISPC_IRQ_EVSYNC_EVEN	,	V_246
_omap_dispc_initial_config	,	F_258
state	,	V_411
PROG_LINE_NUM	,	V_319
get_context_loss_count	,	V_14
ctx	,	V_41
wait_for_completion_timeout	,	F_170
_enable_digit_out	,	F_173
do_div	,	F_156
OVL_BA0_UV	,	F_43
paddr	,	V_98
OVL_FIR_COEF_V2	,	F_50
RR	,	F_53
DISPC_IRQ_SYNC_LOST	,	V_408
DEFAULT_COLOR	,	F_10
DISPC_OVL_BA0	,	F_84
vinc_end	,	V_170
DISPC_OVL_BA1	,	F_86
CONFIG2	,	V_28
CONTROL2	,	V_26
OMAP_DSS_COLOR_UYVY	,	V_120
found	,	V_373
"OMAP DISPC rev %d.%d\n"	,	L_73
DISPC_CONTROL	,	V_49
BUG	,	F_104
DISPC_CONFIG2	,	V_137
arg	,	V_380
OVL_SIZE	,	F_21
err_get_clk	,	V_425
SR	,	F_9
seq_file	,	V_301
omap_dispc_register_isr	,	F_169
row_repeat	,	V_201
ppl	,	V_220
field_offset	,	V_210
pre_mult_alpha	,	V_227
"can't get fck\n"	,	L_67
FEAT_REG_VERTICALACCU	,	V_180
ytot	,	V_285
"GO bit not down for channel %d\n"	,	L_9
chan2	,	V_131
"failed to unregister EVSYNC isr\n"	,	L_37
OMAP_DSS_PARALLELMODE_DSI	,	V_272
"- LCD2 -\n"	,	L_50
pclk	,	V_219
mdelay	,	F_249
calc_vrfb_rotation_offset	,	F_152
dss_feat_color_mode_supported	,	F_161
lo_end	,	V_162
OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC	,	V_298
FEAT_FUNCGATED	,	V_419
hc0	,	V_73
hc2	,	V_75
hc1	,	V_74
dispc_set_parallel_interface_mode	,	F_197
hc4	,	V_77
hc3	,	V_76
hscaleup	,	V_56
OMAP_DSS_COLOR_XRGB16_1555	,	V_124
x_res	,	V_288
platform_get_irq	,	F_269
FEAT_LINEBUFFERSPLIT	,	V_194
_dispc_write_firh_reg	,	F_64
DISPC_OVL_FIR	,	F_134
SYNC_LOST_DIGIT	,	V_329
"failed to set up scaling, fclk too low\n"	,	L_24
clk_get_rate	,	F_211
DISPC_OVL_FIFO_SIZE_STATUS	,	F_128
dispc	,	V_3
best_ld	,	V_365
full_range	,	V_95
hbp	,	V_275
color_comp	,	V_60
fir_hinc	,	V_186
CONTROL	,	V_18
omap_dispc_isr_t	,	T_8
color	,	V_259
"adjusting for ilace: height %d, pos_y %d, "	,	L_22
dispc_set_tft_data_lines	,	F_196
caps	,	V_402
"lcd1_clk source = %s (%s)\n"	,	L_48
dispc_get_lcd_divisor	,	F_208
_dispc_set_pix_inc	,	F_99
puv_addr	,	V_228
cpu_is_omap34xx	,	F_160
OVL_FIFO_THRESHOLD	,	F_23
dispc_dump_clocks	,	F_216
"dispc_runtime_get\n"	,	L_7
rotation	,	V_185
dispc_set_default_color	,	F_186
start	,	V_153
hor_start	,	V_175
trans_key	,	V_262
FEAT_REG_HORIZONTALACCU	,	V_179
out_height	,	V_184
hinc_start	,	V_167
FEAT_ATTR2	,	V_35
dispc_get_default_color	,	F_188
pck_div	,	V_292
VSYNC	,	V_315
WAKEUP	,	V_330
OVL_ACCU2_0	,	F_46
DISPC_CAPABLE	,	V_339
OVL_ACCU2_1	,	F_47
"dispc_setup_plane %d, pa %x, sw %d, %d,%d, %dx%d -&gt; "	,	L_20
DISPC_OVL_ATTRIBUTES	,	F_82
SYNC_LOST	,	V_328
scale_y	,	V_196
coef_vdown_5tap	,	V_68
vaccu	,	V_174
scale_x	,	V_195
clk_enable	,	F_283
_dispc_set_row_inc	,	F_101
omap_dispc_isr_data	,	V_375
fbh	,	V_216
stallmode	,	V_267
hfp	,	V_274
unhandled_errors	,	V_389
ACBIAS_COUNT_STAT2	,	V_333
go_bit	,	V_51
fbw	,	V_215
color_mode_to_bpp	,	F_150
dispc_configure_burst_sizes	,	F_108
calc_fclk_five_taps	,	F_154
dss_feat_get_burst_size_unit	,	F_111
lcd_clk_src	,	V_305
flags	,	V_243
DISPC_OVL_FIR_COEF_V2	,	F_76
dispc_find_clk_divs	,	F_234
enabled	,	V_263
init_completion	,	F_168
fck	,	V_360
FEAT_RESIZECONF	,	V_193
"calc_rot(%d): scrw %d, %dx%d\n"	,	L_19
low	,	V_157
pm_runtime_disable	,	F_273
_dispc_write_firv2_reg	,	F_75
DISPC_OVL_PIXEL_INC	,	F_100
OMAP_DSS_ROT_0	,	V_197
dispc_is_channel_enabled	,	F_178
"FIFO merge %s\n"	,	L_16
dispc_enable_digit_out	,	F_174
IRQENABLE	,	V_17
error_work	,	V_394
vidrot	,	V_202
_dispc_set_rotation_attrs	,	F_149
DISPC_REVISION	,	V_335
width	,	V_99
DISPC_MAX_NR_ISRS	,	V_377
chan	,	V_130
"\n"	,	L_58
OMAP_DSS_COLOR_RGB12U	,	V_111
omap_dss_load_mode	,	V_258
DISPC_IRQ_FRAMEDONE	,	V_242
lck_div	,	V_291
dispc_runtime_put	,	F_57
"hsync %luHz, vsync %luHz\n"	,	L_41
_dispc_set_vid_color_conv	,	F_119
DISPC_OVL_FIFO_THRESHOLD	,	F_131
dispc_dump_irqs	,	F_220
OMAP_DSS_CLK_SRC_FCK	,	V_295
omap_dss_cpr_coefs	,	V_138
vinc	,	V_166
"lcd2_clk source = %s (%s)\n"	,	L_51
DSSDBG	,	F_8
"GFX_FIFO_UNDERFLOW, disabling GFX\n"	,	L_59
REG_FLD_MOD	,	F_63
pixels	,	V_206
cconv	,	V_230
burst_size	,	V_133
"lck = %lu (%u)\n"	,	L_55
dispc_enable_cpr	,	F_114
dispc_get_plane_fifo_size	,	F_129
isr_data	,	V_376
FEAT_LCDENABLEPOL	,	V_251
OVL_FIR_COEF_HV	,	F_40
dispc_enable_alpha_blending	,	F_193
_dispc_set_vid_accu1	,	F_138
_dispc_set_vid_accu0	,	F_136
DIVISORo	,	F_15
dispc_enable_fifohandcheck	,	F_183
IORESOURCE_MEM	,	V_426
OMAP_DSS_PARALLELMODE_RFBI	,	V_271
pm_runtime_enable	,	F_271
"required fclk rate = %lu Hz\n"	,	L_25
dispc_enable_sidle	,	F_256
WARN_ON	,	F_56
DISPC_TRANS_COLOR	,	F_190
irq_stats_lock	,	V_309
"failed to unregister FRAMEDONE isr\n"	,	L_34
OVL_FIR_COEF_H2	,	F_48
dispc_calc_clock_rates	,	F_235
hi_end	,	V_160
plane	,	V_53
dispc_disable_sidle	,	F_257
dss_debug	,	V_392
omap_color_component	,	V_59
err_runtime_get	,	V_432
dss_get_lcd_clk_source	,	F_215
dev	,	V_6
five_taps	,	V_58
print_irq_status	,	F_238
mirroring	,	V_200
ARRAY_SIZE	,	F_127
coef_vup_5tap	,	V_65
OMAP_DSS_LCD_ONOFF	,	V_352
"platform_get_irq failed\n"	,	L_70
_dispc_write_firh2_reg	,	F_70
color_mode	,	V_108
DISPC_IRQ_VID2_FIFO_UNDERFLOW	,	V_407
omap_dispchw_driver	,	V_433
frame_height	,	V_231
"context saved, ctx_loss_count %d\n"	,	L_3
omap_overlay	,	V_400
DISPC_IRQ_EVSYNC_ODD	,	V_247
dispc_lcd_enable_signal	,	F_181
FEAT_PRE_MULT_ALPHA	,	V_102
OVL_FIR2	,	F_45
FEAT_GLOBAL_ALPHA	,	V_23
bcb	,	V_94
bb	,	V_151
mirror	,	V_208
bg	,	V_150
free_irq	,	F_274
err_ioremap	,	V_427
bcr	,	V_93
br	,	V_149
dispc_write_reg	,	F_1
dispc_runtime_get	,	F_54
frame_done_completion	,	V_238
EBUSY	,	V_383
dispc_get_ctx_loss_count	,	F_5
by	,	V_92
FEAT_MGR_LCD2	,	V_25
__raw_readl	,	F_4
_enable_lcd_out	,	F_166
INIT_WORK	,	F_265
completion	,	V_236
dispc_enable_replication	,	F_120
DISPC_OVL_ROW_INC	,	F_102
ch	,	V_260
registered_isr	,	V_378
"pck %u\n"	,	L_39
ct	,	V_97
"Gamma table enabling for TV not yet supported"	,	L_14
DISPC_OVL_ATTRIBUTES2	,	F_147
jiffies	,	V_312
"GO %s\n"	,	L_10
dispc_disable_isr	,	F_164
platform_device	,	V_293
config	,	V_351
"fck\t\t%-16lu\n"	,	L_44
dispc_set_channel_out	,	F_105
_dispc_write_firhv2_reg	,	F_73
FEAT_REG_FIFOHIGHTHRESHOLD	,	V_163
FEAT_REG_FIRHINC	,	V_171
in_interrupt	,	F_254
DUMPREG	,	F_224
FEAT_LCDENABLESIGNAL	,	V_252
"OCP_ERR\n"	,	L_65
irqstatus	,	V_386
"context restored\n"	,	L_6
omap_plane	,	V_52
"SYNC_LOST for LCD2, disabling LCD2\n"	,	L_64
hinc_end	,	V_168
dispc_set_pol_freq	,	F_233
platform_get_resource	,	F_266
work_struct	,	V_396
DISPC_GLOBAL_ALPHA	,	V_105
dispc_get_burst_size	,	F_110
hsw	,	V_273
omap_dispchw_probe	,	F_260
_dispc_set_scaling_common	,	F_145
dispc_set_trans_key	,	F_189
omap_video_timings	,	V_280
EVSYNC_ODD	,	V_317
gb	,	V_148
gg	,	V_147
irq_error_mask	,	V_245
"SYNC_LOST, disabling LCD\n"	,	L_62
DISPC_OVL_BA0_UV	,	F_88
omap_dss_get_overlay_manager	,	F_251
gr	,	V_146
omap_parallel_interface_mode	,	V_266
OVL_PIXEL_INC	,	F_25
gy	,	V_89
"dispc_save_context\n"	,	L_2
omap_burst_size	,	V_132
dispc_get_trans_key	,	F_191
"timeout waiting for EVSYNC\n"	,	L_36
hf	,	V_221
clk_disable	,	F_279
OVL_PRELOAD	,	F_34
"required fclk rate = %lu Hz, "	,	L_28
ENOMEM	,	V_428
"fifo(%d) low/high old %u/%u, new %u/%u\n"	,	L_15
bit	,	V_47
ht	,	V_286
y_res	,	V_289
hv	,	V_72
dispc_set_lcd_display_type	,	F_184
"- DISPC-CORE-CLK -\n"	,	L_45
dispc_set_loadmode	,	F_185
GFX_FIFO_UNDERFLOW	,	V_320
id	,	V_404
dispc_dump_regs	,	F_223
dispc_set_cpr_coef	,	F_115
OVL_ATTRIBUTES2	,	F_51
OVL_FIR_COEF_V	,	F_42
"disabled"	,	L_18
OVL_FIR_COEF_H	,	F_39
gpout0	,	V_268
gpout1	,	V_269
dss_feat_get_clk_source_name	,	F_219
DISPC_COLOR_COMPONENT_UV	,	V_199
OMAP_DSS_ROT_90	,	V_203
dsidev	,	V_294
DISPC_TIMING_V	,	F_204
"LCD"	,	L_11
omap_display_platform_data	,	V_8
OMAP_DSS_VIDEO1	,	V_32
irqs	,	V_391
POL_FREQ	,	F_14
VID2_END_WIN	,	V_327
DISPC_TIMING_H	,	F_203
OMAP_DSS_VIDEO2	,	V_36
status	,	V_384
OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC	,	V_297
OMAP_DSS_LCD_RF	,	V_353
"period %u ms\n"	,	L_52
DISPC_OVL_POSITION	,	F_92
LINE_NUMBER	,	V_22
"dispc_enable_plane %d, %d\n"	,	L_31
"SYNC_LOST_DIGIT, disabling TV\n"	,	L_63
dispc_clock_info	,	V_361
dss_runtime_get	,	F_282
omap_color_mode	,	V_107
_dispc_set_scale_coef	,	F_77
vc00	,	V_83
u16	,	T_1
orig_width	,	V_181
DISPC_IRQ_OCP_ERR	,	V_417
max	,	F_157
DISPC_OVL_WINDOW_SKIP	,	F_226
OMAP_DSS_LCD_DISPLAY_STN	,	V_256
VID1_FIFO_UNDERFLOW	,	V_324
dispc_set_digit_size	,	F_123
_omap_dispc_initialize_irq	,	F_255
_dispc_set_lcd_timings	,	F_202
vert_end	,	V_178
coef_vup_3tap	,	V_64
PIS	,	F_222
complete	,	F_165
coef_b	,	V_142
coef_g	,	V_141
last_reset	,	V_311
pdev	,	V_7
high	,	V_158
u32	,	T_2
act_high	,	V_250
vc22	,	V_84
DISPC_IRQENABLE	,	V_338
omap_dispchw_remove	,	F_277
"can't get IORESOURCE_MEM DISPC\n"	,	L_68
DSSWARN	,	F_113
FEAT_CPR	,	V_30
dispc_pclk_rate	,	F_155
timing_v	,	V_283
spin_lock_irqsave	,	F_175
errors	,	V_398
timing_h	,	V_282
code	,	V_265
irq_count	,	V_313
_dispc_set_plane_ba0_uv	,	F_87
dispc_uninit_platform_driver	,	F_286
old_delta	,	V_371
ctbl_bt601_5	,	V_96
dispc_mem	,	V_423
xtot	,	V_284
coef_hup	,	V_62
global_alpha	,	V_104
OVL_FIR	,	F_35
clk_get	,	F_261
lo_start	,	V_161
_dispc_set_fir	,	F_133
omap_dss_rotation_type	,	V_225
DISPC_DEFAULT_COLOR	,	F_187
"offset0 %u, offset1 %u, row_inc %d, pix_inc %d\n"	,	L_29
DEBUG	,	F_245
TRANS_COLOR	,	F_11
OMAP_DSS_OVL_CAP_DISPC	,	V_403
OVL_BA1	,	F_19
coef_hdown	,	V_66
u64	,	T_7
"current fclk rate = %lu Hz\n"	,	L_26
DISPC_COLOR_COMPONENT_RGB_Y	,	V_81
coef_r	,	V_140
OVL_BA0	,	F_18
ps	,	V_207
omap_dss_clk_source	,	V_303
is_tft	,	V_358
OMAP_DSS_LCD_IPC	,	V_355
SYNC_LOST2	,	V_334
platform_driver_unregister	,	F_287
s32	,	T_6
_dispc_set_scale_param	,	F_144
DISPC_DIVISORo	,	F_207
mgr	,	V_410
dispc_go	,	F_61
height	,	V_100
_dispc_set_pre_mult_alpha	,	F_97
_dispc_set_pic_size	,	F_93
best_pck	,	V_364
request_irq	,	F_270
"%dx%d, ilace %d, cmode %x, rot %d, mir %d chan %d\n"	,	L_21
rb	,	V_145
rf	,	V_343
rg	,	V_144
cinfo	,	V_362
OMAP_DSS_GFX	,	V_29
dispc_set_fifo_threshold	,	F_130
device	,	V_5
rr	,	V_143
DISPC_IRQ_VSYNC	,	V_418
pdata	,	V_9
"irqs %d\n"	,	L_53
hinc	,	V_165
ry	,	V_86
offset0	,	V_211
offset1	,	V_212
OMAP3430_REV_ES3_0	,	V_279
seq_printf	,	F_217
OVL_BA1_UV	,	F_44
OVL_CONV_COEF	,	F_41
ACBIAS_COUNT_STAT	,	V_318
FEAT_REG_FIFOLOWTHRESHOLD	,	V_164
dispc_clk_src	,	V_304
OMAP_DSS_LOAD_FRAME_ONLY	,	V_420
u8	,	T_5
manager	,	V_405
color_conv_coef	,	V_85
pm_runtime_get_sync	,	F_55
FEAT_PRELOAD	,	V_31
FEAT_GLOBAL_ALPHA_VID1	,	V_103
"VID2_FIFO_UNDERFLOW, disabling VID2\n"	,	L_61
dispc_init_platform_driver	,	F_284
DISPC_SIZE_MGR	,	F_122
OCP_ERR	,	V_323
FEAT_REG_FIFOSIZE	,	V_155
cpu_is_omap24xx	,	F_199
irq_lock	,	V_244
TIMING_H	,	F_12
DISPC_LINE_NUMBER	,	V_341
dispc_set_lcd_size	,	F_121
omap_overlay_manager	,	V_409
irq_stats	,	V_310
compl	,	V_237
dss_feat_get_buffer_size_unit	,	F_125
fifo_size	,	V_156
dispc_enable_lcd_out	,	F_167
DISPC_OVL_FIR_COEF_H	,	F_65
ioremap	,	F_267
vf	,	V_222
pcd_min	,	V_363
TIMING_V	,	F_13
idx	,	V_1
vt	,	V_287
DISPC_SYSCONFIG	,	V_336
omap_dss_board_info	,	V_11
dispc_restore_context	,	F_52
BUG_ON	,	F_71
printk	,	F_239
"dispc_runtime_put\n"	,	L_8
OMAP_DSS_ROT_180	,	V_198
FRAMEDONE2	,	V_331
"dispc_restore_context\n"	,	L_4
ieo	,	V_344
fclk	,	V_217
dispc_set_lcd_timings	,	F_205
ctx_valid	,	V_40
"pck\t\t%-16lupck div\t%u\n"	,	L_49
dispc_irq_stats	,	V_307
PAL_GAMMA_MASK	,	V_322
DISPC_OVL_FIR_COEF_V	,	F_69
"failed to register FRAMEDONE isr\n"	,	L_32
mask	,	V_235
"hsw %d hfp %d hbp %d vsw %d vfp %d vbp %d\n"	,	L_40
DISPC_OVL_FIR_COEF_HV2	,	F_74
dispc_pck_free_enable	,	F_182
dispc_alpha_blending_enabled	,	F_194
dispc_setup_plane	,	F_159
DIVISOR	,	V_38
fieldmode	,	V_189
dispc_error_worker	,	F_247
_dispc_write_firv_reg	,	F_68
"pck = %lu (%u)\n"	,	L_56
v_coef	,	V_70
dispc_enable_gamma_table	,	F_112
_dispc_setup_global_alpha	,	F_98
base	,	V_4
OMAP_DSS_LCD_IVS	,	V_357
dssdev	,	V_416
FEAT_PCKFREEENABLE	,	V_253
handledirqs	,	V_388
gcb	,	V_91
_dispc_set_vid_size	,	F_96
OMAP_DSS_CHANNEL_DIGIT	,	V_21
OVL_TABLE_BA	,	F_27
jiffies_to_msecs	,	F_221
omap_dispc_irq_handler	,	F_240
FLD_VAL	,	F_78
pos_y	,	V_224
pos_x	,	V_223
OMAP_DSS_COLOR_RGB16	,	V_115
enable	,	V_101
gcr	,	V_90
accu1	,	V_191
accu0	,	V_190
DISPC_SYSSTATUS	,	V_337
val	,	V_2
vc0	,	V_78
vc2	,	V_80
vc1	,	V_79
work	,	V_397
"out_height %d\n"	,	L_23
DISPC_CPR_COEF_B	,	F_118
DISPC_CPR_COEF_G	,	F_117
DISPC_DATA_CYCLE2	,	F_229
DISPC_DATA_CYCLE1	,	F_228
OVL_WINDOW_SKIP	,	F_26
DISPC_DATA_CYCLE3	,	F_230
ihs	,	V_346
DISPC_CPR_COEF_R	,	F_116
FLD_GET	,	F_209
WARN_ONCE	,	F_6
ENODEV	,	V_429
OMAP_DSS_CHANNEL_LCD	,	V_20
vbp	,	V_278
dispc_set_burst_size	,	F_107
"can't ioremap DISPC\n"	,	L_69
OMAP_DSS_LCD_DISPLAY_TFT	,	V_257
__raw_writel	,	F_2
dispc_read_plane_fifo_sizes	,	F_124
vinc_start	,	V_169
DISPC_OVL_PICTURE_SIZE	,	F_95
maxdownscale	,	V_229
dispc_enable_plane	,	F_163
ovl	,	V_401
OMAP2_L3_IO_ADDRESS	,	F_259
dss_collect_irq_stats	,	F_244
EINVAL	,	V_232
omap_rev	,	F_200
dsi_get_dsidev_from_id	,	F_212
REG_GET	,	F_60
_dispc_set_plane_ba1	,	F_85
_dispc_set_plane_ba0	,	F_83
DISPC_OVL_SIZE	,	F_94
hor_end	,	V_176
data	,	V_234
dispc_irq_wait_handler	,	F_252
OMAP_DSS_COLOR_RGBA32	,	V_122
pix_inc	,	V_214
DISPC_IRQ_MASK_ERROR	,	V_248
OMAP_DSS_COLOR_RGB24P	,	V_118
vscaleup	,	V_57
OMAP_DSS_COLOR_RGB24U	,	V_117
resource	,	V_422
platform_driver_register	,	F_285
omap_dss_get_overlay	,	F_248
DISPC_CONFIG	,	V_136
PTR_ERR	,	F_263
"onoff %d rf %d ieo %d ipc %d ihs %d ivs %d acbi %d acb %d\n"	,	L_54
dispc_fake_vsync_irq	,	F_253
OMAP_DSS_COLOR_RGBA16	,	V_112
_dispc_setup_color_conv_coef	,	F_79
"fck"	,	L_66
BURST_SIZE_X8	,	V_134
schedule_work	,	F_246
dispc_enable_fifomerge	,	F_132
DISPC_DIVISOR	,	V_306
CVAL	,	F_80
vfp	,	V_277
acbi	,	V_348
cur_pd	,	V_368
DISPC_OVL_ACCU0	,	F_137
DISPC_OVL_ACCU1	,	F_139
vert_start	,	V_177
msecs_to_jiffies	,	F_171
ctx_loss_cnt	,	V_39
dispc_go_busy	,	F_59
IRQF_SHARED	,	V_431
spin_lock	,	F_241
value	,	V_55
inc	,	V_106
dss_get_generic_clk_source_name	,	F_218
irqreturn_t	,	T_9
"LCD2"	,	L_12
"DISPC IRQ: 0x%x: "	,	L_57
FLD_MOD	,	F_106
pixel_clock	,	V_290
_dispc_set_vid_accu2_0	,	F_140
resource_size	,	F_268
OVL_POSITION	,	F_20
dispc_lcd_enable_signal_polarity	,	F_180
fir_vinc	,	V_187
platform_data	,	V_10
DISPC_CONTROL2	,	V_48
KERN_DEBUG	,	V_385
_dispc_set_vid_accu2_1	,	F_142
