
*** Running vivado
    with args -log RAM_WF_ASYNC.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source RAM_WF_ASYNC.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source RAM_WF_ASYNC.tcl -notrace
Command: link_design -top RAM_WF_ASYNC -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/TDC/Vivado/TDC/Project_23/Project_23.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'DATA_RAM_i[4]'. [C:/Users/TDC/Vivado/TDC/Project_23/Project_23.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/TDC/Vivado/TDC/Project_23/Project_23.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_RAM_i[5]'. [C:/Users/TDC/Vivado/TDC/Project_23/Project_23.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/TDC/Vivado/TDC/Project_23/Project_23.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_RAM_i[6]'. [C:/Users/TDC/Vivado/TDC/Project_23/Project_23.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/TDC/Vivado/TDC/Project_23/Project_23.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_RAM_i[7]'. [C:/Users/TDC/Vivado/TDC/Project_23/Project_23.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/TDC/Vivado/TDC/Project_23/Project_23.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_RAM_o[4]'. [C:/Users/TDC/Vivado/TDC/Project_23/Project_23.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/TDC/Vivado/TDC/Project_23/Project_23.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_RAM_o[5]'. [C:/Users/TDC/Vivado/TDC/Project_23/Project_23.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/TDC/Vivado/TDC/Project_23/Project_23.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_RAM_o[6]'. [C:/Users/TDC/Vivado/TDC/Project_23/Project_23.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/TDC/Vivado/TDC/Project_23/Project_23.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_RAM_o[7]'. [C:/Users/TDC/Vivado/TDC/Project_23/Project_23.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/TDC/Vivado/TDC/Project_23/Project_23.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/TDC/Vivado/TDC/Project_23/Project_23.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 16 instances

7 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 571.734 ; gain = 336.707
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.787 . Memory (MB): peak = 585.617 ; gain = 13.883

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1db0ef49a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1137.738 ; gain = 552.121

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1db0ef49a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1137.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1db0ef49a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1137.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1db0ef49a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1137.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1db0ef49a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1137.738 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1db0ef49a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1137.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1db0ef49a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1137.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1137.738 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1db0ef49a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1137.738 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1db0ef49a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1137.738 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1db0ef49a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1137.738 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1137.738 ; gain = 566.004
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1137.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/TDC/Vivado/TDC/Project_23/Project_23.runs/impl_1/RAM_WF_ASYNC_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file RAM_WF_ASYNC_drc_opted.rpt -pb RAM_WF_ASYNC_drc_opted.pb -rpx RAM_WF_ASYNC_drc_opted.rpx
Command: report_drc -file RAM_WF_ASYNC_drc_opted.rpt -pb RAM_WF_ASYNC_drc_opted.pb -rpx RAM_WF_ASYNC_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/TDC/Vivado/TDC/Project_23/Project_23.runs/impl_1/RAM_WF_ASYNC_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1137.738 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1af1d7027

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1137.738 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1137.738 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus ADDR_RAM_i are not locked:  'ADDR_RAM_i[9]'  'ADDR_RAM_i[8]'  'ADDR_RAM_i[7]'  'ADDR_RAM_i[6]'  'ADDR_RAM_i[5]'  'ADDR_RAM_i[4]'  'ADDR_RAM_i[3]'  'ADDR_RAM_i[2]' 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f9c3254c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1141.672 ; gain = 3.934

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 182bb0053

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 182bb0053

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934
Phase 1 Placer Initialization | Checksum: 182bb0053

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 182bb0053

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1ba25b600

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ba25b600

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d1799fea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bd733135

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bd733135

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1abc6a034

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d357b4a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d357b4a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934
Phase 3 Detail Placement | Checksum: 1d357b4a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1d357b4a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d357b4a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d357b4a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d357b4a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d357b4a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934
Ending Placer Task | Checksum: 12f5af7b9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.672 ; gain = 3.934
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1141.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/TDC/Vivado/TDC/Project_23/Project_23.runs/impl_1/RAM_WF_ASYNC_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file RAM_WF_ASYNC_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1141.672 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file RAM_WF_ASYNC_utilization_placed.rpt -pb RAM_WF_ASYNC_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1141.672 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file RAM_WF_ASYNC_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1141.672 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus ADDR_RAM_i[9:0] are not locked:  ADDR_RAM_i[9] ADDR_RAM_i[8] ADDR_RAM_i[7] ADDR_RAM_i[6] ADDR_RAM_i[5] ADDR_RAM_i[4] ADDR_RAM_i[3] ADDR_RAM_i[2]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5e739d16 ConstDB: 0 ShapeSum: d0e75aa3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dad768a5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 1264.004 ; gain = 122.332
Post Restoration Checksum: NetGraph: aa1b267b NumContArr: 30bc422a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: dad768a5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dad768a5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dad768a5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2bfd0dce

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465
Phase 2 Router Initialization | Checksum: 2bfd0dce

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 159a30281

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: f20b144f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465
Phase 4 Rip-up And Reroute | Checksum: f20b144f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f20b144f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f20b144f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465
Phase 5 Delay and Skew Optimization | Checksum: f20b144f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f20b144f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465
Phase 6.1 Hold Fix Iter | Checksum: f20b144f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465
Phase 6 Post Hold Fix | Checksum: f20b144f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0274622 %
  Global Horizontal Routing Utilization  = 0.0458227 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f20b144f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f20b144f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1114c9fcc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1114c9fcc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1325.137 ; gain = 183.465

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 11 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1325.137 ; gain = 183.465
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1325.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/TDC/Vivado/TDC/Project_23/Project_23.runs/impl_1/RAM_WF_ASYNC_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file RAM_WF_ASYNC_drc_routed.rpt -pb RAM_WF_ASYNC_drc_routed.pb -rpx RAM_WF_ASYNC_drc_routed.rpx
Command: report_drc -file RAM_WF_ASYNC_drc_routed.rpt -pb RAM_WF_ASYNC_drc_routed.pb -rpx RAM_WF_ASYNC_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/TDC/Vivado/TDC/Project_23/Project_23.runs/impl_1/RAM_WF_ASYNC_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file RAM_WF_ASYNC_methodology_drc_routed.rpt -pb RAM_WF_ASYNC_methodology_drc_routed.pb -rpx RAM_WF_ASYNC_methodology_drc_routed.rpx
Command: report_methodology -file RAM_WF_ASYNC_methodology_drc_routed.rpt -pb RAM_WF_ASYNC_methodology_drc_routed.pb -rpx RAM_WF_ASYNC_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/TDC/Vivado/TDC/Project_23/Project_23.runs/impl_1/RAM_WF_ASYNC_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file RAM_WF_ASYNC_power_routed.rpt -pb RAM_WF_ASYNC_power_summary_routed.pb -rpx RAM_WF_ASYNC_power_routed.rpx
Command: report_power -file RAM_WF_ASYNC_power_routed.rpt -pb RAM_WF_ASYNC_power_summary_routed.pb -rpx RAM_WF_ASYNC_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 11 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file RAM_WF_ASYNC_route_status.rpt -pb RAM_WF_ASYNC_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file RAM_WF_ASYNC_timing_summary_routed.rpt -pb RAM_WF_ASYNC_timing_summary_routed.pb -rpx RAM_WF_ASYNC_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file RAM_WF_ASYNC_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file RAM_WF_ASYNC_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file RAM_WF_ASYNC_bus_skew_routed.rpt -pb RAM_WF_ASYNC_bus_skew_routed.pb -rpx RAM_WF_ASYNC_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Apr 21 11:27:00 2021...

*** Running vivado
    with args -log RAM_WF_ASYNC.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source RAM_WF_ASYNC.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source RAM_WF_ASYNC.tcl -notrace
Command: open_checkpoint RAM_WF_ASYNC_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 225.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1088.348 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1088.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1088.348 ; gain = 870.648
Command: write_bitstream -force RAM_WF_ASYNC.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 8 out of 20 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: ADDR_RAM_i[9], ADDR_RAM_i[8], ADDR_RAM_i[7], ADDR_RAM_i[6], ADDR_RAM_i[5], ADDR_RAM_i[4], ADDR_RAM_i[3], and ADDR_RAM_i[2].
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 8 out of 20 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: ADDR_RAM_i[9], ADDR_RAM_i[8], ADDR_RAM_i[7], ADDR_RAM_i[6], ADDR_RAM_i[5], ADDR_RAM_i[4], ADDR_RAM_i[3], and ADDR_RAM_i[2].
INFO: [Vivado 12-3199] DRC finished with 2 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Apr 21 11:28:37 2021...
