
STM32_CODE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084d8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000224  08008668  08008668  00018668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800888c  0800888c  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  0800888c  0800888c  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800888c  0800888c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800888c  0800888c  0001888c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008890  08008890  00018890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08008894  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
 10 .bss          00001544  20000010  20000010  00020010  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001554  20001554  00020010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ac2e  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003737  00000000  00000000  0003ac6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001450  00000000  00000000  0003e3a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000012d8  00000000  00000000  0003f7f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020b68  00000000  00000000  00040ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018a71  00000000  00000000  00061638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c9177  00000000  00000000  0007a0a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00143220  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005644  00000000  00000000  00143274  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008650 	.word	0x08008650

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	08008650 	.word	0x08008650

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__aeabi_d2f>:
 800096c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000970:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000974:	bf24      	itt	cs
 8000976:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800097a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800097e:	d90d      	bls.n	800099c <__aeabi_d2f+0x30>
 8000980:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000984:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000988:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800098c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000990:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000994:	bf08      	it	eq
 8000996:	f020 0001 	biceq.w	r0, r0, #1
 800099a:	4770      	bx	lr
 800099c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009a0:	d121      	bne.n	80009e6 <__aeabi_d2f+0x7a>
 80009a2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009a6:	bfbc      	itt	lt
 80009a8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009ac:	4770      	bxlt	lr
 80009ae:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009b6:	f1c2 0218 	rsb	r2, r2, #24
 80009ba:	f1c2 0c20 	rsb	ip, r2, #32
 80009be:	fa10 f30c 	lsls.w	r3, r0, ip
 80009c2:	fa20 f002 	lsr.w	r0, r0, r2
 80009c6:	bf18      	it	ne
 80009c8:	f040 0001 	orrne.w	r0, r0, #1
 80009cc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009d4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d8:	ea40 000c 	orr.w	r0, r0, ip
 80009dc:	fa23 f302 	lsr.w	r3, r3, r2
 80009e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009e4:	e7cc      	b.n	8000980 <__aeabi_d2f+0x14>
 80009e6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009ea:	d107      	bne.n	80009fc <__aeabi_d2f+0x90>
 80009ec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f0:	bf1e      	ittt	ne
 80009f2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009f6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009fa:	4770      	bxne	lr
 80009fc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a00:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop

08000a0c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b085      	sub	sp, #20
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	60f8      	str	r0, [r7, #12]
 8000a14:	60b9      	str	r1, [r7, #8]
 8000a16:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	4a07      	ldr	r2, [pc, #28]	; (8000a38 <vApplicationGetIdleTaskMemory+0x2c>)
 8000a1c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000a1e:	68bb      	ldr	r3, [r7, #8]
 8000a20:	4a06      	ldr	r2, [pc, #24]	; (8000a3c <vApplicationGetIdleTaskMemory+0x30>)
 8000a22:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	2280      	movs	r2, #128	; 0x80
 8000a28:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000a2a:	bf00      	nop
 8000a2c:	3714      	adds	r7, #20
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	2000002c 	.word	0x2000002c
 8000a3c:	20000080 	.word	0x20000080

08000a40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a40:	b5b0      	push	{r4, r5, r7, lr}
 8000a42:	b0f2      	sub	sp, #456	; 0x1c8
 8000a44:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a46:	f000 ff87 	bl	8001958 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a4a:	f000 f93f 	bl	8000ccc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a4e:	f000 fa6d 	bl	8000f2c <MX_GPIO_Init>
  MX_I2C1_SMBUS_Init();
 8000a52:	f000 fa0f 	bl	8000e74 <MX_I2C1_SMBUS_Init>
  MX_ADC1_Init();
 8000a56:	f000 f99d 	bl	8000d94 <MX_ADC1_Init>
  MX_USB_PCD_Init();
 8000a5a:	f000 fa45 	bl	8000ee8 <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */
  //preconfigure the ADC to change channels
	sConfig2.Rank = ADC_REGULAR_RANK_1;
 8000a5e:	4b80      	ldr	r3, [pc, #512]	; (8000c60 <main+0x220>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	605a      	str	r2, [r3, #4]
	sConfig2.SingleDiff = ADC_SINGLE_ENDED;
 8000a64:	4b7e      	ldr	r3, [pc, #504]	; (8000c60 <main+0x220>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	60da      	str	r2, [r3, #12]
	sConfig2.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000a6a:	4b7d      	ldr	r3, [pc, #500]	; (8000c60 <main+0x220>)
 8000a6c:	2205      	movs	r2, #5
 8000a6e:	609a      	str	r2, [r3, #8]
	sConfig2.OffsetNumber = ADC_OFFSET_NONE;
 8000a70:	4b7b      	ldr	r3, [pc, #492]	; (8000c60 <main+0x220>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	611a      	str	r2, [r3, #16]
	sConfig2.Offset = 0;
 8000a76:	4b7a      	ldr	r3, [pc, #488]	; (8000c60 <main+0x220>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	615a      	str	r2, [r3, #20]
  // PCB data initialization
  PCB pcb;
  pcb.PCBUniqueID=PCBuniqueID;
 8000a7c:	2328      	movs	r3, #40	; 0x28
 8000a7e:	f8a7 31b8 	strh.w	r3, [r7, #440]	; 0x1b8
  pcb.NumberOfSensors=Numberofsensors;
 8000a82:	2302      	movs	r3, #2
 8000a84:	f887 31ba 	strb.w	r3, [r7, #442]	; 0x1ba
  strcpy(pcb.ManufacturingDate,Manufacturingdate);
 8000a88:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8000a8c:	3303      	adds	r3, #3
 8000a8e:	4975      	ldr	r1, [pc, #468]	; (8000c64 <main+0x224>)
 8000a90:	461a      	mov	r2, r3
 8000a92:	460b      	mov	r3, r1
 8000a94:	cb03      	ldmia	r3!, {r0, r1}
 8000a96:	6010      	str	r0, [r2, #0]
 8000a98:	6051      	str	r1, [r2, #4]
 8000a9a:	8819      	ldrh	r1, [r3, #0]
 8000a9c:	789b      	ldrb	r3, [r3, #2]
 8000a9e:	8111      	strh	r1, [r2, #8]
 8000aa0:	7293      	strb	r3, [r2, #10]
  pcb.PCBCapabilities=temperature_degC*8 + temperaturePCB_degC*4 + humidity_percent*2 + absolutePressure_kPa;
 8000aa2:	230f      	movs	r3, #15
 8000aa4:	f887 31c5 	strb.w	r3, [r7, #453]	; 0x1c5

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of MutexADC1 */
  osMutexDef(MutexADC1);
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 8000aae:	2300      	movs	r3, #0
 8000ab0:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
  MutexADC1Handle = osMutexCreate(osMutex(MutexADC1));
 8000ab4:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f005 f9be 	bl	8005e3a <osMutexCreate>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	4a69      	ldr	r2, [pc, #420]	; (8000c68 <main+0x228>)
 8000ac2:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of SemI2C */
  osSemaphoreDef(SemI2C);
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000aca:	2300      	movs	r3, #0
 8000acc:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  SemI2CHandle = osSemaphoreCreate(osSemaphore(SemI2C), 1);
 8000ad0:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8000ad4:	2101      	movs	r1, #1
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f005 fa4c 	bl	8005f74 <osSemaphoreCreate>
 8000adc:	4603      	mov	r3, r0
 8000ade:	4a63      	ldr	r2, [pc, #396]	; (8000c6c <main+0x22c>)
 8000ae0:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task01_I2C */
  osThreadDef(Task01_I2C, StartTask01_I2C, osPriorityRealtime, 0, 128);
 8000ae2:	4b63      	ldr	r3, [pc, #396]	; (8000c70 <main+0x230>)
 8000ae4:	f507 74c6 	add.w	r4, r7, #396	; 0x18c
 8000ae8:	461d      	mov	r5, r3
 8000aea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000aec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000aee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000af2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task01_I2CHandle = osThreadCreate(osThread(Task01_I2C), NULL);
 8000af6:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8000afa:	2100      	movs	r1, #0
 8000afc:	4618      	mov	r0, r3
 8000afe:	f005 f93c 	bl	8005d7a <osThreadCreate>
 8000b02:	4603      	mov	r3, r0
 8000b04:	4a5b      	ldr	r2, [pc, #364]	; (8000c74 <main+0x234>)
 8000b06:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */

  /* definition and creation of Task02 */
  if(temperature_degC){
	osThreadDef(Task02, StartTask02, osPriorityNormal, 0, 128);
 8000b08:	4b5b      	ldr	r3, [pc, #364]	; (8000c78 <main+0x238>)
 8000b0a:	f507 74aa 	add.w	r4, r7, #340	; 0x154
 8000b0e:	461d      	mov	r5, r3
 8000b10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b14:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b18:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	Task02Handle = osThreadCreate(osThread(Task02), NULL);
 8000b1c:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 8000b20:	2100      	movs	r1, #0
 8000b22:	4618      	mov	r0, r3
 8000b24:	f005 f929 	bl	8005d7a <osThreadCreate>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	4a54      	ldr	r2, [pc, #336]	; (8000c7c <main+0x23c>)
 8000b2c:	6013      	str	r3, [r2, #0]
  }
  /* definition and creation of Task03 */
  if(temperaturePCB_degC){
	osThreadDef(Task03, StartTask03, osPriorityNormal, 0, 128);
 8000b2e:	4b54      	ldr	r3, [pc, #336]	; (8000c80 <main+0x240>)
 8000b30:	f507 749c 	add.w	r4, r7, #312	; 0x138
 8000b34:	461d      	mov	r5, r3
 8000b36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b3a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b3e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	Task03Handle = osThreadCreate(osThread(Task03), NULL);
 8000b42:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000b46:	2100      	movs	r1, #0
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f005 f916 	bl	8005d7a <osThreadCreate>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	4a4c      	ldr	r2, [pc, #304]	; (8000c84 <main+0x244>)
 8000b52:	6013      	str	r3, [r2, #0]
  }
  /* definition and creation of Task04 */
  if(humidity_percent){
	osThreadDef(Task04, StartTask04, osPriorityNormal, 0, 128);
 8000b54:	4b4c      	ldr	r3, [pc, #304]	; (8000c88 <main+0x248>)
 8000b56:	f507 748e 	add.w	r4, r7, #284	; 0x11c
 8000b5a:	461d      	mov	r5, r3
 8000b5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b60:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b64:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	Task04Handle = osThreadCreate(osThread(Task04), NULL);
 8000b68:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f005 f903 	bl	8005d7a <osThreadCreate>
 8000b74:	4603      	mov	r3, r0
 8000b76:	4a45      	ldr	r2, [pc, #276]	; (8000c8c <main+0x24c>)
 8000b78:	6013      	str	r3, [r2, #0]
  }
  /* definition and creation of Task05 */
  if(absolutePressure_kPa){
	osThreadDef(Task05, StartTask05, osPriorityNormal, 0, 128);
 8000b7a:	4b45      	ldr	r3, [pc, #276]	; (8000c90 <main+0x250>)
 8000b7c:	f507 7480 	add.w	r4, r7, #256	; 0x100
 8000b80:	461d      	mov	r5, r3
 8000b82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b86:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	Task05Handle = osThreadCreate(osThread(Task05), NULL);
 8000b8e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000b92:	2100      	movs	r1, #0
 8000b94:	4618      	mov	r0, r3
 8000b96:	f005 f8f0 	bl	8005d7a <osThreadCreate>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	4a3d      	ldr	r2, [pc, #244]	; (8000c94 <main+0x254>)
 8000b9e:	6013      	str	r3, [r2, #0]
  }


  /* definition and creation of TaskN01 */
  //Sensor initialization
  	strcpy(MatrizSensor[0].Sensor_name,Sensor01_name);
 8000ba0:	4b3d      	ldr	r3, [pc, #244]	; (8000c98 <main+0x258>)
 8000ba2:	4a3e      	ldr	r2, [pc, #248]	; (8000c9c <main+0x25c>)
 8000ba4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ba8:	6018      	str	r0, [r3, #0]
 8000baa:	3304      	adds	r3, #4
 8000bac:	7019      	strb	r1, [r3, #0]
  	strcpy(MatrizSensor[0].Sensor_type,Sensor01_type);
 8000bae:	4b3c      	ldr	r3, [pc, #240]	; (8000ca0 <main+0x260>)
 8000bb0:	4a3c      	ldr	r2, [pc, #240]	; (8000ca4 <main+0x264>)
 8000bb2:	6810      	ldr	r0, [r2, #0]
 8000bb4:	6018      	str	r0, [r3, #0]
 8000bb6:	7912      	ldrb	r2, [r2, #4]
 8000bb8:	711a      	strb	r2, [r3, #4]
  	strcpy(MatrizSensor[0].Main_gas,Sensor01_Main_gas);
 8000bba:	4b3b      	ldr	r3, [pc, #236]	; (8000ca8 <main+0x268>)
 8000bbc:	4a3b      	ldr	r2, [pc, #236]	; (8000cac <main+0x26c>)
 8000bbe:	6810      	ldr	r0, [r2, #0]
 8000bc0:	6018      	str	r0, [r3, #0]
 8000bc2:	8891      	ldrh	r1, [r2, #4]
 8000bc4:	7992      	ldrb	r2, [r2, #6]
 8000bc6:	8099      	strh	r1, [r3, #4]
 8000bc8:	719a      	strb	r2, [r3, #6]
  	MatrizSensor[0].Response_time=Sensor01_Response_time;
 8000bca:	4b33      	ldr	r3, [pc, #204]	; (8000c98 <main+0x258>)
 8000bcc:	220a      	movs	r2, #10
 8000bce:	85da      	strh	r2, [r3, #46]	; 0x2e
  	MatrizSensor[0].channel=Sensor01_ADC_Channel;
 8000bd0:	4b31      	ldr	r3, [pc, #196]	; (8000c98 <main+0x258>)
 8000bd2:	2206      	movs	r2, #6
 8000bd4:	635a      	str	r2, [r3, #52]	; 0x34
	osThreadDef(TaskN01, StartTaskN, osPriorityNormal, 0, 128);
 8000bd6:	4b36      	ldr	r3, [pc, #216]	; (8000cb0 <main+0x270>)
 8000bd8:	f507 74b8 	add.w	r4, r7, #368	; 0x170
 8000bdc:	461d      	mov	r5, r3
 8000bde:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000be0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000be2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000be6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	TaskN01Handle = osThreadCreate(osThread(TaskN01), (void*) 0);
 8000bea:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8000bee:	2100      	movs	r1, #0
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f005 f8c2 	bl	8005d7a <osThreadCreate>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	4a2e      	ldr	r2, [pc, #184]	; (8000cb4 <main+0x274>)
 8000bfa:	6013      	str	r3, [r2, #0]
  /* definition and creation of TaskN02 */
  if(Numberofsensors>1){
	//Sensor initialization
	strcpy(MatrizSensor[1].Sensor_name,Sensor02_name);
 8000bfc:	4b2e      	ldr	r3, [pc, #184]	; (8000cb8 <main+0x278>)
 8000bfe:	4a27      	ldr	r2, [pc, #156]	; (8000c9c <main+0x25c>)
 8000c00:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c04:	6018      	str	r0, [r3, #0]
 8000c06:	3304      	adds	r3, #4
 8000c08:	7019      	strb	r1, [r3, #0]
	strcpy(MatrizSensor[1].Sensor_type,Sensor02_type);
 8000c0a:	4b2c      	ldr	r3, [pc, #176]	; (8000cbc <main+0x27c>)
 8000c0c:	4a25      	ldr	r2, [pc, #148]	; (8000ca4 <main+0x264>)
 8000c0e:	6810      	ldr	r0, [r2, #0]
 8000c10:	6018      	str	r0, [r3, #0]
 8000c12:	7912      	ldrb	r2, [r2, #4]
 8000c14:	711a      	strb	r2, [r3, #4]
	strcpy(MatrizSensor[1].Main_gas,Sensor02_Main_gas);
 8000c16:	4b2a      	ldr	r3, [pc, #168]	; (8000cc0 <main+0x280>)
 8000c18:	4a24      	ldr	r2, [pc, #144]	; (8000cac <main+0x26c>)
 8000c1a:	6810      	ldr	r0, [r2, #0]
 8000c1c:	6018      	str	r0, [r3, #0]
 8000c1e:	8891      	ldrh	r1, [r2, #4]
 8000c20:	7992      	ldrb	r2, [r2, #6]
 8000c22:	8099      	strh	r1, [r3, #4]
 8000c24:	719a      	strb	r2, [r3, #6]
	MatrizSensor[1].Response_time=Sensor02_Response_time;
 8000c26:	4b1c      	ldr	r3, [pc, #112]	; (8000c98 <main+0x258>)
 8000c28:	220a      	movs	r2, #10
 8000c2a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
	MatrizSensor[1].channel=Sensor02_ADC_Channel;
 8000c2e:	4b1a      	ldr	r3, [pc, #104]	; (8000c98 <main+0x258>)
 8000c30:	2206      	movs	r2, #6
 8000c32:	66da      	str	r2, [r3, #108]	; 0x6c
	osThreadDef(TaskN02, StartTaskN, osPriorityNormal, 0, 128);
 8000c34:	4b23      	ldr	r3, [pc, #140]	; (8000cc4 <main+0x284>)
 8000c36:	f107 04e4 	add.w	r4, r7, #228	; 0xe4
 8000c3a:	461d      	mov	r5, r3
 8000c3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c40:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c44:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	TaskN02Handle = osThreadCreate(osThread(TaskN02), (void*) 1);
 8000c48:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000c4c:	2101      	movs	r1, #1
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f005 f893 	bl	8005d7a <osThreadCreate>
 8000c54:	4603      	mov	r3, r0
 8000c56:	4a1c      	ldr	r2, [pc, #112]	; (8000cc8 <main+0x288>)
 8000c58:	6013      	str	r3, [r2, #0]
  }

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000c5a:	f005 f887 	bl	8005d6c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c5e:	e7fe      	b.n	8000c5e <main+0x21e>
 8000c60:	20000280 	.word	0x20000280
 8000c64:	080086e4 	.word	0x080086e4
 8000c68:	20000fe8 	.word	0x20000fe8
 8000c6c:	20001034 	.word	0x20001034
 8000c70:	08008708 	.word	0x08008708
 8000c74:	200010cc 	.word	0x200010cc
 8000c78:	08008724 	.word	0x08008724
 8000c7c:	20000fe4 	.word	0x20000fe4
 8000c80:	08008740 	.word	0x08008740
 8000c84:	20001140 	.word	0x20001140
 8000c88:	0800875c 	.word	0x0800875c
 8000c8c:	20001038 	.word	0x20001038
 8000c90:	08008778 	.word	0x08008778
 8000c94:	20001198 	.word	0x20001198
 8000c98:	200010d0 	.word	0x200010d0
 8000c9c:	080086f0 	.word	0x080086f0
 8000ca0:	200010db 	.word	0x200010db
 8000ca4:	080086f8 	.word	0x080086f8
 8000ca8:	200010e9 	.word	0x200010e9
 8000cac:	08008700 	.word	0x08008700
 8000cb0:	08008794 	.word	0x08008794
 8000cb4:	2000102c 	.word	0x2000102c
 8000cb8:	20001108 	.word	0x20001108
 8000cbc:	20001113 	.word	0x20001113
 8000cc0:	20001121 	.word	0x20001121
 8000cc4:	080087b0 	.word	0x080087b0
 8000cc8:	2000103c 	.word	0x2000103c

08000ccc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b09e      	sub	sp, #120	; 0x78
 8000cd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cd2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000cd6:	2228      	movs	r2, #40	; 0x28
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f007 fcb0 	bl	8008640 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ce0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	605a      	str	r2, [r3, #4]
 8000cea:	609a      	str	r2, [r3, #8]
 8000cec:	60da      	str	r2, [r3, #12]
 8000cee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cf0:	463b      	mov	r3, r7
 8000cf2:	223c      	movs	r2, #60	; 0x3c
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f007 fca2 	bl	8008640 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000cfc:	2303      	movs	r3, #3
 8000cfe:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000d00:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000d04:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000d06:	2300      	movs	r3, #0
 8000d08:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d0e:	2310      	movs	r3, #16
 8000d10:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d12:	2302      	movs	r3, #2
 8000d14:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d1a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000d1c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000d20:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d22:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000d26:	4618      	mov	r0, r3
 8000d28:	f002 fb38 	bl	800339c <HAL_RCC_OscConfig>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000d32:	f000 fc25 	bl	8001580 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d36:	230f      	movs	r3, #15
 8000d38:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d46:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d4c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000d50:	2101      	movs	r1, #1
 8000d52:	4618      	mov	r0, r3
 8000d54:	f003 fa2a 	bl	80041ac <HAL_RCC_ClockConfig>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000d5e:	f000 fc0f 	bl	8001580 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1
 8000d62:	4b0b      	ldr	r3, [pc, #44]	; (8000d90 <SystemClock_Config+0xc4>)
 8000d64:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000d66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d6a:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8000d70:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000d74:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d76:	463b      	mov	r3, r7
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f003 fc5d 	bl	8004638 <HAL_RCCEx_PeriphCLKConfig>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000d84:	f000 fbfc 	bl	8001580 <Error_Handler>
  }
}
 8000d88:	bf00      	nop
 8000d8a:	3778      	adds	r7, #120	; 0x78
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	000200a0 	.word	0x000200a0

08000d94 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b08a      	sub	sp, #40	; 0x28
 8000d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000d9a:	f107 031c 	add.w	r3, r7, #28
 8000d9e:	2200      	movs	r2, #0
 8000da0:	601a      	str	r2, [r3, #0]
 8000da2:	605a      	str	r2, [r3, #4]
 8000da4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000da6:	1d3b      	adds	r3, r7, #4
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
 8000dac:	605a      	str	r2, [r3, #4]
 8000dae:	609a      	str	r2, [r3, #8]
 8000db0:	60da      	str	r2, [r3, #12]
 8000db2:	611a      	str	r2, [r3, #16]
 8000db4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000db6:	4b2e      	ldr	r3, [pc, #184]	; (8000e70 <MX_ADC1_Init+0xdc>)
 8000db8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000dbc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000dbe:	4b2c      	ldr	r3, [pc, #176]	; (8000e70 <MX_ADC1_Init+0xdc>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000dc4:	4b2a      	ldr	r3, [pc, #168]	; (8000e70 <MX_ADC1_Init+0xdc>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000dca:	4b29      	ldr	r3, [pc, #164]	; (8000e70 <MX_ADC1_Init+0xdc>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000dd0:	4b27      	ldr	r3, [pc, #156]	; (8000e70 <MX_ADC1_Init+0xdc>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000dd6:	4b26      	ldr	r3, [pc, #152]	; (8000e70 <MX_ADC1_Init+0xdc>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000dde:	4b24      	ldr	r3, [pc, #144]	; (8000e70 <MX_ADC1_Init+0xdc>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000de4:	4b22      	ldr	r3, [pc, #136]	; (8000e70 <MX_ADC1_Init+0xdc>)
 8000de6:	2201      	movs	r2, #1
 8000de8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000dea:	4b21      	ldr	r3, [pc, #132]	; (8000e70 <MX_ADC1_Init+0xdc>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000df0:	4b1f      	ldr	r3, [pc, #124]	; (8000e70 <MX_ADC1_Init+0xdc>)
 8000df2:	2201      	movs	r2, #1
 8000df4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000df6:	4b1e      	ldr	r3, [pc, #120]	; (8000e70 <MX_ADC1_Init+0xdc>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dfe:	4b1c      	ldr	r3, [pc, #112]	; (8000e70 <MX_ADC1_Init+0xdc>)
 8000e00:	2204      	movs	r2, #4
 8000e02:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000e04:	4b1a      	ldr	r3, [pc, #104]	; (8000e70 <MX_ADC1_Init+0xdc>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000e0a:	4b19      	ldr	r3, [pc, #100]	; (8000e70 <MX_ADC1_Init+0xdc>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e10:	4817      	ldr	r0, [pc, #92]	; (8000e70 <MX_ADC1_Init+0xdc>)
 8000e12:	f000 fdd7 	bl	80019c4 <HAL_ADC_Init>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d001      	beq.n	8000e20 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000e1c:	f000 fbb0 	bl	8001580 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000e20:	2300      	movs	r3, #0
 8000e22:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000e24:	f107 031c 	add.w	r3, r7, #28
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4811      	ldr	r0, [pc, #68]	; (8000e70 <MX_ADC1_Init+0xdc>)
 8000e2c:	f001 fcf2 	bl	8002814 <HAL_ADCEx_MultiModeConfigChannel>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000e36:	f000 fba3 	bl	8001580 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e42:	2300      	movs	r3, #0
 8000e44:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000e46:	2305      	movs	r3, #5
 8000e48:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e52:	1d3b      	adds	r3, r7, #4
 8000e54:	4619      	mov	r1, r3
 8000e56:	4806      	ldr	r0, [pc, #24]	; (8000e70 <MX_ADC1_Init+0xdc>)
 8000e58:	f001 f9f0 	bl	800223c <HAL_ADC_ConfigChannel>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000e62:	f000 fb8d 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e66:	bf00      	nop
 8000e68:	3728      	adds	r7, #40	; 0x28
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20001078 	.word	0x20001078

08000e74 <MX_I2C1_SMBUS_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_SMBUS_Init(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hsmbus1.Instance = I2C1;
 8000e78:	4b18      	ldr	r3, [pc, #96]	; (8000edc <MX_I2C1_SMBUS_Init+0x68>)
 8000e7a:	4a19      	ldr	r2, [pc, #100]	; (8000ee0 <MX_I2C1_SMBUS_Init+0x6c>)
 8000e7c:	601a      	str	r2, [r3, #0]
  hsmbus1.Init.Timing = 0x2000090E;
 8000e7e:	4b17      	ldr	r3, [pc, #92]	; (8000edc <MX_I2C1_SMBUS_Init+0x68>)
 8000e80:	4a18      	ldr	r2, [pc, #96]	; (8000ee4 <MX_I2C1_SMBUS_Init+0x70>)
 8000e82:	605a      	str	r2, [r3, #4]
  hsmbus1.Init.AnalogFilter = SMBUS_ANALOGFILTER_ENABLE;
 8000e84:	4b15      	ldr	r3, [pc, #84]	; (8000edc <MX_I2C1_SMBUS_Init+0x68>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	609a      	str	r2, [r3, #8]
  hsmbus1.Init.OwnAddress1 = 2;
 8000e8a:	4b14      	ldr	r3, [pc, #80]	; (8000edc <MX_I2C1_SMBUS_Init+0x68>)
 8000e8c:	2202      	movs	r2, #2
 8000e8e:	60da      	str	r2, [r3, #12]
  hsmbus1.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 8000e90:	4b12      	ldr	r3, [pc, #72]	; (8000edc <MX_I2C1_SMBUS_Init+0x68>)
 8000e92:	2201      	movs	r2, #1
 8000e94:	611a      	str	r2, [r3, #16]
  hsmbus1.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 8000e96:	4b11      	ldr	r3, [pc, #68]	; (8000edc <MX_I2C1_SMBUS_Init+0x68>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	615a      	str	r2, [r3, #20]
  hsmbus1.Init.OwnAddress2 = 0;
 8000e9c:	4b0f      	ldr	r3, [pc, #60]	; (8000edc <MX_I2C1_SMBUS_Init+0x68>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	619a      	str	r2, [r3, #24]
  hsmbus1.Init.OwnAddress2Masks = SMBUS_OA2_NOMASK;
 8000ea2:	4b0e      	ldr	r3, [pc, #56]	; (8000edc <MX_I2C1_SMBUS_Init+0x68>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	61da      	str	r2, [r3, #28]
  hsmbus1.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 8000ea8:	4b0c      	ldr	r3, [pc, #48]	; (8000edc <MX_I2C1_SMBUS_Init+0x68>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	621a      	str	r2, [r3, #32]
  hsmbus1.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 8000eae:	4b0b      	ldr	r3, [pc, #44]	; (8000edc <MX_I2C1_SMBUS_Init+0x68>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	625a      	str	r2, [r3, #36]	; 0x24
  hsmbus1.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 8000eb4:	4b09      	ldr	r3, [pc, #36]	; (8000edc <MX_I2C1_SMBUS_Init+0x68>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	629a      	str	r2, [r3, #40]	; 0x28
  hsmbus1.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 8000eba:	4b08      	ldr	r3, [pc, #32]	; (8000edc <MX_I2C1_SMBUS_Init+0x68>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	62da      	str	r2, [r3, #44]	; 0x2c
  hsmbus1.Init.SMBusTimeout = 0x00008061;
 8000ec0:	4b06      	ldr	r3, [pc, #24]	; (8000edc <MX_I2C1_SMBUS_Init+0x68>)
 8000ec2:	f248 0261 	movw	r2, #32865	; 0x8061
 8000ec6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_SMBUS_Init(&hsmbus1) != HAL_OK)
 8000ec8:	4804      	ldr	r0, [pc, #16]	; (8000edc <MX_I2C1_SMBUS_Init+0x68>)
 8000eca:	f003 fd65 	bl	8004998 <HAL_SMBUS_Init>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_I2C1_SMBUS_Init+0x64>
  {
    Error_Handler();
 8000ed4:	f000 fb54 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ed8:	bf00      	nop
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	20001148 	.word	0x20001148
 8000ee0:	40005400 	.word	0x40005400
 8000ee4:	2000090e 	.word	0x2000090e

08000ee8 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000eec:	4b0d      	ldr	r3, [pc, #52]	; (8000f24 <MX_USB_PCD_Init+0x3c>)
 8000eee:	4a0e      	ldr	r2, [pc, #56]	; (8000f28 <MX_USB_PCD_Init+0x40>)
 8000ef0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000ef2:	4b0c      	ldr	r3, [pc, #48]	; (8000f24 <MX_USB_PCD_Init+0x3c>)
 8000ef4:	2208      	movs	r2, #8
 8000ef6:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000ef8:	4b0a      	ldr	r3, [pc, #40]	; (8000f24 <MX_USB_PCD_Init+0x3c>)
 8000efa:	2202      	movs	r2, #2
 8000efc:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000efe:	4b09      	ldr	r3, [pc, #36]	; (8000f24 <MX_USB_PCD_Init+0x3c>)
 8000f00:	2202      	movs	r2, #2
 8000f02:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000f04:	4b07      	ldr	r3, [pc, #28]	; (8000f24 <MX_USB_PCD_Init+0x3c>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000f0a:	4b06      	ldr	r3, [pc, #24]	; (8000f24 <MX_USB_PCD_Init+0x3c>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000f10:	4804      	ldr	r0, [pc, #16]	; (8000f24 <MX_USB_PCD_Init+0x3c>)
 8000f12:	f002 f965 	bl	80031e0 <HAL_PCD_Init>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8000f1c:	f000 fb30 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000f20:	bf00      	nop
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	20001214 	.word	0x20001214
 8000f28:	40005c00 	.word	0x40005c00

08000f2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08a      	sub	sp, #40	; 0x28
 8000f30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f32:	f107 0314 	add.w	r3, r7, #20
 8000f36:	2200      	movs	r2, #0
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	605a      	str	r2, [r3, #4]
 8000f3c:	609a      	str	r2, [r3, #8]
 8000f3e:	60da      	str	r2, [r3, #12]
 8000f40:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f42:	4b40      	ldr	r3, [pc, #256]	; (8001044 <MX_GPIO_Init+0x118>)
 8000f44:	695b      	ldr	r3, [r3, #20]
 8000f46:	4a3f      	ldr	r2, [pc, #252]	; (8001044 <MX_GPIO_Init+0x118>)
 8000f48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f4c:	6153      	str	r3, [r2, #20]
 8000f4e:	4b3d      	ldr	r3, [pc, #244]	; (8001044 <MX_GPIO_Init+0x118>)
 8000f50:	695b      	ldr	r3, [r3, #20]
 8000f52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f56:	613b      	str	r3, [r7, #16]
 8000f58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f5a:	4b3a      	ldr	r3, [pc, #232]	; (8001044 <MX_GPIO_Init+0x118>)
 8000f5c:	695b      	ldr	r3, [r3, #20]
 8000f5e:	4a39      	ldr	r2, [pc, #228]	; (8001044 <MX_GPIO_Init+0x118>)
 8000f60:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000f64:	6153      	str	r3, [r2, #20]
 8000f66:	4b37      	ldr	r3, [pc, #220]	; (8001044 <MX_GPIO_Init+0x118>)
 8000f68:	695b      	ldr	r3, [r3, #20]
 8000f6a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f72:	4b34      	ldr	r3, [pc, #208]	; (8001044 <MX_GPIO_Init+0x118>)
 8000f74:	695b      	ldr	r3, [r3, #20]
 8000f76:	4a33      	ldr	r2, [pc, #204]	; (8001044 <MX_GPIO_Init+0x118>)
 8000f78:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f7c:	6153      	str	r3, [r2, #20]
 8000f7e:	4b31      	ldr	r3, [pc, #196]	; (8001044 <MX_GPIO_Init+0x118>)
 8000f80:	695b      	ldr	r3, [r3, #20]
 8000f82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f86:	60bb      	str	r3, [r7, #8]
 8000f88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8a:	4b2e      	ldr	r3, [pc, #184]	; (8001044 <MX_GPIO_Init+0x118>)
 8000f8c:	695b      	ldr	r3, [r3, #20]
 8000f8e:	4a2d      	ldr	r2, [pc, #180]	; (8001044 <MX_GPIO_Init+0x118>)
 8000f90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f94:	6153      	str	r3, [r2, #20]
 8000f96:	4b2b      	ldr	r3, [pc, #172]	; (8001044 <MX_GPIO_Init+0x118>)
 8000f98:	695b      	ldr	r3, [r3, #20]
 8000f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f9e:	607b      	str	r3, [r7, #4]
 8000fa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa2:	4b28      	ldr	r3, [pc, #160]	; (8001044 <MX_GPIO_Init+0x118>)
 8000fa4:	695b      	ldr	r3, [r3, #20]
 8000fa6:	4a27      	ldr	r2, [pc, #156]	; (8001044 <MX_GPIO_Init+0x118>)
 8000fa8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fac:	6153      	str	r3, [r2, #20]
 8000fae:	4b25      	ldr	r3, [pc, #148]	; (8001044 <MX_GPIO_Init+0x118>)
 8000fb0:	695b      	ldr	r3, [r3, #20]
 8000fb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fb6:	603b      	str	r3, [r7, #0]
 8000fb8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8000fba:	2200      	movs	r2, #0
 8000fbc:	f64f 7108 	movw	r1, #65288	; 0xff08
 8000fc0:	4821      	ldr	r0, [pc, #132]	; (8001048 <MX_GPIO_Init+0x11c>)
 8000fc2:	f002 f8f5 	bl	80031b0 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 8000fc6:	2337      	movs	r3, #55	; 0x37
 8000fc8:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000fca:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000fce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fd4:	f107 0314 	add.w	r3, r7, #20
 8000fd8:	4619      	mov	r1, r3
 8000fda:	481b      	ldr	r0, [pc, #108]	; (8001048 <MX_GPIO_Init+0x11c>)
 8000fdc:	f001 ff6e 	bl	8002ebc <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8000fe0:	f64f 7308 	movw	r3, #65288	; 0xff08
 8000fe4:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fea:	2300      	movs	r3, #0
 8000fec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ff2:	f107 0314 	add.w	r3, r7, #20
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	4813      	ldr	r0, [pc, #76]	; (8001048 <MX_GPIO_Init+0x11c>)
 8000ffa:	f001 ff5f 	bl	8002ebc <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ffe:	2301      	movs	r3, #1
 8001000:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001002:	2300      	movs	r3, #0
 8001004:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001006:	2300      	movs	r3, #0
 8001008:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800100a:	f107 0314 	add.w	r3, r7, #20
 800100e:	4619      	mov	r1, r3
 8001010:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001014:	f001 ff52 	bl	8002ebc <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MISOA7_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8001018:	23e0      	movs	r3, #224	; 0xe0
 800101a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101c:	2302      	movs	r3, #2
 800101e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001020:	2300      	movs	r3, #0
 8001022:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001024:	2303      	movs	r3, #3
 8001026:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001028:	2305      	movs	r3, #5
 800102a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800102c:	f107 0314 	add.w	r3, r7, #20
 8001030:	4619      	mov	r1, r3
 8001032:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001036:	f001 ff41 	bl	8002ebc <HAL_GPIO_Init>

}
 800103a:	bf00      	nop
 800103c:	3728      	adds	r7, #40	; 0x28
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	40021000 	.word	0x40021000
 8001048:	48001000 	.word	0x48001000
 800104c:	00000000 	.word	0x00000000

08001050 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8001050:	b590      	push	{r4, r7, lr}
 8001052:	b085      	sub	sp, #20
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  //Sensor initialization
	strcpy(ExternalTemperatureSensor.Sensor_name,"SHT31-ARP-B");
 8001058:	4b31      	ldr	r3, [pc, #196]	; (8001120 <StartTask02+0xd0>)
 800105a:	4a32      	ldr	r2, [pc, #200]	; (8001124 <StartTask02+0xd4>)
 800105c:	ca07      	ldmia	r2, {r0, r1, r2}
 800105e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	strcpy(ExternalTemperatureSensor.Sensor_type,"Temperature");
 8001062:	4a31      	ldr	r2, [pc, #196]	; (8001128 <StartTask02+0xd8>)
 8001064:	4b31      	ldr	r3, [pc, #196]	; (800112c <StartTask02+0xdc>)
 8001066:	4614      	mov	r4, r2
 8001068:	cb07      	ldmia	r3!, {r0, r1, r2}
 800106a:	6020      	str	r0, [r4, #0]
 800106c:	6061      	str	r1, [r4, #4]
 800106e:	60a2      	str	r2, [r4, #8]
	strcpy(ExternalTemperatureSensor.Main_gas,"....");
 8001070:	4b2f      	ldr	r3, [pc, #188]	; (8001130 <StartTask02+0xe0>)
 8001072:	4a30      	ldr	r2, [pc, #192]	; (8001134 <StartTask02+0xe4>)
 8001074:	6810      	ldr	r0, [r2, #0]
 8001076:	6018      	str	r0, [r3, #0]
 8001078:	7912      	ldrb	r2, [r2, #4]
 800107a:	711a      	strb	r2, [r3, #4]
	ExternalTemperatureSensor.Response_time=20;
 800107c:	4b28      	ldr	r3, [pc, #160]	; (8001120 <StartTask02+0xd0>)
 800107e:	2214      	movs	r2, #20
 8001080:	85da      	strh	r2, [r3, #46]	; 0x2e
  /* Infinite loop */
  for(;;)
  {
	/*use of the ADC with mutex, this so that only one task can use the ADC at a time*/
	osMutexWait(MutexADC1Handle, 100);
 8001082:	4b2d      	ldr	r3, [pc, #180]	; (8001138 <StartTask02+0xe8>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	2164      	movs	r1, #100	; 0x64
 8001088:	4618      	mov	r0, r3
 800108a:	f004 feef 	bl	8005e6c <osMutexWait>
	sConfig2.Channel=ADC_CHANNEL_2;
 800108e:	4b2b      	ldr	r3, [pc, #172]	; (800113c <StartTask02+0xec>)
 8001090:	2202      	movs	r2, #2
 8001092:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig2) != HAL_OK){Error_Handler();}
 8001094:	4929      	ldr	r1, [pc, #164]	; (800113c <StartTask02+0xec>)
 8001096:	482a      	ldr	r0, [pc, #168]	; (8001140 <StartTask02+0xf0>)
 8001098:	f001 f8d0 	bl	800223c <HAL_ADC_ConfigChannel>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <StartTask02+0x56>
 80010a2:	f000 fa6d 	bl	8001580 <Error_Handler>
	// Start ADC Conversion
	HAL_ADC_Start(&hadc1);
 80010a6:	4826      	ldr	r0, [pc, #152]	; (8001140 <StartTask02+0xf0>)
 80010a8:	f000 fe6c 	bl	8001d84 <HAL_ADC_Start>
	// Poll ADC1 Perihperal & TimeOut = 1mSec
	HAL_ADC_PollForConversion(&hadc1, 1);
 80010ac:	2101      	movs	r1, #1
 80010ae:	4824      	ldr	r0, [pc, #144]	; (8001140 <StartTask02+0xf0>)
 80010b0:	f000 ffb4 	bl	800201c <HAL_ADC_PollForConversion>
	// Read The ADC Conversion Result
	uint32_t Vadc=HAL_ADC_GetValue(&hadc1);
 80010b4:	4822      	ldr	r0, [pc, #136]	; (8001140 <StartTask02+0xf0>)
 80010b6:	f001 f8b3 	bl	8002220 <HAL_ADC_GetValue>
 80010ba:	60f8      	str	r0, [r7, #12]
	// stop The ADC
	HAL_ADC_Stop(&hadc1);
 80010bc:	4820      	ldr	r0, [pc, #128]	; (8001140 <StartTask02+0xf0>)
 80010be:	f000 ff77 	bl	8001fb0 <HAL_ADC_Stop>
	osMutexRelease(MutexADC1Handle);
 80010c2:	4b1d      	ldr	r3, [pc, #116]	; (8001138 <StartTask02+0xe8>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4618      	mov	r0, r3
 80010c8:	f004 ff1e 	bl	8005f08 <osMutexRelease>
	//The temperature formula is T=-66.875 + 218.75*Vt/Vd
	//where Vd=3.3, Vt=adc*3.3/2^12
	//The temperature formula is T=-66.875 + 218.75*Vadc/4096
	ExternalTemperatureSensor.Data=-66.875+(53.40576172e-3*Vadc);
 80010cc:	68f8      	ldr	r0, [r7, #12]
 80010ce:	f7ff f9c1 	bl	8000454 <__aeabi_ui2d>
 80010d2:	a30f      	add	r3, pc, #60	; (adr r3, 8001110 <StartTask02+0xc0>)
 80010d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d8:	f7ff fa36 	bl	8000548 <__aeabi_dmul>
 80010dc:	4602      	mov	r2, r0
 80010de:	460b      	mov	r3, r1
 80010e0:	4610      	mov	r0, r2
 80010e2:	4619      	mov	r1, r3
 80010e4:	a30c      	add	r3, pc, #48	; (adr r3, 8001118 <StartTask02+0xc8>)
 80010e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ea:	f7ff f875 	bl	80001d8 <__aeabi_dsub>
 80010ee:	4602      	mov	r2, r0
 80010f0:	460b      	mov	r3, r1
 80010f2:	4610      	mov	r0, r2
 80010f4:	4619      	mov	r1, r3
 80010f6:	f7ff fc39 	bl	800096c <__aeabi_d2f>
 80010fa:	4603      	mov	r3, r0
 80010fc:	4a08      	ldr	r2, [pc, #32]	; (8001120 <StartTask02+0xd0>)
 80010fe:	6313      	str	r3, [r2, #48]	; 0x30
    osDelay(ExternalTemperatureSensor.Response_time);
 8001100:	4b07      	ldr	r3, [pc, #28]	; (8001120 <StartTask02+0xd0>)
 8001102:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8001106:	4618      	mov	r0, r3
 8001108:	f004 fe83 	bl	8005e12 <osDelay>
  {
 800110c:	e7b9      	b.n	8001082 <StartTask02+0x32>
 800110e:	bf00      	nop
 8001110:	0002bfb0 	.word	0x0002bfb0
 8001114:	3fab5800 	.word	0x3fab5800
 8001118:	00000000 	.word	0x00000000
 800111c:	4050b800 	.word	0x4050b800
 8001120:	200011dc 	.word	0x200011dc
 8001124:	080087cc 	.word	0x080087cc
 8001128:	200011e7 	.word	0x200011e7
 800112c:	080087d8 	.word	0x080087d8
 8001130:	200011f5 	.word	0x200011f5
 8001134:	080087e4 	.word	0x080087e4
 8001138:	20000fe8 	.word	0x20000fe8
 800113c:	20000280 	.word	0x20000280
 8001140:	20001078 	.word	0x20001078
 8001144:	00000000 	.word	0x00000000

08001148 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8001148:	b5b0      	push	{r4, r5, r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  //Sensor initialization
	strcpy(InternalTemperatureSensor.Sensor_name,"Internal");
 8001150:	4b3f      	ldr	r3, [pc, #252]	; (8001250 <StartTask03+0x108>)
 8001152:	4a40      	ldr	r2, [pc, #256]	; (8001254 <StartTask03+0x10c>)
 8001154:	ca07      	ldmia	r2, {r0, r1, r2}
 8001156:	c303      	stmia	r3!, {r0, r1}
 8001158:	701a      	strb	r2, [r3, #0]
	strcpy(InternalTemperatureSensor.Sensor_type,"Micro-controller temperature ");
 800115a:	4a3f      	ldr	r2, [pc, #252]	; (8001258 <StartTask03+0x110>)
 800115c:	4b3f      	ldr	r3, [pc, #252]	; (800125c <StartTask03+0x114>)
 800115e:	4615      	mov	r5, r2
 8001160:	461c      	mov	r4, r3
 8001162:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001164:	6028      	str	r0, [r5, #0]
 8001166:	6069      	str	r1, [r5, #4]
 8001168:	60aa      	str	r2, [r5, #8]
 800116a:	60eb      	str	r3, [r5, #12]
 800116c:	cc07      	ldmia	r4!, {r0, r1, r2}
 800116e:	6128      	str	r0, [r5, #16]
 8001170:	6169      	str	r1, [r5, #20]
 8001172:	61aa      	str	r2, [r5, #24]
 8001174:	8823      	ldrh	r3, [r4, #0]
 8001176:	83ab      	strh	r3, [r5, #28]
	strcpy(InternalTemperatureSensor.Main_gas,"....");
 8001178:	4b39      	ldr	r3, [pc, #228]	; (8001260 <StartTask03+0x118>)
 800117a:	4a3a      	ldr	r2, [pc, #232]	; (8001264 <StartTask03+0x11c>)
 800117c:	6810      	ldr	r0, [r2, #0]
 800117e:	6018      	str	r0, [r3, #0]
 8001180:	7912      	ldrb	r2, [r2, #4]
 8001182:	711a      	strb	r2, [r3, #4]
	InternalTemperatureSensor.Response_time=10;
 8001184:	4b32      	ldr	r3, [pc, #200]	; (8001250 <StartTask03+0x108>)
 8001186:	220a      	movs	r2, #10
 8001188:	85da      	strh	r2, [r3, #46]	; 0x2e
  /* Infinite loop */
  for(;;)
  {
    /*use of the ADC with mutex, this so that only one task can use the ADC at a time*/
	osMutexWait(MutexADC1Handle, 100);
 800118a:	4b37      	ldr	r3, [pc, #220]	; (8001268 <StartTask03+0x120>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	2164      	movs	r1, #100	; 0x64
 8001190:	4618      	mov	r0, r3
 8001192:	f004 fe6b 	bl	8005e6c <osMutexWait>
	sConfig2.Channel=ADC_CHANNEL_TEMPSENSOR;
 8001196:	4b35      	ldr	r3, [pc, #212]	; (800126c <StartTask03+0x124>)
 8001198:	2210      	movs	r2, #16
 800119a:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig2) != HAL_OK){Error_Handler();}
 800119c:	4933      	ldr	r1, [pc, #204]	; (800126c <StartTask03+0x124>)
 800119e:	4834      	ldr	r0, [pc, #208]	; (8001270 <StartTask03+0x128>)
 80011a0:	f001 f84c 	bl	800223c <HAL_ADC_ConfigChannel>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <StartTask03+0x66>
 80011aa:	f000 f9e9 	bl	8001580 <Error_Handler>
	// Start ADC Conversion
	HAL_ADC_Start(&hadc1);
 80011ae:	4830      	ldr	r0, [pc, #192]	; (8001270 <StartTask03+0x128>)
 80011b0:	f000 fde8 	bl	8001d84 <HAL_ADC_Start>
	// Poll ADC1 Perihperal & TimeOut = 1mSec
	HAL_ADC_PollForConversion(&hadc1, 1);
 80011b4:	2101      	movs	r1, #1
 80011b6:	482e      	ldr	r0, [pc, #184]	; (8001270 <StartTask03+0x128>)
 80011b8:	f000 ff30 	bl	800201c <HAL_ADC_PollForConversion>
	// Read The ADC Conversion Result
	uint32_t Vadc=HAL_ADC_GetValue(&hadc1);
 80011bc:	482c      	ldr	r0, [pc, #176]	; (8001270 <StartTask03+0x128>)
 80011be:	f001 f82f 	bl	8002220 <HAL_ADC_GetValue>
 80011c2:	60f8      	str	r0, [r7, #12]
	// stop The ADC
	HAL_ADC_Stop(&hadc1);
 80011c4:	482a      	ldr	r0, [pc, #168]	; (8001270 <StartTask03+0x128>)
 80011c6:	f000 fef3 	bl	8001fb0 <HAL_ADC_Stop>
	osMutexRelease(MutexADC1Handle);
 80011ca:	4b27      	ldr	r3, [pc, #156]	; (8001268 <StartTask03+0x120>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4618      	mov	r0, r3
 80011d0:	f004 fe9a 	bl	8005f08 <osMutexRelease>
	//The formula is Temperature (in C) = {(V25  Vadc) / Avg_Slope} + 25
	//where V25=1.43, Avg_Slope=4.3, Vadc=adc*3.3/4096
	InternalTemperatureSensor.Data=((1.43 - (805.6640625e-6 * Vadc)) / 4.3) + 25;
 80011d4:	68f8      	ldr	r0, [r7, #12]
 80011d6:	f7ff f93d 	bl	8000454 <__aeabi_ui2d>
 80011da:	a317      	add	r3, pc, #92	; (adr r3, 8001238 <StartTask03+0xf0>)
 80011dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e0:	f7ff f9b2 	bl	8000548 <__aeabi_dmul>
 80011e4:	4602      	mov	r2, r0
 80011e6:	460b      	mov	r3, r1
 80011e8:	a115      	add	r1, pc, #84	; (adr r1, 8001240 <StartTask03+0xf8>)
 80011ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80011ee:	f7fe fff3 	bl	80001d8 <__aeabi_dsub>
 80011f2:	4602      	mov	r2, r0
 80011f4:	460b      	mov	r3, r1
 80011f6:	4610      	mov	r0, r2
 80011f8:	4619      	mov	r1, r3
 80011fa:	a313      	add	r3, pc, #76	; (adr r3, 8001248 <StartTask03+0x100>)
 80011fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001200:	f7ff facc 	bl	800079c <__aeabi_ddiv>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	4610      	mov	r0, r2
 800120a:	4619      	mov	r1, r3
 800120c:	f04f 0200 	mov.w	r2, #0
 8001210:	4b18      	ldr	r3, [pc, #96]	; (8001274 <StartTask03+0x12c>)
 8001212:	f7fe ffe3 	bl	80001dc <__adddf3>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	4610      	mov	r0, r2
 800121c:	4619      	mov	r1, r3
 800121e:	f7ff fba5 	bl	800096c <__aeabi_d2f>
 8001222:	4603      	mov	r3, r0
 8001224:	4a0a      	ldr	r2, [pc, #40]	; (8001250 <StartTask03+0x108>)
 8001226:	6313      	str	r3, [r2, #48]	; 0x30
    osDelay(InternalTemperatureSensor.Response_time);
 8001228:	4b09      	ldr	r3, [pc, #36]	; (8001250 <StartTask03+0x108>)
 800122a:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 800122e:	4618      	mov	r0, r3
 8001230:	f004 fdef 	bl	8005e12 <osDelay>
  {
 8001234:	e7a9      	b.n	800118a <StartTask03+0x42>
 8001236:	bf00      	nop
 8001238:	66666666 	.word	0x66666666
 800123c:	3f4a6666 	.word	0x3f4a6666
 8001240:	ae147ae1 	.word	0xae147ae1
 8001244:	3ff6e147 	.word	0x3ff6e147
 8001248:	33333333 	.word	0x33333333
 800124c:	40113333 	.word	0x40113333
 8001250:	2000119c 	.word	0x2000119c
 8001254:	080087ec 	.word	0x080087ec
 8001258:	200011a7 	.word	0x200011a7
 800125c:	080087f8 	.word	0x080087f8
 8001260:	200011b5 	.word	0x200011b5
 8001264:	080087e4 	.word	0x080087e4
 8001268:	20000fe8 	.word	0x20000fe8
 800126c:	20000280 	.word	0x20000280
 8001270:	20001078 	.word	0x20001078
 8001274:	40390000 	.word	0x40390000

08001278 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void const * argument)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  //Sensor initialization
	strcpy(HumiditySensor.Sensor_name,"SHT31-ARP-B");
 8001280:	4b2f      	ldr	r3, [pc, #188]	; (8001340 <StartTask04+0xc8>)
 8001282:	4a30      	ldr	r2, [pc, #192]	; (8001344 <StartTask04+0xcc>)
 8001284:	ca07      	ldmia	r2, {r0, r1, r2}
 8001286:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	strcpy(HumiditySensor.Sensor_type,"Humidity:");
 800128a:	4a2f      	ldr	r2, [pc, #188]	; (8001348 <StartTask04+0xd0>)
 800128c:	4b2f      	ldr	r3, [pc, #188]	; (800134c <StartTask04+0xd4>)
 800128e:	cb03      	ldmia	r3!, {r0, r1}
 8001290:	6010      	str	r0, [r2, #0]
 8001292:	6051      	str	r1, [r2, #4]
 8001294:	881b      	ldrh	r3, [r3, #0]
 8001296:	8113      	strh	r3, [r2, #8]
	strcpy(HumiditySensor.Main_gas,"....");
 8001298:	4b2d      	ldr	r3, [pc, #180]	; (8001350 <StartTask04+0xd8>)
 800129a:	4a2e      	ldr	r2, [pc, #184]	; (8001354 <StartTask04+0xdc>)
 800129c:	6810      	ldr	r0, [r2, #0]
 800129e:	6018      	str	r0, [r3, #0]
 80012a0:	7912      	ldrb	r2, [r2, #4]
 80012a2:	711a      	strb	r2, [r3, #4]
	HumiditySensor.Response_time=200;
 80012a4:	4b26      	ldr	r3, [pc, #152]	; (8001340 <StartTask04+0xc8>)
 80012a6:	22c8      	movs	r2, #200	; 0xc8
 80012a8:	85da      	strh	r2, [r3, #46]	; 0x2e
  /* Infinite loop */
  for(;;)
  {
    /*use of the ADC with mutex, this so that only one task can use the ADC at a time*/
	osMutexWait(MutexADC1Handle, 100);
 80012aa:	4b2b      	ldr	r3, [pc, #172]	; (8001358 <StartTask04+0xe0>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2164      	movs	r1, #100	; 0x64
 80012b0:	4618      	mov	r0, r3
 80012b2:	f004 fddb 	bl	8005e6c <osMutexWait>
	sConfig2.Channel=ADC_CHANNEL_3;
 80012b6:	4b29      	ldr	r3, [pc, #164]	; (800135c <StartTask04+0xe4>)
 80012b8:	2203      	movs	r2, #3
 80012ba:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig2) != HAL_OK){Error_Handler();}
 80012bc:	4927      	ldr	r1, [pc, #156]	; (800135c <StartTask04+0xe4>)
 80012be:	4828      	ldr	r0, [pc, #160]	; (8001360 <StartTask04+0xe8>)
 80012c0:	f000 ffbc 	bl	800223c <HAL_ADC_ConfigChannel>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <StartTask04+0x56>
 80012ca:	f000 f959 	bl	8001580 <Error_Handler>
	// Start ADC Conversion
	HAL_ADC_Start(&hadc1);
 80012ce:	4824      	ldr	r0, [pc, #144]	; (8001360 <StartTask04+0xe8>)
 80012d0:	f000 fd58 	bl	8001d84 <HAL_ADC_Start>
	// Poll ADC1 Perihperal & TimeOut = 1mSec
	HAL_ADC_PollForConversion(&hadc1, 1);
 80012d4:	2101      	movs	r1, #1
 80012d6:	4822      	ldr	r0, [pc, #136]	; (8001360 <StartTask04+0xe8>)
 80012d8:	f000 fea0 	bl	800201c <HAL_ADC_PollForConversion>
	// Read The ADC Conversion Result
	uint32_t Vadc=HAL_ADC_GetValue(&hadc1);
 80012dc:	4820      	ldr	r0, [pc, #128]	; (8001360 <StartTask04+0xe8>)
 80012de:	f000 ff9f 	bl	8002220 <HAL_ADC_GetValue>
 80012e2:	60f8      	str	r0, [r7, #12]
	// stop The ADC
	HAL_ADC_Stop(&hadc1);
 80012e4:	481e      	ldr	r0, [pc, #120]	; (8001360 <StartTask04+0xe8>)
 80012e6:	f000 fe63 	bl	8001fb0 <HAL_ADC_Stop>
	osMutexRelease(MutexADC1Handle);
 80012ea:	4b1b      	ldr	r3, [pc, #108]	; (8001358 <StartTask04+0xe0>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4618      	mov	r0, r3
 80012f0:	f004 fe0a 	bl	8005f08 <osMutexRelease>
	//The temperature formula is Rh=-12.5 + 125*Vt/Vd
	//where Vd=3.3, Vt=adc*3.3/2^12
	//The temperature formula is Rh=-12.5 + 125*Vadc/4096
    HumiditySensor.Data=-12.5 + (30.51757813e-3*Vadc);
 80012f4:	68f8      	ldr	r0, [r7, #12]
 80012f6:	f7ff f8ad 	bl	8000454 <__aeabi_ui2d>
 80012fa:	a30f      	add	r3, pc, #60	; (adr r3, 8001338 <StartTask04+0xc0>)
 80012fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001300:	f7ff f922 	bl	8000548 <__aeabi_dmul>
 8001304:	4602      	mov	r2, r0
 8001306:	460b      	mov	r3, r1
 8001308:	4610      	mov	r0, r2
 800130a:	4619      	mov	r1, r3
 800130c:	f04f 0200 	mov.w	r2, #0
 8001310:	4b14      	ldr	r3, [pc, #80]	; (8001364 <StartTask04+0xec>)
 8001312:	f7fe ff61 	bl	80001d8 <__aeabi_dsub>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	4610      	mov	r0, r2
 800131c:	4619      	mov	r1, r3
 800131e:	f7ff fb25 	bl	800096c <__aeabi_d2f>
 8001322:	4603      	mov	r3, r0
 8001324:	4a06      	ldr	r2, [pc, #24]	; (8001340 <StartTask04+0xc8>)
 8001326:	6313      	str	r3, [r2, #48]	; 0x30
    osDelay(HumiditySensor.Response_time);
 8001328:	4b05      	ldr	r3, [pc, #20]	; (8001340 <StartTask04+0xc8>)
 800132a:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 800132e:	4618      	mov	r0, r3
 8001330:	f004 fd6f 	bl	8005e12 <osDelay>
  {
 8001334:	e7b9      	b.n	80012aa <StartTask04+0x32>
 8001336:	bf00      	nop
 8001338:	0015fd80 	.word	0x0015fd80
 800133c:	3f9f4000 	.word	0x3f9f4000
 8001340:	20001040 	.word	0x20001040
 8001344:	080087cc 	.word	0x080087cc
 8001348:	2000104b 	.word	0x2000104b
 800134c:	08008818 	.word	0x08008818
 8001350:	20001059 	.word	0x20001059
 8001354:	080087e4 	.word	0x080087e4
 8001358:	20000fe8 	.word	0x20000fe8
 800135c:	20000280 	.word	0x20000280
 8001360:	20001078 	.word	0x20001078
 8001364:	40290000 	.word	0x40290000

08001368 <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void const * argument)
{
 8001368:	b5b0      	push	{r4, r5, r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
  //Sensor initialization
	strcpy(PressureSensor.Sensor_name,"KP229-E2701-XTMA1");
 8001370:	4a35      	ldr	r2, [pc, #212]	; (8001448 <StartTask05+0xe0>)
 8001372:	4b36      	ldr	r3, [pc, #216]	; (800144c <StartTask05+0xe4>)
 8001374:	4614      	mov	r4, r2
 8001376:	461d      	mov	r5, r3
 8001378:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800137a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800137c:	682b      	ldr	r3, [r5, #0]
 800137e:	8023      	strh	r3, [r4, #0]
	strcpy(PressureSensor.Sensor_type,"Absolute pressure");
 8001380:	4a33      	ldr	r2, [pc, #204]	; (8001450 <StartTask05+0xe8>)
 8001382:	4b34      	ldr	r3, [pc, #208]	; (8001454 <StartTask05+0xec>)
 8001384:	4615      	mov	r5, r2
 8001386:	461c      	mov	r4, r3
 8001388:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800138a:	6028      	str	r0, [r5, #0]
 800138c:	6069      	str	r1, [r5, #4]
 800138e:	60aa      	str	r2, [r5, #8]
 8001390:	60eb      	str	r3, [r5, #12]
 8001392:	8823      	ldrh	r3, [r4, #0]
 8001394:	822b      	strh	r3, [r5, #16]
	strcpy(PressureSensor.Main_gas,"....");
 8001396:	4b30      	ldr	r3, [pc, #192]	; (8001458 <StartTask05+0xf0>)
 8001398:	4a30      	ldr	r2, [pc, #192]	; (800145c <StartTask05+0xf4>)
 800139a:	6810      	ldr	r0, [r2, #0]
 800139c:	6018      	str	r0, [r3, #0]
 800139e:	7912      	ldrb	r2, [r2, #4]
 80013a0:	711a      	strb	r2, [r3, #4]
	PressureSensor.Response_time=1;
 80013a2:	4b29      	ldr	r3, [pc, #164]	; (8001448 <StartTask05+0xe0>)
 80013a4:	2201      	movs	r2, #1
 80013a6:	85da      	strh	r2, [r3, #46]	; 0x2e
  /* Infinite loop */
  for(;;)
  {
    /*use of the ADC with mutex, this so that only one task can use the ADC at a time*/
	osMutexWait(MutexADC1Handle, 100);
 80013a8:	4b2d      	ldr	r3, [pc, #180]	; (8001460 <StartTask05+0xf8>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2164      	movs	r1, #100	; 0x64
 80013ae:	4618      	mov	r0, r3
 80013b0:	f004 fd5c 	bl	8005e6c <osMutexWait>
	sConfig2.Channel=ADC_CHANNEL_4;
 80013b4:	4b2b      	ldr	r3, [pc, #172]	; (8001464 <StartTask05+0xfc>)
 80013b6:	2204      	movs	r2, #4
 80013b8:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig2) != HAL_OK){Error_Handler();}
 80013ba:	492a      	ldr	r1, [pc, #168]	; (8001464 <StartTask05+0xfc>)
 80013bc:	482a      	ldr	r0, [pc, #168]	; (8001468 <StartTask05+0x100>)
 80013be:	f000 ff3d 	bl	800223c <HAL_ADC_ConfigChannel>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <StartTask05+0x64>
 80013c8:	f000 f8da 	bl	8001580 <Error_Handler>
	// Start ADC Conversion
	HAL_ADC_Start(&hadc1);
 80013cc:	4826      	ldr	r0, [pc, #152]	; (8001468 <StartTask05+0x100>)
 80013ce:	f000 fcd9 	bl	8001d84 <HAL_ADC_Start>
	// Poll ADC1 Perihperal & TimeOut = 1mSec
	HAL_ADC_PollForConversion(&hadc1, 1);
 80013d2:	2101      	movs	r1, #1
 80013d4:	4824      	ldr	r0, [pc, #144]	; (8001468 <StartTask05+0x100>)
 80013d6:	f000 fe21 	bl	800201c <HAL_ADC_PollForConversion>
	// Read The ADC Conversion Result
	uint32_t Vadc=HAL_ADC_GetValue(&hadc1);
 80013da:	4823      	ldr	r0, [pc, #140]	; (8001468 <StartTask05+0x100>)
 80013dc:	f000 ff20 	bl	8002220 <HAL_ADC_GetValue>
 80013e0:	60f8      	str	r0, [r7, #12]
	// stop The ADC
	HAL_ADC_Stop(&hadc1);
 80013e2:	4821      	ldr	r0, [pc, #132]	; (8001468 <StartTask05+0x100>)
 80013e4:	f000 fde4 	bl	8001fb0 <HAL_ADC_Stop>
	osMutexRelease(MutexADC1Handle);
 80013e8:	4b1d      	ldr	r3, [pc, #116]	; (8001460 <StartTask05+0xf8>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f004 fd8b 	bl	8005f08 <osMutexRelease>
	//The temperature formula is P=(Vp/Vdd-b)/a
	//where Vp=adc*3.3/2^12, Vdd=3.3, b=0.05069, a=0.00293.
	//The temperature formula is P=-b/a+adc/a/4096=-17.3003413+83.32444539e-3*adc
	PressureSensor.Data=-17.3003413 + (83.32444539e-3*Vadc);
 80013f2:	68f8      	ldr	r0, [r7, #12]
 80013f4:	f7ff f82e 	bl	8000454 <__aeabi_ui2d>
 80013f8:	a30f      	add	r3, pc, #60	; (adr r3, 8001438 <StartTask05+0xd0>)
 80013fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013fe:	f7ff f8a3 	bl	8000548 <__aeabi_dmul>
 8001402:	4602      	mov	r2, r0
 8001404:	460b      	mov	r3, r1
 8001406:	4610      	mov	r0, r2
 8001408:	4619      	mov	r1, r3
 800140a:	a30d      	add	r3, pc, #52	; (adr r3, 8001440 <StartTask05+0xd8>)
 800140c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001410:	f7fe fee2 	bl	80001d8 <__aeabi_dsub>
 8001414:	4602      	mov	r2, r0
 8001416:	460b      	mov	r3, r1
 8001418:	4610      	mov	r0, r2
 800141a:	4619      	mov	r1, r3
 800141c:	f7ff faa6 	bl	800096c <__aeabi_d2f>
 8001420:	4603      	mov	r3, r0
 8001422:	4a09      	ldr	r2, [pc, #36]	; (8001448 <StartTask05+0xe0>)
 8001424:	6313      	str	r3, [r2, #48]	; 0x30
    osDelay(PressureSensor.Response_time);
 8001426:	4b08      	ldr	r3, [pc, #32]	; (8001448 <StartTask05+0xe0>)
 8001428:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 800142c:	4618      	mov	r0, r3
 800142e:	f004 fcf0 	bl	8005e12 <osDelay>
  {
 8001432:	e7b9      	b.n	80013a8 <StartTask05+0x40>
 8001434:	f3af 8000 	nop.w
 8001438:	37e84a94 	.word	0x37e84a94
 800143c:	3fb554c0 	.word	0x3fb554c0
 8001440:	2add235c 	.word	0x2add235c
 8001444:	40314ce3 	.word	0x40314ce3
 8001448:	20000ff4 	.word	0x20000ff4
 800144c:	08008824 	.word	0x08008824
 8001450:	20000fff 	.word	0x20000fff
 8001454:	08008838 	.word	0x08008838
 8001458:	2000100d 	.word	0x2000100d
 800145c:	080087e4 	.word	0x080087e4
 8001460:	20000fe8 	.word	0x20000fe8
 8001464:	20000280 	.word	0x20000280
 8001468:	20001078 	.word	0x20001078
 800146c:	00000000 	.word	0x00000000

08001470 <StartTaskN>:
*
* @retval None
*/
/* USER CODE END Header_StartTaskN */
void StartTaskN(void const * argument)
{
 8001470:	b590      	push	{r4, r7, lr}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {
    /*use of the ADC with mutex, this so that only one task can use the ADC at a time*/
	osMutexWait(MutexADC1Handle, 100);
 8001478:	4b2d      	ldr	r3, [pc, #180]	; (8001530 <StartTaskN+0xc0>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2164      	movs	r1, #100	; 0x64
 800147e:	4618      	mov	r0, r3
 8001480:	f004 fcf4 	bl	8005e6c <osMutexWait>
	sConfig2.Channel=MatrizSensor[(int)argument].channel;
 8001484:	687a      	ldr	r2, [r7, #4]
 8001486:	492b      	ldr	r1, [pc, #172]	; (8001534 <StartTaskN+0xc4>)
 8001488:	4613      	mov	r3, r2
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	1a9b      	subs	r3, r3, r2
 800148e:	00db      	lsls	r3, r3, #3
 8001490:	440b      	add	r3, r1
 8001492:	3334      	adds	r3, #52	; 0x34
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a28      	ldr	r2, [pc, #160]	; (8001538 <StartTaskN+0xc8>)
 8001498:	6013      	str	r3, [r2, #0]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig2) != HAL_OK){Error_Handler();}
 800149a:	4927      	ldr	r1, [pc, #156]	; (8001538 <StartTaskN+0xc8>)
 800149c:	4827      	ldr	r0, [pc, #156]	; (800153c <StartTaskN+0xcc>)
 800149e:	f000 fecd 	bl	800223c <HAL_ADC_ConfigChannel>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <StartTaskN+0x3c>
 80014a8:	f000 f86a 	bl	8001580 <Error_Handler>
	// Start ADC Conversion
	HAL_ADC_Start(&hadc1);
 80014ac:	4823      	ldr	r0, [pc, #140]	; (800153c <StartTaskN+0xcc>)
 80014ae:	f000 fc69 	bl	8001d84 <HAL_ADC_Start>
	// Poll ADC1 Perihperal & TimeOut = 1mSec
	HAL_ADC_PollForConversion(&hadc1, 1);
 80014b2:	2101      	movs	r1, #1
 80014b4:	4821      	ldr	r0, [pc, #132]	; (800153c <StartTaskN+0xcc>)
 80014b6:	f000 fdb1 	bl	800201c <HAL_ADC_PollForConversion>
	// Read The ADC Conversion Result
	uint32_t Vadc=HAL_ADC_GetValue(&hadc1);
 80014ba:	4820      	ldr	r0, [pc, #128]	; (800153c <StartTaskN+0xcc>)
 80014bc:	f000 feb0 	bl	8002220 <HAL_ADC_GetValue>
 80014c0:	60f8      	str	r0, [r7, #12]
	// stop The ADC
	HAL_ADC_Stop(&hadc1);
 80014c2:	481e      	ldr	r0, [pc, #120]	; (800153c <StartTaskN+0xcc>)
 80014c4:	f000 fd74 	bl	8001fb0 <HAL_ADC_Stop>
	osMutexRelease(MutexADC1Handle);
 80014c8:	4b19      	ldr	r3, [pc, #100]	; (8001530 <StartTaskN+0xc0>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f004 fd1b 	bl	8005f08 <osMutexRelease>
	//The voltage value in miliVolts is Vadc=adc*3300/4096
	MatrizSensor[(int)argument].Data=805.6640625e-3*Vadc;
 80014d2:	68f8      	ldr	r0, [r7, #12]
 80014d4:	f7fe ffbe 	bl	8000454 <__aeabi_ui2d>
 80014d8:	a313      	add	r3, pc, #76	; (adr r3, 8001528 <StartTaskN+0xb8>)
 80014da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014de:	f7ff f833 	bl	8000548 <__aeabi_dmul>
 80014e2:	4602      	mov	r2, r0
 80014e4:	460b      	mov	r3, r1
 80014e6:	687c      	ldr	r4, [r7, #4]
 80014e8:	4610      	mov	r0, r2
 80014ea:	4619      	mov	r1, r3
 80014ec:	f7ff fa3e 	bl	800096c <__aeabi_d2f>
 80014f0:	4602      	mov	r2, r0
 80014f2:	4910      	ldr	r1, [pc, #64]	; (8001534 <StartTaskN+0xc4>)
 80014f4:	4623      	mov	r3, r4
 80014f6:	00db      	lsls	r3, r3, #3
 80014f8:	1b1b      	subs	r3, r3, r4
 80014fa:	00db      	lsls	r3, r3, #3
 80014fc:	440b      	add	r3, r1
 80014fe:	3330      	adds	r3, #48	; 0x30
 8001500:	601a      	str	r2, [r3, #0]
    osDelay(MatrizSensor[(int)argument].Response_time*1000);
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	490b      	ldr	r1, [pc, #44]	; (8001534 <StartTaskN+0xc4>)
 8001506:	4613      	mov	r3, r2
 8001508:	00db      	lsls	r3, r3, #3
 800150a:	1a9b      	subs	r3, r3, r2
 800150c:	00db      	lsls	r3, r3, #3
 800150e:	440b      	add	r3, r1
 8001510:	332e      	adds	r3, #46	; 0x2e
 8001512:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001516:	461a      	mov	r2, r3
 8001518:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800151c:	fb03 f302 	mul.w	r3, r3, r2
 8001520:	4618      	mov	r0, r3
 8001522:	f004 fc76 	bl	8005e12 <osDelay>
  {
 8001526:	e7a7      	b.n	8001478 <StartTaskN+0x8>
 8001528:	00000000 	.word	0x00000000
 800152c:	3fe9c800 	.word	0x3fe9c800
 8001530:	20000fe8 	.word	0x20000fe8
 8001534:	200010d0 	.word	0x200010d0
 8001538:	20000280 	.word	0x20000280
 800153c:	20001078 	.word	0x20001078

08001540 <StartTask01_I2C>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01_I2C */
void StartTask01_I2C(void const * argument)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osSemaphoreWait(SemI2CHandle, 0xFFFFFFFF);
 8001548:	4b03      	ldr	r3, [pc, #12]	; (8001558 <StartTask01_I2C+0x18>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f04f 31ff 	mov.w	r1, #4294967295
 8001550:	4618      	mov	r0, r3
 8001552:	f004 fd41 	bl	8005fd8 <osSemaphoreWait>
 8001556:	e7f7      	b.n	8001548 <StartTask01_I2C+0x8>
 8001558:	20001034 	.word	0x20001034

0800155c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a04      	ldr	r2, [pc, #16]	; (800157c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d101      	bne.n	8001572 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800156e:	f000 fa09 	bl	8001984 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001572:	bf00      	nop
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	40001000 	.word	0x40001000

08001580 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001584:	b672      	cpsid	i
}
 8001586:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001588:	e7fe      	b.n	8001588 <Error_Handler+0x8>
	...

0800158c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001592:	4b11      	ldr	r3, [pc, #68]	; (80015d8 <HAL_MspInit+0x4c>)
 8001594:	699b      	ldr	r3, [r3, #24]
 8001596:	4a10      	ldr	r2, [pc, #64]	; (80015d8 <HAL_MspInit+0x4c>)
 8001598:	f043 0301 	orr.w	r3, r3, #1
 800159c:	6193      	str	r3, [r2, #24]
 800159e:	4b0e      	ldr	r3, [pc, #56]	; (80015d8 <HAL_MspInit+0x4c>)
 80015a0:	699b      	ldr	r3, [r3, #24]
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	607b      	str	r3, [r7, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015aa:	4b0b      	ldr	r3, [pc, #44]	; (80015d8 <HAL_MspInit+0x4c>)
 80015ac:	69db      	ldr	r3, [r3, #28]
 80015ae:	4a0a      	ldr	r2, [pc, #40]	; (80015d8 <HAL_MspInit+0x4c>)
 80015b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015b4:	61d3      	str	r3, [r2, #28]
 80015b6:	4b08      	ldr	r3, [pc, #32]	; (80015d8 <HAL_MspInit+0x4c>)
 80015b8:	69db      	ldr	r3, [r3, #28]
 80015ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015be:	603b      	str	r3, [r7, #0]
 80015c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80015c2:	2200      	movs	r2, #0
 80015c4:	210f      	movs	r1, #15
 80015c6:	f06f 0001 	mvn.w	r0, #1
 80015ca:	f001 fc4d 	bl	8002e68 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ce:	bf00      	nop
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40021000 	.word	0x40021000

080015dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b08c      	sub	sp, #48	; 0x30
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e4:	f107 031c 	add.w	r3, r7, #28
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80015fc:	d154      	bne.n	80016a8 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80015fe:	4b2c      	ldr	r3, [pc, #176]	; (80016b0 <HAL_ADC_MspInit+0xd4>)
 8001600:	695b      	ldr	r3, [r3, #20]
 8001602:	4a2b      	ldr	r2, [pc, #172]	; (80016b0 <HAL_ADC_MspInit+0xd4>)
 8001604:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001608:	6153      	str	r3, [r2, #20]
 800160a:	4b29      	ldr	r3, [pc, #164]	; (80016b0 <HAL_ADC_MspInit+0xd4>)
 800160c:	695b      	ldr	r3, [r3, #20]
 800160e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001612:	61bb      	str	r3, [r7, #24]
 8001614:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001616:	4b26      	ldr	r3, [pc, #152]	; (80016b0 <HAL_ADC_MspInit+0xd4>)
 8001618:	695b      	ldr	r3, [r3, #20]
 800161a:	4a25      	ldr	r2, [pc, #148]	; (80016b0 <HAL_ADC_MspInit+0xd4>)
 800161c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001620:	6153      	str	r3, [r2, #20]
 8001622:	4b23      	ldr	r3, [pc, #140]	; (80016b0 <HAL_ADC_MspInit+0xd4>)
 8001624:	695b      	ldr	r3, [r3, #20]
 8001626:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800162a:	617b      	str	r3, [r7, #20]
 800162c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800162e:	4b20      	ldr	r3, [pc, #128]	; (80016b0 <HAL_ADC_MspInit+0xd4>)
 8001630:	695b      	ldr	r3, [r3, #20]
 8001632:	4a1f      	ldr	r2, [pc, #124]	; (80016b0 <HAL_ADC_MspInit+0xd4>)
 8001634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001638:	6153      	str	r3, [r2, #20]
 800163a:	4b1d      	ldr	r3, [pc, #116]	; (80016b0 <HAL_ADC_MspInit+0xd4>)
 800163c:	695b      	ldr	r3, [r3, #20]
 800163e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001642:	613b      	str	r3, [r7, #16]
 8001644:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001646:	4b1a      	ldr	r3, [pc, #104]	; (80016b0 <HAL_ADC_MspInit+0xd4>)
 8001648:	695b      	ldr	r3, [r3, #20]
 800164a:	4a19      	ldr	r2, [pc, #100]	; (80016b0 <HAL_ADC_MspInit+0xd4>)
 800164c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001650:	6153      	str	r3, [r2, #20]
 8001652:	4b17      	ldr	r3, [pc, #92]	; (80016b0 <HAL_ADC_MspInit+0xd4>)
 8001654:	695b      	ldr	r3, [r3, #20]
 8001656:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    PF4     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800165e:	230f      	movs	r3, #15
 8001660:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001662:	2303      	movs	r3, #3
 8001664:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001666:	2300      	movs	r3, #0
 8001668:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800166a:	f107 031c 	add.w	r3, r7, #28
 800166e:	4619      	mov	r1, r3
 8001670:	4810      	ldr	r0, [pc, #64]	; (80016b4 <HAL_ADC_MspInit+0xd8>)
 8001672:	f001 fc23 	bl	8002ebc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001676:	230e      	movs	r3, #14
 8001678:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800167a:	2303      	movs	r3, #3
 800167c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167e:	2300      	movs	r3, #0
 8001680:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001682:	f107 031c 	add.w	r3, r7, #28
 8001686:	4619      	mov	r1, r3
 8001688:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800168c:	f001 fc16 	bl	8002ebc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001690:	2310      	movs	r3, #16
 8001692:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001694:	2303      	movs	r3, #3
 8001696:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001698:	2300      	movs	r3, #0
 800169a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800169c:	f107 031c 	add.w	r3, r7, #28
 80016a0:	4619      	mov	r1, r3
 80016a2:	4805      	ldr	r0, [pc, #20]	; (80016b8 <HAL_ADC_MspInit+0xdc>)
 80016a4:	f001 fc0a 	bl	8002ebc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80016a8:	bf00      	nop
 80016aa:	3730      	adds	r7, #48	; 0x30
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	40021000 	.word	0x40021000
 80016b4:	48000800 	.word	0x48000800
 80016b8:	48001400 	.word	0x48001400

080016bc <HAL_SMBUS_MspInit>:
* This function configures the hardware resources used in this example
* @param hsmbus: SMBUS handle pointer
* @retval None
*/
void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef* hsmbus)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b08a      	sub	sp, #40	; 0x28
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c4:	f107 0314 	add.w	r3, r7, #20
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
 80016d2:	611a      	str	r2, [r3, #16]
  if(hsmbus->Instance==I2C1)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a1b      	ldr	r2, [pc, #108]	; (8001748 <HAL_SMBUS_MspInit+0x8c>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d12f      	bne.n	800173e <HAL_SMBUS_MspInit+0x82>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016de:	4b1b      	ldr	r3, [pc, #108]	; (800174c <HAL_SMBUS_MspInit+0x90>)
 80016e0:	695b      	ldr	r3, [r3, #20]
 80016e2:	4a1a      	ldr	r2, [pc, #104]	; (800174c <HAL_SMBUS_MspInit+0x90>)
 80016e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016e8:	6153      	str	r3, [r2, #20]
 80016ea:	4b18      	ldr	r3, [pc, #96]	; (800174c <HAL_SMBUS_MspInit+0x90>)
 80016ec:	695b      	ldr	r3, [r3, #20]
 80016ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016f2:	613b      	str	r3, [r7, #16]
 80016f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80016f6:	23c0      	movs	r3, #192	; 0xc0
 80016f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016fa:	2312      	movs	r3, #18
 80016fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016fe:	2301      	movs	r3, #1
 8001700:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001702:	2303      	movs	r3, #3
 8001704:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001706:	2304      	movs	r3, #4
 8001708:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800170a:	f107 0314 	add.w	r3, r7, #20
 800170e:	4619      	mov	r1, r3
 8001710:	480f      	ldr	r0, [pc, #60]	; (8001750 <HAL_SMBUS_MspInit+0x94>)
 8001712:	f001 fbd3 	bl	8002ebc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001716:	4b0d      	ldr	r3, [pc, #52]	; (800174c <HAL_SMBUS_MspInit+0x90>)
 8001718:	69db      	ldr	r3, [r3, #28]
 800171a:	4a0c      	ldr	r2, [pc, #48]	; (800174c <HAL_SMBUS_MspInit+0x90>)
 800171c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001720:	61d3      	str	r3, [r2, #28]
 8001722:	4b0a      	ldr	r3, [pc, #40]	; (800174c <HAL_SMBUS_MspInit+0x90>)
 8001724:	69db      	ldr	r3, [r3, #28]
 8001726:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 800172e:	2200      	movs	r2, #0
 8001730:	2105      	movs	r1, #5
 8001732:	201f      	movs	r0, #31
 8001734:	f001 fb98 	bl	8002e68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001738:	201f      	movs	r0, #31
 800173a:	f001 fbb1 	bl	8002ea0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800173e:	bf00      	nop
 8001740:	3728      	adds	r7, #40	; 0x28
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	40005400 	.word	0x40005400
 800174c:	40021000 	.word	0x40021000
 8001750:	48000400 	.word	0x48000400

08001754 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b08a      	sub	sp, #40	; 0x28
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175c:	f107 0314 	add.w	r3, r7, #20
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	605a      	str	r2, [r3, #4]
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	60da      	str	r2, [r3, #12]
 800176a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a18      	ldr	r2, [pc, #96]	; (80017d4 <HAL_PCD_MspInit+0x80>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d129      	bne.n	80017ca <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001776:	4b18      	ldr	r3, [pc, #96]	; (80017d8 <HAL_PCD_MspInit+0x84>)
 8001778:	695b      	ldr	r3, [r3, #20]
 800177a:	4a17      	ldr	r2, [pc, #92]	; (80017d8 <HAL_PCD_MspInit+0x84>)
 800177c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001780:	6153      	str	r3, [r2, #20]
 8001782:	4b15      	ldr	r3, [pc, #84]	; (80017d8 <HAL_PCD_MspInit+0x84>)
 8001784:	695b      	ldr	r3, [r3, #20]
 8001786:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800178a:	613b      	str	r3, [r7, #16]
 800178c:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800178e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001792:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001794:	2302      	movs	r3, #2
 8001796:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800179c:	2303      	movs	r3, #3
 800179e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 80017a0:	230e      	movs	r3, #14
 80017a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a4:	f107 0314 	add.w	r3, r7, #20
 80017a8:	4619      	mov	r1, r3
 80017aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017ae:	f001 fb85 	bl	8002ebc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80017b2:	4b09      	ldr	r3, [pc, #36]	; (80017d8 <HAL_PCD_MspInit+0x84>)
 80017b4:	69db      	ldr	r3, [r3, #28]
 80017b6:	4a08      	ldr	r2, [pc, #32]	; (80017d8 <HAL_PCD_MspInit+0x84>)
 80017b8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80017bc:	61d3      	str	r3, [r2, #28]
 80017be:	4b06      	ldr	r3, [pc, #24]	; (80017d8 <HAL_PCD_MspInit+0x84>)
 80017c0:	69db      	ldr	r3, [r3, #28]
 80017c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 80017ca:	bf00      	nop
 80017cc:	3728      	adds	r7, #40	; 0x28
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40005c00 	.word	0x40005c00
 80017d8:	40021000 	.word	0x40021000

080017dc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b08c      	sub	sp, #48	; 0x30
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80017e4:	2300      	movs	r3, #0
 80017e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80017ec:	2200      	movs	r2, #0
 80017ee:	6879      	ldr	r1, [r7, #4]
 80017f0:	2036      	movs	r0, #54	; 0x36
 80017f2:	f001 fb39 	bl	8002e68 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80017f6:	2036      	movs	r0, #54	; 0x36
 80017f8:	f001 fb52 	bl	8002ea0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80017fc:	4b1f      	ldr	r3, [pc, #124]	; (800187c <HAL_InitTick+0xa0>)
 80017fe:	69db      	ldr	r3, [r3, #28]
 8001800:	4a1e      	ldr	r2, [pc, #120]	; (800187c <HAL_InitTick+0xa0>)
 8001802:	f043 0310 	orr.w	r3, r3, #16
 8001806:	61d3      	str	r3, [r2, #28]
 8001808:	4b1c      	ldr	r3, [pc, #112]	; (800187c <HAL_InitTick+0xa0>)
 800180a:	69db      	ldr	r3, [r3, #28]
 800180c:	f003 0310 	and.w	r3, r3, #16
 8001810:	60fb      	str	r3, [r7, #12]
 8001812:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001814:	f107 0210 	add.w	r2, r7, #16
 8001818:	f107 0314 	add.w	r3, r7, #20
 800181c:	4611      	mov	r1, r2
 800181e:	4618      	mov	r0, r3
 8001820:	f002 fed8 	bl	80045d4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001824:	f002 feb4 	bl	8004590 <HAL_RCC_GetPCLK1Freq>
 8001828:	4603      	mov	r3, r0
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800182e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001830:	4a13      	ldr	r2, [pc, #76]	; (8001880 <HAL_InitTick+0xa4>)
 8001832:	fba2 2303 	umull	r2, r3, r2, r3
 8001836:	0c9b      	lsrs	r3, r3, #18
 8001838:	3b01      	subs	r3, #1
 800183a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800183c:	4b11      	ldr	r3, [pc, #68]	; (8001884 <HAL_InitTick+0xa8>)
 800183e:	4a12      	ldr	r2, [pc, #72]	; (8001888 <HAL_InitTick+0xac>)
 8001840:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001842:	4b10      	ldr	r3, [pc, #64]	; (8001884 <HAL_InitTick+0xa8>)
 8001844:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001848:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800184a:	4a0e      	ldr	r2, [pc, #56]	; (8001884 <HAL_InitTick+0xa8>)
 800184c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800184e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001850:	4b0c      	ldr	r3, [pc, #48]	; (8001884 <HAL_InitTick+0xa8>)
 8001852:	2200      	movs	r2, #0
 8001854:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001856:	4b0b      	ldr	r3, [pc, #44]	; (8001884 <HAL_InitTick+0xa8>)
 8001858:	2200      	movs	r2, #0
 800185a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800185c:	4809      	ldr	r0, [pc, #36]	; (8001884 <HAL_InitTick+0xa8>)
 800185e:	f003 ff5d 	bl	800571c <HAL_TIM_Base_Init>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d104      	bne.n	8001872 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001868:	4806      	ldr	r0, [pc, #24]	; (8001884 <HAL_InitTick+0xa8>)
 800186a:	f003 ffb9 	bl	80057e0 <HAL_TIM_Base_Start_IT>
 800186e:	4603      	mov	r3, r0
 8001870:	e000      	b.n	8001874 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
}
 8001874:	4618      	mov	r0, r3
 8001876:	3730      	adds	r7, #48	; 0x30
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	40021000 	.word	0x40021000
 8001880:	431bde83 	.word	0x431bde83
 8001884:	20001504 	.word	0x20001504
 8001888:	40001000 	.word	0x40001000

0800188c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001890:	e7fe      	b.n	8001890 <NMI_Handler+0x4>

08001892 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001892:	b480      	push	{r7}
 8001894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001896:	e7fe      	b.n	8001896 <HardFault_Handler+0x4>

08001898 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800189c:	e7fe      	b.n	800189c <MemManage_Handler+0x4>

0800189e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800189e:	b480      	push	{r7}
 80018a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018a2:	e7fe      	b.n	80018a2 <BusFault_Handler+0x4>

080018a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018a8:	e7fe      	b.n	80018a8 <UsageFault_Handler+0x4>

080018aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018aa:	b480      	push	{r7}
 80018ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ae:	bf00      	nop
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_SMBUS_EV_IRQHandler(&hsmbus1);
 80018bc:	4802      	ldr	r0, [pc, #8]	; (80018c8 <I2C1_EV_IRQHandler+0x10>)
 80018be:	f003 f923 	bl	8004b08 <HAL_SMBUS_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	20001148 	.word	0x20001148

080018cc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles Timer 6 interrupt and DAC underrun interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80018d0:	4802      	ldr	r0, [pc, #8]	; (80018dc <TIM6_DAC_IRQHandler+0x10>)
 80018d2:	f003 ffef 	bl	80058b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	20001504 	.word	0x20001504

080018e0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018e4:	4b06      	ldr	r3, [pc, #24]	; (8001900 <SystemInit+0x20>)
 80018e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018ea:	4a05      	ldr	r2, [pc, #20]	; (8001900 <SystemInit+0x20>)
 80018ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018f4:	bf00      	nop
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	e000ed00 	.word	0xe000ed00

08001904 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001904:	f8df d034 	ldr.w	sp, [pc, #52]	; 800193c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001908:	480d      	ldr	r0, [pc, #52]	; (8001940 <LoopForever+0x6>)
  ldr r1, =_edata
 800190a:	490e      	ldr	r1, [pc, #56]	; (8001944 <LoopForever+0xa>)
  ldr r2, =_sidata
 800190c:	4a0e      	ldr	r2, [pc, #56]	; (8001948 <LoopForever+0xe>)
  movs r3, #0
 800190e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001910:	e002      	b.n	8001918 <LoopCopyDataInit>

08001912 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001912:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001914:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001916:	3304      	adds	r3, #4

08001918 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001918:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800191a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800191c:	d3f9      	bcc.n	8001912 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800191e:	4a0b      	ldr	r2, [pc, #44]	; (800194c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001920:	4c0b      	ldr	r4, [pc, #44]	; (8001950 <LoopForever+0x16>)
  movs r3, #0
 8001922:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001924:	e001      	b.n	800192a <LoopFillZerobss>

08001926 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001926:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001928:	3204      	adds	r2, #4

0800192a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800192a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800192c:	d3fb      	bcc.n	8001926 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800192e:	f7ff ffd7 	bl	80018e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001932:	f006 fe53 	bl	80085dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001936:	f7ff f883 	bl	8000a40 <main>

0800193a <LoopForever>:

LoopForever:
    b LoopForever
 800193a:	e7fe      	b.n	800193a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800193c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001940:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001944:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001948:	08008894 	.word	0x08008894
  ldr r2, =_sbss
 800194c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001950:	20001554 	.word	0x20001554

08001954 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001954:	e7fe      	b.n	8001954 <ADC1_2_IRQHandler>
	...

08001958 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800195c:	4b08      	ldr	r3, [pc, #32]	; (8001980 <HAL_Init+0x28>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a07      	ldr	r2, [pc, #28]	; (8001980 <HAL_Init+0x28>)
 8001962:	f043 0310 	orr.w	r3, r3, #16
 8001966:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001968:	2003      	movs	r0, #3
 800196a:	f001 fa72 	bl	8002e52 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800196e:	200f      	movs	r0, #15
 8001970:	f7ff ff34 	bl	80017dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001974:	f7ff fe0a 	bl	800158c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001978:	2300      	movs	r3, #0
}
 800197a:	4618      	mov	r0, r3
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40022000 	.word	0x40022000

08001984 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001988:	4b06      	ldr	r3, [pc, #24]	; (80019a4 <HAL_IncTick+0x20>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	461a      	mov	r2, r3
 800198e:	4b06      	ldr	r3, [pc, #24]	; (80019a8 <HAL_IncTick+0x24>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4413      	add	r3, r2
 8001994:	4a04      	ldr	r2, [pc, #16]	; (80019a8 <HAL_IncTick+0x24>)
 8001996:	6013      	str	r3, [r2, #0]
}
 8001998:	bf00      	nop
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	20000008 	.word	0x20000008
 80019a8:	20001550 	.word	0x20001550

080019ac <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  return uwTick;  
 80019b0:	4b03      	ldr	r3, [pc, #12]	; (80019c0 <HAL_GetTick+0x14>)
 80019b2:	681b      	ldr	r3, [r3, #0]
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	20001550 	.word	0x20001550

080019c4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b09a      	sub	sp, #104	; 0x68
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019cc:	2300      	movs	r3, #0
 80019ce:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80019d2:	2300      	movs	r3, #0
 80019d4:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80019d6:	2300      	movs	r3, #0
 80019d8:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d101      	bne.n	80019e4 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e1c9      	b.n	8001d78 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	691b      	ldr	r3, [r3, #16]
 80019e8:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ee:	f003 0310 	and.w	r3, r3, #16
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d176      	bne.n	8001ae4 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d152      	bne.n	8001aa4 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2200      	movs	r2, #0
 8001a02:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2200      	movs	r2, #0
 8001a08:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f7ff fddf 	bl	80015dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d13b      	bne.n	8001aa4 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f001 f847 	bl	8002ac0 <ADC_Disable>
 8001a32:	4603      	mov	r3, r0
 8001a34:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3c:	f003 0310 	and.w	r3, r3, #16
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d12f      	bne.n	8001aa4 <HAL_ADC_Init+0xe0>
 8001a44:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d12b      	bne.n	8001aa4 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a50:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001a54:	f023 0302 	bic.w	r3, r3, #2
 8001a58:	f043 0202 	orr.w	r2, r3, #2
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	689a      	ldr	r2, [r3, #8]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001a6e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	689a      	ldr	r2, [r3, #8]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001a7e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001a80:	4b86      	ldr	r3, [pc, #536]	; (8001c9c <HAL_ADC_Init+0x2d8>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a86      	ldr	r2, [pc, #536]	; (8001ca0 <HAL_ADC_Init+0x2dc>)
 8001a86:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8a:	0c9a      	lsrs	r2, r3, #18
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	4413      	add	r3, r2
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a96:	e002      	b.n	8001a9e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	3b01      	subs	r3, #1
 8001a9c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d1f9      	bne.n	8001a98 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d007      	beq.n	8001ac2 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001abc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001ac0:	d110      	bne.n	8001ae4 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac6:	f023 0312 	bic.w	r3, r3, #18
 8001aca:	f043 0210 	orr.w	r2, r3, #16
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad6:	f043 0201 	orr.w	r2, r3, #1
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae8:	f003 0310 	and.w	r3, r3, #16
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	f040 8136 	bne.w	8001d5e <HAL_ADC_Init+0x39a>
 8001af2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	f040 8131 	bne.w	8001d5e <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	f040 8129 	bne.w	8001d5e <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b10:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001b14:	f043 0202 	orr.w	r2, r3, #2
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001b24:	d004      	beq.n	8001b30 <HAL_ADC_Init+0x16c>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a5e      	ldr	r2, [pc, #376]	; (8001ca4 <HAL_ADC_Init+0x2e0>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d101      	bne.n	8001b34 <HAL_ADC_Init+0x170>
 8001b30:	4b5d      	ldr	r3, [pc, #372]	; (8001ca8 <HAL_ADC_Init+0x2e4>)
 8001b32:	e000      	b.n	8001b36 <HAL_ADC_Init+0x172>
 8001b34:	4b5d      	ldr	r3, [pc, #372]	; (8001cac <HAL_ADC_Init+0x2e8>)
 8001b36:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001b40:	d102      	bne.n	8001b48 <HAL_ADC_Init+0x184>
 8001b42:	4b58      	ldr	r3, [pc, #352]	; (8001ca4 <HAL_ADC_Init+0x2e0>)
 8001b44:	60fb      	str	r3, [r7, #12]
 8001b46:	e01a      	b.n	8001b7e <HAL_ADC_Init+0x1ba>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a55      	ldr	r2, [pc, #340]	; (8001ca4 <HAL_ADC_Init+0x2e0>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d103      	bne.n	8001b5a <HAL_ADC_Init+0x196>
 8001b52:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001b56:	60fb      	str	r3, [r7, #12]
 8001b58:	e011      	b.n	8001b7e <HAL_ADC_Init+0x1ba>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a54      	ldr	r2, [pc, #336]	; (8001cb0 <HAL_ADC_Init+0x2ec>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d102      	bne.n	8001b6a <HAL_ADC_Init+0x1a6>
 8001b64:	4b53      	ldr	r3, [pc, #332]	; (8001cb4 <HAL_ADC_Init+0x2f0>)
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	e009      	b.n	8001b7e <HAL_ADC_Init+0x1ba>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a51      	ldr	r2, [pc, #324]	; (8001cb4 <HAL_ADC_Init+0x2f0>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d102      	bne.n	8001b7a <HAL_ADC_Init+0x1b6>
 8001b74:	4b4e      	ldr	r3, [pc, #312]	; (8001cb0 <HAL_ADC_Init+0x2ec>)
 8001b76:	60fb      	str	r3, [r7, #12]
 8001b78:	e001      	b.n	8001b7e <HAL_ADC_Init+0x1ba>
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	f003 0303 	and.w	r3, r3, #3
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d108      	bne.n	8001b9e <HAL_ADC_Init+0x1da>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0301 	and.w	r3, r3, #1
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d101      	bne.n	8001b9e <HAL_ADC_Init+0x1da>
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e000      	b.n	8001ba0 <HAL_ADC_Init+0x1dc>
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d11c      	bne.n	8001bde <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001ba4:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d010      	beq.n	8001bcc <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	f003 0303 	and.w	r3, r3, #3
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d107      	bne.n	8001bc6 <HAL_ADC_Init+0x202>
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 0301 	and.w	r3, r3, #1
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d101      	bne.n	8001bc6 <HAL_ADC_Init+0x202>
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e000      	b.n	8001bc8 <HAL_ADC_Init+0x204>
 8001bc6:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d108      	bne.n	8001bde <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001bcc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	431a      	orrs	r2, r3
 8001bda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001bdc:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	7e5b      	ldrb	r3, [r3, #25]
 8001be2:	035b      	lsls	r3, r3, #13
 8001be4:	687a      	ldr	r2, [r7, #4]
 8001be6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001be8:	2a01      	cmp	r2, #1
 8001bea:	d002      	beq.n	8001bf2 <HAL_ADC_Init+0x22e>
 8001bec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001bf0:	e000      	b.n	8001bf4 <HAL_ADC_Init+0x230>
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	431a      	orrs	r2, r3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	68db      	ldr	r3, [r3, #12]
 8001bfa:	431a      	orrs	r2, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001c04:	4313      	orrs	r3, r2
 8001c06:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d11b      	bne.n	8001c4a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	7e5b      	ldrb	r3, [r3, #25]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d109      	bne.n	8001c2e <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c1e:	3b01      	subs	r3, #1
 8001c20:	045a      	lsls	r2, r3, #17
 8001c22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c24:	4313      	orrs	r3, r2
 8001c26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c2a:	663b      	str	r3, [r7, #96]	; 0x60
 8001c2c:	e00d      	b.n	8001c4a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001c36:	f043 0220 	orr.w	r2, r3, #32
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c42:	f043 0201 	orr.w	r2, r3, #1
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d03a      	beq.n	8001cc8 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a16      	ldr	r2, [pc, #88]	; (8001cb0 <HAL_ADC_Init+0x2ec>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d004      	beq.n	8001c66 <HAL_ADC_Init+0x2a2>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a14      	ldr	r2, [pc, #80]	; (8001cb4 <HAL_ADC_Init+0x2f0>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d128      	bne.n	8001cb8 <HAL_ADC_Init+0x2f4>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c6a:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8001c6e:	d012      	beq.n	8001c96 <HAL_ADC_Init+0x2d2>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c78:	d00a      	beq.n	8001c90 <HAL_ADC_Init+0x2cc>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c7e:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8001c82:	d002      	beq.n	8001c8a <HAL_ADC_Init+0x2c6>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c88:	e018      	b.n	8001cbc <HAL_ADC_Init+0x2f8>
 8001c8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c8e:	e015      	b.n	8001cbc <HAL_ADC_Init+0x2f8>
 8001c90:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8001c94:	e012      	b.n	8001cbc <HAL_ADC_Init+0x2f8>
 8001c96:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001c9a:	e00f      	b.n	8001cbc <HAL_ADC_Init+0x2f8>
 8001c9c:	20000000 	.word	0x20000000
 8001ca0:	431bde83 	.word	0x431bde83
 8001ca4:	50000100 	.word	0x50000100
 8001ca8:	50000300 	.word	0x50000300
 8001cac:	50000700 	.word	0x50000700
 8001cb0:	50000400 	.word	0x50000400
 8001cb4:	50000500 	.word	0x50000500
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	f003 030c 	and.w	r3, r3, #12
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d114      	bne.n	8001d00 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	6812      	ldr	r2, [r2, #0]
 8001ce0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001ce4:	f023 0302 	bic.w	r3, r3, #2
 8001ce8:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	7e1b      	ldrb	r3, [r3, #24]
 8001cee:	039a      	lsls	r2, r3, #14
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	68da      	ldr	r2, [r3, #12]
 8001d06:	4b1e      	ldr	r3, [pc, #120]	; (8001d80 <HAL_ADC_Init+0x3bc>)
 8001d08:	4013      	ands	r3, r2
 8001d0a:	687a      	ldr	r2, [r7, #4]
 8001d0c:	6812      	ldr	r2, [r2, #0]
 8001d0e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001d10:	430b      	orrs	r3, r1
 8001d12:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	691b      	ldr	r3, [r3, #16]
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d10c      	bne.n	8001d36 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	f023 010f 	bic.w	r1, r3, #15
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	69db      	ldr	r3, [r3, #28]
 8001d2a:	1e5a      	subs	r2, r3, #1
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	430a      	orrs	r2, r1
 8001d32:	631a      	str	r2, [r3, #48]	; 0x30
 8001d34:	e007      	b.n	8001d46 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f022 020f 	bic.w	r2, r2, #15
 8001d44:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d50:	f023 0303 	bic.w	r3, r3, #3
 8001d54:	f043 0201 	orr.w	r2, r3, #1
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	641a      	str	r2, [r3, #64]	; 0x40
 8001d5c:	e00a      	b.n	8001d74 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d62:	f023 0312 	bic.w	r3, r3, #18
 8001d66:	f043 0210 	orr.w	r2, r3, #16
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001d6e:	2301      	movs	r3, #1
 8001d70:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001d74:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3768      	adds	r7, #104	; 0x68
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	fff0c007 	.word	0xfff0c007

08001d84 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f003 0304 	and.w	r3, r3, #4
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	f040 80f9 	bne.w	8001f92 <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d101      	bne.n	8001dae <HAL_ADC_Start+0x2a>
 8001daa:	2302      	movs	r3, #2
 8001dac:	e0f4      	b.n	8001f98 <HAL_ADC_Start+0x214>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2201      	movs	r2, #1
 8001db2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	f000 fe1e 	bl	80029f8 <ADC_Enable>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001dc0:	7bfb      	ldrb	r3, [r7, #15]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	f040 80e0 	bne.w	8001f88 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dcc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001dd0:	f023 0301 	bic.w	r3, r3, #1
 8001dd4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001de4:	d004      	beq.n	8001df0 <HAL_ADC_Start+0x6c>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a6d      	ldr	r2, [pc, #436]	; (8001fa0 <HAL_ADC_Start+0x21c>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d106      	bne.n	8001dfe <HAL_ADC_Start+0x7a>
 8001df0:	4b6c      	ldr	r3, [pc, #432]	; (8001fa4 <HAL_ADC_Start+0x220>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f003 031f 	and.w	r3, r3, #31
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d010      	beq.n	8001e1e <HAL_ADC_Start+0x9a>
 8001dfc:	e005      	b.n	8001e0a <HAL_ADC_Start+0x86>
 8001dfe:	4b6a      	ldr	r3, [pc, #424]	; (8001fa8 <HAL_ADC_Start+0x224>)
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	f003 031f 	and.w	r3, r3, #31
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d009      	beq.n	8001e1e <HAL_ADC_Start+0x9a>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e12:	d004      	beq.n	8001e1e <HAL_ADC_Start+0x9a>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a64      	ldr	r2, [pc, #400]	; (8001fac <HAL_ADC_Start+0x228>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d115      	bne.n	8001e4a <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e22:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d036      	beq.n	8001ea6 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e40:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001e48:	e02d      	b.n	8001ea6 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e5e:	d004      	beq.n	8001e6a <HAL_ADC_Start+0xe6>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a4e      	ldr	r2, [pc, #312]	; (8001fa0 <HAL_ADC_Start+0x21c>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d10a      	bne.n	8001e80 <HAL_ADC_Start+0xfc>
 8001e6a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001e6e:	68db      	ldr	r3, [r3, #12]
 8001e70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	bf14      	ite	ne
 8001e78:	2301      	movne	r3, #1
 8001e7a:	2300      	moveq	r3, #0
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	e008      	b.n	8001e92 <HAL_ADC_Start+0x10e>
 8001e80:	4b4a      	ldr	r3, [pc, #296]	; (8001fac <HAL_ADC_Start+0x228>)
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	bf14      	ite	ne
 8001e8c:	2301      	movne	r3, #1
 8001e8e:	2300      	moveq	r3, #0
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d007      	beq.n	8001ea6 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e9e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eaa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001eae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001eb2:	d106      	bne.n	8001ec2 <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eb8:	f023 0206 	bic.w	r2, r3, #6
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	645a      	str	r2, [r3, #68]	; 0x44
 8001ec0:	e002      	b.n	8001ec8 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	221c      	movs	r2, #28
 8001ed6:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ee0:	d004      	beq.n	8001eec <HAL_ADC_Start+0x168>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a2e      	ldr	r2, [pc, #184]	; (8001fa0 <HAL_ADC_Start+0x21c>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d106      	bne.n	8001efa <HAL_ADC_Start+0x176>
 8001eec:	4b2d      	ldr	r3, [pc, #180]	; (8001fa4 <HAL_ADC_Start+0x220>)
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f003 031f 	and.w	r3, r3, #31
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d03e      	beq.n	8001f76 <HAL_ADC_Start+0x1f2>
 8001ef8:	e005      	b.n	8001f06 <HAL_ADC_Start+0x182>
 8001efa:	4b2b      	ldr	r3, [pc, #172]	; (8001fa8 <HAL_ADC_Start+0x224>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f003 031f 	and.w	r3, r3, #31
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d037      	beq.n	8001f76 <HAL_ADC_Start+0x1f2>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f0e:	d004      	beq.n	8001f1a <HAL_ADC_Start+0x196>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a22      	ldr	r2, [pc, #136]	; (8001fa0 <HAL_ADC_Start+0x21c>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d106      	bne.n	8001f28 <HAL_ADC_Start+0x1a4>
 8001f1a:	4b22      	ldr	r3, [pc, #136]	; (8001fa4 <HAL_ADC_Start+0x220>)
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	f003 031f 	and.w	r3, r3, #31
 8001f22:	2b05      	cmp	r3, #5
 8001f24:	d027      	beq.n	8001f76 <HAL_ADC_Start+0x1f2>
 8001f26:	e005      	b.n	8001f34 <HAL_ADC_Start+0x1b0>
 8001f28:	4b1f      	ldr	r3, [pc, #124]	; (8001fa8 <HAL_ADC_Start+0x224>)
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	f003 031f 	and.w	r3, r3, #31
 8001f30:	2b05      	cmp	r3, #5
 8001f32:	d020      	beq.n	8001f76 <HAL_ADC_Start+0x1f2>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f3c:	d004      	beq.n	8001f48 <HAL_ADC_Start+0x1c4>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a17      	ldr	r2, [pc, #92]	; (8001fa0 <HAL_ADC_Start+0x21c>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d106      	bne.n	8001f56 <HAL_ADC_Start+0x1d2>
 8001f48:	4b16      	ldr	r3, [pc, #88]	; (8001fa4 <HAL_ADC_Start+0x220>)
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	f003 031f 	and.w	r3, r3, #31
 8001f50:	2b09      	cmp	r3, #9
 8001f52:	d010      	beq.n	8001f76 <HAL_ADC_Start+0x1f2>
 8001f54:	e005      	b.n	8001f62 <HAL_ADC_Start+0x1de>
 8001f56:	4b14      	ldr	r3, [pc, #80]	; (8001fa8 <HAL_ADC_Start+0x224>)
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	f003 031f 	and.w	r3, r3, #31
 8001f5e:	2b09      	cmp	r3, #9
 8001f60:	d009      	beq.n	8001f76 <HAL_ADC_Start+0x1f2>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f6a:	d004      	beq.n	8001f76 <HAL_ADC_Start+0x1f2>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a0e      	ldr	r2, [pc, #56]	; (8001fac <HAL_ADC_Start+0x228>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d10f      	bne.n	8001f96 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	689a      	ldr	r2, [r3, #8]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f042 0204 	orr.w	r2, r2, #4
 8001f84:	609a      	str	r2, [r3, #8]
 8001f86:	e006      	b.n	8001f96 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001f90:	e001      	b.n	8001f96 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001f92:	2302      	movs	r3, #2
 8001f94:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f96:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3710      	adds	r7, #16
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	50000100 	.word	0x50000100
 8001fa4:	50000300 	.word	0x50000300
 8001fa8:	50000700 	.word	0x50000700
 8001fac:	50000400 	.word	0x50000400

08001fb0 <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d101      	bne.n	8001fca <HAL_ADC_Stop+0x1a>
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	e023      	b.n	8002012 <HAL_ADC_Stop+0x62>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001fd2:	216c      	movs	r1, #108	; 0x6c
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	f000 fdd9 	bl	8002b8c <ADC_ConversionStop>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001fde:	7bfb      	ldrb	r3, [r7, #15]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d111      	bne.n	8002008 <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f000 fd6b 	bl	8002ac0 <ADC_Disable>
 8001fea:	4603      	mov	r3, r0
 8001fec:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001fee:	7bfb      	ldrb	r3, [r7, #15]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d109      	bne.n	8002008 <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001ffc:	f023 0301 	bic.w	r3, r3, #1
 8002000:	f043 0201 	orr.w	r2, r3, #1
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002010:	7bfb      	ldrb	r3, [r7, #15]
}
 8002012:	4618      	mov	r0, r3
 8002014:	3710      	adds	r7, #16
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
	...

0800201c <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b086      	sub	sp, #24
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002026:	2300      	movs	r3, #0
 8002028:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	695b      	ldr	r3, [r3, #20]
 800202e:	2b08      	cmp	r3, #8
 8002030:	d102      	bne.n	8002038 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8002032:	2308      	movs	r3, #8
 8002034:	617b      	str	r3, [r7, #20]
 8002036:	e03a      	b.n	80020ae <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002040:	d004      	beq.n	800204c <HAL_ADC_PollForConversion+0x30>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a72      	ldr	r2, [pc, #456]	; (8002210 <HAL_ADC_PollForConversion+0x1f4>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d101      	bne.n	8002050 <HAL_ADC_PollForConversion+0x34>
 800204c:	4b71      	ldr	r3, [pc, #452]	; (8002214 <HAL_ADC_PollForConversion+0x1f8>)
 800204e:	e000      	b.n	8002052 <HAL_ADC_PollForConversion+0x36>
 8002050:	4b71      	ldr	r3, [pc, #452]	; (8002218 <HAL_ADC_PollForConversion+0x1fc>)
 8002052:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f003 031f 	and.w	r3, r3, #31
 800205c:	2b00      	cmp	r3, #0
 800205e:	d112      	bne.n	8002086 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	f003 0301 	and.w	r3, r3, #1
 800206a:	2b01      	cmp	r3, #1
 800206c:	d11d      	bne.n	80020aa <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002072:	f043 0220 	orr.w	r2, r3, #32
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e0bf      	b.n	8002206 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d00b      	beq.n	80020aa <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002096:	f043 0220 	orr.w	r2, r3, #32
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e0ad      	b.n	8002206 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80020aa:	230c      	movs	r3, #12
 80020ac:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80020b6:	d004      	beq.n	80020c2 <HAL_ADC_PollForConversion+0xa6>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a54      	ldr	r2, [pc, #336]	; (8002210 <HAL_ADC_PollForConversion+0x1f4>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d106      	bne.n	80020d0 <HAL_ADC_PollForConversion+0xb4>
 80020c2:	4b54      	ldr	r3, [pc, #336]	; (8002214 <HAL_ADC_PollForConversion+0x1f8>)
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	f003 031f 	and.w	r3, r3, #31
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d010      	beq.n	80020f0 <HAL_ADC_PollForConversion+0xd4>
 80020ce:	e005      	b.n	80020dc <HAL_ADC_PollForConversion+0xc0>
 80020d0:	4b51      	ldr	r3, [pc, #324]	; (8002218 <HAL_ADC_PollForConversion+0x1fc>)
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	f003 031f 	and.w	r3, r3, #31
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d009      	beq.n	80020f0 <HAL_ADC_PollForConversion+0xd4>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80020e4:	d004      	beq.n	80020f0 <HAL_ADC_PollForConversion+0xd4>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a4c      	ldr	r2, [pc, #304]	; (800221c <HAL_ADC_PollForConversion+0x200>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d104      	bne.n	80020fa <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	68db      	ldr	r3, [r3, #12]
 80020f6:	613b      	str	r3, [r7, #16]
 80020f8:	e00f      	b.n	800211a <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002102:	d004      	beq.n	800210e <HAL_ADC_PollForConversion+0xf2>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a41      	ldr	r2, [pc, #260]	; (8002210 <HAL_ADC_PollForConversion+0x1f4>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d102      	bne.n	8002114 <HAL_ADC_PollForConversion+0xf8>
 800210e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002112:	e000      	b.n	8002116 <HAL_ADC_PollForConversion+0xfa>
 8002114:	4b41      	ldr	r3, [pc, #260]	; (800221c <HAL_ADC_PollForConversion+0x200>)
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 800211a:	f7ff fc47 	bl	80019ac <HAL_GetTick>
 800211e:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002120:	e021      	b.n	8002166 <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002128:	d01d      	beq.n	8002166 <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d007      	beq.n	8002140 <HAL_ADC_PollForConversion+0x124>
 8002130:	f7ff fc3c 	bl	80019ac <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	683a      	ldr	r2, [r7, #0]
 800213c:	429a      	cmp	r2, r3
 800213e:	d212      	bcs.n	8002166 <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	4013      	ands	r3, r2
 800214a:	2b00      	cmp	r3, #0
 800214c:	d10b      	bne.n	8002166 <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002152:	f043 0204 	orr.w	r2, r3, #4
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e04f      	b.n	8002206 <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	4013      	ands	r3, r2
 8002170:	2b00      	cmp	r3, #0
 8002172:	d0d6      	beq.n	8002122 <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002178:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800218a:	2b00      	cmp	r3, #0
 800218c:	d131      	bne.n	80021f2 <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002194:	2b00      	cmp	r3, #0
 8002196:	d12c      	bne.n	80021f2 <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0308 	and.w	r3, r3, #8
 80021a2:	2b08      	cmp	r3, #8
 80021a4:	d125      	bne.n	80021f2 <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f003 0304 	and.w	r3, r3, #4
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d112      	bne.n	80021da <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d112      	bne.n	80021f2 <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d0:	f043 0201 	orr.w	r2, r3, #1
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	641a      	str	r2, [r3, #64]	; 0x40
 80021d8:	e00b      	b.n	80021f2 <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021de:	f043 0220 	orr.w	r2, r3, #32
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ea:	f043 0201 	orr.w	r2, r3, #1
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d103      	bne.n	8002204 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	697a      	ldr	r2, [r7, #20]
 8002202:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3718      	adds	r7, #24
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	50000100 	.word	0x50000100
 8002214:	50000300 	.word	0x50000300
 8002218:	50000700 	.word	0x50000700
 800221c:	50000400 	.word	0x50000400

08002220 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800222e:	4618      	mov	r0, r3
 8002230:	370c      	adds	r7, #12
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
	...

0800223c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800223c:	b480      	push	{r7}
 800223e:	b09b      	sub	sp, #108	; 0x6c
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002246:	2300      	movs	r3, #0
 8002248:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 800224c:	2300      	movs	r3, #0
 800224e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002256:	2b01      	cmp	r3, #1
 8002258:	d101      	bne.n	800225e <HAL_ADC_ConfigChannel+0x22>
 800225a:	2302      	movs	r3, #2
 800225c:	e2cb      	b.n	80027f6 <HAL_ADC_ConfigChannel+0x5ba>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2201      	movs	r2, #1
 8002262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f003 0304 	and.w	r3, r3, #4
 8002270:	2b00      	cmp	r3, #0
 8002272:	f040 82af 	bne.w	80027d4 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	2b04      	cmp	r3, #4
 800227c:	d81c      	bhi.n	80022b8 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685a      	ldr	r2, [r3, #4]
 8002288:	4613      	mov	r3, r2
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	4413      	add	r3, r2
 800228e:	005b      	lsls	r3, r3, #1
 8002290:	461a      	mov	r2, r3
 8002292:	231f      	movs	r3, #31
 8002294:	4093      	lsls	r3, r2
 8002296:	43db      	mvns	r3, r3
 8002298:	4019      	ands	r1, r3
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	6818      	ldr	r0, [r3, #0]
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	685a      	ldr	r2, [r3, #4]
 80022a2:	4613      	mov	r3, r2
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	4413      	add	r3, r2
 80022a8:	005b      	lsls	r3, r3, #1
 80022aa:	fa00 f203 	lsl.w	r2, r0, r3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	430a      	orrs	r2, r1
 80022b4:	631a      	str	r2, [r3, #48]	; 0x30
 80022b6:	e063      	b.n	8002380 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	2b09      	cmp	r3, #9
 80022be:	d81e      	bhi.n	80022fe <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685a      	ldr	r2, [r3, #4]
 80022ca:	4613      	mov	r3, r2
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	4413      	add	r3, r2
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	3b1e      	subs	r3, #30
 80022d4:	221f      	movs	r2, #31
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43db      	mvns	r3, r3
 80022dc:	4019      	ands	r1, r3
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	6818      	ldr	r0, [r3, #0]
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685a      	ldr	r2, [r3, #4]
 80022e6:	4613      	mov	r3, r2
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	4413      	add	r3, r2
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	3b1e      	subs	r3, #30
 80022f0:	fa00 f203 	lsl.w	r2, r0, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	430a      	orrs	r2, r1
 80022fa:	635a      	str	r2, [r3, #52]	; 0x34
 80022fc:	e040      	b.n	8002380 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	2b0e      	cmp	r3, #14
 8002304:	d81e      	bhi.n	8002344 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685a      	ldr	r2, [r3, #4]
 8002310:	4613      	mov	r3, r2
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	4413      	add	r3, r2
 8002316:	005b      	lsls	r3, r3, #1
 8002318:	3b3c      	subs	r3, #60	; 0x3c
 800231a:	221f      	movs	r2, #31
 800231c:	fa02 f303 	lsl.w	r3, r2, r3
 8002320:	43db      	mvns	r3, r3
 8002322:	4019      	ands	r1, r3
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	6818      	ldr	r0, [r3, #0]
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	685a      	ldr	r2, [r3, #4]
 800232c:	4613      	mov	r3, r2
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	4413      	add	r3, r2
 8002332:	005b      	lsls	r3, r3, #1
 8002334:	3b3c      	subs	r3, #60	; 0x3c
 8002336:	fa00 f203 	lsl.w	r2, r0, r3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	430a      	orrs	r2, r1
 8002340:	639a      	str	r2, [r3, #56]	; 0x38
 8002342:	e01d      	b.n	8002380 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685a      	ldr	r2, [r3, #4]
 800234e:	4613      	mov	r3, r2
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	4413      	add	r3, r2
 8002354:	005b      	lsls	r3, r3, #1
 8002356:	3b5a      	subs	r3, #90	; 0x5a
 8002358:	221f      	movs	r2, #31
 800235a:	fa02 f303 	lsl.w	r3, r2, r3
 800235e:	43db      	mvns	r3, r3
 8002360:	4019      	ands	r1, r3
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	6818      	ldr	r0, [r3, #0]
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	685a      	ldr	r2, [r3, #4]
 800236a:	4613      	mov	r3, r2
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	4413      	add	r3, r2
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	3b5a      	subs	r3, #90	; 0x5a
 8002374:	fa00 f203 	lsl.w	r2, r0, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	430a      	orrs	r2, r1
 800237e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f003 030c 	and.w	r3, r3, #12
 800238a:	2b00      	cmp	r3, #0
 800238c:	f040 80e5 	bne.w	800255a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2b09      	cmp	r3, #9
 8002396:	d91c      	bls.n	80023d2 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	6999      	ldr	r1, [r3, #24]
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	4613      	mov	r3, r2
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	4413      	add	r3, r2
 80023a8:	3b1e      	subs	r3, #30
 80023aa:	2207      	movs	r2, #7
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	43db      	mvns	r3, r3
 80023b2:	4019      	ands	r1, r3
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	6898      	ldr	r0, [r3, #8]
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	4613      	mov	r3, r2
 80023be:	005b      	lsls	r3, r3, #1
 80023c0:	4413      	add	r3, r2
 80023c2:	3b1e      	subs	r3, #30
 80023c4:	fa00 f203 	lsl.w	r2, r0, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	430a      	orrs	r2, r1
 80023ce:	619a      	str	r2, [r3, #24]
 80023d0:	e019      	b.n	8002406 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	6959      	ldr	r1, [r3, #20]
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	4613      	mov	r3, r2
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	4413      	add	r3, r2
 80023e2:	2207      	movs	r2, #7
 80023e4:	fa02 f303 	lsl.w	r3, r2, r3
 80023e8:	43db      	mvns	r3, r3
 80023ea:	4019      	ands	r1, r3
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	6898      	ldr	r0, [r3, #8]
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	4613      	mov	r3, r2
 80023f6:	005b      	lsls	r3, r3, #1
 80023f8:	4413      	add	r3, r2
 80023fa:	fa00 f203 	lsl.w	r2, r0, r3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	430a      	orrs	r2, r1
 8002404:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	695a      	ldr	r2, [r3, #20]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	08db      	lsrs	r3, r3, #3
 8002412:	f003 0303 	and.w	r3, r3, #3
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	691b      	ldr	r3, [r3, #16]
 8002422:	3b01      	subs	r3, #1
 8002424:	2b03      	cmp	r3, #3
 8002426:	d84f      	bhi.n	80024c8 <HAL_ADC_ConfigChannel+0x28c>
 8002428:	a201      	add	r2, pc, #4	; (adr r2, 8002430 <HAL_ADC_ConfigChannel+0x1f4>)
 800242a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800242e:	bf00      	nop
 8002430:	08002441 	.word	0x08002441
 8002434:	08002463 	.word	0x08002463
 8002438:	08002485 	.word	0x08002485
 800243c:	080024a7 	.word	0x080024a7
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002446:	4b9f      	ldr	r3, [pc, #636]	; (80026c4 <HAL_ADC_ConfigChannel+0x488>)
 8002448:	4013      	ands	r3, r2
 800244a:	683a      	ldr	r2, [r7, #0]
 800244c:	6812      	ldr	r2, [r2, #0]
 800244e:	0691      	lsls	r1, r2, #26
 8002450:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002452:	430a      	orrs	r2, r1
 8002454:	431a      	orrs	r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800245e:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002460:	e07e      	b.n	8002560 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002468:	4b96      	ldr	r3, [pc, #600]	; (80026c4 <HAL_ADC_ConfigChannel+0x488>)
 800246a:	4013      	ands	r3, r2
 800246c:	683a      	ldr	r2, [r7, #0]
 800246e:	6812      	ldr	r2, [r2, #0]
 8002470:	0691      	lsls	r1, r2, #26
 8002472:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002474:	430a      	orrs	r2, r1
 8002476:	431a      	orrs	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002480:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002482:	e06d      	b.n	8002560 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800248a:	4b8e      	ldr	r3, [pc, #568]	; (80026c4 <HAL_ADC_ConfigChannel+0x488>)
 800248c:	4013      	ands	r3, r2
 800248e:	683a      	ldr	r2, [r7, #0]
 8002490:	6812      	ldr	r2, [r2, #0]
 8002492:	0691      	lsls	r1, r2, #26
 8002494:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002496:	430a      	orrs	r2, r1
 8002498:	431a      	orrs	r2, r3
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80024a2:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80024a4:	e05c      	b.n	8002560 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80024ac:	4b85      	ldr	r3, [pc, #532]	; (80026c4 <HAL_ADC_ConfigChannel+0x488>)
 80024ae:	4013      	ands	r3, r2
 80024b0:	683a      	ldr	r2, [r7, #0]
 80024b2:	6812      	ldr	r2, [r2, #0]
 80024b4:	0691      	lsls	r1, r2, #26
 80024b6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80024b8:	430a      	orrs	r2, r1
 80024ba:	431a      	orrs	r2, r3
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80024c4:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80024c6:	e04b      	b.n	8002560 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024ce:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	069b      	lsls	r3, r3, #26
 80024d8:	429a      	cmp	r2, r3
 80024da:	d107      	bne.n	80024ec <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80024ea:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80024f2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	069b      	lsls	r3, r3, #26
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d107      	bne.n	8002510 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800250e:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002516:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	069b      	lsls	r3, r3, #26
 8002520:	429a      	cmp	r2, r3
 8002522:	d107      	bne.n	8002534 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002532:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800253a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	069b      	lsls	r3, r3, #26
 8002544:	429a      	cmp	r2, r3
 8002546:	d10a      	bne.n	800255e <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002556:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002558:	e001      	b.n	800255e <HAL_ADC_ConfigChannel+0x322>
    }

  }
 800255a:	bf00      	nop
 800255c:	e000      	b.n	8002560 <HAL_ADC_ConfigChannel+0x324>
      break;
 800255e:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	f003 0303 	and.w	r3, r3, #3
 800256a:	2b01      	cmp	r3, #1
 800256c:	d108      	bne.n	8002580 <HAL_ADC_ConfigChannel+0x344>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0301 	and.w	r3, r3, #1
 8002578:	2b01      	cmp	r3, #1
 800257a:	d101      	bne.n	8002580 <HAL_ADC_ConfigChannel+0x344>
 800257c:	2301      	movs	r3, #1
 800257e:	e000      	b.n	8002582 <HAL_ADC_ConfigChannel+0x346>
 8002580:	2300      	movs	r3, #0
 8002582:	2b00      	cmp	r3, #0
 8002584:	f040 8131 	bne.w	80027ea <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	2b01      	cmp	r3, #1
 800258e:	d00f      	beq.n	80025b0 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	2201      	movs	r2, #1
 800259e:	fa02 f303 	lsl.w	r3, r2, r3
 80025a2:	43da      	mvns	r2, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	400a      	ands	r2, r1
 80025aa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80025ae:	e049      	b.n	8002644 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	2201      	movs	r2, #1
 80025be:	409a      	lsls	r2, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	430a      	orrs	r2, r1
 80025c6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2b09      	cmp	r3, #9
 80025d0:	d91c      	bls.n	800260c <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6999      	ldr	r1, [r3, #24]
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	4613      	mov	r3, r2
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	4413      	add	r3, r2
 80025e2:	3b1b      	subs	r3, #27
 80025e4:	2207      	movs	r2, #7
 80025e6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ea:	43db      	mvns	r3, r3
 80025ec:	4019      	ands	r1, r3
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	6898      	ldr	r0, [r3, #8]
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	4613      	mov	r3, r2
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	4413      	add	r3, r2
 80025fc:	3b1b      	subs	r3, #27
 80025fe:	fa00 f203 	lsl.w	r2, r0, r3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	430a      	orrs	r2, r1
 8002608:	619a      	str	r2, [r3, #24]
 800260a:	e01b      	b.n	8002644 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	6959      	ldr	r1, [r3, #20]
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	1c5a      	adds	r2, r3, #1
 8002618:	4613      	mov	r3, r2
 800261a:	005b      	lsls	r3, r3, #1
 800261c:	4413      	add	r3, r2
 800261e:	2207      	movs	r2, #7
 8002620:	fa02 f303 	lsl.w	r3, r2, r3
 8002624:	43db      	mvns	r3, r3
 8002626:	4019      	ands	r1, r3
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	6898      	ldr	r0, [r3, #8]
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	1c5a      	adds	r2, r3, #1
 8002632:	4613      	mov	r3, r2
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	4413      	add	r3, r2
 8002638:	fa00 f203 	lsl.w	r2, r0, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	430a      	orrs	r2, r1
 8002642:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800264c:	d004      	beq.n	8002658 <HAL_ADC_ConfigChannel+0x41c>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a1d      	ldr	r2, [pc, #116]	; (80026c8 <HAL_ADC_ConfigChannel+0x48c>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d101      	bne.n	800265c <HAL_ADC_ConfigChannel+0x420>
 8002658:	4b1c      	ldr	r3, [pc, #112]	; (80026cc <HAL_ADC_ConfigChannel+0x490>)
 800265a:	e000      	b.n	800265e <HAL_ADC_ConfigChannel+0x422>
 800265c:	4b1c      	ldr	r3, [pc, #112]	; (80026d0 <HAL_ADC_ConfigChannel+0x494>)
 800265e:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2b10      	cmp	r3, #16
 8002666:	d105      	bne.n	8002674 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002668:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002670:	2b00      	cmp	r3, #0
 8002672:	d015      	beq.n	80026a0 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002678:	2b11      	cmp	r3, #17
 800267a:	d105      	bne.n	8002688 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800267c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00b      	beq.n	80026a0 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800268c:	2b12      	cmp	r3, #18
 800268e:	f040 80ac 	bne.w	80027ea <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002692:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800269a:	2b00      	cmp	r3, #0
 800269c:	f040 80a5 	bne.w	80027ea <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80026a8:	d102      	bne.n	80026b0 <HAL_ADC_ConfigChannel+0x474>
 80026aa:	4b07      	ldr	r3, [pc, #28]	; (80026c8 <HAL_ADC_ConfigChannel+0x48c>)
 80026ac:	60fb      	str	r3, [r7, #12]
 80026ae:	e023      	b.n	80026f8 <HAL_ADC_ConfigChannel+0x4bc>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a04      	ldr	r2, [pc, #16]	; (80026c8 <HAL_ADC_ConfigChannel+0x48c>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d10c      	bne.n	80026d4 <HAL_ADC_ConfigChannel+0x498>
 80026ba:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80026be:	60fb      	str	r3, [r7, #12]
 80026c0:	e01a      	b.n	80026f8 <HAL_ADC_ConfigChannel+0x4bc>
 80026c2:	bf00      	nop
 80026c4:	83fff000 	.word	0x83fff000
 80026c8:	50000100 	.word	0x50000100
 80026cc:	50000300 	.word	0x50000300
 80026d0:	50000700 	.word	0x50000700
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a4a      	ldr	r2, [pc, #296]	; (8002804 <HAL_ADC_ConfigChannel+0x5c8>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d102      	bne.n	80026e4 <HAL_ADC_ConfigChannel+0x4a8>
 80026de:	4b4a      	ldr	r3, [pc, #296]	; (8002808 <HAL_ADC_ConfigChannel+0x5cc>)
 80026e0:	60fb      	str	r3, [r7, #12]
 80026e2:	e009      	b.n	80026f8 <HAL_ADC_ConfigChannel+0x4bc>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a47      	ldr	r2, [pc, #284]	; (8002808 <HAL_ADC_ConfigChannel+0x5cc>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d102      	bne.n	80026f4 <HAL_ADC_ConfigChannel+0x4b8>
 80026ee:	4b45      	ldr	r3, [pc, #276]	; (8002804 <HAL_ADC_ConfigChannel+0x5c8>)
 80026f0:	60fb      	str	r3, [r7, #12]
 80026f2:	e001      	b.n	80026f8 <HAL_ADC_ConfigChannel+0x4bc>
 80026f4:	2300      	movs	r3, #0
 80026f6:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f003 0303 	and.w	r3, r3, #3
 8002702:	2b01      	cmp	r3, #1
 8002704:	d108      	bne.n	8002718 <HAL_ADC_ConfigChannel+0x4dc>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0301 	and.w	r3, r3, #1
 8002710:	2b01      	cmp	r3, #1
 8002712:	d101      	bne.n	8002718 <HAL_ADC_ConfigChannel+0x4dc>
 8002714:	2301      	movs	r3, #1
 8002716:	e000      	b.n	800271a <HAL_ADC_ConfigChannel+0x4de>
 8002718:	2300      	movs	r3, #0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d150      	bne.n	80027c0 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800271e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002720:	2b00      	cmp	r3, #0
 8002722:	d010      	beq.n	8002746 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	f003 0303 	and.w	r3, r3, #3
 800272c:	2b01      	cmp	r3, #1
 800272e:	d107      	bne.n	8002740 <HAL_ADC_ConfigChannel+0x504>
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0301 	and.w	r3, r3, #1
 8002738:	2b01      	cmp	r3, #1
 800273a:	d101      	bne.n	8002740 <HAL_ADC_ConfigChannel+0x504>
 800273c:	2301      	movs	r3, #1
 800273e:	e000      	b.n	8002742 <HAL_ADC_ConfigChannel+0x506>
 8002740:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002742:	2b00      	cmp	r3, #0
 8002744:	d13c      	bne.n	80027c0 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	2b10      	cmp	r3, #16
 800274c:	d11d      	bne.n	800278a <HAL_ADC_ConfigChannel+0x54e>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002756:	d118      	bne.n	800278a <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002758:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002760:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002762:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002764:	4b29      	ldr	r3, [pc, #164]	; (800280c <HAL_ADC_ConfigChannel+0x5d0>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a29      	ldr	r2, [pc, #164]	; (8002810 <HAL_ADC_ConfigChannel+0x5d4>)
 800276a:	fba2 2303 	umull	r2, r3, r2, r3
 800276e:	0c9a      	lsrs	r2, r3, #18
 8002770:	4613      	mov	r3, r2
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	4413      	add	r3, r2
 8002776:	005b      	lsls	r3, r3, #1
 8002778:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800277a:	e002      	b.n	8002782 <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	3b01      	subs	r3, #1
 8002780:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d1f9      	bne.n	800277c <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002788:	e02e      	b.n	80027e8 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2b11      	cmp	r3, #17
 8002790:	d10b      	bne.n	80027aa <HAL_ADC_ConfigChannel+0x56e>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800279a:	d106      	bne.n	80027aa <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800279c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80027a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027a6:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80027a8:	e01e      	b.n	80027e8 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2b12      	cmp	r3, #18
 80027b0:	d11a      	bne.n	80027e8 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80027b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80027ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027bc:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80027be:	e013      	b.n	80027e8 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c4:	f043 0220 	orr.w	r2, r3, #32
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80027d2:	e00a      	b.n	80027ea <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d8:	f043 0220 	orr.w	r2, r3, #32
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80027e6:	e000      	b.n	80027ea <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80027e8:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80027f2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	376c      	adds	r7, #108	; 0x6c
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	50000400 	.word	0x50000400
 8002808:	50000500 	.word	0x50000500
 800280c:	20000000 	.word	0x20000000
 8002810:	431bde83 	.word	0x431bde83

08002814 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002814:	b480      	push	{r7}
 8002816:	b099      	sub	sp, #100	; 0x64
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800281e:	2300      	movs	r3, #0
 8002820:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800282c:	d102      	bne.n	8002834 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800282e:	4b6d      	ldr	r3, [pc, #436]	; (80029e4 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002830:	60bb      	str	r3, [r7, #8]
 8002832:	e01a      	b.n	800286a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a6a      	ldr	r2, [pc, #424]	; (80029e4 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d103      	bne.n	8002846 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800283e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002842:	60bb      	str	r3, [r7, #8]
 8002844:	e011      	b.n	800286a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a67      	ldr	r2, [pc, #412]	; (80029e8 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d102      	bne.n	8002856 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002850:	4b66      	ldr	r3, [pc, #408]	; (80029ec <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002852:	60bb      	str	r3, [r7, #8]
 8002854:	e009      	b.n	800286a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a64      	ldr	r2, [pc, #400]	; (80029ec <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d102      	bne.n	8002866 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002860:	4b61      	ldr	r3, [pc, #388]	; (80029e8 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002862:	60bb      	str	r3, [r7, #8]
 8002864:	e001      	b.n	800286a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002866:	2300      	movs	r3, #0
 8002868:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d101      	bne.n	8002874 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e0b0      	b.n	80029d6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800287a:	2b01      	cmp	r3, #1
 800287c:	d101      	bne.n	8002882 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800287e:	2302      	movs	r3, #2
 8002880:	e0a9      	b.n	80029d6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2201      	movs	r2, #1
 8002886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	f003 0304 	and.w	r3, r3, #4
 8002894:	2b00      	cmp	r3, #0
 8002896:	f040 808d 	bne.w	80029b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	f003 0304 	and.w	r3, r3, #4
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	f040 8086 	bne.w	80029b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028b0:	d004      	beq.n	80028bc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a4b      	ldr	r2, [pc, #300]	; (80029e4 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d101      	bne.n	80028c0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80028bc:	4b4c      	ldr	r3, [pc, #304]	; (80029f0 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80028be:	e000      	b.n	80028c2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80028c0:	4b4c      	ldr	r3, [pc, #304]	; (80029f4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80028c2:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d040      	beq.n	800294e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80028cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	6859      	ldr	r1, [r3, #4]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80028de:	035b      	lsls	r3, r3, #13
 80028e0:	430b      	orrs	r3, r1
 80028e2:	431a      	orrs	r2, r3
 80028e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80028e6:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f003 0303 	and.w	r3, r3, #3
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d108      	bne.n	8002908 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 0301 	and.w	r3, r3, #1
 8002900:	2b01      	cmp	r3, #1
 8002902:	d101      	bne.n	8002908 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002904:	2301      	movs	r3, #1
 8002906:	e000      	b.n	800290a <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8002908:	2300      	movs	r3, #0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d15c      	bne.n	80029c8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	f003 0303 	and.w	r3, r3, #3
 8002916:	2b01      	cmp	r3, #1
 8002918:	d107      	bne.n	800292a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0301 	and.w	r3, r3, #1
 8002922:	2b01      	cmp	r3, #1
 8002924:	d101      	bne.n	800292a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002926:	2301      	movs	r3, #1
 8002928:	e000      	b.n	800292c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800292a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800292c:	2b00      	cmp	r3, #0
 800292e:	d14b      	bne.n	80029c8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002930:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002938:	f023 030f 	bic.w	r3, r3, #15
 800293c:	683a      	ldr	r2, [r7, #0]
 800293e:	6811      	ldr	r1, [r2, #0]
 8002940:	683a      	ldr	r2, [r7, #0]
 8002942:	6892      	ldr	r2, [r2, #8]
 8002944:	430a      	orrs	r2, r1
 8002946:	431a      	orrs	r2, r3
 8002948:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800294a:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800294c:	e03c      	b.n	80029c8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800294e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002956:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002958:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f003 0303 	and.w	r3, r3, #3
 8002964:	2b01      	cmp	r3, #1
 8002966:	d108      	bne.n	800297a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0301 	and.w	r3, r3, #1
 8002972:	2b01      	cmp	r3, #1
 8002974:	d101      	bne.n	800297a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002976:	2301      	movs	r3, #1
 8002978:	e000      	b.n	800297c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800297a:	2300      	movs	r3, #0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d123      	bne.n	80029c8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f003 0303 	and.w	r3, r3, #3
 8002988:	2b01      	cmp	r3, #1
 800298a:	d107      	bne.n	800299c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 0301 	and.w	r3, r3, #1
 8002994:	2b01      	cmp	r3, #1
 8002996:	d101      	bne.n	800299c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002998:	2301      	movs	r3, #1
 800299a:	e000      	b.n	800299e <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 800299c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d112      	bne.n	80029c8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80029a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80029aa:	f023 030f 	bic.w	r3, r3, #15
 80029ae:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80029b0:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80029b2:	e009      	b.n	80029c8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b8:	f043 0220 	orr.w	r2, r3, #32
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80029c6:	e000      	b.n	80029ca <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80029c8:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2200      	movs	r2, #0
 80029ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80029d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80029d6:	4618      	mov	r0, r3
 80029d8:	3764      	adds	r7, #100	; 0x64
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	50000100 	.word	0x50000100
 80029e8:	50000400 	.word	0x50000400
 80029ec:	50000500 	.word	0x50000500
 80029f0:	50000300 	.word	0x50000300
 80029f4:	50000700 	.word	0x50000700

080029f8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b084      	sub	sp, #16
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a00:	2300      	movs	r3, #0
 8002a02:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	f003 0303 	and.w	r3, r3, #3
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d108      	bne.n	8002a24 <ADC_Enable+0x2c>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d101      	bne.n	8002a24 <ADC_Enable+0x2c>
 8002a20:	2301      	movs	r3, #1
 8002a22:	e000      	b.n	8002a26 <ADC_Enable+0x2e>
 8002a24:	2300      	movs	r3, #0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d143      	bne.n	8002ab2 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	4b22      	ldr	r3, [pc, #136]	; (8002abc <ADC_Enable+0xc4>)
 8002a32:	4013      	ands	r3, r2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d00d      	beq.n	8002a54 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3c:	f043 0210 	orr.w	r2, r3, #16
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a48:	f043 0201 	orr.w	r2, r3, #1
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e02f      	b.n	8002ab4 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	689a      	ldr	r2, [r3, #8]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f042 0201 	orr.w	r2, r2, #1
 8002a62:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002a64:	f7fe ffa2 	bl	80019ac <HAL_GetTick>
 8002a68:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002a6a:	e01b      	b.n	8002aa4 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a6c:	f7fe ff9e 	bl	80019ac <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	d914      	bls.n	8002aa4 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 0301 	and.w	r3, r3, #1
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d00d      	beq.n	8002aa4 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8c:	f043 0210 	orr.w	r2, r3, #16
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a98:	f043 0201 	orr.w	r2, r3, #1
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e007      	b.n	8002ab4 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d1dc      	bne.n	8002a6c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002ab2:	2300      	movs	r3, #0
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3710      	adds	r7, #16
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	8000003f 	.word	0x8000003f

08002ac0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	f003 0303 	and.w	r3, r3, #3
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d108      	bne.n	8002aec <ADC_Disable+0x2c>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0301 	and.w	r3, r3, #1
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d101      	bne.n	8002aec <ADC_Disable+0x2c>
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e000      	b.n	8002aee <ADC_Disable+0x2e>
 8002aec:	2300      	movs	r3, #0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d047      	beq.n	8002b82 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f003 030d 	and.w	r3, r3, #13
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d10f      	bne.n	8002b20 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	689a      	ldr	r2, [r3, #8]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f042 0202 	orr.w	r2, r2, #2
 8002b0e:	609a      	str	r2, [r3, #8]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2203      	movs	r2, #3
 8002b16:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002b18:	f7fe ff48 	bl	80019ac <HAL_GetTick>
 8002b1c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002b1e:	e029      	b.n	8002b74 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b24:	f043 0210 	orr.w	r2, r3, #16
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b30:	f043 0201 	orr.w	r2, r3, #1
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e023      	b.n	8002b84 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002b3c:	f7fe ff36 	bl	80019ac <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d914      	bls.n	8002b74 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d10d      	bne.n	8002b74 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5c:	f043 0210 	orr.w	r2, r3, #16
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b68:	f043 0201 	orr.w	r2, r3, #1
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e007      	b.n	8002b84 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f003 0301 	and.w	r3, r3, #1
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d0dc      	beq.n	8002b3c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002b82:	2300      	movs	r3, #0
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3710      	adds	r7, #16
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8002b96:	2300      	movs	r3, #0
 8002b98:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	f003 030c 	and.w	r3, r3, #12
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	f000 809b 	beq.w	8002ce8 <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bbc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002bc0:	d12a      	bne.n	8002c18 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d126      	bne.n	8002c18 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d122      	bne.n	8002c18 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8002bd2:	230c      	movs	r3, #12
 8002bd4:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002bd6:	e014      	b.n	8002c02 <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	4a46      	ldr	r2, [pc, #280]	; (8002cf4 <ADC_ConversionStop+0x168>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d90d      	bls.n	8002bfc <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be4:	f043 0210 	orr.w	r2, r3, #16
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bf0:	f043 0201 	orr.w	r2, r3, #1
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e076      	b.n	8002cea <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	3301      	adds	r3, #1
 8002c00:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c0c:	2b40      	cmp	r3, #64	; 0x40
 8002c0e:	d1e3      	bne.n	8002bd8 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2240      	movs	r2, #64	; 0x40
 8002c16:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	2b60      	cmp	r3, #96	; 0x60
 8002c1c:	d015      	beq.n	8002c4a <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	f003 0304 	and.w	r3, r3, #4
 8002c28:	2b04      	cmp	r3, #4
 8002c2a:	d10e      	bne.n	8002c4a <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d107      	bne.n	8002c4a <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	689a      	ldr	r2, [r3, #8]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f042 0210 	orr.w	r2, r2, #16
 8002c48:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	2b0c      	cmp	r3, #12
 8002c4e:	d015      	beq.n	8002c7c <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	f003 0308 	and.w	r3, r3, #8
 8002c5a:	2b08      	cmp	r3, #8
 8002c5c:	d10e      	bne.n	8002c7c <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d107      	bne.n	8002c7c <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	689a      	ldr	r2, [r3, #8]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f042 0220 	orr.w	r2, r2, #32
 8002c7a:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	2b60      	cmp	r3, #96	; 0x60
 8002c80:	d005      	beq.n	8002c8e <ADC_ConversionStop+0x102>
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	2b6c      	cmp	r3, #108	; 0x6c
 8002c86:	d105      	bne.n	8002c94 <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002c88:	230c      	movs	r3, #12
 8002c8a:	617b      	str	r3, [r7, #20]
        break;
 8002c8c:	e005      	b.n	8002c9a <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002c8e:	2308      	movs	r3, #8
 8002c90:	617b      	str	r3, [r7, #20]
        break;
 8002c92:	e002      	b.n	8002c9a <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002c94:	2304      	movs	r3, #4
 8002c96:	617b      	str	r3, [r7, #20]
        break;
 8002c98:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002c9a:	f7fe fe87 	bl	80019ac <HAL_GetTick>
 8002c9e:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002ca0:	e01b      	b.n	8002cda <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002ca2:	f7fe fe83 	bl	80019ac <HAL_GetTick>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	2b0b      	cmp	r3, #11
 8002cae:	d914      	bls.n	8002cda <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689a      	ldr	r2, [r3, #8]
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d00d      	beq.n	8002cda <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc2:	f043 0210 	orr.w	r2, r3, #16
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cce:	f043 0201 	orr.w	r2, r3, #1
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e007      	b.n	8002cea <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	689a      	ldr	r2, [r3, #8]
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d1dc      	bne.n	8002ca2 <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002ce8:	2300      	movs	r3, #0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3718      	adds	r7, #24
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	000993ff 	.word	0x000993ff

08002cf8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f003 0307 	and.w	r3, r3, #7
 8002d06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d08:	4b0c      	ldr	r3, [pc, #48]	; (8002d3c <__NVIC_SetPriorityGrouping+0x44>)
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d0e:	68ba      	ldr	r2, [r7, #8]
 8002d10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d14:	4013      	ands	r3, r2
 8002d16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d2a:	4a04      	ldr	r2, [pc, #16]	; (8002d3c <__NVIC_SetPriorityGrouping+0x44>)
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	60d3      	str	r3, [r2, #12]
}
 8002d30:	bf00      	nop
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr
 8002d3c:	e000ed00 	.word	0xe000ed00

08002d40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d44:	4b04      	ldr	r3, [pc, #16]	; (8002d58 <__NVIC_GetPriorityGrouping+0x18>)
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	0a1b      	lsrs	r3, r3, #8
 8002d4a:	f003 0307 	and.w	r3, r3, #7
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr
 8002d58:	e000ed00 	.word	0xe000ed00

08002d5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	4603      	mov	r3, r0
 8002d64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	db0b      	blt.n	8002d86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d6e:	79fb      	ldrb	r3, [r7, #7]
 8002d70:	f003 021f 	and.w	r2, r3, #31
 8002d74:	4907      	ldr	r1, [pc, #28]	; (8002d94 <__NVIC_EnableIRQ+0x38>)
 8002d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d7a:	095b      	lsrs	r3, r3, #5
 8002d7c:	2001      	movs	r0, #1
 8002d7e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d86:	bf00      	nop
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	e000e100 	.word	0xe000e100

08002d98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	6039      	str	r1, [r7, #0]
 8002da2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	db0a      	blt.n	8002dc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	b2da      	uxtb	r2, r3
 8002db0:	490c      	ldr	r1, [pc, #48]	; (8002de4 <__NVIC_SetPriority+0x4c>)
 8002db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db6:	0112      	lsls	r2, r2, #4
 8002db8:	b2d2      	uxtb	r2, r2
 8002dba:	440b      	add	r3, r1
 8002dbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dc0:	e00a      	b.n	8002dd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	b2da      	uxtb	r2, r3
 8002dc6:	4908      	ldr	r1, [pc, #32]	; (8002de8 <__NVIC_SetPriority+0x50>)
 8002dc8:	79fb      	ldrb	r3, [r7, #7]
 8002dca:	f003 030f 	and.w	r3, r3, #15
 8002dce:	3b04      	subs	r3, #4
 8002dd0:	0112      	lsls	r2, r2, #4
 8002dd2:	b2d2      	uxtb	r2, r2
 8002dd4:	440b      	add	r3, r1
 8002dd6:	761a      	strb	r2, [r3, #24]
}
 8002dd8:	bf00      	nop
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr
 8002de4:	e000e100 	.word	0xe000e100
 8002de8:	e000ed00 	.word	0xe000ed00

08002dec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b089      	sub	sp, #36	; 0x24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f003 0307 	and.w	r3, r3, #7
 8002dfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	f1c3 0307 	rsb	r3, r3, #7
 8002e06:	2b04      	cmp	r3, #4
 8002e08:	bf28      	it	cs
 8002e0a:	2304      	movcs	r3, #4
 8002e0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	3304      	adds	r3, #4
 8002e12:	2b06      	cmp	r3, #6
 8002e14:	d902      	bls.n	8002e1c <NVIC_EncodePriority+0x30>
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	3b03      	subs	r3, #3
 8002e1a:	e000      	b.n	8002e1e <NVIC_EncodePriority+0x32>
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e20:	f04f 32ff 	mov.w	r2, #4294967295
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2a:	43da      	mvns	r2, r3
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	401a      	ands	r2, r3
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e34:	f04f 31ff 	mov.w	r1, #4294967295
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3e:	43d9      	mvns	r1, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e44:	4313      	orrs	r3, r2
         );
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3724      	adds	r7, #36	; 0x24
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr

08002e52 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e52:	b580      	push	{r7, lr}
 8002e54:	b082      	sub	sp, #8
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f7ff ff4c 	bl	8002cf8 <__NVIC_SetPriorityGrouping>
}
 8002e60:	bf00      	nop
 8002e62:	3708      	adds	r7, #8
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b086      	sub	sp, #24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	4603      	mov	r3, r0
 8002e70:	60b9      	str	r1, [r7, #8]
 8002e72:	607a      	str	r2, [r7, #4]
 8002e74:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e76:	2300      	movs	r3, #0
 8002e78:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e7a:	f7ff ff61 	bl	8002d40 <__NVIC_GetPriorityGrouping>
 8002e7e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	68b9      	ldr	r1, [r7, #8]
 8002e84:	6978      	ldr	r0, [r7, #20]
 8002e86:	f7ff ffb1 	bl	8002dec <NVIC_EncodePriority>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e90:	4611      	mov	r1, r2
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7ff ff80 	bl	8002d98 <__NVIC_SetPriority>
}
 8002e98:	bf00      	nop
 8002e9a:	3718      	adds	r7, #24
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}

08002ea0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7ff ff54 	bl	8002d5c <__NVIC_EnableIRQ>
}
 8002eb4:	bf00      	nop
 8002eb6:	3708      	adds	r7, #8
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b087      	sub	sp, #28
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002eca:	e154      	b.n	8003176 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	2101      	movs	r1, #1
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed8:	4013      	ands	r3, r2
 8002eda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	f000 8146 	beq.w	8003170 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f003 0303 	and.w	r3, r3, #3
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d005      	beq.n	8002efc <HAL_GPIO_Init+0x40>
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f003 0303 	and.w	r3, r3, #3
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d130      	bne.n	8002f5e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	2203      	movs	r2, #3
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	43db      	mvns	r3, r3
 8002f0e:	693a      	ldr	r2, [r7, #16]
 8002f10:	4013      	ands	r3, r2
 8002f12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	68da      	ldr	r2, [r3, #12]
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	005b      	lsls	r3, r3, #1
 8002f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f20:	693a      	ldr	r2, [r7, #16]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	693a      	ldr	r2, [r7, #16]
 8002f2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f32:	2201      	movs	r2, #1
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3a:	43db      	mvns	r3, r3
 8002f3c:	693a      	ldr	r2, [r7, #16]
 8002f3e:	4013      	ands	r3, r2
 8002f40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	091b      	lsrs	r3, r3, #4
 8002f48:	f003 0201 	and.w	r2, r3, #1
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f52:	693a      	ldr	r2, [r7, #16]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	693a      	ldr	r2, [r7, #16]
 8002f5c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f003 0303 	and.w	r3, r3, #3
 8002f66:	2b03      	cmp	r3, #3
 8002f68:	d017      	beq.n	8002f9a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	005b      	lsls	r3, r3, #1
 8002f74:	2203      	movs	r2, #3
 8002f76:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7a:	43db      	mvns	r3, r3
 8002f7c:	693a      	ldr	r2, [r7, #16]
 8002f7e:	4013      	ands	r3, r2
 8002f80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	689a      	ldr	r2, [r3, #8]
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	005b      	lsls	r3, r3, #1
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	693a      	ldr	r2, [r7, #16]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	693a      	ldr	r2, [r7, #16]
 8002f98:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f003 0303 	and.w	r3, r3, #3
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d123      	bne.n	8002fee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	08da      	lsrs	r2, r3, #3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	3208      	adds	r2, #8
 8002fae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fb2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	f003 0307 	and.w	r3, r3, #7
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	220f      	movs	r2, #15
 8002fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc2:	43db      	mvns	r3, r3
 8002fc4:	693a      	ldr	r2, [r7, #16]
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	691a      	ldr	r2, [r3, #16]
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	f003 0307 	and.w	r3, r3, #7
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fda:	693a      	ldr	r2, [r7, #16]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	08da      	lsrs	r2, r3, #3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	3208      	adds	r2, #8
 8002fe8:	6939      	ldr	r1, [r7, #16]
 8002fea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	2203      	movs	r2, #3
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	43db      	mvns	r3, r3
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	4013      	ands	r3, r2
 8003004:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f003 0203 	and.w	r2, r3, #3
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	005b      	lsls	r3, r3, #1
 8003012:	fa02 f303 	lsl.w	r3, r2, r3
 8003016:	693a      	ldr	r2, [r7, #16]
 8003018:	4313      	orrs	r3, r2
 800301a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	693a      	ldr	r2, [r7, #16]
 8003020:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800302a:	2b00      	cmp	r3, #0
 800302c:	f000 80a0 	beq.w	8003170 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003030:	4b58      	ldr	r3, [pc, #352]	; (8003194 <HAL_GPIO_Init+0x2d8>)
 8003032:	699b      	ldr	r3, [r3, #24]
 8003034:	4a57      	ldr	r2, [pc, #348]	; (8003194 <HAL_GPIO_Init+0x2d8>)
 8003036:	f043 0301 	orr.w	r3, r3, #1
 800303a:	6193      	str	r3, [r2, #24]
 800303c:	4b55      	ldr	r3, [pc, #340]	; (8003194 <HAL_GPIO_Init+0x2d8>)
 800303e:	699b      	ldr	r3, [r3, #24]
 8003040:	f003 0301 	and.w	r3, r3, #1
 8003044:	60bb      	str	r3, [r7, #8]
 8003046:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003048:	4a53      	ldr	r2, [pc, #332]	; (8003198 <HAL_GPIO_Init+0x2dc>)
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	089b      	lsrs	r3, r3, #2
 800304e:	3302      	adds	r3, #2
 8003050:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003054:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	f003 0303 	and.w	r3, r3, #3
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	220f      	movs	r2, #15
 8003060:	fa02 f303 	lsl.w	r3, r2, r3
 8003064:	43db      	mvns	r3, r3
 8003066:	693a      	ldr	r2, [r7, #16]
 8003068:	4013      	ands	r3, r2
 800306a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003072:	d019      	beq.n	80030a8 <HAL_GPIO_Init+0x1ec>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	4a49      	ldr	r2, [pc, #292]	; (800319c <HAL_GPIO_Init+0x2e0>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d013      	beq.n	80030a4 <HAL_GPIO_Init+0x1e8>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	4a48      	ldr	r2, [pc, #288]	; (80031a0 <HAL_GPIO_Init+0x2e4>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d00d      	beq.n	80030a0 <HAL_GPIO_Init+0x1e4>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	4a47      	ldr	r2, [pc, #284]	; (80031a4 <HAL_GPIO_Init+0x2e8>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d007      	beq.n	800309c <HAL_GPIO_Init+0x1e0>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	4a46      	ldr	r2, [pc, #280]	; (80031a8 <HAL_GPIO_Init+0x2ec>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d101      	bne.n	8003098 <HAL_GPIO_Init+0x1dc>
 8003094:	2304      	movs	r3, #4
 8003096:	e008      	b.n	80030aa <HAL_GPIO_Init+0x1ee>
 8003098:	2305      	movs	r3, #5
 800309a:	e006      	b.n	80030aa <HAL_GPIO_Init+0x1ee>
 800309c:	2303      	movs	r3, #3
 800309e:	e004      	b.n	80030aa <HAL_GPIO_Init+0x1ee>
 80030a0:	2302      	movs	r3, #2
 80030a2:	e002      	b.n	80030aa <HAL_GPIO_Init+0x1ee>
 80030a4:	2301      	movs	r3, #1
 80030a6:	e000      	b.n	80030aa <HAL_GPIO_Init+0x1ee>
 80030a8:	2300      	movs	r3, #0
 80030aa:	697a      	ldr	r2, [r7, #20]
 80030ac:	f002 0203 	and.w	r2, r2, #3
 80030b0:	0092      	lsls	r2, r2, #2
 80030b2:	4093      	lsls	r3, r2
 80030b4:	693a      	ldr	r2, [r7, #16]
 80030b6:	4313      	orrs	r3, r2
 80030b8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80030ba:	4937      	ldr	r1, [pc, #220]	; (8003198 <HAL_GPIO_Init+0x2dc>)
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	089b      	lsrs	r3, r3, #2
 80030c0:	3302      	adds	r3, #2
 80030c2:	693a      	ldr	r2, [r7, #16]
 80030c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030c8:	4b38      	ldr	r3, [pc, #224]	; (80031ac <HAL_GPIO_Init+0x2f0>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	43db      	mvns	r3, r3
 80030d2:	693a      	ldr	r2, [r7, #16]
 80030d4:	4013      	ands	r3, r2
 80030d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d003      	beq.n	80030ec <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80030e4:	693a      	ldr	r2, [r7, #16]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80030ec:	4a2f      	ldr	r2, [pc, #188]	; (80031ac <HAL_GPIO_Init+0x2f0>)
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80030f2:	4b2e      	ldr	r3, [pc, #184]	; (80031ac <HAL_GPIO_Init+0x2f0>)
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	43db      	mvns	r3, r3
 80030fc:	693a      	ldr	r2, [r7, #16]
 80030fe:	4013      	ands	r3, r2
 8003100:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d003      	beq.n	8003116 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800310e:	693a      	ldr	r2, [r7, #16]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	4313      	orrs	r3, r2
 8003114:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003116:	4a25      	ldr	r2, [pc, #148]	; (80031ac <HAL_GPIO_Init+0x2f0>)
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800311c:	4b23      	ldr	r3, [pc, #140]	; (80031ac <HAL_GPIO_Init+0x2f0>)
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	43db      	mvns	r3, r3
 8003126:	693a      	ldr	r2, [r7, #16]
 8003128:	4013      	ands	r3, r2
 800312a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003134:	2b00      	cmp	r3, #0
 8003136:	d003      	beq.n	8003140 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003138:	693a      	ldr	r2, [r7, #16]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	4313      	orrs	r3, r2
 800313e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003140:	4a1a      	ldr	r2, [pc, #104]	; (80031ac <HAL_GPIO_Init+0x2f0>)
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003146:	4b19      	ldr	r3, [pc, #100]	; (80031ac <HAL_GPIO_Init+0x2f0>)
 8003148:	68db      	ldr	r3, [r3, #12]
 800314a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	43db      	mvns	r3, r3
 8003150:	693a      	ldr	r2, [r7, #16]
 8003152:	4013      	ands	r3, r2
 8003154:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d003      	beq.n	800316a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	4313      	orrs	r3, r2
 8003168:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800316a:	4a10      	ldr	r2, [pc, #64]	; (80031ac <HAL_GPIO_Init+0x2f0>)
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	3301      	adds	r3, #1
 8003174:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	fa22 f303 	lsr.w	r3, r2, r3
 8003180:	2b00      	cmp	r3, #0
 8003182:	f47f aea3 	bne.w	8002ecc <HAL_GPIO_Init+0x10>
  }
}
 8003186:	bf00      	nop
 8003188:	bf00      	nop
 800318a:	371c      	adds	r7, #28
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr
 8003194:	40021000 	.word	0x40021000
 8003198:	40010000 	.word	0x40010000
 800319c:	48000400 	.word	0x48000400
 80031a0:	48000800 	.word	0x48000800
 80031a4:	48000c00 	.word	0x48000c00
 80031a8:	48001000 	.word	0x48001000
 80031ac:	40010400 	.word	0x40010400

080031b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	460b      	mov	r3, r1
 80031ba:	807b      	strh	r3, [r7, #2]
 80031bc:	4613      	mov	r3, r2
 80031be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031c0:	787b      	ldrb	r3, [r7, #1]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d003      	beq.n	80031ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80031c6:	887a      	ldrh	r2, [r7, #2]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80031cc:	e002      	b.n	80031d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80031ce:	887a      	ldrh	r2, [r7, #2]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80031e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031e2:	b08b      	sub	sp, #44	; 0x2c
 80031e4:	af06      	add	r7, sp, #24
 80031e6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d101      	bne.n	80031f2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e0d0      	b.n	8003394 <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d106      	bne.n	800320c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f7fe faa4 	bl	8001754 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2203      	movs	r2, #3
 8003210:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4618      	mov	r0, r3
 800321a:	f002 fd41 	bl	8005ca0 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800321e:	2300      	movs	r3, #0
 8003220:	73fb      	strb	r3, [r7, #15]
 8003222:	e04c      	b.n	80032be <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003224:	7bfb      	ldrb	r3, [r7, #15]
 8003226:	6879      	ldr	r1, [r7, #4]
 8003228:	1c5a      	adds	r2, r3, #1
 800322a:	4613      	mov	r3, r2
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	4413      	add	r3, r2
 8003230:	00db      	lsls	r3, r3, #3
 8003232:	440b      	add	r3, r1
 8003234:	3301      	adds	r3, #1
 8003236:	2201      	movs	r2, #1
 8003238:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800323a:	7bfb      	ldrb	r3, [r7, #15]
 800323c:	6879      	ldr	r1, [r7, #4]
 800323e:	1c5a      	adds	r2, r3, #1
 8003240:	4613      	mov	r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	4413      	add	r3, r2
 8003246:	00db      	lsls	r3, r3, #3
 8003248:	440b      	add	r3, r1
 800324a:	7bfa      	ldrb	r2, [r7, #15]
 800324c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800324e:	7bfa      	ldrb	r2, [r7, #15]
 8003250:	7bfb      	ldrb	r3, [r7, #15]
 8003252:	b298      	uxth	r0, r3
 8003254:	6879      	ldr	r1, [r7, #4]
 8003256:	4613      	mov	r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	4413      	add	r3, r2
 800325c:	00db      	lsls	r3, r3, #3
 800325e:	440b      	add	r3, r1
 8003260:	3336      	adds	r3, #54	; 0x36
 8003262:	4602      	mov	r2, r0
 8003264:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003266:	7bfb      	ldrb	r3, [r7, #15]
 8003268:	6879      	ldr	r1, [r7, #4]
 800326a:	1c5a      	adds	r2, r3, #1
 800326c:	4613      	mov	r3, r2
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	4413      	add	r3, r2
 8003272:	00db      	lsls	r3, r3, #3
 8003274:	440b      	add	r3, r1
 8003276:	3303      	adds	r3, #3
 8003278:	2200      	movs	r2, #0
 800327a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800327c:	7bfa      	ldrb	r2, [r7, #15]
 800327e:	6879      	ldr	r1, [r7, #4]
 8003280:	4613      	mov	r3, r2
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	4413      	add	r3, r2
 8003286:	00db      	lsls	r3, r3, #3
 8003288:	440b      	add	r3, r1
 800328a:	3338      	adds	r3, #56	; 0x38
 800328c:	2200      	movs	r2, #0
 800328e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003290:	7bfa      	ldrb	r2, [r7, #15]
 8003292:	6879      	ldr	r1, [r7, #4]
 8003294:	4613      	mov	r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	4413      	add	r3, r2
 800329a:	00db      	lsls	r3, r3, #3
 800329c:	440b      	add	r3, r1
 800329e:	333c      	adds	r3, #60	; 0x3c
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80032a4:	7bfa      	ldrb	r2, [r7, #15]
 80032a6:	6879      	ldr	r1, [r7, #4]
 80032a8:	4613      	mov	r3, r2
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	4413      	add	r3, r2
 80032ae:	00db      	lsls	r3, r3, #3
 80032b0:	440b      	add	r3, r1
 80032b2:	3340      	adds	r3, #64	; 0x40
 80032b4:	2200      	movs	r2, #0
 80032b6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032b8:	7bfb      	ldrb	r3, [r7, #15]
 80032ba:	3301      	adds	r3, #1
 80032bc:	73fb      	strb	r3, [r7, #15]
 80032be:	7bfa      	ldrb	r2, [r7, #15]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d3ad      	bcc.n	8003224 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032c8:	2300      	movs	r3, #0
 80032ca:	73fb      	strb	r3, [r7, #15]
 80032cc:	e044      	b.n	8003358 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80032ce:	7bfa      	ldrb	r2, [r7, #15]
 80032d0:	6879      	ldr	r1, [r7, #4]
 80032d2:	4613      	mov	r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	4413      	add	r3, r2
 80032d8:	00db      	lsls	r3, r3, #3
 80032da:	440b      	add	r3, r1
 80032dc:	f203 1369 	addw	r3, r3, #361	; 0x169
 80032e0:	2200      	movs	r2, #0
 80032e2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80032e4:	7bfa      	ldrb	r2, [r7, #15]
 80032e6:	6879      	ldr	r1, [r7, #4]
 80032e8:	4613      	mov	r3, r2
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	4413      	add	r3, r2
 80032ee:	00db      	lsls	r3, r3, #3
 80032f0:	440b      	add	r3, r1
 80032f2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80032f6:	7bfa      	ldrb	r2, [r7, #15]
 80032f8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80032fa:	7bfa      	ldrb	r2, [r7, #15]
 80032fc:	6879      	ldr	r1, [r7, #4]
 80032fe:	4613      	mov	r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	4413      	add	r3, r2
 8003304:	00db      	lsls	r3, r3, #3
 8003306:	440b      	add	r3, r1
 8003308:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800330c:	2200      	movs	r2, #0
 800330e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003310:	7bfa      	ldrb	r2, [r7, #15]
 8003312:	6879      	ldr	r1, [r7, #4]
 8003314:	4613      	mov	r3, r2
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	4413      	add	r3, r2
 800331a:	00db      	lsls	r3, r3, #3
 800331c:	440b      	add	r3, r1
 800331e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8003322:	2200      	movs	r2, #0
 8003324:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003326:	7bfa      	ldrb	r2, [r7, #15]
 8003328:	6879      	ldr	r1, [r7, #4]
 800332a:	4613      	mov	r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	4413      	add	r3, r2
 8003330:	00db      	lsls	r3, r3, #3
 8003332:	440b      	add	r3, r1
 8003334:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8003338:	2200      	movs	r2, #0
 800333a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800333c:	7bfa      	ldrb	r2, [r7, #15]
 800333e:	6879      	ldr	r1, [r7, #4]
 8003340:	4613      	mov	r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	4413      	add	r3, r2
 8003346:	00db      	lsls	r3, r3, #3
 8003348:	440b      	add	r3, r1
 800334a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800334e:	2200      	movs	r2, #0
 8003350:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003352:	7bfb      	ldrb	r3, [r7, #15]
 8003354:	3301      	adds	r3, #1
 8003356:	73fb      	strb	r3, [r7, #15]
 8003358:	7bfa      	ldrb	r2, [r7, #15]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	429a      	cmp	r2, r3
 8003360:	d3b5      	bcc.n	80032ce <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	603b      	str	r3, [r7, #0]
 8003368:	687e      	ldr	r6, [r7, #4]
 800336a:	466d      	mov	r5, sp
 800336c:	f106 0410 	add.w	r4, r6, #16
 8003370:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003372:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003374:	6823      	ldr	r3, [r4, #0]
 8003376:	602b      	str	r3, [r5, #0]
 8003378:	1d33      	adds	r3, r6, #4
 800337a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800337c:	6838      	ldr	r0, [r7, #0]
 800337e:	f002 fcaa 	bl	8005cd6 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2201      	movs	r2, #1
 800338e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8003392:	2300      	movs	r3, #0
}
 8003394:	4618      	mov	r0, r3
 8003396:	3714      	adds	r7, #20
 8003398:	46bd      	mov	sp, r7
 800339a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800339c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	1d3b      	adds	r3, r7, #4
 80033a6:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80033a8:	1d3b      	adds	r3, r7, #4
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d102      	bne.n	80033b6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	f000 bef4 	b.w	800419e <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033b6:	1d3b      	adds	r3, r7, #4
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0301 	and.w	r3, r3, #1
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	f000 816a 	beq.w	800369a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80033c6:	4bb3      	ldr	r3, [pc, #716]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	f003 030c 	and.w	r3, r3, #12
 80033ce:	2b04      	cmp	r3, #4
 80033d0:	d00c      	beq.n	80033ec <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033d2:	4bb0      	ldr	r3, [pc, #704]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	f003 030c 	and.w	r3, r3, #12
 80033da:	2b08      	cmp	r3, #8
 80033dc:	d159      	bne.n	8003492 <HAL_RCC_OscConfig+0xf6>
 80033de:	4bad      	ldr	r3, [pc, #692]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033ea:	d152      	bne.n	8003492 <HAL_RCC_OscConfig+0xf6>
 80033ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80033f0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80033f8:	fa93 f3a3 	rbit	r3, r3
 80033fc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003400:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003404:	fab3 f383 	clz	r3, r3
 8003408:	b2db      	uxtb	r3, r3
 800340a:	095b      	lsrs	r3, r3, #5
 800340c:	b2db      	uxtb	r3, r3
 800340e:	f043 0301 	orr.w	r3, r3, #1
 8003412:	b2db      	uxtb	r3, r3
 8003414:	2b01      	cmp	r3, #1
 8003416:	d102      	bne.n	800341e <HAL_RCC_OscConfig+0x82>
 8003418:	4b9e      	ldr	r3, [pc, #632]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	e015      	b.n	800344a <HAL_RCC_OscConfig+0xae>
 800341e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003422:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003426:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800342a:	fa93 f3a3 	rbit	r3, r3
 800342e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003432:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003436:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800343a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800343e:	fa93 f3a3 	rbit	r3, r3
 8003442:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8003446:	4b93      	ldr	r3, [pc, #588]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 8003448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800344e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8003452:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003456:	fa92 f2a2 	rbit	r2, r2
 800345a:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800345e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8003462:	fab2 f282 	clz	r2, r2
 8003466:	b2d2      	uxtb	r2, r2
 8003468:	f042 0220 	orr.w	r2, r2, #32
 800346c:	b2d2      	uxtb	r2, r2
 800346e:	f002 021f 	and.w	r2, r2, #31
 8003472:	2101      	movs	r1, #1
 8003474:	fa01 f202 	lsl.w	r2, r1, r2
 8003478:	4013      	ands	r3, r2
 800347a:	2b00      	cmp	r3, #0
 800347c:	f000 810c 	beq.w	8003698 <HAL_RCC_OscConfig+0x2fc>
 8003480:	1d3b      	adds	r3, r7, #4
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	f040 8106 	bne.w	8003698 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	f000 be86 	b.w	800419e <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003492:	1d3b      	adds	r3, r7, #4
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800349c:	d106      	bne.n	80034ac <HAL_RCC_OscConfig+0x110>
 800349e:	4b7d      	ldr	r3, [pc, #500]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a7c      	ldr	r2, [pc, #496]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 80034a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034a8:	6013      	str	r3, [r2, #0]
 80034aa:	e030      	b.n	800350e <HAL_RCC_OscConfig+0x172>
 80034ac:	1d3b      	adds	r3, r7, #4
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d10c      	bne.n	80034d0 <HAL_RCC_OscConfig+0x134>
 80034b6:	4b77      	ldr	r3, [pc, #476]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a76      	ldr	r2, [pc, #472]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 80034bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034c0:	6013      	str	r3, [r2, #0]
 80034c2:	4b74      	ldr	r3, [pc, #464]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a73      	ldr	r2, [pc, #460]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 80034c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034cc:	6013      	str	r3, [r2, #0]
 80034ce:	e01e      	b.n	800350e <HAL_RCC_OscConfig+0x172>
 80034d0:	1d3b      	adds	r3, r7, #4
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034da:	d10c      	bne.n	80034f6 <HAL_RCC_OscConfig+0x15a>
 80034dc:	4b6d      	ldr	r3, [pc, #436]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a6c      	ldr	r2, [pc, #432]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 80034e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034e6:	6013      	str	r3, [r2, #0]
 80034e8:	4b6a      	ldr	r3, [pc, #424]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a69      	ldr	r2, [pc, #420]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 80034ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034f2:	6013      	str	r3, [r2, #0]
 80034f4:	e00b      	b.n	800350e <HAL_RCC_OscConfig+0x172>
 80034f6:	4b67      	ldr	r3, [pc, #412]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a66      	ldr	r2, [pc, #408]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 80034fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003500:	6013      	str	r3, [r2, #0]
 8003502:	4b64      	ldr	r3, [pc, #400]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a63      	ldr	r2, [pc, #396]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 8003508:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800350c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800350e:	4b61      	ldr	r3, [pc, #388]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 8003510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003512:	f023 020f 	bic.w	r2, r3, #15
 8003516:	1d3b      	adds	r3, r7, #4
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	495d      	ldr	r1, [pc, #372]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 800351e:	4313      	orrs	r3, r2
 8003520:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003522:	1d3b      	adds	r3, r7, #4
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d059      	beq.n	80035e0 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800352c:	f7fe fa3e 	bl	80019ac <HAL_GetTick>
 8003530:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003534:	e00a      	b.n	800354c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003536:	f7fe fa39 	bl	80019ac <HAL_GetTick>
 800353a:	4602      	mov	r2, r0
 800353c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	2b64      	cmp	r3, #100	; 0x64
 8003544:	d902      	bls.n	800354c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	f000 be29 	b.w	800419e <HAL_RCC_OscConfig+0xe02>
 800354c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003550:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003554:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003558:	fa93 f3a3 	rbit	r3, r3
 800355c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003560:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003564:	fab3 f383 	clz	r3, r3
 8003568:	b2db      	uxtb	r3, r3
 800356a:	095b      	lsrs	r3, r3, #5
 800356c:	b2db      	uxtb	r3, r3
 800356e:	f043 0301 	orr.w	r3, r3, #1
 8003572:	b2db      	uxtb	r3, r3
 8003574:	2b01      	cmp	r3, #1
 8003576:	d102      	bne.n	800357e <HAL_RCC_OscConfig+0x1e2>
 8003578:	4b46      	ldr	r3, [pc, #280]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	e015      	b.n	80035aa <HAL_RCC_OscConfig+0x20e>
 800357e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003582:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003586:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800358a:	fa93 f3a3 	rbit	r3, r3
 800358e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003592:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003596:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800359a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800359e:	fa93 f3a3 	rbit	r3, r3
 80035a2:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80035a6:	4b3b      	ldr	r3, [pc, #236]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 80035a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035aa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80035ae:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80035b2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80035b6:	fa92 f2a2 	rbit	r2, r2
 80035ba:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80035be:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80035c2:	fab2 f282 	clz	r2, r2
 80035c6:	b2d2      	uxtb	r2, r2
 80035c8:	f042 0220 	orr.w	r2, r2, #32
 80035cc:	b2d2      	uxtb	r2, r2
 80035ce:	f002 021f 	and.w	r2, r2, #31
 80035d2:	2101      	movs	r1, #1
 80035d4:	fa01 f202 	lsl.w	r2, r1, r2
 80035d8:	4013      	ands	r3, r2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d0ab      	beq.n	8003536 <HAL_RCC_OscConfig+0x19a>
 80035de:	e05c      	b.n	800369a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035e0:	f7fe f9e4 	bl	80019ac <HAL_GetTick>
 80035e4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035e8:	e00a      	b.n	8003600 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035ea:	f7fe f9df 	bl	80019ac <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	2b64      	cmp	r3, #100	; 0x64
 80035f8:	d902      	bls.n	8003600 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	f000 bdcf 	b.w	800419e <HAL_RCC_OscConfig+0xe02>
 8003600:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003604:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003608:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800360c:	fa93 f3a3 	rbit	r3, r3
 8003610:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8003614:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003618:	fab3 f383 	clz	r3, r3
 800361c:	b2db      	uxtb	r3, r3
 800361e:	095b      	lsrs	r3, r3, #5
 8003620:	b2db      	uxtb	r3, r3
 8003622:	f043 0301 	orr.w	r3, r3, #1
 8003626:	b2db      	uxtb	r3, r3
 8003628:	2b01      	cmp	r3, #1
 800362a:	d102      	bne.n	8003632 <HAL_RCC_OscConfig+0x296>
 800362c:	4b19      	ldr	r3, [pc, #100]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	e015      	b.n	800365e <HAL_RCC_OscConfig+0x2c2>
 8003632:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003636:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800363a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800363e:	fa93 f3a3 	rbit	r3, r3
 8003642:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003646:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800364a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800364e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003652:	fa93 f3a3 	rbit	r3, r3
 8003656:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800365a:	4b0e      	ldr	r3, [pc, #56]	; (8003694 <HAL_RCC_OscConfig+0x2f8>)
 800365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003662:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8003666:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800366a:	fa92 f2a2 	rbit	r2, r2
 800366e:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8003672:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8003676:	fab2 f282 	clz	r2, r2
 800367a:	b2d2      	uxtb	r2, r2
 800367c:	f042 0220 	orr.w	r2, r2, #32
 8003680:	b2d2      	uxtb	r2, r2
 8003682:	f002 021f 	and.w	r2, r2, #31
 8003686:	2101      	movs	r1, #1
 8003688:	fa01 f202 	lsl.w	r2, r1, r2
 800368c:	4013      	ands	r3, r2
 800368e:	2b00      	cmp	r3, #0
 8003690:	d1ab      	bne.n	80035ea <HAL_RCC_OscConfig+0x24e>
 8003692:	e002      	b.n	800369a <HAL_RCC_OscConfig+0x2fe>
 8003694:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003698:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800369a:	1d3b      	adds	r3, r7, #4
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0302 	and.w	r3, r3, #2
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	f000 816f 	beq.w	8003988 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80036aa:	4bd0      	ldr	r3, [pc, #832]	; (80039ec <HAL_RCC_OscConfig+0x650>)
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f003 030c 	and.w	r3, r3, #12
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d00b      	beq.n	80036ce <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80036b6:	4bcd      	ldr	r3, [pc, #820]	; (80039ec <HAL_RCC_OscConfig+0x650>)
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	f003 030c 	and.w	r3, r3, #12
 80036be:	2b08      	cmp	r3, #8
 80036c0:	d16c      	bne.n	800379c <HAL_RCC_OscConfig+0x400>
 80036c2:	4bca      	ldr	r3, [pc, #808]	; (80039ec <HAL_RCC_OscConfig+0x650>)
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d166      	bne.n	800379c <HAL_RCC_OscConfig+0x400>
 80036ce:	2302      	movs	r3, #2
 80036d0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036d4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80036d8:	fa93 f3a3 	rbit	r3, r3
 80036dc:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80036e0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036e4:	fab3 f383 	clz	r3, r3
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	095b      	lsrs	r3, r3, #5
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	f043 0301 	orr.w	r3, r3, #1
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d102      	bne.n	80036fe <HAL_RCC_OscConfig+0x362>
 80036f8:	4bbc      	ldr	r3, [pc, #752]	; (80039ec <HAL_RCC_OscConfig+0x650>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	e013      	b.n	8003726 <HAL_RCC_OscConfig+0x38a>
 80036fe:	2302      	movs	r3, #2
 8003700:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003704:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003708:	fa93 f3a3 	rbit	r3, r3
 800370c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003710:	2302      	movs	r3, #2
 8003712:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003716:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800371a:	fa93 f3a3 	rbit	r3, r3
 800371e:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003722:	4bb2      	ldr	r3, [pc, #712]	; (80039ec <HAL_RCC_OscConfig+0x650>)
 8003724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003726:	2202      	movs	r2, #2
 8003728:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800372c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003730:	fa92 f2a2 	rbit	r2, r2
 8003734:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8003738:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800373c:	fab2 f282 	clz	r2, r2
 8003740:	b2d2      	uxtb	r2, r2
 8003742:	f042 0220 	orr.w	r2, r2, #32
 8003746:	b2d2      	uxtb	r2, r2
 8003748:	f002 021f 	and.w	r2, r2, #31
 800374c:	2101      	movs	r1, #1
 800374e:	fa01 f202 	lsl.w	r2, r1, r2
 8003752:	4013      	ands	r3, r2
 8003754:	2b00      	cmp	r3, #0
 8003756:	d007      	beq.n	8003768 <HAL_RCC_OscConfig+0x3cc>
 8003758:	1d3b      	adds	r3, r7, #4
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	2b01      	cmp	r3, #1
 8003760:	d002      	beq.n	8003768 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	f000 bd1b 	b.w	800419e <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003768:	4ba0      	ldr	r3, [pc, #640]	; (80039ec <HAL_RCC_OscConfig+0x650>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003770:	1d3b      	adds	r3, r7, #4
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	21f8      	movs	r1, #248	; 0xf8
 8003778:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800377c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003780:	fa91 f1a1 	rbit	r1, r1
 8003784:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8003788:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800378c:	fab1 f181 	clz	r1, r1
 8003790:	b2c9      	uxtb	r1, r1
 8003792:	408b      	lsls	r3, r1
 8003794:	4995      	ldr	r1, [pc, #596]	; (80039ec <HAL_RCC_OscConfig+0x650>)
 8003796:	4313      	orrs	r3, r2
 8003798:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800379a:	e0f5      	b.n	8003988 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800379c:	1d3b      	adds	r3, r7, #4
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	691b      	ldr	r3, [r3, #16]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	f000 8085 	beq.w	80038b2 <HAL_RCC_OscConfig+0x516>
 80037a8:	2301      	movs	r3, #1
 80037aa:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ae:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80037b2:	fa93 f3a3 	rbit	r3, r3
 80037b6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80037ba:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037be:	fab3 f383 	clz	r3, r3
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80037c8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80037cc:	009b      	lsls	r3, r3, #2
 80037ce:	461a      	mov	r2, r3
 80037d0:	2301      	movs	r3, #1
 80037d2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037d4:	f7fe f8ea 	bl	80019ac <HAL_GetTick>
 80037d8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037dc:	e00a      	b.n	80037f4 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037de:	f7fe f8e5 	bl	80019ac <HAL_GetTick>
 80037e2:	4602      	mov	r2, r0
 80037e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d902      	bls.n	80037f4 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	f000 bcd5 	b.w	800419e <HAL_RCC_OscConfig+0xe02>
 80037f4:	2302      	movs	r3, #2
 80037f6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037fa:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80037fe:	fa93 f3a3 	rbit	r3, r3
 8003802:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8003806:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800380a:	fab3 f383 	clz	r3, r3
 800380e:	b2db      	uxtb	r3, r3
 8003810:	095b      	lsrs	r3, r3, #5
 8003812:	b2db      	uxtb	r3, r3
 8003814:	f043 0301 	orr.w	r3, r3, #1
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b01      	cmp	r3, #1
 800381c:	d102      	bne.n	8003824 <HAL_RCC_OscConfig+0x488>
 800381e:	4b73      	ldr	r3, [pc, #460]	; (80039ec <HAL_RCC_OscConfig+0x650>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	e013      	b.n	800384c <HAL_RCC_OscConfig+0x4b0>
 8003824:	2302      	movs	r3, #2
 8003826:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800382a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800382e:	fa93 f3a3 	rbit	r3, r3
 8003832:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003836:	2302      	movs	r3, #2
 8003838:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800383c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003840:	fa93 f3a3 	rbit	r3, r3
 8003844:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003848:	4b68      	ldr	r3, [pc, #416]	; (80039ec <HAL_RCC_OscConfig+0x650>)
 800384a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384c:	2202      	movs	r2, #2
 800384e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8003852:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003856:	fa92 f2a2 	rbit	r2, r2
 800385a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800385e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8003862:	fab2 f282 	clz	r2, r2
 8003866:	b2d2      	uxtb	r2, r2
 8003868:	f042 0220 	orr.w	r2, r2, #32
 800386c:	b2d2      	uxtb	r2, r2
 800386e:	f002 021f 	and.w	r2, r2, #31
 8003872:	2101      	movs	r1, #1
 8003874:	fa01 f202 	lsl.w	r2, r1, r2
 8003878:	4013      	ands	r3, r2
 800387a:	2b00      	cmp	r3, #0
 800387c:	d0af      	beq.n	80037de <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800387e:	4b5b      	ldr	r3, [pc, #364]	; (80039ec <HAL_RCC_OscConfig+0x650>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003886:	1d3b      	adds	r3, r7, #4
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	695b      	ldr	r3, [r3, #20]
 800388c:	21f8      	movs	r1, #248	; 0xf8
 800388e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003892:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003896:	fa91 f1a1 	rbit	r1, r1
 800389a:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800389e:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80038a2:	fab1 f181 	clz	r1, r1
 80038a6:	b2c9      	uxtb	r1, r1
 80038a8:	408b      	lsls	r3, r1
 80038aa:	4950      	ldr	r1, [pc, #320]	; (80039ec <HAL_RCC_OscConfig+0x650>)
 80038ac:	4313      	orrs	r3, r2
 80038ae:	600b      	str	r3, [r1, #0]
 80038b0:	e06a      	b.n	8003988 <HAL_RCC_OscConfig+0x5ec>
 80038b2:	2301      	movs	r3, #1
 80038b4:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80038bc:	fa93 f3a3 	rbit	r3, r3
 80038c0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80038c4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038c8:	fab3 f383 	clz	r3, r3
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80038d2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	461a      	mov	r2, r3
 80038da:	2300      	movs	r3, #0
 80038dc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038de:	f7fe f865 	bl	80019ac <HAL_GetTick>
 80038e2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038e6:	e00a      	b.n	80038fe <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038e8:	f7fe f860 	bl	80019ac <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d902      	bls.n	80038fe <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	f000 bc50 	b.w	800419e <HAL_RCC_OscConfig+0xe02>
 80038fe:	2302      	movs	r3, #2
 8003900:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003904:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003908:	fa93 f3a3 	rbit	r3, r3
 800390c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8003910:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003914:	fab3 f383 	clz	r3, r3
 8003918:	b2db      	uxtb	r3, r3
 800391a:	095b      	lsrs	r3, r3, #5
 800391c:	b2db      	uxtb	r3, r3
 800391e:	f043 0301 	orr.w	r3, r3, #1
 8003922:	b2db      	uxtb	r3, r3
 8003924:	2b01      	cmp	r3, #1
 8003926:	d102      	bne.n	800392e <HAL_RCC_OscConfig+0x592>
 8003928:	4b30      	ldr	r3, [pc, #192]	; (80039ec <HAL_RCC_OscConfig+0x650>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	e013      	b.n	8003956 <HAL_RCC_OscConfig+0x5ba>
 800392e:	2302      	movs	r3, #2
 8003930:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003934:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003938:	fa93 f3a3 	rbit	r3, r3
 800393c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003940:	2302      	movs	r3, #2
 8003942:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003946:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800394a:	fa93 f3a3 	rbit	r3, r3
 800394e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8003952:	4b26      	ldr	r3, [pc, #152]	; (80039ec <HAL_RCC_OscConfig+0x650>)
 8003954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003956:	2202      	movs	r2, #2
 8003958:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800395c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003960:	fa92 f2a2 	rbit	r2, r2
 8003964:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8003968:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800396c:	fab2 f282 	clz	r2, r2
 8003970:	b2d2      	uxtb	r2, r2
 8003972:	f042 0220 	orr.w	r2, r2, #32
 8003976:	b2d2      	uxtb	r2, r2
 8003978:	f002 021f 	and.w	r2, r2, #31
 800397c:	2101      	movs	r1, #1
 800397e:	fa01 f202 	lsl.w	r2, r1, r2
 8003982:	4013      	ands	r3, r2
 8003984:	2b00      	cmp	r3, #0
 8003986:	d1af      	bne.n	80038e8 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003988:	1d3b      	adds	r3, r7, #4
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0308 	and.w	r3, r3, #8
 8003992:	2b00      	cmp	r3, #0
 8003994:	f000 80da 	beq.w	8003b4c <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003998:	1d3b      	adds	r3, r7, #4
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	699b      	ldr	r3, [r3, #24]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d069      	beq.n	8003a76 <HAL_RCC_OscConfig+0x6da>
 80039a2:	2301      	movs	r3, #1
 80039a4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80039ac:	fa93 f3a3 	rbit	r3, r3
 80039b0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80039b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039b8:	fab3 f383 	clz	r3, r3
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	461a      	mov	r2, r3
 80039c0:	4b0b      	ldr	r3, [pc, #44]	; (80039f0 <HAL_RCC_OscConfig+0x654>)
 80039c2:	4413      	add	r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	461a      	mov	r2, r3
 80039c8:	2301      	movs	r3, #1
 80039ca:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039cc:	f7fd ffee 	bl	80019ac <HAL_GetTick>
 80039d0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039d4:	e00e      	b.n	80039f4 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039d6:	f7fd ffe9 	bl	80019ac <HAL_GetTick>
 80039da:	4602      	mov	r2, r0
 80039dc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d906      	bls.n	80039f4 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e3d9      	b.n	800419e <HAL_RCC_OscConfig+0xe02>
 80039ea:	bf00      	nop
 80039ec:	40021000 	.word	0x40021000
 80039f0:	10908120 	.word	0x10908120
 80039f4:	2302      	movs	r3, #2
 80039f6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039fa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80039fe:	fa93 f3a3 	rbit	r3, r3
 8003a02:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003a06:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	601a      	str	r2, [r3, #0]
 8003a0e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	fa93 f2a3 	rbit	r2, r3
 8003a18:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003a1c:	601a      	str	r2, [r3, #0]
 8003a1e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003a22:	2202      	movs	r2, #2
 8003a24:	601a      	str	r2, [r3, #0]
 8003a26:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	fa93 f2a3 	rbit	r2, r3
 8003a30:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003a34:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a36:	4ba5      	ldr	r3, [pc, #660]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003a38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a3a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003a3e:	2102      	movs	r1, #2
 8003a40:	6019      	str	r1, [r3, #0]
 8003a42:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	fa93 f1a3 	rbit	r1, r3
 8003a4c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003a50:	6019      	str	r1, [r3, #0]
  return result;
 8003a52:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	fab3 f383 	clz	r3, r3
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	f003 031f 	and.w	r3, r3, #31
 8003a68:	2101      	movs	r1, #1
 8003a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a6e:	4013      	ands	r3, r2
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d0b0      	beq.n	80039d6 <HAL_RCC_OscConfig+0x63a>
 8003a74:	e06a      	b.n	8003b4c <HAL_RCC_OscConfig+0x7b0>
 8003a76:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a7e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	fa93 f2a3 	rbit	r2, r3
 8003a88:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003a8c:	601a      	str	r2, [r3, #0]
  return result;
 8003a8e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003a92:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a94:	fab3 f383 	clz	r3, r3
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	4b8c      	ldr	r3, [pc, #560]	; (8003cd0 <HAL_RCC_OscConfig+0x934>)
 8003a9e:	4413      	add	r3, r2
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	461a      	mov	r2, r3
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aa8:	f7fd ff80 	bl	80019ac <HAL_GetTick>
 8003aac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ab0:	e009      	b.n	8003ac6 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ab2:	f7fd ff7b 	bl	80019ac <HAL_GetTick>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e36b      	b.n	800419e <HAL_RCC_OscConfig+0xe02>
 8003ac6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003aca:	2202      	movs	r2, #2
 8003acc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ace:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	fa93 f2a3 	rbit	r2, r3
 8003ad8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003adc:	601a      	str	r2, [r3, #0]
 8003ade:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8003ae2:	2202      	movs	r2, #2
 8003ae4:	601a      	str	r2, [r3, #0]
 8003ae6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	fa93 f2a3 	rbit	r2, r3
 8003af0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003af4:	601a      	str	r2, [r3, #0]
 8003af6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003afa:	2202      	movs	r2, #2
 8003afc:	601a      	str	r2, [r3, #0]
 8003afe:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	fa93 f2a3 	rbit	r2, r3
 8003b08:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003b0c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b0e:	4b6f      	ldr	r3, [pc, #444]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003b10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b12:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003b16:	2102      	movs	r1, #2
 8003b18:	6019      	str	r1, [r3, #0]
 8003b1a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	fa93 f1a3 	rbit	r1, r3
 8003b24:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003b28:	6019      	str	r1, [r3, #0]
  return result;
 8003b2a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	fab3 f383 	clz	r3, r3
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	f003 031f 	and.w	r3, r3, #31
 8003b40:	2101      	movs	r1, #1
 8003b42:	fa01 f303 	lsl.w	r3, r1, r3
 8003b46:	4013      	ands	r3, r2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d1b2      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b4c:	1d3b      	adds	r3, r7, #4
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0304 	and.w	r3, r3, #4
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	f000 8158 	beq.w	8003e0c <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b62:	4b5a      	ldr	r3, [pc, #360]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003b64:	69db      	ldr	r3, [r3, #28]
 8003b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d112      	bne.n	8003b94 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b6e:	4b57      	ldr	r3, [pc, #348]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003b70:	69db      	ldr	r3, [r3, #28]
 8003b72:	4a56      	ldr	r2, [pc, #344]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003b74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b78:	61d3      	str	r3, [r2, #28]
 8003b7a:	4b54      	ldr	r3, [pc, #336]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003b7c:	69db      	ldr	r3, [r3, #28]
 8003b7e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8003b82:	f107 0308 	add.w	r3, r7, #8
 8003b86:	601a      	str	r2, [r3, #0]
 8003b88:	f107 0308 	add.w	r3, r7, #8
 8003b8c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b94:	4b4f      	ldr	r3, [pc, #316]	; (8003cd4 <HAL_RCC_OscConfig+0x938>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d11a      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ba0:	4b4c      	ldr	r3, [pc, #304]	; (8003cd4 <HAL_RCC_OscConfig+0x938>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a4b      	ldr	r2, [pc, #300]	; (8003cd4 <HAL_RCC_OscConfig+0x938>)
 8003ba6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003baa:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bac:	f7fd fefe 	bl	80019ac <HAL_GetTick>
 8003bb0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bb4:	e009      	b.n	8003bca <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bb6:	f7fd fef9 	bl	80019ac <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b64      	cmp	r3, #100	; 0x64
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e2e9      	b.n	800419e <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bca:	4b42      	ldr	r3, [pc, #264]	; (8003cd4 <HAL_RCC_OscConfig+0x938>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d0ef      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bd6:	1d3b      	adds	r3, r7, #4
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d106      	bne.n	8003bee <HAL_RCC_OscConfig+0x852>
 8003be0:	4b3a      	ldr	r3, [pc, #232]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003be2:	6a1b      	ldr	r3, [r3, #32]
 8003be4:	4a39      	ldr	r2, [pc, #228]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003be6:	f043 0301 	orr.w	r3, r3, #1
 8003bea:	6213      	str	r3, [r2, #32]
 8003bec:	e02f      	b.n	8003c4e <HAL_RCC_OscConfig+0x8b2>
 8003bee:	1d3b      	adds	r3, r7, #4
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d10c      	bne.n	8003c12 <HAL_RCC_OscConfig+0x876>
 8003bf8:	4b34      	ldr	r3, [pc, #208]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003bfa:	6a1b      	ldr	r3, [r3, #32]
 8003bfc:	4a33      	ldr	r2, [pc, #204]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003bfe:	f023 0301 	bic.w	r3, r3, #1
 8003c02:	6213      	str	r3, [r2, #32]
 8003c04:	4b31      	ldr	r3, [pc, #196]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003c06:	6a1b      	ldr	r3, [r3, #32]
 8003c08:	4a30      	ldr	r2, [pc, #192]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003c0a:	f023 0304 	bic.w	r3, r3, #4
 8003c0e:	6213      	str	r3, [r2, #32]
 8003c10:	e01d      	b.n	8003c4e <HAL_RCC_OscConfig+0x8b2>
 8003c12:	1d3b      	adds	r3, r7, #4
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	2b05      	cmp	r3, #5
 8003c1a:	d10c      	bne.n	8003c36 <HAL_RCC_OscConfig+0x89a>
 8003c1c:	4b2b      	ldr	r3, [pc, #172]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003c1e:	6a1b      	ldr	r3, [r3, #32]
 8003c20:	4a2a      	ldr	r2, [pc, #168]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003c22:	f043 0304 	orr.w	r3, r3, #4
 8003c26:	6213      	str	r3, [r2, #32]
 8003c28:	4b28      	ldr	r3, [pc, #160]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003c2a:	6a1b      	ldr	r3, [r3, #32]
 8003c2c:	4a27      	ldr	r2, [pc, #156]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003c2e:	f043 0301 	orr.w	r3, r3, #1
 8003c32:	6213      	str	r3, [r2, #32]
 8003c34:	e00b      	b.n	8003c4e <HAL_RCC_OscConfig+0x8b2>
 8003c36:	4b25      	ldr	r3, [pc, #148]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003c38:	6a1b      	ldr	r3, [r3, #32]
 8003c3a:	4a24      	ldr	r2, [pc, #144]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003c3c:	f023 0301 	bic.w	r3, r3, #1
 8003c40:	6213      	str	r3, [r2, #32]
 8003c42:	4b22      	ldr	r3, [pc, #136]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003c44:	6a1b      	ldr	r3, [r3, #32]
 8003c46:	4a21      	ldr	r2, [pc, #132]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003c48:	f023 0304 	bic.w	r3, r3, #4
 8003c4c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c4e:	1d3b      	adds	r3, r7, #4
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d06b      	beq.n	8003d30 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c58:	f7fd fea8 	bl	80019ac <HAL_GetTick>
 8003c5c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c60:	e00b      	b.n	8003c7a <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c62:	f7fd fea3 	bl	80019ac <HAL_GetTick>
 8003c66:	4602      	mov	r2, r0
 8003c68:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d901      	bls.n	8003c7a <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e291      	b.n	800419e <HAL_RCC_OscConfig+0xe02>
 8003c7a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003c7e:	2202      	movs	r2, #2
 8003c80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c82:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	fa93 f2a3 	rbit	r2, r3
 8003c8c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003c90:	601a      	str	r2, [r3, #0]
 8003c92:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003c96:	2202      	movs	r2, #2
 8003c98:	601a      	str	r2, [r3, #0]
 8003c9a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	fa93 f2a3 	rbit	r2, r3
 8003ca4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003ca8:	601a      	str	r2, [r3, #0]
  return result;
 8003caa:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003cae:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cb0:	fab3 f383 	clz	r3, r3
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	095b      	lsrs	r3, r3, #5
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	f043 0302 	orr.w	r3, r3, #2
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	d109      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x93c>
 8003cc4:	4b01      	ldr	r3, [pc, #4]	; (8003ccc <HAL_RCC_OscConfig+0x930>)
 8003cc6:	6a1b      	ldr	r3, [r3, #32]
 8003cc8:	e014      	b.n	8003cf4 <HAL_RCC_OscConfig+0x958>
 8003cca:	bf00      	nop
 8003ccc:	40021000 	.word	0x40021000
 8003cd0:	10908120 	.word	0x10908120
 8003cd4:	40007000 	.word	0x40007000
 8003cd8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003cdc:	2202      	movs	r2, #2
 8003cde:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	fa93 f2a3 	rbit	r2, r3
 8003cea:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003cee:	601a      	str	r2, [r3, #0]
 8003cf0:	4bbb      	ldr	r3, [pc, #748]	; (8003fe0 <HAL_RCC_OscConfig+0xc44>)
 8003cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003cf8:	2102      	movs	r1, #2
 8003cfa:	6011      	str	r1, [r2, #0]
 8003cfc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003d00:	6812      	ldr	r2, [r2, #0]
 8003d02:	fa92 f1a2 	rbit	r1, r2
 8003d06:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8003d0a:	6011      	str	r1, [r2, #0]
  return result;
 8003d0c:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8003d10:	6812      	ldr	r2, [r2, #0]
 8003d12:	fab2 f282 	clz	r2, r2
 8003d16:	b2d2      	uxtb	r2, r2
 8003d18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d1c:	b2d2      	uxtb	r2, r2
 8003d1e:	f002 021f 	and.w	r2, r2, #31
 8003d22:	2101      	movs	r1, #1
 8003d24:	fa01 f202 	lsl.w	r2, r1, r2
 8003d28:	4013      	ands	r3, r2
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d099      	beq.n	8003c62 <HAL_RCC_OscConfig+0x8c6>
 8003d2e:	e063      	b.n	8003df8 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d30:	f7fd fe3c 	bl	80019ac <HAL_GetTick>
 8003d34:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d38:	e00b      	b.n	8003d52 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d3a:	f7fd fe37 	bl	80019ac <HAL_GetTick>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e225      	b.n	800419e <HAL_RCC_OscConfig+0xe02>
 8003d52:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003d56:	2202      	movs	r2, #2
 8003d58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d5a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	fa93 f2a3 	rbit	r2, r3
 8003d64:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003d68:	601a      	str	r2, [r3, #0]
 8003d6a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003d6e:	2202      	movs	r2, #2
 8003d70:	601a      	str	r2, [r3, #0]
 8003d72:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	fa93 f2a3 	rbit	r2, r3
 8003d7c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003d80:	601a      	str	r2, [r3, #0]
  return result;
 8003d82:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003d86:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d88:	fab3 f383 	clz	r3, r3
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	095b      	lsrs	r3, r3, #5
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	f043 0302 	orr.w	r3, r3, #2
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	2b02      	cmp	r3, #2
 8003d9a:	d102      	bne.n	8003da2 <HAL_RCC_OscConfig+0xa06>
 8003d9c:	4b90      	ldr	r3, [pc, #576]	; (8003fe0 <HAL_RCC_OscConfig+0xc44>)
 8003d9e:	6a1b      	ldr	r3, [r3, #32]
 8003da0:	e00d      	b.n	8003dbe <HAL_RCC_OscConfig+0xa22>
 8003da2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003da6:	2202      	movs	r2, #2
 8003da8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003daa:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	fa93 f2a3 	rbit	r2, r3
 8003db4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003db8:	601a      	str	r2, [r3, #0]
 8003dba:	4b89      	ldr	r3, [pc, #548]	; (8003fe0 <HAL_RCC_OscConfig+0xc44>)
 8003dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dbe:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003dc2:	2102      	movs	r1, #2
 8003dc4:	6011      	str	r1, [r2, #0]
 8003dc6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003dca:	6812      	ldr	r2, [r2, #0]
 8003dcc:	fa92 f1a2 	rbit	r1, r2
 8003dd0:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8003dd4:	6011      	str	r1, [r2, #0]
  return result;
 8003dd6:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8003dda:	6812      	ldr	r2, [r2, #0]
 8003ddc:	fab2 f282 	clz	r2, r2
 8003de0:	b2d2      	uxtb	r2, r2
 8003de2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003de6:	b2d2      	uxtb	r2, r2
 8003de8:	f002 021f 	and.w	r2, r2, #31
 8003dec:	2101      	movs	r1, #1
 8003dee:	fa01 f202 	lsl.w	r2, r1, r2
 8003df2:	4013      	ands	r3, r2
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d1a0      	bne.n	8003d3a <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003df8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d105      	bne.n	8003e0c <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e00:	4b77      	ldr	r3, [pc, #476]	; (8003fe0 <HAL_RCC_OscConfig+0xc44>)
 8003e02:	69db      	ldr	r3, [r3, #28]
 8003e04:	4a76      	ldr	r2, [pc, #472]	; (8003fe0 <HAL_RCC_OscConfig+0xc44>)
 8003e06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e0a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e0c:	1d3b      	adds	r3, r7, #4
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	69db      	ldr	r3, [r3, #28]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	f000 81c2 	beq.w	800419c <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e18:	4b71      	ldr	r3, [pc, #452]	; (8003fe0 <HAL_RCC_OscConfig+0xc44>)
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	f003 030c 	and.w	r3, r3, #12
 8003e20:	2b08      	cmp	r3, #8
 8003e22:	f000 819c 	beq.w	800415e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e26:	1d3b      	adds	r3, r7, #4
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	69db      	ldr	r3, [r3, #28]
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	f040 8114 	bne.w	800405a <HAL_RCC_OscConfig+0xcbe>
 8003e32:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003e36:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003e3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e3c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	fa93 f2a3 	rbit	r2, r3
 8003e46:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003e4a:	601a      	str	r2, [r3, #0]
  return result;
 8003e4c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003e50:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e52:	fab3 f383 	clz	r3, r3
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003e5c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003e60:	009b      	lsls	r3, r3, #2
 8003e62:	461a      	mov	r2, r3
 8003e64:	2300      	movs	r3, #0
 8003e66:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e68:	f7fd fda0 	bl	80019ac <HAL_GetTick>
 8003e6c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e70:	e009      	b.n	8003e86 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e72:	f7fd fd9b 	bl	80019ac <HAL_GetTick>
 8003e76:	4602      	mov	r2, r0
 8003e78:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d901      	bls.n	8003e86 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8003e82:	2303      	movs	r3, #3
 8003e84:	e18b      	b.n	800419e <HAL_RCC_OscConfig+0xe02>
 8003e86:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003e8a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e90:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	fa93 f2a3 	rbit	r2, r3
 8003e9a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003e9e:	601a      	str	r2, [r3, #0]
  return result;
 8003ea0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003ea4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ea6:	fab3 f383 	clz	r3, r3
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	095b      	lsrs	r3, r3, #5
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	f043 0301 	orr.w	r3, r3, #1
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d102      	bne.n	8003ec0 <HAL_RCC_OscConfig+0xb24>
 8003eba:	4b49      	ldr	r3, [pc, #292]	; (8003fe0 <HAL_RCC_OscConfig+0xc44>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	e01b      	b.n	8003ef8 <HAL_RCC_OscConfig+0xb5c>
 8003ec0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003ec4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ec8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eca:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	fa93 f2a3 	rbit	r2, r3
 8003ed4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003ed8:	601a      	str	r2, [r3, #0]
 8003eda:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003ede:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ee2:	601a      	str	r2, [r3, #0]
 8003ee4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	fa93 f2a3 	rbit	r2, r3
 8003eee:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003ef2:	601a      	str	r2, [r3, #0]
 8003ef4:	4b3a      	ldr	r3, [pc, #232]	; (8003fe0 <HAL_RCC_OscConfig+0xc44>)
 8003ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003efc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003f00:	6011      	str	r1, [r2, #0]
 8003f02:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003f06:	6812      	ldr	r2, [r2, #0]
 8003f08:	fa92 f1a2 	rbit	r1, r2
 8003f0c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8003f10:	6011      	str	r1, [r2, #0]
  return result;
 8003f12:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8003f16:	6812      	ldr	r2, [r2, #0]
 8003f18:	fab2 f282 	clz	r2, r2
 8003f1c:	b2d2      	uxtb	r2, r2
 8003f1e:	f042 0220 	orr.w	r2, r2, #32
 8003f22:	b2d2      	uxtb	r2, r2
 8003f24:	f002 021f 	and.w	r2, r2, #31
 8003f28:	2101      	movs	r1, #1
 8003f2a:	fa01 f202 	lsl.w	r2, r1, r2
 8003f2e:	4013      	ands	r3, r2
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d19e      	bne.n	8003e72 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f34:	4b2a      	ldr	r3, [pc, #168]	; (8003fe0 <HAL_RCC_OscConfig+0xc44>)
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003f3c:	1d3b      	adds	r3, r7, #4
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003f42:	1d3b      	adds	r3, r7, #4
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	6a1b      	ldr	r3, [r3, #32]
 8003f48:	430b      	orrs	r3, r1
 8003f4a:	4925      	ldr	r1, [pc, #148]	; (8003fe0 <HAL_RCC_OscConfig+0xc44>)
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	604b      	str	r3, [r1, #4]
 8003f50:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003f54:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003f58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f5a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	fa93 f2a3 	rbit	r2, r3
 8003f64:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003f68:	601a      	str	r2, [r3, #0]
  return result;
 8003f6a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003f6e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f70:	fab3 f383 	clz	r3, r3
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003f7a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	461a      	mov	r2, r3
 8003f82:	2301      	movs	r3, #1
 8003f84:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f86:	f7fd fd11 	bl	80019ac <HAL_GetTick>
 8003f8a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f8e:	e009      	b.n	8003fa4 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f90:	f7fd fd0c 	bl	80019ac <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	2b02      	cmp	r3, #2
 8003f9e:	d901      	bls.n	8003fa4 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	e0fc      	b.n	800419e <HAL_RCC_OscConfig+0xe02>
 8003fa4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003fa8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003fac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fae:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	fa93 f2a3 	rbit	r2, r3
 8003fb8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003fbc:	601a      	str	r2, [r3, #0]
  return result;
 8003fbe:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003fc2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fc4:	fab3 f383 	clz	r3, r3
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	095b      	lsrs	r3, r3, #5
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	f043 0301 	orr.w	r3, r3, #1
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d105      	bne.n	8003fe4 <HAL_RCC_OscConfig+0xc48>
 8003fd8:	4b01      	ldr	r3, [pc, #4]	; (8003fe0 <HAL_RCC_OscConfig+0xc44>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	e01e      	b.n	800401c <HAL_RCC_OscConfig+0xc80>
 8003fde:	bf00      	nop
 8003fe0:	40021000 	.word	0x40021000
 8003fe4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003fe8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003fec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	fa93 f2a3 	rbit	r2, r3
 8003ff8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003ffc:	601a      	str	r2, [r3, #0]
 8003ffe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004002:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004006:	601a      	str	r2, [r3, #0]
 8004008:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	fa93 f2a3 	rbit	r2, r3
 8004012:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004016:	601a      	str	r2, [r3, #0]
 8004018:	4b63      	ldr	r3, [pc, #396]	; (80041a8 <HAL_RCC_OscConfig+0xe0c>)
 800401a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800401c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004020:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004024:	6011      	str	r1, [r2, #0]
 8004026:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800402a:	6812      	ldr	r2, [r2, #0]
 800402c:	fa92 f1a2 	rbit	r1, r2
 8004030:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004034:	6011      	str	r1, [r2, #0]
  return result;
 8004036:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800403a:	6812      	ldr	r2, [r2, #0]
 800403c:	fab2 f282 	clz	r2, r2
 8004040:	b2d2      	uxtb	r2, r2
 8004042:	f042 0220 	orr.w	r2, r2, #32
 8004046:	b2d2      	uxtb	r2, r2
 8004048:	f002 021f 	and.w	r2, r2, #31
 800404c:	2101      	movs	r1, #1
 800404e:	fa01 f202 	lsl.w	r2, r1, r2
 8004052:	4013      	ands	r3, r2
 8004054:	2b00      	cmp	r3, #0
 8004056:	d09b      	beq.n	8003f90 <HAL_RCC_OscConfig+0xbf4>
 8004058:	e0a0      	b.n	800419c <HAL_RCC_OscConfig+0xe00>
 800405a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800405e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004062:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004064:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	fa93 f2a3 	rbit	r2, r3
 800406e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004072:	601a      	str	r2, [r3, #0]
  return result;
 8004074:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004078:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800407a:	fab3 f383 	clz	r3, r3
 800407e:	b2db      	uxtb	r3, r3
 8004080:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004084:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	461a      	mov	r2, r3
 800408c:	2300      	movs	r3, #0
 800408e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004090:	f7fd fc8c 	bl	80019ac <HAL_GetTick>
 8004094:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004098:	e009      	b.n	80040ae <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800409a:	f7fd fc87 	bl	80019ac <HAL_GetTick>
 800409e:	4602      	mov	r2, r0
 80040a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	2b02      	cmp	r3, #2
 80040a8:	d901      	bls.n	80040ae <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80040aa:	2303      	movs	r3, #3
 80040ac:	e077      	b.n	800419e <HAL_RCC_OscConfig+0xe02>
 80040ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80040b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80040b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	fa93 f2a3 	rbit	r2, r3
 80040c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040c6:	601a      	str	r2, [r3, #0]
  return result;
 80040c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040cc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040ce:	fab3 f383 	clz	r3, r3
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	095b      	lsrs	r3, r3, #5
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	f043 0301 	orr.w	r3, r3, #1
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d102      	bne.n	80040e8 <HAL_RCC_OscConfig+0xd4c>
 80040e2:	4b31      	ldr	r3, [pc, #196]	; (80041a8 <HAL_RCC_OscConfig+0xe0c>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	e01b      	b.n	8004120 <HAL_RCC_OscConfig+0xd84>
 80040e8:	f107 0320 	add.w	r3, r7, #32
 80040ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80040f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040f2:	f107 0320 	add.w	r3, r7, #32
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	fa93 f2a3 	rbit	r2, r3
 80040fc:	f107 031c 	add.w	r3, r7, #28
 8004100:	601a      	str	r2, [r3, #0]
 8004102:	f107 0318 	add.w	r3, r7, #24
 8004106:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800410a:	601a      	str	r2, [r3, #0]
 800410c:	f107 0318 	add.w	r3, r7, #24
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	fa93 f2a3 	rbit	r2, r3
 8004116:	f107 0314 	add.w	r3, r7, #20
 800411a:	601a      	str	r2, [r3, #0]
 800411c:	4b22      	ldr	r3, [pc, #136]	; (80041a8 <HAL_RCC_OscConfig+0xe0c>)
 800411e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004120:	f107 0210 	add.w	r2, r7, #16
 8004124:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004128:	6011      	str	r1, [r2, #0]
 800412a:	f107 0210 	add.w	r2, r7, #16
 800412e:	6812      	ldr	r2, [r2, #0]
 8004130:	fa92 f1a2 	rbit	r1, r2
 8004134:	f107 020c 	add.w	r2, r7, #12
 8004138:	6011      	str	r1, [r2, #0]
  return result;
 800413a:	f107 020c 	add.w	r2, r7, #12
 800413e:	6812      	ldr	r2, [r2, #0]
 8004140:	fab2 f282 	clz	r2, r2
 8004144:	b2d2      	uxtb	r2, r2
 8004146:	f042 0220 	orr.w	r2, r2, #32
 800414a:	b2d2      	uxtb	r2, r2
 800414c:	f002 021f 	and.w	r2, r2, #31
 8004150:	2101      	movs	r1, #1
 8004152:	fa01 f202 	lsl.w	r2, r1, r2
 8004156:	4013      	ands	r3, r2
 8004158:	2b00      	cmp	r3, #0
 800415a:	d19e      	bne.n	800409a <HAL_RCC_OscConfig+0xcfe>
 800415c:	e01e      	b.n	800419c <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800415e:	1d3b      	adds	r3, r7, #4
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	69db      	ldr	r3, [r3, #28]
 8004164:	2b01      	cmp	r3, #1
 8004166:	d101      	bne.n	800416c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e018      	b.n	800419e <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800416c:	4b0e      	ldr	r3, [pc, #56]	; (80041a8 <HAL_RCC_OscConfig+0xe0c>)
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004174:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004178:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800417c:	1d3b      	adds	r3, r7, #4
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	6a1b      	ldr	r3, [r3, #32]
 8004182:	429a      	cmp	r2, r3
 8004184:	d108      	bne.n	8004198 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004186:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800418a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800418e:	1d3b      	adds	r3, r7, #4
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004194:	429a      	cmp	r2, r3
 8004196:	d001      	beq.n	800419c <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e000      	b.n	800419e <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	4618      	mov	r0, r3
 80041a0:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	40021000 	.word	0x40021000

080041ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b09e      	sub	sp, #120	; 0x78
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
 80041b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80041b6:	2300      	movs	r3, #0
 80041b8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d101      	bne.n	80041c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e162      	b.n	800448a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80041c4:	4b90      	ldr	r3, [pc, #576]	; (8004408 <HAL_RCC_ClockConfig+0x25c>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0307 	and.w	r3, r3, #7
 80041cc:	683a      	ldr	r2, [r7, #0]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d910      	bls.n	80041f4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041d2:	4b8d      	ldr	r3, [pc, #564]	; (8004408 <HAL_RCC_ClockConfig+0x25c>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f023 0207 	bic.w	r2, r3, #7
 80041da:	498b      	ldr	r1, [pc, #556]	; (8004408 <HAL_RCC_ClockConfig+0x25c>)
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	4313      	orrs	r3, r2
 80041e0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041e2:	4b89      	ldr	r3, [pc, #548]	; (8004408 <HAL_RCC_ClockConfig+0x25c>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0307 	and.w	r3, r3, #7
 80041ea:	683a      	ldr	r2, [r7, #0]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d001      	beq.n	80041f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e14a      	b.n	800448a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0302 	and.w	r3, r3, #2
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d008      	beq.n	8004212 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004200:	4b82      	ldr	r3, [pc, #520]	; (800440c <HAL_RCC_ClockConfig+0x260>)
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	497f      	ldr	r1, [pc, #508]	; (800440c <HAL_RCC_ClockConfig+0x260>)
 800420e:	4313      	orrs	r3, r2
 8004210:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0301 	and.w	r3, r3, #1
 800421a:	2b00      	cmp	r3, #0
 800421c:	f000 80dc 	beq.w	80043d8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	2b01      	cmp	r3, #1
 8004226:	d13c      	bne.n	80042a2 <HAL_RCC_ClockConfig+0xf6>
 8004228:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800422c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800422e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004230:	fa93 f3a3 	rbit	r3, r3
 8004234:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004236:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004238:	fab3 f383 	clz	r3, r3
 800423c:	b2db      	uxtb	r3, r3
 800423e:	095b      	lsrs	r3, r3, #5
 8004240:	b2db      	uxtb	r3, r3
 8004242:	f043 0301 	orr.w	r3, r3, #1
 8004246:	b2db      	uxtb	r3, r3
 8004248:	2b01      	cmp	r3, #1
 800424a:	d102      	bne.n	8004252 <HAL_RCC_ClockConfig+0xa6>
 800424c:	4b6f      	ldr	r3, [pc, #444]	; (800440c <HAL_RCC_ClockConfig+0x260>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	e00f      	b.n	8004272 <HAL_RCC_ClockConfig+0xc6>
 8004252:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004256:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004258:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800425a:	fa93 f3a3 	rbit	r3, r3
 800425e:	667b      	str	r3, [r7, #100]	; 0x64
 8004260:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004264:	663b      	str	r3, [r7, #96]	; 0x60
 8004266:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004268:	fa93 f3a3 	rbit	r3, r3
 800426c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800426e:	4b67      	ldr	r3, [pc, #412]	; (800440c <HAL_RCC_ClockConfig+0x260>)
 8004270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004272:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004276:	65ba      	str	r2, [r7, #88]	; 0x58
 8004278:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800427a:	fa92 f2a2 	rbit	r2, r2
 800427e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004280:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004282:	fab2 f282 	clz	r2, r2
 8004286:	b2d2      	uxtb	r2, r2
 8004288:	f042 0220 	orr.w	r2, r2, #32
 800428c:	b2d2      	uxtb	r2, r2
 800428e:	f002 021f 	and.w	r2, r2, #31
 8004292:	2101      	movs	r1, #1
 8004294:	fa01 f202 	lsl.w	r2, r1, r2
 8004298:	4013      	ands	r3, r2
 800429a:	2b00      	cmp	r3, #0
 800429c:	d17b      	bne.n	8004396 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e0f3      	b.n	800448a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	2b02      	cmp	r3, #2
 80042a8:	d13c      	bne.n	8004324 <HAL_RCC_ClockConfig+0x178>
 80042aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80042ae:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042b2:	fa93 f3a3 	rbit	r3, r3
 80042b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80042b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042ba:	fab3 f383 	clz	r3, r3
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	095b      	lsrs	r3, r3, #5
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	f043 0301 	orr.w	r3, r3, #1
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d102      	bne.n	80042d4 <HAL_RCC_ClockConfig+0x128>
 80042ce:	4b4f      	ldr	r3, [pc, #316]	; (800440c <HAL_RCC_ClockConfig+0x260>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	e00f      	b.n	80042f4 <HAL_RCC_ClockConfig+0x148>
 80042d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80042d8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042dc:	fa93 f3a3 	rbit	r3, r3
 80042e0:	647b      	str	r3, [r7, #68]	; 0x44
 80042e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80042e6:	643b      	str	r3, [r7, #64]	; 0x40
 80042e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042ea:	fa93 f3a3 	rbit	r3, r3
 80042ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80042f0:	4b46      	ldr	r3, [pc, #280]	; (800440c <HAL_RCC_ClockConfig+0x260>)
 80042f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80042f8:	63ba      	str	r2, [r7, #56]	; 0x38
 80042fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80042fc:	fa92 f2a2 	rbit	r2, r2
 8004300:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004302:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004304:	fab2 f282 	clz	r2, r2
 8004308:	b2d2      	uxtb	r2, r2
 800430a:	f042 0220 	orr.w	r2, r2, #32
 800430e:	b2d2      	uxtb	r2, r2
 8004310:	f002 021f 	and.w	r2, r2, #31
 8004314:	2101      	movs	r1, #1
 8004316:	fa01 f202 	lsl.w	r2, r1, r2
 800431a:	4013      	ands	r3, r2
 800431c:	2b00      	cmp	r3, #0
 800431e:	d13a      	bne.n	8004396 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	e0b2      	b.n	800448a <HAL_RCC_ClockConfig+0x2de>
 8004324:	2302      	movs	r3, #2
 8004326:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800432a:	fa93 f3a3 	rbit	r3, r3
 800432e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004330:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004332:	fab3 f383 	clz	r3, r3
 8004336:	b2db      	uxtb	r3, r3
 8004338:	095b      	lsrs	r3, r3, #5
 800433a:	b2db      	uxtb	r3, r3
 800433c:	f043 0301 	orr.w	r3, r3, #1
 8004340:	b2db      	uxtb	r3, r3
 8004342:	2b01      	cmp	r3, #1
 8004344:	d102      	bne.n	800434c <HAL_RCC_ClockConfig+0x1a0>
 8004346:	4b31      	ldr	r3, [pc, #196]	; (800440c <HAL_RCC_ClockConfig+0x260>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	e00d      	b.n	8004368 <HAL_RCC_ClockConfig+0x1bc>
 800434c:	2302      	movs	r3, #2
 800434e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004352:	fa93 f3a3 	rbit	r3, r3
 8004356:	627b      	str	r3, [r7, #36]	; 0x24
 8004358:	2302      	movs	r3, #2
 800435a:	623b      	str	r3, [r7, #32]
 800435c:	6a3b      	ldr	r3, [r7, #32]
 800435e:	fa93 f3a3 	rbit	r3, r3
 8004362:	61fb      	str	r3, [r7, #28]
 8004364:	4b29      	ldr	r3, [pc, #164]	; (800440c <HAL_RCC_ClockConfig+0x260>)
 8004366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004368:	2202      	movs	r2, #2
 800436a:	61ba      	str	r2, [r7, #24]
 800436c:	69ba      	ldr	r2, [r7, #24]
 800436e:	fa92 f2a2 	rbit	r2, r2
 8004372:	617a      	str	r2, [r7, #20]
  return result;
 8004374:	697a      	ldr	r2, [r7, #20]
 8004376:	fab2 f282 	clz	r2, r2
 800437a:	b2d2      	uxtb	r2, r2
 800437c:	f042 0220 	orr.w	r2, r2, #32
 8004380:	b2d2      	uxtb	r2, r2
 8004382:	f002 021f 	and.w	r2, r2, #31
 8004386:	2101      	movs	r1, #1
 8004388:	fa01 f202 	lsl.w	r2, r1, r2
 800438c:	4013      	ands	r3, r2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d101      	bne.n	8004396 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e079      	b.n	800448a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004396:	4b1d      	ldr	r3, [pc, #116]	; (800440c <HAL_RCC_ClockConfig+0x260>)
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	f023 0203 	bic.w	r2, r3, #3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	491a      	ldr	r1, [pc, #104]	; (800440c <HAL_RCC_ClockConfig+0x260>)
 80043a4:	4313      	orrs	r3, r2
 80043a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043a8:	f7fd fb00 	bl	80019ac <HAL_GetTick>
 80043ac:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043ae:	e00a      	b.n	80043c6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043b0:	f7fd fafc 	bl	80019ac <HAL_GetTick>
 80043b4:	4602      	mov	r2, r0
 80043b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80043be:	4293      	cmp	r3, r2
 80043c0:	d901      	bls.n	80043c6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	e061      	b.n	800448a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043c6:	4b11      	ldr	r3, [pc, #68]	; (800440c <HAL_RCC_ClockConfig+0x260>)
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f003 020c 	and.w	r2, r3, #12
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d1eb      	bne.n	80043b0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043d8:	4b0b      	ldr	r3, [pc, #44]	; (8004408 <HAL_RCC_ClockConfig+0x25c>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0307 	and.w	r3, r3, #7
 80043e0:	683a      	ldr	r2, [r7, #0]
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d214      	bcs.n	8004410 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043e6:	4b08      	ldr	r3, [pc, #32]	; (8004408 <HAL_RCC_ClockConfig+0x25c>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f023 0207 	bic.w	r2, r3, #7
 80043ee:	4906      	ldr	r1, [pc, #24]	; (8004408 <HAL_RCC_ClockConfig+0x25c>)
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043f6:	4b04      	ldr	r3, [pc, #16]	; (8004408 <HAL_RCC_ClockConfig+0x25c>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 0307 	and.w	r3, r3, #7
 80043fe:	683a      	ldr	r2, [r7, #0]
 8004400:	429a      	cmp	r2, r3
 8004402:	d005      	beq.n	8004410 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e040      	b.n	800448a <HAL_RCC_ClockConfig+0x2de>
 8004408:	40022000 	.word	0x40022000
 800440c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0304 	and.w	r3, r3, #4
 8004418:	2b00      	cmp	r3, #0
 800441a:	d008      	beq.n	800442e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800441c:	4b1d      	ldr	r3, [pc, #116]	; (8004494 <HAL_RCC_ClockConfig+0x2e8>)
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	491a      	ldr	r1, [pc, #104]	; (8004494 <HAL_RCC_ClockConfig+0x2e8>)
 800442a:	4313      	orrs	r3, r2
 800442c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0308 	and.w	r3, r3, #8
 8004436:	2b00      	cmp	r3, #0
 8004438:	d009      	beq.n	800444e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800443a:	4b16      	ldr	r3, [pc, #88]	; (8004494 <HAL_RCC_ClockConfig+0x2e8>)
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	00db      	lsls	r3, r3, #3
 8004448:	4912      	ldr	r1, [pc, #72]	; (8004494 <HAL_RCC_ClockConfig+0x2e8>)
 800444a:	4313      	orrs	r3, r2
 800444c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800444e:	f000 f829 	bl	80044a4 <HAL_RCC_GetSysClockFreq>
 8004452:	4601      	mov	r1, r0
 8004454:	4b0f      	ldr	r3, [pc, #60]	; (8004494 <HAL_RCC_ClockConfig+0x2e8>)
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800445c:	22f0      	movs	r2, #240	; 0xf0
 800445e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	fa92 f2a2 	rbit	r2, r2
 8004466:	60fa      	str	r2, [r7, #12]
  return result;
 8004468:	68fa      	ldr	r2, [r7, #12]
 800446a:	fab2 f282 	clz	r2, r2
 800446e:	b2d2      	uxtb	r2, r2
 8004470:	40d3      	lsrs	r3, r2
 8004472:	4a09      	ldr	r2, [pc, #36]	; (8004498 <HAL_RCC_ClockConfig+0x2ec>)
 8004474:	5cd3      	ldrb	r3, [r2, r3]
 8004476:	fa21 f303 	lsr.w	r3, r1, r3
 800447a:	4a08      	ldr	r2, [pc, #32]	; (800449c <HAL_RCC_ClockConfig+0x2f0>)
 800447c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800447e:	4b08      	ldr	r3, [pc, #32]	; (80044a0 <HAL_RCC_ClockConfig+0x2f4>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4618      	mov	r0, r3
 8004484:	f7fd f9aa 	bl	80017dc <HAL_InitTick>
  
  return HAL_OK;
 8004488:	2300      	movs	r3, #0
}
 800448a:	4618      	mov	r0, r3
 800448c:	3778      	adds	r7, #120	; 0x78
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
 8004492:	bf00      	nop
 8004494:	40021000 	.word	0x40021000
 8004498:	08008854 	.word	0x08008854
 800449c:	20000000 	.word	0x20000000
 80044a0:	20000004 	.word	0x20000004

080044a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b08b      	sub	sp, #44	; 0x2c
 80044a8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80044aa:	2300      	movs	r3, #0
 80044ac:	61fb      	str	r3, [r7, #28]
 80044ae:	2300      	movs	r3, #0
 80044b0:	61bb      	str	r3, [r7, #24]
 80044b2:	2300      	movs	r3, #0
 80044b4:	627b      	str	r3, [r7, #36]	; 0x24
 80044b6:	2300      	movs	r3, #0
 80044b8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80044ba:	2300      	movs	r3, #0
 80044bc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80044be:	4b29      	ldr	r3, [pc, #164]	; (8004564 <HAL_RCC_GetSysClockFreq+0xc0>)
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80044c4:	69fb      	ldr	r3, [r7, #28]
 80044c6:	f003 030c 	and.w	r3, r3, #12
 80044ca:	2b04      	cmp	r3, #4
 80044cc:	d002      	beq.n	80044d4 <HAL_RCC_GetSysClockFreq+0x30>
 80044ce:	2b08      	cmp	r3, #8
 80044d0:	d003      	beq.n	80044da <HAL_RCC_GetSysClockFreq+0x36>
 80044d2:	e03c      	b.n	800454e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80044d4:	4b24      	ldr	r3, [pc, #144]	; (8004568 <HAL_RCC_GetSysClockFreq+0xc4>)
 80044d6:	623b      	str	r3, [r7, #32]
      break;
 80044d8:	e03c      	b.n	8004554 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80044da:	69fb      	ldr	r3, [r7, #28]
 80044dc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80044e0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80044e4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044e6:	68ba      	ldr	r2, [r7, #8]
 80044e8:	fa92 f2a2 	rbit	r2, r2
 80044ec:	607a      	str	r2, [r7, #4]
  return result;
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	fab2 f282 	clz	r2, r2
 80044f4:	b2d2      	uxtb	r2, r2
 80044f6:	40d3      	lsrs	r3, r2
 80044f8:	4a1c      	ldr	r2, [pc, #112]	; (800456c <HAL_RCC_GetSysClockFreq+0xc8>)
 80044fa:	5cd3      	ldrb	r3, [r2, r3]
 80044fc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80044fe:	4b19      	ldr	r3, [pc, #100]	; (8004564 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004502:	f003 030f 	and.w	r3, r3, #15
 8004506:	220f      	movs	r2, #15
 8004508:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800450a:	693a      	ldr	r2, [r7, #16]
 800450c:	fa92 f2a2 	rbit	r2, r2
 8004510:	60fa      	str	r2, [r7, #12]
  return result;
 8004512:	68fa      	ldr	r2, [r7, #12]
 8004514:	fab2 f282 	clz	r2, r2
 8004518:	b2d2      	uxtb	r2, r2
 800451a:	40d3      	lsrs	r3, r2
 800451c:	4a14      	ldr	r2, [pc, #80]	; (8004570 <HAL_RCC_GetSysClockFreq+0xcc>)
 800451e:	5cd3      	ldrb	r3, [r2, r3]
 8004520:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004522:	69fb      	ldr	r3, [r7, #28]
 8004524:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d008      	beq.n	800453e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800452c:	4a0e      	ldr	r2, [pc, #56]	; (8004568 <HAL_RCC_GetSysClockFreq+0xc4>)
 800452e:	69bb      	ldr	r3, [r7, #24]
 8004530:	fbb2 f2f3 	udiv	r2, r2, r3
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	fb02 f303 	mul.w	r3, r2, r3
 800453a:	627b      	str	r3, [r7, #36]	; 0x24
 800453c:	e004      	b.n	8004548 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	4a0c      	ldr	r2, [pc, #48]	; (8004574 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004542:	fb02 f303 	mul.w	r3, r2, r3
 8004546:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800454a:	623b      	str	r3, [r7, #32]
      break;
 800454c:	e002      	b.n	8004554 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800454e:	4b06      	ldr	r3, [pc, #24]	; (8004568 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004550:	623b      	str	r3, [r7, #32]
      break;
 8004552:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004554:	6a3b      	ldr	r3, [r7, #32]
}
 8004556:	4618      	mov	r0, r3
 8004558:	372c      	adds	r7, #44	; 0x2c
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr
 8004562:	bf00      	nop
 8004564:	40021000 	.word	0x40021000
 8004568:	007a1200 	.word	0x007a1200
 800456c:	0800886c 	.word	0x0800886c
 8004570:	0800887c 	.word	0x0800887c
 8004574:	003d0900 	.word	0x003d0900

08004578 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004578:	b480      	push	{r7}
 800457a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800457c:	4b03      	ldr	r3, [pc, #12]	; (800458c <HAL_RCC_GetHCLKFreq+0x14>)
 800457e:	681b      	ldr	r3, [r3, #0]
}
 8004580:	4618      	mov	r0, r3
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr
 800458a:	bf00      	nop
 800458c:	20000000 	.word	0x20000000

08004590 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004596:	f7ff ffef 	bl	8004578 <HAL_RCC_GetHCLKFreq>
 800459a:	4601      	mov	r1, r0
 800459c:	4b0b      	ldr	r3, [pc, #44]	; (80045cc <HAL_RCC_GetPCLK1Freq+0x3c>)
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80045a4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80045a8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	fa92 f2a2 	rbit	r2, r2
 80045b0:	603a      	str	r2, [r7, #0]
  return result;
 80045b2:	683a      	ldr	r2, [r7, #0]
 80045b4:	fab2 f282 	clz	r2, r2
 80045b8:	b2d2      	uxtb	r2, r2
 80045ba:	40d3      	lsrs	r3, r2
 80045bc:	4a04      	ldr	r2, [pc, #16]	; (80045d0 <HAL_RCC_GetPCLK1Freq+0x40>)
 80045be:	5cd3      	ldrb	r3, [r2, r3]
 80045c0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80045c4:	4618      	mov	r0, r3
 80045c6:	3708      	adds	r7, #8
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	40021000 	.word	0x40021000
 80045d0:	08008864 	.word	0x08008864

080045d4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
 80045dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	220f      	movs	r2, #15
 80045e2:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80045e4:	4b12      	ldr	r3, [pc, #72]	; (8004630 <HAL_RCC_GetClockConfig+0x5c>)
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f003 0203 	and.w	r2, r3, #3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80045f0:	4b0f      	ldr	r3, [pc, #60]	; (8004630 <HAL_RCC_GetClockConfig+0x5c>)
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80045fc:	4b0c      	ldr	r3, [pc, #48]	; (8004630 <HAL_RCC_GetClockConfig+0x5c>)
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004608:	4b09      	ldr	r3, [pc, #36]	; (8004630 <HAL_RCC_GetClockConfig+0x5c>)
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	08db      	lsrs	r3, r3, #3
 800460e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8004616:	4b07      	ldr	r3, [pc, #28]	; (8004634 <HAL_RCC_GetClockConfig+0x60>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0207 	and.w	r2, r3, #7
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	601a      	str	r2, [r3, #0]
}
 8004622:	bf00      	nop
 8004624:	370c      	adds	r7, #12
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr
 800462e:	bf00      	nop
 8004630:	40021000 	.word	0x40021000
 8004634:	40022000 	.word	0x40022000

08004638 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b092      	sub	sp, #72	; 0x48
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004640:	2300      	movs	r3, #0
 8004642:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004644:	2300      	movs	r3, #0
 8004646:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004648:	2300      	movs	r3, #0
 800464a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004656:	2b00      	cmp	r3, #0
 8004658:	f000 80d4 	beq.w	8004804 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800465c:	4b4e      	ldr	r3, [pc, #312]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800465e:	69db      	ldr	r3, [r3, #28]
 8004660:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004664:	2b00      	cmp	r3, #0
 8004666:	d10e      	bne.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004668:	4b4b      	ldr	r3, [pc, #300]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800466a:	69db      	ldr	r3, [r3, #28]
 800466c:	4a4a      	ldr	r2, [pc, #296]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800466e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004672:	61d3      	str	r3, [r2, #28]
 8004674:	4b48      	ldr	r3, [pc, #288]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004676:	69db      	ldr	r3, [r3, #28]
 8004678:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800467c:	60bb      	str	r3, [r7, #8]
 800467e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004680:	2301      	movs	r3, #1
 8004682:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004686:	4b45      	ldr	r3, [pc, #276]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800468e:	2b00      	cmp	r3, #0
 8004690:	d118      	bne.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004692:	4b42      	ldr	r3, [pc, #264]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a41      	ldr	r2, [pc, #260]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004698:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800469c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800469e:	f7fd f985 	bl	80019ac <HAL_GetTick>
 80046a2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046a4:	e008      	b.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046a6:	f7fd f981 	bl	80019ac <HAL_GetTick>
 80046aa:	4602      	mov	r2, r0
 80046ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046ae:	1ad3      	subs	r3, r2, r3
 80046b0:	2b64      	cmp	r3, #100	; 0x64
 80046b2:	d901      	bls.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80046b4:	2303      	movs	r3, #3
 80046b6:	e169      	b.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046b8:	4b38      	ldr	r3, [pc, #224]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d0f0      	beq.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80046c4:	4b34      	ldr	r3, [pc, #208]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046c6:	6a1b      	ldr	r3, [r3, #32]
 80046c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046cc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80046ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	f000 8084 	beq.w	80047de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d07c      	beq.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046e4:	4b2c      	ldr	r3, [pc, #176]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046e6:	6a1b      	ldr	r3, [r3, #32]
 80046e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80046f2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046f6:	fa93 f3a3 	rbit	r3, r3
 80046fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80046fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80046fe:	fab3 f383 	clz	r3, r3
 8004702:	b2db      	uxtb	r3, r3
 8004704:	461a      	mov	r2, r3
 8004706:	4b26      	ldr	r3, [pc, #152]	; (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004708:	4413      	add	r3, r2
 800470a:	009b      	lsls	r3, r3, #2
 800470c:	461a      	mov	r2, r3
 800470e:	2301      	movs	r3, #1
 8004710:	6013      	str	r3, [r2, #0]
 8004712:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004716:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004718:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800471a:	fa93 f3a3 	rbit	r3, r3
 800471e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004720:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004722:	fab3 f383 	clz	r3, r3
 8004726:	b2db      	uxtb	r3, r3
 8004728:	461a      	mov	r2, r3
 800472a:	4b1d      	ldr	r3, [pc, #116]	; (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800472c:	4413      	add	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	461a      	mov	r2, r3
 8004732:	2300      	movs	r3, #0
 8004734:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004736:	4a18      	ldr	r2, [pc, #96]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004738:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800473a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800473c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800473e:	f003 0301 	and.w	r3, r3, #1
 8004742:	2b00      	cmp	r3, #0
 8004744:	d04b      	beq.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004746:	f7fd f931 	bl	80019ac <HAL_GetTick>
 800474a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800474c:	e00a      	b.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800474e:	f7fd f92d 	bl	80019ac <HAL_GetTick>
 8004752:	4602      	mov	r2, r0
 8004754:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004756:	1ad3      	subs	r3, r2, r3
 8004758:	f241 3288 	movw	r2, #5000	; 0x1388
 800475c:	4293      	cmp	r3, r2
 800475e:	d901      	bls.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e113      	b.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x354>
 8004764:	2302      	movs	r3, #2
 8004766:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800476a:	fa93 f3a3 	rbit	r3, r3
 800476e:	627b      	str	r3, [r7, #36]	; 0x24
 8004770:	2302      	movs	r3, #2
 8004772:	623b      	str	r3, [r7, #32]
 8004774:	6a3b      	ldr	r3, [r7, #32]
 8004776:	fa93 f3a3 	rbit	r3, r3
 800477a:	61fb      	str	r3, [r7, #28]
  return result;
 800477c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800477e:	fab3 f383 	clz	r3, r3
 8004782:	b2db      	uxtb	r3, r3
 8004784:	095b      	lsrs	r3, r3, #5
 8004786:	b2db      	uxtb	r3, r3
 8004788:	f043 0302 	orr.w	r3, r3, #2
 800478c:	b2db      	uxtb	r3, r3
 800478e:	2b02      	cmp	r3, #2
 8004790:	d108      	bne.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004792:	4b01      	ldr	r3, [pc, #4]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004794:	6a1b      	ldr	r3, [r3, #32]
 8004796:	e00d      	b.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004798:	40021000 	.word	0x40021000
 800479c:	40007000 	.word	0x40007000
 80047a0:	10908100 	.word	0x10908100
 80047a4:	2302      	movs	r3, #2
 80047a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047a8:	69bb      	ldr	r3, [r7, #24]
 80047aa:	fa93 f3a3 	rbit	r3, r3
 80047ae:	617b      	str	r3, [r7, #20]
 80047b0:	4b78      	ldr	r3, [pc, #480]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80047b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b4:	2202      	movs	r2, #2
 80047b6:	613a      	str	r2, [r7, #16]
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	fa92 f2a2 	rbit	r2, r2
 80047be:	60fa      	str	r2, [r7, #12]
  return result;
 80047c0:	68fa      	ldr	r2, [r7, #12]
 80047c2:	fab2 f282 	clz	r2, r2
 80047c6:	b2d2      	uxtb	r2, r2
 80047c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80047cc:	b2d2      	uxtb	r2, r2
 80047ce:	f002 021f 	and.w	r2, r2, #31
 80047d2:	2101      	movs	r1, #1
 80047d4:	fa01 f202 	lsl.w	r2, r1, r2
 80047d8:	4013      	ands	r3, r2
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d0b7      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80047de:	4b6d      	ldr	r3, [pc, #436]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80047e0:	6a1b      	ldr	r3, [r3, #32]
 80047e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	496a      	ldr	r1, [pc, #424]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80047ec:	4313      	orrs	r3, r2
 80047ee:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80047f0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d105      	bne.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047f8:	4b66      	ldr	r3, [pc, #408]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80047fa:	69db      	ldr	r3, [r3, #28]
 80047fc:	4a65      	ldr	r2, [pc, #404]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80047fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004802:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0301 	and.w	r3, r3, #1
 800480c:	2b00      	cmp	r3, #0
 800480e:	d008      	beq.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004810:	4b60      	ldr	r3, [pc, #384]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004814:	f023 0203 	bic.w	r2, r3, #3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	495d      	ldr	r1, [pc, #372]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800481e:	4313      	orrs	r3, r2
 8004820:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 0302 	and.w	r3, r3, #2
 800482a:	2b00      	cmp	r3, #0
 800482c:	d008      	beq.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800482e:	4b59      	ldr	r3, [pc, #356]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004832:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	4956      	ldr	r1, [pc, #344]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800483c:	4313      	orrs	r3, r2
 800483e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 0304 	and.w	r3, r3, #4
 8004848:	2b00      	cmp	r3, #0
 800484a:	d008      	beq.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800484c:	4b51      	ldr	r3, [pc, #324]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800484e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004850:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	691b      	ldr	r3, [r3, #16]
 8004858:	494e      	ldr	r1, [pc, #312]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800485a:	4313      	orrs	r3, r2
 800485c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f003 0320 	and.w	r3, r3, #32
 8004866:	2b00      	cmp	r3, #0
 8004868:	d008      	beq.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800486a:	4b4a      	ldr	r3, [pc, #296]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800486c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800486e:	f023 0210 	bic.w	r2, r3, #16
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	69db      	ldr	r3, [r3, #28]
 8004876:	4947      	ldr	r1, [pc, #284]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004878:	4313      	orrs	r3, r2
 800487a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004884:	2b00      	cmp	r3, #0
 8004886:	d008      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004888:	4b42      	ldr	r3, [pc, #264]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004894:	493f      	ldr	r1, [pc, #252]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004896:	4313      	orrs	r3, r2
 8004898:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d008      	beq.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80048a6:	4b3b      	ldr	r3, [pc, #236]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80048a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048aa:	f023 0220 	bic.w	r2, r3, #32
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6a1b      	ldr	r3, [r3, #32]
 80048b2:	4938      	ldr	r1, [pc, #224]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80048b4:	4313      	orrs	r3, r2
 80048b6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0308 	and.w	r3, r3, #8
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d008      	beq.n	80048d6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80048c4:	4b33      	ldr	r3, [pc, #204]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80048c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	695b      	ldr	r3, [r3, #20]
 80048d0:	4930      	ldr	r1, [pc, #192]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80048d2:	4313      	orrs	r3, r2
 80048d4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f003 0310 	and.w	r3, r3, #16
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d008      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80048e2:	4b2c      	ldr	r3, [pc, #176]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80048e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048e6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	699b      	ldr	r3, [r3, #24]
 80048ee:	4929      	ldr	r1, [pc, #164]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80048f0:	4313      	orrs	r3, r2
 80048f2:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d008      	beq.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004900:	4b24      	ldr	r3, [pc, #144]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800490c:	4921      	ldr	r1, [pc, #132]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800490e:	4313      	orrs	r3, r2
 8004910:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800491a:	2b00      	cmp	r3, #0
 800491c:	d008      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800491e:	4b1d      	ldr	r3, [pc, #116]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004922:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800492a:	491a      	ldr	r1, [pc, #104]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800492c:	4313      	orrs	r3, r2
 800492e:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004938:	2b00      	cmp	r3, #0
 800493a:	d008      	beq.n	800494e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800493c:	4b15      	ldr	r3, [pc, #84]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800493e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004940:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004948:	4912      	ldr	r1, [pc, #72]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800494a:	4313      	orrs	r3, r2
 800494c:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d008      	beq.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800495a:	4b0e      	ldr	r3, [pc, #56]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800495c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800495e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004966:	490b      	ldr	r1, [pc, #44]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004968:	4313      	orrs	r3, r2
 800496a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004974:	2b00      	cmp	r3, #0
 8004976:	d008      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004978:	4b06      	ldr	r3, [pc, #24]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800497a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004984:	4903      	ldr	r1, [pc, #12]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004986:	4313      	orrs	r3, r2
 8004988:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800498a:	2300      	movs	r3, #0
}
 800498c:	4618      	mov	r0, r3
 800498e:	3748      	adds	r7, #72	; 0x48
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}
 8004994:	40021000 	.word	0x40021000

08004998 <HAL_SMBUS_Init>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUS.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b082      	sub	sp, #8
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  /* Check the SMBUS handle allocation */
  if (hsmbus == NULL)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d101      	bne.n	80049aa <HAL_SMBUS_Init+0x12>
  {
    return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e0aa      	b.n	8004b00 <HAL_SMBUS_Init+0x168>
  assert_param(IS_SMBUS_GENERAL_CALL(hsmbus->Init.GeneralCallMode));
  assert_param(IS_SMBUS_NO_STRETCH(hsmbus->Init.NoStretchMode));
  assert_param(IS_SMBUS_PEC(hsmbus->Init.PacketErrorCheckMode));
  assert_param(IS_SMBUS_PERIPHERAL_MODE(hsmbus->Init.PeripheralMode));

  if (hsmbus->State == HAL_SMBUS_STATE_RESET)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d106      	bne.n	80049c0 <HAL_SMBUS_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hsmbus->Lock = HAL_UNLOCKED;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hsmbus->MspInitCallback(hsmbus);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_SMBUS_MspInit(hsmbus);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f7fc fe7e 	bl	80016bc <HAL_SMBUS_MspInit>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
  }

  hsmbus->State = HAL_SMBUS_STATE_BUSY;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2202      	movs	r2, #2
 80049c4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Disable the selected SMBUS peripheral */
  __HAL_SMBUS_DISABLE(hsmbus);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f022 0201 	bic.w	r2, r2, #1
 80049d4:	601a      	str	r2, [r3, #0]

  /*---------------------------- SMBUSx TIMINGR Configuration ------------------------*/
  /* Configure SMBUSx: Frequency range */
  hsmbus->Instance->TIMINGR = hsmbus->Init.Timing & TIMING_CLEAR_MASK;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685a      	ldr	r2, [r3, #4]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80049e2:	611a      	str	r2, [r3, #16]

  /*---------------------------- SMBUSx TIMEOUTR Configuration ------------------------*/
  /* Configure SMBUSx: Bus Timeout  */
  hsmbus->Instance->TIMEOUTR &= ~I2C_TIMEOUTR_TIMOUTEN;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	695a      	ldr	r2, [r3, #20]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80049f2:	615a      	str	r2, [r3, #20]
  hsmbus->Instance->TIMEOUTR &= ~I2C_TIMEOUTR_TEXTEN;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	695a      	ldr	r2, [r3, #20]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004a02:	615a      	str	r2, [r3, #20]
  hsmbus->Instance->TIMEOUTR = hsmbus->Init.SMBusTimeout;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004a0c:	615a      	str	r2, [r3, #20]

  /*---------------------------- SMBUSx OAR1 Configuration -----------------------*/
  /* Configure SMBUSx: Own Address1 and ack own address1 mode */
  hsmbus->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	689a      	ldr	r2, [r3, #8]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a1c:	609a      	str	r2, [r3, #8]

  if (hsmbus->Init.OwnAddress1 != 0UL)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d012      	beq.n	8004a4c <HAL_SMBUS_Init+0xb4>
  {
    if (hsmbus->Init.AddressingMode == SMBUS_ADDRESSINGMODE_7BIT)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	691b      	ldr	r3, [r3, #16]
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d107      	bne.n	8004a3e <HAL_SMBUS_Init+0xa6>
    {
      hsmbus->Instance->OAR1 = (I2C_OAR1_OA1EN | hsmbus->Init.OwnAddress1);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	68da      	ldr	r2, [r3, #12]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a3a:	609a      	str	r2, [r3, #8]
 8004a3c:	e006      	b.n	8004a4c <HAL_SMBUS_Init+0xb4>
    }
    else /* SMBUS_ADDRESSINGMODE_10BIT */
    {
      hsmbus->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hsmbus->Init.OwnAddress1);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	68da      	ldr	r2, [r3, #12]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004a4a:	609a      	str	r2, [r3, #8]
    }
  }

  /*---------------------------- SMBUSx CR2 Configuration ------------------------*/
  /* Configure SMBUSx: Addressing Master mode */
  if (hsmbus->Init.AddressingMode == SMBUS_ADDRESSINGMODE_10BIT)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	691b      	ldr	r3, [r3, #16]
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	d104      	bne.n	8004a5e <HAL_SMBUS_Init+0xc6>
  {
    hsmbus->Instance->CR2 = (I2C_CR2_ADD10);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a5c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process) */
  /* AUTOEND and NACK bit will be manage during Transfer process */
  hsmbus->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	687a      	ldr	r2, [r7, #4]
 8004a66:	6812      	ldr	r2, [r2, #0]
 8004a68:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004a6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004a70:	6053      	str	r3, [r2, #4]

  /*---------------------------- SMBUSx OAR2 Configuration -----------------------*/
  /* Configure SMBUSx: Dual mode and Own Address2 */
  hsmbus->Instance->OAR2 = (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2 | \
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	695a      	ldr	r2, [r3, #20]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	699b      	ldr	r3, [r3, #24]
 8004a7a:	ea42 0103 	orr.w	r1, r2, r3
                            (hsmbus->Init.OwnAddress2Masks << 8U));
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	69db      	ldr	r3, [r3, #28]
 8004a82:	021a      	lsls	r2, r3, #8
  hsmbus->Instance->OAR2 = (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2 | \
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	430a      	orrs	r2, r1
 8004a8a:	60da      	str	r2, [r3, #12]

  /*---------------------------- SMBUSx CR1 Configuration ------------------------*/
  /* Configure SMBUSx: Generalcall and NoStretch mode */
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6a1a      	ldr	r2, [r3, #32]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a94:	431a      	orrs	r2, r3
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8004a9a:	431a      	orrs	r2, r3
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa0:	ea42 0103 	orr.w	r1, r2, r3
                           hsmbus->Init.AnalogFilter);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	689a      	ldr	r2, [r3, #8]
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 8004aac:	430a      	orrs	r2, r1
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8004aae:	601a      	str	r2, [r3, #0]

  /* Enable Slave Byte Control only in case of Packet Error Check is enabled
     and SMBUS Peripheral is set in Slave mode */
  if ((hsmbus->Init.PacketErrorCheckMode == SMBUS_PEC_ENABLE) && \
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ab4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004ab8:	d110      	bne.n	8004adc <HAL_SMBUS_Init+0x144>
      ((hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  if ((hsmbus->Init.PacketErrorCheckMode == SMBUS_PEC_ENABLE) && \
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d004      	beq.n	8004acc <HAL_SMBUS_Init+0x134>
       (hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP)))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      ((hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \
 8004ac6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004aca:	d107      	bne.n	8004adc <HAL_SMBUS_Init+0x144>
  {
    hsmbus->Instance->CR1 |= I2C_CR1_SBC;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004ada:	601a      	str	r2, [r3, #0]
  }

  /* Enable the selected SMBUS peripheral */
  __HAL_SMBUS_ENABLE(hsmbus);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f042 0201 	orr.w	r2, r2, #1
 8004aea:	601a      	str	r2, [r3, #0]

  hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	64da      	str	r2, [r3, #76]	; 0x4c
  hsmbus->PreviousState = HAL_SMBUS_STATE_READY;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2201      	movs	r2, #1
 8004af6:	641a      	str	r2, [r3, #64]	; 0x40
  hsmbus->State = HAL_SMBUS_STATE_READY;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	649a      	str	r2, [r3, #72]	; 0x48

  return HAL_OK;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3708      	adds	r7, #8
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}

08004b08 <HAL_SMBUS_EV_IRQHandler>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUS.
  * @retval None
  */
void HAL_SMBUS_EV_IRQHandler(SMBUS_HandleTypeDef *hsmbus)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b084      	sub	sp, #16
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  /* Use a local variable to store the current ISR flags */
  /* This action will avoid a wrong treatment due to ISR flags change during interrupt handler */
  uint32_t tmpisrvalue = READ_REG(hsmbus->Instance->ISR);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	699b      	ldr	r3, [r3, #24]
 8004b16:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr1value = READ_REG(hsmbus->Instance->CR1);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	60bb      	str	r3, [r7, #8]

  /* SMBUS in mode Transmitter ---------------------------------------------------*/
  if ((SMBUS_CHECK_IT_SOURCE(tmpcr1value, (SMBUS_IT_TCI | SMBUS_IT_STOPI |
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	f003 0372 	and.w	r3, r3, #114	; 0x72
 8004b26:	2b72      	cmp	r3, #114	; 0x72
 8004b28:	d132      	bne.n	8004b90 <HAL_SMBUS_EV_IRQHandler+0x88>
                                           SMBUS_IT_NACKI | SMBUS_IT_TXI)) != RESET) &&
      ((SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TXIS) != RESET) ||
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	085b      	lsrs	r3, r3, #1
 8004b2e:	f003 0301 	and.w	r3, r3, #1
                                           SMBUS_IT_NACKI | SMBUS_IT_TXI)) != RESET) &&
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d117      	bne.n	8004b66 <HAL_SMBUS_EV_IRQHandler+0x5e>
       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TCR) != RESET) ||
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	09db      	lsrs	r3, r3, #7
 8004b3a:	f003 0301 	and.w	r3, r3, #1
      ((SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TXIS) != RESET) ||
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d111      	bne.n	8004b66 <HAL_SMBUS_EV_IRQHandler+0x5e>
       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TC) != RESET) ||
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	099b      	lsrs	r3, r3, #6
 8004b46:	f003 0301 	and.w	r3, r3, #1
       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TCR) != RESET) ||
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d10b      	bne.n	8004b66 <HAL_SMBUS_EV_IRQHandler+0x5e>
       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_STOPF) != RESET) ||
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	095b      	lsrs	r3, r3, #5
 8004b52:	f003 0301 	and.w	r3, r3, #1
       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TC) != RESET) ||
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d105      	bne.n	8004b66 <HAL_SMBUS_EV_IRQHandler+0x5e>
       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_AF) != RESET)))
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	091b      	lsrs	r3, r3, #4
 8004b5e:	f003 0301 	and.w	r3, r3, #1
       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_STOPF) != RESET) ||
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d014      	beq.n	8004b90 <HAL_SMBUS_EV_IRQHandler+0x88>
  {
    /* Slave mode selected */
    if ((hsmbus->State & HAL_SMBUS_STATE_SLAVE_BUSY_TX) == HAL_SMBUS_STATE_SLAVE_BUSY_TX)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b6a:	f003 0332 	and.w	r3, r3, #50	; 0x32
 8004b6e:	2b32      	cmp	r3, #50	; 0x32
 8004b70:	d104      	bne.n	8004b7c <HAL_SMBUS_EV_IRQHandler+0x74>
    {
      (void)SMBUS_Slave_ISR(hsmbus, tmpisrvalue);
 8004b72:	68f9      	ldr	r1, [r7, #12]
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f000 fa97 	bl	80050a8 <SMBUS_Slave_ISR>
 8004b7a:	e009      	b.n	8004b90 <HAL_SMBUS_EV_IRQHandler+0x88>
    }
    /* Master mode selected */
    else if ((hsmbus->State & HAL_SMBUS_STATE_MASTER_BUSY_TX) == HAL_SMBUS_STATE_MASTER_BUSY_TX)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b80:	f003 0312 	and.w	r3, r3, #18
 8004b84:	2b12      	cmp	r3, #18
 8004b86:	d103      	bne.n	8004b90 <HAL_SMBUS_EV_IRQHandler+0x88>
    {
      (void)SMBUS_Master_ISR(hsmbus, tmpisrvalue);
 8004b88:	68f9      	ldr	r1, [r7, #12]
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 f8b4 	bl	8004cf8 <SMBUS_Master_ISR>
      /* Nothing to do */
    }
  }

  /* SMBUS in mode Receiver ----------------------------------------------------*/
  if ((SMBUS_CHECK_IT_SOURCE(tmpcr1value, (SMBUS_IT_TCI | SMBUS_IT_STOPI |
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	f003 0374 	and.w	r3, r3, #116	; 0x74
 8004b96:	2b74      	cmp	r3, #116	; 0x74
 8004b98:	d132      	bne.n	8004c00 <HAL_SMBUS_EV_IRQHandler+0xf8>
                                           SMBUS_IT_NACKI | SMBUS_IT_RXI)) != RESET) &&
      ((SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_RXNE) != RESET) ||
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	089b      	lsrs	r3, r3, #2
 8004b9e:	f003 0301 	and.w	r3, r3, #1
                                           SMBUS_IT_NACKI | SMBUS_IT_RXI)) != RESET) &&
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d117      	bne.n	8004bd6 <HAL_SMBUS_EV_IRQHandler+0xce>
       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TCR) != RESET) ||
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	09db      	lsrs	r3, r3, #7
 8004baa:	f003 0301 	and.w	r3, r3, #1
      ((SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_RXNE) != RESET) ||
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d111      	bne.n	8004bd6 <HAL_SMBUS_EV_IRQHandler+0xce>
       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TC) != RESET) ||
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	099b      	lsrs	r3, r3, #6
 8004bb6:	f003 0301 	and.w	r3, r3, #1
       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TCR) != RESET) ||
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d10b      	bne.n	8004bd6 <HAL_SMBUS_EV_IRQHandler+0xce>
       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_STOPF) != RESET) ||
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	095b      	lsrs	r3, r3, #5
 8004bc2:	f003 0301 	and.w	r3, r3, #1
       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TC) != RESET) ||
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d105      	bne.n	8004bd6 <HAL_SMBUS_EV_IRQHandler+0xce>
       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_AF) != RESET)))
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	091b      	lsrs	r3, r3, #4
 8004bce:	f003 0301 	and.w	r3, r3, #1
       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_STOPF) != RESET) ||
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d014      	beq.n	8004c00 <HAL_SMBUS_EV_IRQHandler+0xf8>
  {
    /* Slave mode selected */
    if ((hsmbus->State & HAL_SMBUS_STATE_SLAVE_BUSY_RX) == HAL_SMBUS_STATE_SLAVE_BUSY_RX)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bda:	f003 0342 	and.w	r3, r3, #66	; 0x42
 8004bde:	2b42      	cmp	r3, #66	; 0x42
 8004be0:	d104      	bne.n	8004bec <HAL_SMBUS_EV_IRQHandler+0xe4>
    {
      (void)SMBUS_Slave_ISR(hsmbus, tmpisrvalue);
 8004be2:	68f9      	ldr	r1, [r7, #12]
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f000 fa5f 	bl	80050a8 <SMBUS_Slave_ISR>
 8004bea:	e009      	b.n	8004c00 <HAL_SMBUS_EV_IRQHandler+0xf8>
    }
    /* Master mode selected */
    else if ((hsmbus->State & HAL_SMBUS_STATE_MASTER_BUSY_RX) == HAL_SMBUS_STATE_MASTER_BUSY_RX)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bf0:	f003 0322 	and.w	r3, r3, #34	; 0x22
 8004bf4:	2b22      	cmp	r3, #34	; 0x22
 8004bf6:	d103      	bne.n	8004c00 <HAL_SMBUS_EV_IRQHandler+0xf8>
    {
      (void)SMBUS_Master_ISR(hsmbus, tmpisrvalue);
 8004bf8:	68f9      	ldr	r1, [r7, #12]
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 f87c 	bl	8004cf8 <SMBUS_Master_ISR>
      /* Nothing to do */
    }
  }

  /* SMBUS in mode Listener Only --------------------------------------------------*/
  if (((SMBUS_CHECK_IT_SOURCE(tmpcr1value, SMBUS_IT_ADDRI) != RESET) ||
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	08db      	lsrs	r3, r3, #3
 8004c04:	f003 0301 	and.w	r3, r3, #1
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d10b      	bne.n	8004c24 <HAL_SMBUS_EV_IRQHandler+0x11c>
       (SMBUS_CHECK_IT_SOURCE(tmpcr1value, SMBUS_IT_STOPI) != RESET) ||
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	095b      	lsrs	r3, r3, #5
 8004c10:	f003 0301 	and.w	r3, r3, #1
  if (((SMBUS_CHECK_IT_SOURCE(tmpcr1value, SMBUS_IT_ADDRI) != RESET) ||
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d105      	bne.n	8004c24 <HAL_SMBUS_EV_IRQHandler+0x11c>
       (SMBUS_CHECK_IT_SOURCE(tmpcr1value, SMBUS_IT_NACKI) != RESET)) &&
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	091b      	lsrs	r3, r3, #4
 8004c1c:	f003 0301 	and.w	r3, r3, #1
       (SMBUS_CHECK_IT_SOURCE(tmpcr1value, SMBUS_IT_STOPI) != RESET) ||
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d01b      	beq.n	8004c5c <HAL_SMBUS_EV_IRQHandler+0x154>
      ((SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_ADDR) != RESET) ||
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	08db      	lsrs	r3, r3, #3
 8004c28:	f003 0301 	and.w	r3, r3, #1
       (SMBUS_CHECK_IT_SOURCE(tmpcr1value, SMBUS_IT_NACKI) != RESET)) &&
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d10b      	bne.n	8004c48 <HAL_SMBUS_EV_IRQHandler+0x140>
       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_STOPF) != RESET) ||
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	095b      	lsrs	r3, r3, #5
 8004c34:	f003 0301 	and.w	r3, r3, #1
      ((SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_ADDR) != RESET) ||
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d105      	bne.n	8004c48 <HAL_SMBUS_EV_IRQHandler+0x140>
       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_AF) != RESET)))
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	091b      	lsrs	r3, r3, #4
 8004c40:	f003 0301 	and.w	r3, r3, #1
       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_STOPF) != RESET) ||
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d009      	beq.n	8004c5c <HAL_SMBUS_EV_IRQHandler+0x154>
  {
    if ((hsmbus->State & HAL_SMBUS_STATE_LISTEN) == HAL_SMBUS_STATE_LISTEN)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c4c:	f003 0308 	and.w	r3, r3, #8
 8004c50:	2b08      	cmp	r3, #8
 8004c52:	d103      	bne.n	8004c5c <HAL_SMBUS_EV_IRQHandler+0x154>
    {
      (void)SMBUS_Slave_ISR(hsmbus, tmpisrvalue);
 8004c54:	68f9      	ldr	r1, [r7, #12]
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f000 fa26 	bl	80050a8 <SMBUS_Slave_ISR>
    }
  }
}
 8004c5c:	bf00      	nop
 8004c5e:	3710      	adds	r7, #16
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}

08004c64 <HAL_SMBUS_MasterTxCpltCallback>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUS.
  * @retval None
  */
__weak void HAL_SMBUS_MasterTxCpltCallback(SMBUS_HandleTypeDef *hsmbus)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  UNUSED(hsmbus);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SMBUS_MasterTxCpltCallback() could be implemented in the user file
   */
}
 8004c6c:	bf00      	nop
 8004c6e:	370c      	adds	r7, #12
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr

08004c78 <HAL_SMBUS_MasterRxCpltCallback>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUS.
  * @retval None
  */
__weak void HAL_SMBUS_MasterRxCpltCallback(SMBUS_HandleTypeDef *hsmbus)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b083      	sub	sp, #12
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  UNUSED(hsmbus);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SMBUS_MasterRxCpltCallback() could be implemented in the user file
   */
}
 8004c80:	bf00      	nop
 8004c82:	370c      	adds	r7, #12
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <HAL_SMBUS_SlaveTxCpltCallback>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUS.
  * @retval None
  */
__weak void HAL_SMBUS_SlaveTxCpltCallback(SMBUS_HandleTypeDef *hsmbus)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b083      	sub	sp, #12
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  UNUSED(hsmbus);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SMBUS_SlaveTxCpltCallback() could be implemented in the user file
   */
}
 8004c94:	bf00      	nop
 8004c96:	370c      	adds	r7, #12
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9e:	4770      	bx	lr

08004ca0 <HAL_SMBUS_SlaveRxCpltCallback>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUS.
  * @retval None
  */
__weak void HAL_SMBUS_SlaveRxCpltCallback(SMBUS_HandleTypeDef *hsmbus)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b083      	sub	sp, #12
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  UNUSED(hsmbus);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SMBUS_SlaveRxCpltCallback() could be implemented in the user file
   */
}
 8004ca8:	bf00      	nop
 8004caa:	370c      	adds	r7, #12
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr

08004cb4 <HAL_SMBUS_AddrCallback>:
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_SMBUS_AddrCallback(SMBUS_HandleTypeDef *hsmbus, uint8_t TransferDirection,
                                   uint16_t AddrMatchCode)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b083      	sub	sp, #12
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	460b      	mov	r3, r1
 8004cbe:	70fb      	strb	r3, [r7, #3]
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SMBUS_AddrCallback() could be implemented in the user file
   */
}
 8004cc4:	bf00      	nop
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <HAL_SMBUS_ListenCpltCallback>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUS.
  * @retval None
  */
__weak void HAL_SMBUS_ListenCpltCallback(SMBUS_HandleTypeDef *hsmbus)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  UNUSED(hsmbus);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SMBUS_ListenCpltCallback() could be implemented in the user file
   */
}
 8004cd8:	bf00      	nop
 8004cda:	370c      	adds	r7, #12
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr

08004ce4 <HAL_SMBUS_ErrorCallback>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUS.
  * @retval None
  */
__weak void HAL_SMBUS_ErrorCallback(SMBUS_HandleTypeDef *hsmbus)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b083      	sub	sp, #12
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  UNUSED(hsmbus);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SMBUS_ErrorCallback() could be implemented in the user file
   */
}
 8004cec:	bf00      	nop
 8004cee:	370c      	adds	r7, #12
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr

08004cf8 <SMBUS_Master_ISR>:
  *                the configuration information for the specified SMBUS.
  * @param  StatusFlags Value of Interrupt Flags.
  * @retval HAL status
  */
static HAL_StatusTypeDef SMBUS_Master_ISR(SMBUS_HandleTypeDef *hsmbus, uint32_t StatusFlags)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b086      	sub	sp, #24
 8004cfc:	af02      	add	r7, sp, #8
 8004cfe:	6078      	str	r0, [r7, #4]
 8004d00:	6039      	str	r1, [r7, #0]
  uint16_t DevAddress;

  /* Process Locked */
  __HAL_LOCK(hsmbus);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d08:	2b01      	cmp	r3, #1
 8004d0a:	d101      	bne.n	8004d10 <SMBUS_Master_ISR+0x18>
 8004d0c:	2302      	movs	r3, #2
 8004d0e:	e1c6      	b.n	800509e <SMBUS_Master_ISR+0x3a6>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_AF) != RESET)
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	091b      	lsrs	r3, r3, #4
 8004d1c:	f003 0301 	and.w	r3, r3, #1
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d011      	beq.n	8004d48 <SMBUS_Master_ISR+0x50>
  {
    /* Clear NACK Flag */
    __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_AF);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2210      	movs	r2, #16
 8004d2a:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_ACKF;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d30:	f043 0204 	orr.w	r2, r3, #4
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Process Unlocked */
    __HAL_UNLOCK(hsmbus);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Call the Error callback to inform upper layer */
#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
    hsmbus->ErrorCallback(hsmbus);
#else
    HAL_SMBUS_ErrorCallback(hsmbus);
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f7ff ffcf 	bl	8004ce4 <HAL_SMBUS_ErrorCallback>
 8004d46:	e1a5      	b.n	8005094 <SMBUS_Master_ISR+0x39c>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
  }
  else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_STOPF) != RESET)
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	095b      	lsrs	r3, r3, #5
 8004d4c:	f003 0301 	and.w	r3, r3, #1
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d07a      	beq.n	8004e4a <SMBUS_Master_ISR+0x152>
  {
    /* Check and treat errors if errors occurs during STOP process */
    SMBUS_ITErrorHandler(hsmbus);
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f000 fc00 	bl	800555a <SMBUS_ITErrorHandler>

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_TX)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d5e:	2b12      	cmp	r3, #18
 8004d60:	d12d      	bne.n	8004dbe <SMBUS_Master_ISR+0xc6>
    {
      /* Disable Interrupt */
      SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_TX);
 8004d62:	21f2      	movs	r1, #242	; 0xf2
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	f000 fb7b 	bl	8005460 <SMBUS_Disable_IRQ>

      /* Clear STOP Flag */
      __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_STOPF);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	2220      	movs	r2, #32
 8004d70:	61da      	str	r2, [r3, #28]

      /* Clear Configuration Register 2 */
      SMBUS_RESET_CR2(hsmbus);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	6859      	ldr	r1, [r3, #4]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	4b91      	ldr	r3, [pc, #580]	; (8004fc4 <SMBUS_Master_ISR+0x2cc>)
 8004d7e:	400b      	ands	r3, r1
 8004d80:	6053      	str	r3, [r2, #4]

      /* Flush remaining data in Fifo register in case of error occurs before TXEmpty */
      /* Disable the selected SMBUS peripheral */
      __HAL_SMBUS_DISABLE(hsmbus);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f022 0201 	bic.w	r2, r2, #1
 8004d90:	601a      	str	r2, [r3, #0]

      hsmbus->PreviousState = HAL_SMBUS_STATE_READY;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2201      	movs	r2, #1
 8004d96:	641a      	str	r2, [r3, #64]	; 0x40
      hsmbus->State = HAL_SMBUS_STATE_READY;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	649a      	str	r2, [r3, #72]	; 0x48

      /* Process Unlocked */
      __HAL_UNLOCK(hsmbus);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Re-enable the selected SMBUS peripheral */
      __HAL_SMBUS_ENABLE(hsmbus);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f042 0201 	orr.w	r2, r2, #1
 8004db4:	601a      	str	r2, [r3, #0]

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
      hsmbus->MasterTxCpltCallback(hsmbus);
#else
      HAL_SMBUS_MasterTxCpltCallback(hsmbus);
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	f7ff ff54 	bl	8004c64 <HAL_SMBUS_MasterTxCpltCallback>
 8004dbc:	e16a      	b.n	8005094 <SMBUS_Master_ISR+0x39c>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
    }
    else if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_RX)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dc2:	2b22      	cmp	r3, #34	; 0x22
 8004dc4:	f040 8166 	bne.w	8005094 <SMBUS_Master_ISR+0x39c>
    {
      /* Store Last receive data if any */
      if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_RXNE) != RESET)
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	089b      	lsrs	r3, r3, #2
 8004dcc:	f003 0301 	and.w	r3, r3, #1
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d01c      	beq.n	8004e0e <SMBUS_Master_ISR+0x116>
      {
        /* Read data from RXDR */
        *hsmbus->pBuffPtr = (uint8_t)(hsmbus->Instance->RXDR);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dde:	b2d2      	uxtb	r2, r2
 8004de0:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hsmbus->pBuffPtr++;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004de6:	1c5a      	adds	r2, r3, #1
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	635a      	str	r2, [r3, #52]	; 0x34

        if ((hsmbus->XferSize > 0U))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d00c      	beq.n	8004e0e <SMBUS_Master_ISR+0x116>
        {
          hsmbus->XferSize--;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004df8:	3b01      	subs	r3, #1
 8004dfa:	b29a      	uxth	r2, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	871a      	strh	r2, [r3, #56]	; 0x38
          hsmbus->XferCount--;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	3b01      	subs	r3, #1
 8004e08:	b29a      	uxth	r2, r3
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	875a      	strh	r2, [r3, #58]	; 0x3a
        }
      }

      /* Disable Interrupt */
      SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_RX);
 8004e0e:	21d4      	movs	r1, #212	; 0xd4
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f000 fb25 	bl	8005460 <SMBUS_Disable_IRQ>

      /* Clear STOP Flag */
      __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_STOPF);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	2220      	movs	r2, #32
 8004e1c:	61da      	str	r2, [r3, #28]

      /* Clear Configuration Register 2 */
      SMBUS_RESET_CR2(hsmbus);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	6859      	ldr	r1, [r3, #4]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	4b66      	ldr	r3, [pc, #408]	; (8004fc4 <SMBUS_Master_ISR+0x2cc>)
 8004e2a:	400b      	ands	r3, r1
 8004e2c:	6053      	str	r3, [r2, #4]

      hsmbus->PreviousState = HAL_SMBUS_STATE_READY;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2201      	movs	r2, #1
 8004e32:	641a      	str	r2, [r3, #64]	; 0x40
      hsmbus->State = HAL_SMBUS_STATE_READY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	649a      	str	r2, [r3, #72]	; 0x48

      /* Process Unlocked */
      __HAL_UNLOCK(hsmbus);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
      hsmbus->MasterRxCpltCallback(hsmbus);
#else
      HAL_SMBUS_MasterRxCpltCallback(hsmbus);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f7ff ff18 	bl	8004c78 <HAL_SMBUS_MasterRxCpltCallback>
 8004e48:	e124      	b.n	8005094 <SMBUS_Master_ISR+0x39c>
    else
    {
      /* Nothing to do */
    }
  }
  else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_RXNE) != RESET)
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	089b      	lsrs	r3, r3, #2
 8004e4e:	f003 0301 	and.w	r3, r3, #1
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d019      	beq.n	8004e8a <SMBUS_Master_ISR+0x192>
  {
    /* Read data from RXDR */
    *hsmbus->pBuffPtr = (uint8_t)(hsmbus->Instance->RXDR);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e60:	b2d2      	uxtb	r2, r2
 8004e62:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hsmbus->pBuffPtr++;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e68:	1c5a      	adds	r2, r3, #1
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Increment Size counter */
    hsmbus->XferSize--;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004e72:	3b01      	subs	r3, #1
 8004e74:	b29a      	uxth	r2, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	871a      	strh	r2, [r3, #56]	; 0x38
    hsmbus->XferCount--;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	3b01      	subs	r3, #1
 8004e82:	b29a      	uxth	r2, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	875a      	strh	r2, [r3, #58]	; 0x3a
 8004e88:	e104      	b.n	8005094 <SMBUS_Master_ISR+0x39c>
  }
  else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_TXIS) != RESET)
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	085b      	lsrs	r3, r3, #1
 8004e8e:	f003 0301 	and.w	r3, r3, #1
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d018      	beq.n	8004ec8 <SMBUS_Master_ISR+0x1d0>
  {
    /* Write data to TXDR */
    hsmbus->Instance->TXDR = *hsmbus->pBuffPtr;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e9a:	781a      	ldrb	r2, [r3, #0]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hsmbus->pBuffPtr++;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ea6:	1c5a      	adds	r2, r3, #1
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Increment Size counter */
    hsmbus->XferSize--;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004eb0:	3b01      	subs	r3, #1
 8004eb2:	b29a      	uxth	r2, r3
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	871a      	strh	r2, [r3, #56]	; 0x38
    hsmbus->XferCount--;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	b29a      	uxth	r2, r3
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	875a      	strh	r2, [r3, #58]	; 0x3a
 8004ec6:	e0e5      	b.n	8005094 <SMBUS_Master_ISR+0x39c>
  }
  else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_TCR) != RESET)
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	09db      	lsrs	r3, r3, #7
 8004ecc:	f003 0301 	and.w	r3, r3, #1
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	f000 8090 	beq.w	8004ff6 <SMBUS_Master_ISR+0x2fe>
  {
    if ((hsmbus->XferCount != 0U) && (hsmbus->XferSize == 0U))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8004eda:	b29b      	uxth	r3, r3
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d046      	beq.n	8004f6e <SMBUS_Master_ISR+0x276>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d142      	bne.n	8004f6e <SMBUS_Master_ISR+0x276>
    {
      DevAddress = (uint16_t)(hsmbus->Instance->CR2 & I2C_CR2_SADD);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ef4:	81fb      	strh	r3, [r7, #14]

      if (hsmbus->XferCount > MAX_NBYTE_SIZE)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	2bff      	cmp	r3, #255	; 0xff
 8004efe:	d910      	bls.n	8004f22 <SMBUS_Master_ISR+0x22a>
      {
        SMBUS_TransferConfig(hsmbus, DevAddress, MAX_NBYTE_SIZE,
                             (SMBUS_RELOAD_MODE | (hsmbus->XferOptions & SMBUS_SENDPEC_MODE)),
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f04:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
        SMBUS_TransferConfig(hsmbus, DevAddress, MAX_NBYTE_SIZE,
 8004f08:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f0c:	89f9      	ldrh	r1, [r7, #14]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	9200      	str	r2, [sp, #0]
 8004f12:	22ff      	movs	r2, #255	; 0xff
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	f000 fbd3 	bl	80056c0 <SMBUS_TransferConfig>
                             SMBUS_NO_STARTSTOP);
        hsmbus->XferSize = MAX_NBYTE_SIZE;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	22ff      	movs	r2, #255	; 0xff
 8004f1e:	871a      	strh	r2, [r3, #56]	; 0x38
      if (hsmbus->XferCount > MAX_NBYTE_SIZE)
 8004f20:	e0b7      	b.n	8005092 <SMBUS_Master_ISR+0x39a>
      }
      else
      {
        hsmbus->XferSize = hsmbus->XferCount;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8004f26:	b29a      	uxth	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	871a      	strh	r2, [r3, #56]	; 0x38
        SMBUS_TransferConfig(hsmbus, DevAddress, (uint8_t)hsmbus->XferSize, hsmbus->XferOptions,
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004f30:	b2da      	uxtb	r2, r3
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f36:	89f9      	ldrh	r1, [r7, #14]
 8004f38:	2000      	movs	r0, #0
 8004f3a:	9000      	str	r0, [sp, #0]
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	f000 fbbf 	bl	80056c0 <SMBUS_TransferConfig>
                             SMBUS_NO_STARTSTOP);
        /* If PEC mode is enable, size to transmit should be Size-1 byte, corresponding to PEC byte */
        /* PEC byte is automatically sent by HW block, no need to manage it in Transmit process */
        if (SMBUS_GET_PEC_MODE(hsmbus) != 0UL)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	f000 80a0 	beq.w	8005092 <SMBUS_Master_ISR+0x39a>
        {
          hsmbus->XferSize--;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004f56:	3b01      	subs	r3, #1
 8004f58:	b29a      	uxth	r2, r3
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	871a      	strh	r2, [r3, #56]	; 0x38
          hsmbus->XferCount--;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	3b01      	subs	r3, #1
 8004f66:	b29a      	uxth	r2, r3
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	875a      	strh	r2, [r3, #58]	; 0x3a
      if (hsmbus->XferCount > MAX_NBYTE_SIZE)
 8004f6c:	e091      	b.n	8005092 <SMBUS_Master_ISR+0x39a>
        }
      }
    }
    else if ((hsmbus->XferCount == 0U) && (hsmbus->XferSize == 0U))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	f040 808d 	bne.w	8005094 <SMBUS_Master_ISR+0x39c>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	f040 8088 	bne.w	8005094 <SMBUS_Master_ISR+0x39c>
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (SMBUS_GET_STOP_MODE(hsmbus) != SMBUS_AUTOEND_MODE)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f8e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004f92:	d07f      	beq.n	8005094 <SMBUS_Master_ISR+0x39c>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_TX)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f98:	2b12      	cmp	r3, #18
 8004f9a:	d115      	bne.n	8004fc8 <SMBUS_Master_ISR+0x2d0>
        {
          /* Disable Interrupt */
          SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_TX);
 8004f9c:	21f2      	movs	r1, #242	; 0xf2
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f000 fa5e 	bl	8005460 <SMBUS_Disable_IRQ>
          hsmbus->PreviousState = hsmbus->State;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	641a      	str	r2, [r3, #64]	; 0x40
          hsmbus->State = HAL_SMBUS_STATE_READY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	649a      	str	r2, [r3, #72]	; 0x48

          /* Process Unlocked */
          __HAL_UNLOCK(hsmbus);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

          /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
          hsmbus->MasterTxCpltCallback(hsmbus);
#else
          HAL_SMBUS_MasterTxCpltCallback(hsmbus);
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	f7ff fe52 	bl	8004c64 <HAL_SMBUS_MasterTxCpltCallback>
 8004fc0:	e068      	b.n	8005094 <SMBUS_Master_ISR+0x39c>
 8004fc2:	bf00      	nop
 8004fc4:	fe00e800 	.word	0xfe00e800
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
        }
        else if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_RX)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fcc:	2b22      	cmp	r3, #34	; 0x22
 8004fce:	d161      	bne.n	8005094 <SMBUS_Master_ISR+0x39c>
        {
          SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_RX);
 8004fd0:	21d4      	movs	r1, #212	; 0xd4
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 fa44 	bl	8005460 <SMBUS_Disable_IRQ>
          hsmbus->PreviousState = hsmbus->State;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	641a      	str	r2, [r3, #64]	; 0x40
          hsmbus->State = HAL_SMBUS_STATE_READY;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	649a      	str	r2, [r3, #72]	; 0x48

          /* Process Unlocked */
          __HAL_UNLOCK(hsmbus);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

          /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
          hsmbus->MasterRxCpltCallback(hsmbus);
#else
          HAL_SMBUS_MasterRxCpltCallback(hsmbus);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f7ff fe42 	bl	8004c78 <HAL_SMBUS_MasterRxCpltCallback>
 8004ff4:	e04e      	b.n	8005094 <SMBUS_Master_ISR+0x39c>
    else
    {
      /* Nothing to do */
    }
  }
  else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_TC) != RESET)
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	099b      	lsrs	r3, r3, #6
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d048      	beq.n	8005094 <SMBUS_Master_ISR+0x39c>
  {
    if (hsmbus->XferCount == 0U)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005006:	b29b      	uxth	r3, r3
 8005008:	2b00      	cmp	r3, #0
 800500a:	d143      	bne.n	8005094 <SMBUS_Master_ISR+0x39c>
    {
      /* Specific use case for Quick command */
      if (hsmbus->pBuffPtr == NULL)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005010:	2b00      	cmp	r3, #0
 8005012:	d108      	bne.n	8005026 <SMBUS_Master_ISR+0x32e>
      {
        /* Generate a Stop command */
        hsmbus->Instance->CR2 |= I2C_CR2_STOP;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	685a      	ldr	r2, [r3, #4]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005022:	605a      	str	r2, [r3, #4]
 8005024:	e036      	b.n	8005094 <SMBUS_Master_ISR+0x39c>
      }
      /* Call TxCpltCallback() if no stop mode is set */
      else if (SMBUS_GET_STOP_MODE(hsmbus) != SMBUS_AUTOEND_MODE)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005030:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005034:	d02e      	beq.n	8005094 <SMBUS_Master_ISR+0x39c>
      {
        /* No Generate Stop, to permit restart mode */
        /* The stop will be done at the end of transfer, when SMBUS_AUTOEND_MODE enable */

        /* Call the corresponding callback to inform upper layer of End of Transfer */
        if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_TX)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800503a:	2b12      	cmp	r3, #18
 800503c:	d112      	bne.n	8005064 <SMBUS_Master_ISR+0x36c>
        {
          /* Disable Interrupt */
          SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_TX);
 800503e:	21f2      	movs	r1, #242	; 0xf2
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f000 fa0d 	bl	8005460 <SMBUS_Disable_IRQ>
          hsmbus->PreviousState = hsmbus->State;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	641a      	str	r2, [r3, #64]	; 0x40
          hsmbus->State = HAL_SMBUS_STATE_READY;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2201      	movs	r2, #1
 8005052:	649a      	str	r2, [r3, #72]	; 0x48

          /* Process Unlocked */
          __HAL_UNLOCK(hsmbus);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

          /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
          hsmbus->MasterTxCpltCallback(hsmbus);
#else
          HAL_SMBUS_MasterTxCpltCallback(hsmbus);
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f7ff fe01 	bl	8004c64 <HAL_SMBUS_MasterTxCpltCallback>
 8005062:	e017      	b.n	8005094 <SMBUS_Master_ISR+0x39c>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
        }
        else if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_RX)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005068:	2b22      	cmp	r3, #34	; 0x22
 800506a:	d113      	bne.n	8005094 <SMBUS_Master_ISR+0x39c>
        {
          SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_RX);
 800506c:	21d4      	movs	r1, #212	; 0xd4
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 f9f6 	bl	8005460 <SMBUS_Disable_IRQ>
          hsmbus->PreviousState = hsmbus->State;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	641a      	str	r2, [r3, #64]	; 0x40
          hsmbus->State = HAL_SMBUS_STATE_READY;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	649a      	str	r2, [r3, #72]	; 0x48

          /* Process Unlocked */
          __HAL_UNLOCK(hsmbus);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2200      	movs	r2, #0
 8005086:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

          /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
          hsmbus->MasterRxCpltCallback(hsmbus);
#else
          HAL_SMBUS_MasterRxCpltCallback(hsmbus);
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f7ff fdf4 	bl	8004c78 <HAL_SMBUS_MasterRxCpltCallback>
 8005090:	e000      	b.n	8005094 <SMBUS_Master_ISR+0x39c>
      if (hsmbus->XferCount > MAX_NBYTE_SIZE)
 8005092:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hsmbus);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2200      	movs	r2, #0
 8005098:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  return HAL_OK;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3710      	adds	r7, #16
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop

080050a8 <SMBUS_Slave_ISR>:
  *                the configuration information for the specified SMBUS.
  * @param  StatusFlags Value of Interrupt Flags.
  * @retval HAL status
  */
static HAL_StatusTypeDef SMBUS_Slave_ISR(SMBUS_HandleTypeDef *hsmbus, uint32_t StatusFlags)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b086      	sub	sp, #24
 80050ac:	af02      	add	r7, sp, #8
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection;
  uint16_t SlaveAddrCode;

  /* Process Locked */
  __HAL_LOCK(hsmbus);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d101      	bne.n	80050c0 <SMBUS_Slave_ISR+0x18>
 80050bc:	2302      	movs	r3, #2
 80050be:	e1c8      	b.n	8005452 <SMBUS_Slave_ISR+0x3aa>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_AF) != RESET)
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	091b      	lsrs	r3, r3, #4
 80050cc:	f003 0301 	and.w	r3, r3, #1
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d033      	beq.n	800513c <SMBUS_Slave_ISR+0x94>
  {
    /* Check that SMBUS transfer finished */
    /* if yes, normal usecase, a NACK is sent by the HOST when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hsmbus->XferCount == 0U)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80050d8:	b29b      	uxth	r3, r3
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d108      	bne.n	80050f0 <SMBUS_Slave_ISR+0x48>
    {
      /* Clear NACK Flag */
      __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_AF);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2210      	movs	r2, #16
 80050e4:	61da      	str	r2, [r3, #28]

      /* Process Unlocked */
      __HAL_UNLOCK(hsmbus);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050ee:	e14a      	b.n	8005386 <SMBUS_Slave_ISR+0x2de>
    }
    else
    {
      /* if no, error usecase, a Non-Acknowledge of last Data is generated by the HOST*/
      /* Clear NACK Flag */
      __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_AF);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	2210      	movs	r2, #16
 80050f6:	61da      	str	r2, [r3, #28]

      /* Set HAL State to "Idle" State, mean to LISTEN state */
      /* So reset Slave Busy state */
      hsmbus->PreviousState = hsmbus->State;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	641a      	str	r2, [r3, #64]	; 0x40
      hsmbus->State &= ~((uint32_t)HAL_SMBUS_STATE_SLAVE_BUSY_TX);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005104:	f023 0232 	bic.w	r2, r3, #50	; 0x32
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	649a      	str	r2, [r3, #72]	; 0x48
      hsmbus->State &= ~((uint32_t)HAL_SMBUS_STATE_SLAVE_BUSY_RX);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005110:	f023 0242 	bic.w	r2, r3, #66	; 0x42
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	649a      	str	r2, [r3, #72]	; 0x48

      /* Disable RX/TX Interrupts, keep only ADDR Interrupt */
      SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_RX | SMBUS_IT_TX);
 8005118:	21f6      	movs	r1, #246	; 0xf6
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 f9a0 	bl	8005460 <SMBUS_Disable_IRQ>

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hsmbus->ErrorCode |= HAL_SMBUS_ERROR_ACKF;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005124:	f043 0204 	orr.w	r2, r3, #4
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Process Unlocked */
      __HAL_UNLOCK(hsmbus);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Call the Error callback to inform upper layer */
#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
      hsmbus->ErrorCallback(hsmbus);
#else
      HAL_SMBUS_ErrorCallback(hsmbus);
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f7ff fdd5 	bl	8004ce4 <HAL_SMBUS_ErrorCallback>
 800513a:	e124      	b.n	8005386 <SMBUS_Slave_ISR+0x2de>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
    }
  }
  else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_ADDR) != RESET)
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	08db      	lsrs	r3, r3, #3
 8005140:	f003 0301 	and.w	r3, r3, #1
 8005144:	2b00      	cmp	r3, #0
 8005146:	d022      	beq.n	800518e <SMBUS_Slave_ISR+0xe6>
  {
    TransferDirection = (uint8_t)(SMBUS_GET_DIR(hsmbus));
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	699b      	ldr	r3, [r3, #24]
 800514e:	0c1b      	lsrs	r3, r3, #16
 8005150:	b2db      	uxtb	r3, r3
 8005152:	f003 0301 	and.w	r3, r3, #1
 8005156:	73fb      	strb	r3, [r7, #15]
    SlaveAddrCode = (uint16_t)(SMBUS_GET_ADDR_MATCH(hsmbus));
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	699b      	ldr	r3, [r3, #24]
 800515e:	0c5b      	lsrs	r3, r3, #17
 8005160:	b29b      	uxth	r3, r3
 8005162:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005166:	81bb      	strh	r3, [r7, #12]

    /* Disable ADDR interrupt to prevent multiple ADDRInterrupt*/
    /* Other ADDRInterrupt will be treat in next Listen usecase */
    __HAL_SMBUS_DISABLE_IT(hsmbus, SMBUS_IT_ADDRI);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f022 0208 	bic.w	r2, r2, #8
 8005176:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hsmbus);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Call Slave Addr callback */
#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
    hsmbus->AddrCallback(hsmbus, TransferDirection, SlaveAddrCode);
#else
    HAL_SMBUS_AddrCallback(hsmbus, TransferDirection, SlaveAddrCode);
 8005180:	89ba      	ldrh	r2, [r7, #12]
 8005182:	7bfb      	ldrb	r3, [r7, #15]
 8005184:	4619      	mov	r1, r3
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f7ff fd94 	bl	8004cb4 <HAL_SMBUS_AddrCallback>
 800518c:	e0fb      	b.n	8005386 <SMBUS_Slave_ISR+0x2de>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
  }
  else if ((SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_RXNE) != RESET) ||
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	089b      	lsrs	r3, r3, #2
 8005192:	f003 0301 	and.w	r3, r3, #1
 8005196:	2b00      	cmp	r3, #0
 8005198:	d106      	bne.n	80051a8 <SMBUS_Slave_ISR+0x100>
           (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_TCR) != RESET))
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	09db      	lsrs	r3, r3, #7
 800519e:	f003 0301 	and.w	r3, r3, #1
  else if ((SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_RXNE) != RESET) ||
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	f000 80b0 	beq.w	8005308 <SMBUS_Slave_ISR+0x260>
  {
    if ((hsmbus->State & HAL_SMBUS_STATE_SLAVE_BUSY_RX) == HAL_SMBUS_STATE_SLAVE_BUSY_RX)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051ac:	f003 0342 	and.w	r3, r3, #66	; 0x42
 80051b0:	2b42      	cmp	r3, #66	; 0x42
 80051b2:	d15e      	bne.n	8005272 <SMBUS_Slave_ISR+0x1ca>
    {
      /* Read data from RXDR */
      *hsmbus->pBuffPtr = (uint8_t)(hsmbus->Instance->RXDR);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051be:	b2d2      	uxtb	r2, r2
 80051c0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hsmbus->pBuffPtr++;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051c6:	1c5a      	adds	r2, r3, #1
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	635a      	str	r2, [r3, #52]	; 0x34

      hsmbus->XferSize--;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80051d0:	3b01      	subs	r3, #1
 80051d2:	b29a      	uxth	r2, r3
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	871a      	strh	r2, [r3, #56]	; 0x38
      hsmbus->XferCount--;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80051dc:	b29b      	uxth	r3, r3
 80051de:	3b01      	subs	r3, #1
 80051e0:	b29a      	uxth	r2, r3
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	875a      	strh	r2, [r3, #58]	; 0x3a

      if (hsmbus->XferCount == 1U)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d10f      	bne.n	8005210 <SMBUS_Slave_ISR+0x168>
      {
        /* Receive last Byte, can be PEC byte in case of PEC BYTE enabled */
        /* or only the last Byte of Transfer */
        /* So reset the RELOAD bit mode */
        hsmbus->XferOptions &= ~SMBUS_RELOAD_MODE;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051f4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	63da      	str	r2, [r3, #60]	; 0x3c
        SMBUS_TransferConfig(hsmbus, 0, 1, hsmbus->XferOptions, SMBUS_NO_STARTSTOP);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005200:	2200      	movs	r2, #0
 8005202:	9200      	str	r2, [sp, #0]
 8005204:	2201      	movs	r2, #1
 8005206:	2100      	movs	r1, #0
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f000 fa59 	bl	80056c0 <SMBUS_TransferConfig>
    if ((hsmbus->State & HAL_SMBUS_STATE_SLAVE_BUSY_RX) == HAL_SMBUS_STATE_SLAVE_BUSY_RX)
 800520e:	e0b9      	b.n	8005384 <SMBUS_Slave_ISR+0x2dc>
      }
      else if (hsmbus->XferCount == 0U)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005214:	b29b      	uxth	r3, r3
 8005216:	2b00      	cmp	r3, #0
 8005218:	d115      	bne.n	8005246 <SMBUS_Slave_ISR+0x19e>
      {
        /* Last Byte is received, disable Interrupt */
        SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_RX);
 800521a:	21d4      	movs	r1, #212	; 0xd4
 800521c:	6878      	ldr	r0, [r7, #4]
 800521e:	f000 f91f 	bl	8005460 <SMBUS_Disable_IRQ>

        /* Remove HAL_SMBUS_STATE_SLAVE_BUSY_RX, keep only HAL_SMBUS_STATE_LISTEN */
        hsmbus->PreviousState = hsmbus->State;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	641a      	str	r2, [r3, #64]	; 0x40
        hsmbus->State &= ~((uint32_t)HAL_SMBUS_STATE_SLAVE_BUSY_RX);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800522e:	f023 0242 	bic.w	r2, r3, #66	; 0x42
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	649a      	str	r2, [r3, #72]	; 0x48

        /* Process Unlocked */
        __HAL_UNLOCK(hsmbus);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
        hsmbus->SlaveRxCpltCallback(hsmbus);
#else
        HAL_SMBUS_SlaveRxCpltCallback(hsmbus);
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f7ff fd2e 	bl	8004ca0 <HAL_SMBUS_SlaveRxCpltCallback>
    if ((hsmbus->State & HAL_SMBUS_STATE_SLAVE_BUSY_RX) == HAL_SMBUS_STATE_SLAVE_BUSY_RX)
 8005244:	e09e      	b.n	8005384 <SMBUS_Slave_ISR+0x2dc>
      }
      else
      {
        /* Set Reload for next Bytes */
        SMBUS_TransferConfig(hsmbus, 0, 1,
                             SMBUS_RELOAD_MODE  | (hsmbus->XferOptions & SMBUS_SENDPEC_MODE),
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800524a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
        SMBUS_TransferConfig(hsmbus, 0, 1,
 800524e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005252:	2200      	movs	r2, #0
 8005254:	9200      	str	r2, [sp, #0]
 8005256:	2201      	movs	r2, #1
 8005258:	2100      	movs	r1, #0
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 fa30 	bl	80056c0 <SMBUS_TransferConfig>
                             SMBUS_NO_STARTSTOP);

        /* Ack last Byte Read */
        hsmbus->Instance->CR2 &= ~I2C_CR2_NACK;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	685a      	ldr	r2, [r3, #4]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800526e:	605a      	str	r2, [r3, #4]
    if ((hsmbus->State & HAL_SMBUS_STATE_SLAVE_BUSY_RX) == HAL_SMBUS_STATE_SLAVE_BUSY_RX)
 8005270:	e088      	b.n	8005384 <SMBUS_Slave_ISR+0x2dc>
      }
    }
    else if ((hsmbus->State & HAL_SMBUS_STATE_SLAVE_BUSY_TX) == HAL_SMBUS_STATE_SLAVE_BUSY_TX)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005276:	f003 0332 	and.w	r3, r3, #50	; 0x32
 800527a:	2b32      	cmp	r3, #50	; 0x32
 800527c:	f040 8082 	bne.w	8005384 <SMBUS_Slave_ISR+0x2dc>
    {
      if ((hsmbus->XferCount != 0U) && (hsmbus->XferSize == 0U))
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005284:	b29b      	uxth	r3, r3
 8005286:	2b00      	cmp	r3, #0
 8005288:	d07c      	beq.n	8005384 <SMBUS_Slave_ISR+0x2dc>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800528e:	2b00      	cmp	r3, #0
 8005290:	d178      	bne.n	8005384 <SMBUS_Slave_ISR+0x2dc>
      {
        if (hsmbus->XferCount > MAX_NBYTE_SIZE)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005296:	b29b      	uxth	r3, r3
 8005298:	2bff      	cmp	r3, #255	; 0xff
 800529a:	d910      	bls.n	80052be <SMBUS_Slave_ISR+0x216>
        {
          SMBUS_TransferConfig(hsmbus, 0, MAX_NBYTE_SIZE,
                               (SMBUS_RELOAD_MODE | (hsmbus->XferOptions & SMBUS_SENDPEC_MODE)),
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
          SMBUS_TransferConfig(hsmbus, 0, MAX_NBYTE_SIZE,
 80052a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80052a8:	2200      	movs	r2, #0
 80052aa:	9200      	str	r2, [sp, #0]
 80052ac:	22ff      	movs	r2, #255	; 0xff
 80052ae:	2100      	movs	r1, #0
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f000 fa05 	bl	80056c0 <SMBUS_TransferConfig>
                               SMBUS_NO_STARTSTOP);
          hsmbus->XferSize = MAX_NBYTE_SIZE;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	22ff      	movs	r2, #255	; 0xff
 80052ba:	871a      	strh	r2, [r3, #56]	; 0x38
    if ((hsmbus->State & HAL_SMBUS_STATE_SLAVE_BUSY_RX) == HAL_SMBUS_STATE_SLAVE_BUSY_RX)
 80052bc:	e062      	b.n	8005384 <SMBUS_Slave_ISR+0x2dc>
        }
        else
        {
          hsmbus->XferSize = hsmbus->XferCount;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	871a      	strh	r2, [r3, #56]	; 0x38
          SMBUS_TransferConfig(hsmbus, 0, (uint8_t)hsmbus->XferSize, hsmbus->XferOptions,
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80052cc:	b2da      	uxtb	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052d2:	2100      	movs	r1, #0
 80052d4:	9100      	str	r1, [sp, #0]
 80052d6:	2100      	movs	r1, #0
 80052d8:	6878      	ldr	r0, [r7, #4]
 80052da:	f000 f9f1 	bl	80056c0 <SMBUS_TransferConfig>
                               SMBUS_NO_STARTSTOP);
          /* If PEC mode is enable, size to transmit should be Size-1 byte, corresponding to PEC byte */
          /* PEC byte is automatically sent by HW block, no need to manage it in Transmit process */
          if (SMBUS_GET_PEC_MODE(hsmbus) != 0UL)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d04b      	beq.n	8005384 <SMBUS_Slave_ISR+0x2dc>
          {
            hsmbus->XferSize--;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80052f0:	3b01      	subs	r3, #1
 80052f2:	b29a      	uxth	r2, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	871a      	strh	r2, [r3, #56]	; 0x38
            hsmbus->XferCount--;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	3b01      	subs	r3, #1
 8005300:	b29a      	uxth	r2, r3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	875a      	strh	r2, [r3, #58]	; 0x3a
    if ((hsmbus->State & HAL_SMBUS_STATE_SLAVE_BUSY_RX) == HAL_SMBUS_STATE_SLAVE_BUSY_RX)
 8005306:	e03d      	b.n	8005384 <SMBUS_Slave_ISR+0x2dc>
    else
    {
      /* Nothing to do */
    }
  }
  else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_TXIS) != RESET)
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	085b      	lsrs	r3, r3, #1
 800530c:	f003 0301 	and.w	r3, r3, #1
 8005310:	2b00      	cmp	r3, #0
 8005312:	d038      	beq.n	8005386 <SMBUS_Slave_ISR+0x2de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hsmbus->XferCount > 0U)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005318:	b29b      	uxth	r3, r3
 800531a:	2b00      	cmp	r3, #0
 800531c:	d017      	beq.n	800534e <SMBUS_Slave_ISR+0x2a6>
    {
      /* Write data to TXDR */
      hsmbus->Instance->TXDR = *hsmbus->pBuffPtr;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005322:	781a      	ldrb	r2, [r3, #0]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hsmbus->pBuffPtr++;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800532e:	1c5a      	adds	r2, r3, #1
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	635a      	str	r2, [r3, #52]	; 0x34

      hsmbus->XferCount--;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005338:	b29b      	uxth	r3, r3
 800533a:	3b01      	subs	r3, #1
 800533c:	b29a      	uxth	r2, r3
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	875a      	strh	r2, [r3, #58]	; 0x3a
      hsmbus->XferSize--;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8005346:	3b01      	subs	r3, #1
 8005348:	b29a      	uxth	r2, r3
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	871a      	strh	r2, [r3, #56]	; 0x38
    }

    if (hsmbus->XferCount == 0U)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005352:	b29b      	uxth	r3, r3
 8005354:	2b00      	cmp	r3, #0
 8005356:	d116      	bne.n	8005386 <SMBUS_Slave_ISR+0x2de>
    {
      /* Last Byte is Transmitted */
      /* Remove HAL_SMBUS_STATE_SLAVE_BUSY_TX, keep only HAL_SMBUS_STATE_LISTEN */
      SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_TX);
 8005358:	21f2      	movs	r1, #242	; 0xf2
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 f880 	bl	8005460 <SMBUS_Disable_IRQ>
      hsmbus->PreviousState = hsmbus->State;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	641a      	str	r2, [r3, #64]	; 0x40
      hsmbus->State &= ~((uint32_t)HAL_SMBUS_STATE_SLAVE_BUSY_TX);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800536c:	f023 0232 	bic.w	r2, r3, #50	; 0x32
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	649a      	str	r2, [r3, #72]	; 0x48

      /* Process Unlocked */
      __HAL_UNLOCK(hsmbus);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
      hsmbus->SlaveTxCpltCallback(hsmbus);
#else
      HAL_SMBUS_SlaveTxCpltCallback(hsmbus);
 800537c:	6878      	ldr	r0, [r7, #4]
 800537e:	f7ff fc85 	bl	8004c8c <HAL_SMBUS_SlaveTxCpltCallback>
 8005382:	e000      	b.n	8005386 <SMBUS_Slave_ISR+0x2de>
    if ((hsmbus->State & HAL_SMBUS_STATE_SLAVE_BUSY_RX) == HAL_SMBUS_STATE_SLAVE_BUSY_RX)
 8005384:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Check if STOPF is set */
  if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_STOPF) != RESET)
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	095b      	lsrs	r3, r3, #5
 800538a:	f003 0301 	and.w	r3, r3, #1
 800538e:	2b00      	cmp	r3, #0
 8005390:	d05a      	beq.n	8005448 <SMBUS_Slave_ISR+0x3a0>
  {
    if ((hsmbus->State & HAL_SMBUS_STATE_LISTEN) == HAL_SMBUS_STATE_LISTEN)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005396:	f003 0308 	and.w	r3, r3, #8
 800539a:	2b08      	cmp	r3, #8
 800539c:	d154      	bne.n	8005448 <SMBUS_Slave_ISR+0x3a0>
    {
      /* Store Last receive data if any */
      if (__HAL_SMBUS_GET_FLAG(hsmbus, SMBUS_FLAG_RXNE) != RESET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	699b      	ldr	r3, [r3, #24]
 80053a4:	f003 0304 	and.w	r3, r3, #4
 80053a8:	2b04      	cmp	r3, #4
 80053aa:	d11c      	bne.n	80053e6 <SMBUS_Slave_ISR+0x33e>
      {
        /* Read data from RXDR */
        *hsmbus->pBuffPtr = (uint8_t)(hsmbus->Instance->RXDR);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053b6:	b2d2      	uxtb	r2, r2
 80053b8:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hsmbus->pBuffPtr++;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053be:	1c5a      	adds	r2, r3, #1
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	635a      	str	r2, [r3, #52]	; 0x34

        if ((hsmbus->XferSize > 0U))
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d00c      	beq.n	80053e6 <SMBUS_Slave_ISR+0x33e>
        {
          hsmbus->XferSize--;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80053d0:	3b01      	subs	r3, #1
 80053d2:	b29a      	uxth	r2, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	871a      	strh	r2, [r3, #56]	; 0x38
          hsmbus->XferCount--;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80053dc:	b29b      	uxth	r3, r3
 80053de:	3b01      	subs	r3, #1
 80053e0:	b29a      	uxth	r2, r3
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	875a      	strh	r2, [r3, #58]	; 0x3a
        }
      }

      /* Disable RX and TX Interrupts */
      SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_RX | SMBUS_IT_TX);
 80053e6:	21f6      	movs	r1, #246	; 0xf6
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f000 f839 	bl	8005460 <SMBUS_Disable_IRQ>

      /* Disable ADDR Interrupt */
      SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_ADDR);
 80053ee:	2138      	movs	r1, #56	; 0x38
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f000 f835 	bl	8005460 <SMBUS_Disable_IRQ>

      /* Disable Address Acknowledge */
      hsmbus->Instance->CR2 |= I2C_CR2_NACK;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	685a      	ldr	r2, [r3, #4]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005404:	605a      	str	r2, [r3, #4]

      /* Clear Configuration Register 2 */
      SMBUS_RESET_CR2(hsmbus);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	6859      	ldr	r1, [r3, #4]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	4b12      	ldr	r3, [pc, #72]	; (800545c <SMBUS_Slave_ISR+0x3b4>)
 8005412:	400b      	ands	r3, r1
 8005414:	6053      	str	r3, [r2, #4]

      /* Clear STOP Flag */
      __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_STOPF);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2220      	movs	r2, #32
 800541c:	61da      	str	r2, [r3, #28]

      /* Clear ADDR flag */
      __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ADDR);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	2208      	movs	r2, #8
 8005424:	61da      	str	r2, [r3, #28]

      hsmbus->XferOptions = 0;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2200      	movs	r2, #0
 800542a:	63da      	str	r2, [r3, #60]	; 0x3c
      hsmbus->PreviousState = hsmbus->State;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	641a      	str	r2, [r3, #64]	; 0x40
      hsmbus->State = HAL_SMBUS_STATE_READY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	649a      	str	r2, [r3, #72]	; 0x48

      /* Process Unlocked */
      __HAL_UNLOCK(hsmbus);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
      hsmbus->ListenCpltCallback(hsmbus);
#else
      HAL_SMBUS_ListenCpltCallback(hsmbus);
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f7ff fc44 	bl	8004cd0 <HAL_SMBUS_ListenCpltCallback>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hsmbus);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  return HAL_OK;
 8005450:	2300      	movs	r3, #0
}
 8005452:	4618      	mov	r0, r3
 8005454:	3710      	adds	r7, #16
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}
 800545a:	bf00      	nop
 800545c:	fe00e800 	.word	0xfe00e800

08005460 <SMBUS_Disable_IRQ>:
  *                the configuration information for the specified SMBUS.
  * @param  InterruptRequest Value of @ref SMBUS_Interrupt_configuration_definition.
  * @retval HAL status
  */
static void SMBUS_Disable_IRQ(SMBUS_HandleTypeDef *hsmbus, uint32_t InterruptRequest)
{
 8005460:	b480      	push	{r7}
 8005462:	b085      	sub	sp, #20
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  uint32_t tmpisr = 0UL;
 800546a:	2300      	movs	r3, #0
 800546c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpstate = hsmbus->State;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005472:	60bb      	str	r3, [r7, #8]

  if ((tmpstate == HAL_SMBUS_STATE_READY) && ((InterruptRequest & SMBUS_IT_ALERT) == SMBUS_IT_ALERT))
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	2b01      	cmp	r3, #1
 8005478:	d108      	bne.n	800548c <SMBUS_Disable_IRQ+0x2c>
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005480:	2b00      	cmp	r3, #0
 8005482:	d003      	beq.n	800548c <SMBUS_Disable_IRQ+0x2c>
  {
    /* Disable ERR interrupt */
    tmpisr |= SMBUS_IT_ERRI;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800548a:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & SMBUS_IT_TX) == SMBUS_IT_TX)
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8005492:	2bf2      	cmp	r3, #242	; 0xf2
 8005494:	d11c      	bne.n	80054d0 <SMBUS_Disable_IRQ+0x70>
  {
    /* Disable TC, STOP, NACK and TXI interrupt */
    tmpisr |= SMBUS_IT_TCI | SMBUS_IT_TXI;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800549c:	60fb      	str	r3, [r7, #12]

    if ((SMBUS_GET_ALERT_ENABLED(hsmbus) == 0UL)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d108      	bne.n	80054be <SMBUS_Disable_IRQ+0x5e>
        && ((tmpstate & HAL_SMBUS_STATE_LISTEN) != HAL_SMBUS_STATE_LISTEN))
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	f003 0308 	and.w	r3, r3, #8
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d103      	bne.n	80054be <SMBUS_Disable_IRQ+0x5e>
    {
      /* Disable ERR interrupt */
      tmpisr |= SMBUS_IT_ERRI;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054bc:	60fb      	str	r3, [r7, #12]
    }

    if ((tmpstate & HAL_SMBUS_STATE_LISTEN) != HAL_SMBUS_STATE_LISTEN)
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	f003 0308 	and.w	r3, r3, #8
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d103      	bne.n	80054d0 <SMBUS_Disable_IRQ+0x70>
    {
      /* Disable STOP and NACK interrupt */
      tmpisr |= SMBUS_IT_STOPI | SMBUS_IT_NACKI;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80054ce:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & SMBUS_IT_RX) == SMBUS_IT_RX)
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	f003 03d4 	and.w	r3, r3, #212	; 0xd4
 80054d6:	2bd4      	cmp	r3, #212	; 0xd4
 80054d8:	d11c      	bne.n	8005514 <SMBUS_Disable_IRQ+0xb4>
  {
    /* Disable TC, STOP, NACK and RXI interrupt */
    tmpisr |= SMBUS_IT_TCI | SMBUS_IT_RXI;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80054e0:	60fb      	str	r3, [r7, #12]

    if ((SMBUS_GET_ALERT_ENABLED(hsmbus) == 0UL)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d108      	bne.n	8005502 <SMBUS_Disable_IRQ+0xa2>
        && ((tmpstate & HAL_SMBUS_STATE_LISTEN) != HAL_SMBUS_STATE_LISTEN))
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	f003 0308 	and.w	r3, r3, #8
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d103      	bne.n	8005502 <SMBUS_Disable_IRQ+0xa2>
    {
      /* Disable ERR interrupt */
      tmpisr |= SMBUS_IT_ERRI;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005500:	60fb      	str	r3, [r7, #12]
    }

    if ((tmpstate & HAL_SMBUS_STATE_LISTEN) != HAL_SMBUS_STATE_LISTEN)
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	f003 0308 	and.w	r3, r3, #8
 8005508:	2b00      	cmp	r3, #0
 800550a:	d103      	bne.n	8005514 <SMBUS_Disable_IRQ+0xb4>
    {
      /* Disable STOP and NACK interrupt */
      tmpisr |= SMBUS_IT_STOPI | SMBUS_IT_NACKI;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8005512:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & SMBUS_IT_ADDR) == SMBUS_IT_ADDR)
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800551a:	2b38      	cmp	r3, #56	; 0x38
 800551c:	d10e      	bne.n	800553c <SMBUS_Disable_IRQ+0xdc>
  {
    /* Disable ADDR, STOP and NACK interrupt */
    tmpisr |= SMBUS_IT_ADDRI | SMBUS_IT_STOPI | SMBUS_IT_NACKI;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8005524:	60fb      	str	r3, [r7, #12]

    if (SMBUS_GET_ALERT_ENABLED(hsmbus) == 0UL)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005530:	2b00      	cmp	r3, #0
 8005532:	d103      	bne.n	800553c <SMBUS_Disable_IRQ+0xdc>
    {
      /* Disable ERR interrupt */
      tmpisr |= SMBUS_IT_ERRI;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800553a:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_SMBUS_DISABLE_IT(hsmbus, tmpisr);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	6819      	ldr	r1, [r3, #0]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	43da      	mvns	r2, r3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	400a      	ands	r2, r1
 800554c:	601a      	str	r2, [r3, #0]
}
 800554e:	bf00      	nop
 8005550:	3714      	adds	r7, #20
 8005552:	46bd      	mov	sp, r7
 8005554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005558:	4770      	bx	lr

0800555a <SMBUS_ITErrorHandler>:
  * @brief  SMBUS interrupts error handler.
  * @param  hsmbus SMBUS handle.
  * @retval None
  */
static void SMBUS_ITErrorHandler(SMBUS_HandleTypeDef *hsmbus)
{
 800555a:	b580      	push	{r7, lr}
 800555c:	b086      	sub	sp, #24
 800555e:	af00      	add	r7, sp, #0
 8005560:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hsmbus->Instance->ISR);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	699b      	ldr	r3, [r3, #24]
 8005568:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hsmbus->Instance->CR1);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	613b      	str	r3, [r7, #16]
  uint32_t tmpstate;
  uint32_t tmperror;

  /* SMBUS Bus error interrupt occurred ------------------------------------*/
  if (((itflags & SMBUS_FLAG_BERR) == SMBUS_FLAG_BERR) && \
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005578:	2b00      	cmp	r3, #0
 800557a:	d00f      	beq.n	800559c <SMBUS_ITErrorHandler+0x42>
      ((itsources & SMBUS_IT_ERRI) == SMBUS_IT_ERRI))
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if (((itflags & SMBUS_FLAG_BERR) == SMBUS_FLAG_BERR) && \
 8005582:	2b00      	cmp	r3, #0
 8005584:	d00a      	beq.n	800559c <SMBUS_ITErrorHandler+0x42>
  {
    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_BERR;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800558a:	f043 0201 	orr.w	r2, r3, #1
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Clear BERR flag */
    __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_BERR);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f44f 7280 	mov.w	r2, #256	; 0x100
 800559a:	61da      	str	r2, [r3, #28]
  }

  /* SMBUS Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if (((itflags & SMBUS_FLAG_OVR) == SMBUS_FLAG_OVR) && \
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d00f      	beq.n	80055c6 <SMBUS_ITErrorHandler+0x6c>
      ((itsources & SMBUS_IT_ERRI) == SMBUS_IT_ERRI))
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if (((itflags & SMBUS_FLAG_OVR) == SMBUS_FLAG_OVR) && \
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d00a      	beq.n	80055c6 <SMBUS_ITErrorHandler+0x6c>
  {
    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_OVR;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055b4:	f043 0208 	orr.w	r2, r3, #8
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Clear OVR flag */
    __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_OVR);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80055c4:	61da      	str	r2, [r3, #28]
  }

  /* SMBUS Arbitration Loss error interrupt occurred ------------------------------------*/
  if (((itflags & SMBUS_FLAG_ARLO) == SMBUS_FLAG_ARLO) && \
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d00f      	beq.n	80055f0 <SMBUS_ITErrorHandler+0x96>
      ((itsources & SMBUS_IT_ERRI) == SMBUS_IT_ERRI))
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if (((itflags & SMBUS_FLAG_ARLO) == SMBUS_FLAG_ARLO) && \
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d00a      	beq.n	80055f0 <SMBUS_ITErrorHandler+0x96>
  {
    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_ARLO;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055de:	f043 0202 	orr.w	r2, r3, #2
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Clear ARLO flag */
    __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ARLO);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80055ee:	61da      	str	r2, [r3, #28]
  }

  /* SMBUS Timeout error interrupt occurred ---------------------------------------------*/
  if (((itflags & SMBUS_FLAG_TIMEOUT) == SMBUS_FLAG_TIMEOUT) && \
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d00f      	beq.n	800561a <SMBUS_ITErrorHandler+0xc0>
      ((itsources & SMBUS_IT_ERRI) == SMBUS_IT_ERRI))
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if (((itflags & SMBUS_FLAG_TIMEOUT) == SMBUS_FLAG_TIMEOUT) && \
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00a      	beq.n	800561a <SMBUS_ITErrorHandler+0xc0>
  {
    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_BUSTIMEOUT;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005608:	f043 0220 	orr.w	r2, r3, #32
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Clear TIMEOUT flag */
    __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_TIMEOUT);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005618:	61da      	str	r2, [r3, #28]
  }

  /* SMBUS Alert error interrupt occurred -----------------------------------------------*/
  if (((itflags & SMBUS_FLAG_ALERT) == SMBUS_FLAG_ALERT) && \
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005620:	2b00      	cmp	r3, #0
 8005622:	d00f      	beq.n	8005644 <SMBUS_ITErrorHandler+0xea>
      ((itsources & SMBUS_IT_ERRI) == SMBUS_IT_ERRI))
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if (((itflags & SMBUS_FLAG_ALERT) == SMBUS_FLAG_ALERT) && \
 800562a:	2b00      	cmp	r3, #0
 800562c:	d00a      	beq.n	8005644 <SMBUS_ITErrorHandler+0xea>
  {
    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_ALERT;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005632:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Clear ALERT flag */
    __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ALERT);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005642:	61da      	str	r2, [r3, #28]
  }

  /* SMBUS Packet Error Check error interrupt occurred ----------------------------------*/
  if (((itflags & SMBUS_FLAG_PECERR) == SMBUS_FLAG_PECERR) && \
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00f      	beq.n	800566e <SMBUS_ITErrorHandler+0x114>
      ((itsources & SMBUS_IT_ERRI) == SMBUS_IT_ERRI))
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if (((itflags & SMBUS_FLAG_PECERR) == SMBUS_FLAG_PECERR) && \
 8005654:	2b00      	cmp	r3, #0
 8005656:	d00a      	beq.n	800566e <SMBUS_ITErrorHandler+0x114>
  {
    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_PECERR;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800565c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Clear PEC error flag */
    __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_PECERR);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800566c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hsmbus->State, misra rule */
  tmperror = hsmbus->ErrorCode;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005672:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror != HAL_SMBUS_ERROR_NONE) && (tmperror != HAL_SMBUS_ERROR_ACKF))
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d01d      	beq.n	80056b6 <SMBUS_ITErrorHandler+0x15c>
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2b04      	cmp	r3, #4
 800567e:	d01a      	beq.n	80056b6 <SMBUS_ITErrorHandler+0x15c>
  {
    /* Do not Reset the HAL state in case of ALERT error */
    if ((tmperror & HAL_SMBUS_ERROR_ALERT) != HAL_SMBUS_ERROR_ALERT)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005686:	2b00      	cmp	r3, #0
 8005688:	d112      	bne.n	80056b0 <SMBUS_ITErrorHandler+0x156>
    {
      /* Store current volatile hsmbus->State, misra rule */
      tmpstate = hsmbus->State;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800568e:	60bb      	str	r3, [r7, #8]

      if (((tmpstate & HAL_SMBUS_STATE_SLAVE_BUSY_TX) == HAL_SMBUS_STATE_SLAVE_BUSY_TX)
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	f003 0332 	and.w	r3, r3, #50	; 0x32
 8005696:	2b32      	cmp	r3, #50	; 0x32
 8005698:	d004      	beq.n	80056a4 <SMBUS_ITErrorHandler+0x14a>
          || ((tmpstate & HAL_SMBUS_STATE_SLAVE_BUSY_RX) == HAL_SMBUS_STATE_SLAVE_BUSY_RX))
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	f003 0342 	and.w	r3, r3, #66	; 0x42
 80056a0:	2b42      	cmp	r3, #66	; 0x42
 80056a2:	d105      	bne.n	80056b0 <SMBUS_ITErrorHandler+0x156>
      {
        /* Reset only HAL_SMBUS_STATE_SLAVE_BUSY_XX */
        /* keep HAL_SMBUS_STATE_LISTEN if set */
        hsmbus->PreviousState = HAL_SMBUS_STATE_READY;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2201      	movs	r2, #1
 80056a8:	641a      	str	r2, [r3, #64]	; 0x40
        hsmbus->State = HAL_SMBUS_STATE_LISTEN;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2208      	movs	r2, #8
 80056ae:	649a      	str	r2, [r3, #72]	; 0x48

    /* Call the Error callback to inform upper layer */
#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
    hsmbus->ErrorCallback(hsmbus);
#else
    HAL_SMBUS_ErrorCallback(hsmbus);
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f7ff fb17 	bl	8004ce4 <HAL_SMBUS_ErrorCallback>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
  }
}
 80056b6:	bf00      	nop
 80056b8:	3718      	adds	r7, #24
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}
	...

080056c0 <SMBUS_TransferConfig>:
  *     @arg @ref SMBUS_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void SMBUS_TransferConfig(SMBUS_HandleTypeDef *hsmbus,  uint16_t DevAddress, uint8_t Size,
                                 uint32_t Mode, uint32_t Request)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b085      	sub	sp, #20
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	60f8      	str	r0, [r7, #12]
 80056c8:	607b      	str	r3, [r7, #4]
 80056ca:	460b      	mov	r3, r1
 80056cc:	817b      	strh	r3, [r7, #10]
 80056ce:	4613      	mov	r3, r2
 80056d0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_SMBUS_ALL_INSTANCE(hsmbus->Instance));
  assert_param(IS_SMBUS_TRANSFER_MODE(Mode));
  assert_param(IS_SMBUS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hsmbus->Instance->CR2,
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	685a      	ldr	r2, [r3, #4]
 80056d8:	69bb      	ldr	r3, [r7, #24]
 80056da:	0d5b      	lsrs	r3, r3, #21
 80056dc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80056e0:	4b0d      	ldr	r3, [pc, #52]	; (8005718 <SMBUS_TransferConfig+0x58>)
 80056e2:	430b      	orrs	r3, r1
 80056e4:	43db      	mvns	r3, r3
 80056e6:	ea02 0103 	and.w	r1, r2, r3
 80056ea:	897b      	ldrh	r3, [r7, #10]
 80056ec:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80056f0:	7a7b      	ldrb	r3, [r7, #9]
 80056f2:	041b      	lsls	r3, r3, #16
 80056f4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80056f8:	431a      	orrs	r2, r3
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	431a      	orrs	r2, r3
 80056fe:	69bb      	ldr	r3, [r7, #24]
 8005700:	431a      	orrs	r2, r3
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	430a      	orrs	r2, r1
 8005708:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31UL - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_PECBYTE)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800570a:	bf00      	nop
 800570c:	3714      	adds	r7, #20
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr
 8005716:	bf00      	nop
 8005718:	07ff63ff 	.word	0x07ff63ff

0800571c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b082      	sub	sp, #8
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d101      	bne.n	800572e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	e049      	b.n	80057c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005734:	b2db      	uxtb	r3, r3
 8005736:	2b00      	cmp	r3, #0
 8005738:	d106      	bne.n	8005748 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2200      	movs	r2, #0
 800573e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f000 f841 	bl	80057ca <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2202      	movs	r2, #2
 800574c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	3304      	adds	r3, #4
 8005758:	4619      	mov	r1, r3
 800575a:	4610      	mov	r0, r2
 800575c:	f000 f9f2 	bl	8005b44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2201      	movs	r2, #1
 8005774:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2201      	movs	r2, #1
 800577c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2201      	movs	r2, #1
 8005794:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2201      	movs	r2, #1
 80057a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2201      	movs	r2, #1
 80057ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2201      	movs	r2, #1
 80057b4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2201      	movs	r2, #1
 80057bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80057c0:	2300      	movs	r3, #0
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3708      	adds	r7, #8
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}

080057ca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80057ca:	b480      	push	{r7}
 80057cc:	b083      	sub	sp, #12
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80057d2:	bf00      	nop
 80057d4:	370c      	adds	r7, #12
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr
	...

080057e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b085      	sub	sp, #20
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d001      	beq.n	80057f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e04a      	b.n	800588e <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2202      	movs	r2, #2
 80057fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68da      	ldr	r2, [r3, #12]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f042 0201 	orr.w	r2, r2, #1
 800580e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a21      	ldr	r2, [pc, #132]	; (800589c <HAL_TIM_Base_Start_IT+0xbc>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d018      	beq.n	800584c <HAL_TIM_Base_Start_IT+0x6c>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005822:	d013      	beq.n	800584c <HAL_TIM_Base_Start_IT+0x6c>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a1d      	ldr	r2, [pc, #116]	; (80058a0 <HAL_TIM_Base_Start_IT+0xc0>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d00e      	beq.n	800584c <HAL_TIM_Base_Start_IT+0x6c>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a1c      	ldr	r2, [pc, #112]	; (80058a4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d009      	beq.n	800584c <HAL_TIM_Base_Start_IT+0x6c>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a1a      	ldr	r2, [pc, #104]	; (80058a8 <HAL_TIM_Base_Start_IT+0xc8>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d004      	beq.n	800584c <HAL_TIM_Base_Start_IT+0x6c>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a19      	ldr	r2, [pc, #100]	; (80058ac <HAL_TIM_Base_Start_IT+0xcc>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d115      	bne.n	8005878 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	689a      	ldr	r2, [r3, #8]
 8005852:	4b17      	ldr	r3, [pc, #92]	; (80058b0 <HAL_TIM_Base_Start_IT+0xd0>)
 8005854:	4013      	ands	r3, r2
 8005856:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2b06      	cmp	r3, #6
 800585c:	d015      	beq.n	800588a <HAL_TIM_Base_Start_IT+0xaa>
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005864:	d011      	beq.n	800588a <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f042 0201 	orr.w	r2, r2, #1
 8005874:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005876:	e008      	b.n	800588a <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f042 0201 	orr.w	r2, r2, #1
 8005886:	601a      	str	r2, [r3, #0]
 8005888:	e000      	b.n	800588c <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800588a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3714      	adds	r7, #20
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr
 800589a:	bf00      	nop
 800589c:	40012c00 	.word	0x40012c00
 80058a0:	40000400 	.word	0x40000400
 80058a4:	40000800 	.word	0x40000800
 80058a8:	40013400 	.word	0x40013400
 80058ac:	40014000 	.word	0x40014000
 80058b0:	00010007 	.word	0x00010007

080058b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b082      	sub	sp, #8
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	691b      	ldr	r3, [r3, #16]
 80058c2:	f003 0302 	and.w	r3, r3, #2
 80058c6:	2b02      	cmp	r3, #2
 80058c8:	d122      	bne.n	8005910 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	68db      	ldr	r3, [r3, #12]
 80058d0:	f003 0302 	and.w	r3, r3, #2
 80058d4:	2b02      	cmp	r3, #2
 80058d6:	d11b      	bne.n	8005910 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f06f 0202 	mvn.w	r2, #2
 80058e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2201      	movs	r2, #1
 80058e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	699b      	ldr	r3, [r3, #24]
 80058ee:	f003 0303 	and.w	r3, r3, #3
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d003      	beq.n	80058fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f000 f905 	bl	8005b06 <HAL_TIM_IC_CaptureCallback>
 80058fc:	e005      	b.n	800590a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 f8f7 	bl	8005af2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f000 f908 	bl	8005b1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	691b      	ldr	r3, [r3, #16]
 8005916:	f003 0304 	and.w	r3, r3, #4
 800591a:	2b04      	cmp	r3, #4
 800591c:	d122      	bne.n	8005964 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	f003 0304 	and.w	r3, r3, #4
 8005928:	2b04      	cmp	r3, #4
 800592a:	d11b      	bne.n	8005964 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f06f 0204 	mvn.w	r2, #4
 8005934:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2202      	movs	r2, #2
 800593a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	699b      	ldr	r3, [r3, #24]
 8005942:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005946:	2b00      	cmp	r3, #0
 8005948:	d003      	beq.n	8005952 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 f8db 	bl	8005b06 <HAL_TIM_IC_CaptureCallback>
 8005950:	e005      	b.n	800595e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f000 f8cd 	bl	8005af2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005958:	6878      	ldr	r0, [r7, #4]
 800595a:	f000 f8de 	bl	8005b1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2200      	movs	r2, #0
 8005962:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	691b      	ldr	r3, [r3, #16]
 800596a:	f003 0308 	and.w	r3, r3, #8
 800596e:	2b08      	cmp	r3, #8
 8005970:	d122      	bne.n	80059b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	f003 0308 	and.w	r3, r3, #8
 800597c:	2b08      	cmp	r3, #8
 800597e:	d11b      	bne.n	80059b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f06f 0208 	mvn.w	r2, #8
 8005988:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2204      	movs	r2, #4
 800598e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	69db      	ldr	r3, [r3, #28]
 8005996:	f003 0303 	and.w	r3, r3, #3
 800599a:	2b00      	cmp	r3, #0
 800599c:	d003      	beq.n	80059a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f000 f8b1 	bl	8005b06 <HAL_TIM_IC_CaptureCallback>
 80059a4:	e005      	b.n	80059b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f000 f8a3 	bl	8005af2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f000 f8b4 	bl	8005b1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2200      	movs	r2, #0
 80059b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	691b      	ldr	r3, [r3, #16]
 80059be:	f003 0310 	and.w	r3, r3, #16
 80059c2:	2b10      	cmp	r3, #16
 80059c4:	d122      	bne.n	8005a0c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	f003 0310 	and.w	r3, r3, #16
 80059d0:	2b10      	cmp	r3, #16
 80059d2:	d11b      	bne.n	8005a0c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f06f 0210 	mvn.w	r2, #16
 80059dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2208      	movs	r2, #8
 80059e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	69db      	ldr	r3, [r3, #28]
 80059ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d003      	beq.n	80059fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 f887 	bl	8005b06 <HAL_TIM_IC_CaptureCallback>
 80059f8:	e005      	b.n	8005a06 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f000 f879 	bl	8005af2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f000 f88a 	bl	8005b1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	691b      	ldr	r3, [r3, #16]
 8005a12:	f003 0301 	and.w	r3, r3, #1
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	d10e      	bne.n	8005a38 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	f003 0301 	and.w	r3, r3, #1
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d107      	bne.n	8005a38 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f06f 0201 	mvn.w	r2, #1
 8005a30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f7fb fd92 	bl	800155c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	691b      	ldr	r3, [r3, #16]
 8005a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a42:	2b80      	cmp	r3, #128	; 0x80
 8005a44:	d10e      	bne.n	8005a64 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	68db      	ldr	r3, [r3, #12]
 8005a4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a50:	2b80      	cmp	r3, #128	; 0x80
 8005a52:	d107      	bne.n	8005a64 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005a5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f000 f90a 	bl	8005c78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	691b      	ldr	r3, [r3, #16]
 8005a6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a72:	d10e      	bne.n	8005a92 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68db      	ldr	r3, [r3, #12]
 8005a7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a7e:	2b80      	cmp	r3, #128	; 0x80
 8005a80:	d107      	bne.n	8005a92 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005a8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f000 f8fd 	bl	8005c8c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	691b      	ldr	r3, [r3, #16]
 8005a98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a9c:	2b40      	cmp	r3, #64	; 0x40
 8005a9e:	d10e      	bne.n	8005abe <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aaa:	2b40      	cmp	r3, #64	; 0x40
 8005aac:	d107      	bne.n	8005abe <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005ab6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f000 f838 	bl	8005b2e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	691b      	ldr	r3, [r3, #16]
 8005ac4:	f003 0320 	and.w	r3, r3, #32
 8005ac8:	2b20      	cmp	r3, #32
 8005aca:	d10e      	bne.n	8005aea <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	68db      	ldr	r3, [r3, #12]
 8005ad2:	f003 0320 	and.w	r3, r3, #32
 8005ad6:	2b20      	cmp	r3, #32
 8005ad8:	d107      	bne.n	8005aea <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f06f 0220 	mvn.w	r2, #32
 8005ae2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f000 f8bd 	bl	8005c64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005aea:	bf00      	nop
 8005aec:	3708      	adds	r7, #8
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}

08005af2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005af2:	b480      	push	{r7}
 8005af4:	b083      	sub	sp, #12
 8005af6:	af00      	add	r7, sp, #0
 8005af8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005afa:	bf00      	nop
 8005afc:	370c      	adds	r7, #12
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr

08005b06 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b06:	b480      	push	{r7}
 8005b08:	b083      	sub	sp, #12
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b0e:	bf00      	nop
 8005b10:	370c      	adds	r7, #12
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr

08005b1a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b1a:	b480      	push	{r7}
 8005b1c:	b083      	sub	sp, #12
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b22:	bf00      	nop
 8005b24:	370c      	adds	r7, #12
 8005b26:	46bd      	mov	sp, r7
 8005b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2c:	4770      	bx	lr

08005b2e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b2e:	b480      	push	{r7}
 8005b30:	b083      	sub	sp, #12
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b36:	bf00      	nop
 8005b38:	370c      	adds	r7, #12
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr
	...

08005b44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b085      	sub	sp, #20
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a3c      	ldr	r2, [pc, #240]	; (8005c48 <TIM_Base_SetConfig+0x104>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d00f      	beq.n	8005b7c <TIM_Base_SetConfig+0x38>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b62:	d00b      	beq.n	8005b7c <TIM_Base_SetConfig+0x38>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a39      	ldr	r2, [pc, #228]	; (8005c4c <TIM_Base_SetConfig+0x108>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d007      	beq.n	8005b7c <TIM_Base_SetConfig+0x38>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a38      	ldr	r2, [pc, #224]	; (8005c50 <TIM_Base_SetConfig+0x10c>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d003      	beq.n	8005b7c <TIM_Base_SetConfig+0x38>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a37      	ldr	r2, [pc, #220]	; (8005c54 <TIM_Base_SetConfig+0x110>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d108      	bne.n	8005b8e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	68fa      	ldr	r2, [r7, #12]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a2d      	ldr	r2, [pc, #180]	; (8005c48 <TIM_Base_SetConfig+0x104>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d01b      	beq.n	8005bce <TIM_Base_SetConfig+0x8a>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b9c:	d017      	beq.n	8005bce <TIM_Base_SetConfig+0x8a>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a2a      	ldr	r2, [pc, #168]	; (8005c4c <TIM_Base_SetConfig+0x108>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d013      	beq.n	8005bce <TIM_Base_SetConfig+0x8a>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a29      	ldr	r2, [pc, #164]	; (8005c50 <TIM_Base_SetConfig+0x10c>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d00f      	beq.n	8005bce <TIM_Base_SetConfig+0x8a>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	4a28      	ldr	r2, [pc, #160]	; (8005c54 <TIM_Base_SetConfig+0x110>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d00b      	beq.n	8005bce <TIM_Base_SetConfig+0x8a>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a27      	ldr	r2, [pc, #156]	; (8005c58 <TIM_Base_SetConfig+0x114>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d007      	beq.n	8005bce <TIM_Base_SetConfig+0x8a>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a26      	ldr	r2, [pc, #152]	; (8005c5c <TIM_Base_SetConfig+0x118>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d003      	beq.n	8005bce <TIM_Base_SetConfig+0x8a>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a25      	ldr	r2, [pc, #148]	; (8005c60 <TIM_Base_SetConfig+0x11c>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d108      	bne.n	8005be0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	68fa      	ldr	r2, [r7, #12]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	695b      	ldr	r3, [r3, #20]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	68fa      	ldr	r2, [r7, #12]
 8005bf2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	689a      	ldr	r2, [r3, #8]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	4a10      	ldr	r2, [pc, #64]	; (8005c48 <TIM_Base_SetConfig+0x104>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d00f      	beq.n	8005c2c <TIM_Base_SetConfig+0xe8>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a11      	ldr	r2, [pc, #68]	; (8005c54 <TIM_Base_SetConfig+0x110>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d00b      	beq.n	8005c2c <TIM_Base_SetConfig+0xe8>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	4a10      	ldr	r2, [pc, #64]	; (8005c58 <TIM_Base_SetConfig+0x114>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d007      	beq.n	8005c2c <TIM_Base_SetConfig+0xe8>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	4a0f      	ldr	r2, [pc, #60]	; (8005c5c <TIM_Base_SetConfig+0x118>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d003      	beq.n	8005c2c <TIM_Base_SetConfig+0xe8>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	4a0e      	ldr	r2, [pc, #56]	; (8005c60 <TIM_Base_SetConfig+0x11c>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d103      	bne.n	8005c34 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	691a      	ldr	r2, [r3, #16]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2201      	movs	r2, #1
 8005c38:	615a      	str	r2, [r3, #20]
}
 8005c3a:	bf00      	nop
 8005c3c:	3714      	adds	r7, #20
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr
 8005c46:	bf00      	nop
 8005c48:	40012c00 	.word	0x40012c00
 8005c4c:	40000400 	.word	0x40000400
 8005c50:	40000800 	.word	0x40000800
 8005c54:	40013400 	.word	0x40013400
 8005c58:	40014000 	.word	0x40014000
 8005c5c:	40014400 	.word	0x40014400
 8005c60:	40014800 	.word	0x40014800

08005c64 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c6c:	bf00      	nop
 8005c6e:	370c      	adds	r7, #12
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr

08005c78 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c80:	bf00      	nop
 8005c82:	370c      	adds	r7, #12
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr

08005c8c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b083      	sub	sp, #12
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005c94:	bf00      	nop
 8005c96:	370c      	adds	r7, #12
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr

08005ca0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b085      	sub	sp, #20
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005ca8:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005cac:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005cb4:	b29a      	uxth	r2, r3
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	43db      	mvns	r3, r3
 8005cbc:	b29b      	uxth	r3, r3
 8005cbe:	4013      	ands	r3, r2
 8005cc0:	b29a      	uxth	r2, r3
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005cc8:	2300      	movs	r3, #0
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3714      	adds	r7, #20
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr

08005cd6 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005cd6:	b084      	sub	sp, #16
 8005cd8:	b480      	push	{r7}
 8005cda:	b083      	sub	sp, #12
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	f107 0014 	add.w	r0, r7, #20
 8005ce4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2201      	movs	r2, #1
 8005cec:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2200      	movs	r2, #0
 8005d04:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	370c      	adds	r7, #12
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	b004      	add	sp, #16
 8005d16:	4770      	bx	lr

08005d18 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b085      	sub	sp, #20
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	4603      	mov	r3, r0
 8005d20:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005d22:	2300      	movs	r3, #0
 8005d24:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005d26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d2a:	2b84      	cmp	r3, #132	; 0x84
 8005d2c:	d005      	beq.n	8005d3a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005d2e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	4413      	add	r3, r2
 8005d36:	3303      	adds	r3, #3
 8005d38:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3714      	adds	r7, #20
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d4e:	f3ef 8305 	mrs	r3, IPSR
 8005d52:	607b      	str	r3, [r7, #4]
  return(result);
 8005d54:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	bf14      	ite	ne
 8005d5a:	2301      	movne	r3, #1
 8005d5c:	2300      	moveq	r3, #0
 8005d5e:	b2db      	uxtb	r3, r3
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	370c      	adds	r7, #12
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr

08005d6c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005d70:	f001 f9bc 	bl	80070ec <vTaskStartScheduler>
  
  return osOK;
 8005d74:	2300      	movs	r3, #0
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	bd80      	pop	{r7, pc}

08005d7a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005d7a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d7c:	b089      	sub	sp, #36	; 0x24
 8005d7e:	af04      	add	r7, sp, #16
 8005d80:	6078      	str	r0, [r7, #4]
 8005d82:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	695b      	ldr	r3, [r3, #20]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d020      	beq.n	8005dce <osThreadCreate+0x54>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	699b      	ldr	r3, [r3, #24]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d01c      	beq.n	8005dce <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	685c      	ldr	r4, [r3, #4]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681d      	ldr	r5, [r3, #0]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	691e      	ldr	r6, [r3, #16]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005da6:	4618      	mov	r0, r3
 8005da8:	f7ff ffb6 	bl	8005d18 <makeFreeRtosPriority>
 8005dac:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	695b      	ldr	r3, [r3, #20]
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005db6:	9202      	str	r2, [sp, #8]
 8005db8:	9301      	str	r3, [sp, #4]
 8005dba:	9100      	str	r1, [sp, #0]
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	4632      	mov	r2, r6
 8005dc0:	4629      	mov	r1, r5
 8005dc2:	4620      	mov	r0, r4
 8005dc4:	f000 ffd4 	bl	8006d70 <xTaskCreateStatic>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	60fb      	str	r3, [r7, #12]
 8005dcc:	e01c      	b.n	8005e08 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	685c      	ldr	r4, [r3, #4]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005dda:	b29e      	uxth	r6, r3
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005de2:	4618      	mov	r0, r3
 8005de4:	f7ff ff98 	bl	8005d18 <makeFreeRtosPriority>
 8005de8:	4602      	mov	r2, r0
 8005dea:	f107 030c 	add.w	r3, r7, #12
 8005dee:	9301      	str	r3, [sp, #4]
 8005df0:	9200      	str	r2, [sp, #0]
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	4632      	mov	r2, r6
 8005df6:	4629      	mov	r1, r5
 8005df8:	4620      	mov	r0, r4
 8005dfa:	f001 f815 	bl	8006e28 <xTaskCreate>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d001      	beq.n	8005e08 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005e04:	2300      	movs	r3, #0
 8005e06:	e000      	b.n	8005e0a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005e08:	68fb      	ldr	r3, [r7, #12]
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3714      	adds	r7, #20
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005e12 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005e12:	b580      	push	{r7, lr}
 8005e14:	b084      	sub	sp, #16
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d001      	beq.n	8005e28 <osDelay+0x16>
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	e000      	b.n	8005e2a <osDelay+0x18>
 8005e28:	2301      	movs	r3, #1
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f001 f92a 	bl	8007084 <vTaskDelay>
  
  return osOK;
 8005e30:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3710      	adds	r7, #16
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}

08005e3a <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8005e3a:	b580      	push	{r7, lr}
 8005e3c:	b082      	sub	sp, #8
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d007      	beq.n	8005e5a <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	4619      	mov	r1, r3
 8005e50:	2001      	movs	r0, #1
 8005e52:	f000 fb31 	bl	80064b8 <xQueueCreateMutexStatic>
 8005e56:	4603      	mov	r3, r0
 8005e58:	e003      	b.n	8005e62 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8005e5a:	2001      	movs	r0, #1
 8005e5c:	f000 fb14 	bl	8006488 <xQueueCreateMutex>
 8005e60:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3708      	adds	r7, #8
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}
	...

08005e6c <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b084      	sub	sp, #16
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8005e76:	2300      	movs	r3, #0
 8005e78:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d101      	bne.n	8005e84 <osMutexWait+0x18>
    return osErrorParameter;
 8005e80:	2380      	movs	r3, #128	; 0x80
 8005e82:	e03a      	b.n	8005efa <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8005e84:	2300      	movs	r3, #0
 8005e86:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e8e:	d103      	bne.n	8005e98 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8005e90:	f04f 33ff 	mov.w	r3, #4294967295
 8005e94:	60fb      	str	r3, [r7, #12]
 8005e96:	e009      	b.n	8005eac <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d006      	beq.n	8005eac <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d101      	bne.n	8005eac <osMutexWait+0x40>
      ticks = 1;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8005eac:	f7ff ff4c 	bl	8005d48 <inHandlerMode>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d017      	beq.n	8005ee6 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8005eb6:	f107 0308 	add.w	r3, r7, #8
 8005eba:	461a      	mov	r2, r3
 8005ebc:	2100      	movs	r1, #0
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f000 fdae 	bl	8006a20 <xQueueReceiveFromISR>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	2b01      	cmp	r3, #1
 8005ec8:	d001      	beq.n	8005ece <osMutexWait+0x62>
      return osErrorOS;
 8005eca:	23ff      	movs	r3, #255	; 0xff
 8005ecc:	e015      	b.n	8005efa <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d011      	beq.n	8005ef8 <osMutexWait+0x8c>
 8005ed4:	4b0b      	ldr	r3, [pc, #44]	; (8005f04 <osMutexWait+0x98>)
 8005ed6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005eda:	601a      	str	r2, [r3, #0]
 8005edc:	f3bf 8f4f 	dsb	sy
 8005ee0:	f3bf 8f6f 	isb	sy
 8005ee4:	e008      	b.n	8005ef8 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8005ee6:	68f9      	ldr	r1, [r7, #12]
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f000 fc8d 	bl	8006808 <xQueueSemaphoreTake>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d001      	beq.n	8005ef8 <osMutexWait+0x8c>
    return osErrorOS;
 8005ef4:	23ff      	movs	r3, #255	; 0xff
 8005ef6:	e000      	b.n	8005efa <osMutexWait+0x8e>
  }
  
  return osOK;
 8005ef8:	2300      	movs	r3, #0
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	3710      	adds	r7, #16
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}
 8005f02:	bf00      	nop
 8005f04:	e000ed04 	.word	0xe000ed04

08005f08 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b084      	sub	sp, #16
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8005f10:	2300      	movs	r3, #0
 8005f12:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8005f14:	2300      	movs	r3, #0
 8005f16:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8005f18:	f7ff ff16 	bl	8005d48 <inHandlerMode>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d016      	beq.n	8005f50 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8005f22:	f107 0308 	add.w	r3, r7, #8
 8005f26:	4619      	mov	r1, r3
 8005f28:	6878      	ldr	r0, [r7, #4]
 8005f2a:	f000 fbdf 	bl	80066ec <xQueueGiveFromISR>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d001      	beq.n	8005f38 <osMutexRelease+0x30>
      return osErrorOS;
 8005f34:	23ff      	movs	r3, #255	; 0xff
 8005f36:	e017      	b.n	8005f68 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d013      	beq.n	8005f66 <osMutexRelease+0x5e>
 8005f3e:	4b0c      	ldr	r3, [pc, #48]	; (8005f70 <osMutexRelease+0x68>)
 8005f40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f44:	601a      	str	r2, [r3, #0]
 8005f46:	f3bf 8f4f 	dsb	sy
 8005f4a:	f3bf 8f6f 	isb	sy
 8005f4e:	e00a      	b.n	8005f66 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8005f50:	2300      	movs	r3, #0
 8005f52:	2200      	movs	r2, #0
 8005f54:	2100      	movs	r1, #0
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f000 faca 	bl	80064f0 <xQueueGenericSend>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d001      	beq.n	8005f66 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8005f62:	23ff      	movs	r3, #255	; 0xff
 8005f64:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8005f66:	68fb      	ldr	r3, [r7, #12]
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3710      	adds	r7, #16
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	e000ed04 	.word	0xe000ed04

08005f74 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b086      	sub	sp, #24
 8005f78:	af02      	add	r7, sp, #8
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d00f      	beq.n	8005fa6 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d10a      	bne.n	8005fa2 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	2203      	movs	r2, #3
 8005f92:	9200      	str	r2, [sp, #0]
 8005f94:	2200      	movs	r2, #0
 8005f96:	2100      	movs	r1, #0
 8005f98:	2001      	movs	r0, #1
 8005f9a:	f000 f987 	bl	80062ac <xQueueGenericCreateStatic>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	e016      	b.n	8005fd0 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	e014      	b.n	8005fd0 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	d110      	bne.n	8005fce <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8005fac:	2203      	movs	r2, #3
 8005fae:	2100      	movs	r1, #0
 8005fb0:	2001      	movs	r0, #1
 8005fb2:	f000 f9f2 	bl	800639a <xQueueGenericCreate>
 8005fb6:	60f8      	str	r0, [r7, #12]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d005      	beq.n	8005fca <osSemaphoreCreate+0x56>
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	2100      	movs	r1, #0
 8005fc4:	68f8      	ldr	r0, [r7, #12]
 8005fc6:	f000 fa93 	bl	80064f0 <xQueueGenericSend>
      return sema;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	e000      	b.n	8005fd0 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8005fce:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3710      	adds	r7, #16
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d101      	bne.n	8005ff0 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8005fec:	2380      	movs	r3, #128	; 0x80
 8005fee:	e03a      	b.n	8006066 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ffa:	d103      	bne.n	8006004 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8005ffc:	f04f 33ff 	mov.w	r3, #4294967295
 8006000:	60fb      	str	r3, [r7, #12]
 8006002:	e009      	b.n	8006018 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d006      	beq.n	8006018 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d101      	bne.n	8006018 <osSemaphoreWait+0x40>
      ticks = 1;
 8006014:	2301      	movs	r3, #1
 8006016:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8006018:	f7ff fe96 	bl	8005d48 <inHandlerMode>
 800601c:	4603      	mov	r3, r0
 800601e:	2b00      	cmp	r3, #0
 8006020:	d017      	beq.n	8006052 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8006022:	f107 0308 	add.w	r3, r7, #8
 8006026:	461a      	mov	r2, r3
 8006028:	2100      	movs	r1, #0
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f000 fcf8 	bl	8006a20 <xQueueReceiveFromISR>
 8006030:	4603      	mov	r3, r0
 8006032:	2b01      	cmp	r3, #1
 8006034:	d001      	beq.n	800603a <osSemaphoreWait+0x62>
      return osErrorOS;
 8006036:	23ff      	movs	r3, #255	; 0xff
 8006038:	e015      	b.n	8006066 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d011      	beq.n	8006064 <osSemaphoreWait+0x8c>
 8006040:	4b0b      	ldr	r3, [pc, #44]	; (8006070 <osSemaphoreWait+0x98>)
 8006042:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006046:	601a      	str	r2, [r3, #0]
 8006048:	f3bf 8f4f 	dsb	sy
 800604c:	f3bf 8f6f 	isb	sy
 8006050:	e008      	b.n	8006064 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8006052:	68f9      	ldr	r1, [r7, #12]
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f000 fbd7 	bl	8006808 <xQueueSemaphoreTake>
 800605a:	4603      	mov	r3, r0
 800605c:	2b01      	cmp	r3, #1
 800605e:	d001      	beq.n	8006064 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8006060:	23ff      	movs	r3, #255	; 0xff
 8006062:	e000      	b.n	8006066 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8006064:	2300      	movs	r3, #0
}
 8006066:	4618      	mov	r0, r3
 8006068:	3710      	adds	r7, #16
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}
 800606e:	bf00      	nop
 8006070:	e000ed04 	.word	0xe000ed04

08006074 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006074:	b480      	push	{r7}
 8006076:	b083      	sub	sp, #12
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f103 0208 	add.w	r2, r3, #8
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	f04f 32ff 	mov.w	r2, #4294967295
 800608c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f103 0208 	add.w	r2, r3, #8
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	f103 0208 	add.w	r2, r3, #8
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2200      	movs	r2, #0
 80060a6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80060a8:	bf00      	nop
 80060aa:	370c      	adds	r7, #12
 80060ac:	46bd      	mov	sp, r7
 80060ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b2:	4770      	bx	lr

080060b4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80060b4:	b480      	push	{r7}
 80060b6:	b083      	sub	sp, #12
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80060c2:	bf00      	nop
 80060c4:	370c      	adds	r7, #12
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr

080060ce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80060ce:	b480      	push	{r7}
 80060d0:	b085      	sub	sp, #20
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
 80060d6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	68fa      	ldr	r2, [r7, #12]
 80060e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	689a      	ldr	r2, [r3, #8]
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	683a      	ldr	r2, [r7, #0]
 80060f2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	683a      	ldr	r2, [r7, #0]
 80060f8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	1c5a      	adds	r2, r3, #1
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	601a      	str	r2, [r3, #0]
}
 800610a:	bf00      	nop
 800610c:	3714      	adds	r7, #20
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr

08006116 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006116:	b480      	push	{r7}
 8006118:	b085      	sub	sp, #20
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
 800611e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800612c:	d103      	bne.n	8006136 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	691b      	ldr	r3, [r3, #16]
 8006132:	60fb      	str	r3, [r7, #12]
 8006134:	e00c      	b.n	8006150 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	3308      	adds	r3, #8
 800613a:	60fb      	str	r3, [r7, #12]
 800613c:	e002      	b.n	8006144 <vListInsert+0x2e>
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	60fb      	str	r3, [r7, #12]
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	68ba      	ldr	r2, [r7, #8]
 800614c:	429a      	cmp	r2, r3
 800614e:	d2f6      	bcs.n	800613e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	685a      	ldr	r2, [r3, #4]
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	683a      	ldr	r2, [r7, #0]
 800615e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	68fa      	ldr	r2, [r7, #12]
 8006164:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	683a      	ldr	r2, [r7, #0]
 800616a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	687a      	ldr	r2, [r7, #4]
 8006170:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	1c5a      	adds	r2, r3, #1
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	601a      	str	r2, [r3, #0]
}
 800617c:	bf00      	nop
 800617e:	3714      	adds	r7, #20
 8006180:	46bd      	mov	sp, r7
 8006182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006186:	4770      	bx	lr

08006188 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006188:	b480      	push	{r7}
 800618a:	b085      	sub	sp, #20
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	691b      	ldr	r3, [r3, #16]
 8006194:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	687a      	ldr	r2, [r7, #4]
 800619c:	6892      	ldr	r2, [r2, #8]
 800619e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	687a      	ldr	r2, [r7, #4]
 80061a6:	6852      	ldr	r2, [r2, #4]
 80061a8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	687a      	ldr	r2, [r7, #4]
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d103      	bne.n	80061bc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	689a      	ldr	r2, [r3, #8]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	1e5a      	subs	r2, r3, #1
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3714      	adds	r7, #20
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr

080061dc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b084      	sub	sp, #16
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
 80061e4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d10a      	bne.n	8006206 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80061f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061f4:	f383 8811 	msr	BASEPRI, r3
 80061f8:	f3bf 8f6f 	isb	sy
 80061fc:	f3bf 8f4f 	dsb	sy
 8006200:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006202:	bf00      	nop
 8006204:	e7fe      	b.n	8006204 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006206:	f001 feed 	bl	8007fe4 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006212:	68f9      	ldr	r1, [r7, #12]
 8006214:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006216:	fb01 f303 	mul.w	r3, r1, r3
 800621a:	441a      	add	r2, r3
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2200      	movs	r2, #0
 8006224:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681a      	ldr	r2, [r3, #0]
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006236:	3b01      	subs	r3, #1
 8006238:	68f9      	ldr	r1, [r7, #12]
 800623a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800623c:	fb01 f303 	mul.w	r3, r1, r3
 8006240:	441a      	add	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	22ff      	movs	r2, #255	; 0xff
 800624a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	22ff      	movs	r2, #255	; 0xff
 8006252:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d114      	bne.n	8006286 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	691b      	ldr	r3, [r3, #16]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d01a      	beq.n	800629a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	3310      	adds	r3, #16
 8006268:	4618      	mov	r0, r3
 800626a:	f001 f987 	bl	800757c <xTaskRemoveFromEventList>
 800626e:	4603      	mov	r3, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	d012      	beq.n	800629a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006274:	4b0c      	ldr	r3, [pc, #48]	; (80062a8 <xQueueGenericReset+0xcc>)
 8006276:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800627a:	601a      	str	r2, [r3, #0]
 800627c:	f3bf 8f4f 	dsb	sy
 8006280:	f3bf 8f6f 	isb	sy
 8006284:	e009      	b.n	800629a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	3310      	adds	r3, #16
 800628a:	4618      	mov	r0, r3
 800628c:	f7ff fef2 	bl	8006074 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	3324      	adds	r3, #36	; 0x24
 8006294:	4618      	mov	r0, r3
 8006296:	f7ff feed 	bl	8006074 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800629a:	f001 fed3 	bl	8008044 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800629e:	2301      	movs	r3, #1
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3710      	adds	r7, #16
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}
 80062a8:	e000ed04 	.word	0xe000ed04

080062ac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b08e      	sub	sp, #56	; 0x38
 80062b0:	af02      	add	r7, sp, #8
 80062b2:	60f8      	str	r0, [r7, #12]
 80062b4:	60b9      	str	r1, [r7, #8]
 80062b6:	607a      	str	r2, [r7, #4]
 80062b8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d10a      	bne.n	80062d6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80062c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062c4:	f383 8811 	msr	BASEPRI, r3
 80062c8:	f3bf 8f6f 	isb	sy
 80062cc:	f3bf 8f4f 	dsb	sy
 80062d0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80062d2:	bf00      	nop
 80062d4:	e7fe      	b.n	80062d4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d10a      	bne.n	80062f2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80062dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062e0:	f383 8811 	msr	BASEPRI, r3
 80062e4:	f3bf 8f6f 	isb	sy
 80062e8:	f3bf 8f4f 	dsb	sy
 80062ec:	627b      	str	r3, [r7, #36]	; 0x24
}
 80062ee:	bf00      	nop
 80062f0:	e7fe      	b.n	80062f0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d002      	beq.n	80062fe <xQueueGenericCreateStatic+0x52>
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d001      	beq.n	8006302 <xQueueGenericCreateStatic+0x56>
 80062fe:	2301      	movs	r3, #1
 8006300:	e000      	b.n	8006304 <xQueueGenericCreateStatic+0x58>
 8006302:	2300      	movs	r3, #0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d10a      	bne.n	800631e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800630c:	f383 8811 	msr	BASEPRI, r3
 8006310:	f3bf 8f6f 	isb	sy
 8006314:	f3bf 8f4f 	dsb	sy
 8006318:	623b      	str	r3, [r7, #32]
}
 800631a:	bf00      	nop
 800631c:	e7fe      	b.n	800631c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d102      	bne.n	800632a <xQueueGenericCreateStatic+0x7e>
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d101      	bne.n	800632e <xQueueGenericCreateStatic+0x82>
 800632a:	2301      	movs	r3, #1
 800632c:	e000      	b.n	8006330 <xQueueGenericCreateStatic+0x84>
 800632e:	2300      	movs	r3, #0
 8006330:	2b00      	cmp	r3, #0
 8006332:	d10a      	bne.n	800634a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006334:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006338:	f383 8811 	msr	BASEPRI, r3
 800633c:	f3bf 8f6f 	isb	sy
 8006340:	f3bf 8f4f 	dsb	sy
 8006344:	61fb      	str	r3, [r7, #28]
}
 8006346:	bf00      	nop
 8006348:	e7fe      	b.n	8006348 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800634a:	2348      	movs	r3, #72	; 0x48
 800634c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	2b48      	cmp	r3, #72	; 0x48
 8006352:	d00a      	beq.n	800636a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006358:	f383 8811 	msr	BASEPRI, r3
 800635c:	f3bf 8f6f 	isb	sy
 8006360:	f3bf 8f4f 	dsb	sy
 8006364:	61bb      	str	r3, [r7, #24]
}
 8006366:	bf00      	nop
 8006368:	e7fe      	b.n	8006368 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800636e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006370:	2b00      	cmp	r3, #0
 8006372:	d00d      	beq.n	8006390 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006376:	2201      	movs	r2, #1
 8006378:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800637c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006382:	9300      	str	r3, [sp, #0]
 8006384:	4613      	mov	r3, r2
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	68b9      	ldr	r1, [r7, #8]
 800638a:	68f8      	ldr	r0, [r7, #12]
 800638c:	f000 f843 	bl	8006416 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8006390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006392:	4618      	mov	r0, r3
 8006394:	3730      	adds	r7, #48	; 0x30
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}

0800639a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800639a:	b580      	push	{r7, lr}
 800639c:	b08a      	sub	sp, #40	; 0x28
 800639e:	af02      	add	r7, sp, #8
 80063a0:	60f8      	str	r0, [r7, #12]
 80063a2:	60b9      	str	r1, [r7, #8]
 80063a4:	4613      	mov	r3, r2
 80063a6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d10a      	bne.n	80063c4 <xQueueGenericCreate+0x2a>
	__asm volatile
 80063ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063b2:	f383 8811 	msr	BASEPRI, r3
 80063b6:	f3bf 8f6f 	isb	sy
 80063ba:	f3bf 8f4f 	dsb	sy
 80063be:	613b      	str	r3, [r7, #16]
}
 80063c0:	bf00      	nop
 80063c2:	e7fe      	b.n	80063c2 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d102      	bne.n	80063d0 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80063ca:	2300      	movs	r3, #0
 80063cc:	61fb      	str	r3, [r7, #28]
 80063ce:	e004      	b.n	80063da <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	68ba      	ldr	r2, [r7, #8]
 80063d4:	fb02 f303 	mul.w	r3, r2, r3
 80063d8:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80063da:	69fb      	ldr	r3, [r7, #28]
 80063dc:	3348      	adds	r3, #72	; 0x48
 80063de:	4618      	mov	r0, r3
 80063e0:	f001 ff22 	bl	8008228 <pvPortMalloc>
 80063e4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80063e6:	69bb      	ldr	r3, [r7, #24]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d00f      	beq.n	800640c <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80063ec:	69bb      	ldr	r3, [r7, #24]
 80063ee:	3348      	adds	r3, #72	; 0x48
 80063f0:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80063f2:	69bb      	ldr	r3, [r7, #24]
 80063f4:	2200      	movs	r2, #0
 80063f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80063fa:	79fa      	ldrb	r2, [r7, #7]
 80063fc:	69bb      	ldr	r3, [r7, #24]
 80063fe:	9300      	str	r3, [sp, #0]
 8006400:	4613      	mov	r3, r2
 8006402:	697a      	ldr	r2, [r7, #20]
 8006404:	68b9      	ldr	r1, [r7, #8]
 8006406:	68f8      	ldr	r0, [r7, #12]
 8006408:	f000 f805 	bl	8006416 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800640c:	69bb      	ldr	r3, [r7, #24]
	}
 800640e:	4618      	mov	r0, r3
 8006410:	3720      	adds	r7, #32
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}

08006416 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006416:	b580      	push	{r7, lr}
 8006418:	b084      	sub	sp, #16
 800641a:	af00      	add	r7, sp, #0
 800641c:	60f8      	str	r0, [r7, #12]
 800641e:	60b9      	str	r1, [r7, #8]
 8006420:	607a      	str	r2, [r7, #4]
 8006422:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d103      	bne.n	8006432 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800642a:	69bb      	ldr	r3, [r7, #24]
 800642c:	69ba      	ldr	r2, [r7, #24]
 800642e:	601a      	str	r2, [r3, #0]
 8006430:	e002      	b.n	8006438 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006432:	69bb      	ldr	r3, [r7, #24]
 8006434:	687a      	ldr	r2, [r7, #4]
 8006436:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006438:	69bb      	ldr	r3, [r7, #24]
 800643a:	68fa      	ldr	r2, [r7, #12]
 800643c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800643e:	69bb      	ldr	r3, [r7, #24]
 8006440:	68ba      	ldr	r2, [r7, #8]
 8006442:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006444:	2101      	movs	r1, #1
 8006446:	69b8      	ldr	r0, [r7, #24]
 8006448:	f7ff fec8 	bl	80061dc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800644c:	bf00      	nop
 800644e:	3710      	adds	r7, #16
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}

08006454 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006454:	b580      	push	{r7, lr}
 8006456:	b082      	sub	sp, #8
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d00e      	beq.n	8006480 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2200      	movs	r2, #0
 8006472:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006474:	2300      	movs	r3, #0
 8006476:	2200      	movs	r2, #0
 8006478:	2100      	movs	r1, #0
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f000 f838 	bl	80064f0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006480:	bf00      	nop
 8006482:	3708      	adds	r7, #8
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}

08006488 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006488:	b580      	push	{r7, lr}
 800648a:	b086      	sub	sp, #24
 800648c:	af00      	add	r7, sp, #0
 800648e:	4603      	mov	r3, r0
 8006490:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006492:	2301      	movs	r3, #1
 8006494:	617b      	str	r3, [r7, #20]
 8006496:	2300      	movs	r3, #0
 8006498:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800649a:	79fb      	ldrb	r3, [r7, #7]
 800649c:	461a      	mov	r2, r3
 800649e:	6939      	ldr	r1, [r7, #16]
 80064a0:	6978      	ldr	r0, [r7, #20]
 80064a2:	f7ff ff7a 	bl	800639a <xQueueGenericCreate>
 80064a6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 80064a8:	68f8      	ldr	r0, [r7, #12]
 80064aa:	f7ff ffd3 	bl	8006454 <prvInitialiseMutex>

		return pxNewQueue;
 80064ae:	68fb      	ldr	r3, [r7, #12]
	}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3718      	adds	r7, #24
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}

080064b8 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b088      	sub	sp, #32
 80064bc:	af02      	add	r7, sp, #8
 80064be:	4603      	mov	r3, r0
 80064c0:	6039      	str	r1, [r7, #0]
 80064c2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80064c4:	2301      	movs	r3, #1
 80064c6:	617b      	str	r3, [r7, #20]
 80064c8:	2300      	movs	r3, #0
 80064ca:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80064cc:	79fb      	ldrb	r3, [r7, #7]
 80064ce:	9300      	str	r3, [sp, #0]
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	2200      	movs	r2, #0
 80064d4:	6939      	ldr	r1, [r7, #16]
 80064d6:	6978      	ldr	r0, [r7, #20]
 80064d8:	f7ff fee8 	bl	80062ac <xQueueGenericCreateStatic>
 80064dc:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 80064de:	68f8      	ldr	r0, [r7, #12]
 80064e0:	f7ff ffb8 	bl	8006454 <prvInitialiseMutex>

		return pxNewQueue;
 80064e4:	68fb      	ldr	r3, [r7, #12]
	}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3718      	adds	r7, #24
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}
	...

080064f0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b08e      	sub	sp, #56	; 0x38
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	60f8      	str	r0, [r7, #12]
 80064f8:	60b9      	str	r1, [r7, #8]
 80064fa:	607a      	str	r2, [r7, #4]
 80064fc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80064fe:	2300      	movs	r3, #0
 8006500:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006508:	2b00      	cmp	r3, #0
 800650a:	d10a      	bne.n	8006522 <xQueueGenericSend+0x32>
	__asm volatile
 800650c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006510:	f383 8811 	msr	BASEPRI, r3
 8006514:	f3bf 8f6f 	isb	sy
 8006518:	f3bf 8f4f 	dsb	sy
 800651c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800651e:	bf00      	nop
 8006520:	e7fe      	b.n	8006520 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d103      	bne.n	8006530 <xQueueGenericSend+0x40>
 8006528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800652a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800652c:	2b00      	cmp	r3, #0
 800652e:	d101      	bne.n	8006534 <xQueueGenericSend+0x44>
 8006530:	2301      	movs	r3, #1
 8006532:	e000      	b.n	8006536 <xQueueGenericSend+0x46>
 8006534:	2300      	movs	r3, #0
 8006536:	2b00      	cmp	r3, #0
 8006538:	d10a      	bne.n	8006550 <xQueueGenericSend+0x60>
	__asm volatile
 800653a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800653e:	f383 8811 	msr	BASEPRI, r3
 8006542:	f3bf 8f6f 	isb	sy
 8006546:	f3bf 8f4f 	dsb	sy
 800654a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800654c:	bf00      	nop
 800654e:	e7fe      	b.n	800654e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	2b02      	cmp	r3, #2
 8006554:	d103      	bne.n	800655e <xQueueGenericSend+0x6e>
 8006556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006558:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800655a:	2b01      	cmp	r3, #1
 800655c:	d101      	bne.n	8006562 <xQueueGenericSend+0x72>
 800655e:	2301      	movs	r3, #1
 8006560:	e000      	b.n	8006564 <xQueueGenericSend+0x74>
 8006562:	2300      	movs	r3, #0
 8006564:	2b00      	cmp	r3, #0
 8006566:	d10a      	bne.n	800657e <xQueueGenericSend+0x8e>
	__asm volatile
 8006568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800656c:	f383 8811 	msr	BASEPRI, r3
 8006570:	f3bf 8f6f 	isb	sy
 8006574:	f3bf 8f4f 	dsb	sy
 8006578:	623b      	str	r3, [r7, #32]
}
 800657a:	bf00      	nop
 800657c:	e7fe      	b.n	800657c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800657e:	f001 f9bf 	bl	8007900 <xTaskGetSchedulerState>
 8006582:	4603      	mov	r3, r0
 8006584:	2b00      	cmp	r3, #0
 8006586:	d102      	bne.n	800658e <xQueueGenericSend+0x9e>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d101      	bne.n	8006592 <xQueueGenericSend+0xa2>
 800658e:	2301      	movs	r3, #1
 8006590:	e000      	b.n	8006594 <xQueueGenericSend+0xa4>
 8006592:	2300      	movs	r3, #0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d10a      	bne.n	80065ae <xQueueGenericSend+0xbe>
	__asm volatile
 8006598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800659c:	f383 8811 	msr	BASEPRI, r3
 80065a0:	f3bf 8f6f 	isb	sy
 80065a4:	f3bf 8f4f 	dsb	sy
 80065a8:	61fb      	str	r3, [r7, #28]
}
 80065aa:	bf00      	nop
 80065ac:	e7fe      	b.n	80065ac <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80065ae:	f001 fd19 	bl	8007fe4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80065b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d302      	bcc.n	80065c4 <xQueueGenericSend+0xd4>
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	2b02      	cmp	r3, #2
 80065c2:	d129      	bne.n	8006618 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80065c4:	683a      	ldr	r2, [r7, #0]
 80065c6:	68b9      	ldr	r1, [r7, #8]
 80065c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80065ca:	f000 fac1 	bl	8006b50 <prvCopyDataToQueue>
 80065ce:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80065d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d010      	beq.n	80065fa <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80065d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065da:	3324      	adds	r3, #36	; 0x24
 80065dc:	4618      	mov	r0, r3
 80065de:	f000 ffcd 	bl	800757c <xTaskRemoveFromEventList>
 80065e2:	4603      	mov	r3, r0
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d013      	beq.n	8006610 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80065e8:	4b3f      	ldr	r3, [pc, #252]	; (80066e8 <xQueueGenericSend+0x1f8>)
 80065ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065ee:	601a      	str	r2, [r3, #0]
 80065f0:	f3bf 8f4f 	dsb	sy
 80065f4:	f3bf 8f6f 	isb	sy
 80065f8:	e00a      	b.n	8006610 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80065fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d007      	beq.n	8006610 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006600:	4b39      	ldr	r3, [pc, #228]	; (80066e8 <xQueueGenericSend+0x1f8>)
 8006602:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006606:	601a      	str	r2, [r3, #0]
 8006608:	f3bf 8f4f 	dsb	sy
 800660c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006610:	f001 fd18 	bl	8008044 <vPortExitCritical>
				return pdPASS;
 8006614:	2301      	movs	r3, #1
 8006616:	e063      	b.n	80066e0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d103      	bne.n	8006626 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800661e:	f001 fd11 	bl	8008044 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006622:	2300      	movs	r3, #0
 8006624:	e05c      	b.n	80066e0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006628:	2b00      	cmp	r3, #0
 800662a:	d106      	bne.n	800663a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800662c:	f107 0314 	add.w	r3, r7, #20
 8006630:	4618      	mov	r0, r3
 8006632:	f001 f805 	bl	8007640 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006636:	2301      	movs	r3, #1
 8006638:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800663a:	f001 fd03 	bl	8008044 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800663e:	f000 fdb5 	bl	80071ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006642:	f001 fccf 	bl	8007fe4 <vPortEnterCritical>
 8006646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006648:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800664c:	b25b      	sxtb	r3, r3
 800664e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006652:	d103      	bne.n	800665c <xQueueGenericSend+0x16c>
 8006654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006656:	2200      	movs	r2, #0
 8006658:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800665c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800665e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006662:	b25b      	sxtb	r3, r3
 8006664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006668:	d103      	bne.n	8006672 <xQueueGenericSend+0x182>
 800666a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800666c:	2200      	movs	r2, #0
 800666e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006672:	f001 fce7 	bl	8008044 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006676:	1d3a      	adds	r2, r7, #4
 8006678:	f107 0314 	add.w	r3, r7, #20
 800667c:	4611      	mov	r1, r2
 800667e:	4618      	mov	r0, r3
 8006680:	f000 fff4 	bl	800766c <xTaskCheckForTimeOut>
 8006684:	4603      	mov	r3, r0
 8006686:	2b00      	cmp	r3, #0
 8006688:	d124      	bne.n	80066d4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800668a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800668c:	f000 fb58 	bl	8006d40 <prvIsQueueFull>
 8006690:	4603      	mov	r3, r0
 8006692:	2b00      	cmp	r3, #0
 8006694:	d018      	beq.n	80066c8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006698:	3310      	adds	r3, #16
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	4611      	mov	r1, r2
 800669e:	4618      	mov	r0, r3
 80066a0:	f000 ff48 	bl	8007534 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80066a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80066a6:	f000 fae3 	bl	8006c70 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80066aa:	f000 fd8d 	bl	80071c8 <xTaskResumeAll>
 80066ae:	4603      	mov	r3, r0
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	f47f af7c 	bne.w	80065ae <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80066b6:	4b0c      	ldr	r3, [pc, #48]	; (80066e8 <xQueueGenericSend+0x1f8>)
 80066b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066bc:	601a      	str	r2, [r3, #0]
 80066be:	f3bf 8f4f 	dsb	sy
 80066c2:	f3bf 8f6f 	isb	sy
 80066c6:	e772      	b.n	80065ae <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80066c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80066ca:	f000 fad1 	bl	8006c70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80066ce:	f000 fd7b 	bl	80071c8 <xTaskResumeAll>
 80066d2:	e76c      	b.n	80065ae <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80066d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80066d6:	f000 facb 	bl	8006c70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80066da:	f000 fd75 	bl	80071c8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80066de:	2300      	movs	r3, #0
		}
	}
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3738      	adds	r7, #56	; 0x38
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}
 80066e8:	e000ed04 	.word	0xe000ed04

080066ec <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b08e      	sub	sp, #56	; 0x38
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
 80066f4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80066fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d10a      	bne.n	8006716 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8006700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006704:	f383 8811 	msr	BASEPRI, r3
 8006708:	f3bf 8f6f 	isb	sy
 800670c:	f3bf 8f4f 	dsb	sy
 8006710:	623b      	str	r3, [r7, #32]
}
 8006712:	bf00      	nop
 8006714:	e7fe      	b.n	8006714 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800671a:	2b00      	cmp	r3, #0
 800671c:	d00a      	beq.n	8006734 <xQueueGiveFromISR+0x48>
	__asm volatile
 800671e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006722:	f383 8811 	msr	BASEPRI, r3
 8006726:	f3bf 8f6f 	isb	sy
 800672a:	f3bf 8f4f 	dsb	sy
 800672e:	61fb      	str	r3, [r7, #28]
}
 8006730:	bf00      	nop
 8006732:	e7fe      	b.n	8006732 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8006734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d103      	bne.n	8006744 <xQueueGiveFromISR+0x58>
 800673c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d101      	bne.n	8006748 <xQueueGiveFromISR+0x5c>
 8006744:	2301      	movs	r3, #1
 8006746:	e000      	b.n	800674a <xQueueGiveFromISR+0x5e>
 8006748:	2300      	movs	r3, #0
 800674a:	2b00      	cmp	r3, #0
 800674c:	d10a      	bne.n	8006764 <xQueueGiveFromISR+0x78>
	__asm volatile
 800674e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006752:	f383 8811 	msr	BASEPRI, r3
 8006756:	f3bf 8f6f 	isb	sy
 800675a:	f3bf 8f4f 	dsb	sy
 800675e:	61bb      	str	r3, [r7, #24]
}
 8006760:	bf00      	nop
 8006762:	e7fe      	b.n	8006762 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006764:	f001 fd20 	bl	80081a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006768:	f3ef 8211 	mrs	r2, BASEPRI
 800676c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006770:	f383 8811 	msr	BASEPRI, r3
 8006774:	f3bf 8f6f 	isb	sy
 8006778:	f3bf 8f4f 	dsb	sy
 800677c:	617a      	str	r2, [r7, #20]
 800677e:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006780:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006782:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006788:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800678a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800678c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800678e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006790:	429a      	cmp	r2, r3
 8006792:	d22b      	bcs.n	80067ec <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006796:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800679a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800679e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067a0:	1c5a      	adds	r2, r3, #1
 80067a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067a4:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80067a6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80067aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067ae:	d112      	bne.n	80067d6 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d016      	beq.n	80067e6 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067ba:	3324      	adds	r3, #36	; 0x24
 80067bc:	4618      	mov	r0, r3
 80067be:	f000 fedd 	bl	800757c <xTaskRemoveFromEventList>
 80067c2:	4603      	mov	r3, r0
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d00e      	beq.n	80067e6 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d00b      	beq.n	80067e6 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	2201      	movs	r2, #1
 80067d2:	601a      	str	r2, [r3, #0]
 80067d4:	e007      	b.n	80067e6 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80067d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80067da:	3301      	adds	r3, #1
 80067dc:	b2db      	uxtb	r3, r3
 80067de:	b25a      	sxtb	r2, r3
 80067e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80067e6:	2301      	movs	r3, #1
 80067e8:	637b      	str	r3, [r7, #52]	; 0x34
 80067ea:	e001      	b.n	80067f0 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80067ec:	2300      	movs	r3, #0
 80067ee:	637b      	str	r3, [r7, #52]	; 0x34
 80067f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067f2:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80067fa:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80067fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3738      	adds	r7, #56	; 0x38
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}
	...

08006808 <xQueueSemaphoreTake>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b08e      	sub	sp, #56	; 0x38
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006812:	2300      	movs	r3, #0
 8006814:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800681a:	2300      	movs	r3, #0
 800681c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800681e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006820:	2b00      	cmp	r3, #0
 8006822:	d10a      	bne.n	800683a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8006824:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006828:	f383 8811 	msr	BASEPRI, r3
 800682c:	f3bf 8f6f 	isb	sy
 8006830:	f3bf 8f4f 	dsb	sy
 8006834:	623b      	str	r3, [r7, #32]
}
 8006836:	bf00      	nop
 8006838:	e7fe      	b.n	8006838 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800683a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800683c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800683e:	2b00      	cmp	r3, #0
 8006840:	d00a      	beq.n	8006858 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8006842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006846:	f383 8811 	msr	BASEPRI, r3
 800684a:	f3bf 8f6f 	isb	sy
 800684e:	f3bf 8f4f 	dsb	sy
 8006852:	61fb      	str	r3, [r7, #28]
}
 8006854:	bf00      	nop
 8006856:	e7fe      	b.n	8006856 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006858:	f001 f852 	bl	8007900 <xTaskGetSchedulerState>
 800685c:	4603      	mov	r3, r0
 800685e:	2b00      	cmp	r3, #0
 8006860:	d102      	bne.n	8006868 <xQueueSemaphoreTake+0x60>
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d101      	bne.n	800686c <xQueueSemaphoreTake+0x64>
 8006868:	2301      	movs	r3, #1
 800686a:	e000      	b.n	800686e <xQueueSemaphoreTake+0x66>
 800686c:	2300      	movs	r3, #0
 800686e:	2b00      	cmp	r3, #0
 8006870:	d10a      	bne.n	8006888 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8006872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006876:	f383 8811 	msr	BASEPRI, r3
 800687a:	f3bf 8f6f 	isb	sy
 800687e:	f3bf 8f4f 	dsb	sy
 8006882:	61bb      	str	r3, [r7, #24]
}
 8006884:	bf00      	nop
 8006886:	e7fe      	b.n	8006886 <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8006888:	f001 fbac 	bl	8007fe4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800688c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800688e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006890:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006894:	2b00      	cmp	r3, #0
 8006896:	d024      	beq.n	80068e2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800689a:	1e5a      	subs	r2, r3, #1
 800689c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800689e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80068a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d104      	bne.n	80068b2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80068a8:	f001 f9f4 	bl	8007c94 <pvTaskIncrementMutexHeldCount>
 80068ac:	4602      	mov	r2, r0
 80068ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068b0:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068b4:	691b      	ldr	r3, [r3, #16]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d00f      	beq.n	80068da <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068bc:	3310      	adds	r3, #16
 80068be:	4618      	mov	r0, r3
 80068c0:	f000 fe5c 	bl	800757c <xTaskRemoveFromEventList>
 80068c4:	4603      	mov	r3, r0
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d007      	beq.n	80068da <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80068ca:	4b54      	ldr	r3, [pc, #336]	; (8006a1c <xQueueSemaphoreTake+0x214>)
 80068cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068d0:	601a      	str	r2, [r3, #0]
 80068d2:	f3bf 8f4f 	dsb	sy
 80068d6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80068da:	f001 fbb3 	bl	8008044 <vPortExitCritical>
				return pdPASS;
 80068de:	2301      	movs	r3, #1
 80068e0:	e097      	b.n	8006a12 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d111      	bne.n	800690c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80068e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d00a      	beq.n	8006904 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80068ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068f2:	f383 8811 	msr	BASEPRI, r3
 80068f6:	f3bf 8f6f 	isb	sy
 80068fa:	f3bf 8f4f 	dsb	sy
 80068fe:	617b      	str	r3, [r7, #20]
}
 8006900:	bf00      	nop
 8006902:	e7fe      	b.n	8006902 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006904:	f001 fb9e 	bl	8008044 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006908:	2300      	movs	r3, #0
 800690a:	e082      	b.n	8006a12 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800690c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800690e:	2b00      	cmp	r3, #0
 8006910:	d106      	bne.n	8006920 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006912:	f107 030c 	add.w	r3, r7, #12
 8006916:	4618      	mov	r0, r3
 8006918:	f000 fe92 	bl	8007640 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800691c:	2301      	movs	r3, #1
 800691e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006920:	f001 fb90 	bl	8008044 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006924:	f000 fc42 	bl	80071ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006928:	f001 fb5c 	bl	8007fe4 <vPortEnterCritical>
 800692c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800692e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006932:	b25b      	sxtb	r3, r3
 8006934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006938:	d103      	bne.n	8006942 <xQueueSemaphoreTake+0x13a>
 800693a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800693c:	2200      	movs	r2, #0
 800693e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006944:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006948:	b25b      	sxtb	r3, r3
 800694a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800694e:	d103      	bne.n	8006958 <xQueueSemaphoreTake+0x150>
 8006950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006952:	2200      	movs	r2, #0
 8006954:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006958:	f001 fb74 	bl	8008044 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800695c:	463a      	mov	r2, r7
 800695e:	f107 030c 	add.w	r3, r7, #12
 8006962:	4611      	mov	r1, r2
 8006964:	4618      	mov	r0, r3
 8006966:	f000 fe81 	bl	800766c <xTaskCheckForTimeOut>
 800696a:	4603      	mov	r3, r0
 800696c:	2b00      	cmp	r3, #0
 800696e:	d132      	bne.n	80069d6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006970:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006972:	f000 f9cf 	bl	8006d14 <prvIsQueueEmpty>
 8006976:	4603      	mov	r3, r0
 8006978:	2b00      	cmp	r3, #0
 800697a:	d026      	beq.n	80069ca <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800697c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d109      	bne.n	8006998 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8006984:	f001 fb2e 	bl	8007fe4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8006988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	4618      	mov	r0, r3
 800698e:	f000 ffd5 	bl	800793c <xTaskPriorityInherit>
 8006992:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006994:	f001 fb56 	bl	8008044 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006998:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800699a:	3324      	adds	r3, #36	; 0x24
 800699c:	683a      	ldr	r2, [r7, #0]
 800699e:	4611      	mov	r1, r2
 80069a0:	4618      	mov	r0, r3
 80069a2:	f000 fdc7 	bl	8007534 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80069a6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80069a8:	f000 f962 	bl	8006c70 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80069ac:	f000 fc0c 	bl	80071c8 <xTaskResumeAll>
 80069b0:	4603      	mov	r3, r0
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	f47f af68 	bne.w	8006888 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80069b8:	4b18      	ldr	r3, [pc, #96]	; (8006a1c <xQueueSemaphoreTake+0x214>)
 80069ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069be:	601a      	str	r2, [r3, #0]
 80069c0:	f3bf 8f4f 	dsb	sy
 80069c4:	f3bf 8f6f 	isb	sy
 80069c8:	e75e      	b.n	8006888 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80069ca:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80069cc:	f000 f950 	bl	8006c70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80069d0:	f000 fbfa 	bl	80071c8 <xTaskResumeAll>
 80069d4:	e758      	b.n	8006888 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80069d6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80069d8:	f000 f94a 	bl	8006c70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80069dc:	f000 fbf4 	bl	80071c8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80069e0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80069e2:	f000 f997 	bl	8006d14 <prvIsQueueEmpty>
 80069e6:	4603      	mov	r3, r0
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	f43f af4d 	beq.w	8006888 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80069ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d00d      	beq.n	8006a10 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80069f4:	f001 faf6 	bl	8007fe4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80069f8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80069fa:	f000 f891 	bl	8006b20 <prvGetDisinheritPriorityAfterTimeout>
 80069fe:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8006a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006a06:	4618      	mov	r0, r3
 8006a08:	f001 f8a4 	bl	8007b54 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006a0c:	f001 fb1a 	bl	8008044 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006a10:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3738      	adds	r7, #56	; 0x38
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	e000ed04 	.word	0xe000ed04

08006a20 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b08e      	sub	sp, #56	; 0x38
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	60f8      	str	r0, [r7, #12]
 8006a28:	60b9      	str	r1, [r7, #8]
 8006a2a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d10a      	bne.n	8006a4c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8006a36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a3a:	f383 8811 	msr	BASEPRI, r3
 8006a3e:	f3bf 8f6f 	isb	sy
 8006a42:	f3bf 8f4f 	dsb	sy
 8006a46:	623b      	str	r3, [r7, #32]
}
 8006a48:	bf00      	nop
 8006a4a:	e7fe      	b.n	8006a4a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d103      	bne.n	8006a5a <xQueueReceiveFromISR+0x3a>
 8006a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d101      	bne.n	8006a5e <xQueueReceiveFromISR+0x3e>
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e000      	b.n	8006a60 <xQueueReceiveFromISR+0x40>
 8006a5e:	2300      	movs	r3, #0
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d10a      	bne.n	8006a7a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8006a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a68:	f383 8811 	msr	BASEPRI, r3
 8006a6c:	f3bf 8f6f 	isb	sy
 8006a70:	f3bf 8f4f 	dsb	sy
 8006a74:	61fb      	str	r3, [r7, #28]
}
 8006a76:	bf00      	nop
 8006a78:	e7fe      	b.n	8006a78 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006a7a:	f001 fb95 	bl	80081a8 <vPortValidateInterruptPriority>
	__asm volatile
 8006a7e:	f3ef 8211 	mrs	r2, BASEPRI
 8006a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a86:	f383 8811 	msr	BASEPRI, r3
 8006a8a:	f3bf 8f6f 	isb	sy
 8006a8e:	f3bf 8f4f 	dsb	sy
 8006a92:	61ba      	str	r2, [r7, #24]
 8006a94:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006a96:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006a98:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a9e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d02f      	beq.n	8006b06 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006aac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006ab0:	68b9      	ldr	r1, [r7, #8]
 8006ab2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006ab4:	f000 f8b6 	bl	8006c24 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aba:	1e5a      	subs	r2, r3, #1
 8006abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006abe:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006ac0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ac8:	d112      	bne.n	8006af0 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006acc:	691b      	ldr	r3, [r3, #16]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d016      	beq.n	8006b00 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ad4:	3310      	adds	r3, #16
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f000 fd50 	bl	800757c <xTaskRemoveFromEventList>
 8006adc:	4603      	mov	r3, r0
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d00e      	beq.n	8006b00 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d00b      	beq.n	8006b00 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2201      	movs	r2, #1
 8006aec:	601a      	str	r2, [r3, #0]
 8006aee:	e007      	b.n	8006b00 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006af0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006af4:	3301      	adds	r3, #1
 8006af6:	b2db      	uxtb	r3, r3
 8006af8:	b25a      	sxtb	r2, r3
 8006afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006afc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006b00:	2301      	movs	r3, #1
 8006b02:	637b      	str	r3, [r7, #52]	; 0x34
 8006b04:	e001      	b.n	8006b0a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8006b06:	2300      	movs	r3, #0
 8006b08:	637b      	str	r3, [r7, #52]	; 0x34
 8006b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b0c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	f383 8811 	msr	BASEPRI, r3
}
 8006b14:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006b16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006b18:	4618      	mov	r0, r3
 8006b1a:	3738      	adds	r7, #56	; 0x38
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bd80      	pop	{r7, pc}

08006b20 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006b20:	b480      	push	{r7}
 8006b22:	b085      	sub	sp, #20
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d006      	beq.n	8006b3e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f1c3 0307 	rsb	r3, r3, #7
 8006b3a:	60fb      	str	r3, [r7, #12]
 8006b3c:	e001      	b.n	8006b42 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006b3e:	2300      	movs	r3, #0
 8006b40:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006b42:	68fb      	ldr	r3, [r7, #12]
	}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3714      	adds	r7, #20
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b086      	sub	sp, #24
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	60f8      	str	r0, [r7, #12]
 8006b58:	60b9      	str	r1, [r7, #8]
 8006b5a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b64:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d10d      	bne.n	8006b8a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d14d      	bne.n	8006c12 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f000 ff64 	bl	8007a48 <xTaskPriorityDisinherit>
 8006b80:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2200      	movs	r2, #0
 8006b86:	605a      	str	r2, [r3, #4]
 8006b88:	e043      	b.n	8006c12 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d119      	bne.n	8006bc4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6898      	ldr	r0, [r3, #8]
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b98:	461a      	mov	r2, r3
 8006b9a:	68b9      	ldr	r1, [r7, #8]
 8006b9c:	f001 fd42 	bl	8008624 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	689a      	ldr	r2, [r3, #8]
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ba8:	441a      	add	r2, r3
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	689a      	ldr	r2, [r3, #8]
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d32b      	bcc.n	8006c12 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	609a      	str	r2, [r3, #8]
 8006bc2:	e026      	b.n	8006c12 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	68d8      	ldr	r0, [r3, #12]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bcc:	461a      	mov	r2, r3
 8006bce:	68b9      	ldr	r1, [r7, #8]
 8006bd0:	f001 fd28 	bl	8008624 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	68da      	ldr	r2, [r3, #12]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bdc:	425b      	negs	r3, r3
 8006bde:	441a      	add	r2, r3
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	68da      	ldr	r2, [r3, #12]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	429a      	cmp	r2, r3
 8006bee:	d207      	bcs.n	8006c00 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	685a      	ldr	r2, [r3, #4]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bf8:	425b      	negs	r3, r3
 8006bfa:	441a      	add	r2, r3
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2b02      	cmp	r3, #2
 8006c04:	d105      	bne.n	8006c12 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006c06:	693b      	ldr	r3, [r7, #16]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d002      	beq.n	8006c12 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	3b01      	subs	r3, #1
 8006c10:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	1c5a      	adds	r2, r3, #1
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006c1a:	697b      	ldr	r3, [r7, #20]
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3718      	adds	r7, #24
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}

08006c24 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b082      	sub	sp, #8
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d018      	beq.n	8006c68 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	68da      	ldr	r2, [r3, #12]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c3e:	441a      	add	r2, r3
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	68da      	ldr	r2, [r3, #12]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d303      	bcc.n	8006c58 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681a      	ldr	r2, [r3, #0]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	68d9      	ldr	r1, [r3, #12]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c60:	461a      	mov	r2, r3
 8006c62:	6838      	ldr	r0, [r7, #0]
 8006c64:	f001 fcde 	bl	8008624 <memcpy>
	}
}
 8006c68:	bf00      	nop
 8006c6a:	3708      	adds	r7, #8
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}

08006c70 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006c78:	f001 f9b4 	bl	8007fe4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006c82:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c84:	e011      	b.n	8006caa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d012      	beq.n	8006cb4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	3324      	adds	r3, #36	; 0x24
 8006c92:	4618      	mov	r0, r3
 8006c94:	f000 fc72 	bl	800757c <xTaskRemoveFromEventList>
 8006c98:	4603      	mov	r3, r0
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d001      	beq.n	8006ca2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006c9e:	f000 fd47 	bl	8007730 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006ca2:	7bfb      	ldrb	r3, [r7, #15]
 8006ca4:	3b01      	subs	r3, #1
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006caa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	dce9      	bgt.n	8006c86 <prvUnlockQueue+0x16>
 8006cb2:	e000      	b.n	8006cb6 <prvUnlockQueue+0x46>
					break;
 8006cb4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	22ff      	movs	r2, #255	; 0xff
 8006cba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006cbe:	f001 f9c1 	bl	8008044 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006cc2:	f001 f98f 	bl	8007fe4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006ccc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006cce:	e011      	b.n	8006cf4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	691b      	ldr	r3, [r3, #16]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d012      	beq.n	8006cfe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	3310      	adds	r3, #16
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f000 fc4d 	bl	800757c <xTaskRemoveFromEventList>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d001      	beq.n	8006cec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006ce8:	f000 fd22 	bl	8007730 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006cec:	7bbb      	ldrb	r3, [r7, #14]
 8006cee:	3b01      	subs	r3, #1
 8006cf0:	b2db      	uxtb	r3, r3
 8006cf2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006cf4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	dce9      	bgt.n	8006cd0 <prvUnlockQueue+0x60>
 8006cfc:	e000      	b.n	8006d00 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006cfe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	22ff      	movs	r2, #255	; 0xff
 8006d04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006d08:	f001 f99c 	bl	8008044 <vPortExitCritical>
}
 8006d0c:	bf00      	nop
 8006d0e:	3710      	adds	r7, #16
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}

08006d14 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b084      	sub	sp, #16
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006d1c:	f001 f962 	bl	8007fe4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d102      	bne.n	8006d2e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	60fb      	str	r3, [r7, #12]
 8006d2c:	e001      	b.n	8006d32 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006d32:	f001 f987 	bl	8008044 <vPortExitCritical>

	return xReturn;
 8006d36:	68fb      	ldr	r3, [r7, #12]
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	3710      	adds	r7, #16
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}

08006d40 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b084      	sub	sp, #16
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006d48:	f001 f94c 	bl	8007fe4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d102      	bne.n	8006d5e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	60fb      	str	r3, [r7, #12]
 8006d5c:	e001      	b.n	8006d62 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006d62:	f001 f96f 	bl	8008044 <vPortExitCritical>

	return xReturn;
 8006d66:	68fb      	ldr	r3, [r7, #12]
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3710      	adds	r7, #16
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}

08006d70 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b08e      	sub	sp, #56	; 0x38
 8006d74:	af04      	add	r7, sp, #16
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	607a      	str	r2, [r7, #4]
 8006d7c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006d7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d10a      	bne.n	8006d9a <xTaskCreateStatic+0x2a>
	__asm volatile
 8006d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d88:	f383 8811 	msr	BASEPRI, r3
 8006d8c:	f3bf 8f6f 	isb	sy
 8006d90:	f3bf 8f4f 	dsb	sy
 8006d94:	623b      	str	r3, [r7, #32]
}
 8006d96:	bf00      	nop
 8006d98:	e7fe      	b.n	8006d98 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006d9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d10a      	bne.n	8006db6 <xTaskCreateStatic+0x46>
	__asm volatile
 8006da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006da4:	f383 8811 	msr	BASEPRI, r3
 8006da8:	f3bf 8f6f 	isb	sy
 8006dac:	f3bf 8f4f 	dsb	sy
 8006db0:	61fb      	str	r3, [r7, #28]
}
 8006db2:	bf00      	nop
 8006db4:	e7fe      	b.n	8006db4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006db6:	2354      	movs	r3, #84	; 0x54
 8006db8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	2b54      	cmp	r3, #84	; 0x54
 8006dbe:	d00a      	beq.n	8006dd6 <xTaskCreateStatic+0x66>
	__asm volatile
 8006dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dc4:	f383 8811 	msr	BASEPRI, r3
 8006dc8:	f3bf 8f6f 	isb	sy
 8006dcc:	f3bf 8f4f 	dsb	sy
 8006dd0:	61bb      	str	r3, [r7, #24]
}
 8006dd2:	bf00      	nop
 8006dd4:	e7fe      	b.n	8006dd4 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006dd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d01e      	beq.n	8006e1a <xTaskCreateStatic+0xaa>
 8006ddc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d01b      	beq.n	8006e1a <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006de4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006dea:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dee:	2202      	movs	r2, #2
 8006df0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006df4:	2300      	movs	r3, #0
 8006df6:	9303      	str	r3, [sp, #12]
 8006df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dfa:	9302      	str	r3, [sp, #8]
 8006dfc:	f107 0314 	add.w	r3, r7, #20
 8006e00:	9301      	str	r3, [sp, #4]
 8006e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e04:	9300      	str	r3, [sp, #0]
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	687a      	ldr	r2, [r7, #4]
 8006e0a:	68b9      	ldr	r1, [r7, #8]
 8006e0c:	68f8      	ldr	r0, [r7, #12]
 8006e0e:	f000 f850 	bl	8006eb2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006e12:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006e14:	f000 f8cc 	bl	8006fb0 <prvAddNewTaskToReadyList>
 8006e18:	e001      	b.n	8006e1e <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006e1e:	697b      	ldr	r3, [r7, #20]
	}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3728      	adds	r7, #40	; 0x28
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}

08006e28 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b08c      	sub	sp, #48	; 0x30
 8006e2c:	af04      	add	r7, sp, #16
 8006e2e:	60f8      	str	r0, [r7, #12]
 8006e30:	60b9      	str	r1, [r7, #8]
 8006e32:	603b      	str	r3, [r7, #0]
 8006e34:	4613      	mov	r3, r2
 8006e36:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e38:	88fb      	ldrh	r3, [r7, #6]
 8006e3a:	009b      	lsls	r3, r3, #2
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f001 f9f3 	bl	8008228 <pvPortMalloc>
 8006e42:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d00e      	beq.n	8006e68 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006e4a:	2054      	movs	r0, #84	; 0x54
 8006e4c:	f001 f9ec 	bl	8008228 <pvPortMalloc>
 8006e50:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006e52:	69fb      	ldr	r3, [r7, #28]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d003      	beq.n	8006e60 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006e58:	69fb      	ldr	r3, [r7, #28]
 8006e5a:	697a      	ldr	r2, [r7, #20]
 8006e5c:	631a      	str	r2, [r3, #48]	; 0x30
 8006e5e:	e005      	b.n	8006e6c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006e60:	6978      	ldr	r0, [r7, #20]
 8006e62:	f001 faa5 	bl	80083b0 <vPortFree>
 8006e66:	e001      	b.n	8006e6c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006e6c:	69fb      	ldr	r3, [r7, #28]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d017      	beq.n	8006ea2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006e72:	69fb      	ldr	r3, [r7, #28]
 8006e74:	2200      	movs	r2, #0
 8006e76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006e7a:	88fa      	ldrh	r2, [r7, #6]
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	9303      	str	r3, [sp, #12]
 8006e80:	69fb      	ldr	r3, [r7, #28]
 8006e82:	9302      	str	r3, [sp, #8]
 8006e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e86:	9301      	str	r3, [sp, #4]
 8006e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e8a:	9300      	str	r3, [sp, #0]
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	68b9      	ldr	r1, [r7, #8]
 8006e90:	68f8      	ldr	r0, [r7, #12]
 8006e92:	f000 f80e 	bl	8006eb2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006e96:	69f8      	ldr	r0, [r7, #28]
 8006e98:	f000 f88a 	bl	8006fb0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	61bb      	str	r3, [r7, #24]
 8006ea0:	e002      	b.n	8006ea8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8006ea6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006ea8:	69bb      	ldr	r3, [r7, #24]
	}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	3720      	adds	r7, #32
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bd80      	pop	{r7, pc}

08006eb2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006eb2:	b580      	push	{r7, lr}
 8006eb4:	b088      	sub	sp, #32
 8006eb6:	af00      	add	r7, sp, #0
 8006eb8:	60f8      	str	r0, [r7, #12]
 8006eba:	60b9      	str	r1, [r7, #8]
 8006ebc:	607a      	str	r2, [r7, #4]
 8006ebe:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ec2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006eca:	3b01      	subs	r3, #1
 8006ecc:	009b      	lsls	r3, r3, #2
 8006ece:	4413      	add	r3, r2
 8006ed0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8006ed2:	69bb      	ldr	r3, [r7, #24]
 8006ed4:	f023 0307 	bic.w	r3, r3, #7
 8006ed8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	f003 0307 	and.w	r3, r3, #7
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d00a      	beq.n	8006efa <prvInitialiseNewTask+0x48>
	__asm volatile
 8006ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ee8:	f383 8811 	msr	BASEPRI, r3
 8006eec:	f3bf 8f6f 	isb	sy
 8006ef0:	f3bf 8f4f 	dsb	sy
 8006ef4:	617b      	str	r3, [r7, #20]
}
 8006ef6:	bf00      	nop
 8006ef8:	e7fe      	b.n	8006ef8 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006efa:	2300      	movs	r3, #0
 8006efc:	61fb      	str	r3, [r7, #28]
 8006efe:	e012      	b.n	8006f26 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006f00:	68ba      	ldr	r2, [r7, #8]
 8006f02:	69fb      	ldr	r3, [r7, #28]
 8006f04:	4413      	add	r3, r2
 8006f06:	7819      	ldrb	r1, [r3, #0]
 8006f08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f0a:	69fb      	ldr	r3, [r7, #28]
 8006f0c:	4413      	add	r3, r2
 8006f0e:	3334      	adds	r3, #52	; 0x34
 8006f10:	460a      	mov	r2, r1
 8006f12:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8006f14:	68ba      	ldr	r2, [r7, #8]
 8006f16:	69fb      	ldr	r3, [r7, #28]
 8006f18:	4413      	add	r3, r2
 8006f1a:	781b      	ldrb	r3, [r3, #0]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d006      	beq.n	8006f2e <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006f20:	69fb      	ldr	r3, [r7, #28]
 8006f22:	3301      	adds	r3, #1
 8006f24:	61fb      	str	r3, [r7, #28]
 8006f26:	69fb      	ldr	r3, [r7, #28]
 8006f28:	2b0f      	cmp	r3, #15
 8006f2a:	d9e9      	bls.n	8006f00 <prvInitialiseNewTask+0x4e>
 8006f2c:	e000      	b.n	8006f30 <prvInitialiseNewTask+0x7e>
		{
			break;
 8006f2e:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f32:	2200      	movs	r2, #0
 8006f34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f3a:	2b06      	cmp	r3, #6
 8006f3c:	d901      	bls.n	8006f42 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006f3e:	2306      	movs	r3, #6
 8006f40:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f46:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f4c:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f50:	2200      	movs	r2, #0
 8006f52:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f56:	3304      	adds	r3, #4
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f7ff f8ab 	bl	80060b4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006f5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f60:	3318      	adds	r3, #24
 8006f62:	4618      	mov	r0, r3
 8006f64:	f7ff f8a6 	bl	80060b4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f6c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f70:	f1c3 0207 	rsb	r2, r3, #7
 8006f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f76:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f7c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f80:	2200      	movs	r2, #0
 8006f82:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f86:	2200      	movs	r2, #0
 8006f88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f8c:	683a      	ldr	r2, [r7, #0]
 8006f8e:	68f9      	ldr	r1, [r7, #12]
 8006f90:	69b8      	ldr	r0, [r7, #24]
 8006f92:	f000 fef9 	bl	8007d88 <pxPortInitialiseStack>
 8006f96:	4602      	mov	r2, r0
 8006f98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f9a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8006f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d002      	beq.n	8006fa8 <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fa4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006fa6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006fa8:	bf00      	nop
 8006faa:	3720      	adds	r7, #32
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}

08006fb0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b082      	sub	sp, #8
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006fb8:	f001 f814 	bl	8007fe4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006fbc:	4b2a      	ldr	r3, [pc, #168]	; (8007068 <prvAddNewTaskToReadyList+0xb8>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	4a29      	ldr	r2, [pc, #164]	; (8007068 <prvAddNewTaskToReadyList+0xb8>)
 8006fc4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006fc6:	4b29      	ldr	r3, [pc, #164]	; (800706c <prvAddNewTaskToReadyList+0xbc>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d109      	bne.n	8006fe2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006fce:	4a27      	ldr	r2, [pc, #156]	; (800706c <prvAddNewTaskToReadyList+0xbc>)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006fd4:	4b24      	ldr	r3, [pc, #144]	; (8007068 <prvAddNewTaskToReadyList+0xb8>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d110      	bne.n	8006ffe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006fdc:	f000 fbcc 	bl	8007778 <prvInitialiseTaskLists>
 8006fe0:	e00d      	b.n	8006ffe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006fe2:	4b23      	ldr	r3, [pc, #140]	; (8007070 <prvAddNewTaskToReadyList+0xc0>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d109      	bne.n	8006ffe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006fea:	4b20      	ldr	r3, [pc, #128]	; (800706c <prvAddNewTaskToReadyList+0xbc>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	d802      	bhi.n	8006ffe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006ff8:	4a1c      	ldr	r2, [pc, #112]	; (800706c <prvAddNewTaskToReadyList+0xbc>)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006ffe:	4b1d      	ldr	r3, [pc, #116]	; (8007074 <prvAddNewTaskToReadyList+0xc4>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	3301      	adds	r3, #1
 8007004:	4a1b      	ldr	r2, [pc, #108]	; (8007074 <prvAddNewTaskToReadyList+0xc4>)
 8007006:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800700c:	2201      	movs	r2, #1
 800700e:	409a      	lsls	r2, r3
 8007010:	4b19      	ldr	r3, [pc, #100]	; (8007078 <prvAddNewTaskToReadyList+0xc8>)
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4313      	orrs	r3, r2
 8007016:	4a18      	ldr	r2, [pc, #96]	; (8007078 <prvAddNewTaskToReadyList+0xc8>)
 8007018:	6013      	str	r3, [r2, #0]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800701e:	4613      	mov	r3, r2
 8007020:	009b      	lsls	r3, r3, #2
 8007022:	4413      	add	r3, r2
 8007024:	009b      	lsls	r3, r3, #2
 8007026:	4a15      	ldr	r2, [pc, #84]	; (800707c <prvAddNewTaskToReadyList+0xcc>)
 8007028:	441a      	add	r2, r3
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	3304      	adds	r3, #4
 800702e:	4619      	mov	r1, r3
 8007030:	4610      	mov	r0, r2
 8007032:	f7ff f84c 	bl	80060ce <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007036:	f001 f805 	bl	8008044 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800703a:	4b0d      	ldr	r3, [pc, #52]	; (8007070 <prvAddNewTaskToReadyList+0xc0>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d00e      	beq.n	8007060 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007042:	4b0a      	ldr	r3, [pc, #40]	; (800706c <prvAddNewTaskToReadyList+0xbc>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800704c:	429a      	cmp	r2, r3
 800704e:	d207      	bcs.n	8007060 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007050:	4b0b      	ldr	r3, [pc, #44]	; (8007080 <prvAddNewTaskToReadyList+0xd0>)
 8007052:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007056:	601a      	str	r2, [r3, #0]
 8007058:	f3bf 8f4f 	dsb	sy
 800705c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007060:	bf00      	nop
 8007062:	3708      	adds	r7, #8
 8007064:	46bd      	mov	sp, r7
 8007066:	bd80      	pop	{r7, pc}
 8007068:	20000398 	.word	0x20000398
 800706c:	20000298 	.word	0x20000298
 8007070:	200003a4 	.word	0x200003a4
 8007074:	200003b4 	.word	0x200003b4
 8007078:	200003a0 	.word	0x200003a0
 800707c:	2000029c 	.word	0x2000029c
 8007080:	e000ed04 	.word	0xe000ed04

08007084 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007084:	b580      	push	{r7, lr}
 8007086:	b084      	sub	sp, #16
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800708c:	2300      	movs	r3, #0
 800708e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d017      	beq.n	80070c6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007096:	4b13      	ldr	r3, [pc, #76]	; (80070e4 <vTaskDelay+0x60>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d00a      	beq.n	80070b4 <vTaskDelay+0x30>
	__asm volatile
 800709e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070a2:	f383 8811 	msr	BASEPRI, r3
 80070a6:	f3bf 8f6f 	isb	sy
 80070aa:	f3bf 8f4f 	dsb	sy
 80070ae:	60bb      	str	r3, [r7, #8]
}
 80070b0:	bf00      	nop
 80070b2:	e7fe      	b.n	80070b2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80070b4:	f000 f87a 	bl	80071ac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80070b8:	2100      	movs	r1, #0
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f000 fdfe 	bl	8007cbc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80070c0:	f000 f882 	bl	80071c8 <xTaskResumeAll>
 80070c4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d107      	bne.n	80070dc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80070cc:	4b06      	ldr	r3, [pc, #24]	; (80070e8 <vTaskDelay+0x64>)
 80070ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070d2:	601a      	str	r2, [r3, #0]
 80070d4:	f3bf 8f4f 	dsb	sy
 80070d8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80070dc:	bf00      	nop
 80070de:	3710      	adds	r7, #16
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}
 80070e4:	200003c0 	.word	0x200003c0
 80070e8:	e000ed04 	.word	0xe000ed04

080070ec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b08a      	sub	sp, #40	; 0x28
 80070f0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80070f2:	2300      	movs	r3, #0
 80070f4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80070f6:	2300      	movs	r3, #0
 80070f8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80070fa:	463a      	mov	r2, r7
 80070fc:	1d39      	adds	r1, r7, #4
 80070fe:	f107 0308 	add.w	r3, r7, #8
 8007102:	4618      	mov	r0, r3
 8007104:	f7f9 fc82 	bl	8000a0c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007108:	6839      	ldr	r1, [r7, #0]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	68ba      	ldr	r2, [r7, #8]
 800710e:	9202      	str	r2, [sp, #8]
 8007110:	9301      	str	r3, [sp, #4]
 8007112:	2300      	movs	r3, #0
 8007114:	9300      	str	r3, [sp, #0]
 8007116:	2300      	movs	r3, #0
 8007118:	460a      	mov	r2, r1
 800711a:	491e      	ldr	r1, [pc, #120]	; (8007194 <vTaskStartScheduler+0xa8>)
 800711c:	481e      	ldr	r0, [pc, #120]	; (8007198 <vTaskStartScheduler+0xac>)
 800711e:	f7ff fe27 	bl	8006d70 <xTaskCreateStatic>
 8007122:	4603      	mov	r3, r0
 8007124:	4a1d      	ldr	r2, [pc, #116]	; (800719c <vTaskStartScheduler+0xb0>)
 8007126:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007128:	4b1c      	ldr	r3, [pc, #112]	; (800719c <vTaskStartScheduler+0xb0>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d002      	beq.n	8007136 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007130:	2301      	movs	r3, #1
 8007132:	617b      	str	r3, [r7, #20]
 8007134:	e001      	b.n	800713a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007136:	2300      	movs	r3, #0
 8007138:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800713a:	697b      	ldr	r3, [r7, #20]
 800713c:	2b01      	cmp	r3, #1
 800713e:	d116      	bne.n	800716e <vTaskStartScheduler+0x82>
	__asm volatile
 8007140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007144:	f383 8811 	msr	BASEPRI, r3
 8007148:	f3bf 8f6f 	isb	sy
 800714c:	f3bf 8f4f 	dsb	sy
 8007150:	613b      	str	r3, [r7, #16]
}
 8007152:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007154:	4b12      	ldr	r3, [pc, #72]	; (80071a0 <vTaskStartScheduler+0xb4>)
 8007156:	f04f 32ff 	mov.w	r2, #4294967295
 800715a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800715c:	4b11      	ldr	r3, [pc, #68]	; (80071a4 <vTaskStartScheduler+0xb8>)
 800715e:	2201      	movs	r2, #1
 8007160:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007162:	4b11      	ldr	r3, [pc, #68]	; (80071a8 <vTaskStartScheduler+0xbc>)
 8007164:	2200      	movs	r2, #0
 8007166:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007168:	f000 fe9a 	bl	8007ea0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800716c:	e00e      	b.n	800718c <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800716e:	697b      	ldr	r3, [r7, #20]
 8007170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007174:	d10a      	bne.n	800718c <vTaskStartScheduler+0xa0>
	__asm volatile
 8007176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800717a:	f383 8811 	msr	BASEPRI, r3
 800717e:	f3bf 8f6f 	isb	sy
 8007182:	f3bf 8f4f 	dsb	sy
 8007186:	60fb      	str	r3, [r7, #12]
}
 8007188:	bf00      	nop
 800718a:	e7fe      	b.n	800718a <vTaskStartScheduler+0x9e>
}
 800718c:	bf00      	nop
 800718e:	3718      	adds	r7, #24
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}
 8007194:	0800884c 	.word	0x0800884c
 8007198:	08007749 	.word	0x08007749
 800719c:	200003bc 	.word	0x200003bc
 80071a0:	200003b8 	.word	0x200003b8
 80071a4:	200003a4 	.word	0x200003a4
 80071a8:	2000039c 	.word	0x2000039c

080071ac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80071ac:	b480      	push	{r7}
 80071ae:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80071b0:	4b04      	ldr	r3, [pc, #16]	; (80071c4 <vTaskSuspendAll+0x18>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	3301      	adds	r3, #1
 80071b6:	4a03      	ldr	r2, [pc, #12]	; (80071c4 <vTaskSuspendAll+0x18>)
 80071b8:	6013      	str	r3, [r2, #0]
}
 80071ba:	bf00      	nop
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr
 80071c4:	200003c0 	.word	0x200003c0

080071c8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b084      	sub	sp, #16
 80071cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80071ce:	2300      	movs	r3, #0
 80071d0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80071d2:	2300      	movs	r3, #0
 80071d4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80071d6:	4b41      	ldr	r3, [pc, #260]	; (80072dc <xTaskResumeAll+0x114>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d10a      	bne.n	80071f4 <xTaskResumeAll+0x2c>
	__asm volatile
 80071de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071e2:	f383 8811 	msr	BASEPRI, r3
 80071e6:	f3bf 8f6f 	isb	sy
 80071ea:	f3bf 8f4f 	dsb	sy
 80071ee:	603b      	str	r3, [r7, #0]
}
 80071f0:	bf00      	nop
 80071f2:	e7fe      	b.n	80071f2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80071f4:	f000 fef6 	bl	8007fe4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80071f8:	4b38      	ldr	r3, [pc, #224]	; (80072dc <xTaskResumeAll+0x114>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	3b01      	subs	r3, #1
 80071fe:	4a37      	ldr	r2, [pc, #220]	; (80072dc <xTaskResumeAll+0x114>)
 8007200:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007202:	4b36      	ldr	r3, [pc, #216]	; (80072dc <xTaskResumeAll+0x114>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d161      	bne.n	80072ce <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800720a:	4b35      	ldr	r3, [pc, #212]	; (80072e0 <xTaskResumeAll+0x118>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d05d      	beq.n	80072ce <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007212:	e02e      	b.n	8007272 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007214:	4b33      	ldr	r3, [pc, #204]	; (80072e4 <xTaskResumeAll+0x11c>)
 8007216:	68db      	ldr	r3, [r3, #12]
 8007218:	68db      	ldr	r3, [r3, #12]
 800721a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	3318      	adds	r3, #24
 8007220:	4618      	mov	r0, r3
 8007222:	f7fe ffb1 	bl	8006188 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	3304      	adds	r3, #4
 800722a:	4618      	mov	r0, r3
 800722c:	f7fe ffac 	bl	8006188 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007234:	2201      	movs	r2, #1
 8007236:	409a      	lsls	r2, r3
 8007238:	4b2b      	ldr	r3, [pc, #172]	; (80072e8 <xTaskResumeAll+0x120>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4313      	orrs	r3, r2
 800723e:	4a2a      	ldr	r2, [pc, #168]	; (80072e8 <xTaskResumeAll+0x120>)
 8007240:	6013      	str	r3, [r2, #0]
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007246:	4613      	mov	r3, r2
 8007248:	009b      	lsls	r3, r3, #2
 800724a:	4413      	add	r3, r2
 800724c:	009b      	lsls	r3, r3, #2
 800724e:	4a27      	ldr	r2, [pc, #156]	; (80072ec <xTaskResumeAll+0x124>)
 8007250:	441a      	add	r2, r3
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	3304      	adds	r3, #4
 8007256:	4619      	mov	r1, r3
 8007258:	4610      	mov	r0, r2
 800725a:	f7fe ff38 	bl	80060ce <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007262:	4b23      	ldr	r3, [pc, #140]	; (80072f0 <xTaskResumeAll+0x128>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007268:	429a      	cmp	r2, r3
 800726a:	d302      	bcc.n	8007272 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800726c:	4b21      	ldr	r3, [pc, #132]	; (80072f4 <xTaskResumeAll+0x12c>)
 800726e:	2201      	movs	r2, #1
 8007270:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007272:	4b1c      	ldr	r3, [pc, #112]	; (80072e4 <xTaskResumeAll+0x11c>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d1cc      	bne.n	8007214 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d001      	beq.n	8007284 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007280:	f000 fb18 	bl	80078b4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007284:	4b1c      	ldr	r3, [pc, #112]	; (80072f8 <xTaskResumeAll+0x130>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d010      	beq.n	80072b2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007290:	f000 f836 	bl	8007300 <xTaskIncrementTick>
 8007294:	4603      	mov	r3, r0
 8007296:	2b00      	cmp	r3, #0
 8007298:	d002      	beq.n	80072a0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800729a:	4b16      	ldr	r3, [pc, #88]	; (80072f4 <xTaskResumeAll+0x12c>)
 800729c:	2201      	movs	r2, #1
 800729e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	3b01      	subs	r3, #1
 80072a4:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d1f1      	bne.n	8007290 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80072ac:	4b12      	ldr	r3, [pc, #72]	; (80072f8 <xTaskResumeAll+0x130>)
 80072ae:	2200      	movs	r2, #0
 80072b0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80072b2:	4b10      	ldr	r3, [pc, #64]	; (80072f4 <xTaskResumeAll+0x12c>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d009      	beq.n	80072ce <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80072ba:	2301      	movs	r3, #1
 80072bc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80072be:	4b0f      	ldr	r3, [pc, #60]	; (80072fc <xTaskResumeAll+0x134>)
 80072c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072c4:	601a      	str	r2, [r3, #0]
 80072c6:	f3bf 8f4f 	dsb	sy
 80072ca:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80072ce:	f000 feb9 	bl	8008044 <vPortExitCritical>

	return xAlreadyYielded;
 80072d2:	68bb      	ldr	r3, [r7, #8]
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	3710      	adds	r7, #16
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}
 80072dc:	200003c0 	.word	0x200003c0
 80072e0:	20000398 	.word	0x20000398
 80072e4:	20000358 	.word	0x20000358
 80072e8:	200003a0 	.word	0x200003a0
 80072ec:	2000029c 	.word	0x2000029c
 80072f0:	20000298 	.word	0x20000298
 80072f4:	200003ac 	.word	0x200003ac
 80072f8:	200003a8 	.word	0x200003a8
 80072fc:	e000ed04 	.word	0xe000ed04

08007300 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b086      	sub	sp, #24
 8007304:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007306:	2300      	movs	r3, #0
 8007308:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800730a:	4b51      	ldr	r3, [pc, #324]	; (8007450 <xTaskIncrementTick+0x150>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	2b00      	cmp	r3, #0
 8007310:	f040 808d 	bne.w	800742e <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007314:	4b4f      	ldr	r3, [pc, #316]	; (8007454 <xTaskIncrementTick+0x154>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	3301      	adds	r3, #1
 800731a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800731c:	4a4d      	ldr	r2, [pc, #308]	; (8007454 <xTaskIncrementTick+0x154>)
 800731e:	693b      	ldr	r3, [r7, #16]
 8007320:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d120      	bne.n	800736a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007328:	4b4b      	ldr	r3, [pc, #300]	; (8007458 <xTaskIncrementTick+0x158>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d00a      	beq.n	8007348 <xTaskIncrementTick+0x48>
	__asm volatile
 8007332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007336:	f383 8811 	msr	BASEPRI, r3
 800733a:	f3bf 8f6f 	isb	sy
 800733e:	f3bf 8f4f 	dsb	sy
 8007342:	603b      	str	r3, [r7, #0]
}
 8007344:	bf00      	nop
 8007346:	e7fe      	b.n	8007346 <xTaskIncrementTick+0x46>
 8007348:	4b43      	ldr	r3, [pc, #268]	; (8007458 <xTaskIncrementTick+0x158>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	60fb      	str	r3, [r7, #12]
 800734e:	4b43      	ldr	r3, [pc, #268]	; (800745c <xTaskIncrementTick+0x15c>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a41      	ldr	r2, [pc, #260]	; (8007458 <xTaskIncrementTick+0x158>)
 8007354:	6013      	str	r3, [r2, #0]
 8007356:	4a41      	ldr	r2, [pc, #260]	; (800745c <xTaskIncrementTick+0x15c>)
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	6013      	str	r3, [r2, #0]
 800735c:	4b40      	ldr	r3, [pc, #256]	; (8007460 <xTaskIncrementTick+0x160>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	3301      	adds	r3, #1
 8007362:	4a3f      	ldr	r2, [pc, #252]	; (8007460 <xTaskIncrementTick+0x160>)
 8007364:	6013      	str	r3, [r2, #0]
 8007366:	f000 faa5 	bl	80078b4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800736a:	4b3e      	ldr	r3, [pc, #248]	; (8007464 <xTaskIncrementTick+0x164>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	693a      	ldr	r2, [r7, #16]
 8007370:	429a      	cmp	r2, r3
 8007372:	d34d      	bcc.n	8007410 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007374:	4b38      	ldr	r3, [pc, #224]	; (8007458 <xTaskIncrementTick+0x158>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d101      	bne.n	8007382 <xTaskIncrementTick+0x82>
 800737e:	2301      	movs	r3, #1
 8007380:	e000      	b.n	8007384 <xTaskIncrementTick+0x84>
 8007382:	2300      	movs	r3, #0
 8007384:	2b00      	cmp	r3, #0
 8007386:	d004      	beq.n	8007392 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007388:	4b36      	ldr	r3, [pc, #216]	; (8007464 <xTaskIncrementTick+0x164>)
 800738a:	f04f 32ff 	mov.w	r2, #4294967295
 800738e:	601a      	str	r2, [r3, #0]
					break;
 8007390:	e03e      	b.n	8007410 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007392:	4b31      	ldr	r3, [pc, #196]	; (8007458 <xTaskIncrementTick+0x158>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	68db      	ldr	r3, [r3, #12]
 8007398:	68db      	ldr	r3, [r3, #12]
 800739a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	685b      	ldr	r3, [r3, #4]
 80073a0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80073a2:	693a      	ldr	r2, [r7, #16]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	429a      	cmp	r2, r3
 80073a8:	d203      	bcs.n	80073b2 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80073aa:	4a2e      	ldr	r2, [pc, #184]	; (8007464 <xTaskIncrementTick+0x164>)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6013      	str	r3, [r2, #0]
						break;
 80073b0:	e02e      	b.n	8007410 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80073b2:	68bb      	ldr	r3, [r7, #8]
 80073b4:	3304      	adds	r3, #4
 80073b6:	4618      	mov	r0, r3
 80073b8:	f7fe fee6 	bl	8006188 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d004      	beq.n	80073ce <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	3318      	adds	r3, #24
 80073c8:	4618      	mov	r0, r3
 80073ca:	f7fe fedd 	bl	8006188 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073d2:	2201      	movs	r2, #1
 80073d4:	409a      	lsls	r2, r3
 80073d6:	4b24      	ldr	r3, [pc, #144]	; (8007468 <xTaskIncrementTick+0x168>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4313      	orrs	r3, r2
 80073dc:	4a22      	ldr	r2, [pc, #136]	; (8007468 <xTaskIncrementTick+0x168>)
 80073de:	6013      	str	r3, [r2, #0]
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073e4:	4613      	mov	r3, r2
 80073e6:	009b      	lsls	r3, r3, #2
 80073e8:	4413      	add	r3, r2
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	4a1f      	ldr	r2, [pc, #124]	; (800746c <xTaskIncrementTick+0x16c>)
 80073ee:	441a      	add	r2, r3
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	3304      	adds	r3, #4
 80073f4:	4619      	mov	r1, r3
 80073f6:	4610      	mov	r0, r2
 80073f8:	f7fe fe69 	bl	80060ce <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007400:	4b1b      	ldr	r3, [pc, #108]	; (8007470 <xTaskIncrementTick+0x170>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007406:	429a      	cmp	r2, r3
 8007408:	d3b4      	bcc.n	8007374 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800740a:	2301      	movs	r3, #1
 800740c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800740e:	e7b1      	b.n	8007374 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007410:	4b17      	ldr	r3, [pc, #92]	; (8007470 <xTaskIncrementTick+0x170>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007416:	4915      	ldr	r1, [pc, #84]	; (800746c <xTaskIncrementTick+0x16c>)
 8007418:	4613      	mov	r3, r2
 800741a:	009b      	lsls	r3, r3, #2
 800741c:	4413      	add	r3, r2
 800741e:	009b      	lsls	r3, r3, #2
 8007420:	440b      	add	r3, r1
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	2b01      	cmp	r3, #1
 8007426:	d907      	bls.n	8007438 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8007428:	2301      	movs	r3, #1
 800742a:	617b      	str	r3, [r7, #20]
 800742c:	e004      	b.n	8007438 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800742e:	4b11      	ldr	r3, [pc, #68]	; (8007474 <xTaskIncrementTick+0x174>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	3301      	adds	r3, #1
 8007434:	4a0f      	ldr	r2, [pc, #60]	; (8007474 <xTaskIncrementTick+0x174>)
 8007436:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007438:	4b0f      	ldr	r3, [pc, #60]	; (8007478 <xTaskIncrementTick+0x178>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d001      	beq.n	8007444 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8007440:	2301      	movs	r3, #1
 8007442:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007444:	697b      	ldr	r3, [r7, #20]
}
 8007446:	4618      	mov	r0, r3
 8007448:	3718      	adds	r7, #24
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}
 800744e:	bf00      	nop
 8007450:	200003c0 	.word	0x200003c0
 8007454:	2000039c 	.word	0x2000039c
 8007458:	20000350 	.word	0x20000350
 800745c:	20000354 	.word	0x20000354
 8007460:	200003b0 	.word	0x200003b0
 8007464:	200003b8 	.word	0x200003b8
 8007468:	200003a0 	.word	0x200003a0
 800746c:	2000029c 	.word	0x2000029c
 8007470:	20000298 	.word	0x20000298
 8007474:	200003a8 	.word	0x200003a8
 8007478:	200003ac 	.word	0x200003ac

0800747c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800747c:	b480      	push	{r7}
 800747e:	b087      	sub	sp, #28
 8007480:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007482:	4b27      	ldr	r3, [pc, #156]	; (8007520 <vTaskSwitchContext+0xa4>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d003      	beq.n	8007492 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800748a:	4b26      	ldr	r3, [pc, #152]	; (8007524 <vTaskSwitchContext+0xa8>)
 800748c:	2201      	movs	r2, #1
 800748e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007490:	e03f      	b.n	8007512 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8007492:	4b24      	ldr	r3, [pc, #144]	; (8007524 <vTaskSwitchContext+0xa8>)
 8007494:	2200      	movs	r2, #0
 8007496:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007498:	4b23      	ldr	r3, [pc, #140]	; (8007528 <vTaskSwitchContext+0xac>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	fab3 f383 	clz	r3, r3
 80074a4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80074a6:	7afb      	ldrb	r3, [r7, #11]
 80074a8:	f1c3 031f 	rsb	r3, r3, #31
 80074ac:	617b      	str	r3, [r7, #20]
 80074ae:	491f      	ldr	r1, [pc, #124]	; (800752c <vTaskSwitchContext+0xb0>)
 80074b0:	697a      	ldr	r2, [r7, #20]
 80074b2:	4613      	mov	r3, r2
 80074b4:	009b      	lsls	r3, r3, #2
 80074b6:	4413      	add	r3, r2
 80074b8:	009b      	lsls	r3, r3, #2
 80074ba:	440b      	add	r3, r1
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d10a      	bne.n	80074d8 <vTaskSwitchContext+0x5c>
	__asm volatile
 80074c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074c6:	f383 8811 	msr	BASEPRI, r3
 80074ca:	f3bf 8f6f 	isb	sy
 80074ce:	f3bf 8f4f 	dsb	sy
 80074d2:	607b      	str	r3, [r7, #4]
}
 80074d4:	bf00      	nop
 80074d6:	e7fe      	b.n	80074d6 <vTaskSwitchContext+0x5a>
 80074d8:	697a      	ldr	r2, [r7, #20]
 80074da:	4613      	mov	r3, r2
 80074dc:	009b      	lsls	r3, r3, #2
 80074de:	4413      	add	r3, r2
 80074e0:	009b      	lsls	r3, r3, #2
 80074e2:	4a12      	ldr	r2, [pc, #72]	; (800752c <vTaskSwitchContext+0xb0>)
 80074e4:	4413      	add	r3, r2
 80074e6:	613b      	str	r3, [r7, #16]
 80074e8:	693b      	ldr	r3, [r7, #16]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	685a      	ldr	r2, [r3, #4]
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	605a      	str	r2, [r3, #4]
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	685a      	ldr	r2, [r3, #4]
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	3308      	adds	r3, #8
 80074fa:	429a      	cmp	r2, r3
 80074fc:	d104      	bne.n	8007508 <vTaskSwitchContext+0x8c>
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	685a      	ldr	r2, [r3, #4]
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	605a      	str	r2, [r3, #4]
 8007508:	693b      	ldr	r3, [r7, #16]
 800750a:	685b      	ldr	r3, [r3, #4]
 800750c:	68db      	ldr	r3, [r3, #12]
 800750e:	4a08      	ldr	r2, [pc, #32]	; (8007530 <vTaskSwitchContext+0xb4>)
 8007510:	6013      	str	r3, [r2, #0]
}
 8007512:	bf00      	nop
 8007514:	371c      	adds	r7, #28
 8007516:	46bd      	mov	sp, r7
 8007518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751c:	4770      	bx	lr
 800751e:	bf00      	nop
 8007520:	200003c0 	.word	0x200003c0
 8007524:	200003ac 	.word	0x200003ac
 8007528:	200003a0 	.word	0x200003a0
 800752c:	2000029c 	.word	0x2000029c
 8007530:	20000298 	.word	0x20000298

08007534 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
 800753c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d10a      	bne.n	800755a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007548:	f383 8811 	msr	BASEPRI, r3
 800754c:	f3bf 8f6f 	isb	sy
 8007550:	f3bf 8f4f 	dsb	sy
 8007554:	60fb      	str	r3, [r7, #12]
}
 8007556:	bf00      	nop
 8007558:	e7fe      	b.n	8007558 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800755a:	4b07      	ldr	r3, [pc, #28]	; (8007578 <vTaskPlaceOnEventList+0x44>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	3318      	adds	r3, #24
 8007560:	4619      	mov	r1, r3
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f7fe fdd7 	bl	8006116 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007568:	2101      	movs	r1, #1
 800756a:	6838      	ldr	r0, [r7, #0]
 800756c:	f000 fba6 	bl	8007cbc <prvAddCurrentTaskToDelayedList>
}
 8007570:	bf00      	nop
 8007572:	3710      	adds	r7, #16
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}
 8007578:	20000298 	.word	0x20000298

0800757c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b086      	sub	sp, #24
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	68db      	ldr	r3, [r3, #12]
 8007588:	68db      	ldr	r3, [r3, #12]
 800758a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d10a      	bne.n	80075a8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007592:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007596:	f383 8811 	msr	BASEPRI, r3
 800759a:	f3bf 8f6f 	isb	sy
 800759e:	f3bf 8f4f 	dsb	sy
 80075a2:	60fb      	str	r3, [r7, #12]
}
 80075a4:	bf00      	nop
 80075a6:	e7fe      	b.n	80075a6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	3318      	adds	r3, #24
 80075ac:	4618      	mov	r0, r3
 80075ae:	f7fe fdeb 	bl	8006188 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075b2:	4b1d      	ldr	r3, [pc, #116]	; (8007628 <xTaskRemoveFromEventList+0xac>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d11c      	bne.n	80075f4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	3304      	adds	r3, #4
 80075be:	4618      	mov	r0, r3
 80075c0:	f7fe fde2 	bl	8006188 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80075c4:	693b      	ldr	r3, [r7, #16]
 80075c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075c8:	2201      	movs	r2, #1
 80075ca:	409a      	lsls	r2, r3
 80075cc:	4b17      	ldr	r3, [pc, #92]	; (800762c <xTaskRemoveFromEventList+0xb0>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4313      	orrs	r3, r2
 80075d2:	4a16      	ldr	r2, [pc, #88]	; (800762c <xTaskRemoveFromEventList+0xb0>)
 80075d4:	6013      	str	r3, [r2, #0]
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075da:	4613      	mov	r3, r2
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	4413      	add	r3, r2
 80075e0:	009b      	lsls	r3, r3, #2
 80075e2:	4a13      	ldr	r2, [pc, #76]	; (8007630 <xTaskRemoveFromEventList+0xb4>)
 80075e4:	441a      	add	r2, r3
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	3304      	adds	r3, #4
 80075ea:	4619      	mov	r1, r3
 80075ec:	4610      	mov	r0, r2
 80075ee:	f7fe fd6e 	bl	80060ce <vListInsertEnd>
 80075f2:	e005      	b.n	8007600 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80075f4:	693b      	ldr	r3, [r7, #16]
 80075f6:	3318      	adds	r3, #24
 80075f8:	4619      	mov	r1, r3
 80075fa:	480e      	ldr	r0, [pc, #56]	; (8007634 <xTaskRemoveFromEventList+0xb8>)
 80075fc:	f7fe fd67 	bl	80060ce <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007604:	4b0c      	ldr	r3, [pc, #48]	; (8007638 <xTaskRemoveFromEventList+0xbc>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800760a:	429a      	cmp	r2, r3
 800760c:	d905      	bls.n	800761a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800760e:	2301      	movs	r3, #1
 8007610:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007612:	4b0a      	ldr	r3, [pc, #40]	; (800763c <xTaskRemoveFromEventList+0xc0>)
 8007614:	2201      	movs	r2, #1
 8007616:	601a      	str	r2, [r3, #0]
 8007618:	e001      	b.n	800761e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800761a:	2300      	movs	r3, #0
 800761c:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800761e:	697b      	ldr	r3, [r7, #20]
}
 8007620:	4618      	mov	r0, r3
 8007622:	3718      	adds	r7, #24
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}
 8007628:	200003c0 	.word	0x200003c0
 800762c:	200003a0 	.word	0x200003a0
 8007630:	2000029c 	.word	0x2000029c
 8007634:	20000358 	.word	0x20000358
 8007638:	20000298 	.word	0x20000298
 800763c:	200003ac 	.word	0x200003ac

08007640 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007640:	b480      	push	{r7}
 8007642:	b083      	sub	sp, #12
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007648:	4b06      	ldr	r3, [pc, #24]	; (8007664 <vTaskInternalSetTimeOutState+0x24>)
 800764a:	681a      	ldr	r2, [r3, #0]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007650:	4b05      	ldr	r3, [pc, #20]	; (8007668 <vTaskInternalSetTimeOutState+0x28>)
 8007652:	681a      	ldr	r2, [r3, #0]
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	605a      	str	r2, [r3, #4]
}
 8007658:	bf00      	nop
 800765a:	370c      	adds	r7, #12
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr
 8007664:	200003b0 	.word	0x200003b0
 8007668:	2000039c 	.word	0x2000039c

0800766c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b088      	sub	sp, #32
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
 8007674:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d10a      	bne.n	8007692 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800767c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007680:	f383 8811 	msr	BASEPRI, r3
 8007684:	f3bf 8f6f 	isb	sy
 8007688:	f3bf 8f4f 	dsb	sy
 800768c:	613b      	str	r3, [r7, #16]
}
 800768e:	bf00      	nop
 8007690:	e7fe      	b.n	8007690 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d10a      	bne.n	80076ae <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800769c:	f383 8811 	msr	BASEPRI, r3
 80076a0:	f3bf 8f6f 	isb	sy
 80076a4:	f3bf 8f4f 	dsb	sy
 80076a8:	60fb      	str	r3, [r7, #12]
}
 80076aa:	bf00      	nop
 80076ac:	e7fe      	b.n	80076ac <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80076ae:	f000 fc99 	bl	8007fe4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80076b2:	4b1d      	ldr	r3, [pc, #116]	; (8007728 <xTaskCheckForTimeOut+0xbc>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	69ba      	ldr	r2, [r7, #24]
 80076be:	1ad3      	subs	r3, r2, r3
 80076c0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076ca:	d102      	bne.n	80076d2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80076cc:	2300      	movs	r3, #0
 80076ce:	61fb      	str	r3, [r7, #28]
 80076d0:	e023      	b.n	800771a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681a      	ldr	r2, [r3, #0]
 80076d6:	4b15      	ldr	r3, [pc, #84]	; (800772c <xTaskCheckForTimeOut+0xc0>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	429a      	cmp	r2, r3
 80076dc:	d007      	beq.n	80076ee <xTaskCheckForTimeOut+0x82>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	69ba      	ldr	r2, [r7, #24]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d302      	bcc.n	80076ee <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80076e8:	2301      	movs	r3, #1
 80076ea:	61fb      	str	r3, [r7, #28]
 80076ec:	e015      	b.n	800771a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	697a      	ldr	r2, [r7, #20]
 80076f4:	429a      	cmp	r2, r3
 80076f6:	d20b      	bcs.n	8007710 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	681a      	ldr	r2, [r3, #0]
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	1ad2      	subs	r2, r2, r3
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007704:	6878      	ldr	r0, [r7, #4]
 8007706:	f7ff ff9b 	bl	8007640 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800770a:	2300      	movs	r3, #0
 800770c:	61fb      	str	r3, [r7, #28]
 800770e:	e004      	b.n	800771a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	2200      	movs	r2, #0
 8007714:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007716:	2301      	movs	r3, #1
 8007718:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800771a:	f000 fc93 	bl	8008044 <vPortExitCritical>

	return xReturn;
 800771e:	69fb      	ldr	r3, [r7, #28]
}
 8007720:	4618      	mov	r0, r3
 8007722:	3720      	adds	r7, #32
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}
 8007728:	2000039c 	.word	0x2000039c
 800772c:	200003b0 	.word	0x200003b0

08007730 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007730:	b480      	push	{r7}
 8007732:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007734:	4b03      	ldr	r3, [pc, #12]	; (8007744 <vTaskMissedYield+0x14>)
 8007736:	2201      	movs	r2, #1
 8007738:	601a      	str	r2, [r3, #0]
}
 800773a:	bf00      	nop
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr
 8007744:	200003ac 	.word	0x200003ac

08007748 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b082      	sub	sp, #8
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007750:	f000 f852 	bl	80077f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007754:	4b06      	ldr	r3, [pc, #24]	; (8007770 <prvIdleTask+0x28>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	2b01      	cmp	r3, #1
 800775a:	d9f9      	bls.n	8007750 <prvIdleTask+0x8>
			{
				taskYIELD();
 800775c:	4b05      	ldr	r3, [pc, #20]	; (8007774 <prvIdleTask+0x2c>)
 800775e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007762:	601a      	str	r2, [r3, #0]
 8007764:	f3bf 8f4f 	dsb	sy
 8007768:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800776c:	e7f0      	b.n	8007750 <prvIdleTask+0x8>
 800776e:	bf00      	nop
 8007770:	2000029c 	.word	0x2000029c
 8007774:	e000ed04 	.word	0xe000ed04

08007778 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b082      	sub	sp, #8
 800777c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800777e:	2300      	movs	r3, #0
 8007780:	607b      	str	r3, [r7, #4]
 8007782:	e00c      	b.n	800779e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007784:	687a      	ldr	r2, [r7, #4]
 8007786:	4613      	mov	r3, r2
 8007788:	009b      	lsls	r3, r3, #2
 800778a:	4413      	add	r3, r2
 800778c:	009b      	lsls	r3, r3, #2
 800778e:	4a12      	ldr	r2, [pc, #72]	; (80077d8 <prvInitialiseTaskLists+0x60>)
 8007790:	4413      	add	r3, r2
 8007792:	4618      	mov	r0, r3
 8007794:	f7fe fc6e 	bl	8006074 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	3301      	adds	r3, #1
 800779c:	607b      	str	r3, [r7, #4]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2b06      	cmp	r3, #6
 80077a2:	d9ef      	bls.n	8007784 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80077a4:	480d      	ldr	r0, [pc, #52]	; (80077dc <prvInitialiseTaskLists+0x64>)
 80077a6:	f7fe fc65 	bl	8006074 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80077aa:	480d      	ldr	r0, [pc, #52]	; (80077e0 <prvInitialiseTaskLists+0x68>)
 80077ac:	f7fe fc62 	bl	8006074 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80077b0:	480c      	ldr	r0, [pc, #48]	; (80077e4 <prvInitialiseTaskLists+0x6c>)
 80077b2:	f7fe fc5f 	bl	8006074 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80077b6:	480c      	ldr	r0, [pc, #48]	; (80077e8 <prvInitialiseTaskLists+0x70>)
 80077b8:	f7fe fc5c 	bl	8006074 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80077bc:	480b      	ldr	r0, [pc, #44]	; (80077ec <prvInitialiseTaskLists+0x74>)
 80077be:	f7fe fc59 	bl	8006074 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80077c2:	4b0b      	ldr	r3, [pc, #44]	; (80077f0 <prvInitialiseTaskLists+0x78>)
 80077c4:	4a05      	ldr	r2, [pc, #20]	; (80077dc <prvInitialiseTaskLists+0x64>)
 80077c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80077c8:	4b0a      	ldr	r3, [pc, #40]	; (80077f4 <prvInitialiseTaskLists+0x7c>)
 80077ca:	4a05      	ldr	r2, [pc, #20]	; (80077e0 <prvInitialiseTaskLists+0x68>)
 80077cc:	601a      	str	r2, [r3, #0]
}
 80077ce:	bf00      	nop
 80077d0:	3708      	adds	r7, #8
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bd80      	pop	{r7, pc}
 80077d6:	bf00      	nop
 80077d8:	2000029c 	.word	0x2000029c
 80077dc:	20000328 	.word	0x20000328
 80077e0:	2000033c 	.word	0x2000033c
 80077e4:	20000358 	.word	0x20000358
 80077e8:	2000036c 	.word	0x2000036c
 80077ec:	20000384 	.word	0x20000384
 80077f0:	20000350 	.word	0x20000350
 80077f4:	20000354 	.word	0x20000354

080077f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b082      	sub	sp, #8
 80077fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80077fe:	e019      	b.n	8007834 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007800:	f000 fbf0 	bl	8007fe4 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007804:	4b10      	ldr	r3, [pc, #64]	; (8007848 <prvCheckTasksWaitingTermination+0x50>)
 8007806:	68db      	ldr	r3, [r3, #12]
 8007808:	68db      	ldr	r3, [r3, #12]
 800780a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	3304      	adds	r3, #4
 8007810:	4618      	mov	r0, r3
 8007812:	f7fe fcb9 	bl	8006188 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007816:	4b0d      	ldr	r3, [pc, #52]	; (800784c <prvCheckTasksWaitingTermination+0x54>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	3b01      	subs	r3, #1
 800781c:	4a0b      	ldr	r2, [pc, #44]	; (800784c <prvCheckTasksWaitingTermination+0x54>)
 800781e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007820:	4b0b      	ldr	r3, [pc, #44]	; (8007850 <prvCheckTasksWaitingTermination+0x58>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	3b01      	subs	r3, #1
 8007826:	4a0a      	ldr	r2, [pc, #40]	; (8007850 <prvCheckTasksWaitingTermination+0x58>)
 8007828:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800782a:	f000 fc0b 	bl	8008044 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f000 f810 	bl	8007854 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007834:	4b06      	ldr	r3, [pc, #24]	; (8007850 <prvCheckTasksWaitingTermination+0x58>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d1e1      	bne.n	8007800 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800783c:	bf00      	nop
 800783e:	bf00      	nop
 8007840:	3708      	adds	r7, #8
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}
 8007846:	bf00      	nop
 8007848:	2000036c 	.word	0x2000036c
 800784c:	20000398 	.word	0x20000398
 8007850:	20000380 	.word	0x20000380

08007854 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007854:	b580      	push	{r7, lr}
 8007856:	b084      	sub	sp, #16
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007862:	2b00      	cmp	r3, #0
 8007864:	d108      	bne.n	8007878 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800786a:	4618      	mov	r0, r3
 800786c:	f000 fda0 	bl	80083b0 <vPortFree>
				vPortFree( pxTCB );
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f000 fd9d 	bl	80083b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007876:	e018      	b.n	80078aa <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800787e:	2b01      	cmp	r3, #1
 8007880:	d103      	bne.n	800788a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f000 fd94 	bl	80083b0 <vPortFree>
	}
 8007888:	e00f      	b.n	80078aa <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007890:	2b02      	cmp	r3, #2
 8007892:	d00a      	beq.n	80078aa <prvDeleteTCB+0x56>
	__asm volatile
 8007894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007898:	f383 8811 	msr	BASEPRI, r3
 800789c:	f3bf 8f6f 	isb	sy
 80078a0:	f3bf 8f4f 	dsb	sy
 80078a4:	60fb      	str	r3, [r7, #12]
}
 80078a6:	bf00      	nop
 80078a8:	e7fe      	b.n	80078a8 <prvDeleteTCB+0x54>
	}
 80078aa:	bf00      	nop
 80078ac:	3710      	adds	r7, #16
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}
	...

080078b4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80078b4:	b480      	push	{r7}
 80078b6:	b083      	sub	sp, #12
 80078b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80078ba:	4b0f      	ldr	r3, [pc, #60]	; (80078f8 <prvResetNextTaskUnblockTime+0x44>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d101      	bne.n	80078c8 <prvResetNextTaskUnblockTime+0x14>
 80078c4:	2301      	movs	r3, #1
 80078c6:	e000      	b.n	80078ca <prvResetNextTaskUnblockTime+0x16>
 80078c8:	2300      	movs	r3, #0
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d004      	beq.n	80078d8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80078ce:	4b0b      	ldr	r3, [pc, #44]	; (80078fc <prvResetNextTaskUnblockTime+0x48>)
 80078d0:	f04f 32ff 	mov.w	r2, #4294967295
 80078d4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80078d6:	e008      	b.n	80078ea <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80078d8:	4b07      	ldr	r3, [pc, #28]	; (80078f8 <prvResetNextTaskUnblockTime+0x44>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	68db      	ldr	r3, [r3, #12]
 80078de:	68db      	ldr	r3, [r3, #12]
 80078e0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	4a05      	ldr	r2, [pc, #20]	; (80078fc <prvResetNextTaskUnblockTime+0x48>)
 80078e8:	6013      	str	r3, [r2, #0]
}
 80078ea:	bf00      	nop
 80078ec:	370c      	adds	r7, #12
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr
 80078f6:	bf00      	nop
 80078f8:	20000350 	.word	0x20000350
 80078fc:	200003b8 	.word	0x200003b8

08007900 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007900:	b480      	push	{r7}
 8007902:	b083      	sub	sp, #12
 8007904:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007906:	4b0b      	ldr	r3, [pc, #44]	; (8007934 <xTaskGetSchedulerState+0x34>)
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d102      	bne.n	8007914 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800790e:	2301      	movs	r3, #1
 8007910:	607b      	str	r3, [r7, #4]
 8007912:	e008      	b.n	8007926 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007914:	4b08      	ldr	r3, [pc, #32]	; (8007938 <xTaskGetSchedulerState+0x38>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d102      	bne.n	8007922 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800791c:	2302      	movs	r3, #2
 800791e:	607b      	str	r3, [r7, #4]
 8007920:	e001      	b.n	8007926 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007922:	2300      	movs	r3, #0
 8007924:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007926:	687b      	ldr	r3, [r7, #4]
	}
 8007928:	4618      	mov	r0, r3
 800792a:	370c      	adds	r7, #12
 800792c:	46bd      	mov	sp, r7
 800792e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007932:	4770      	bx	lr
 8007934:	200003a4 	.word	0x200003a4
 8007938:	200003c0 	.word	0x200003c0

0800793c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800793c:	b580      	push	{r7, lr}
 800793e:	b084      	sub	sp, #16
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007948:	2300      	movs	r3, #0
 800794a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d06e      	beq.n	8007a30 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007956:	4b39      	ldr	r3, [pc, #228]	; (8007a3c <xTaskPriorityInherit+0x100>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800795c:	429a      	cmp	r2, r3
 800795e:	d25e      	bcs.n	8007a1e <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	699b      	ldr	r3, [r3, #24]
 8007964:	2b00      	cmp	r3, #0
 8007966:	db06      	blt.n	8007976 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007968:	4b34      	ldr	r3, [pc, #208]	; (8007a3c <xTaskPriorityInherit+0x100>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800796e:	f1c3 0207 	rsb	r2, r3, #7
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	6959      	ldr	r1, [r3, #20]
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800797e:	4613      	mov	r3, r2
 8007980:	009b      	lsls	r3, r3, #2
 8007982:	4413      	add	r3, r2
 8007984:	009b      	lsls	r3, r3, #2
 8007986:	4a2e      	ldr	r2, [pc, #184]	; (8007a40 <xTaskPriorityInherit+0x104>)
 8007988:	4413      	add	r3, r2
 800798a:	4299      	cmp	r1, r3
 800798c:	d101      	bne.n	8007992 <xTaskPriorityInherit+0x56>
 800798e:	2301      	movs	r3, #1
 8007990:	e000      	b.n	8007994 <xTaskPriorityInherit+0x58>
 8007992:	2300      	movs	r3, #0
 8007994:	2b00      	cmp	r3, #0
 8007996:	d03a      	beq.n	8007a0e <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	3304      	adds	r3, #4
 800799c:	4618      	mov	r0, r3
 800799e:	f7fe fbf3 	bl	8006188 <uxListRemove>
 80079a2:	4603      	mov	r3, r0
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d115      	bne.n	80079d4 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079ac:	4924      	ldr	r1, [pc, #144]	; (8007a40 <xTaskPriorityInherit+0x104>)
 80079ae:	4613      	mov	r3, r2
 80079b0:	009b      	lsls	r3, r3, #2
 80079b2:	4413      	add	r3, r2
 80079b4:	009b      	lsls	r3, r3, #2
 80079b6:	440b      	add	r3, r1
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d10a      	bne.n	80079d4 <xTaskPriorityInherit+0x98>
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079c2:	2201      	movs	r2, #1
 80079c4:	fa02 f303 	lsl.w	r3, r2, r3
 80079c8:	43da      	mvns	r2, r3
 80079ca:	4b1e      	ldr	r3, [pc, #120]	; (8007a44 <xTaskPriorityInherit+0x108>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	4013      	ands	r3, r2
 80079d0:	4a1c      	ldr	r2, [pc, #112]	; (8007a44 <xTaskPriorityInherit+0x108>)
 80079d2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80079d4:	4b19      	ldr	r3, [pc, #100]	; (8007a3c <xTaskPriorityInherit+0x100>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079e2:	2201      	movs	r2, #1
 80079e4:	409a      	lsls	r2, r3
 80079e6:	4b17      	ldr	r3, [pc, #92]	; (8007a44 <xTaskPriorityInherit+0x108>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	4a15      	ldr	r2, [pc, #84]	; (8007a44 <xTaskPriorityInherit+0x108>)
 80079ee:	6013      	str	r3, [r2, #0]
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079f4:	4613      	mov	r3, r2
 80079f6:	009b      	lsls	r3, r3, #2
 80079f8:	4413      	add	r3, r2
 80079fa:	009b      	lsls	r3, r3, #2
 80079fc:	4a10      	ldr	r2, [pc, #64]	; (8007a40 <xTaskPriorityInherit+0x104>)
 80079fe:	441a      	add	r2, r3
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	3304      	adds	r3, #4
 8007a04:	4619      	mov	r1, r3
 8007a06:	4610      	mov	r0, r2
 8007a08:	f7fe fb61 	bl	80060ce <vListInsertEnd>
 8007a0c:	e004      	b.n	8007a18 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007a0e:	4b0b      	ldr	r3, [pc, #44]	; (8007a3c <xTaskPriorityInherit+0x100>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007a18:	2301      	movs	r3, #1
 8007a1a:	60fb      	str	r3, [r7, #12]
 8007a1c:	e008      	b.n	8007a30 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a22:	4b06      	ldr	r3, [pc, #24]	; (8007a3c <xTaskPriorityInherit+0x100>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	d201      	bcs.n	8007a30 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007a30:	68fb      	ldr	r3, [r7, #12]
	}
 8007a32:	4618      	mov	r0, r3
 8007a34:	3710      	adds	r7, #16
 8007a36:	46bd      	mov	sp, r7
 8007a38:	bd80      	pop	{r7, pc}
 8007a3a:	bf00      	nop
 8007a3c:	20000298 	.word	0x20000298
 8007a40:	2000029c 	.word	0x2000029c
 8007a44:	200003a0 	.word	0x200003a0

08007a48 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b086      	sub	sp, #24
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007a54:	2300      	movs	r3, #0
 8007a56:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d06e      	beq.n	8007b3c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007a5e:	4b3a      	ldr	r3, [pc, #232]	; (8007b48 <xTaskPriorityDisinherit+0x100>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	693a      	ldr	r2, [r7, #16]
 8007a64:	429a      	cmp	r2, r3
 8007a66:	d00a      	beq.n	8007a7e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007a68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a6c:	f383 8811 	msr	BASEPRI, r3
 8007a70:	f3bf 8f6f 	isb	sy
 8007a74:	f3bf 8f4f 	dsb	sy
 8007a78:	60fb      	str	r3, [r7, #12]
}
 8007a7a:	bf00      	nop
 8007a7c:	e7fe      	b.n	8007a7c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007a7e:	693b      	ldr	r3, [r7, #16]
 8007a80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d10a      	bne.n	8007a9c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a8a:	f383 8811 	msr	BASEPRI, r3
 8007a8e:	f3bf 8f6f 	isb	sy
 8007a92:	f3bf 8f4f 	dsb	sy
 8007a96:	60bb      	str	r3, [r7, #8]
}
 8007a98:	bf00      	nop
 8007a9a:	e7fe      	b.n	8007a9a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007a9c:	693b      	ldr	r3, [r7, #16]
 8007a9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007aa0:	1e5a      	subs	r2, r3, #1
 8007aa2:	693b      	ldr	r3, [r7, #16]
 8007aa4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007aa6:	693b      	ldr	r3, [r7, #16]
 8007aa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d044      	beq.n	8007b3c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d140      	bne.n	8007b3c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	3304      	adds	r3, #4
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f7fe fb62 	bl	8006188 <uxListRemove>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d115      	bne.n	8007af6 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007aca:	693b      	ldr	r3, [r7, #16]
 8007acc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ace:	491f      	ldr	r1, [pc, #124]	; (8007b4c <xTaskPriorityDisinherit+0x104>)
 8007ad0:	4613      	mov	r3, r2
 8007ad2:	009b      	lsls	r3, r3, #2
 8007ad4:	4413      	add	r3, r2
 8007ad6:	009b      	lsls	r3, r3, #2
 8007ad8:	440b      	add	r3, r1
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d10a      	bne.n	8007af6 <xTaskPriorityDisinherit+0xae>
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8007aea:	43da      	mvns	r2, r3
 8007aec:	4b18      	ldr	r3, [pc, #96]	; (8007b50 <xTaskPriorityDisinherit+0x108>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4013      	ands	r3, r2
 8007af2:	4a17      	ldr	r2, [pc, #92]	; (8007b50 <xTaskPriorityDisinherit+0x108>)
 8007af4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007af6:	693b      	ldr	r3, [r7, #16]
 8007af8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007afa:	693b      	ldr	r3, [r7, #16]
 8007afc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b02:	f1c3 0207 	rsb	r2, r3, #7
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b0e:	2201      	movs	r2, #1
 8007b10:	409a      	lsls	r2, r3
 8007b12:	4b0f      	ldr	r3, [pc, #60]	; (8007b50 <xTaskPriorityDisinherit+0x108>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4313      	orrs	r3, r2
 8007b18:	4a0d      	ldr	r2, [pc, #52]	; (8007b50 <xTaskPriorityDisinherit+0x108>)
 8007b1a:	6013      	str	r3, [r2, #0]
 8007b1c:	693b      	ldr	r3, [r7, #16]
 8007b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b20:	4613      	mov	r3, r2
 8007b22:	009b      	lsls	r3, r3, #2
 8007b24:	4413      	add	r3, r2
 8007b26:	009b      	lsls	r3, r3, #2
 8007b28:	4a08      	ldr	r2, [pc, #32]	; (8007b4c <xTaskPriorityDisinherit+0x104>)
 8007b2a:	441a      	add	r2, r3
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	3304      	adds	r3, #4
 8007b30:	4619      	mov	r1, r3
 8007b32:	4610      	mov	r0, r2
 8007b34:	f7fe facb 	bl	80060ce <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007b38:	2301      	movs	r3, #1
 8007b3a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007b3c:	697b      	ldr	r3, [r7, #20]
	}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3718      	adds	r7, #24
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}
 8007b46:	bf00      	nop
 8007b48:	20000298 	.word	0x20000298
 8007b4c:	2000029c 	.word	0x2000029c
 8007b50:	200003a0 	.word	0x200003a0

08007b54 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b088      	sub	sp, #32
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
 8007b5c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007b62:	2301      	movs	r3, #1
 8007b64:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	f000 8088 	beq.w	8007c7e <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007b6e:	69bb      	ldr	r3, [r7, #24]
 8007b70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d10a      	bne.n	8007b8c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b7a:	f383 8811 	msr	BASEPRI, r3
 8007b7e:	f3bf 8f6f 	isb	sy
 8007b82:	f3bf 8f4f 	dsb	sy
 8007b86:	60fb      	str	r3, [r7, #12]
}
 8007b88:	bf00      	nop
 8007b8a:	e7fe      	b.n	8007b8a <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007b8c:	69bb      	ldr	r3, [r7, #24]
 8007b8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b90:	683a      	ldr	r2, [r7, #0]
 8007b92:	429a      	cmp	r2, r3
 8007b94:	d902      	bls.n	8007b9c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	61fb      	str	r3, [r7, #28]
 8007b9a:	e002      	b.n	8007ba2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007b9c:	69bb      	ldr	r3, [r7, #24]
 8007b9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ba0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007ba2:	69bb      	ldr	r3, [r7, #24]
 8007ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ba6:	69fa      	ldr	r2, [r7, #28]
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	d068      	beq.n	8007c7e <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007bac:	69bb      	ldr	r3, [r7, #24]
 8007bae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007bb0:	697a      	ldr	r2, [r7, #20]
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	d163      	bne.n	8007c7e <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007bb6:	4b34      	ldr	r3, [pc, #208]	; (8007c88 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	69ba      	ldr	r2, [r7, #24]
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	d10a      	bne.n	8007bd6 <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 8007bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bc4:	f383 8811 	msr	BASEPRI, r3
 8007bc8:	f3bf 8f6f 	isb	sy
 8007bcc:	f3bf 8f4f 	dsb	sy
 8007bd0:	60bb      	str	r3, [r7, #8]
}
 8007bd2:	bf00      	nop
 8007bd4:	e7fe      	b.n	8007bd4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007bd6:	69bb      	ldr	r3, [r7, #24]
 8007bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bda:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007bdc:	69bb      	ldr	r3, [r7, #24]
 8007bde:	69fa      	ldr	r2, [r7, #28]
 8007be0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007be2:	69bb      	ldr	r3, [r7, #24]
 8007be4:	699b      	ldr	r3, [r3, #24]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	db04      	blt.n	8007bf4 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bea:	69fb      	ldr	r3, [r7, #28]
 8007bec:	f1c3 0207 	rsb	r2, r3, #7
 8007bf0:	69bb      	ldr	r3, [r7, #24]
 8007bf2:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007bf4:	69bb      	ldr	r3, [r7, #24]
 8007bf6:	6959      	ldr	r1, [r3, #20]
 8007bf8:	693a      	ldr	r2, [r7, #16]
 8007bfa:	4613      	mov	r3, r2
 8007bfc:	009b      	lsls	r3, r3, #2
 8007bfe:	4413      	add	r3, r2
 8007c00:	009b      	lsls	r3, r3, #2
 8007c02:	4a22      	ldr	r2, [pc, #136]	; (8007c8c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8007c04:	4413      	add	r3, r2
 8007c06:	4299      	cmp	r1, r3
 8007c08:	d101      	bne.n	8007c0e <vTaskPriorityDisinheritAfterTimeout+0xba>
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	e000      	b.n	8007c10 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 8007c0e:	2300      	movs	r3, #0
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d034      	beq.n	8007c7e <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c14:	69bb      	ldr	r3, [r7, #24]
 8007c16:	3304      	adds	r3, #4
 8007c18:	4618      	mov	r0, r3
 8007c1a:	f7fe fab5 	bl	8006188 <uxListRemove>
 8007c1e:	4603      	mov	r3, r0
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d115      	bne.n	8007c50 <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007c24:	69bb      	ldr	r3, [r7, #24]
 8007c26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c28:	4918      	ldr	r1, [pc, #96]	; (8007c8c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8007c2a:	4613      	mov	r3, r2
 8007c2c:	009b      	lsls	r3, r3, #2
 8007c2e:	4413      	add	r3, r2
 8007c30:	009b      	lsls	r3, r3, #2
 8007c32:	440b      	add	r3, r1
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d10a      	bne.n	8007c50 <vTaskPriorityDisinheritAfterTimeout+0xfc>
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c3e:	2201      	movs	r2, #1
 8007c40:	fa02 f303 	lsl.w	r3, r2, r3
 8007c44:	43da      	mvns	r2, r3
 8007c46:	4b12      	ldr	r3, [pc, #72]	; (8007c90 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4013      	ands	r3, r2
 8007c4c:	4a10      	ldr	r2, [pc, #64]	; (8007c90 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8007c4e:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007c50:	69bb      	ldr	r3, [r7, #24]
 8007c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c54:	2201      	movs	r2, #1
 8007c56:	409a      	lsls	r2, r3
 8007c58:	4b0d      	ldr	r3, [pc, #52]	; (8007c90 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4313      	orrs	r3, r2
 8007c5e:	4a0c      	ldr	r2, [pc, #48]	; (8007c90 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8007c60:	6013      	str	r3, [r2, #0]
 8007c62:	69bb      	ldr	r3, [r7, #24]
 8007c64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c66:	4613      	mov	r3, r2
 8007c68:	009b      	lsls	r3, r3, #2
 8007c6a:	4413      	add	r3, r2
 8007c6c:	009b      	lsls	r3, r3, #2
 8007c6e:	4a07      	ldr	r2, [pc, #28]	; (8007c8c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8007c70:	441a      	add	r2, r3
 8007c72:	69bb      	ldr	r3, [r7, #24]
 8007c74:	3304      	adds	r3, #4
 8007c76:	4619      	mov	r1, r3
 8007c78:	4610      	mov	r0, r2
 8007c7a:	f7fe fa28 	bl	80060ce <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007c7e:	bf00      	nop
 8007c80:	3720      	adds	r7, #32
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}
 8007c86:	bf00      	nop
 8007c88:	20000298 	.word	0x20000298
 8007c8c:	2000029c 	.word	0x2000029c
 8007c90:	200003a0 	.word	0x200003a0

08007c94 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8007c94:	b480      	push	{r7}
 8007c96:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007c98:	4b07      	ldr	r3, [pc, #28]	; (8007cb8 <pvTaskIncrementMutexHeldCount+0x24>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d004      	beq.n	8007caa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007ca0:	4b05      	ldr	r3, [pc, #20]	; (8007cb8 <pvTaskIncrementMutexHeldCount+0x24>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007ca6:	3201      	adds	r2, #1
 8007ca8:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8007caa:	4b03      	ldr	r3, [pc, #12]	; (8007cb8 <pvTaskIncrementMutexHeldCount+0x24>)
 8007cac:	681b      	ldr	r3, [r3, #0]
	}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb6:	4770      	bx	lr
 8007cb8:	20000298 	.word	0x20000298

08007cbc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b084      	sub	sp, #16
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
 8007cc4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007cc6:	4b29      	ldr	r3, [pc, #164]	; (8007d6c <prvAddCurrentTaskToDelayedList+0xb0>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ccc:	4b28      	ldr	r3, [pc, #160]	; (8007d70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	3304      	adds	r3, #4
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	f7fe fa58 	bl	8006188 <uxListRemove>
 8007cd8:	4603      	mov	r3, r0
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d10b      	bne.n	8007cf6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8007cde:	4b24      	ldr	r3, [pc, #144]	; (8007d70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ce4:	2201      	movs	r2, #1
 8007ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8007cea:	43da      	mvns	r2, r3
 8007cec:	4b21      	ldr	r3, [pc, #132]	; (8007d74 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	4013      	ands	r3, r2
 8007cf2:	4a20      	ldr	r2, [pc, #128]	; (8007d74 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007cf4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cfc:	d10a      	bne.n	8007d14 <prvAddCurrentTaskToDelayedList+0x58>
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d007      	beq.n	8007d14 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d04:	4b1a      	ldr	r3, [pc, #104]	; (8007d70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	3304      	adds	r3, #4
 8007d0a:	4619      	mov	r1, r3
 8007d0c:	481a      	ldr	r0, [pc, #104]	; (8007d78 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007d0e:	f7fe f9de 	bl	80060ce <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007d12:	e026      	b.n	8007d62 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007d14:	68fa      	ldr	r2, [r7, #12]
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	4413      	add	r3, r2
 8007d1a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007d1c:	4b14      	ldr	r3, [pc, #80]	; (8007d70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	68ba      	ldr	r2, [r7, #8]
 8007d22:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007d24:	68ba      	ldr	r2, [r7, #8]
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	429a      	cmp	r2, r3
 8007d2a:	d209      	bcs.n	8007d40 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d2c:	4b13      	ldr	r3, [pc, #76]	; (8007d7c <prvAddCurrentTaskToDelayedList+0xc0>)
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	4b0f      	ldr	r3, [pc, #60]	; (8007d70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	3304      	adds	r3, #4
 8007d36:	4619      	mov	r1, r3
 8007d38:	4610      	mov	r0, r2
 8007d3a:	f7fe f9ec 	bl	8006116 <vListInsert>
}
 8007d3e:	e010      	b.n	8007d62 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d40:	4b0f      	ldr	r3, [pc, #60]	; (8007d80 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007d42:	681a      	ldr	r2, [r3, #0]
 8007d44:	4b0a      	ldr	r3, [pc, #40]	; (8007d70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	3304      	adds	r3, #4
 8007d4a:	4619      	mov	r1, r3
 8007d4c:	4610      	mov	r0, r2
 8007d4e:	f7fe f9e2 	bl	8006116 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007d52:	4b0c      	ldr	r3, [pc, #48]	; (8007d84 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	68ba      	ldr	r2, [r7, #8]
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	d202      	bcs.n	8007d62 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007d5c:	4a09      	ldr	r2, [pc, #36]	; (8007d84 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	6013      	str	r3, [r2, #0]
}
 8007d62:	bf00      	nop
 8007d64:	3710      	adds	r7, #16
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}
 8007d6a:	bf00      	nop
 8007d6c:	2000039c 	.word	0x2000039c
 8007d70:	20000298 	.word	0x20000298
 8007d74:	200003a0 	.word	0x200003a0
 8007d78:	20000384 	.word	0x20000384
 8007d7c:	20000354 	.word	0x20000354
 8007d80:	20000350 	.word	0x20000350
 8007d84:	200003b8 	.word	0x200003b8

08007d88 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b085      	sub	sp, #20
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	60f8      	str	r0, [r7, #12]
 8007d90:	60b9      	str	r1, [r7, #8]
 8007d92:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	3b04      	subs	r3, #4
 8007d98:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007da0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	3b04      	subs	r3, #4
 8007da6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	f023 0201 	bic.w	r2, r3, #1
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	3b04      	subs	r3, #4
 8007db6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007db8:	4a0c      	ldr	r2, [pc, #48]	; (8007dec <pxPortInitialiseStack+0x64>)
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	3b14      	subs	r3, #20
 8007dc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007dc4:	687a      	ldr	r2, [r7, #4]
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	3b04      	subs	r3, #4
 8007dce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	f06f 0202 	mvn.w	r2, #2
 8007dd6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	3b20      	subs	r3, #32
 8007ddc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007dde:	68fb      	ldr	r3, [r7, #12]
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3714      	adds	r7, #20
 8007de4:	46bd      	mov	sp, r7
 8007de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dea:	4770      	bx	lr
 8007dec:	08007df1 	.word	0x08007df1

08007df0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007df0:	b480      	push	{r7}
 8007df2:	b085      	sub	sp, #20
 8007df4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007df6:	2300      	movs	r3, #0
 8007df8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007dfa:	4b12      	ldr	r3, [pc, #72]	; (8007e44 <prvTaskExitError+0x54>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e02:	d00a      	beq.n	8007e1a <prvTaskExitError+0x2a>
	__asm volatile
 8007e04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e08:	f383 8811 	msr	BASEPRI, r3
 8007e0c:	f3bf 8f6f 	isb	sy
 8007e10:	f3bf 8f4f 	dsb	sy
 8007e14:	60fb      	str	r3, [r7, #12]
}
 8007e16:	bf00      	nop
 8007e18:	e7fe      	b.n	8007e18 <prvTaskExitError+0x28>
	__asm volatile
 8007e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e1e:	f383 8811 	msr	BASEPRI, r3
 8007e22:	f3bf 8f6f 	isb	sy
 8007e26:	f3bf 8f4f 	dsb	sy
 8007e2a:	60bb      	str	r3, [r7, #8]
}
 8007e2c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007e2e:	bf00      	nop
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d0fc      	beq.n	8007e30 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007e36:	bf00      	nop
 8007e38:	bf00      	nop
 8007e3a:	3714      	adds	r7, #20
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e42:	4770      	bx	lr
 8007e44:	2000000c 	.word	0x2000000c
	...

08007e50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007e50:	4b07      	ldr	r3, [pc, #28]	; (8007e70 <pxCurrentTCBConst2>)
 8007e52:	6819      	ldr	r1, [r3, #0]
 8007e54:	6808      	ldr	r0, [r1, #0]
 8007e56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e5a:	f380 8809 	msr	PSP, r0
 8007e5e:	f3bf 8f6f 	isb	sy
 8007e62:	f04f 0000 	mov.w	r0, #0
 8007e66:	f380 8811 	msr	BASEPRI, r0
 8007e6a:	4770      	bx	lr
 8007e6c:	f3af 8000 	nop.w

08007e70 <pxCurrentTCBConst2>:
 8007e70:	20000298 	.word	0x20000298
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007e74:	bf00      	nop
 8007e76:	bf00      	nop

08007e78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007e78:	4808      	ldr	r0, [pc, #32]	; (8007e9c <prvPortStartFirstTask+0x24>)
 8007e7a:	6800      	ldr	r0, [r0, #0]
 8007e7c:	6800      	ldr	r0, [r0, #0]
 8007e7e:	f380 8808 	msr	MSP, r0
 8007e82:	f04f 0000 	mov.w	r0, #0
 8007e86:	f380 8814 	msr	CONTROL, r0
 8007e8a:	b662      	cpsie	i
 8007e8c:	b661      	cpsie	f
 8007e8e:	f3bf 8f4f 	dsb	sy
 8007e92:	f3bf 8f6f 	isb	sy
 8007e96:	df00      	svc	0
 8007e98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007e9a:	bf00      	nop
 8007e9c:	e000ed08 	.word	0xe000ed08

08007ea0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b086      	sub	sp, #24
 8007ea4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007ea6:	4b46      	ldr	r3, [pc, #280]	; (8007fc0 <xPortStartScheduler+0x120>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a46      	ldr	r2, [pc, #280]	; (8007fc4 <xPortStartScheduler+0x124>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d10a      	bne.n	8007ec6 <xPortStartScheduler+0x26>
	__asm volatile
 8007eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb4:	f383 8811 	msr	BASEPRI, r3
 8007eb8:	f3bf 8f6f 	isb	sy
 8007ebc:	f3bf 8f4f 	dsb	sy
 8007ec0:	613b      	str	r3, [r7, #16]
}
 8007ec2:	bf00      	nop
 8007ec4:	e7fe      	b.n	8007ec4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007ec6:	4b3e      	ldr	r3, [pc, #248]	; (8007fc0 <xPortStartScheduler+0x120>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4a3f      	ldr	r2, [pc, #252]	; (8007fc8 <xPortStartScheduler+0x128>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d10a      	bne.n	8007ee6 <xPortStartScheduler+0x46>
	__asm volatile
 8007ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed4:	f383 8811 	msr	BASEPRI, r3
 8007ed8:	f3bf 8f6f 	isb	sy
 8007edc:	f3bf 8f4f 	dsb	sy
 8007ee0:	60fb      	str	r3, [r7, #12]
}
 8007ee2:	bf00      	nop
 8007ee4:	e7fe      	b.n	8007ee4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007ee6:	4b39      	ldr	r3, [pc, #228]	; (8007fcc <xPortStartScheduler+0x12c>)
 8007ee8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	781b      	ldrb	r3, [r3, #0]
 8007eee:	b2db      	uxtb	r3, r3
 8007ef0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	22ff      	movs	r2, #255	; 0xff
 8007ef6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	781b      	ldrb	r3, [r3, #0]
 8007efc:	b2db      	uxtb	r3, r3
 8007efe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007f00:	78fb      	ldrb	r3, [r7, #3]
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007f08:	b2da      	uxtb	r2, r3
 8007f0a:	4b31      	ldr	r3, [pc, #196]	; (8007fd0 <xPortStartScheduler+0x130>)
 8007f0c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007f0e:	4b31      	ldr	r3, [pc, #196]	; (8007fd4 <xPortStartScheduler+0x134>)
 8007f10:	2207      	movs	r2, #7
 8007f12:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007f14:	e009      	b.n	8007f2a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007f16:	4b2f      	ldr	r3, [pc, #188]	; (8007fd4 <xPortStartScheduler+0x134>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	3b01      	subs	r3, #1
 8007f1c:	4a2d      	ldr	r2, [pc, #180]	; (8007fd4 <xPortStartScheduler+0x134>)
 8007f1e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007f20:	78fb      	ldrb	r3, [r7, #3]
 8007f22:	b2db      	uxtb	r3, r3
 8007f24:	005b      	lsls	r3, r3, #1
 8007f26:	b2db      	uxtb	r3, r3
 8007f28:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007f2a:	78fb      	ldrb	r3, [r7, #3]
 8007f2c:	b2db      	uxtb	r3, r3
 8007f2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f32:	2b80      	cmp	r3, #128	; 0x80
 8007f34:	d0ef      	beq.n	8007f16 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007f36:	4b27      	ldr	r3, [pc, #156]	; (8007fd4 <xPortStartScheduler+0x134>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f1c3 0307 	rsb	r3, r3, #7
 8007f3e:	2b04      	cmp	r3, #4
 8007f40:	d00a      	beq.n	8007f58 <xPortStartScheduler+0xb8>
	__asm volatile
 8007f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f46:	f383 8811 	msr	BASEPRI, r3
 8007f4a:	f3bf 8f6f 	isb	sy
 8007f4e:	f3bf 8f4f 	dsb	sy
 8007f52:	60bb      	str	r3, [r7, #8]
}
 8007f54:	bf00      	nop
 8007f56:	e7fe      	b.n	8007f56 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007f58:	4b1e      	ldr	r3, [pc, #120]	; (8007fd4 <xPortStartScheduler+0x134>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	021b      	lsls	r3, r3, #8
 8007f5e:	4a1d      	ldr	r2, [pc, #116]	; (8007fd4 <xPortStartScheduler+0x134>)
 8007f60:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007f62:	4b1c      	ldr	r3, [pc, #112]	; (8007fd4 <xPortStartScheduler+0x134>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007f6a:	4a1a      	ldr	r2, [pc, #104]	; (8007fd4 <xPortStartScheduler+0x134>)
 8007f6c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	b2da      	uxtb	r2, r3
 8007f72:	697b      	ldr	r3, [r7, #20]
 8007f74:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007f76:	4b18      	ldr	r3, [pc, #96]	; (8007fd8 <xPortStartScheduler+0x138>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4a17      	ldr	r2, [pc, #92]	; (8007fd8 <xPortStartScheduler+0x138>)
 8007f7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007f80:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007f82:	4b15      	ldr	r3, [pc, #84]	; (8007fd8 <xPortStartScheduler+0x138>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4a14      	ldr	r2, [pc, #80]	; (8007fd8 <xPortStartScheduler+0x138>)
 8007f88:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007f8c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007f8e:	f000 f8dd 	bl	800814c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007f92:	4b12      	ldr	r3, [pc, #72]	; (8007fdc <xPortStartScheduler+0x13c>)
 8007f94:	2200      	movs	r2, #0
 8007f96:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007f98:	f000 f8fc 	bl	8008194 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007f9c:	4b10      	ldr	r3, [pc, #64]	; (8007fe0 <xPortStartScheduler+0x140>)
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a0f      	ldr	r2, [pc, #60]	; (8007fe0 <xPortStartScheduler+0x140>)
 8007fa2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007fa6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007fa8:	f7ff ff66 	bl	8007e78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007fac:	f7ff fa66 	bl	800747c <vTaskSwitchContext>
	prvTaskExitError();
 8007fb0:	f7ff ff1e 	bl	8007df0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007fb4:	2300      	movs	r3, #0
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3718      	adds	r7, #24
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}
 8007fbe:	bf00      	nop
 8007fc0:	e000ed00 	.word	0xe000ed00
 8007fc4:	410fc271 	.word	0x410fc271
 8007fc8:	410fc270 	.word	0x410fc270
 8007fcc:	e000e400 	.word	0xe000e400
 8007fd0:	200003c4 	.word	0x200003c4
 8007fd4:	200003c8 	.word	0x200003c8
 8007fd8:	e000ed20 	.word	0xe000ed20
 8007fdc:	2000000c 	.word	0x2000000c
 8007fe0:	e000ef34 	.word	0xe000ef34

08007fe4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b083      	sub	sp, #12
 8007fe8:	af00      	add	r7, sp, #0
	__asm volatile
 8007fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fee:	f383 8811 	msr	BASEPRI, r3
 8007ff2:	f3bf 8f6f 	isb	sy
 8007ff6:	f3bf 8f4f 	dsb	sy
 8007ffa:	607b      	str	r3, [r7, #4]
}
 8007ffc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007ffe:	4b0f      	ldr	r3, [pc, #60]	; (800803c <vPortEnterCritical+0x58>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	3301      	adds	r3, #1
 8008004:	4a0d      	ldr	r2, [pc, #52]	; (800803c <vPortEnterCritical+0x58>)
 8008006:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008008:	4b0c      	ldr	r3, [pc, #48]	; (800803c <vPortEnterCritical+0x58>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	2b01      	cmp	r3, #1
 800800e:	d10f      	bne.n	8008030 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008010:	4b0b      	ldr	r3, [pc, #44]	; (8008040 <vPortEnterCritical+0x5c>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	b2db      	uxtb	r3, r3
 8008016:	2b00      	cmp	r3, #0
 8008018:	d00a      	beq.n	8008030 <vPortEnterCritical+0x4c>
	__asm volatile
 800801a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800801e:	f383 8811 	msr	BASEPRI, r3
 8008022:	f3bf 8f6f 	isb	sy
 8008026:	f3bf 8f4f 	dsb	sy
 800802a:	603b      	str	r3, [r7, #0]
}
 800802c:	bf00      	nop
 800802e:	e7fe      	b.n	800802e <vPortEnterCritical+0x4a>
	}
}
 8008030:	bf00      	nop
 8008032:	370c      	adds	r7, #12
 8008034:	46bd      	mov	sp, r7
 8008036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803a:	4770      	bx	lr
 800803c:	2000000c 	.word	0x2000000c
 8008040:	e000ed04 	.word	0xe000ed04

08008044 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008044:	b480      	push	{r7}
 8008046:	b083      	sub	sp, #12
 8008048:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800804a:	4b12      	ldr	r3, [pc, #72]	; (8008094 <vPortExitCritical+0x50>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d10a      	bne.n	8008068 <vPortExitCritical+0x24>
	__asm volatile
 8008052:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008056:	f383 8811 	msr	BASEPRI, r3
 800805a:	f3bf 8f6f 	isb	sy
 800805e:	f3bf 8f4f 	dsb	sy
 8008062:	607b      	str	r3, [r7, #4]
}
 8008064:	bf00      	nop
 8008066:	e7fe      	b.n	8008066 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008068:	4b0a      	ldr	r3, [pc, #40]	; (8008094 <vPortExitCritical+0x50>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	3b01      	subs	r3, #1
 800806e:	4a09      	ldr	r2, [pc, #36]	; (8008094 <vPortExitCritical+0x50>)
 8008070:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008072:	4b08      	ldr	r3, [pc, #32]	; (8008094 <vPortExitCritical+0x50>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d105      	bne.n	8008086 <vPortExitCritical+0x42>
 800807a:	2300      	movs	r3, #0
 800807c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	f383 8811 	msr	BASEPRI, r3
}
 8008084:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008086:	bf00      	nop
 8008088:	370c      	adds	r7, #12
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr
 8008092:	bf00      	nop
 8008094:	2000000c 	.word	0x2000000c
	...

080080a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80080a0:	f3ef 8009 	mrs	r0, PSP
 80080a4:	f3bf 8f6f 	isb	sy
 80080a8:	4b15      	ldr	r3, [pc, #84]	; (8008100 <pxCurrentTCBConst>)
 80080aa:	681a      	ldr	r2, [r3, #0]
 80080ac:	f01e 0f10 	tst.w	lr, #16
 80080b0:	bf08      	it	eq
 80080b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80080b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ba:	6010      	str	r0, [r2, #0]
 80080bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80080c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80080c4:	f380 8811 	msr	BASEPRI, r0
 80080c8:	f3bf 8f4f 	dsb	sy
 80080cc:	f3bf 8f6f 	isb	sy
 80080d0:	f7ff f9d4 	bl	800747c <vTaskSwitchContext>
 80080d4:	f04f 0000 	mov.w	r0, #0
 80080d8:	f380 8811 	msr	BASEPRI, r0
 80080dc:	bc09      	pop	{r0, r3}
 80080de:	6819      	ldr	r1, [r3, #0]
 80080e0:	6808      	ldr	r0, [r1, #0]
 80080e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080e6:	f01e 0f10 	tst.w	lr, #16
 80080ea:	bf08      	it	eq
 80080ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80080f0:	f380 8809 	msr	PSP, r0
 80080f4:	f3bf 8f6f 	isb	sy
 80080f8:	4770      	bx	lr
 80080fa:	bf00      	nop
 80080fc:	f3af 8000 	nop.w

08008100 <pxCurrentTCBConst>:
 8008100:	20000298 	.word	0x20000298
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008104:	bf00      	nop
 8008106:	bf00      	nop

08008108 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b082      	sub	sp, #8
 800810c:	af00      	add	r7, sp, #0
	__asm volatile
 800810e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008112:	f383 8811 	msr	BASEPRI, r3
 8008116:	f3bf 8f6f 	isb	sy
 800811a:	f3bf 8f4f 	dsb	sy
 800811e:	607b      	str	r3, [r7, #4]
}
 8008120:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008122:	f7ff f8ed 	bl	8007300 <xTaskIncrementTick>
 8008126:	4603      	mov	r3, r0
 8008128:	2b00      	cmp	r3, #0
 800812a:	d003      	beq.n	8008134 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800812c:	4b06      	ldr	r3, [pc, #24]	; (8008148 <SysTick_Handler+0x40>)
 800812e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008132:	601a      	str	r2, [r3, #0]
 8008134:	2300      	movs	r3, #0
 8008136:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	f383 8811 	msr	BASEPRI, r3
}
 800813e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008140:	bf00      	nop
 8008142:	3708      	adds	r7, #8
 8008144:	46bd      	mov	sp, r7
 8008146:	bd80      	pop	{r7, pc}
 8008148:	e000ed04 	.word	0xe000ed04

0800814c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800814c:	b480      	push	{r7}
 800814e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008150:	4b0b      	ldr	r3, [pc, #44]	; (8008180 <vPortSetupTimerInterrupt+0x34>)
 8008152:	2200      	movs	r2, #0
 8008154:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008156:	4b0b      	ldr	r3, [pc, #44]	; (8008184 <vPortSetupTimerInterrupt+0x38>)
 8008158:	2200      	movs	r2, #0
 800815a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800815c:	4b0a      	ldr	r3, [pc, #40]	; (8008188 <vPortSetupTimerInterrupt+0x3c>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a0a      	ldr	r2, [pc, #40]	; (800818c <vPortSetupTimerInterrupt+0x40>)
 8008162:	fba2 2303 	umull	r2, r3, r2, r3
 8008166:	099b      	lsrs	r3, r3, #6
 8008168:	4a09      	ldr	r2, [pc, #36]	; (8008190 <vPortSetupTimerInterrupt+0x44>)
 800816a:	3b01      	subs	r3, #1
 800816c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800816e:	4b04      	ldr	r3, [pc, #16]	; (8008180 <vPortSetupTimerInterrupt+0x34>)
 8008170:	2207      	movs	r2, #7
 8008172:	601a      	str	r2, [r3, #0]
}
 8008174:	bf00      	nop
 8008176:	46bd      	mov	sp, r7
 8008178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817c:	4770      	bx	lr
 800817e:	bf00      	nop
 8008180:	e000e010 	.word	0xe000e010
 8008184:	e000e018 	.word	0xe000e018
 8008188:	20000000 	.word	0x20000000
 800818c:	10624dd3 	.word	0x10624dd3
 8008190:	e000e014 	.word	0xe000e014

08008194 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008194:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80081a4 <vPortEnableVFP+0x10>
 8008198:	6801      	ldr	r1, [r0, #0]
 800819a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800819e:	6001      	str	r1, [r0, #0]
 80081a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80081a2:	bf00      	nop
 80081a4:	e000ed88 	.word	0xe000ed88

080081a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80081a8:	b480      	push	{r7}
 80081aa:	b085      	sub	sp, #20
 80081ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80081ae:	f3ef 8305 	mrs	r3, IPSR
 80081b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2b0f      	cmp	r3, #15
 80081b8:	d914      	bls.n	80081e4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80081ba:	4a17      	ldr	r2, [pc, #92]	; (8008218 <vPortValidateInterruptPriority+0x70>)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	4413      	add	r3, r2
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80081c4:	4b15      	ldr	r3, [pc, #84]	; (800821c <vPortValidateInterruptPriority+0x74>)
 80081c6:	781b      	ldrb	r3, [r3, #0]
 80081c8:	7afa      	ldrb	r2, [r7, #11]
 80081ca:	429a      	cmp	r2, r3
 80081cc:	d20a      	bcs.n	80081e4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80081ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081d2:	f383 8811 	msr	BASEPRI, r3
 80081d6:	f3bf 8f6f 	isb	sy
 80081da:	f3bf 8f4f 	dsb	sy
 80081de:	607b      	str	r3, [r7, #4]
}
 80081e0:	bf00      	nop
 80081e2:	e7fe      	b.n	80081e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80081e4:	4b0e      	ldr	r3, [pc, #56]	; (8008220 <vPortValidateInterruptPriority+0x78>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80081ec:	4b0d      	ldr	r3, [pc, #52]	; (8008224 <vPortValidateInterruptPriority+0x7c>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	429a      	cmp	r2, r3
 80081f2:	d90a      	bls.n	800820a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80081f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081f8:	f383 8811 	msr	BASEPRI, r3
 80081fc:	f3bf 8f6f 	isb	sy
 8008200:	f3bf 8f4f 	dsb	sy
 8008204:	603b      	str	r3, [r7, #0]
}
 8008206:	bf00      	nop
 8008208:	e7fe      	b.n	8008208 <vPortValidateInterruptPriority+0x60>
	}
 800820a:	bf00      	nop
 800820c:	3714      	adds	r7, #20
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr
 8008216:	bf00      	nop
 8008218:	e000e3f0 	.word	0xe000e3f0
 800821c:	200003c4 	.word	0x200003c4
 8008220:	e000ed0c 	.word	0xe000ed0c
 8008224:	200003c8 	.word	0x200003c8

08008228 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b08a      	sub	sp, #40	; 0x28
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008230:	2300      	movs	r3, #0
 8008232:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008234:	f7fe ffba 	bl	80071ac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008238:	4b58      	ldr	r3, [pc, #352]	; (800839c <pvPortMalloc+0x174>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d101      	bne.n	8008244 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008240:	f000 f910 	bl	8008464 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008244:	4b56      	ldr	r3, [pc, #344]	; (80083a0 <pvPortMalloc+0x178>)
 8008246:	681a      	ldr	r2, [r3, #0]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	4013      	ands	r3, r2
 800824c:	2b00      	cmp	r3, #0
 800824e:	f040 808e 	bne.w	800836e <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d01d      	beq.n	8008294 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008258:	2208      	movs	r2, #8
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	4413      	add	r3, r2
 800825e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f003 0307 	and.w	r3, r3, #7
 8008266:	2b00      	cmp	r3, #0
 8008268:	d014      	beq.n	8008294 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f023 0307 	bic.w	r3, r3, #7
 8008270:	3308      	adds	r3, #8
 8008272:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f003 0307 	and.w	r3, r3, #7
 800827a:	2b00      	cmp	r3, #0
 800827c:	d00a      	beq.n	8008294 <pvPortMalloc+0x6c>
	__asm volatile
 800827e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008282:	f383 8811 	msr	BASEPRI, r3
 8008286:	f3bf 8f6f 	isb	sy
 800828a:	f3bf 8f4f 	dsb	sy
 800828e:	617b      	str	r3, [r7, #20]
}
 8008290:	bf00      	nop
 8008292:	e7fe      	b.n	8008292 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d069      	beq.n	800836e <pvPortMalloc+0x146>
 800829a:	4b42      	ldr	r3, [pc, #264]	; (80083a4 <pvPortMalloc+0x17c>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d864      	bhi.n	800836e <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80082a4:	4b40      	ldr	r3, [pc, #256]	; (80083a8 <pvPortMalloc+0x180>)
 80082a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80082a8:	4b3f      	ldr	r3, [pc, #252]	; (80083a8 <pvPortMalloc+0x180>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80082ae:	e004      	b.n	80082ba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80082b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80082b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80082ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082bc:	685b      	ldr	r3, [r3, #4]
 80082be:	687a      	ldr	r2, [r7, #4]
 80082c0:	429a      	cmp	r2, r3
 80082c2:	d903      	bls.n	80082cc <pvPortMalloc+0xa4>
 80082c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d1f1      	bne.n	80082b0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80082cc:	4b33      	ldr	r3, [pc, #204]	; (800839c <pvPortMalloc+0x174>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082d2:	429a      	cmp	r2, r3
 80082d4:	d04b      	beq.n	800836e <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80082d6:	6a3b      	ldr	r3, [r7, #32]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	2208      	movs	r2, #8
 80082dc:	4413      	add	r3, r2
 80082de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80082e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082e2:	681a      	ldr	r2, [r3, #0]
 80082e4:	6a3b      	ldr	r3, [r7, #32]
 80082e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80082e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ea:	685a      	ldr	r2, [r3, #4]
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	1ad2      	subs	r2, r2, r3
 80082f0:	2308      	movs	r3, #8
 80082f2:	005b      	lsls	r3, r3, #1
 80082f4:	429a      	cmp	r2, r3
 80082f6:	d91f      	bls.n	8008338 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80082f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	4413      	add	r3, r2
 80082fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008300:	69bb      	ldr	r3, [r7, #24]
 8008302:	f003 0307 	and.w	r3, r3, #7
 8008306:	2b00      	cmp	r3, #0
 8008308:	d00a      	beq.n	8008320 <pvPortMalloc+0xf8>
	__asm volatile
 800830a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800830e:	f383 8811 	msr	BASEPRI, r3
 8008312:	f3bf 8f6f 	isb	sy
 8008316:	f3bf 8f4f 	dsb	sy
 800831a:	613b      	str	r3, [r7, #16]
}
 800831c:	bf00      	nop
 800831e:	e7fe      	b.n	800831e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008322:	685a      	ldr	r2, [r3, #4]
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	1ad2      	subs	r2, r2, r3
 8008328:	69bb      	ldr	r3, [r7, #24]
 800832a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800832c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800832e:	687a      	ldr	r2, [r7, #4]
 8008330:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008332:	69b8      	ldr	r0, [r7, #24]
 8008334:	f000 f8f8 	bl	8008528 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008338:	4b1a      	ldr	r3, [pc, #104]	; (80083a4 <pvPortMalloc+0x17c>)
 800833a:	681a      	ldr	r2, [r3, #0]
 800833c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	1ad3      	subs	r3, r2, r3
 8008342:	4a18      	ldr	r2, [pc, #96]	; (80083a4 <pvPortMalloc+0x17c>)
 8008344:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008346:	4b17      	ldr	r3, [pc, #92]	; (80083a4 <pvPortMalloc+0x17c>)
 8008348:	681a      	ldr	r2, [r3, #0]
 800834a:	4b18      	ldr	r3, [pc, #96]	; (80083ac <pvPortMalloc+0x184>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	429a      	cmp	r2, r3
 8008350:	d203      	bcs.n	800835a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008352:	4b14      	ldr	r3, [pc, #80]	; (80083a4 <pvPortMalloc+0x17c>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4a15      	ldr	r2, [pc, #84]	; (80083ac <pvPortMalloc+0x184>)
 8008358:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800835a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800835c:	685a      	ldr	r2, [r3, #4]
 800835e:	4b10      	ldr	r3, [pc, #64]	; (80083a0 <pvPortMalloc+0x178>)
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	431a      	orrs	r2, r3
 8008364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008366:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800836a:	2200      	movs	r2, #0
 800836c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800836e:	f7fe ff2b 	bl	80071c8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008372:	69fb      	ldr	r3, [r7, #28]
 8008374:	f003 0307 	and.w	r3, r3, #7
 8008378:	2b00      	cmp	r3, #0
 800837a:	d00a      	beq.n	8008392 <pvPortMalloc+0x16a>
	__asm volatile
 800837c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008380:	f383 8811 	msr	BASEPRI, r3
 8008384:	f3bf 8f6f 	isb	sy
 8008388:	f3bf 8f4f 	dsb	sy
 800838c:	60fb      	str	r3, [r7, #12]
}
 800838e:	bf00      	nop
 8008390:	e7fe      	b.n	8008390 <pvPortMalloc+0x168>
	return pvReturn;
 8008392:	69fb      	ldr	r3, [r7, #28]
}
 8008394:	4618      	mov	r0, r3
 8008396:	3728      	adds	r7, #40	; 0x28
 8008398:	46bd      	mov	sp, r7
 800839a:	bd80      	pop	{r7, pc}
 800839c:	20000fd4 	.word	0x20000fd4
 80083a0:	20000fe0 	.word	0x20000fe0
 80083a4:	20000fd8 	.word	0x20000fd8
 80083a8:	20000fcc 	.word	0x20000fcc
 80083ac:	20000fdc 	.word	0x20000fdc

080083b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b086      	sub	sp, #24
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d048      	beq.n	8008454 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80083c2:	2308      	movs	r3, #8
 80083c4:	425b      	negs	r3, r3
 80083c6:	697a      	ldr	r2, [r7, #20]
 80083c8:	4413      	add	r3, r2
 80083ca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80083cc:	697b      	ldr	r3, [r7, #20]
 80083ce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	685a      	ldr	r2, [r3, #4]
 80083d4:	4b21      	ldr	r3, [pc, #132]	; (800845c <vPortFree+0xac>)
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4013      	ands	r3, r2
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d10a      	bne.n	80083f4 <vPortFree+0x44>
	__asm volatile
 80083de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083e2:	f383 8811 	msr	BASEPRI, r3
 80083e6:	f3bf 8f6f 	isb	sy
 80083ea:	f3bf 8f4f 	dsb	sy
 80083ee:	60fb      	str	r3, [r7, #12]
}
 80083f0:	bf00      	nop
 80083f2:	e7fe      	b.n	80083f2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d00a      	beq.n	8008412 <vPortFree+0x62>
	__asm volatile
 80083fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008400:	f383 8811 	msr	BASEPRI, r3
 8008404:	f3bf 8f6f 	isb	sy
 8008408:	f3bf 8f4f 	dsb	sy
 800840c:	60bb      	str	r3, [r7, #8]
}
 800840e:	bf00      	nop
 8008410:	e7fe      	b.n	8008410 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	685a      	ldr	r2, [r3, #4]
 8008416:	4b11      	ldr	r3, [pc, #68]	; (800845c <vPortFree+0xac>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4013      	ands	r3, r2
 800841c:	2b00      	cmp	r3, #0
 800841e:	d019      	beq.n	8008454 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008420:	693b      	ldr	r3, [r7, #16]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d115      	bne.n	8008454 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	685a      	ldr	r2, [r3, #4]
 800842c:	4b0b      	ldr	r3, [pc, #44]	; (800845c <vPortFree+0xac>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	43db      	mvns	r3, r3
 8008432:	401a      	ands	r2, r3
 8008434:	693b      	ldr	r3, [r7, #16]
 8008436:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008438:	f7fe feb8 	bl	80071ac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800843c:	693b      	ldr	r3, [r7, #16]
 800843e:	685a      	ldr	r2, [r3, #4]
 8008440:	4b07      	ldr	r3, [pc, #28]	; (8008460 <vPortFree+0xb0>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4413      	add	r3, r2
 8008446:	4a06      	ldr	r2, [pc, #24]	; (8008460 <vPortFree+0xb0>)
 8008448:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800844a:	6938      	ldr	r0, [r7, #16]
 800844c:	f000 f86c 	bl	8008528 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008450:	f7fe feba 	bl	80071c8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008454:	bf00      	nop
 8008456:	3718      	adds	r7, #24
 8008458:	46bd      	mov	sp, r7
 800845a:	bd80      	pop	{r7, pc}
 800845c:	20000fe0 	.word	0x20000fe0
 8008460:	20000fd8 	.word	0x20000fd8

08008464 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008464:	b480      	push	{r7}
 8008466:	b085      	sub	sp, #20
 8008468:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800846a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800846e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008470:	4b27      	ldr	r3, [pc, #156]	; (8008510 <prvHeapInit+0xac>)
 8008472:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	f003 0307 	and.w	r3, r3, #7
 800847a:	2b00      	cmp	r3, #0
 800847c:	d00c      	beq.n	8008498 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	3307      	adds	r3, #7
 8008482:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	f023 0307 	bic.w	r3, r3, #7
 800848a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800848c:	68ba      	ldr	r2, [r7, #8]
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	1ad3      	subs	r3, r2, r3
 8008492:	4a1f      	ldr	r2, [pc, #124]	; (8008510 <prvHeapInit+0xac>)
 8008494:	4413      	add	r3, r2
 8008496:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800849c:	4a1d      	ldr	r2, [pc, #116]	; (8008514 <prvHeapInit+0xb0>)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80084a2:	4b1c      	ldr	r3, [pc, #112]	; (8008514 <prvHeapInit+0xb0>)
 80084a4:	2200      	movs	r2, #0
 80084a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	68ba      	ldr	r2, [r7, #8]
 80084ac:	4413      	add	r3, r2
 80084ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80084b0:	2208      	movs	r2, #8
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	1a9b      	subs	r3, r3, r2
 80084b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	f023 0307 	bic.w	r3, r3, #7
 80084be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	4a15      	ldr	r2, [pc, #84]	; (8008518 <prvHeapInit+0xb4>)
 80084c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80084c6:	4b14      	ldr	r3, [pc, #80]	; (8008518 <prvHeapInit+0xb4>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	2200      	movs	r2, #0
 80084cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80084ce:	4b12      	ldr	r3, [pc, #72]	; (8008518 <prvHeapInit+0xb4>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	2200      	movs	r2, #0
 80084d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	68fa      	ldr	r2, [r7, #12]
 80084de:	1ad2      	subs	r2, r2, r3
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80084e4:	4b0c      	ldr	r3, [pc, #48]	; (8008518 <prvHeapInit+0xb4>)
 80084e6:	681a      	ldr	r2, [r3, #0]
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	685b      	ldr	r3, [r3, #4]
 80084f0:	4a0a      	ldr	r2, [pc, #40]	; (800851c <prvHeapInit+0xb8>)
 80084f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	685b      	ldr	r3, [r3, #4]
 80084f8:	4a09      	ldr	r2, [pc, #36]	; (8008520 <prvHeapInit+0xbc>)
 80084fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80084fc:	4b09      	ldr	r3, [pc, #36]	; (8008524 <prvHeapInit+0xc0>)
 80084fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008502:	601a      	str	r2, [r3, #0]
}
 8008504:	bf00      	nop
 8008506:	3714      	adds	r7, #20
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr
 8008510:	200003cc 	.word	0x200003cc
 8008514:	20000fcc 	.word	0x20000fcc
 8008518:	20000fd4 	.word	0x20000fd4
 800851c:	20000fdc 	.word	0x20000fdc
 8008520:	20000fd8 	.word	0x20000fd8
 8008524:	20000fe0 	.word	0x20000fe0

08008528 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008528:	b480      	push	{r7}
 800852a:	b085      	sub	sp, #20
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008530:	4b28      	ldr	r3, [pc, #160]	; (80085d4 <prvInsertBlockIntoFreeList+0xac>)
 8008532:	60fb      	str	r3, [r7, #12]
 8008534:	e002      	b.n	800853c <prvInsertBlockIntoFreeList+0x14>
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	60fb      	str	r3, [r7, #12]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	687a      	ldr	r2, [r7, #4]
 8008542:	429a      	cmp	r2, r3
 8008544:	d8f7      	bhi.n	8008536 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	68ba      	ldr	r2, [r7, #8]
 8008550:	4413      	add	r3, r2
 8008552:	687a      	ldr	r2, [r7, #4]
 8008554:	429a      	cmp	r2, r3
 8008556:	d108      	bne.n	800856a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	685a      	ldr	r2, [r3, #4]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	685b      	ldr	r3, [r3, #4]
 8008560:	441a      	add	r2, r3
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	68ba      	ldr	r2, [r7, #8]
 8008574:	441a      	add	r2, r3
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	429a      	cmp	r2, r3
 800857c:	d118      	bne.n	80085b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681a      	ldr	r2, [r3, #0]
 8008582:	4b15      	ldr	r3, [pc, #84]	; (80085d8 <prvInsertBlockIntoFreeList+0xb0>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	429a      	cmp	r2, r3
 8008588:	d00d      	beq.n	80085a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	685a      	ldr	r2, [r3, #4]
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	441a      	add	r2, r3
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	681a      	ldr	r2, [r3, #0]
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	601a      	str	r2, [r3, #0]
 80085a4:	e008      	b.n	80085b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80085a6:	4b0c      	ldr	r3, [pc, #48]	; (80085d8 <prvInsertBlockIntoFreeList+0xb0>)
 80085a8:	681a      	ldr	r2, [r3, #0]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	601a      	str	r2, [r3, #0]
 80085ae:	e003      	b.n	80085b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681a      	ldr	r2, [r3, #0]
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80085b8:	68fa      	ldr	r2, [r7, #12]
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	429a      	cmp	r2, r3
 80085be:	d002      	beq.n	80085c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	687a      	ldr	r2, [r7, #4]
 80085c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80085c6:	bf00      	nop
 80085c8:	3714      	adds	r7, #20
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr
 80085d2:	bf00      	nop
 80085d4:	20000fcc 	.word	0x20000fcc
 80085d8:	20000fd4 	.word	0x20000fd4

080085dc <__libc_init_array>:
 80085dc:	b570      	push	{r4, r5, r6, lr}
 80085de:	4d0d      	ldr	r5, [pc, #52]	; (8008614 <__libc_init_array+0x38>)
 80085e0:	4c0d      	ldr	r4, [pc, #52]	; (8008618 <__libc_init_array+0x3c>)
 80085e2:	1b64      	subs	r4, r4, r5
 80085e4:	10a4      	asrs	r4, r4, #2
 80085e6:	2600      	movs	r6, #0
 80085e8:	42a6      	cmp	r6, r4
 80085ea:	d109      	bne.n	8008600 <__libc_init_array+0x24>
 80085ec:	4d0b      	ldr	r5, [pc, #44]	; (800861c <__libc_init_array+0x40>)
 80085ee:	4c0c      	ldr	r4, [pc, #48]	; (8008620 <__libc_init_array+0x44>)
 80085f0:	f000 f82e 	bl	8008650 <_init>
 80085f4:	1b64      	subs	r4, r4, r5
 80085f6:	10a4      	asrs	r4, r4, #2
 80085f8:	2600      	movs	r6, #0
 80085fa:	42a6      	cmp	r6, r4
 80085fc:	d105      	bne.n	800860a <__libc_init_array+0x2e>
 80085fe:	bd70      	pop	{r4, r5, r6, pc}
 8008600:	f855 3b04 	ldr.w	r3, [r5], #4
 8008604:	4798      	blx	r3
 8008606:	3601      	adds	r6, #1
 8008608:	e7ee      	b.n	80085e8 <__libc_init_array+0xc>
 800860a:	f855 3b04 	ldr.w	r3, [r5], #4
 800860e:	4798      	blx	r3
 8008610:	3601      	adds	r6, #1
 8008612:	e7f2      	b.n	80085fa <__libc_init_array+0x1e>
 8008614:	0800888c 	.word	0x0800888c
 8008618:	0800888c 	.word	0x0800888c
 800861c:	0800888c 	.word	0x0800888c
 8008620:	08008890 	.word	0x08008890

08008624 <memcpy>:
 8008624:	440a      	add	r2, r1
 8008626:	4291      	cmp	r1, r2
 8008628:	f100 33ff 	add.w	r3, r0, #4294967295
 800862c:	d100      	bne.n	8008630 <memcpy+0xc>
 800862e:	4770      	bx	lr
 8008630:	b510      	push	{r4, lr}
 8008632:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008636:	f803 4f01 	strb.w	r4, [r3, #1]!
 800863a:	4291      	cmp	r1, r2
 800863c:	d1f9      	bne.n	8008632 <memcpy+0xe>
 800863e:	bd10      	pop	{r4, pc}

08008640 <memset>:
 8008640:	4402      	add	r2, r0
 8008642:	4603      	mov	r3, r0
 8008644:	4293      	cmp	r3, r2
 8008646:	d100      	bne.n	800864a <memset+0xa>
 8008648:	4770      	bx	lr
 800864a:	f803 1b01 	strb.w	r1, [r3], #1
 800864e:	e7f9      	b.n	8008644 <memset+0x4>

08008650 <_init>:
 8008650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008652:	bf00      	nop
 8008654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008656:	bc08      	pop	{r3}
 8008658:	469e      	mov	lr, r3
 800865a:	4770      	bx	lr

0800865c <_fini>:
 800865c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800865e:	bf00      	nop
 8008660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008662:	bc08      	pop	{r3}
 8008664:	469e      	mov	lr, r3
 8008666:	4770      	bx	lr
