# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab1-1.srcs/sources_1/imports/Lab1/Lab1_Mux_4x1_4bit.v" \
"../../../../Lab1-1.srcs/sources_1/imports/Lab1/Mux_4x1_4bit_t.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
