/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_8z;
  wire [16:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_54z = ~(celloutsig_0_30z & celloutsig_0_14z);
  assign celloutsig_0_3z = ~(in_data[43] | celloutsig_0_1z);
  assign celloutsig_1_4z = ~(in_data[151] | celloutsig_1_0z[5]);
  assign celloutsig_0_15z = ~(celloutsig_0_1z | celloutsig_0_0z[0]);
  assign celloutsig_1_1z = ~in_data[129];
  assign celloutsig_1_8z = ~((in_data[104] | in_data[179]) & (celloutsig_1_4z | celloutsig_1_7z));
  assign celloutsig_1_14z = celloutsig_1_6z[0] | ~(celloutsig_1_2z);
  assign celloutsig_0_23z = celloutsig_0_15z | ~(celloutsig_0_21z);
  assign celloutsig_1_5z = in_data[138] ^ celloutsig_1_2z;
  assign celloutsig_0_53z = ~(celloutsig_0_30z ^ celloutsig_0_23z);
  assign celloutsig_1_3z = ~(celloutsig_1_2z ^ celloutsig_1_0z[16]);
  assign celloutsig_0_30z = ~(celloutsig_0_0z[3] ^ celloutsig_0_4z);
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 11'h000;
    else _00_ <= { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[86:83] & in_data[70:67];
  assign celloutsig_1_11z = { in_data[136], celloutsig_1_6z } <= in_data[120:116];
  assign celloutsig_0_10z = { celloutsig_0_0z[2], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_8z } <= { celloutsig_0_2z[10:1], celloutsig_0_2z[1], celloutsig_0_3z };
  assign celloutsig_1_7z = { in_data[179], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z } && { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_18z = { in_data[167:163], celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_3z } && { celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_12z[2:1], celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_3z };
  assign celloutsig_0_21z = { _00_[6:1], celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z } && { celloutsig_0_6z, celloutsig_0_2z[10:1], celloutsig_0_2z[1], celloutsig_0_3z };
  assign celloutsig_0_5z = in_data[77:66] < { in_data[50:45], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[83:45] < { in_data[81:47], celloutsig_0_0z };
  assign celloutsig_0_14z = _00_ < { celloutsig_0_8z[8:7], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_2z = celloutsig_1_0z[1] & ~(celloutsig_1_1z);
  assign celloutsig_1_9z = celloutsig_1_0z[11] & ~(celloutsig_1_2z);
  assign celloutsig_0_20z = celloutsig_0_3z & ~(celloutsig_0_16z);
  assign celloutsig_1_6z = in_data[150:147] * in_data[148:145];
  assign celloutsig_1_12z[2:1] = celloutsig_1_0z[15] ? { celloutsig_1_5z, celloutsig_1_3z } : celloutsig_1_0z[3:2];
  assign celloutsig_0_2z[10:1] = celloutsig_0_1z ? { in_data[56:48], 1'h1 } : { in_data[6:2], celloutsig_0_0z, 1'h0 };
  assign celloutsig_0_8z = ~ { in_data[51:44], celloutsig_0_5z };
  assign celloutsig_0_6z = | { celloutsig_0_2z[9:2], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_16z = | { in_data[16:15], celloutsig_0_6z };
  assign celloutsig_0_4z = | celloutsig_0_0z;
  assign celloutsig_1_19z = | { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[164:148] << in_data[180:164];
  assign celloutsig_1_15z = ~((celloutsig_1_14z & celloutsig_1_7z) | celloutsig_1_11z);
  assign celloutsig_0_2z[0] = celloutsig_0_2z[1];
  assign celloutsig_1_12z[0] = celloutsig_1_2z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
