{
  "files": [
    "Design Representation.md",
    "DesignFlow.md",
    "FPGA.md",
    "Gate Array, Standard Cells, and Full Custom Design.md",
    "VLSI Design Styles.md",
    "Why Verilog.md",
    "directory-listing.json",
    "modelingStyles.md"
  ],
  "folders": [],
  "path": "D:\\my\\Whiteboards\\study\\Hosted\\s1\\notesob\\Verilog\\Start",
  "last_updated": "1755516103.3804862"
}