;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -5, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, #2
	SUB #0, -92
	SUB @125, -101
	SUB #0, <-20
	SUB #0, <-20
	JMZ -1, @-420
	SPL -21, @-410
	SLT 12, 0
	SUB 21, 10
	CMP -207, <-120
	SUB @125, <5
	SPL 0, #29
	SLT <20, <16
	CMP @121, 106
	SLT <20, <16
	JMN <121, 104
	SUB #0, -92
	SUB @125, -101
	SUB #0, -92
	SPL 0, #29
	SPL 0, #2
	SPL 0, #29
	JMZ -1, @-420
	SPL 0, #29
	ADD #270, <1
	SUB @125, -101
	JMP 12, #910
	SUB #-2, 1
	SPL <210, 39
	SPL <210, 39
	SUB @3, @20
	SPL 300
	CMP #121, <104
	JMP 12, #910
	SUB -0, <200
	SLT 202, 710
	SLT -1, <-420
	MOV -5, <-20
	SLT -1, <-420
	SLT -1, <-420
	MOV -5, <-20
	DJN <-1, @-520
	MOV -5, <-20
	SLT 202, 710
	SLT 202, 710
	SLT 202, 710
	DJN -1, @-20
	SLT #300, 90
	SPL 0, #2
	SUB #0, -92
	SUB @125, -101
	SUB #0, <-20
	SUB #0, <-20
	JMZ -1, @-420
	SPL -21, @-410
	SLT 12, 0
	SPL -21, @-410
	CMP -207, <-120
	SUB @125, <5
	SPL 0, #29
	SLT <20, <16
	CMP @121, 106
