Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr  6 05:08:52 2022
| Host         : DESKTOP-SUFF1L6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FSM_timing_summary_routed.rpt -pb FSM_timing_summary_routed.pb -rpx FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : FSM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[12]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[14]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[16]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[17]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[18]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[19]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[20]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[21]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_count_f_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sta_n_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sta_n_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sta_n_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sta_n_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sta_n_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sta_n_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sta_n_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sta_n_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.114        0.000                      0                   56        0.261        0.000                      0                   56        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               7.114        0.000                      0                   56        0.261        0.000                      0                   56        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        7.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.114ns  (required time - arrival time)
  Source:                 pwm_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.766ns (26.365%)  route 2.139ns (73.635%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.148    clock_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  pwm_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  pwm_reg_reg[1]/Q
                         net (fo=8, routed)           1.459     7.126    pwm_reg[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.250 r  D[2]_i_2/O
                         net (fo=1, routed)           0.680     7.930    D[2]_i_2_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.054 r  D[2]_i_1/O
                         net (fo=1, routed)           0.000     8.054    p_11_out[2]
    SLICE_X2Y17          FDRE                                         r  D_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.511    14.852    clock_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  D_reg[2]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.077    15.168    D_reg[2]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  7.114    

Slack (MET) :             7.287ns  (required time - arrival time)
  Source:                 clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 1.822ns (66.110%)  route 0.934ns (33.890%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.630     5.151    clock_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  clk_count_reg[3]/Q
                         net (fo=2, routed)           0.934     6.603    clk_count_reg[3]
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.103 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.103    clk_count_reg[0]_i_1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    clk_count_reg[4]_i_1_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    clk_count_reg[8]_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.454    clk_count_reg[12]_i_1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    clk_count_reg[16]_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.688 r  clk_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.688    clk_count_reg[20]_i_1_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.907 r  clk_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.907    clk_count_reg[24]_i_1_n_7
    SLICE_X6Y20          FDRE                                         r  clk_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.847    clock_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  clk_count_reg[24]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y20          FDRE (Setup_fdre_C_D)        0.109    15.194    clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  7.287    

Slack (MET) :             7.300ns  (required time - arrival time)
  Source:                 clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 1.809ns (65.949%)  route 0.934ns (34.051%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.630     5.151    clock_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  clk_count_reg[3]/Q
                         net (fo=2, routed)           0.934     6.603    clk_count_reg[3]
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.103 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.103    clk_count_reg[0]_i_1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    clk_count_reg[4]_i_1_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    clk_count_reg[8]_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.454    clk_count_reg[12]_i_1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    clk_count_reg[16]_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.894 r  clk_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.894    clk_count_reg[20]_i_1_n_6
    SLICE_X6Y19          FDRE                                         r  clk_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.847    clock_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  clk_count_reg[21]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.109    15.194    clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  7.300    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 1.801ns (65.850%)  route 0.934ns (34.150%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.630     5.151    clock_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  clk_count_reg[3]/Q
                         net (fo=2, routed)           0.934     6.603    clk_count_reg[3]
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.103 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.103    clk_count_reg[0]_i_1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    clk_count_reg[4]_i_1_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    clk_count_reg[8]_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.454    clk_count_reg[12]_i_1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    clk_count_reg[16]_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.886 r  clk_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.886    clk_count_reg[20]_i_1_n_4
    SLICE_X6Y19          FDRE                                         r  clk_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.847    clock_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  clk_count_reg[23]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.109    15.194    clk_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 1.725ns (64.874%)  route 0.934ns (35.126%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.630     5.151    clock_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  clk_count_reg[3]/Q
                         net (fo=2, routed)           0.934     6.603    clk_count_reg[3]
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.103 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.103    clk_count_reg[0]_i_1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    clk_count_reg[4]_i_1_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    clk_count_reg[8]_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.454    clk_count_reg[12]_i_1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    clk_count_reg[16]_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.810 r  clk_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.810    clk_count_reg[20]_i_1_n_5
    SLICE_X6Y19          FDRE                                         r  clk_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.847    clock_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  clk_count_reg[22]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.109    15.194    clk_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 1.705ns (64.608%)  route 0.934ns (35.392%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.630     5.151    clock_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  clk_count_reg[3]/Q
                         net (fo=2, routed)           0.934     6.603    clk_count_reg[3]
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.103 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.103    clk_count_reg[0]_i_1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    clk_count_reg[4]_i_1_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    clk_count_reg[8]_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.454    clk_count_reg[12]_i_1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    clk_count_reg[16]_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.790 r  clk_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.790    clk_count_reg[20]_i_1_n_7
    SLICE_X6Y19          FDRE                                         r  clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.847    clock_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  clk_count_reg[20]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.109    15.194    clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 1.692ns (64.432%)  route 0.934ns (35.568%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.630     5.151    clock_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  clk_count_reg[3]/Q
                         net (fo=2, routed)           0.934     6.603    clk_count_reg[3]
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.103 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.103    clk_count_reg[0]_i_1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    clk_count_reg[4]_i_1_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    clk_count_reg[8]_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.454    clk_count_reg[12]_i_1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.777 r  clk_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.777    clk_count_reg[16]_i_1_n_6
    SLICE_X6Y18          FDRE                                         r  clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  clk_count_reg[17]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.109    15.195    clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 1.684ns (64.324%)  route 0.934ns (35.676%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.630     5.151    clock_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  clk_count_reg[3]/Q
                         net (fo=2, routed)           0.934     6.603    clk_count_reg[3]
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.103 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.103    clk_count_reg[0]_i_1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    clk_count_reg[4]_i_1_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    clk_count_reg[8]_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.454    clk_count_reg[12]_i_1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.769 r  clk_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.769    clk_count_reg[16]_i_1_n_4
    SLICE_X6Y18          FDRE                                         r  clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  clk_count_reg[19]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.109    15.195    clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 pwm_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.897ns (35.746%)  route 1.612ns (64.254%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.148    clock_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  pwm_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     5.626 r  pwm_reg_reg[2]/Q
                         net (fo=13, routed)          0.945     6.572    pwm_reg[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.295     6.867 r  D[5]_i_2/O
                         net (fo=1, routed)           0.667     7.534    D[5]_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.658 r  D[5]_i_1/O
                         net (fo=1, routed)           0.000     7.658    p_11_out[5]
    SLICE_X1Y13          FDRE                                         r  D_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.514    14.855    clock_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  D_reg[5]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)        0.031    15.125    D_reg[5]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  7.467    

Slack (MET) :             7.502ns  (required time - arrival time)
  Source:                 clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 1.608ns (63.257%)  route 0.934ns (36.743%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.630     5.151    clock_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  clk_count_reg[3]/Q
                         net (fo=2, routed)           0.934     6.603    clk_count_reg[3]
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.103 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.103    clk_count_reg[0]_i_1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    clk_count_reg[4]_i_1_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    clk_count_reg[8]_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.454    clk_count_reg[12]_i_1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.693 r  clk_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.693    clk_count_reg[16]_i_1_n_5
    SLICE_X6Y18          FDRE                                         r  clk_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  clk_count_reg[18]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.109    15.195    clk_count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  7.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_count_f_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_f_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  clk_count_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk_count_f_reg[3]/Q
                         net (fo=2, routed)           0.117     1.732    clk_count_f_reg[3]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  clk_count_f_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    clk_count_f_reg[0]_i_1_n_4
    SLICE_X1Y14          FDRE                                         r  clk_count_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     1.988    clock_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  clk_count_f_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    clk_count_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_count_f_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_f_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.589     1.472    clock_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  clk_count_f_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  clk_count_f_reg[15]/Q
                         net (fo=2, routed)           0.117     1.730    clk_count_f_reg[15]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  clk_count_f_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    clk_count_f_reg[12]_i_1_n_4
    SLICE_X1Y17          FDRE                                         r  clk_count_f_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.858     1.985    clock_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  clk_count_f_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    clk_count_f_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_count_f_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_f_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.588     1.471    clock_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  clk_count_f_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_count_f_reg[19]/Q
                         net (fo=2, routed)           0.119     1.731    clk_count_f_reg[19]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  clk_count_f_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    clk_count_f_reg[16]_i_1_n_4
    SLICE_X1Y18          FDRE                                         r  clk_count_f_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.857     1.984    clock_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  clk_count_f_reg[19]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    clk_count_f_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_count_f_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_f_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  clk_count_f_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk_count_f_reg[7]/Q
                         net (fo=2, routed)           0.119     1.734    clk_count_f_reg[7]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clk_count_f_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clk_count_f_reg[4]_i_1_n_4
    SLICE_X1Y15          FDRE                                         r  clk_count_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.860     1.987    clock_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  clk_count_f_reg[7]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    clk_count_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_count_f_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_f_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  clk_count_f_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clk_count_f_reg[11]/Q
                         net (fo=2, routed)           0.120     1.734    clk_count_f_reg[11]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clk_count_f_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clk_count_f_reg[8]_i_1_n_4
    SLICE_X1Y16          FDRE                                         r  clk_count_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  clk_count_f_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    clk_count_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  clk_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  clk_count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.760    clk_count_reg[14]
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    clk_count_reg[12]_i_1_n_5
    SLICE_X6Y17          FDRE                                         r  clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.856     1.983    clock_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  clk_count_reg[14]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.134     1.604    clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.588     1.471    clock_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  clk_count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.761    clk_count_reg[10]
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    clk_count_reg[8]_i_1_n_5
    SLICE_X6Y16          FDRE                                         r  clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.857     1.984    clock_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  clk_count_reg[10]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.134     1.605    clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  clk_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  clk_count_reg[22]/Q
                         net (fo=2, routed)           0.126     1.758    clk_count_reg[22]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  clk_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    clk_count_reg[20]_i_1_n_5
    SLICE_X6Y19          FDRE                                         r  clk_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.854     1.981    clock_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  clk_count_reg[22]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.134     1.602    clk_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.589     1.472    clock_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  clk_count_reg[6]/Q
                         net (fo=2, routed)           0.126     1.762    clk_count_reg[6]
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    clk_count_reg[4]_i_1_n_5
    SLICE_X6Y15          FDRE                                         r  clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.858     1.985    clock_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  clk_count_reg[6]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.134     1.606    clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.586     1.469    clock_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  clk_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.760    clk_count_reg[18]
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  clk_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    clk_count_reg[16]_i_1_n_5
    SLICE_X6Y18          FDRE                                         r  clk_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.855     1.982    clock_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  clk_count_reg[18]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.134     1.603    clk_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    D_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    D_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    D_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    D_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    clk_count_f_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    clk_count_f_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    clk_count_f_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    clk_count_f_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    clk_count_f_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    D_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    D_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    clk_count_f_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    clk_count_f_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    clk_count_f_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    clk_count_f_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    clk_count_f_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    clk_count_f_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    clk_count_f_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    clk_count_f_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    D_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    D_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    clk_count_f_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    clk_count_f_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    clk_count_f_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    clk_count_f_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    clk_count_f_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    clk_count_f_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    clk_count_f_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    clk_count_f_reg[15]/C



