Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Oct  2 20:12:41 2023
| Host         : jj-Inspiron-5558 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file hello_world_control_sets_placed.rpt
| Design       : hello_world
| Device       : xc7a35ti
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              63 |           31 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             107 |           37 |
| Yes          | No                    | No                     |              66 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             566 |          255 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                                   Enable Signal                                  |                           Set/Reset Signal                           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+--------------+
|  inst/inst/clk_35Mhz | riscv_steel_core_instance/csr_file_instance/mcause[31]_i_1_n_0                   | reset_IBUF                                                           |                2 |              5 |         2.50 |
|  inst/inst/clk_35Mhz | riscv_steel_core_instance/csr_file_instance/E[0]                                 |                                                                      |                2 |              5 |         2.50 |
|  inst/inst/clk_35Mhz |                                                                                  | riscv_steel_core_instance/data_fetch_store_unit_instance/SR[0]       |                5 |              8 |         1.60 |
|  inst/inst/clk_35Mhz | uart_instance/E[0]                                                               | reset_IBUF                                                           |                2 |              8 |         4.00 |
|  inst/inst/clk_35Mhz | uart_instance/p_0_in                                                             | uart_instance/rx_register[7]_i_1_n_0                                 |                3 |              8 |         2.67 |
|  inst/inst/clk_35Mhz | riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register             |                                                                      |                6 |              9 |         1.50 |
|  inst/inst/clk_35Mhz |                                                                                  | riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register |                3 |             12 |         4.00 |
|  inst/inst/clk_35Mhz |                                                                                  | uart_instance/rx_cycle_counter[0]_i_1_n_0                            |                4 |             13 |         3.25 |
|  inst/inst/clk_35Mhz | riscv_steel_core_instance/program_counter[31]_i_1_n_0                            | riscv_steel_core_instance/program_counter[10]_i_1_n_0                |               12 |             25 |         2.08 |
|  inst/inst/clk_35Mhz | riscv_steel_core_instance/csr_file_instance/mcause[31]_i_1_n_0                   | riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0       |               20 |             27 |         1.35 |
|  inst/inst/clk_35Mhz | riscv_steel_core_instance/csr_file_instance/mepc[31]_i_1_n_0                     | reset_IBUF                                                           |               14 |             31 |         2.21 |
|  inst/inst/clk_35Mhz | riscv_steel_core_instance/csr_file_instance/mtvec1                               | reset_IBUF                                                           |               11 |             31 |         2.82 |
|  inst/inst/clk_35Mhz | riscv_steel_core_instance/csr_file_instance/minstret[31]_i_1_n_0                 | reset_IBUF                                                           |                8 |             32 |         4.00 |
|  inst/inst/clk_35Mhz | riscv_steel_core_instance/csr_file_instance/mscratch0                            | reset_IBUF                                                           |               19 |             32 |         1.68 |
|  inst/inst/clk_35Mhz | riscv_steel_core_instance/csr_file_instance/mtval[31]_i_1_n_0                    | reset_IBUF                                                           |               18 |             32 |         1.78 |
|  inst/inst/clk_35Mhz | riscv_steel_core_instance/csr_file_instance/minstret[63]_i_1_n_0                 | reset_IBUF                                                           |                8 |             32 |         4.00 |
|  inst/inst/clk_35Mhz | riscv_steel_core_instance/program_counter[31]_i_1_n_0                            |                                                                      |               17 |             52 |         3.06 |
|  inst/inst/clk_35Mhz |                                                                                  |                                                                      |               31 |             63 |         2.03 |
|  inst/inst/clk_35Mhz |                                                                                  | reset_IBUF                                                           |               25 |             74 |         2.96 |
|  inst/inst/clk_35Mhz | riscv_steel_core_instance/csr_file_instance/integer_file_write_enable_stage3_reg |                                                                      |               17 |            132 |         7.76 |
|  inst/inst/clk_35Mhz | riscv_steel_core_instance/halt_internal                                          | reset_IBUF                                                           |              138 |            303 |         2.20 |
+----------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+--------------+


