// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        in_r_TKEEP,
        in_r_TSTRB,
        in_r_TLAST,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TLAST,
        in_r_TDATA_blk_n,
        out_r_TDATA_blk_n
);

parameter    ap_ST_fsm_pp0_stage0 = 27'd1;
parameter    ap_ST_fsm_pp0_stage1 = 27'd2;
parameter    ap_ST_fsm_pp0_stage2 = 27'd4;
parameter    ap_ST_fsm_pp0_stage3 = 27'd8;
parameter    ap_ST_fsm_pp0_stage4 = 27'd16;
parameter    ap_ST_fsm_pp0_stage5 = 27'd32;
parameter    ap_ST_fsm_pp0_stage6 = 27'd64;
parameter    ap_ST_fsm_pp0_stage7 = 27'd128;
parameter    ap_ST_fsm_pp0_stage8 = 27'd256;
parameter    ap_ST_fsm_pp0_stage9 = 27'd512;
parameter    ap_ST_fsm_pp0_stage10 = 27'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 27'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 27'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 27'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 27'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 27'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 27'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 27'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 27'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 27'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 27'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 27'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 27'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 27'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 27'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 27'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 27'd67108864;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [63:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
input  [7:0] in_r_TKEEP;
input  [7:0] in_r_TSTRB;
input  [0:0] in_r_TLAST;
output  [127:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [15:0] out_r_TKEEP;
output  [15:0] out_r_TSTRB;
output  [0:0] out_r_TLAST;
output   in_r_TDATA_blk_n;
output   out_r_TDATA_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_r_TREADY;
reg out_r_TVALID;
reg in_r_TDATA_blk_n;
reg out_r_TDATA_blk_n;

(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_state27_pp0_stage26_iter0;
wire    ap_block_pp0_stage26_11001;
reg   [31:0] l1_iteration;
reg   [15:0] l1_write_col_offset;
reg   [7:0] l1_write_row_offset;
reg   [7:0] l1_channel_idx;
reg   [15:0] l1_read_col_offset;
reg   [9:0] l1_stripes_0_0_address0;
reg    l1_stripes_0_0_ce0;
wire   [7:0] l1_stripes_0_0_q0;
reg   [9:0] l1_stripes_0_0_address1;
reg    l1_stripes_0_0_ce1;
reg    l1_stripes_0_0_we1;
reg   [7:0] l1_stripes_0_0_d1;
wire   [7:0] l1_stripes_0_0_q1;
reg   [9:0] l1_stripes_0_1_address0;
reg    l1_stripes_0_1_ce0;
wire   [7:0] l1_stripes_0_1_q0;
reg   [9:0] l1_stripes_0_1_address1;
reg    l1_stripes_0_1_ce1;
reg    l1_stripes_0_1_we1;
reg   [7:0] l1_stripes_0_1_d1;
wire   [7:0] l1_stripes_0_1_q1;
reg   [9:0] l1_stripes_0_2_address0;
reg    l1_stripes_0_2_ce0;
wire   [7:0] l1_stripes_0_2_q0;
reg   [9:0] l1_stripes_0_2_address1;
reg    l1_stripes_0_2_ce1;
reg    l1_stripes_0_2_we1;
reg   [7:0] l1_stripes_0_2_d1;
wire   [7:0] l1_stripes_0_2_q1;
reg   [9:0] l1_stripes_0_3_address0;
reg    l1_stripes_0_3_ce0;
wire   [7:0] l1_stripes_0_3_q0;
reg   [9:0] l1_stripes_0_3_address1;
reg    l1_stripes_0_3_ce1;
reg    l1_stripes_0_3_we1;
reg   [7:0] l1_stripes_0_3_d1;
wire   [7:0] l1_stripes_0_3_q1;
reg   [9:0] l1_stripes_0_4_address0;
reg    l1_stripes_0_4_ce0;
wire   [7:0] l1_stripes_0_4_q0;
reg   [9:0] l1_stripes_0_4_address1;
reg    l1_stripes_0_4_ce1;
reg    l1_stripes_0_4_we1;
reg   [7:0] l1_stripes_0_4_d1;
wire   [7:0] l1_stripes_0_4_q1;
reg   [9:0] l1_stripes_0_5_address0;
reg    l1_stripes_0_5_ce0;
wire   [7:0] l1_stripes_0_5_q0;
reg   [9:0] l1_stripes_0_5_address1;
reg    l1_stripes_0_5_ce1;
reg    l1_stripes_0_5_we1;
reg   [7:0] l1_stripes_0_5_d1;
wire   [7:0] l1_stripes_0_5_q1;
reg   [9:0] l1_stripes_1_0_address0;
reg    l1_stripes_1_0_ce0;
wire   [7:0] l1_stripes_1_0_q0;
reg   [9:0] l1_stripes_1_0_address1;
reg    l1_stripes_1_0_ce1;
reg    l1_stripes_1_0_we1;
reg   [7:0] l1_stripes_1_0_d1;
wire   [7:0] l1_stripes_1_0_q1;
reg   [9:0] l1_stripes_1_1_address0;
reg    l1_stripes_1_1_ce0;
wire   [7:0] l1_stripes_1_1_q0;
reg   [9:0] l1_stripes_1_1_address1;
reg    l1_stripes_1_1_ce1;
reg    l1_stripes_1_1_we1;
reg   [7:0] l1_stripes_1_1_d1;
wire   [7:0] l1_stripes_1_1_q1;
reg   [9:0] l1_stripes_1_2_address0;
reg    l1_stripes_1_2_ce0;
wire   [7:0] l1_stripes_1_2_q0;
reg   [9:0] l1_stripes_1_2_address1;
reg    l1_stripes_1_2_ce1;
reg    l1_stripes_1_2_we1;
reg   [7:0] l1_stripes_1_2_d1;
wire   [7:0] l1_stripes_1_2_q1;
reg   [9:0] l1_stripes_1_3_address0;
reg    l1_stripes_1_3_ce0;
wire   [7:0] l1_stripes_1_3_q0;
reg   [9:0] l1_stripes_1_3_address1;
reg    l1_stripes_1_3_ce1;
reg    l1_stripes_1_3_we1;
reg   [7:0] l1_stripes_1_3_d1;
wire   [7:0] l1_stripes_1_3_q1;
reg   [9:0] l1_stripes_1_4_address0;
reg    l1_stripes_1_4_ce0;
wire   [7:0] l1_stripes_1_4_q0;
reg   [9:0] l1_stripes_1_4_address1;
reg    l1_stripes_1_4_ce1;
reg    l1_stripes_1_4_we1;
reg   [7:0] l1_stripes_1_4_d1;
wire   [7:0] l1_stripes_1_4_q1;
reg   [9:0] l1_stripes_1_5_address0;
reg    l1_stripes_1_5_ce0;
wire   [7:0] l1_stripes_1_5_q0;
reg   [9:0] l1_stripes_1_5_address1;
reg    l1_stripes_1_5_ce1;
reg    l1_stripes_1_5_we1;
reg   [7:0] l1_stripes_1_5_d1;
wire   [7:0] l1_stripes_1_5_q1;
reg   [9:0] l1_stripes_2_0_address0;
reg    l1_stripes_2_0_ce0;
wire   [7:0] l1_stripes_2_0_q0;
reg   [9:0] l1_stripes_2_0_address1;
reg    l1_stripes_2_0_ce1;
reg    l1_stripes_2_0_we1;
reg   [7:0] l1_stripes_2_0_d1;
wire   [7:0] l1_stripes_2_0_q1;
reg   [9:0] l1_stripes_2_1_address0;
reg    l1_stripes_2_1_ce0;
wire   [7:0] l1_stripes_2_1_q0;
reg   [9:0] l1_stripes_2_1_address1;
reg    l1_stripes_2_1_ce1;
reg    l1_stripes_2_1_we1;
reg   [7:0] l1_stripes_2_1_d1;
wire   [7:0] l1_stripes_2_1_q1;
reg   [9:0] l1_stripes_2_2_address0;
reg    l1_stripes_2_2_ce0;
wire   [7:0] l1_stripes_2_2_q0;
reg   [9:0] l1_stripes_2_2_address1;
reg    l1_stripes_2_2_ce1;
reg    l1_stripes_2_2_we1;
reg   [7:0] l1_stripes_2_2_d1;
wire   [7:0] l1_stripes_2_2_q1;
reg   [9:0] l1_stripes_2_3_address0;
reg    l1_stripes_2_3_ce0;
wire   [7:0] l1_stripes_2_3_q0;
reg   [9:0] l1_stripes_2_3_address1;
reg    l1_stripes_2_3_ce1;
reg    l1_stripes_2_3_we1;
reg   [7:0] l1_stripes_2_3_d1;
wire   [7:0] l1_stripes_2_3_q1;
reg   [9:0] l1_stripes_2_4_address0;
reg    l1_stripes_2_4_ce0;
wire   [7:0] l1_stripes_2_4_q0;
reg   [9:0] l1_stripes_2_4_address1;
reg    l1_stripes_2_4_ce1;
reg    l1_stripes_2_4_we1;
reg   [7:0] l1_stripes_2_4_d1;
wire   [7:0] l1_stripes_2_4_q1;
reg   [9:0] l1_stripes_2_5_address0;
reg    l1_stripes_2_5_ce0;
wire   [7:0] l1_stripes_2_5_q0;
reg   [9:0] l1_stripes_2_5_address1;
reg    l1_stripes_2_5_ce1;
reg    l1_stripes_2_5_we1;
reg   [7:0] l1_stripes_2_5_d1;
wire   [7:0] l1_stripes_2_5_q1;
reg   [15:0] l1_maxes_0;
reg   [15:0] l1_maxes_1;
reg   [15:0] l1_maxes_2;
reg   [15:0] l1_maxes_3;
reg   [15:0] l2_write_col_offset;
reg   [31:0] l2_iteration;
reg   [7:0] l2_read_row_offset;
reg   [15:0] l2_read_col_offset;
reg   [8:0] l2_stripes_2_0_address0;
reg    l2_stripes_2_0_ce0;
wire   [7:0] l2_stripes_2_0_q0;
reg   [8:0] l2_stripes_2_0_address1;
reg    l2_stripes_2_0_ce1;
reg    l2_stripes_2_0_we1;
wire   [7:0] l2_stripes_2_0_d1;
wire   [7:0] l2_stripes_2_0_q1;
reg   [8:0] l2_stripes_2_1_address0;
reg    l2_stripes_2_1_ce0;
wire   [7:0] l2_stripes_2_1_q0;
reg   [8:0] l2_stripes_2_1_address1;
reg    l2_stripes_2_1_ce1;
reg    l2_stripes_2_1_we1;
wire   [7:0] l2_stripes_2_1_d1;
wire   [7:0] l2_stripes_2_1_q1;
reg   [8:0] l2_stripes_2_2_address0;
reg    l2_stripes_2_2_ce0;
wire   [7:0] l2_stripes_2_2_q0;
reg   [8:0] l2_stripes_2_2_address1;
reg    l2_stripes_2_2_ce1;
reg    l2_stripes_2_2_we1;
wire   [7:0] l2_stripes_2_2_d1;
wire   [7:0] l2_stripes_2_2_q1;
reg   [8:0] l2_stripes_2_3_address0;
reg    l2_stripes_2_3_ce0;
wire   [7:0] l2_stripes_2_3_q0;
reg   [8:0] l2_stripes_2_3_address1;
reg    l2_stripes_2_3_ce1;
reg    l2_stripes_2_3_we1;
wire   [7:0] l2_stripes_2_3_d1;
wire   [7:0] l2_stripes_2_3_q1;
reg   [8:0] l2_stripes_2_4_address0;
reg    l2_stripes_2_4_ce0;
wire   [7:0] l2_stripes_2_4_q0;
reg   [8:0] l2_stripes_2_4_address1;
reg    l2_stripes_2_4_ce1;
reg    l2_stripes_2_4_we1;
wire   [7:0] l2_stripes_2_4_d1;
wire   [7:0] l2_stripes_2_4_q1;
reg   [8:0] l2_stripes_2_5_address0;
reg    l2_stripes_2_5_ce0;
wire   [7:0] l2_stripes_2_5_q0;
reg   [8:0] l2_stripes_2_5_address1;
reg    l2_stripes_2_5_ce1;
reg    l2_stripes_2_5_we1;
wire   [7:0] l2_stripes_2_5_d1;
wire   [7:0] l2_stripes_2_5_q1;
reg   [8:0] l2_stripes_0_0_address0;
reg    l2_stripes_0_0_ce0;
wire   [7:0] l2_stripes_0_0_q0;
reg   [8:0] l2_stripes_0_0_address1;
reg    l2_stripes_0_0_ce1;
reg    l2_stripes_0_0_we1;
wire   [7:0] l2_stripes_0_0_d1;
wire   [7:0] l2_stripes_0_0_q1;
reg   [8:0] l2_stripes_0_1_address0;
reg    l2_stripes_0_1_ce0;
wire   [7:0] l2_stripes_0_1_q0;
reg   [8:0] l2_stripes_0_1_address1;
reg    l2_stripes_0_1_ce1;
reg    l2_stripes_0_1_we1;
wire   [7:0] l2_stripes_0_1_d1;
wire   [7:0] l2_stripes_0_1_q1;
reg   [8:0] l2_stripes_0_2_address0;
reg    l2_stripes_0_2_ce0;
wire   [7:0] l2_stripes_0_2_q0;
reg   [8:0] l2_stripes_0_2_address1;
reg    l2_stripes_0_2_ce1;
reg    l2_stripes_0_2_we1;
wire   [7:0] l2_stripes_0_2_d1;
wire   [7:0] l2_stripes_0_2_q1;
reg   [8:0] l2_stripes_0_3_address0;
reg    l2_stripes_0_3_ce0;
wire   [7:0] l2_stripes_0_3_q0;
reg   [8:0] l2_stripes_0_3_address1;
reg    l2_stripes_0_3_ce1;
reg    l2_stripes_0_3_we1;
wire   [7:0] l2_stripes_0_3_d1;
wire   [7:0] l2_stripes_0_3_q1;
reg   [8:0] l2_stripes_0_4_address0;
reg    l2_stripes_0_4_ce0;
wire   [7:0] l2_stripes_0_4_q0;
reg   [8:0] l2_stripes_0_4_address1;
reg    l2_stripes_0_4_ce1;
reg    l2_stripes_0_4_we1;
wire   [7:0] l2_stripes_0_4_d1;
wire   [7:0] l2_stripes_0_4_q1;
reg   [8:0] l2_stripes_0_5_address0;
reg    l2_stripes_0_5_ce0;
wire   [7:0] l2_stripes_0_5_q0;
reg   [8:0] l2_stripes_0_5_address1;
reg    l2_stripes_0_5_ce1;
reg    l2_stripes_0_5_we1;
wire   [7:0] l2_stripes_0_5_d1;
wire   [7:0] l2_stripes_0_5_q1;
reg   [8:0] l2_stripes_3_0_address0;
reg    l2_stripes_3_0_ce0;
wire   [7:0] l2_stripes_3_0_q0;
reg   [8:0] l2_stripes_3_0_address1;
reg    l2_stripes_3_0_ce1;
reg    l2_stripes_3_0_we1;
wire   [7:0] l2_stripes_3_0_d1;
wire   [7:0] l2_stripes_3_0_q1;
reg   [8:0] l2_stripes_3_1_address0;
reg    l2_stripes_3_1_ce0;
wire   [7:0] l2_stripes_3_1_q0;
reg   [8:0] l2_stripes_3_1_address1;
reg    l2_stripes_3_1_ce1;
reg    l2_stripes_3_1_we1;
wire   [7:0] l2_stripes_3_1_d1;
wire   [7:0] l2_stripes_3_1_q1;
reg   [8:0] l2_stripes_3_2_address0;
reg    l2_stripes_3_2_ce0;
wire   [7:0] l2_stripes_3_2_q0;
reg   [8:0] l2_stripes_3_2_address1;
reg    l2_stripes_3_2_ce1;
reg    l2_stripes_3_2_we1;
wire   [7:0] l2_stripes_3_2_d1;
wire   [7:0] l2_stripes_3_2_q1;
reg   [8:0] l2_stripes_3_3_address0;
reg    l2_stripes_3_3_ce0;
wire   [7:0] l2_stripes_3_3_q0;
reg   [8:0] l2_stripes_3_3_address1;
reg    l2_stripes_3_3_ce1;
reg    l2_stripes_3_3_we1;
wire   [7:0] l2_stripes_3_3_d1;
wire   [7:0] l2_stripes_3_3_q1;
reg   [8:0] l2_stripes_3_4_address0;
reg    l2_stripes_3_4_ce0;
wire   [7:0] l2_stripes_3_4_q0;
reg   [8:0] l2_stripes_3_4_address1;
reg    l2_stripes_3_4_ce1;
reg    l2_stripes_3_4_we1;
wire   [7:0] l2_stripes_3_4_d1;
wire   [7:0] l2_stripes_3_4_q1;
reg   [8:0] l2_stripes_3_5_address0;
reg    l2_stripes_3_5_ce0;
wire   [7:0] l2_stripes_3_5_q0;
reg   [8:0] l2_stripes_3_5_address1;
reg    l2_stripes_3_5_ce1;
reg    l2_stripes_3_5_we1;
wire   [7:0] l2_stripes_3_5_d1;
wire   [7:0] l2_stripes_3_5_q1;
reg   [8:0] l2_stripes_1_0_address0;
reg    l2_stripes_1_0_ce0;
wire   [7:0] l2_stripes_1_0_q0;
reg   [8:0] l2_stripes_1_0_address1;
reg    l2_stripes_1_0_ce1;
reg    l2_stripes_1_0_we1;
wire   [7:0] l2_stripes_1_0_d1;
wire   [7:0] l2_stripes_1_0_q1;
reg   [8:0] l2_stripes_1_1_address0;
reg    l2_stripes_1_1_ce0;
wire   [7:0] l2_stripes_1_1_q0;
reg   [8:0] l2_stripes_1_1_address1;
reg    l2_stripes_1_1_ce1;
reg    l2_stripes_1_1_we1;
wire   [7:0] l2_stripes_1_1_d1;
wire   [7:0] l2_stripes_1_1_q1;
reg   [8:0] l2_stripes_1_2_address0;
reg    l2_stripes_1_2_ce0;
wire   [7:0] l2_stripes_1_2_q0;
reg   [8:0] l2_stripes_1_2_address1;
reg    l2_stripes_1_2_ce1;
reg    l2_stripes_1_2_we1;
wire   [7:0] l2_stripes_1_2_d1;
wire   [7:0] l2_stripes_1_2_q1;
reg   [8:0] l2_stripes_1_3_address0;
reg    l2_stripes_1_3_ce0;
wire   [7:0] l2_stripes_1_3_q0;
reg   [8:0] l2_stripes_1_3_address1;
reg    l2_stripes_1_3_ce1;
reg    l2_stripes_1_3_we1;
wire   [7:0] l2_stripes_1_3_d1;
wire   [7:0] l2_stripes_1_3_q1;
reg   [8:0] l2_stripes_1_4_address0;
reg    l2_stripes_1_4_ce0;
wire   [7:0] l2_stripes_1_4_q0;
reg   [8:0] l2_stripes_1_4_address1;
reg    l2_stripes_1_4_ce1;
reg    l2_stripes_1_4_we1;
wire   [7:0] l2_stripes_1_4_d1;
wire   [7:0] l2_stripes_1_4_q1;
reg   [8:0] l2_stripes_1_5_address0;
reg    l2_stripes_1_5_ce0;
wire   [7:0] l2_stripes_1_5_q0;
reg   [8:0] l2_stripes_1_5_address1;
reg    l2_stripes_1_5_ce1;
reg    l2_stripes_1_5_we1;
wire   [7:0] l2_stripes_1_5_d1;
wire   [7:0] l2_stripes_1_5_q1;
reg   [15:0] l2_kernel_sums_0;
reg   [15:0] l2_kernel_sums_1;
reg   [15:0] l2_kernel_sums_2;
reg   [15:0] l2_kernel_sums_3;
reg   [15:0] l2_kernel_sums_4;
reg   [15:0] l2_kernel_sums_5;
reg   [15:0] l2_kernel_sums_6;
reg   [15:0] l2_kernel_sums_7;
reg   [15:0] l2_maxes_0;
reg   [15:0] l2_maxes_1;
reg   [15:0] l2_maxes_2;
reg   [15:0] l2_maxes_3;
reg   [15:0] l2_maxes_4;
reg   [15:0] l2_maxes_5;
reg   [15:0] l2_maxes_6;
reg   [15:0] l2_maxes_7;
reg   [7:0] l1_read_row_offset;
reg   [7:0] l2_write_row_offset;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln30_reg_13879;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
reg   [0:0] and_ln147_reg_15619;
reg   [0:0] icmp_ln191_reg_15788;
reg   [31:0] l1_iteration_load_reg_13866;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state28_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [1:0] trunc_ln30_fu_3471_p1;
reg   [1:0] trunc_ln30_reg_13874;
wire   [0:0] icmp_ln30_fu_3479_p2;
wire   [0:0] icmp_ln54_fu_3485_p2;
reg   [0:0] icmp_ln54_reg_13883;
wire   [0:0] icmp_ln48_fu_3491_p2;
reg   [0:0] icmp_ln48_reg_13887;
reg   [15:0] l1_write_col_offset_s_reg_13891;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state29_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [63:0] tmp_data_V_1_reg_13897;
reg   [7:0] l1_channel_idx_load_reg_13908;
wire   [1:0] trunc_ln37_fu_3578_p1;
wire   [2:0] trunc_ln37_1_fu_3582_p1;
reg   [2:0] trunc_ln37_1_reg_13917;
wire   [0:0] icmp_ln39_fu_3597_p2;
reg   [0:0] icmp_ln39_reg_13921;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state30_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire   [15:0] select_ln39_fu_3608_p3;
reg   [15:0] select_ln39_reg_13926;
wire   [1:0] trunc_ln37_2_fu_3672_p1;
wire   [7:0] add_ln38_1_fu_3676_p2;
reg   [7:0] add_ln38_1_reg_13936;
reg   [7:0] p_Result_s_reg_13942;
reg   [7:0] p_Result_3_reg_13964;
reg   [7:0] p_Result_4_reg_13986;
reg   [7:0] p_Result_5_reg_14008;
reg   [7:0] p_Result_6_reg_14030;
reg   [7:0] p_Result_7_reg_14052;
wire   [0:0] icmp_ln39_1_fu_3736_p2;
reg   [0:0] icmp_ln39_1_reg_14074;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state31_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire   [1:0] trunc_ln37_3_fu_3782_p1;
wire   [0:0] icmp_ln39_2_fu_3792_p2;
reg   [0:0] icmp_ln39_2_reg_14083;
wire   [15:0] select_ln39_4_fu_3804_p3;
reg   [15:0] select_ln39_4_reg_14088;
wire   [7:0] select_ln39_5_fu_3812_p3;
reg   [7:0] select_ln39_5_reg_14095;
wire   [1:0] trunc_ln37_4_fu_3820_p1;
reg   [1:0] trunc_ln37_4_reg_14100;
wire   [15:0] select_ln39_6_fu_3861_p3;
reg   [15:0] select_ln39_6_reg_14104;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state32_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire   [1:0] trunc_ln37_5_fu_3876_p1;
reg   [1:0] trunc_ln37_5_reg_14111;
wire   [7:0] add_ln38_4_fu_3880_p2;
reg   [7:0] add_ln38_4_reg_14115;
wire   [0:0] icmp_ln39_4_fu_3886_p2;
reg   [0:0] icmp_ln39_4_reg_14120;
wire   [0:0] or_ln39_2_fu_3901_p2;
reg   [0:0] or_ln39_2_reg_14127;
wire   [1:0] trunc_ln37_6_fu_3934_p1;
reg   [1:0] trunc_ln37_6_reg_14132;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state33_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire   [0:0] icmp_ln39_5_fu_3944_p2;
reg   [0:0] icmp_ln39_5_reg_14136;
wire   [1:0] trunc_ln37_7_fu_3958_p1;
reg   [1:0] trunc_ln37_7_reg_14142;
wire   [7:0] add_ln38_6_fu_3962_p2;
reg   [7:0] add_ln38_6_reg_14146;
wire   [15:0] select_ln39_10_fu_4007_p3;
reg   [15:0] select_ln39_10_reg_14152;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state34_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire   [0:0] icmp_ln39_6_fu_4014_p2;
reg   [0:0] icmp_ln39_6_reg_14159;
wire   [1:0] trunc_ln37_8_fu_4026_p1;
reg   [1:0] trunc_ln37_8_reg_14164;
wire   [0:0] icmp_ln39_7_fu_4036_p2;
reg   [0:0] icmp_ln39_7_reg_14168;
wire   [0:0] or_ln39_6_fu_4058_p2;
reg   [0:0] or_ln39_6_reg_14173;
wire   [15:0] select_ln39_12_fu_4103_p3;
reg   [15:0] select_ln39_12_reg_14178;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state35_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire   [15:0] select_ln39_14_fu_4115_p3;
wire   [0:0] icmp_ln64_fu_4131_p2;
reg   [0:0] icmp_ln64_reg_14188;
wire   [0:0] trunc_ln68_fu_4137_p1;
reg   [0:0] trunc_ln68_reg_14192;
reg   [0:0] tmp_71_reg_14197;
wire   [0:0] icmp_ln114_fu_4147_p2;
reg   [0:0] icmp_ln114_reg_14205;
wire   [0:0] icmp_ln221_fu_4157_p2;
reg   [0:0] icmp_ln221_reg_14209;
wire   [16:0] zext_ln77_fu_4217_p1;
reg   [16:0] zext_ln77_reg_14217;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state37_pp0_stage9_iter1;
reg    ap_predicate_op2900_write_state37;
reg    ap_block_state37_io;
reg    ap_block_pp0_stage9_11001;
wire   [0:0] icmp_ln134_fu_4277_p2;
reg   [0:0] icmp_ln134_reg_14402;
reg   [7:0] l1_read_row_offset_l_reg_14407;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [2:0] select_ln78_fu_4335_p3;
reg   [2:0] select_ln78_reg_14412;
reg   [7:0] l1_stripes_0_0_load_reg_14425;
reg   [7:0] l1_stripes_0_1_load_reg_14432;
reg   [7:0] l1_stripes_0_2_load_reg_14439;
reg   [7:0] l1_stripes_0_3_load_reg_14446;
reg   [7:0] l1_stripes_0_4_load_reg_14453;
reg   [7:0] l1_stripes_0_5_load_reg_14460;
reg   [7:0] l1_stripes_1_0_load_reg_14467;
reg   [7:0] l1_stripes_1_1_load_reg_14474;
reg   [7:0] l1_stripes_1_2_load_reg_14481;
reg   [7:0] l1_stripes_1_3_load_reg_14488;
reg   [7:0] l1_stripes_1_4_load_reg_14495;
reg   [7:0] l1_stripes_1_5_load_reg_14502;
reg   [7:0] l1_stripes_2_0_load_reg_14509;
reg   [7:0] l1_stripes_2_1_load_reg_14516;
reg   [7:0] l1_stripes_2_2_load_reg_14523;
reg   [7:0] l1_stripes_2_3_load_reg_14530;
reg   [7:0] l1_stripes_2_4_load_reg_14537;
reg   [7:0] l1_stripes_2_5_load_reg_14544;
reg   [7:0] l1_stripes_0_0_load_1_reg_14551;
reg   [7:0] l1_stripes_0_1_load_1_reg_14558;
reg   [7:0] l1_stripes_0_2_load_1_reg_14565;
reg   [7:0] l1_stripes_0_3_load_1_reg_14572;
reg   [7:0] l1_stripes_0_4_load_1_reg_14579;
reg   [7:0] l1_stripes_0_5_load_1_reg_14586;
reg   [7:0] l1_stripes_1_0_load_1_reg_14593;
reg   [7:0] l1_stripes_1_1_load_1_reg_14600;
reg   [7:0] l1_stripes_1_2_load_1_reg_14607;
reg   [7:0] l1_stripes_1_3_load_1_reg_14614;
reg   [7:0] l1_stripes_1_4_load_1_reg_14621;
reg   [7:0] l1_stripes_1_5_load_1_reg_14628;
reg   [7:0] l1_stripes_2_0_load_1_reg_14635;
reg   [7:0] l1_stripes_2_1_load_1_reg_14642;
reg   [7:0] l1_stripes_2_2_load_1_reg_14649;
reg   [7:0] l1_stripes_2_3_load_1_reg_14656;
reg   [7:0] l1_stripes_2_4_load_1_reg_14663;
reg   [7:0] l1_stripes_2_5_load_1_reg_14670;
wire   [2:0] select_ln78_1_fu_4407_p3;
reg   [2:0] select_ln78_1_reg_14767;
wire   [2:0] select_ln78_2_fu_4454_p3;
reg   [2:0] select_ln78_2_reg_14780;
wire   [7:0] tmp_3_fu_4462_p8;
reg   [7:0] tmp_3_reg_14793;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [12:0] zext_ln90_16_fu_4481_p1;
reg   [12:0] zext_ln90_16_reg_14800;
wire   [7:0] tmp_6_fu_4503_p8;
reg   [7:0] tmp_6_reg_14805;
wire  signed [12:0] grp_fu_13647_p3;
reg  signed [12:0] add_ln90_3_reg_14814;
reg   [7:0] l1_stripes_0_0_load_2_reg_14819;
reg   [7:0] l1_stripes_0_1_load_2_reg_14826;
reg   [7:0] l1_stripes_0_2_load_2_reg_14833;
reg   [7:0] l1_stripes_0_3_load_2_reg_14840;
reg   [7:0] l1_stripes_0_4_load_2_reg_14847;
reg   [7:0] l1_stripes_0_5_load_2_reg_14854;
reg   [7:0] l1_stripes_1_0_load_2_reg_14861;
reg   [7:0] l1_stripes_1_1_load_2_reg_14868;
reg   [7:0] l1_stripes_1_2_load_2_reg_14875;
reg   [7:0] l1_stripes_1_3_load_2_reg_14882;
reg   [7:0] l1_stripes_1_4_load_2_reg_14889;
reg   [7:0] l1_stripes_1_5_load_2_reg_14896;
reg   [7:0] l1_stripes_2_0_load_2_reg_14903;
reg   [7:0] l1_stripes_2_1_load_2_reg_14910;
reg   [7:0] l1_stripes_2_2_load_2_reg_14917;
reg   [7:0] l1_stripes_2_3_load_2_reg_14924;
reg   [7:0] l1_stripes_2_4_load_2_reg_14931;
reg   [7:0] l1_stripes_2_5_load_2_reg_14938;
wire   [7:0] tmp_1_fu_4518_p8;
reg   [7:0] tmp_1_reg_14945;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [7:0] tmp_4_fu_4541_p8;
reg   [7:0] tmp_4_reg_14953;
wire   [9:0] shl_ln90_11_fu_4556_p3;
reg   [9:0] shl_ln90_11_reg_14960;
wire   [7:0] tmp_7_fu_4608_p8;
reg   [7:0] tmp_7_reg_14965;
wire   [12:0] zext_ln90_38_fu_4619_p1;
reg   [12:0] zext_ln90_38_reg_14971;
wire  signed [12:0] grp_fu_13655_p3;
reg  signed [12:0] add_ln90_5_reg_14976;
wire   [7:0] tmp_9_fu_4623_p8;
reg   [7:0] tmp_9_reg_14981;
wire   [10:0] shl_ln90_25_fu_4634_p3;
reg   [10:0] shl_ln90_25_reg_14987;
wire   [7:0] tmp_12_fu_4652_p8;
reg   [7:0] tmp_12_reg_14992;
wire   [9:0] shl_ln90_34_fu_4667_p3;
reg   [9:0] shl_ln90_34_reg_14998;
wire   [13:0] add_ln90_14_fu_4689_p2;
reg   [13:0] add_ln90_14_reg_15003;
wire   [7:0] tmp_14_fu_4695_p8;
reg   [7:0] tmp_14_reg_15008;
wire   [7:0] tmp_15_fu_4740_p8;
reg   [7:0] tmp_15_reg_15015;
wire   [7:0] tmp_17_fu_4751_p8;
reg   [7:0] tmp_17_reg_15023;
wire   [12:0] zext_ln90_93_fu_4762_p1;
reg   [12:0] zext_ln90_93_reg_15031;
wire  signed [13:0] grp_fu_13663_p3;
reg  signed [13:0] add_ln90_24_reg_15036;
wire   [7:0] tmp_18_fu_4766_p8;
reg   [7:0] tmp_18_reg_15041;
wire   [7:0] tmp_21_fu_4777_p8;
reg   [7:0] tmp_21_reg_15048;
wire   [7:0] tmp_24_fu_4800_p8;
reg   [7:0] tmp_24_reg_15055;
wire  signed [12:0] sext_ln90_76_fu_4829_p1;
reg  signed [12:0] sext_ln90_76_reg_15062;
wire   [12:0] add_ln90_45_fu_4851_p2;
reg  signed [12:0] add_ln90_45_reg_15067;
wire   [7:0] tmp_2_fu_4937_p8;
reg   [7:0] tmp_2_reg_15072;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [11:0] sub_ln90_6_fu_5008_p2;
reg   [11:0] sub_ln90_6_reg_15078;
wire   [13:0] add_ln90_7_fu_5312_p2;
reg   [13:0] add_ln90_7_reg_15083;
wire   [12:0] add_ln90_9_fu_5376_p2;
reg   [12:0] add_ln90_9_reg_15088;
wire   [12:0] zext_ln90_47_fu_5382_p1;
reg   [12:0] zext_ln90_47_reg_15093;
wire   [13:0] sub_ln90_27_fu_5472_p2;
reg   [13:0] sub_ln90_27_reg_15098;
wire   [7:0] tmp_11_fu_5492_p8;
reg   [7:0] tmp_11_reg_15103;
wire   [13:0] add_ln90_10_fu_5531_p2;
reg   [13:0] add_ln90_10_reg_15109;
wire   [13:0] add_ln90_12_fu_5547_p2;
reg   [13:0] add_ln90_12_reg_15114;
wire   [7:0] tmp_13_fu_5615_p8;
reg   [7:0] tmp_13_reg_15119;
wire   [8:0] shl_ln90_36_fu_5626_p3;
reg   [8:0] shl_ln90_36_reg_15126;
wire   [12:0] zext_ln90_75_fu_5646_p1;
reg   [12:0] zext_ln90_75_reg_15131;
wire   [12:0] sub_ln90_40_fu_5739_p2;
reg   [12:0] sub_ln90_40_reg_15136;
wire   [7:0] tmp_16_fu_5755_p8;
reg   [7:0] tmp_16_reg_15141;
wire   [13:0] add_ln90_15_fu_5770_p2;
reg   [13:0] add_ln90_15_reg_15147;
wire   [13:0] add_ln90_19_fu_5798_p2;
reg   [13:0] add_ln90_19_reg_15152;
wire   [13:0] grp_fu_13671_p3;
reg   [13:0] add_ln90_21_reg_15157;
wire   [11:0] zext_ln90_95_fu_5817_p1;
reg   [11:0] zext_ln90_95_reg_15162;
(* use_dsp48 = "no" *) wire   [13:0] add_ln90_25_fu_5831_p2;
reg   [13:0] add_ln90_25_reg_15167;
wire   [12:0] add_ln90_26_fu_5851_p2;
reg   [12:0] add_ln90_26_reg_15172;
wire   [12:0] zext_ln90_99_fu_5860_p1;
reg   [12:0] zext_ln90_99_reg_15177;
wire   [13:0] add_ln90_28_fu_5898_p2;
reg   [13:0] add_ln90_28_reg_15182;
wire   [13:0] add_ln90_30_fu_5910_p2;
reg   [13:0] add_ln90_30_reg_15187;
wire   [14:0] sub_ln90_56_fu_5939_p2;
reg   [14:0] sub_ln90_56_reg_15192;
wire   [7:0] tmp_22_fu_5945_p8;
reg   [7:0] tmp_22_reg_15197;
wire   [13:0] add_ln90_36_fu_5976_p2;
reg   [13:0] add_ln90_36_reg_15204;
wire   [7:0] tmp_23_fu_5982_p8;
reg   [7:0] tmp_23_reg_15209;
wire   [14:0] add_ln90_47_fu_6015_p2;
reg   [14:0] add_ln90_47_reg_15216;
wire   [7:0] tmp_25_fu_6021_p8;
reg   [7:0] tmp_25_reg_15221;
(* use_dsp48 = "no" *) wire   [14:0] sub_ln90_50_fu_6372_p2;
reg  signed [14:0] sub_ln90_50_reg_15232;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire   [14:0] add_ln90_40_fu_6588_p2;
reg   [14:0] add_ln90_40_reg_15237;
wire   [14:0] sub_ln90_58_fu_6594_p2;
reg   [14:0] sub_ln90_58_reg_15242;
wire   [14:0] sub_ln90_68_fu_6812_p2;
reg   [14:0] sub_ln90_68_reg_15247;
wire   [14:0] add_ln104_2_fu_6911_p2;
reg   [14:0] add_ln104_2_reg_15252;
wire   [15:0] add_ln104_10_fu_6923_p2;
reg   [15:0] add_ln104_10_reg_15257;
wire   [13:0] add_ln104_12_fu_6935_p2;
reg   [13:0] add_ln104_12_reg_15262;
wire   [14:0] add_ln104_15_fu_6947_p2;
reg   [14:0] add_ln104_15_reg_15267;
wire   [13:0] add_ln104_17_fu_6963_p2;
reg   [13:0] add_ln104_17_reg_15272;
wire   [13:0] add_ln104_20_fu_6974_p2;
reg   [13:0] add_ln104_20_reg_15277;
wire   [12:0] add_ln104_21_fu_6980_p2;
reg   [12:0] add_ln104_21_reg_15282;
wire   [14:0] add_ln104_22_fu_6986_p2;
reg   [14:0] add_ln104_22_reg_15287;
wire   [13:0] add_ln104_27_fu_6998_p2;
reg   [13:0] add_ln104_27_reg_15292;
wire   [12:0] grp_fu_13688_p3;
reg   [12:0] add_ln104_29_reg_15297;
wire   [12:0] add_ln104_30_fu_7004_p2;
reg  signed [12:0] add_ln104_30_reg_15302;
wire   [14:0] add_ln104_34_fu_7020_p2;
reg   [14:0] add_ln104_34_reg_15307;
wire   [14:0] add_ln104_35_fu_7026_p2;
reg   [14:0] add_ln104_35_reg_15312;
wire  signed [14:0] grp_fu_13712_p3;
reg  signed [14:0] add_ln104_4_reg_15317;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire   [15:0] add_ln104_3_fu_7095_p2;
reg   [15:0] add_ln104_3_reg_15322;
wire   [15:0] add_ln104_25_fu_7101_p2;
reg   [15:0] add_ln104_25_reg_15328;
wire   [14:0] add_ln104_32_fu_7116_p2;
reg   [14:0] add_ln104_32_reg_15333;
wire   [15:0] add_ln104_7_fu_7134_p2;
reg   [15:0] add_ln104_7_reg_15338;
reg   [7:0] l2_write_row_offset_2_reg_15344;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
wire   [15:0] add_ln104_8_fu_7153_p2;
reg   [15:0] add_ln104_8_reg_15352;
wire   [15:0] add_ln104_5_fu_7170_p2;
reg   [15:0] add_ln104_5_reg_15357;
wire   [15:0] select_ln111_1_fu_7185_p3;
reg   [15:0] select_ln111_1_reg_15363;
wire   [15:0] select_ln111_3_fu_7201_p3;
reg   [15:0] select_ln111_3_reg_15368;
wire   [63:0] zext_ln118_fu_7212_p1;
reg   [63:0] zext_ln118_reg_15373;
wire   [2:0] trunc_ln118_fu_7228_p1;
reg   [2:0] trunc_ln118_reg_15389;
wire   [0:0] icmp_ln123_fu_7270_p2;
reg   [0:0] icmp_ln123_reg_15393;
wire   [15:0] add_ln104_1_fu_7298_p2;
reg   [15:0] add_ln104_1_reg_15399;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire   [15:0] select_ln111_2_fu_7312_p3;
reg   [15:0] select_ln111_2_reg_15405;
reg   [8:0] l2_stripes_0_0_addr_reg_15410;
reg   [8:0] l2_stripes_0_1_addr_reg_15415;
reg   [8:0] l2_stripes_0_2_addr_reg_15420;
reg   [8:0] l2_stripes_0_3_addr_reg_15425;
reg   [8:0] l2_stripes_0_4_addr_reg_15430;
reg   [8:0] l2_stripes_0_5_addr_reg_15435;
wire   [0:0] trunc_ln147_1_fu_7343_p1;
reg   [0:0] trunc_ln147_1_reg_15440;
wire   [0:0] and_ln147_fu_7367_p2;
reg   [0:0] tmp_78_reg_15623;
wire   [16:0] zext_ln157_fu_7403_p1;
reg   [16:0] zext_ln157_reg_15631;
wire   [63:0] zext_ln168_fu_7407_p1;
reg   [63:0] zext_ln168_reg_15636;
wire   [63:0] zext_ln168_4_fu_7429_p1;
reg   [63:0] zext_ln168_4_reg_15712;
wire   [0:0] icmp_ln191_fu_7445_p2;
wire   [0:0] tmp_last_V_fu_7451_p2;
reg   [0:0] tmp_last_V_reg_15792;
wire   [0:0] icmp_ln208_fu_7463_p2;
reg   [0:0] icmp_ln208_reg_15797;
wire   [0:0] icmp_ln229_fu_7489_p2;
reg   [0:0] icmp_ln229_reg_15802;
wire   [15:0] select_ln111_fu_7518_p3;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_11001;
wire   [7:0] select_ln123_1_fu_7560_p3;
wire   [7:0] select_ln138_fu_7577_p3;
reg   [7:0] l2_read_row_offset_l_reg_15823;
wire   [2:0] select_ln158_fu_7623_p3;
reg   [2:0] select_ln158_reg_15828;
reg   [7:0] l2_stripes_3_0_load_reg_15870;
reg   [7:0] l2_stripes_3_1_load_reg_15876;
reg   [7:0] l2_stripes_3_2_load_reg_15882;
reg   [7:0] l2_stripes_3_3_load_reg_15888;
reg   [7:0] l2_stripes_3_4_load_reg_15894;
reg   [7:0] l2_stripes_3_5_load_reg_15900;
reg   [7:0] l2_stripes_1_0_load_reg_15906;
reg   [7:0] l2_stripes_1_1_load_reg_15912;
reg   [7:0] l2_stripes_1_2_load_reg_15918;
reg   [7:0] l2_stripes_1_3_load_reg_15924;
reg   [7:0] l2_stripes_1_4_load_reg_15930;
reg   [7:0] l2_stripes_1_5_load_reg_15936;
wire   [7:0] select_ln149_1_fu_7667_p3;
reg   [7:0] select_ln149_1_reg_15942;
reg   [7:0] l2_stripes_3_0_load_1_reg_15983;
reg   [7:0] l2_stripes_3_1_load_1_reg_15989;
reg   [7:0] l2_stripes_3_2_load_1_reg_15995;
reg   [7:0] l2_stripes_3_3_load_1_reg_16001;
reg   [7:0] l2_stripes_3_4_load_1_reg_16007;
reg   [7:0] l2_stripes_3_5_load_1_reg_16013;
reg   [7:0] l2_stripes_1_0_load_1_reg_16019;
reg   [7:0] l2_stripes_1_1_load_1_reg_16025;
reg   [7:0] l2_stripes_1_2_load_1_reg_16031;
reg   [7:0] l2_stripes_1_3_load_1_reg_16037;
reg   [7:0] l2_stripes_1_4_load_1_reg_16043;
reg   [7:0] l2_stripes_1_5_load_1_reg_16049;
wire   [7:0] select_ln149_3_fu_7710_p3;
reg   [7:0] select_ln149_3_reg_16055;
wire   [63:0] zext_ln168_7_fu_7722_p1;
reg   [63:0] zext_ln168_7_reg_16067;
wire   [2:0] select_ln158_1_fu_7775_p3;
reg   [2:0] select_ln158_1_reg_16143;
wire   [2:0] select_ln158_2_fu_7822_p3;
reg   [2:0] select_ln158_2_reg_16159;
reg   [7:0] l2_stripes_2_0_load_reg_16175;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_11001;
reg   [7:0] l2_stripes_2_1_load_reg_16182;
reg   [7:0] l2_stripes_2_2_load_reg_16189;
reg   [7:0] l2_stripes_2_3_load_reg_16196;
reg   [7:0] l2_stripes_2_4_load_reg_16203;
reg   [7:0] l2_stripes_2_5_load_reg_16210;
wire   [12:0] zext_ln168_10_fu_7854_p1;
reg   [12:0] zext_ln168_10_reg_16247;
wire   [11:0] zext_ln168_11_fu_7857_p1;
reg   [11:0] zext_ln168_11_reg_16252;
wire  signed [11:0] mul_ln168_3_fu_13727_p2;
reg  signed [11:0] mul_ln168_3_reg_16257;
wire   [12:0] mul_ln168_4_fu_7867_p2;
reg   [12:0] mul_ln168_4_reg_16262;
reg   [7:0] l2_stripes_2_0_load_1_reg_16268;
reg   [7:0] l2_stripes_2_1_load_1_reg_16275;
reg   [7:0] l2_stripes_2_2_load_1_reg_16282;
reg   [7:0] l2_stripes_2_3_load_1_reg_16289;
reg   [7:0] l2_stripes_2_4_load_1_reg_16296;
reg   [7:0] l2_stripes_2_5_load_1_reg_16303;
wire   [11:0] zext_ln168_32_fu_7873_p1;
reg   [11:0] zext_ln168_32_reg_16340;
wire  signed [11:0] mul_ln168_8_fu_13733_p2;
reg  signed [11:0] mul_ln168_8_reg_16346;
reg   [7:0] l2_stripes_3_0_load_2_reg_16381;
reg   [7:0] l2_stripes_3_1_load_2_reg_16388;
reg   [7:0] l2_stripes_3_2_load_2_reg_16395;
reg   [7:0] l2_stripes_3_3_load_2_reg_16402;
reg   [7:0] l2_stripes_3_4_load_2_reg_16409;
reg   [7:0] l2_stripes_3_5_load_2_reg_16416;
reg   [7:0] l2_stripes_1_0_load_2_reg_16423;
reg   [7:0] l2_stripes_1_1_load_2_reg_16430;
reg   [7:0] l2_stripes_1_2_load_2_reg_16437;
reg   [7:0] l2_stripes_1_3_load_2_reg_16444;
reg   [7:0] l2_stripes_1_4_load_2_reg_16451;
reg   [7:0] l2_stripes_1_5_load_2_reg_16458;
wire   [7:0] select_ln149_7_fu_7905_p3;
reg   [7:0] select_ln149_7_reg_16465;
reg   [7:0] l2_stripes_0_0_load_reg_16477;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_state21_pp0_stage20_iter0;
wire    ap_block_pp0_stage20_11001;
reg   [7:0] l2_stripes_0_1_load_reg_16484;
reg   [7:0] l2_stripes_0_2_load_reg_16491;
reg   [7:0] l2_stripes_0_3_load_reg_16498;
reg   [7:0] l2_stripes_0_4_load_reg_16505;
reg   [7:0] l2_stripes_0_5_load_reg_16512;
reg   [7:0] l2_stripes_0_0_load_1_reg_16519;
reg   [7:0] l2_stripes_0_1_load_1_reg_16525;
reg   [7:0] l2_stripes_0_2_load_1_reg_16531;
reg   [7:0] l2_stripes_0_3_load_1_reg_16537;
reg   [7:0] l2_stripes_0_4_load_1_reg_16543;
reg   [7:0] l2_stripes_0_5_load_1_reg_16549;
wire   [7:0] select_ln149_2_fu_7940_p3;
reg   [7:0] select_ln149_2_reg_16555;
reg   [7:0] l2_stripes_2_0_load_2_reg_16567;
reg   [7:0] l2_stripes_2_1_load_2_reg_16574;
reg   [7:0] l2_stripes_2_2_load_2_reg_16581;
reg   [7:0] l2_stripes_2_3_load_2_reg_16588;
reg   [7:0] l2_stripes_2_4_load_2_reg_16595;
reg   [7:0] l2_stripes_2_5_load_2_reg_16602;
wire   [12:0] zext_ln168_78_fu_7947_p1;
reg   [12:0] zext_ln168_78_reg_16639;
wire  signed [12:0] mul_ln168_15_fu_13739_p2;
reg  signed [12:0] mul_ln168_15_reg_16644;
wire   [12:0] mul_ln168_16_fu_7960_p2;
reg   [12:0] mul_ln168_16_reg_16649;
wire  signed [11:0] mul_ln168_17_fu_13745_p2;
reg  signed [11:0] mul_ln168_17_reg_16654;
wire   [7:0] select_ln149_9_fu_7995_p3;
reg   [7:0] select_ln149_9_reg_16659;
wire   [0:0] or_ln221_fu_8008_p2;
wire   [7:0] select_ln149_fu_8066_p3;
reg   [7:0] select_ln149_reg_16676;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_state22_pp0_stage21_iter0;
wire    ap_block_pp0_stage21_11001;
wire   [12:0] zext_ln168_1_fu_8073_p1;
reg   [12:0] zext_ln168_1_reg_16684;
wire   [12:0] mul_ln168_1_fu_8077_p2;
reg   [12:0] mul_ln168_1_reg_16690;
wire   [12:0] zext_ln168_20_fu_8083_p1;
reg   [12:0] zext_ln168_20_reg_16695;
wire  signed [12:0] mul_ln168_6_fu_13751_p2;
reg  signed [12:0] mul_ln168_6_reg_16701;
reg   [7:0] l2_stripes_0_0_load_2_reg_16706;
reg   [7:0] l2_stripes_0_1_load_2_reg_16712;
reg   [7:0] l2_stripes_0_2_load_2_reg_16718;
reg   [7:0] l2_stripes_0_3_load_2_reg_16724;
reg   [7:0] l2_stripes_0_4_load_2_reg_16730;
reg   [7:0] l2_stripes_0_5_load_2_reg_16736;
wire   [7:0] select_ln149_4_fu_8121_p3;
reg   [7:0] select_ln149_4_reg_16742;
wire   [12:0] zext_ln168_102_fu_8128_p1;
reg   [12:0] zext_ln168_102_reg_16752;
wire  signed [12:0] mul_ln168_20_fu_13757_p2;
reg  signed [12:0] mul_ln168_20_reg_16758;
wire   [12:0] mul_ln168_fu_8138_p2;
reg   [12:0] mul_ln168_reg_16763;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_state23_pp0_stage22_iter0;
wire    ap_block_pp0_stage22_11001;
wire   [12:0] zext_ln168_46_fu_8143_p1;
reg   [12:0] zext_ln168_46_reg_16768;
wire  signed [12:0] mul_ln168_11_fu_13763_p2;
reg  signed [12:0] mul_ln168_11_reg_16775;
wire  signed [12:0] mul_ln168_21_fu_13769_p2;
reg  signed [12:0] mul_ln168_21_reg_16780;
wire   [7:0] select_ln149_11_fu_8182_p3;
reg   [7:0] select_ln149_11_reg_16785;
wire   [12:0] mul_ln168_5_fu_8189_p2;
reg   [12:0] mul_ln168_5_reg_16796;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_state24_pp0_stage23_iter0;
wire    ap_block_pp0_stage23_11001;
wire   [7:0] select_ln149_5_fu_8216_p3;
reg   [7:0] select_ln149_5_reg_16801;
wire  signed [12:0] mul_ln168_22_fu_13774_p2;
reg  signed [12:0] mul_ln168_22_reg_16812;
wire   [12:0] zext_ln168_123_fu_8230_p1;
reg   [12:0] zext_ln168_123_reg_16817;
wire  signed [12:0] mul_ln168_27_fu_13779_p2;
reg  signed [12:0] mul_ln168_27_reg_16823;
wire   [12:0] select_ln168_12_fu_8378_p3;
reg   [12:0] select_ln168_12_reg_16828;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state25_pp0_stage24_iter0;
wire    ap_block_pp0_stage24_11001;
wire   [12:0] sub_ln168_8_fu_8405_p2;
reg   [12:0] sub_ln168_8_reg_16833;
wire   [12:0] mul_ln168_7_fu_8411_p2;
reg   [12:0] mul_ln168_7_reg_16838;
wire   [11:0] zext_ln168_38_fu_8465_p1;
reg   [11:0] zext_ln168_38_reg_16843;
wire   [11:0] zext_ln168_62_fu_8625_p1;
reg   [11:0] zext_ln168_62_reg_16849;
wire   [9:0] shl_ln168_16_fu_8635_p3;
reg   [9:0] shl_ln168_16_reg_16855;
wire   [9:0] select_ln168_56_fu_8750_p3;
reg   [9:0] select_ln168_56_reg_16860;
wire   [12:0] select_ln168_73_fu_8975_p3;
reg   [12:0] select_ln168_73_reg_16865;
wire   [13:0] add_ln168_11_fu_9047_p2;
reg   [13:0] add_ln168_11_reg_16870;
wire   [13:0] add_ln168_12_fu_9053_p2;
reg   [13:0] add_ln168_12_reg_16875;
wire   [11:0] select_ln168_89_fu_9122_p3;
reg   [11:0] select_ln168_89_reg_16880;
wire  signed [11:0] mul_ln168_28_fu_13785_p2;
reg  signed [11:0] mul_ln168_28_reg_16885;
wire  signed [12:0] mul_ln168_29_fu_13791_p2;
reg  signed [12:0] mul_ln168_29_reg_16890;
wire   [7:0] select_ln149_12_fu_9220_p3;
reg   [7:0] select_ln149_12_reg_16895;
wire   [7:0] select_ln149_13_fu_9249_p3;
reg   [7:0] select_ln149_13_reg_16907;
wire   [14:0] add_ln178_12_fu_9286_p2;
reg   [14:0] add_ln178_12_reg_16918;
wire   [14:0] add_ln178_42_fu_9318_p2;
reg   [14:0] add_ln178_42_reg_16923;
wire   [12:0] add_ln178_58_fu_9334_p2;
reg   [12:0] add_ln178_58_reg_16928;
wire   [14:0] add_ln178_76_fu_9366_p2;
reg   [14:0] add_ln178_76_reg_16933;
wire   [13:0] add_ln178_91_fu_9372_p2;
reg   [13:0] add_ln178_91_reg_16938;
wire   [14:0] add_ln178_110_fu_9404_p2;
reg   [14:0] add_ln178_110_reg_16943;
wire   [13:0] add_ln178_121_fu_9410_p2;
reg   [13:0] add_ln178_121_reg_16948;
wire   [12:0] mul_ln168_9_fu_9422_p2;
reg   [12:0] mul_ln168_9_reg_16953;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_state26_pp0_stage25_iter0;
wire    ap_block_pp0_stage25_11001;
wire   [14:0] add_ln168_14_fu_9445_p2;
reg   [14:0] add_ln168_14_reg_16958;
wire   [12:0] zext_ln168_135_fu_9460_p1;
reg   [12:0] zext_ln168_135_reg_16963;
wire  signed [12:0] mul_ln168_31_fu_13796_p2;
reg  signed [12:0] mul_ln168_31_reg_16971;
wire   [12:0] zext_ln168_143_fu_9470_p1;
reg   [12:0] zext_ln168_143_reg_16976;
wire  signed [12:0] mul_ln168_32_fu_13802_p2;
reg  signed [12:0] mul_ln168_32_reg_16983;
wire   [7:0] select_ln149_14_fu_9502_p3;
reg   [7:0] select_ln149_14_reg_16988;
wire   [7:0] select_ln149_17_fu_9531_p3;
reg   [7:0] select_ln149_17_reg_16998;
wire   [13:0] add_ln178_59_fu_9547_p2;
reg   [13:0] add_ln178_59_reg_17007;
wire   [14:0] add_ln178_93_fu_9571_p2;
reg   [14:0] add_ln178_93_reg_17012;
wire   [13:0] add_ln178_125_fu_9577_p2;
reg   [13:0] add_ln178_125_reg_17017;
wire   [12:0] zext_ln168_55_fu_9586_p1;
reg   [12:0] zext_ln168_55_reg_17022;
wire   [8:0] shl_ln168_15_fu_9589_p3;
reg   [8:0] shl_ln168_15_reg_17030;
wire   [12:0] zext_ln168_155_fu_9627_p1;
reg   [12:0] zext_ln168_155_reg_17037;
wire  signed [12:0] mul_ln168_33_fu_13808_p2;
reg  signed [12:0] mul_ln168_33_reg_17043;
wire   [12:0] zext_ln168_188_fu_9637_p1;
reg   [12:0] zext_ln168_188_reg_17048;
wire  signed [12:0] mul_ln168_36_fu_13814_p2;
reg  signed [12:0] mul_ln168_36_reg_17057;
wire   [13:0] add_ln178_61_fu_9647_p2;
reg   [13:0] add_ln178_61_reg_17062;
wire   [7:0] select_ln149_6_fu_9675_p3;
reg   [7:0] select_ln149_6_reg_17067;
wire   [7:0] select_ln149_8_fu_9704_p3;
reg   [7:0] select_ln149_8_reg_17079;
wire   [11:0] zext_ln168_92_fu_9711_p1;
reg   [11:0] zext_ln168_92_reg_17089;
wire   [11:0] mul_ln168_18_fu_9715_p2;
reg   [11:0] mul_ln168_18_reg_17096;
wire  signed [12:0] mul_ln168_37_fu_13820_p2;
reg  signed [12:0] mul_ln168_37_reg_17101;
wire  signed [12:0] mul_ln168_39_fu_13825_p2;
reg  signed [12:0] mul_ln168_39_reg_17106;
wire   [13:0] add_ln178_2_fu_9741_p2;
reg   [13:0] add_ln178_2_reg_17111;
wire  signed [12:0] mul_ln168_2_fu_13830_p2;
reg  signed [12:0] mul_ln168_2_reg_17116;
wire  signed [12:0] mul_ln168_10_fu_13835_p2;
reg  signed [12:0] mul_ln168_10_reg_17121;
wire   [12:0] zext_ln168_93_fu_9829_p1;
reg   [12:0] zext_ln168_93_reg_17126;
wire   [12:0] mul_ln168_19_fu_9832_p2;
reg   [12:0] mul_ln168_19_reg_17131;
wire   [8:0] shl_ln168_43_fu_9841_p3;
reg   [8:0] shl_ln168_43_reg_17136;
wire   [10:0] shl_ln168_46_fu_9864_p3;
reg   [10:0] shl_ln168_46_reg_17141;
wire   [14:0] add_ln178_25_fu_9889_p2;
reg   [14:0] add_ln178_25_reg_17146;
wire   [12:0] add_ln178_62_fu_9895_p2;
reg   [12:0] add_ln178_62_reg_17151;
wire   [13:0] add_ln178_127_fu_9916_p2;
reg   [13:0] add_ln178_127_reg_17156;
wire   [11:0] zext_ln168_2_fu_9922_p1;
reg   [11:0] zext_ln168_2_reg_17161;
wire   [11:0] zext_ln168_50_fu_10296_p1;
reg   [11:0] zext_ln168_50_reg_17166;
wire  signed [11:0] sub_ln168_21_fu_10300_p2;
reg  signed [11:0] sub_ln168_21_reg_17171;
wire  signed [12:0] mul_ln168_13_fu_13840_p2;
reg  signed [12:0] mul_ln168_13_reg_17176;
wire  signed [12:0] select_ln168_48_fu_10589_p3;
reg  signed [12:0] select_ln168_48_reg_17181;
wire  signed [12:0] mul_ln168_14_fu_13845_p2;
reg  signed [12:0] mul_ln168_14_reg_17186;
wire   [11:0] zext_ln168_95_fu_10717_p1;
reg   [11:0] zext_ln168_95_reg_17191;
wire   [8:0] shl_ln168_26_fu_10721_p3;
reg   [8:0] shl_ln168_26_reg_17198;
wire  signed [11:0] sub_ln168_48_fu_10732_p2;
reg  signed [11:0] sub_ln168_48_reg_17203;
wire   [7:0] select_ln149_10_fu_10798_p3;
reg   [7:0] select_ln149_10_reg_17209;
wire   [11:0] zext_ln168_111_fu_10805_p1;
reg   [11:0] zext_ln168_111_reg_17219;
wire   [11:0] mul_ln168_23_fu_10809_p2;
reg   [11:0] mul_ln168_23_reg_17230;
wire   [12:0] sub_ln168_81_fu_10835_p2;
reg   [12:0] sub_ln168_81_reg_17235;
wire   [7:0] select_ln149_15_fu_10862_p3;
reg   [7:0] select_ln149_15_reg_17240;
wire   [8:0] shl_ln168_52_fu_10869_p3;
reg   [8:0] shl_ln168_52_reg_17251;
wire   [7:0] select_ln149_16_fu_10910_p3;
reg   [7:0] select_ln149_16_reg_17257;
wire   [14:0] add_ln178_19_fu_10943_p2;
reg   [14:0] add_ln178_19_reg_17268;
wire   [12:0] add_ln178_28_fu_10955_p2;
reg   [12:0] add_ln178_28_reg_17273;
wire   [13:0] add_ln178_44_fu_10961_p2;
reg   [13:0] add_ln178_44_reg_17278;
wire   [13:0] add_ln178_46_fu_10973_p2;
reg   [13:0] add_ln178_46_reg_17283;
wire   [14:0] add_ln178_64_fu_10995_p2;
reg   [14:0] add_ln178_64_reg_17288;
wire   [14:0] add_ln178_81_fu_11027_p2;
reg   [14:0] add_ln178_81_reg_17293;
wire   [14:0] add_ln178_98_fu_11059_p2;
reg   [14:0] add_ln178_98_reg_17298;
wire   [14:0] add_ln178_114_fu_11085_p2;
reg   [14:0] add_ln178_114_reg_17303;
wire   [13:0] add_ln178_131_fu_11101_p2;
reg   [13:0] add_ln178_131_reg_17308;
wire  signed [12:0] sext_ln168_72_fu_11149_p1;
reg  signed [12:0] sext_ln168_72_reg_17313;
wire   [12:0] sub_ln168_47_fu_11203_p2;
reg   [12:0] sub_ln168_47_reg_17318;
wire  signed [12:0] mul_ln168_24_fu_13851_p2;
reg  signed [12:0] mul_ln168_24_reg_17323;
wire  signed [11:0] mul_ln168_26_fu_13857_p2;
reg  signed [11:0] mul_ln168_26_reg_17328;
wire   [12:0] sub_ln168_69_fu_11538_p2;
reg   [12:0] sub_ln168_69_reg_17333;
wire   [12:0] select_ln168_100_fu_11595_p3;
reg   [12:0] select_ln168_100_reg_17338;
wire   [12:0] sub_ln168_75_fu_11646_p2;
reg   [12:0] sub_ln168_75_reg_17343;
wire   [12:0] sub_ln168_126_fu_11652_p2;
reg   [12:0] sub_ln168_126_reg_17348;
wire   [8:0] shl_ln168_47_fu_11741_p3;
reg   [8:0] shl_ln168_47_reg_17353;
wire   [11:0] add_ln168_17_fu_11767_p2;
reg   [11:0] add_ln168_17_reg_17358;
wire   [12:0] sub_ln168_127_fu_11784_p2;
reg   [12:0] sub_ln168_127_reg_17363;
wire   [12:0] zext_ln168_163_fu_11900_p1;
reg   [12:0] zext_ln168_163_reg_17368;
wire   [12:0] zext_ln168_175_fu_12109_p1;
reg   [12:0] zext_ln168_175_reg_17373;
wire   [11:0] sub_ln168_98_fu_12147_p2;
reg   [11:0] sub_ln168_98_reg_17378;
wire  signed [11:0] sub_ln168_99_fu_12157_p2;
reg  signed [11:0] sub_ln168_99_reg_17383;
wire   [8:0] shl_ln168_55_fu_12317_p3;
reg   [8:0] shl_ln168_55_reg_17388;
wire   [15:0] add_ln178_14_fu_12418_p2;
reg   [15:0] add_ln178_14_reg_17393;
wire   [13:0] add_ln178_20_fu_12424_p2;
reg   [13:0] add_ln178_20_reg_17398;
wire   [15:0] add_ln178_29_fu_12446_p2;
reg   [15:0] add_ln178_29_reg_17403;
wire   [14:0] add_ln178_31_fu_12462_p2;
reg   [14:0] add_ln178_31_reg_17408;
wire   [13:0] add_ln178_32_fu_12468_p2;
reg   [13:0] add_ln178_32_reg_17413;
wire   [15:0] add_ln178_36_fu_12478_p2;
reg   [15:0] add_ln178_36_reg_17418;
wire   [14:0] add_ln178_47_fu_12490_p2;
reg   [14:0] add_ln178_47_reg_17423;
wire   [13:0] add_ln178_48_fu_12496_p2;
reg   [13:0] add_ln178_48_reg_17428;
wire   [13:0] add_ln178_49_fu_12502_p2;
reg   [13:0] add_ln178_49_reg_17433;
wire   [13:0] add_ln178_54_fu_12508_p2;
reg   [13:0] add_ln178_54_reg_17438;
wire   [13:0] add_ln178_65_fu_12514_p2;
reg   [13:0] add_ln178_65_reg_17443;
wire   [13:0] add_ln178_67_fu_12526_p2;
reg   [13:0] add_ln178_67_reg_17448;
wire   [15:0] add_ln178_77_fu_12561_p2;
reg   [15:0] add_ln178_77_reg_17453;
wire   [13:0] add_ln178_85_fu_12596_p2;
reg   [13:0] add_ln178_85_reg_17458;
wire   [15:0] add_ln178_94_fu_12631_p2;
reg   [15:0] add_ln178_94_reg_17463;
wire   [13:0] add_ln178_101_fu_12643_p2;
reg   [13:0] add_ln178_101_reg_17468;
wire   [15:0] add_ln178_111_fu_12678_p2;
reg   [15:0] add_ln178_111_reg_17473;
wire   [12:0] add_ln178_115_fu_12684_p2;
reg   [12:0] add_ln178_115_reg_17478;
wire   [13:0] add_ln178_116_fu_12690_p2;
reg   [13:0] add_ln178_116_reg_17483;
wire   [15:0] add_ln178_120_fu_12700_p2;
reg   [15:0] add_ln178_120_reg_17488;
wire   [14:0] add_ln178_132_fu_12719_p2;
reg   [14:0] add_ln178_132_reg_17493;
wire   [13:0] add_ln178_135_fu_12731_p2;
reg   [13:0] add_ln178_135_reg_17498;
wire  signed [12:0] mul_ln168_34_fu_13862_p2;
reg  signed [12:0] mul_ln168_34_reg_17503;
wire   [12:0] add_ln178_22_fu_12798_p2;
reg   [12:0] add_ln178_22_reg_17508;
wire   [14:0] add_ln178_51_fu_12816_p2;
reg   [14:0] add_ln178_51_reg_17513;
wire   [14:0] add_ln178_69_fu_12834_p2;
reg   [14:0] add_ln178_69_reg_17518;
wire   [15:0] add_ln178_9_fu_12851_p2;
reg   [15:0] add_ln178_9_reg_17523;
wire   [15:0] add_ln178_11_fu_12888_p2;
reg   [15:0] add_ln178_11_reg_17529;
wire   [15:0] add_ln178_13_fu_12924_p2;
reg   [15:0] add_ln178_13_reg_17535;
wire   [14:0] add_ln178_136_fu_12941_p2;
reg   [14:0] add_ln178_136_reg_17541;
wire   [15:0] add_ln178_1_fu_13046_p2;
reg   [15:0] add_ln178_1_reg_17546;
wire   [14:0] add_ln178_34_fu_13064_p2;
reg   [14:0] add_ln178_34_reg_17552;
wire   [15:0] add_ln178_7_fu_13101_p2;
reg   [15:0] add_ln178_7_reg_17557;
wire   [15:0] add_ln178_3_fu_13183_p2;
reg   [15:0] add_ln178_3_reg_17563;
wire   [13:0] add_ln178_37_fu_13188_p2;
reg   [13:0] add_ln178_37_reg_17569;
wire   [15:0] add_ln178_5_fu_13273_p2;
reg   [15:0] add_ln178_5_reg_17574;
wire   [14:0] add_ln178_122_fu_13282_p2;
reg   [14:0] add_ln178_122_reg_17580;
wire   [15:0] add_ln178_15_fu_13330_p2;
reg   [15:0] add_ln178_15_reg_17585;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state36_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
wire   [7:0] select_ln212_fu_13360_p3;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage26_subdone;
wire   [0:0] ap_phi_mux_l1_write_col_offset_1_phi_fu_3153_p8;
reg   [0:0] ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3148;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3166;
reg   [0:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3183;
reg   [7:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3195;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3207;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3218;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3229;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3240;
reg   [0:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3251;
reg   [7:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3263;
reg   [0:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3273;
reg   [7:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3285;
reg   [0:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3297;
reg   [7:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3309;
reg   [0:0] ap_phi_mux_l2_read_row_offset_f_phi_fu_3322_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3319;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3319;
wire   [7:0] ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3329;
reg   [7:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3329;
reg   [0:0] ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3343_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3339;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3339;
reg   [15:0] ap_phi_mux_l2_maxes_0_new_1_phi_fu_3354_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3350;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3350;
wire   [15:0] select_ln182_8_fu_13496_p3;
reg   [15:0] ap_phi_mux_l2_maxes_1_new_1_phi_fu_3365_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3361;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3361;
wire   [15:0] select_ln182_9_fu_13504_p3;
reg   [15:0] ap_phi_mux_l2_maxes_2_new_1_phi_fu_3376_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3372;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3372;
wire   [15:0] select_ln182_10_fu_13512_p3;
reg   [15:0] ap_phi_mux_l2_maxes_3_new_1_phi_fu_3387_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3383;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3383;
wire   [15:0] select_ln182_11_fu_13520_p3;
reg   [15:0] ap_phi_mux_l2_maxes_4_new_1_phi_fu_3398_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3394;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3394;
wire   [15:0] select_ln182_12_fu_13528_p3;
reg   [15:0] ap_phi_mux_l2_maxes_5_new_1_phi_fu_3409_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3405;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3405;
wire   [15:0] select_ln182_13_fu_13536_p3;
reg   [15:0] ap_phi_mux_l2_maxes_6_new_1_phi_fu_3420_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3416;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3416;
wire   [15:0] select_ln182_14_fu_13544_p3;
reg   [15:0] ap_phi_mux_l2_maxes_7_new_1_phi_fu_3431_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3427;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3427;
wire   [15:0] select_ln182_15_fu_13552_p3;
reg   [0:0] ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3442_p4;
reg   [7:0] ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3454_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3450;
wire   [63:0] zext_ln37_fu_3552_p1;
wire   [63:0] zext_ln37_1_fu_3650_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln37_2_fu_3760_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln37_3_fu_3824_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln37_4_fu_3907_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln37_5_fu_3979_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln37_6_fu_4077_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln37_7_fu_4177_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln90_fu_4221_p1;
wire   [63:0] zext_ln90_5_fu_4249_p1;
wire   [63:0] zext_ln90_9_fu_4348_p1;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage16;
wire    ap_block_pp0_stage17;
wire    ap_block_pp0_stage18;
wire    ap_block_pp0_stage19;
wire    ap_block_pp0_stage20;
wire   [31:0] select_ln221_fu_4163_p3;
wire   [7:0] select_ln58_fu_3512_p3;
wire   [7:0] grp_fu_3462_p2;
wire   [7:0] select_ln39_15_fu_4063_p3;
wire   [15:0] select_ln134_fu_4283_p3;
wire   [15:0] select_ln123_fu_7276_p3;
wire   [31:0] select_ln229_fu_7495_p3;
wire   [7:0] select_ln229_1_fu_13634_p3;
wire   [0:0] or_ln229_fu_13629_p2;
wire   [15:0] select_ln208_fu_7469_p3;
wire   [15:0] select_ln182_fu_13107_p3;
wire   [15:0] select_ln182_1_fu_13194_p3;
wire   [15:0] select_ln182_2_fu_13288_p3;
wire   [15:0] select_ln182_3_fu_13114_p3;
wire   [15:0] select_ln182_4_fu_12947_p3;
wire   [15:0] select_ln182_5_fu_12954_p3;
wire   [15:0] select_ln182_6_fu_12961_p3;
wire   [15:0] select_ln182_7_fu_13336_p3;
wire   [7:0] select_ln221_1_fu_8013_p3;
wire   [7:0] select_ln221_2_fu_8025_p3;
wire   [0:0] or_ln221_1_fu_8020_p2;
wire    ap_block_pp0_stage9_01001;
wire   [7:0] trunc_ln681_fu_3530_p1;
wire   [9:0] trunc_ln30_1_fu_3475_p1;
wire   [0:0] icmp_ln58_fu_3506_p2;
wire   [7:0] add_ln38_fu_3592_p2;
wire   [15:0] add_ln42_fu_3603_p2;
wire   [7:0] select_ln39_1_fu_3615_p3;
wire   [15:0] add_ln42_1_fu_3741_p2;
wire   [15:0] select_ln39_2_fu_3746_p3;
wire   [7:0] select_ln39_3_fu_3753_p3;
wire   [7:0] add_ln38_2_fu_3786_p2;
wire   [15:0] add_ln42_2_fu_3798_p2;
wire   [7:0] add_ln38_3_fu_3845_p2;
wire   [0:0] icmp_ln39_3_fu_3850_p2;
wire   [15:0] add_ln42_3_fu_3856_p2;
wire   [7:0] select_ln39_7_fu_3868_p3;
wire   [0:0] or_ln39_1_fu_3896_p2;
wire   [0:0] or_ln39_fu_3892_p2;
wire   [7:0] select_ln39_9_fu_3928_p3;
wire   [7:0] add_ln38_5_fu_3938_p2;
wire   [7:0] select_ln39_11_fu_3950_p3;
wire   [15:0] add_ln42_4_fu_3968_p2;
wire   [15:0] select_ln39_8_fu_3973_p3;
wire   [15:0] add_ln42_5_fu_4001_p2;
wire   [7:0] select_ln39_13_fu_4019_p3;
wire   [7:0] add_ln38_7_fu_4030_p2;
wire   [0:0] or_ln39_4_fu_4046_p2;
wire   [0:0] or_ln39_3_fu_4042_p2;
wire   [0:0] or_ln39_5_fu_4052_p2;
wire   [15:0] add_ln42_6_fu_4098_p2;
wire   [15:0] add_ln42_7_fu_4109_p2;
wire   [20:0] tmp_66_fu_4122_p4;
wire   [31:0] add_ln220_fu_4152_p2;
wire   [15:0] zext_ln68_fu_4208_p1;
wire   [15:0] local_col_index_fu_4211_p2;
wire   [16:0] add_ln90_fu_4243_p2;
wire   [15:0] add_ln133_fu_4271_p2;
wire   [7:0] zext_ln77_1_fu_4301_p1;
wire   [7:0] add_ln77_fu_4311_p2;
wire   [2:0] zext_ln77_2_fu_4308_p1;
wire   [2:0] trunc_ln77_fu_4304_p1;
wire   [2:0] add_ln80_fu_4323_p2;
wire   [0:0] icmp_ln78_fu_4317_p2;
wire   [2:0] add_ln78_fu_4329_p2;
wire   [16:0] add_ln90_4_fu_4343_p2;
wire   [7:0] select_ln77_fu_4370_p3;
wire   [7:0] add_ln77_1_fu_4377_p2;
wire   [2:0] add_ln80_3_fu_4389_p2;
wire   [2:0] add_ln80_1_fu_4395_p2;
wire   [0:0] icmp_ln78_1_fu_4383_p2;
wire   [2:0] add_ln78_1_fu_4401_p2;
wire   [1:0] or_ln_fu_4415_p3;
wire   [7:0] zext_ln77_3_fu_4422_p1;
wire   [7:0] add_ln77_2_fu_4430_p2;
wire   [2:0] zext_ln77_4_fu_4426_p1;
wire   [2:0] add_ln80_2_fu_4442_p2;
wire   [0:0] icmp_ln78_2_fu_4436_p2;
wire   [2:0] add_ln78_2_fu_4448_p2;
wire    ap_block_pp0_stage11;
wire   [11:0] tmp_27_fu_4473_p3;
wire   [9:0] shl_ln90_s_fu_4485_p3;
wire   [12:0] zext_ln90_18_fu_4493_p1;
wire    ap_block_pp0_stage12;
wire   [12:0] zext_ln90_13_fu_4529_p1;
wire   [12:0] sub_ln90_72_fu_4532_p2;
wire   [10:0] zext_ln90_24_fu_4564_p1;
wire   [10:0] zext_ln90_19_fu_4552_p1;
wire  signed [10:0] sub_ln90_9_fu_4568_p2;
wire   [10:0] tmp_65_fu_4581_p3;
wire   [11:0] zext_ln90_33_fu_4578_p1;
wire   [11:0] zext_ln90_36_fu_4588_p1;
wire   [11:0] sub_ln90_73_fu_4592_p2;
wire  signed [13:0] sext_ln90_16_fu_4598_p1;
wire  signed [13:0] sext_ln90_5_fu_4537_p1;
wire   [13:0] add_ln90_2_fu_4602_p2;
wire   [13:0] zext_ln90_48_fu_4642_p1;
wire   [10:0] zext_ln90_68_fu_4675_p1;
wire   [10:0] zext_ln90_65_fu_4663_p1;
wire   [10:0] sub_ln90_33_fu_4679_p2;
wire  signed [13:0] sext_ln90_34_fu_4685_p1;
wire   [13:0] sub_ln90_25_fu_4646_p2;
wire   [11:0] shl_ln90_37_fu_4706_p3;
wire   [9:0] shl_ln90_38_fu_4718_p3;
wire   [12:0] zext_ln90_79_fu_4726_p1;
wire   [12:0] zext_ln90_78_fu_4714_p1;
wire  signed [12:0] sub_ln90_37_fu_4730_p2;
wire   [10:0] shl_ln90_55_fu_4788_p3;
wire   [10:0] shl_ln90_62_fu_4811_p3;
wire   [11:0] zext_ln90_130_fu_4819_p1;
wire   [11:0] sub_ln90_62_fu_4823_p2;
wire   [8:0] shl_ln90_63_fu_4833_p3;
wire   [12:0] zext_ln90_131_fu_4841_p1;
wire   [12:0] sub_ln90_64_fu_4845_p2;
wire   [12:0] zext_ln90_117_fu_4796_p1;
wire    ap_block_pp0_stage13;
wire   [10:0] shl_ln_fu_4860_p3;
wire   [8:0] shl_ln90_1_fu_4871_p3;
wire   [11:0] zext_ln90_2_fu_4867_p1;
wire   [11:0] zext_ln90_4_fu_4882_p1;
wire   [11:0] sub_ln90_fu_4886_p2;
wire   [11:0] shl_ln90_2_fu_4896_p3;
wire   [12:0] zext_ln90_6_fu_4903_p1;
wire   [12:0] zext_ln90_3_fu_4878_p1;
wire   [12:0] sub_ln90_1_fu_4907_p2;
wire   [11:0] sub_ln90_2_fu_4917_p2;
wire   [11:0] zext_ln90_1_fu_4857_p1;
wire   [11:0] sub_ln90_3_fu_4927_p2;
wire   [8:0] shl_ln90_5_fu_4952_p3;
wire   [10:0] shl_ln90_6_fu_4964_p3;
wire   [11:0] zext_ln90_12_fu_4972_p1;
wire   [11:0] zext_ln90_7_fu_4948_p1;
wire   [8:0] shl_ln90_7_fu_4982_p3;
wire   [10:0] shl_ln90_8_fu_4997_p3;
wire   [11:0] zext_ln90_15_fu_4993_p1;
wire   [11:0] zext_ln90_17_fu_5004_p1;
wire   [11:0] shl_ln90_9_fu_5014_p3;
wire   [8:0] shl_ln90_10_fu_5025_p3;
wire   [12:0] zext_ln90_20_fu_5021_p1;
wire   [12:0] zext_ln90_22_fu_5036_p1;
wire   [12:0] sub_ln90_8_fu_5040_p2;
wire  signed [13:0] sext_ln90_7_fu_5046_p1;
wire  signed [13:0] sext_ln90_fu_4892_p1;
wire   [10:0] shl_ln90_12_fu_5059_p3;
wire   [11:0] zext_ln90_21_fu_5032_p1;
wire   [11:0] zext_ln90_25_fu_5066_p1;
wire   [11:0] sub_ln90_10_fu_5070_p2;
wire   [12:0] zext_ln90_23_fu_5056_p1;
wire   [12:0] sub_ln90_11_fu_5080_p2;
wire   [7:0] tmp_5_fu_5090_p8;
wire   [10:0] shl_ln90_13_fu_5105_p3;
wire   [11:0] zext_ln90_27_fu_5113_p1;
wire   [11:0] sub_ln90_12_fu_5117_p2;
wire  signed [12:0] sext_ln90_11_fu_5123_p1;
wire   [12:0] zext_ln90_26_fu_5101_p1;
wire   [12:0] sub_ln90_13_fu_5127_p2;
wire   [11:0] shl_ln90_14_fu_5137_p3;
wire   [9:0] shl_ln90_15_fu_5149_p3;
wire   [12:0] zext_ln90_29_fu_5145_p1;
wire   [12:0] zext_ln90_31_fu_5161_p1;
wire   [12:0] sub_ln90_14_fu_5165_p2;
wire   [11:0] sub_ln90_5_fu_4976_p2;
wire   [11:0] zext_ln90_30_fu_5157_p1;
wire   [11:0] sub_ln90_15_fu_5175_p2;
wire   [11:0] shl_ln90_16_fu_5185_p3;
wire   [9:0] shl_ln90_17_fu_5196_p3;
wire   [12:0] zext_ln90_35_fu_5203_p1;
wire   [12:0] zext_ln90_34_fu_5192_p1;
wire   [12:0] sub_ln90_16_fu_5207_p2;
wire  signed [13:0] sext_ln90_15_fu_5213_p1;
wire   [13:0] zext_ln90_14_fu_4989_p1;
wire   [11:0] shl_ln90_19_fu_5226_p3;
wire   [13:0] add_ln90_1_fu_5050_p2;
wire   [13:0] zext_ln90_39_fu_5233_p1;
wire  signed [13:0] sext_ln90_1_fu_4913_p1;
wire  signed [13:0] sext_ln90_18_fu_5243_p1;
wire   [10:0] shl_ln90_20_fu_5252_p3;
wire   [7:0] tmp_8_fu_5263_p8;
wire   [10:0] shl_ln90_21_fu_5278_p3;
wire   [8:0] shl_ln90_22_fu_5290_p3;
wire   [11:0] zext_ln90_43_fu_5298_p1;
wire   [11:0] zext_ln90_42_fu_5286_p1;
wire   [11:0] sub_ln90_19_fu_5302_p2;
wire  signed [13:0] sext_ln90_19_fu_5308_p1;
wire  signed [13:0] sext_ln90_12_fu_5133_p1;
wire   [11:0] shl_ln90_23_fu_5318_p3;
wire   [9:0] shl_ln90_24_fu_5330_p3;
wire   [12:0] zext_ln90_44_fu_5326_p1;
wire   [12:0] zext_ln90_46_fu_5342_p1;
wire   [12:0] sub_ln90_20_fu_5346_p2;
wire   [11:0] zext_ln90_45_fu_5338_p1;
wire   [11:0] sub_ln90_21_fu_5356_p2;
wire   [11:0] zext_ln90_41_fu_5274_p1;
wire   [11:0] sub_ln90_22_fu_5366_p2;
wire  signed [12:0] sext_ln90_23_fu_5372_p1;
wire  signed [12:0] sext_ln90_14_fu_5181_p1;
wire   [11:0] zext_ln90_49_fu_5385_p1;
wire   [11:0] sub_ln90_23_fu_5388_p2;
wire  signed [12:0] sext_ln90_25_fu_5394_p1;
wire   [12:0] sub_ln90_24_fu_5398_p2;
wire   [11:0] shl_ln90_26_fu_5408_p3;
wire  signed [13:0] sext_ln90_17_fu_5223_p1;
wire   [13:0] zext_ln90_50_fu_5415_p1;
wire   [13:0] sub_ln90_26_fu_5419_p2;
wire   [7:0] tmp_10_fu_5429_p8;
wire   [8:0] shl_ln90_27_fu_5448_p3;
wire   [9:0] shl_ln90_28_fu_5460_p3;
wire   [13:0] add_ln90_6_fu_5246_p2;
wire   [13:0] zext_ln90_54_fu_5468_p1;
wire   [10:0] zext_ln90_52_fu_5444_p1;
wire   [10:0] zext_ln90_55_fu_5478_p1;
wire   [10:0] sub_ln90_74_fu_5482_p2;
wire   [10:0] shl_ln90_29_fu_5507_p3;
wire   [8:0] shl_ln90_30_fu_5519_p3;
wire  signed [13:0] sext_ln90_13_fu_5171_p1;
wire   [13:0] zext_ln90_11_fu_4960_p1;
wire   [11:0] zext_ln90_59_fu_5515_p1;
wire   [11:0] zext_ln90_60_fu_5527_p1;
wire   [11:0] add_ln90_11_fu_5537_p2;
wire  signed [13:0] sext_ln90_21_fu_5352_p1;
wire   [13:0] zext_ln90_61_fu_5543_p1;
wire   [9:0] shl_ln90_31_fu_5553_p3;
wire   [10:0] zext_ln90_62_fu_5561_p1;
wire   [10:0] zext_ln90_57_fu_5503_p1;
wire   [10:0] sub_ln90_29_fu_5565_p2;
wire   [10:0] shl_ln90_33_fu_5578_p3;
wire   [11:0] zext_ln90_66_fu_5585_p1;
wire   [11:0] sub_ln90_31_fu_5589_p2;
wire  signed [12:0] sext_ln90_32_fu_5595_p1;
wire   [12:0] zext_ln90_64_fu_5575_p1;
wire   [12:0] sub_ln90_32_fu_5599_p2;
wire   [11:0] tmp_67_fu_5638_p3;
wire   [12:0] zext_ln90_73_fu_5634_p1;
wire   [12:0] sub_ln90_35_fu_5650_p2;
wire   [10:0] shl_ln90_39_fu_5660_p3;
wire   [10:0] shl_ln90_40_fu_5671_p3;
wire   [8:0] shl_ln90_41_fu_5682_p3;
wire   [11:0] zext_ln90_83_fu_5693_p1;
wire   [11:0] zext_ln90_81_fu_5678_p1;
wire   [11:0] sub_ln90_38_fu_5697_p2;
wire   [9:0] shl_ln90_42_fu_5707_p3;
wire  signed [14:0] sext_ln90_35_fu_5612_p1;
wire   [14:0] zext_ln90_85_fu_5718_p1;
wire   [11:0] shl_ln90_43_fu_5728_p3;
wire   [12:0] zext_ln90_82_fu_5689_p1;
wire   [12:0] zext_ln90_86_fu_5735_p1;
wire   [12:0] zext_ln90_84_fu_5714_p1;
wire   [12:0] sub_ln90_41_fu_5745_p2;
wire   [13:0] zext_ln90_53_fu_5456_p1;
wire   [13:0] sub_ln90_18_fu_5237_p2;
wire   [11:0] tmp_68_fu_5776_p3;
wire   [12:0] zext_ln90_87_fu_5766_p1;
wire   [12:0] zext_ln90_92_fu_5784_p1;
wire   [12:0] sub_ln90_76_fu_5788_p2;
wire  signed [13:0] sext_ln90_10_fu_5086_p1;
wire  signed [13:0] sext_ln90_3_fu_4933_p1;
wire  signed [13:0] sext_ln90_45_fu_5794_p1;
wire  signed [13:0] sext_ln90_38_fu_5656_p1;
wire   [10:0] shl_ln90_46_fu_5810_p3;
wire  signed [12:0] sext_ln90_31_fu_5571_p1;
wire  signed [12:0] sext_ln90_22_fu_5362_p1;
wire   [12:0] add_ln90_23_fu_5821_p2;
wire  signed [13:0] sext_ln90_52_fu_5827_p1;
wire   [11:0] sub_ln90_46_fu_5836_p2;
wire  signed [12:0] sext_ln90_54_fu_5842_p1;
wire   [12:0] sub_ln90_47_fu_5846_p2;
wire   [12:0] zext_ln90_80_fu_5667_p1;
wire   [10:0] shl_ln90_49_fu_5863_p3;
wire   [11:0] zext_ln90_101_fu_5874_p1;
wire   [11:0] sub_ln90_48_fu_5878_p2;
wire  signed [12:0] sext_ln90_57_fu_5884_p1;
wire   [12:0] sub_ln90_49_fu_5888_p2;
wire  signed [13:0] sext_ln90_26_fu_5404_p1;
wire   [13:0] sub_ln90_17_fu_5217_p2;
wire  signed [13:0] sext_ln90_58_fu_5894_p1;
wire  signed [13:0] sext_ln90_40_fu_5703_p1;
wire  signed [13:0] sext_ln90_33_fu_5605_p1;
wire   [13:0] add_ln90_29_fu_5904_p2;
wire   [14:0] zext_ln90_98_fu_5857_p1;
wire   [14:0] sub_ln90_39_fu_5722_p2;
wire   [14:0] zext_ln90_100_fu_5870_p1;
wire   [14:0] add_ln90_32_fu_5916_p2;
wire   [8:0] shl_ln90_54_fu_5928_p3;
wire   [14:0] add_ln90_33_fu_5922_p2;
wire   [14:0] zext_ln90_115_fu_5935_p1;
wire  signed [12:0] sext_ln90_9_fu_5076_p1;
wire  signed [12:0] sext_ln90_2_fu_4923_p1;
wire   [12:0] add_ln90_34_fu_5956_p2;
wire  signed [11:0] sext_ln90_28_fu_5488_p1;
wire   [11:0] zext_ln90_40_fu_5259_p1;
wire   [11:0] add_ln90_35_fu_5966_p2;
wire  signed [13:0] sext_ln90_66_fu_5962_p1;
wire  signed [13:0] sext_ln90_67_fu_5972_p1;
wire  signed [13:0] sext_ln90_42_fu_5751_p1;
wire   [13:0] zext_ln90_67_fu_5609_p1;
wire   [13:0] add_ln90_43_fu_5993_p2;
wire  signed [14:0] sext_ln90_27_fu_5425_p1;
wire  signed [14:0] sext_ln90_77_fu_5999_p1;
wire  signed [13:0] grp_fu_13679_p3;
wire   [14:0] add_ln90_44_fu_6003_p2;
wire  signed [14:0] sext_ln90_79_fu_6012_p1;
wire    ap_block_pp0_stage14;
wire   [11:0] shl_ln90_3_fu_6032_p3;
wire   [9:0] shl_ln90_4_fu_6043_p3;
wire   [12:0] zext_ln90_10_fu_6050_p1;
wire   [12:0] zext_ln90_8_fu_6039_p1;
wire   [12:0] sub_ln90_4_fu_6054_p2;
wire   [8:0] shl_ln90_18_fu_6067_p3;
wire  signed [14:0] sext_ln90_4_fu_6060_p1;
wire  signed [14:0] sext_ln90_20_fu_6078_p1;
wire   [14:0] add_ln90_8_fu_6081_p2;
wire   [14:0] zext_ln90_58_fu_6090_p1;
wire  signed [14:0] sext_ln90_29_fu_6099_p1;
wire  signed [14:0] sext_ln90_30_fu_6102_p1;
wire   [11:0] shl_ln90_32_fu_6111_p3;
wire  signed [13:0] sext_ln90_24_fu_6087_p1;
wire   [13:0] zext_ln90_63_fu_6118_p1;
wire   [10:0] shl_ln90_35_fu_6134_p3;
wire   [11:0] zext_ln90_74_fu_6149_p1;
wire   [11:0] zext_ln90_72_fu_6145_p1;
wire   [11:0] sub_ln90_34_fu_6152_p2;
wire   [12:0] zext_ln90_69_fu_6128_p1;
wire   [12:0] sub_ln90_75_fu_6162_p2;
wire   [14:0] add_ln90_13_fu_6105_p2;
wire   [14:0] zext_ln90_77_fu_6174_p1;
wire   [10:0] shl_ln90_44_fu_6186_p3;
wire   [11:0] zext_ln90_70_fu_6131_p1;
wire   [11:0] zext_ln90_88_fu_6193_p1;
wire   [11:0] add_ln90_16_fu_6200_p2;
wire   [12:0] zext_ln90_71_fu_6141_p1;
wire   [12:0] zext_ln90_89_fu_6206_p1;
wire   [12:0] add_ln90_17_fu_6210_p2;
wire  signed [14:0] sext_ln90_43_fu_6197_p1;
wire   [14:0] zext_ln90_90_fu_6216_p1;
wire   [8:0] shl_ln90_45_fu_6226_p3;
wire   [11:0] zext_ln90_91_fu_6233_p1;
wire   [11:0] sub_ln90_42_fu_6237_p2;
wire  signed [14:0] sext_ln90_46_fu_6247_p1;
wire  signed [14:0] sext_ln90_47_fu_6250_p1;
wire   [8:0] shl_ln90_47_fu_6262_p3;
wire   [11:0] zext_ln90_96_fu_6269_p1;
wire  signed [11:0] sub_ln90_43_fu_6273_p2;
wire   [9:0] shl_ln90_48_fu_6282_p3;
wire   [10:0] zext_ln90_97_fu_6289_p1;
wire   [10:0] sub_ln90_44_fu_6293_p2;
wire  signed [11:0] sext_ln90_49_fu_6299_p1;
wire   [11:0] zext_ln90_94_fu_6259_p1;
wire   [11:0] sub_ln90_45_fu_6303_p2;
wire   [13:0] sub_ln90_30_fu_6122_p2;
wire  signed [13:0] sext_ln90_55_fu_6316_p1;
wire   [13:0] add_ln90_27_fu_6319_p2;
wire  signed [14:0] sext_ln90_59_fu_6329_p1;
wire  signed [14:0] sext_ln90_60_fu_6332_p1;
wire   [14:0] add_ln90_31_fu_6335_p2;
wire   [7:0] tmp_19_fu_6345_p8;
wire   [8:0] shl_ln90_50_fu_6360_p3;
wire   [14:0] add_ln90_18_fu_6220_p2;
wire   [14:0] zext_ln90_105_fu_6368_p1;
wire   [10:0] shl_ln90_51_fu_6378_p3;
wire   [11:0] zext_ln90_106_fu_6386_p1;
wire   [11:0] sub_ln90_51_fu_6390_p2;
wire  signed [12:0] sext_ln90_62_fu_6396_p1;
wire   [12:0] zext_ln90_104_fu_6356_p1;
wire   [11:0] tmp_69_fu_6406_p3;
wire   [12:0] zext_ln90_107_fu_6414_p1;
wire   [12:0] sub_ln90_77_fu_6418_p2;
wire   [7:0] tmp_20_fu_6428_p8;
wire   [9:0] tmp_70_fu_6451_p3;
wire   [10:0] zext_ln90_109_fu_6443_p1;
wire   [10:0] zext_ln90_111_fu_6459_p1;
wire   [10:0] sub_ln90_78_fu_6463_p2;
wire  signed [14:0] sext_ln90_53_fu_6313_p1;
wire   [14:0] zext_ln90_110_fu_6447_p1;
wire   [10:0] shl_ln90_52_fu_6479_p3;
wire  signed [14:0] sext_ln90_56_fu_6325_p1;
wire   [14:0] zext_ln90_112_fu_6487_p1;
wire   [11:0] shl_ln90_53_fu_6500_p3;
wire  signed [15:0] sext_ln90_61_fu_6341_p1;
wire   [15:0] zext_ln90_114_fu_6507_p1;
wire   [12:0] zext_ln90_113_fu_6497_p1;
wire   [12:0] zext_ln90_116_fu_6517_p1;
wire   [8:0] shl_ln90_56_fu_6527_p3;
wire   [11:0] shl_ln90_57_fu_6538_p3;
wire   [12:0] zext_ln90_119_fu_6534_p1;
wire   [12:0] zext_ln90_121_fu_6549_p1;
wire  signed [13:0] sext_ln90_44_fu_6243_p1;
wire  signed [13:0] sext_ln90_37_fu_6167_p1;
wire   [13:0] add_ln90_37_fu_6559_p2;
wire   [12:0] sub_ln90_57_fu_6553_p2;
wire   [12:0] add_ln90_38_fu_6569_p2;
wire  signed [13:0] sext_ln90_63_fu_6424_p1;
wire  signed [13:0] sext_ln90_70_fu_6574_p1;
wire   [13:0] add_ln90_39_fu_6578_p2;
wire  signed [14:0] sext_ln90_69_fu_6565_p1;
wire  signed [14:0] sext_ln90_71_fu_6584_p1;
wire   [14:0] add_ln90_22_fu_6253_p2;
wire   [14:0] zext_ln90_120_fu_6545_p1;
wire   [10:0] shl_ln90_58_fu_6600_p3;
wire   [8:0] shl_ln90_59_fu_6611_p3;
wire   [11:0] zext_ln90_124_fu_6607_p1;
wire   [11:0] zext_ln90_126_fu_6622_p1;
wire   [11:0] sub_ln90_59_fu_6626_p2;
wire   [14:0] zext_ln90_125_fu_6618_p1;
wire   [14:0] sub_ln90_53_fu_6473_p2;
wire   [11:0] shl_ln90_60_fu_6645_p3;
wire   [12:0] zext_ln90_128_fu_6652_p1;
wire   [12:0] zext_ln90_127_fu_6642_p1;
wire   [12:0] sub_ln90_60_fu_6656_p2;
wire   [9:0] shl_ln90_61_fu_6666_p3;
wire   [14:0] zext_ln90_129_fu_6673_p1;
wire   [9:0] tmp_72_fu_6696_p3;
wire   [10:0] zext_ln90_132_fu_6687_p1;
wire   [10:0] zext_ln90_135_fu_6703_p1;
wire   [10:0] sub_ln90_80_fu_6707_p2;
wire   [11:0] shl_ln90_64_fu_6717_p3;
wire   [12:0] zext_ln90_136_fu_6724_p1;
wire   [12:0] zext_ln90_133_fu_6690_p1;
wire   [12:0] sub_ln90_65_fu_6728_p2;
wire   [10:0] tmp_73_fu_6738_p3;
wire   [11:0] zext_ln90_134_fu_6693_p1;
wire   [11:0] zext_ln90_137_fu_6745_p1;
wire   [11:0] sub_ln90_81_fu_6749_p2;
wire   [7:0] tmp_26_fu_6759_p8;
wire   [10:0] shl_ln90_65_fu_6778_p3;
wire   [11:0] zext_ln90_140_fu_6786_p1;
wire   [11:0] zext_ln90_139_fu_6774_p1;
wire   [11:0] sub_ln90_67_fu_6790_p2;
wire   [9:0] shl_ln90_66_fu_6800_p3;
wire   [14:0] add_ln90_42_fu_6636_p2;
wire   [14:0] zext_ln90_138_fu_6770_p1;
wire   [7:0] tmp_28_fu_6818_p8;
wire   [9:0] shl_ln90_67_fu_6837_p3;
wire   [10:0] zext_ln90_145_fu_6849_p1;
wire   [10:0] zext_ln90_143_fu_6833_p1;
wire   [10:0] sub_ln90_69_fu_6853_p2;
wire   [11:0] tmp_74_fu_6863_p3;
wire   [12:0] zext_ln90_142_fu_6829_p1;
wire   [12:0] zext_ln90_146_fu_6871_p1;
wire   [12:0] sub_ln90_82_fu_6875_p2;
wire   [8:0] shl_ln90_68_fu_6885_p3;
wire   [12:0] zext_ln90_147_fu_6893_p1;
wire   [14:0] zext_ln90_144_fu_6845_p1;
wire  signed [12:0] grp_fu_13695_p3;
wire   [14:0] sub_ln90_28_fu_6093_p2;
wire  signed [14:0] sext_ln104_fu_6908_p1;
wire   [15:0] sub_ln90_55_fu_6511_p2;
wire  signed [15:0] sext_ln90_80_fu_6713_p1;
wire  signed [15:0] sext_ln90_83_fu_6796_p1;
wire   [15:0] add_ln104_9_fu_6917_p2;
wire   [13:0] zext_ln90_108_fu_6439_p1;
wire  signed [13:0] sext_ln90_75_fu_6662_p1;
wire  signed [13:0] sext_ln90_85_fu_6859_p1;
wire   [13:0] add_ln104_11_fu_6929_p2;
wire  signed [14:0] sext_ln90_64_fu_6469_p1;
wire   [14:0] sub_ln90_36_fu_6177_p2;
wire  signed [14:0] sext_ln90_50_fu_6309_p1;
wire   [14:0] add_ln104_14_fu_6941_p2;
wire   [12:0] zext_ln90_141_fu_6808_p1;
wire  signed [12:0] sext_ln90_74_fu_6632_p1;
wire   [12:0] add_ln104_16_fu_6953_p2;
wire  signed [13:0] sext_ln90_81_fu_6734_p1;
wire  signed [13:0] sext_ln104_5_fu_6959_p1;
wire  signed [13:0] sext_ln90_36_fu_6158_p1;
wire   [13:0] add_ln104_19_fu_6969_p2;
wire   [12:0] sub_ln90_52_fu_6400_p2;
wire   [14:0] sub_ln90_61_fu_6677_p2;
wire  signed [14:0] sext_ln90_86_fu_6881_p1;
wire  signed [13:0] sext_ln90_41_fu_6183_p1;
wire  signed [13:0] sext_ln90_6_fu_6064_p1;
wire   [13:0] zext_ln90_37_fu_6074_p1;
wire   [13:0] add_ln104_26_fu_6992_p2;
wire   [12:0] sub_ln90_63_fu_6682_p2;
wire   [12:0] sub_ln90_70_fu_6897_p2;
wire  signed [12:0] sext_ln90_82_fu_6755_p1;
wire   [12:0] add_ln104_33_fu_7010_p2;
wire   [14:0] sub_ln90_54_fu_6491_p2;
wire  signed [14:0] sext_ln104_15_fu_7016_p1;
wire   [14:0] sub_ln90_71_fu_6903_p2;
wire    ap_block_pp0_stage15;
wire  signed [15:0] sext_ln90_68_fu_7035_p1;
wire  signed [15:0] sext_ln90_72_fu_7038_p1;
wire   [15:0] add_ln90_41_fu_7041_p2;
wire   [15:0] zext_ln90_28_fu_7050_p1;
wire  signed [15:0] sext_ln104_4_fu_7062_p1;
wire  signed [15:0] sext_ln104_6_fu_7065_p1;
wire  signed [15:0] sext_ln104_8_fu_7077_p1;
wire  signed [15:0] sext_ln104_9_fu_7080_p1;
wire  signed [15:0] sext_ln104_7_fu_7074_p1;
wire   [15:0] add_ln104_23_fu_7083_p2;
wire   [15:0] add_ln104_18_fu_7068_p2;
wire   [15:0] add_ln104_24_fu_7089_p2;
wire  signed [15:0] sext_ln90_84_fu_7059_p1;
wire   [15:0] sub_ln90_66_fu_7053_p2;
wire  signed [13:0] grp_fu_13704_p3;
wire  signed [14:0] sext_ln104_11_fu_7107_p1;
wire  signed [14:0] sext_ln104_13_fu_7113_p1;
wire  signed [15:0] sext_ln90_73_fu_7047_p1;
wire  signed [15:0] sext_ln104_17_fu_7125_p1;
wire  signed [15:0] sext_ln104_16_fu_7122_p1;
wire   [15:0] add_ln104_36_fu_7128_p2;
wire  signed [14:0] grp_fu_13719_p3;
wire  signed [15:0] sext_ln104_1_fu_7147_p1;
wire  signed [15:0] sext_ln104_2_fu_7150_p1;
wire  signed [15:0] sext_ln104_10_fu_7159_p1;
wire   [15:0] add_ln104_28_fu_7162_p2;
wire  signed [15:0] sext_ln104_14_fu_7167_p1;
wire   [0:0] icmp_ln111_1_fu_7180_p2;
wire   [0:0] icmp_ln111_3_fu_7196_p2;
wire   [15:0] add_ln122_fu_7264_p2;
wire  signed [15:0] sext_ln104_3_fu_7290_p1;
wire   [15:0] add_ln104_13_fu_7293_p2;
wire   [0:0] icmp_ln111_2_fu_7307_p2;
wire   [0:0] tmp_75_fu_7353_p3;
wire   [0:0] icmp_ln147_fu_7347_p2;
wire   [0:0] xor_ln147_fu_7361_p2;
wire   [0:0] tmp_76_fu_7377_p3;
wire   [15:0] zext_ln152_fu_7385_p1;
wire   [15:0] local_col_index_1_fu_7389_p2;
wire   [16:0] add_ln168_fu_7423_p2;
wire   [2:0] trunc_ln147_fu_7339_p1;
wire   [15:0] add_ln207_fu_7457_p2;
wire   [31:0] add_ln228_fu_7483_p2;
wire   [0:0] icmp_ln111_fu_7513_p2;
wire   [7:0] add_ln126_fu_7541_p2;
wire   [0:0] icmp_ln127_fu_7546_p2;
wire   [7:0] select_ln127_fu_7552_p3;
wire   [7:0] add_ln137_fu_7566_p2;
wire   [0:0] icmp_ln138_fu_7571_p2;
wire   [7:0] zext_ln157_1_fu_7589_p1;
wire   [7:0] add_ln157_fu_7599_p2;
wire   [2:0] zext_ln157_2_fu_7592_p1;
wire   [2:0] trunc_ln157_fu_7595_p1;
wire   [2:0] add_ln160_fu_7611_p2;
wire   [0:0] icmp_ln158_fu_7605_p2;
wire   [2:0] add_ln158_fu_7617_p2;
wire   [7:0] tmp_31_fu_7631_p8;
wire   [7:0] tmp_32_fu_7649_p8;
wire   [7:0] tmp_35_fu_7674_p8;
wire   [7:0] tmp_36_fu_7692_p8;
wire   [16:0] add_ln168_4_fu_7717_p2;
wire   [7:0] select_ln157_fu_7738_p3;
wire   [7:0] add_ln157_1_fu_7745_p2;
wire   [2:0] add_ln160_3_fu_7757_p2;
wire   [2:0] add_ln160_1_fu_7763_p2;
wire   [0:0] icmp_ln158_1_fu_7751_p2;
wire   [2:0] add_ln158_1_fu_7769_p2;
wire   [1:0] or_ln1_fu_7783_p3;
wire   [7:0] zext_ln157_3_fu_7790_p1;
wire   [7:0] add_ln157_2_fu_7798_p2;
wire   [2:0] zext_ln157_4_fu_7794_p1;
wire   [2:0] add_ln160_2_fu_7810_p2;
wire   [0:0] icmp_ln158_2_fu_7804_p2;
wire   [2:0] add_ln158_2_fu_7816_p2;
wire   [7:0] mul_ln168_4_fu_7867_p1;
wire   [7:0] tmp_43_fu_7883_p8;
wire   [7:0] tmp_44_fu_7894_p8;
wire   [7:0] tmp_33_fu_7912_p8;
wire   [7:0] tmp_34_fu_7923_p8;
wire   [7:0] mul_ln168_16_fu_7960_p1;
wire   [7:0] tmp_47_fu_7973_p8;
wire   [7:0] tmp_48_fu_7984_p8;
wire   [7:0] add_ln225_fu_8002_p2;
wire    ap_block_pp0_stage21;
wire   [7:0] tmp_29_fu_8044_p8;
wire   [7:0] tmp_30_fu_8055_p8;
wire   [7:0] mul_ln168_1_fu_8077_p1;
wire   [7:0] tmp_37_fu_8093_p8;
wire   [7:0] tmp_38_fu_8104_p8;
wire   [7:0] mul_ln168_fu_8138_p1;
wire    ap_block_pp0_stage22;
wire   [7:0] tmp_51_fu_8160_p8;
wire   [7:0] tmp_52_fu_8171_p8;
wire   [7:0] mul_ln168_5_fu_8189_p1;
wire    ap_block_pp0_stage23;
wire   [7:0] tmp_39_fu_8194_p8;
wire   [7:0] tmp_40_fu_8205_p8;
wire    ap_block_pp0_stage24;
wire   [10:0] shl_ln168_4_fu_8246_p3;
wire   [11:0] zext_ln168_14_fu_8253_p1;
wire   [11:0] sub_ln168_4_fu_8257_p2;
wire   [8:0] shl_ln168_5_fu_8267_p3;
wire  signed [12:0] sext_ln168_8_fu_8263_p1;
wire   [12:0] zext_ln168_15_fu_8274_p1;
wire   [11:0] sub_ln168_109_fu_8284_p2;
wire  signed [12:0] sext_ln168_9_fu_8289_p1;
wire   [12:0] sub_ln168_5_fu_8278_p2;
wire   [12:0] select_ln168_8_fu_8293_p3;
wire   [11:0] shl_ln168_6_fu_8304_p3;
wire   [11:0] select_ln168_9_fu_8315_p3;
wire   [12:0] zext_ln168_17_fu_8322_p1;
wire   [12:0] sub_ln168_6_fu_8326_p2;
wire   [8:0] zext_ln168_12_fu_8240_p1;
wire   [8:0] sub_ln168_7_fu_8336_p2;
wire  signed [11:0] sext_ln168_12_fu_8342_p1;
wire   [11:0] select_ln168_10_fu_8346_p3;
wire   [9:0] shl_ln168_7_fu_8357_p3;
wire   [12:0] zext_ln168_18_fu_8364_p1;
wire   [12:0] select_ln168_11_fu_8368_p3;
wire   [12:0] select_ln168_13_fu_8384_p3;
wire   [8:0] select_ln168_14_fu_8394_p3;
wire   [12:0] zext_ln168_19_fu_8401_p1;
wire   [12:0] zext_ln168_16_fu_8311_p1;
wire   [7:0] mul_ln168_7_fu_8411_p1;
wire   [9:0] shl_ln168_3_fu_8428_p3;
wire   [10:0] zext_ln168_37_fu_8439_p1;
wire   [10:0] sub_ln168_15_fu_8443_p2;
wire  signed [11:0] sext_ln168_29_fu_8449_p1;
wire   [10:0] shl_ln168_10_fu_8458_p3;
wire   [8:0] shl_ln168_11_fu_8469_p3;
wire   [11:0] zext_ln168_41_fu_8484_p1;
wire  signed [11:0] sub_ln168_17_fu_8488_p2;
wire   [11:0] sub_ln168_16_fu_8453_p2;
wire   [11:0] select_ln168_24_fu_8498_p3;
wire   [11:0] shl_ln168_12_fu_8509_p3;
wire   [12:0] zext_ln168_42_fu_8516_p1;
wire  signed [12:0] sext_ln168_30_fu_8494_p1;
wire   [12:0] sub_ln168_18_fu_8520_p2;
wire   [12:0] select_ln168_25_fu_8526_p3;
wire   [9:0] zext_ln168_40_fu_8480_p1;
wire   [9:0] sub_ln168_19_fu_8537_p2;
wire   [9:0] zext_ln168_34_fu_8422_p1;
wire   [9:0] select_ln168_26_fu_8543_p3;
wire   [12:0] zext_ln168_36_fu_8435_p1;
wire   [12:0] sub_ln168_20_fu_8554_p2;
wire   [12:0] select_ln168_27_fu_8560_p3;
wire   [12:0] zext_ln168_31_fu_8416_p1;
wire   [11:0] add_ln168_2_fu_8577_p2;
wire   [12:0] zext_ln168_43_fu_8583_p1;
wire   [12:0] sub_ln168_112_fu_8571_p2;
wire   [12:0] select_ln168_28_fu_8587_p3;
wire   [10:0] zext_ln168_33_fu_8419_p1;
wire   [10:0] sub_ln168_113_fu_8598_p2;
wire   [10:0] zext_ln168_39_fu_8476_p1;
wire   [10:0] select_ln168_29_fu_8604_p3;
wire   [10:0] tmp_81_fu_8618_p3;
wire   [11:0] zext_ln168_56_fu_8615_p1;
wire   [10:0] zext_ln168_64_fu_8642_p1;
wire   [10:0] sub_ln168_24_fu_8646_p2;
wire  signed [11:0] sext_ln168_45_fu_8652_p1;
wire   [11:0] sub_ln168_115_fu_8629_p2;
wire   [11:0] select_ln168_40_fu_8656_p3;
wire   [10:0] shl_ln168_21_fu_8673_p3;
wire   [8:0] shl_ln168_22_fu_8688_p3;
wire   [11:0] zext_ln168_87_fu_8707_p1;
wire   [11:0] zext_ln168_83_fu_8684_p1;
wire   [11:0] sub_ln168_40_fu_8711_p2;
wire   [11:0] tmp_83_fu_8721_p3;
wire   [12:0] zext_ln168_88_fu_8728_p1;
wire   [12:0] sub_ln168_119_fu_8732_p2;
wire  signed [12:0] sext_ln168_65_fu_8717_p1;
wire   [9:0] zext_ln168_86_fu_8703_p1;
wire   [9:0] zext_ln168_80_fu_8667_p1;
wire   [9:0] sub_ln168_41_fu_8744_p2;
wire   [9:0] shl_ln168_23_fu_8760_p3;
wire   [10:0] zext_ln168_81_fu_8670_p1;
wire   [10:0] zext_ln168_89_fu_8767_p1;
wire   [10:0] add_ln168_7_fu_8771_p2;
wire   [10:0] zext_ln168_85_fu_8699_p1;
wire   [10:0] select_ln168_58_fu_8777_p3;
wire   [12:0] zext_ln168_82_fu_8680_p1;
wire   [12:0] select_ln168_59_fu_8788_p3;
wire   [10:0] sub_ln168_42_fu_8801_p2;
wire  signed [12:0] sext_ln168_69_fu_8807_p1;
wire   [12:0] select_ln168_61_fu_8811_p3;
wire   [12:0] zext_ln168_84_fu_8695_p1;
wire   [12:0] sub_ln168_43_fu_8822_p2;
wire   [12:0] select_ln168_62_fu_8828_p3;
wire   [11:0] shl_ln168_28_fu_8842_p3;
wire   [9:0] shl_ln168_29_fu_8853_p3;
wire   [12:0] zext_ln168_105_fu_8860_p1;
wire   [12:0] zext_ln168_104_fu_8849_p1;
wire   [10:0] shl_ln168_30_fu_8870_p3;
wire   [12:0] zext_ln168_107_fu_8881_p1;
wire   [12:0] sub_ln168_51_fu_8864_p2;
wire   [12:0] select_ln168_70_fu_8885_p3;
wire   [11:0] zext_ln168_103_fu_8839_p1;
wire   [11:0] zext_ln168_106_fu_8877_p1;
wire   [11:0] sub_ln168_121_fu_8896_p2;
wire   [8:0] shl_ln168_31_fu_8906_p3;
wire   [12:0] zext_ln168_109_fu_8917_p1;
wire   [12:0] sub_ln168_52_fu_8921_p2;
wire  signed [12:0] sext_ln168_83_fu_8902_p1;
wire   [12:0] select_ln168_71_fu_8927_p3;
wire  signed [11:0] sub_ln168_53_fu_8938_p2;
wire   [11:0] select_ln168_72_fu_8948_p3;
wire   [11:0] zext_ln168_108_fu_8913_p1;
wire   [11:0] sub_ln168_55_fu_8965_p2;
wire  signed [12:0] sext_ln168_87_fu_8971_p1;
wire   [12:0] sub_ln168_54_fu_8959_p2;
wire   [12:0] sub_ln168_56_fu_8985_p2;
wire  signed [12:0] sext_ln168_85_fu_8944_p1;
wire   [12:0] select_ln168_76_fu_8991_p3;
wire   [11:0] shl_ln168_36_fu_9014_p3;
wire   [12:0] zext_ln168_125_fu_9021_p1;
wire   [12:0] sub_ln168_60_fu_9025_p2;
wire   [12:0] select_ln168_87_fu_9030_p3;
wire  signed [13:0] sext_ln168_46_fu_8663_p1;
wire  signed [13:0] sext_ln168_10_fu_8300_p1;
wire  signed [13:0] sext_ln168_31_fu_8505_p1;
wire   [13:0] add_ln168_10_fu_9041_p2;
wire  signed [13:0] sext_ln168_99_fu_9037_p1;
wire  signed [13:0] sext_ln168_84_fu_8934_p1;
wire   [9:0] shl_ln168_37_fu_9059_p3;
wire   [10:0] zext_ln168_127_fu_9070_p1;
wire  signed [10:0] sub_ln168_61_fu_9074_p2;
wire   [12:0] zext_ln168_126_fu_9066_p1;
wire   [12:0] sub_ln168_62_fu_9088_p2;
wire  signed [12:0] sext_ln168_103_fu_9084_p1;
wire   [12:0] select_ln168_88_fu_9094_p3;
wire   [10:0] tmp_84_fu_9105_p3;
wire   [11:0] zext_ln168_124_fu_9008_p1;
wire   [11:0] zext_ln168_128_fu_9112_p1;
wire   [11:0] sub_ln168_124_fu_9116_p2;
wire   [10:0] zext_ln168_122_fu_9005_p1;
wire   [10:0] add_ln168_15_fu_9129_p2;
wire   [12:0] zext_ln168_129_fu_9135_p1;
wire   [12:0] select_ln168_90_fu_9139_p3;
wire  signed [11:0] sext_ln168_102_fu_9080_p1;
wire   [8:0] shl_ln168_38_fu_9163_p3;
wire   [11:0] zext_ln168_131_fu_9170_p1;
wire   [11:0] sub_ln168_64_fu_9174_p2;
wire   [11:0] sub_ln168_63_fu_9157_p2;
wire   [11:0] select_ln168_92_fu_9180_p3;
wire   [7:0] tmp_53_fu_9198_p8;
wire   [7:0] tmp_54_fu_9209_p8;
wire   [7:0] tmp_55_fu_9227_p8;
wire   [7:0] tmp_56_fu_9238_p8;
wire  signed [13:0] sext_ln168_82_fu_8892_p1;
wire  signed [13:0] sext_ln168_98_fu_9011_p1;
wire   [13:0] add_ln178_6_fu_9256_p2;
wire   [12:0] select_ln168_55_fu_8737_p3;
wire   [12:0] zext_ln168_35_fu_8425_p1;
wire   [12:0] add_ln178_8_fu_9266_p2;
wire   [13:0] zext_ln168_13_fu_8243_p1;
wire  signed [13:0] sext_ln178_2_fu_9272_p1;
wire   [13:0] add_ln178_10_fu_9276_p2;
wire  signed [14:0] sext_ln178_1_fu_9262_p1;
wire  signed [14:0] sext_ln178_3_fu_9282_p1;
wire  signed [13:0] sext_ln168_86_fu_8955_p1;
wire  signed [13:0] sext_ln168_104_fu_9101_p1;
wire   [13:0] add_ln178_39_fu_9292_p2;
wire  signed [13:0] sext_ln168_67_fu_8757_p1;
wire  signed [13:0] sext_ln168_32_fu_8533_p1;
wire  signed [13:0] sext_ln168_11_fu_8332_p1;
wire   [13:0] add_ln178_40_fu_9302_p2;
wire   [13:0] add_ln178_41_fu_9308_p2;
wire  signed [14:0] sext_ln178_19_fu_9298_p1;
wire  signed [14:0] sext_ln178_20_fu_9314_p1;
wire   [11:0] zext_ln168_90_fu_8784_p1;
wire  signed [11:0] sext_ln168_33_fu_8550_p1;
wire   [11:0] add_ln178_57_fu_9324_p2;
wire  signed [12:0] sext_ln168_13_fu_8353_p1;
wire  signed [12:0] sext_ln178_29_fu_9330_p1;
wire  signed [13:0] sext_ln168_89_fu_8982_p1;
wire  signed [13:0] sext_ln168_106_fu_9146_p1;
wire   [13:0] add_ln178_73_fu_9340_p2;
wire  signed [13:0] sext_ln168_68_fu_8794_p1;
wire  signed [13:0] sext_ln168_34_fu_8567_p1;
wire   [13:0] add_ln178_74_fu_9350_p2;
wire  signed [14:0] sext_ln168_14_fu_8374_p1;
wire  signed [14:0] sext_ln178_40_fu_9356_p1;
wire  signed [14:0] sext_ln178_39_fu_9346_p1;
wire   [14:0] add_ln178_75_fu_9360_p2;
wire   [13:0] zext_ln168_91_fu_8798_p1;
wire  signed [13:0] sext_ln168_35_fu_8594_p1;
wire  signed [13:0] sext_ln168_90_fu_8998_p1;
wire  signed [13:0] sext_ln168_107_fu_9187_p1;
wire   [13:0] add_ln178_107_fu_9378_p2;
wire  signed [13:0] sext_ln168_70_fu_8818_p1;
wire  signed [13:0] sext_ln168_36_fu_8611_p1;
wire  signed [13:0] sext_ln168_16_fu_8390_p1;
wire   [13:0] add_ln178_108_fu_9388_p2;
wire   [13:0] add_ln178_109_fu_9394_p2;
wire  signed [14:0] sext_ln178_60_fu_9384_p1;
wire  signed [14:0] sext_ln178_61_fu_9400_p1;
wire  signed [13:0] sext_ln168_71_fu_8835_p1;
wire  signed [13:0] sext_ln168_91_fu_9002_p1;
wire    ap_block_pp0_stage25;
wire   [7:0] mul_ln168_9_fu_9422_p1;
wire  signed [14:0] sext_ln168_66_fu_9427_p1;
wire  signed [14:0] sext_ln168_101_fu_9436_p1;
wire  signed [14:0] sext_ln168_100_fu_9433_p1;
wire   [14:0] add_ln168_13_fu_9439_p2;
wire   [7:0] tmp_57_fu_9480_p8;
wire   [7:0] tmp_58_fu_9491_p8;
wire   [7:0] tmp_63_fu_9509_p8;
wire   [7:0] tmp_64_fu_9520_p8;
wire  signed [13:0] sext_ln168_88_fu_9430_p1;
wire  signed [13:0] sext_ln168_105_fu_9451_p1;
wire   [13:0] add_ln178_56_fu_9538_p2;
wire  signed [13:0] sext_ln178_30_fu_9544_p1;
wire   [12:0] zext_ln168_130_fu_9454_p1;
(* use_dsp48 = "no" *) wire   [12:0] add_ln178_90_fu_9553_p2;
wire  signed [14:0] sext_ln168_15_fu_9416_p1;
wire  signed [14:0] sext_ln178_51_fu_9562_p1;
wire  signed [14:0] sext_ln178_50_fu_9558_p1;
wire   [14:0] add_ln178_92_fu_9565_p2;
wire  signed [13:0] sext_ln168_17_fu_9419_p1;
wire  signed [13:0] sext_ln168_108_fu_9457_p1;
wire    ap_block_pp0_stage26;
wire   [9:0] zext_ln168_59_fu_9596_p1;
wire   [9:0] sub_ln168_27_fu_9600_p2;
wire   [7:0] mul_ln168_12_fu_9610_p1;
wire   [12:0] mul_ln168_12_fu_9610_p2;
wire  signed [12:0] sext_ln168_48_fu_9606_p1;
wire   [12:0] select_ln168_42_fu_9616_p3;
wire  signed [13:0] sext_ln168_22_fu_9583_p1;
wire  signed [13:0] sext_ln168_49_fu_9623_p1;
wire   [7:0] tmp_41_fu_9653_p8;
wire   [7:0] tmp_42_fu_9664_p8;
wire   [7:0] tmp_45_fu_9682_p8;
wire   [7:0] tmp_46_fu_9693_p8;
wire   [7:0] mul_ln168_18_fu_9715_p1;
wire  signed [13:0] sext_ln168_120_fu_9721_p1;
wire  signed [13:0] sext_ln168_162_fu_9724_p1;
wire   [11:0] add_ln168_3_fu_9754_p2;
wire   [11:0] select_ln168_30_fu_9758_p3;
wire   [9:0] tmp_79_fu_9768_p3;
wire   [11:0] zext_ln168_52_fu_9775_p1;
wire   [11:0] tmp_80_fu_9779_p3;
wire   [11:0] select_ln168_34_fu_9786_p3;
wire   [12:0] zext_ln168_53_fu_9793_p1;
wire   [8:0] zext_ln168_68_fu_9809_p1;
wire   [8:0] sub_ln168_36_fu_9812_p2;
wire   [8:0] select_ln168_50_fu_9818_p3;
wire   [7:0] mul_ln168_19_fu_9832_p1;
wire   [8:0] zext_ln168_145_fu_9838_p1;
wire   [8:0] select_ln168_103_fu_9848_p3;
wire   [14:0] zext_ln168_147_fu_9855_p1;
wire   [8:0] select_ln168_109_fu_9875_p3;
wire  signed [14:0] sext_ln168_163_fu_9886_p1;
wire   [14:0] sub_ln168_74_fu_9859_p2;
wire   [12:0] sub_ln168_114_fu_9797_p2;
wire  signed [12:0] sext_ln168_60_fu_9825_p1;
wire   [12:0] zext_ln168_151_fu_9871_p1;
wire   [12:0] zext_ln168_44_fu_9764_p1;
wire   [12:0] add_ln178_124_fu_9901_p2;
wire   [13:0] zext_ln168_153_fu_9882_p1;
wire   [13:0] zext_ln178_fu_9907_p1;
wire   [13:0] add_ln178_126_fu_9911_p2;
wire   [12:0] select_ln168_fu_9925_p3;
wire   [8:0] shl_ln1_fu_9935_p3;
wire   [9:0] zext_ln168_5_fu_9946_p1;
wire  signed [9:0] sub_ln168_fu_9950_p2;
wire  signed [12:0] sext_ln168_1_fu_9956_p1;
wire   [9:0] shl_ln168_1_fu_9966_p3;
wire   [10:0] zext_ln168_6_fu_9973_p1;
wire  signed [10:0] sub_ln168_1_fu_9977_p2;
wire   [10:0] select_ln168_2_fu_9987_p3;
wire  signed [11:0] sext_ln168_3_fu_9994_p1;
wire   [11:0] sub_ln168_2_fu_9998_p2;
wire   [9:0] select_ln168_3_fu_10008_p3;
wire   [11:0] shl_ln168_2_fu_10019_p3;
wire   [12:0] zext_ln168_8_fu_10026_p1;
wire   [12:0] zext_ln168_3_fu_9942_p1;
wire  signed [12:0] sext_ln168_2_fu_9983_p1;
wire   [12:0] sub_ln168_3_fu_10030_p2;
wire   [12:0] select_ln168_4_fu_10036_p3;
wire   [9:0] select_ln168_5_fu_10047_p3;
wire   [11:0] shl_ln168_8_fu_10070_p3;
wire   [8:0] shl_ln168_9_fu_10081_p3;
wire   [12:0] zext_ln168_26_fu_10092_p1;
wire   [12:0] zext_ln168_24_fu_10077_p1;
wire   [10:0] shl_ln168_s_fu_10102_p3;
wire   [11:0] zext_ln168_25_fu_10088_p1;
wire   [11:0] zext_ln168_27_fu_10109_p1;
wire  signed [11:0] sub_ln168_10_fu_10113_p2;
wire  signed [12:0] sext_ln168_18_fu_10119_p1;
wire   [12:0] sub_ln168_9_fu_10096_p2;
wire   [9:0] tmp_77_fu_10130_p3;
wire   [10:0] zext_ln168_21_fu_10061_p1;
wire   [10:0] zext_ln168_28_fu_10137_p1;
wire   [10:0] sub_ln168_110_fu_10141_p2;
wire   [10:0] select_ln168_16_fu_10147_p3;
wire   [11:0] zext_ln168_23_fu_10067_p1;
wire   [11:0] add_ln168_1_fu_10158_p2;
wire   [11:0] sub_ln168_11_fu_10168_p2;
wire  signed [12:0] sext_ln168_20_fu_10174_p1;
wire   [12:0] zext_ln168_29_fu_10164_p1;
wire   [12:0] select_ln168_17_fu_10178_p3;
wire   [12:0] zext_ln168_30_fu_10195_p1;
wire   [12:0] sub_ln168_12_fu_10189_p2;
wire   [12:0] select_ln168_19_fu_10199_p3;
wire   [12:0] sub_ln168_111_fu_10210_p2;
wire   [12:0] select_ln168_20_fu_10215_p3;
wire   [8:0] zext_ln168_22_fu_10064_p1;
wire   [8:0] sub_ln168_13_fu_10226_p2;
wire  signed [11:0] sext_ln168_25_fu_10232_p1;
wire   [11:0] select_ln168_21_fu_10236_p3;
wire  signed [12:0] sext_ln168_26_fu_10243_p1;
wire   [12:0] zext_ln168_9_fu_10054_p1;
wire   [12:0] sub_ln168_14_fu_10247_p2;
wire   [10:0] shl_ln168_13_fu_10260_p3;
wire   [12:0] zext_ln168_48_fu_10271_p1;
wire   [12:0] select_ln168_31_fu_10275_p3;
wire   [8:0] shl_ln168_14_fu_10285_p3;
wire   [11:0] zext_ln168_47_fu_10267_p1;
wire   [11:0] zext_ln168_45_fu_10257_p1;
wire   [11:0] add_ln168_5_fu_10310_p2;
wire  signed [12:0] sext_ln168_38_fu_10306_p1;
wire   [12:0] zext_ln168_51_fu_10316_p1;
wire   [12:0] select_ln168_33_fu_10320_p3;
wire   [11:0] sub_ln168_22_fu_10337_p2;
wire  signed [12:0] sext_ln168_43_fu_10343_p1;
wire   [12:0] zext_ln168_49_fu_10292_p1;
wire   [12:0] sub_ln168_23_fu_10347_p2;
wire   [12:0] select_ln168_37_fu_10353_p3;
wire   [11:0] select_ln168_38_fu_10364_p3;
wire   [8:0] zext_ln168_57_fu_10375_p1;
wire   [8:0] select_ln168_39_fu_10384_p3;
wire   [11:0] shl_ln168_17_fu_10397_p3;
wire   [12:0] zext_ln168_65_fu_10404_p1;
wire   [12:0] zext_ln168_60_fu_10381_p1;
wire   [12:0] sub_ln168_26_fu_10413_p2;
wire   [12:0] sub_ln168_25_fu_10408_p2;
wire   [12:0] select_ln168_41_fu_10419_p3;
wire   [12:0] zext_ln168_63_fu_10394_p1;
wire   [11:0] zext_ln168_58_fu_10378_p1;
wire   [11:0] sub_ln168_29_fu_10436_p2;
wire  signed [12:0] sext_ln168_50_fu_10441_p1;
wire   [12:0] sub_ln168_28_fu_10430_p2;
wire   [12:0] select_ln168_43_fu_10445_p3;
wire   [12:0] sub_ln168_116_fu_10462_p2;
wire   [12:0] sub_ln168_30_fu_10456_p2;
wire   [12:0] select_ln168_44_fu_10467_p3;
wire   [11:0] sub_ln168_32_fu_10484_p2;
wire  signed [12:0] sext_ln168_53_fu_10489_p1;
wire   [12:0] sub_ln168_33_fu_10493_p2;
wire   [12:0] sub_ln168_31_fu_10478_p2;
wire   [12:0] select_ln168_45_fu_10498_p3;
wire   [11:0] shl_ln168_18_fu_10525_p3;
wire   [8:0] shl_ln168_19_fu_10536_p3;
wire   [12:0] zext_ln168_70_fu_10532_p1;
wire   [12:0] zext_ln168_72_fu_10547_p1;
wire   [10:0] tmp_82_fu_10557_p3;
wire   [11:0] zext_ln168_69_fu_10522_p1;
wire   [11:0] zext_ln168_73_fu_10564_p1;
wire   [11:0] sub_ln168_117_fu_10568_p2;
wire  signed [12:0] sext_ln168_56_fu_10574_p1;
wire   [12:0] sub_ln168_34_fu_10551_p2;
wire   [12:0] select_ln168_47_fu_10578_p3;
wire   [11:0] zext_ln168_71_fu_10543_p1;
wire   [11:0] sub_ln168_35_fu_10596_p2;
wire   [11:0] select_ln168_49_fu_10602_p3;
wire   [11:0] sub_ln168_37_fu_10613_p2;
wire   [12:0] zext_ln168_66_fu_10516_p1;
wire   [12:0] sub_ln168_38_fu_10623_p2;
wire  signed [12:0] sext_ln168_61_fu_10619_p1;
wire   [12:0] select_ln168_51_fu_10629_p3;
wire   [9:0] shl_ln168_20_fu_10640_p3;
wire   [10:0] zext_ln168_67_fu_10519_p1;
wire   [10:0] zext_ln168_74_fu_10647_p1;
wire   [10:0] add_ln168_6_fu_10651_p2;
wire   [12:0] zext_ln168_75_fu_10657_p1;
wire   [12:0] select_ln168_52_fu_10661_p3;
wire   [11:0] sub_ln168_39_fu_10672_p2;
wire   [11:0] select_ln168_53_fu_10678_p3;
wire   [11:0] zext_ln168_76_fu_10689_p1;
wire   [11:0] select_ln168_54_fu_10693_p3;
wire   [12:0] zext_ln168_77_fu_10700_p1;
wire   [10:0] shl_ln168_24_fu_10710_p3;
wire   [11:0] zext_ln168_98_fu_10728_p1;
wire   [9:0] shl_ln168_27_fu_10738_p3;
wire   [10:0] zext_ln168_101_fu_10745_p1;
wire   [10:0] sub_ln168_49_fu_10749_p2;
wire   [11:0] sub_ln168_50_fu_10759_p2;
wire  signed [11:0] sext_ln168_78_fu_10755_p1;
wire   [11:0] select_ln168_67_fu_10765_p3;
wire   [7:0] tmp_49_fu_10776_p8;
wire   [7:0] tmp_50_fu_10787_p8;
wire   [7:0] mul_ln168_23_fu_10809_p1;
wire   [11:0] zext_ln168_152_fu_10815_p1;
wire   [11:0] sub_ln168_80_fu_10818_p2;
wire   [11:0] select_ln168_108_fu_10824_p3;
wire  signed [12:0] sext_ln168_126_fu_10831_p1;
wire   [7:0] tmp_59_fu_10840_p8;
wire   [7:0] tmp_60_fu_10851_p8;
wire   [8:0] select_ln168_119_fu_10877_p3;
wire   [7:0] tmp_61_fu_10888_p8;
wire   [7:0] tmp_62_fu_10899_p8;
wire   [12:0] select_ln168_15_fu_10123_p3;
wire   [12:0] zext_ln168_61_fu_10390_p1;
wire   [12:0] add_ln178_16_fu_10917_p2;
wire  signed [13:0] sext_ln168_37_fu_10281_p1;
wire  signed [13:0] sext_ln168_57_fu_10585_p1;
wire  signed [13:0] sext_ln168_fu_9931_p1;
wire   [13:0] add_ln178_17_fu_10927_p2;
wire   [13:0] add_ln178_18_fu_10933_p2;
wire  signed [14:0] sext_ln178_5_fu_10923_p1;
wire  signed [14:0] sext_ln178_6_fu_10939_p1;
wire   [12:0] select_ln168_1_fu_9960_p3;
wire  signed [12:0] sext_ln168_19_fu_10154_p1;
wire   [12:0] zext_ln168_173_fu_10884_p1;
wire   [12:0] add_ln178_27_fu_10949_p2;
wire  signed [13:0] sext_ln168_21_fu_10185_p1;
wire  signed [13:0] sext_ln168_47_fu_10426_p1;
wire  signed [13:0] sext_ln168_40_fu_10327_p1;
wire  signed [13:0] sext_ln168_59_fu_10609_p1;
wire  signed [13:0] sext_ln168_4_fu_10004_p1;
wire   [13:0] add_ln178_45_fu_10967_p2;
wire  signed [13:0] sext_ln168_5_fu_10015_p1;
wire  signed [13:0] sext_ln178_33_fu_10982_p1;
wire   [13:0] add_ln178_63_fu_10985_p2;
wire  signed [14:0] sext_ln178_32_fu_10979_p1;
wire  signed [14:0] sext_ln178_34_fu_10991_p1;
wire  signed [13:0] sext_ln168_23_fu_10206_p1;
wire  signed [13:0] sext_ln168_51_fu_10452_p1;
wire   [13:0] add_ln178_78_fu_11001_p2;
wire  signed [13:0] sext_ln168_62_fu_10636_p1;
wire  signed [13:0] sext_ln168_79_fu_10772_p1;
wire   [13:0] add_ln178_79_fu_11011_p2;
wire  signed [14:0] sext_ln168_41_fu_10331_p1;
wire  signed [14:0] sext_ln178_43_fu_11017_p1;
wire  signed [14:0] sext_ln178_42_fu_11007_p1;
wire   [14:0] add_ln178_80_fu_11021_p2;
wire  signed [13:0] sext_ln168_24_fu_10222_p1;
wire  signed [13:0] sext_ln168_52_fu_10474_p1;
wire   [13:0] add_ln178_95_fu_11033_p2;
wire  signed [13:0] sext_ln168_42_fu_10334_p1;
wire  signed [13:0] sext_ln168_63_fu_10668_p1;
wire   [13:0] add_ln178_96_fu_11043_p2;
wire  signed [14:0] sext_ln168_6_fu_10043_p1;
wire  signed [14:0] sext_ln178_54_fu_11049_p1;
wire  signed [14:0] sext_ln178_53_fu_11039_p1;
wire   [14:0] add_ln178_97_fu_11053_p2;
wire  signed [13:0] sext_ln168_27_fu_10253_p1;
wire  signed [13:0] sext_ln168_54_fu_10505_p1;
wire   [13:0] add_ln178_112_fu_11065_p2;
wire  signed [13:0] sext_ln168_44_fu_10360_p1;
wire  signed [13:0] sext_ln168_64_fu_10685_p1;
wire   [13:0] add_ln178_113_fu_11075_p2;
wire  signed [14:0] sext_ln178_63_fu_11071_p1;
wire  signed [14:0] sext_ln178_64_fu_11081_p1;
wire   [12:0] zext_ln168_54_fu_10371_p1;
wire   [12:0] sub_ln168_118_fu_10704_p2;
wire   [12:0] add_ln178_130_fu_11091_p2;
wire  signed [13:0] sext_ln168_7_fu_10058_p1;
wire  signed [13:0] sext_ln178_73_fu_11097_p1;
wire   [12:0] select_ln168_22_fu_11107_p3;
wire   [11:0] select_ln168_32_fu_11117_p3;
wire   [11:0] add_ln168_8_fu_11135_p2;
wire   [8:0] zext_ln168_94_fu_11132_p1;
wire   [8:0] sub_ln168_44_fu_11143_p2;
wire   [12:0] zext_ln168_96_fu_11139_p1;
wire   [12:0] select_ln168_63_fu_11153_p3;
wire   [11:0] sub_ln168_45_fu_11164_p2;
wire  signed [12:0] sext_ln168_74_fu_11169_p1;
wire   [12:0] sub_ln168_46_fu_11173_p2;
wire   [12:0] select_ln168_64_fu_11178_p3;
wire   [11:0] shl_ln168_25_fu_11189_p3;
wire   [12:0] zext_ln168_99_fu_11200_p1;
wire   [12:0] zext_ln168_97_fu_11196_p1;
wire  signed [12:0] sext_ln168_76_fu_11209_p1;
wire   [12:0] select_ln168_65_fu_11212_p3;
wire   [11:0] select_ln168_66_fu_11223_p3;
wire   [11:0] sub_ln168_120_fu_11232_p2;
wire   [11:0] select_ln168_69_fu_11236_p3;
wire   [10:0] shl_ln168_32_fu_11252_p3;
wire   [11:0] zext_ln168_113_fu_11259_p1;
wire   [11:0] add_ln168_9_fu_11263_p2;
wire   [11:0] shl_ln168_33_fu_11272_p3;
wire   [9:0] shl_ln168_34_fu_11283_p3;
wire   [12:0] zext_ln168_117_fu_11294_p1;
wire   [12:0] zext_ln168_115_fu_11279_p1;
wire   [12:0] sub_ln168_57_fu_11298_p2;
wire   [12:0] zext_ln168_114_fu_11268_p1;
wire   [12:0] select_ln168_78_fu_11304_p3;
wire   [11:0] sub_ln168_122_fu_11321_p2;
wire  signed [12:0] sext_ln168_93_fu_11326_p1;
wire   [12:0] sub_ln168_58_fu_11315_p2;
wire   [12:0] select_ln168_79_fu_11330_p3;
wire   [10:0] zext_ln168_112_fu_11249_p1;
wire   [10:0] zext_ln168_116_fu_11290_p1;
wire   [10:0] sub_ln168_123_fu_11341_p2;
wire   [10:0] select_ln168_80_fu_11347_p3;
wire   [11:0] sub_ln168_59_fu_11358_p2;
wire   [11:0] select_ln168_81_fu_11363_p3;
wire   [11:0] select_ln168_82_fu_11373_p3;
wire   [7:0] mul_ln168_25_fu_11389_p1;
wire   [8:0] shl_ln168_35_fu_11394_p3;
wire   [11:0] zext_ln168_119_fu_11401_p1;
wire   [11:0] mul_ln168_25_fu_11389_p2;
wire   [11:0] select_ln168_84_fu_11405_p3;
wire   [10:0] shl_ln168_39_fu_11432_p3;
wire   [11:0] zext_ln168_136_fu_11439_p1;
wire   [11:0] sub_ln168_65_fu_11443_p2;
wire   [8:0] shl_ln168_40_fu_11453_p3;
wire  signed [12:0] sext_ln168_109_fu_11449_p1;
wire   [12:0] zext_ln168_139_fu_11468_p1;
wire   [8:0] zext_ln168_133_fu_11426_p1;
wire   [8:0] sub_ln168_67_fu_11478_p2;
wire  signed [12:0] sext_ln168_110_fu_11484_p1;
wire   [12:0] sub_ln168_66_fu_11472_p2;
wire   [12:0] select_ln168_95_fu_11488_p3;
wire   [9:0] shl_ln168_41_fu_11499_p3;
wire   [10:0] zext_ln168_140_fu_11506_p1;
wire   [10:0] sub_ln168_68_fu_11510_p2;
wire   [11:0] shl_ln168_42_fu_11520_p3;
wire   [12:0] zext_ln168_141_fu_11527_p1;
wire  signed [12:0] sext_ln168_112_fu_11516_p1;
wire   [12:0] select_ln168_96_fu_11531_p3;
wire   [11:0] zext_ln168_132_fu_11423_p1;
wire   [11:0] add_ln168_16_fu_11543_p2;
wire   [12:0] zext_ln168_142_fu_11549_p1;
wire   [12:0] select_ln168_97_fu_11553_p3;
wire   [11:0] zext_ln168_138_fu_11464_p1;
wire   [11:0] sub_ln168_70_fu_11564_p2;
wire   [12:0] sub_ln168_71_fu_11574_p2;
wire  signed [12:0] sext_ln168_115_fu_11570_p1;
wire   [12:0] sub_ln168_125_fu_11590_p2;
wire   [9:0] zext_ln168_137_fu_11460_p1;
wire   [9:0] sub_ln168_72_fu_11602_p2;
wire   [10:0] zext_ln168_134_fu_11429_p1;
wire   [10:0] sub_ln168_73_fu_11612_p2;
wire  signed [10:0] sext_ln168_118_fu_11608_p1;
wire   [10:0] select_ln168_101_fu_11618_p3;
wire   [11:0] shl_ln168_44_fu_11635_p3;
wire   [12:0] zext_ln168_148_fu_11642_p1;
wire   [12:0] zext_ln168_146_fu_11632_p1;
wire   [9:0] shl_ln168_45_fu_11657_p3;
wire   [10:0] zext_ln168_150_fu_11668_p1;
wire   [10:0] sub_ln168_76_fu_11672_p2;
wire  signed [11:0] sext_ln168_122_fu_11678_p1;
wire   [11:0] zext_ln168_144_fu_11629_p1;
wire   [11:0] sub_ln168_77_fu_11682_p2;
wire   [11:0] select_ln168_105_fu_11688_p3;
wire   [12:0] sub_ln168_78_fu_11699_p2;
wire   [12:0] select_ln168_106_fu_11705_p3;
wire   [12:0] zext_ln168_149_fu_11664_p1;
wire   [12:0] sub_ln168_79_fu_11716_p2;
wire   [12:0] select_ln168_107_fu_11722_p3;
wire   [10:0] shl_ln168_48_fu_11756_p3;
wire   [11:0] zext_ln168_154_fu_11735_p1;
wire   [11:0] zext_ln168_160_fu_11763_p1;
wire   [11:0] tmp_85_fu_11773_p3;
wire   [12:0] zext_ln168_162_fu_11780_p1;
wire   [11:0] zext_ln168_158_fu_11752_p1;
wire  signed [11:0] sub_ln168_83_fu_11789_p2;
wire   [11:0] sub_ln168_84_fu_11799_p2;
wire  signed [12:0] sext_ln168_131_fu_11805_p1;
wire   [12:0] sub_ln168_85_fu_11809_p2;
wire  signed [12:0] sext_ln168_130_fu_11795_p1;
wire   [12:0] select_ln168_112_fu_11814_p3;
wire   [12:0] zext_ln168_157_fu_11748_p1;
wire   [12:0] sub_ln168_86_fu_11825_p2;
wire   [12:0] select_ln168_113_fu_11831_p3;
wire   [8:0] zext_ln168_156_fu_11738_p1;
wire   [8:0] sub_ln168_87_fu_11842_p2;
wire  signed [11:0] sext_ln168_134_fu_11848_p1;
wire   [11:0] select_ln168_114_fu_11852_p3;
wire   [11:0] sub_ln168_88_fu_11863_p2;
wire   [11:0] select_ln168_115_fu_11869_p3;
wire   [12:0] sub_ln168_89_fu_11880_p2;
wire   [12:0] select_ln168_116_fu_11886_p3;
wire   [10:0] shl_ln168_49_fu_11912_p3;
wire   [11:0] zext_ln168_167_fu_11919_p1;
wire   [11:0] zext_ln168_165_fu_11906_p1;
wire   [11:0] sub_ln168_90_fu_11923_p2;
wire   [11:0] shl_ln168_50_fu_11933_p3;
wire   [9:0] shl_ln168_51_fu_11944_p3;
wire   [12:0] zext_ln168_170_fu_11955_p1;
wire   [12:0] zext_ln168_168_fu_11940_p1;
wire   [12:0] sub_ln168_91_fu_11959_p2;
wire  signed [12:0] sext_ln168_139_fu_11929_p1;
wire   [12:0] select_ln168_118_fu_11965_p3;
wire   [10:0] zext_ln168_169_fu_11951_p1;
wire   [10:0] zext_ln168_166_fu_11909_p1;
wire   [10:0] sub_ln168_92_fu_11982_p2;
wire   [11:0] zext_ln168_171_fu_11976_p1;
wire   [11:0] add_ln168_18_fu_11992_p2;
wire   [12:0] zext_ln168_174_fu_11998_p1;
wire  signed [12:0] sext_ln168_141_fu_11988_p1;
wire   [12:0] select_ln168_120_fu_12002_p3;
wire   [12:0] sub_ln168_128_fu_12013_p2;
wire   [12:0] select_ln168_121_fu_12019_p3;
wire  signed [10:0] sub_ln168_93_fu_12030_p2;
wire  signed [12:0] sext_ln168_146_fu_12040_p1;
wire   [12:0] select_ln168_122_fu_12044_p3;
wire   [8:0] zext_ln168_164_fu_11903_p1;
wire   [8:0] sub_ln168_94_fu_12055_p2;
wire   [12:0] sub_ln168_95_fu_12065_p2;
wire  signed [12:0] sext_ln168_148_fu_12061_p1;
wire   [12:0] select_ln168_123_fu_12071_p3;
wire  signed [11:0] sext_ln168_145_fu_12036_p1;
wire   [9:0] zext_ln168_172_fu_11979_p1;
wire   [9:0] sub_ln168_97_fu_12088_p2;
wire  signed [11:0] sext_ln168_150_fu_12094_p1;
wire   [11:0] sub_ln168_96_fu_12082_p2;
wire   [11:0] select_ln168_124_fu_12098_p3;
wire   [9:0] tmp_86_fu_12125_p3;
wire   [10:0] st_fu_12118_p3;
wire   [10:0] zext_ln168_178_fu_12132_p1;
wire   [10:0] select_ln168_125_fu_12136_p3;
wire   [11:0] zext_ln168_179_fu_12143_p1;
wire   [11:0] zext_ln168_177_fu_12115_p1;
wire   [11:0] zext_ln168_180_fu_12153_p1;
wire   [11:0] shl_ln168_53_fu_12163_p3;
wire   [10:0] sub_ln168_100_fu_12178_p2;
wire  signed [12:0] sext_ln168_155_fu_12184_p1;
wire   [12:0] zext_ln168_181_fu_12170_p1;
wire   [12:0] select_ln168_127_fu_12188_p3;
wire   [12:0] sub_ln168_101_fu_12195_p2;
wire   [8:0] shl_ln168_54_fu_12211_p3;
wire   [12:0] zext_ln168_185_fu_12226_p1;
wire   [12:0] sub_ln168_103_fu_12230_p2;
wire   [12:0] sub_ln168_102_fu_12205_p2;
wire   [12:0] select_ln168_128_fu_12236_p3;
wire   [11:0] zext_ln168_182_fu_12174_p1;
wire   [12:0] select_ln168_130_fu_12254_p3;
wire   [9:0] zext_ln168_184_fu_12222_p1;
wire   [9:0] sub_ln168_104_fu_12265_p2;
wire   [10:0] zext_ln168_176_fu_12112_p1;
wire   [10:0] add_ln168_19_fu_12275_p2;
wire   [11:0] zext_ln168_186_fu_12281_p1;
wire  signed [11:0] sext_ln168_159_fu_12271_p1;
wire   [11:0] select_ln168_131_fu_12285_p3;
wire   [11:0] zext_ln168_183_fu_12218_p1;
wire   [11:0] add_ln168_20_fu_12296_p2;
wire   [12:0] zext_ln168_187_fu_12302_p1;
wire   [12:0] select_ln168_132_fu_12306_p3;
wire   [11:0] shl_ln168_56_fu_12331_p3;
wire   [12:0] zext_ln168_191_fu_12338_p1;
wire   [12:0] zext_ln168_189_fu_12324_p1;
wire   [12:0] sub_ln168_129_fu_12348_p2;
wire   [12:0] sub_ln168_106_fu_12342_p2;
wire   [12:0] select_ln168_137_fu_12353_p3;
wire   [12:0] select_ln168_138_fu_12364_p3;
wire   [9:0] shl_ln168_57_fu_12375_p3;
wire   [12:0] zext_ln168_192_fu_12382_p1;
wire   [12:0] sub_ln168_107_fu_12386_p2;
wire  signed [15:0] sext_ln168_140_fu_11972_p1;
wire   [15:0] add_ln178_fu_12400_p2;
wire  signed [15:0] sext_ln178_fu_12406_p1;
wire   [15:0] add_ln178_4_fu_12409_p2;
wire  signed [15:0] sext_ln178_4_fu_12415_p1;
wire  signed [13:0] sext_ln168_73_fu_11160_p1;
wire  signed [13:0] sext_ln168_92_fu_11311_p1;
wire  signed [15:0] sext_ln178_11_fu_12434_p1;
wire   [15:0] add_ln178_26_fu_12437_p2;
wire  signed [15:0] sext_ln178_12_fu_12443_p1;
wire  signed [13:0] sext_ln168_94_fu_11337_p1;
wire  signed [13:0] sext_ln168_39_fu_11122_p1;
wire   [13:0] add_ln178_30_fu_12452_p2;
wire  signed [14:0] sext_ln168_58_fu_11129_p1;
wire  signed [14:0] sext_ln178_13_fu_12458_p1;
wire  signed [13:0] sext_ln168_111_fu_11495_p1;
wire  signed [13:0] sext_ln168_75_fu_11185_p1;
wire  signed [15:0] sext_ln168_142_fu_12009_p1;
wire  signed [14:0] sext_ln178_22_fu_12484_p1;
wire  signed [14:0] sext_ln178_23_fu_12487_p1;
wire  signed [13:0] sext_ln168_77_fu_11219_p1;
wire  signed [13:0] sext_ln168_95_fu_11354_p1;
wire  signed [13:0] sext_ln168_132_fu_11821_p1;
wire  signed [13:0] sext_ln168_156_fu_12201_p1;
wire  signed [13:0] sext_ln168_123_fu_11695_p1;
wire  signed [13:0] sext_ln168_166_fu_12328_p1;
wire   [13:0] zext_ln168_100_fu_11228_p1;
wire  signed [13:0] sext_ln168_96_fu_11369_p1;
wire  signed [13:0] sext_ln168_133_fu_11838_p1;
wire  signed [13:0] sext_ln168_157_fu_12243_p1;
wire  signed [13:0] sext_ln168_114_fu_11560_p1;
wire   [13:0] add_ln178_66_fu_12520_p2;
wire  signed [15:0] sext_ln168_144_fu_12026_p1;
wire  signed [13:0] sext_ln168_124_fu_11712_p1;
wire  signed [13:0] sext_ln168_167_fu_12360_p1;
wire   [13:0] add_ln178_71_fu_12542_p2;
wire   [15:0] add_ln178_70_fu_12536_p2;
wire  signed [15:0] sext_ln178_38_fu_12548_p1;
wire   [15:0] add_ln178_72_fu_12552_p2;
wire  signed [15:0] sext_ln178_41_fu_12558_p1;
wire   [12:0] zext_ln168_118_fu_11378_p1;
wire   [12:0] select_ln168_98_fu_11580_p3;
wire   [12:0] add_ln178_82_fu_12567_p2;
wire   [11:0] select_ln168_129_fu_12247_p3;
wire   [11:0] add_ln178_83_fu_12577_p2;
wire  signed [12:0] sext_ln168_135_fu_11859_p1;
wire  signed [12:0] sext_ln178_46_fu_12582_p1;
wire   [12:0] add_ln178_84_fu_12586_p2;
wire  signed [13:0] sext_ln178_45_fu_12573_p1;
wire  signed [13:0] sext_ln178_47_fu_12592_p1;
wire  signed [15:0] sext_ln168_147_fu_12051_p1;
wire  signed [13:0] sext_ln168_125_fu_11728_p1;
wire  signed [13:0] sext_ln168_168_fu_12371_p1;
wire   [13:0] add_ln178_88_fu_12612_p2;
wire   [15:0] add_ln178_87_fu_12606_p2;
wire  signed [15:0] sext_ln178_49_fu_12618_p1;
wire   [15:0] add_ln178_89_fu_12622_p2;
wire  signed [15:0] sext_ln178_52_fu_12628_p1;
wire  signed [13:0] sext_ln168_136_fu_11876_p1;
wire  signed [13:0] sext_ln168_158_fu_12261_p1;
wire  signed [13:0] sext_ln168_116_fu_11587_p1;
wire   [13:0] add_ln178_100_fu_12637_p2;
wire  signed [15:0] sext_ln168_149_fu_12078_p1;
wire  signed [13:0] sext_ln168_127_fu_11732_p1;
wire  signed [13:0] sext_ln168_169_fu_12392_p1;
wire   [13:0] add_ln178_105_fu_12659_p2;
wire   [15:0] add_ln178_104_fu_12653_p2;
wire  signed [15:0] sext_ln178_59_fu_12665_p1;
wire   [15:0] add_ln178_106_fu_12669_p2;
wire  signed [15:0] sext_ln178_62_fu_12675_p1;
wire  signed [12:0] sext_ln168_81_fu_11242_p1;
wire   [12:0] zext_ln168_120_fu_11412_p1;
wire  signed [13:0] sext_ln168_137_fu_11893_p1;
wire  signed [13:0] sext_ln168_160_fu_12292_p1;
wire  signed [15:0] sext_ln168_151_fu_12105_p1;
wire  signed [13:0] sext_ln168_28_fu_11113_p1;
wire  signed [13:0] sext_ln168_55_fu_11126_p1;
wire   [13:0] add_ln178_129_fu_12706_p2;
wire  signed [14:0] sext_ln178_72_fu_12712_p1;
wire  signed [14:0] sext_ln178_74_fu_12716_p1;
wire  signed [13:0] sext_ln168_138_fu_11897_p1;
wire  signed [13:0] sext_ln168_161_fu_12313_p1;
wire  signed [13:0] sext_ln168_119_fu_11625_p1;
wire   [13:0] add_ln178_134_fu_12725_p2;
wire   [12:0] select_ln168_68_fu_12737_p3;
wire   [7:0] mul_ln168_30_fu_12752_p1;
wire   [12:0] mul_ln168_30_fu_12752_p2;
wire   [9:0] zext_ln168_159_fu_12769_p1;
wire   [9:0] sub_ln168_82_fu_12772_p2;
wire   [9:0] select_ln168_110_fu_12778_p3;
wire  signed [12:0] sext_ln168_128_fu_12785_p1;
wire  signed [12:0] sext_ln168_152_fu_12789_p1;
wire   [12:0] select_ln168_94_fu_12757_p3;
wire   [12:0] add_ln178_21_fu_12792_p2;
wire  signed [14:0] sext_ln168_113_fu_12763_p1;
wire  signed [14:0] sext_ln178_26_fu_12807_p1;
wire  signed [14:0] sext_ln178_25_fu_12804_p1;
wire   [14:0] add_ln178_50_fu_12810_p2;
wire  signed [14:0] sext_ln178_35_fu_12822_p1;
wire  signed [14:0] sext_ln178_36_fu_12825_p1;
wire   [14:0] add_ln178_68_fu_12828_p2;
wire  signed [15:0] sext_ln178_44_fu_12839_p1;
wire  signed [15:0] sext_ln178_48_fu_12842_p1;
wire   [15:0] add_ln178_86_fu_12845_p2;
wire  signed [13:0] sext_ln168_80_fu_12742_p1;
wire  signed [13:0] sext_ln168_97_fu_12746_p1;
wire   [13:0] add_ln178_99_fu_12859_p2;
wire  signed [14:0] sext_ln178_56_fu_12865_p1;
wire  signed [14:0] sext_ln178_57_fu_12869_p1;
wire   [14:0] add_ln178_102_fu_12872_p2;
wire  signed [15:0] sext_ln178_55_fu_12856_p1;
wire  signed [15:0] sext_ln178_58_fu_12878_p1;
wire   [15:0] add_ln178_103_fu_12882_p2;
wire  signed [14:0] sext_ln168_117_fu_12766_p1;
wire  signed [14:0] sext_ln178_67_fu_12899_p1;
wire  signed [14:0] sext_ln178_66_fu_12896_p1;
wire   [14:0] add_ln178_117_fu_12902_p2;
wire   [14:0] add_ln178_118_fu_12908_p2;
wire  signed [15:0] sext_ln178_65_fu_12893_p1;
wire  signed [15:0] sext_ln178_68_fu_12914_p1;
wire   [15:0] add_ln178_119_fu_12918_p2;
wire   [12:0] zext_ln168_121_fu_12749_p1;
wire   [12:0] add_ln178_133_fu_12929_p2;
wire  signed [14:0] sext_ln178_76_fu_12934_p1;
wire  signed [14:0] sext_ln178_77_fu_12938_p1;
wire   [12:0] zext_ln168_161_fu_12986_p1;
wire   [12:0] select_ln168_111_fu_12989_p3;
wire   [7:0] mul_ln168_35_fu_13002_p1;
wire  signed [12:0] sext_ln168_153_fu_13007_p1;
wire   [12:0] mul_ln168_35_fu_13002_p2;
wire   [12:0] select_ln168_126_fu_13010_p3;
wire  signed [14:0] sext_ln178_8_fu_13024_p1;
wire  signed [14:0] sext_ln178_9_fu_13027_p1;
wire   [14:0] add_ln178_23_fu_13030_p2;
wire  signed [15:0] sext_ln178_7_fu_13021_p1;
wire  signed [15:0] sext_ln178_10_fu_13036_p1;
wire   [15:0] add_ln178_24_fu_13040_p2;
wire  signed [13:0] sext_ln168_129_fu_12995_p1;
wire  signed [13:0] sext_ln168_154_fu_13017_p1;
wire   [13:0] add_ln178_33_fu_13054_p2;
wire  signed [14:0] sext_ln178_15_fu_13051_p1;
wire  signed [14:0] sext_ln178_16_fu_13060_p1;
wire  signed [15:0] sext_ln168_143_fu_12999_p1;
wire   [15:0] add_ln178_53_fu_13074_p2;
wire  signed [15:0] sext_ln178_28_fu_13080_p1;
wire   [15:0] add_ln178_55_fu_13083_p2;
wire  signed [15:0] sext_ln178_31_fu_13089_p1;
wire   [15:0] add_ln178_60_fu_13092_p2;
wire  signed [15:0] sext_ln178_37_fu_13098_p1;
wire   [12:0] select_ln168_104_fu_13133_p3;
wire   [7:0] mul_ln168_38_fu_13142_p1;
wire   [9:0] zext_ln168_190_fu_13147_p1;
wire   [9:0] sub_ln168_105_fu_13150_p2;
wire  signed [12:0] sext_ln168_164_fu_13156_p1;
wire   [12:0] mul_ln168_38_fu_13142_p2;
wire   [12:0] select_ln168_135_fu_13160_p3;
wire  signed [15:0] sext_ln178_14_fu_13171_p1;
wire  signed [15:0] sext_ln178_17_fu_13174_p1;
wire   [15:0] add_ln178_35_fu_13177_p2;
wire  signed [13:0] sext_ln168_121_fu_13138_p1;
wire  signed [13:0] sext_ln168_165_fu_13167_p1;
wire   [7:0] mul_ln168_40_fu_13207_p1;
wire   [10:0] shl_ln168_58_fu_13212_p3;
wire   [11:0] zext_ln168_193_fu_13219_p1;
wire   [11:0] sub_ln168_108_fu_13223_p2;
wire  signed [12:0] sext_ln168_170_fu_13229_p1;
wire   [12:0] mul_ln168_40_fu_13207_p2;
wire   [12:0] select_ln168_139_fu_13233_p3;
wire  signed [15:0] sext_ln178_18_fu_13244_p1;
wire   [15:0] add_ln178_38_fu_13247_p2;
wire  signed [15:0] sext_ln178_21_fu_13252_p1;
wire  signed [15:0] sext_ln178_24_fu_13261_p1;
wire  signed [15:0] sext_ln178_27_fu_13264_p1;
wire   [15:0] add_ln178_43_fu_13255_p2;
wire   [15:0] add_ln178_52_fu_13267_p2;
wire  signed [14:0] sext_ln168_171_fu_13240_p1;
wire  signed [14:0] sext_ln178_69_fu_13279_p1;
wire  signed [15:0] sext_ln178_70_fu_13301_p1;
wire   [15:0] add_ln178_123_fu_13304_p2;
wire  signed [15:0] sext_ln178_71_fu_13309_p1;
wire  signed [15:0] sext_ln178_75_fu_13318_p1;
wire  signed [15:0] sext_ln178_78_fu_13321_p1;
wire   [15:0] add_ln178_128_fu_13312_p2;
wire   [15:0] add_ln178_137_fu_13324_p2;
wire   [7:0] add_ln211_fu_13349_p2;
wire   [0:0] icmp_ln212_fu_13354_p2;
wire   [0:0] icmp_ln186_fu_13400_p2;
wire   [0:0] icmp_ln186_1_fu_13412_p2;
wire   [0:0] icmp_ln186_2_fu_13424_p2;
wire   [0:0] icmp_ln186_3_fu_13436_p2;
wire   [0:0] icmp_ln186_4_fu_13448_p2;
wire   [0:0] icmp_ln186_5_fu_13460_p2;
wire   [0:0] icmp_ln186_6_fu_13472_p2;
wire   [0:0] icmp_ln186_7_fu_13484_p2;
wire   [15:0] select_ln186_fu_13405_p3;
wire   [15:0] select_ln186_1_fu_13417_p3;
wire   [15:0] select_ln186_2_fu_13429_p3;
wire   [15:0] select_ln186_3_fu_13441_p3;
wire   [15:0] select_ln186_4_fu_13453_p3;
wire   [15:0] select_ln186_5_fu_13465_p3;
wire   [15:0] select_ln186_6_fu_13477_p3;
wire   [15:0] select_ln186_7_fu_13489_p3;
wire  signed [4:0] grp_fu_13647_p0;
wire   [7:0] grp_fu_13647_p1;
wire   [12:0] grp_fu_13647_p2;
wire  signed [4:0] grp_fu_13655_p0;
wire   [7:0] grp_fu_13655_p1;
wire  signed [4:0] grp_fu_13663_p0;
wire   [7:0] grp_fu_13663_p1;
wire   [4:0] grp_fu_13671_p0;
wire   [7:0] grp_fu_13671_p1;
wire   [13:0] grp_fu_13671_p2;
wire   [4:0] grp_fu_13679_p0;
wire   [7:0] grp_fu_13679_p1;
wire   [4:0] grp_fu_13688_p0;
wire   [7:0] grp_fu_13688_p1;
wire   [12:0] grp_fu_13688_p2;
wire   [4:0] grp_fu_13695_p0;
wire   [7:0] grp_fu_13695_p1;
wire   [4:0] grp_fu_13704_p0;
wire   [7:0] grp_fu_13704_p1;
wire  signed [4:0] grp_fu_13712_p0;
wire   [7:0] grp_fu_13712_p1;
wire   [4:0] grp_fu_13719_p0;
wire   [7:0] grp_fu_13719_p1;
wire   [7:0] mul_ln168_3_fu_13727_p0;
wire  signed [4:0] mul_ln168_3_fu_13727_p1;
wire   [7:0] mul_ln168_8_fu_13733_p0;
wire  signed [4:0] mul_ln168_8_fu_13733_p1;
wire   [7:0] mul_ln168_15_fu_13739_p0;
wire  signed [4:0] mul_ln168_15_fu_13739_p1;
wire   [7:0] mul_ln168_17_fu_13745_p0;
wire  signed [4:0] mul_ln168_17_fu_13745_p1;
wire   [7:0] mul_ln168_6_fu_13751_p0;
wire  signed [4:0] mul_ln168_6_fu_13751_p1;
wire   [7:0] mul_ln168_20_fu_13757_p0;
wire  signed [4:0] mul_ln168_20_fu_13757_p1;
wire   [7:0] mul_ln168_11_fu_13763_p0;
wire  signed [4:0] mul_ln168_11_fu_13763_p1;
wire   [7:0] mul_ln168_21_fu_13769_p0;
wire  signed [4:0] mul_ln168_21_fu_13769_p1;
wire   [7:0] mul_ln168_22_fu_13774_p0;
wire  signed [4:0] mul_ln168_22_fu_13774_p1;
wire   [7:0] mul_ln168_27_fu_13779_p0;
wire  signed [4:0] mul_ln168_27_fu_13779_p1;
wire   [7:0] mul_ln168_28_fu_13785_p0;
wire  signed [4:0] mul_ln168_28_fu_13785_p1;
wire   [7:0] mul_ln168_29_fu_13791_p0;
wire  signed [4:0] mul_ln168_29_fu_13791_p1;
wire   [7:0] mul_ln168_31_fu_13796_p0;
wire  signed [4:0] mul_ln168_31_fu_13796_p1;
wire   [7:0] mul_ln168_32_fu_13802_p0;
wire  signed [4:0] mul_ln168_32_fu_13802_p1;
wire   [7:0] mul_ln168_33_fu_13808_p0;
wire  signed [4:0] mul_ln168_33_fu_13808_p1;
wire   [7:0] mul_ln168_36_fu_13814_p0;
wire  signed [4:0] mul_ln168_36_fu_13814_p1;
wire   [7:0] mul_ln168_37_fu_13820_p0;
wire  signed [4:0] mul_ln168_37_fu_13820_p1;
wire   [7:0] mul_ln168_39_fu_13825_p0;
wire  signed [4:0] mul_ln168_39_fu_13825_p1;
wire   [7:0] mul_ln168_2_fu_13830_p0;
wire  signed [4:0] mul_ln168_2_fu_13830_p1;
wire   [7:0] mul_ln168_10_fu_13835_p0;
wire  signed [4:0] mul_ln168_10_fu_13835_p1;
wire   [7:0] mul_ln168_13_fu_13840_p0;
wire  signed [4:0] mul_ln168_13_fu_13840_p1;
wire   [7:0] mul_ln168_14_fu_13845_p0;
wire  signed [4:0] mul_ln168_14_fu_13845_p1;
wire   [7:0] mul_ln168_24_fu_13851_p0;
wire  signed [4:0] mul_ln168_24_fu_13851_p1;
wire   [7:0] mul_ln168_26_fu_13857_p0;
wire  signed [4:0] mul_ln168_26_fu_13857_p1;
wire   [7:0] mul_ln168_34_fu_13862_p0;
wire  signed [4:0] mul_ln168_34_fu_13862_p1;
reg   [26:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
reg    ap_block_pp0_stage23_subdone;
reg    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage25_subdone;
wire    ap_enable_pp0;
wire   [12:0] grp_fu_13647_p10;
wire   [12:0] grp_fu_13655_p10;
wire   [12:0] grp_fu_13663_p10;
wire   [12:0] grp_fu_13671_p10;
wire   [12:0] grp_fu_13695_p10;
wire   [12:0] grp_fu_13712_p10;
wire   [12:0] grp_fu_13719_p10;
wire  signed [12:0] mul_ln168_10_fu_13835_p10;
wire   [12:0] mul_ln168_11_fu_13763_p00;
wire  signed [12:0] mul_ln168_11_fu_13763_p10;
wire   [12:0] mul_ln168_12_fu_9610_p10;
wire  signed [12:0] mul_ln168_13_fu_13840_p10;
wire  signed [12:0] mul_ln168_14_fu_13845_p10;
wire  signed [12:0] mul_ln168_15_fu_13739_p10;
wire   [11:0] mul_ln168_17_fu_13745_p00;
wire  signed [11:0] mul_ln168_17_fu_13745_p10;
wire   [11:0] mul_ln168_18_fu_9715_p10;
wire   [12:0] mul_ln168_19_fu_9832_p10;
wire   [12:0] mul_ln168_1_fu_8077_p10;
wire   [12:0] mul_ln168_20_fu_13757_p00;
wire  signed [12:0] mul_ln168_20_fu_13757_p10;
wire  signed [12:0] mul_ln168_21_fu_13769_p10;
wire  signed [12:0] mul_ln168_22_fu_13774_p10;
wire   [11:0] mul_ln168_23_fu_10809_p10;
wire   [12:0] mul_ln168_24_fu_13851_p00;
wire  signed [12:0] mul_ln168_24_fu_13851_p10;
wire  signed [11:0] mul_ln168_26_fu_13857_p10;
wire   [12:0] mul_ln168_27_fu_13779_p00;
wire  signed [12:0] mul_ln168_27_fu_13779_p10;
wire  signed [11:0] mul_ln168_28_fu_13785_p10;
wire  signed [12:0] mul_ln168_29_fu_13791_p10;
wire  signed [12:0] mul_ln168_2_fu_13830_p10;
wire   [12:0] mul_ln168_31_fu_13796_p00;
wire  signed [12:0] mul_ln168_31_fu_13796_p10;
wire   [12:0] mul_ln168_32_fu_13802_p00;
wire  signed [12:0] mul_ln168_32_fu_13802_p10;
wire   [12:0] mul_ln168_33_fu_13808_p00;
wire  signed [12:0] mul_ln168_33_fu_13808_p10;
wire   [12:0] mul_ln168_36_fu_13814_p00;
wire  signed [12:0] mul_ln168_36_fu_13814_p10;
wire  signed [12:0] mul_ln168_37_fu_13820_p10;
wire  signed [12:0] mul_ln168_39_fu_13825_p10;
wire   [11:0] mul_ln168_3_fu_13727_p00;
wire  signed [11:0] mul_ln168_3_fu_13727_p10;
wire   [12:0] mul_ln168_4_fu_7867_p10;
wire   [12:0] mul_ln168_6_fu_13751_p00;
wire  signed [12:0] mul_ln168_6_fu_13751_p10;
wire   [11:0] mul_ln168_8_fu_13733_p00;
wire  signed [11:0] mul_ln168_8_fu_13733_p10;
reg    ap_condition_8968;
reg    ap_condition_10343;
reg    ap_condition_10346;
reg    ap_condition_73;
reg    ap_condition_10354;
reg    ap_condition_2202;

// power-on initialization
initial begin
#0 ap_CS_fsm = 27'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 l1_iteration = 32'd0;
#0 l1_write_col_offset = 16'd1;
#0 l1_write_row_offset = 8'd0;
#0 l1_channel_idx = 8'd0;
#0 l1_read_col_offset = 16'd0;
#0 l1_maxes_0 = 16'd0;
#0 l1_maxes_1 = 16'd0;
#0 l1_maxes_2 = 16'd0;
#0 l1_maxes_3 = 16'd0;
#0 l2_write_col_offset = 16'd1;
#0 l2_iteration = 32'd0;
#0 l2_read_row_offset = 8'd0;
#0 l2_read_col_offset = 16'd0;
#0 l2_kernel_sums_0 = 16'd0;
#0 l2_kernel_sums_1 = 16'd0;
#0 l2_kernel_sums_2 = 16'd0;
#0 l2_kernel_sums_3 = 16'd0;
#0 l2_kernel_sums_4 = 16'd0;
#0 l2_kernel_sums_5 = 16'd0;
#0 l2_kernel_sums_6 = 16'd0;
#0 l2_kernel_sums_7 = 16'd0;
#0 l2_maxes_0 = 16'd0;
#0 l2_maxes_1 = 16'd0;
#0 l2_maxes_2 = 16'd0;
#0 l2_maxes_3 = 16'd0;
#0 l2_maxes_4 = 16'd0;
#0 l2_maxes_5 = 16'd0;
#0 l2_maxes_6 = 16'd0;
#0 l2_maxes_7 = 16'd0;
#0 l1_read_row_offset = 8'd0;
#0 l2_write_row_offset = 8'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_0_address0),
    .ce0(l1_stripes_0_0_ce0),
    .q0(l1_stripes_0_0_q0),
    .address1(l1_stripes_0_0_address1),
    .ce1(l1_stripes_0_0_ce1),
    .we1(l1_stripes_0_0_we1),
    .d1(l1_stripes_0_0_d1),
    .q1(l1_stripes_0_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_1_address0),
    .ce0(l1_stripes_0_1_ce0),
    .q0(l1_stripes_0_1_q0),
    .address1(l1_stripes_0_1_address1),
    .ce1(l1_stripes_0_1_ce1),
    .we1(l1_stripes_0_1_we1),
    .d1(l1_stripes_0_1_d1),
    .q1(l1_stripes_0_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_2_address0),
    .ce0(l1_stripes_0_2_ce0),
    .q0(l1_stripes_0_2_q0),
    .address1(l1_stripes_0_2_address1),
    .ce1(l1_stripes_0_2_ce1),
    .we1(l1_stripes_0_2_we1),
    .d1(l1_stripes_0_2_d1),
    .q1(l1_stripes_0_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_3_address0),
    .ce0(l1_stripes_0_3_ce0),
    .q0(l1_stripes_0_3_q0),
    .address1(l1_stripes_0_3_address1),
    .ce1(l1_stripes_0_3_ce1),
    .we1(l1_stripes_0_3_we1),
    .d1(l1_stripes_0_3_d1),
    .q1(l1_stripes_0_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_4_address0),
    .ce0(l1_stripes_0_4_ce0),
    .q0(l1_stripes_0_4_q0),
    .address1(l1_stripes_0_4_address1),
    .ce1(l1_stripes_0_4_ce1),
    .we1(l1_stripes_0_4_we1),
    .d1(l1_stripes_0_4_d1),
    .q1(l1_stripes_0_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_5_address0),
    .ce0(l1_stripes_0_5_ce0),
    .q0(l1_stripes_0_5_q0),
    .address1(l1_stripes_0_5_address1),
    .ce1(l1_stripes_0_5_ce1),
    .we1(l1_stripes_0_5_we1),
    .d1(l1_stripes_0_5_d1),
    .q1(l1_stripes_0_5_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_0_address0),
    .ce0(l1_stripes_1_0_ce0),
    .q0(l1_stripes_1_0_q0),
    .address1(l1_stripes_1_0_address1),
    .ce1(l1_stripes_1_0_ce1),
    .we1(l1_stripes_1_0_we1),
    .d1(l1_stripes_1_0_d1),
    .q1(l1_stripes_1_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_1_address0),
    .ce0(l1_stripes_1_1_ce0),
    .q0(l1_stripes_1_1_q0),
    .address1(l1_stripes_1_1_address1),
    .ce1(l1_stripes_1_1_ce1),
    .we1(l1_stripes_1_1_we1),
    .d1(l1_stripes_1_1_d1),
    .q1(l1_stripes_1_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_2_address0),
    .ce0(l1_stripes_1_2_ce0),
    .q0(l1_stripes_1_2_q0),
    .address1(l1_stripes_1_2_address1),
    .ce1(l1_stripes_1_2_ce1),
    .we1(l1_stripes_1_2_we1),
    .d1(l1_stripes_1_2_d1),
    .q1(l1_stripes_1_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_3_address0),
    .ce0(l1_stripes_1_3_ce0),
    .q0(l1_stripes_1_3_q0),
    .address1(l1_stripes_1_3_address1),
    .ce1(l1_stripes_1_3_ce1),
    .we1(l1_stripes_1_3_we1),
    .d1(l1_stripes_1_3_d1),
    .q1(l1_stripes_1_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_4_address0),
    .ce0(l1_stripes_1_4_ce0),
    .q0(l1_stripes_1_4_q0),
    .address1(l1_stripes_1_4_address1),
    .ce1(l1_stripes_1_4_ce1),
    .we1(l1_stripes_1_4_we1),
    .d1(l1_stripes_1_4_d1),
    .q1(l1_stripes_1_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_5_address0),
    .ce0(l1_stripes_1_5_ce0),
    .q0(l1_stripes_1_5_q0),
    .address1(l1_stripes_1_5_address1),
    .ce1(l1_stripes_1_5_ce1),
    .we1(l1_stripes_1_5_we1),
    .d1(l1_stripes_1_5_d1),
    .q1(l1_stripes_1_5_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_0_address0),
    .ce0(l1_stripes_2_0_ce0),
    .q0(l1_stripes_2_0_q0),
    .address1(l1_stripes_2_0_address1),
    .ce1(l1_stripes_2_0_ce1),
    .we1(l1_stripes_2_0_we1),
    .d1(l1_stripes_2_0_d1),
    .q1(l1_stripes_2_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_1_address0),
    .ce0(l1_stripes_2_1_ce0),
    .q0(l1_stripes_2_1_q0),
    .address1(l1_stripes_2_1_address1),
    .ce1(l1_stripes_2_1_ce1),
    .we1(l1_stripes_2_1_we1),
    .d1(l1_stripes_2_1_d1),
    .q1(l1_stripes_2_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_2_address0),
    .ce0(l1_stripes_2_2_ce0),
    .q0(l1_stripes_2_2_q0),
    .address1(l1_stripes_2_2_address1),
    .ce1(l1_stripes_2_2_ce1),
    .we1(l1_stripes_2_2_we1),
    .d1(l1_stripes_2_2_d1),
    .q1(l1_stripes_2_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_3_address0),
    .ce0(l1_stripes_2_3_ce0),
    .q0(l1_stripes_2_3_q0),
    .address1(l1_stripes_2_3_address1),
    .ce1(l1_stripes_2_3_ce1),
    .we1(l1_stripes_2_3_we1),
    .d1(l1_stripes_2_3_d1),
    .q1(l1_stripes_2_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_4_address0),
    .ce0(l1_stripes_2_4_ce0),
    .q0(l1_stripes_2_4_q0),
    .address1(l1_stripes_2_4_address1),
    .ce1(l1_stripes_2_4_ce1),
    .we1(l1_stripes_2_4_we1),
    .d1(l1_stripes_2_4_d1),
    .q1(l1_stripes_2_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_5_address0),
    .ce0(l1_stripes_2_5_ce0),
    .q0(l1_stripes_2_5_q0),
    .address1(l1_stripes_2_5_address1),
    .ce1(l1_stripes_2_5_ce1),
    .we1(l1_stripes_2_5_we1),
    .d1(l1_stripes_2_5_d1),
    .q1(l1_stripes_2_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_0_address0),
    .ce0(l2_stripes_2_0_ce0),
    .q0(l2_stripes_2_0_q0),
    .address1(l2_stripes_2_0_address1),
    .ce1(l2_stripes_2_0_ce1),
    .we1(l2_stripes_2_0_we1),
    .d1(l2_stripes_2_0_d1),
    .q1(l2_stripes_2_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_1_address0),
    .ce0(l2_stripes_2_1_ce0),
    .q0(l2_stripes_2_1_q0),
    .address1(l2_stripes_2_1_address1),
    .ce1(l2_stripes_2_1_ce1),
    .we1(l2_stripes_2_1_we1),
    .d1(l2_stripes_2_1_d1),
    .q1(l2_stripes_2_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_2_address0),
    .ce0(l2_stripes_2_2_ce0),
    .q0(l2_stripes_2_2_q0),
    .address1(l2_stripes_2_2_address1),
    .ce1(l2_stripes_2_2_ce1),
    .we1(l2_stripes_2_2_we1),
    .d1(l2_stripes_2_2_d1),
    .q1(l2_stripes_2_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_3_address0),
    .ce0(l2_stripes_2_3_ce0),
    .q0(l2_stripes_2_3_q0),
    .address1(l2_stripes_2_3_address1),
    .ce1(l2_stripes_2_3_ce1),
    .we1(l2_stripes_2_3_we1),
    .d1(l2_stripes_2_3_d1),
    .q1(l2_stripes_2_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_4_address0),
    .ce0(l2_stripes_2_4_ce0),
    .q0(l2_stripes_2_4_q0),
    .address1(l2_stripes_2_4_address1),
    .ce1(l2_stripes_2_4_ce1),
    .we1(l2_stripes_2_4_we1),
    .d1(l2_stripes_2_4_d1),
    .q1(l2_stripes_2_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_5_address0),
    .ce0(l2_stripes_2_5_ce0),
    .q0(l2_stripes_2_5_q0),
    .address1(l2_stripes_2_5_address1),
    .ce1(l2_stripes_2_5_ce1),
    .we1(l2_stripes_2_5_we1),
    .d1(l2_stripes_2_5_d1),
    .q1(l2_stripes_2_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_0_address0),
    .ce0(l2_stripes_0_0_ce0),
    .q0(l2_stripes_0_0_q0),
    .address1(l2_stripes_0_0_address1),
    .ce1(l2_stripes_0_0_ce1),
    .we1(l2_stripes_0_0_we1),
    .d1(l2_stripes_0_0_d1),
    .q1(l2_stripes_0_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_1_address0),
    .ce0(l2_stripes_0_1_ce0),
    .q0(l2_stripes_0_1_q0),
    .address1(l2_stripes_0_1_address1),
    .ce1(l2_stripes_0_1_ce1),
    .we1(l2_stripes_0_1_we1),
    .d1(l2_stripes_0_1_d1),
    .q1(l2_stripes_0_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_2_address0),
    .ce0(l2_stripes_0_2_ce0),
    .q0(l2_stripes_0_2_q0),
    .address1(l2_stripes_0_2_address1),
    .ce1(l2_stripes_0_2_ce1),
    .we1(l2_stripes_0_2_we1),
    .d1(l2_stripes_0_2_d1),
    .q1(l2_stripes_0_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_3_address0),
    .ce0(l2_stripes_0_3_ce0),
    .q0(l2_stripes_0_3_q0),
    .address1(l2_stripes_0_3_address1),
    .ce1(l2_stripes_0_3_ce1),
    .we1(l2_stripes_0_3_we1),
    .d1(l2_stripes_0_3_d1),
    .q1(l2_stripes_0_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_4_address0),
    .ce0(l2_stripes_0_4_ce0),
    .q0(l2_stripes_0_4_q0),
    .address1(l2_stripes_0_4_address1),
    .ce1(l2_stripes_0_4_ce1),
    .we1(l2_stripes_0_4_we1),
    .d1(l2_stripes_0_4_d1),
    .q1(l2_stripes_0_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_5_address0),
    .ce0(l2_stripes_0_5_ce0),
    .q0(l2_stripes_0_5_q0),
    .address1(l2_stripes_0_5_address1),
    .ce1(l2_stripes_0_5_ce1),
    .we1(l2_stripes_0_5_we1),
    .d1(l2_stripes_0_5_d1),
    .q1(l2_stripes_0_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_0_address0),
    .ce0(l2_stripes_3_0_ce0),
    .q0(l2_stripes_3_0_q0),
    .address1(l2_stripes_3_0_address1),
    .ce1(l2_stripes_3_0_ce1),
    .we1(l2_stripes_3_0_we1),
    .d1(l2_stripes_3_0_d1),
    .q1(l2_stripes_3_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_1_address0),
    .ce0(l2_stripes_3_1_ce0),
    .q0(l2_stripes_3_1_q0),
    .address1(l2_stripes_3_1_address1),
    .ce1(l2_stripes_3_1_ce1),
    .we1(l2_stripes_3_1_we1),
    .d1(l2_stripes_3_1_d1),
    .q1(l2_stripes_3_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_2_address0),
    .ce0(l2_stripes_3_2_ce0),
    .q0(l2_stripes_3_2_q0),
    .address1(l2_stripes_3_2_address1),
    .ce1(l2_stripes_3_2_ce1),
    .we1(l2_stripes_3_2_we1),
    .d1(l2_stripes_3_2_d1),
    .q1(l2_stripes_3_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_3_address0),
    .ce0(l2_stripes_3_3_ce0),
    .q0(l2_stripes_3_3_q0),
    .address1(l2_stripes_3_3_address1),
    .ce1(l2_stripes_3_3_ce1),
    .we1(l2_stripes_3_3_we1),
    .d1(l2_stripes_3_3_d1),
    .q1(l2_stripes_3_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_4_address0),
    .ce0(l2_stripes_3_4_ce0),
    .q0(l2_stripes_3_4_q0),
    .address1(l2_stripes_3_4_address1),
    .ce1(l2_stripes_3_4_ce1),
    .we1(l2_stripes_3_4_we1),
    .d1(l2_stripes_3_4_d1),
    .q1(l2_stripes_3_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_5_address0),
    .ce0(l2_stripes_3_5_ce0),
    .q0(l2_stripes_3_5_q0),
    .address1(l2_stripes_3_5_address1),
    .ce1(l2_stripes_3_5_ce1),
    .we1(l2_stripes_3_5_we1),
    .d1(l2_stripes_3_5_d1),
    .q1(l2_stripes_3_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_0_address0),
    .ce0(l2_stripes_1_0_ce0),
    .q0(l2_stripes_1_0_q0),
    .address1(l2_stripes_1_0_address1),
    .ce1(l2_stripes_1_0_ce1),
    .we1(l2_stripes_1_0_we1),
    .d1(l2_stripes_1_0_d1),
    .q1(l2_stripes_1_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_1_address0),
    .ce0(l2_stripes_1_1_ce0),
    .q0(l2_stripes_1_1_q0),
    .address1(l2_stripes_1_1_address1),
    .ce1(l2_stripes_1_1_ce1),
    .we1(l2_stripes_1_1_we1),
    .d1(l2_stripes_1_1_d1),
    .q1(l2_stripes_1_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_2_address0),
    .ce0(l2_stripes_1_2_ce0),
    .q0(l2_stripes_1_2_q0),
    .address1(l2_stripes_1_2_address1),
    .ce1(l2_stripes_1_2_ce1),
    .we1(l2_stripes_1_2_we1),
    .d1(l2_stripes_1_2_d1),
    .q1(l2_stripes_1_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_3_address0),
    .ce0(l2_stripes_1_3_ce0),
    .q0(l2_stripes_1_3_q0),
    .address1(l2_stripes_1_3_address1),
    .ce1(l2_stripes_1_3_ce1),
    .we1(l2_stripes_1_3_we1),
    .d1(l2_stripes_1_3_d1),
    .q1(l2_stripes_1_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_4_address0),
    .ce0(l2_stripes_1_4_ce0),
    .q0(l2_stripes_1_4_q0),
    .address1(l2_stripes_1_4_address1),
    .ce1(l2_stripes_1_4_ce1),
    .we1(l2_stripes_1_4_we1),
    .d1(l2_stripes_1_4_d1),
    .q1(l2_stripes_1_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_5_address0),
    .ce0(l2_stripes_1_5_ce0),
    .q0(l2_stripes_1_5_q0),
    .address1(l2_stripes_1_5_address1),
    .ce1(l2_stripes_1_5_ce1),
    .we1(l2_stripes_1_5_we1),
    .d1(l2_stripes_1_5_d1),
    .q1(l2_stripes_1_5_q1)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U1(
    .din0(l1_stripes_2_0_load_reg_14509),
    .din1(l1_stripes_2_1_load_reg_14516),
    .din2(l1_stripes_2_2_load_reg_14523),
    .din3(l1_stripes_2_3_load_reg_14530),
    .din4(l1_stripes_2_4_load_reg_14537),
    .din5(l1_stripes_2_5_load_reg_14544),
    .din6(select_ln78_reg_14412),
    .dout(tmp_3_fu_4462_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U2(
    .din0(l1_stripes_2_0_load_1_reg_14635),
    .din1(l1_stripes_2_1_load_1_reg_14642),
    .din2(l1_stripes_2_2_load_1_reg_14649),
    .din3(l1_stripes_2_3_load_1_reg_14656),
    .din4(l1_stripes_2_4_load_1_reg_14663),
    .din5(l1_stripes_2_5_load_1_reg_14670),
    .din6(select_ln78_reg_14412),
    .dout(tmp_6_fu_4503_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U3(
    .din0(l1_stripes_0_0_load_reg_14425),
    .din1(l1_stripes_0_1_load_reg_14432),
    .din2(l1_stripes_0_2_load_reg_14439),
    .din3(l1_stripes_0_3_load_reg_14446),
    .din4(l1_stripes_0_4_load_reg_14453),
    .din5(l1_stripes_0_5_load_reg_14460),
    .din6(select_ln78_reg_14412),
    .dout(tmp_1_fu_4518_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U4(
    .din0(l1_stripes_0_0_load_1_reg_14551),
    .din1(l1_stripes_0_1_load_1_reg_14558),
    .din2(l1_stripes_0_2_load_1_reg_14565),
    .din3(l1_stripes_0_3_load_1_reg_14572),
    .din4(l1_stripes_0_4_load_1_reg_14579),
    .din5(l1_stripes_0_5_load_1_reg_14586),
    .din6(select_ln78_reg_14412),
    .dout(tmp_4_fu_4541_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U5(
    .din0(l1_stripes_0_0_load_2_reg_14819),
    .din1(l1_stripes_0_1_load_2_reg_14826),
    .din2(l1_stripes_0_2_load_2_reg_14833),
    .din3(l1_stripes_0_3_load_2_reg_14840),
    .din4(l1_stripes_0_4_load_2_reg_14847),
    .din5(l1_stripes_0_5_load_2_reg_14854),
    .din6(select_ln78_reg_14412),
    .dout(tmp_7_fu_4608_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U6(
    .din0(l1_stripes_2_0_load_2_reg_14903),
    .din1(l1_stripes_2_1_load_2_reg_14910),
    .din2(l1_stripes_2_2_load_2_reg_14917),
    .din3(l1_stripes_2_3_load_2_reg_14924),
    .din4(l1_stripes_2_4_load_2_reg_14931),
    .din5(l1_stripes_2_5_load_2_reg_14938),
    .din6(select_ln78_reg_14412),
    .dout(tmp_9_fu_4623_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U7(
    .din0(l1_stripes_2_0_load_reg_14509),
    .din1(l1_stripes_2_1_load_reg_14516),
    .din2(l1_stripes_2_2_load_reg_14523),
    .din3(l1_stripes_2_3_load_reg_14530),
    .din4(l1_stripes_2_4_load_reg_14537),
    .din5(l1_stripes_2_5_load_reg_14544),
    .din6(select_ln78_1_reg_14767),
    .dout(tmp_12_fu_4652_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U8(
    .din0(l1_stripes_1_0_load_1_reg_14593),
    .din1(l1_stripes_1_1_load_1_reg_14600),
    .din2(l1_stripes_1_2_load_1_reg_14607),
    .din3(l1_stripes_1_3_load_1_reg_14614),
    .din4(l1_stripes_1_4_load_1_reg_14621),
    .din5(l1_stripes_1_5_load_1_reg_14628),
    .din6(select_ln78_1_reg_14767),
    .dout(tmp_14_fu_4695_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U9(
    .din0(l1_stripes_2_0_load_1_reg_14635),
    .din1(l1_stripes_2_1_load_1_reg_14642),
    .din2(l1_stripes_2_2_load_1_reg_14649),
    .din3(l1_stripes_2_3_load_1_reg_14656),
    .din4(l1_stripes_2_4_load_1_reg_14663),
    .din5(l1_stripes_2_5_load_1_reg_14670),
    .din6(select_ln78_1_reg_14767),
    .dout(tmp_15_fu_4740_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U10(
    .din0(l1_stripes_1_0_load_2_reg_14861),
    .din1(l1_stripes_1_1_load_2_reg_14868),
    .din2(l1_stripes_1_2_load_2_reg_14875),
    .din3(l1_stripes_1_3_load_2_reg_14882),
    .din4(l1_stripes_1_4_load_2_reg_14889),
    .din5(l1_stripes_1_5_load_2_reg_14896),
    .din6(select_ln78_1_reg_14767),
    .dout(tmp_17_fu_4751_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U11(
    .din0(l1_stripes_2_0_load_2_reg_14903),
    .din1(l1_stripes_2_1_load_2_reg_14910),
    .din2(l1_stripes_2_2_load_2_reg_14917),
    .din3(l1_stripes_2_3_load_2_reg_14924),
    .din4(l1_stripes_2_4_load_2_reg_14931),
    .din5(l1_stripes_2_5_load_2_reg_14938),
    .din6(select_ln78_1_reg_14767),
    .dout(tmp_18_fu_4766_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U12(
    .din0(l1_stripes_2_0_load_reg_14509),
    .din1(l1_stripes_2_1_load_reg_14516),
    .din2(l1_stripes_2_2_load_reg_14523),
    .din3(l1_stripes_2_3_load_reg_14530),
    .din4(l1_stripes_2_4_load_reg_14537),
    .din5(l1_stripes_2_5_load_reg_14544),
    .din6(select_ln78_2_reg_14780),
    .dout(tmp_21_fu_4777_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U13(
    .din0(l1_stripes_2_0_load_1_reg_14635),
    .din1(l1_stripes_2_1_load_1_reg_14642),
    .din2(l1_stripes_2_2_load_1_reg_14649),
    .din3(l1_stripes_2_3_load_1_reg_14656),
    .din4(l1_stripes_2_4_load_1_reg_14663),
    .din5(l1_stripes_2_5_load_1_reg_14670),
    .din6(select_ln78_2_reg_14780),
    .dout(tmp_24_fu_4800_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U14(
    .din0(l1_stripes_1_0_load_reg_14467),
    .din1(l1_stripes_1_1_load_reg_14474),
    .din2(l1_stripes_1_2_load_reg_14481),
    .din3(l1_stripes_1_3_load_reg_14488),
    .din4(l1_stripes_1_4_load_reg_14495),
    .din5(l1_stripes_1_5_load_reg_14502),
    .din6(select_ln78_reg_14412),
    .dout(tmp_2_fu_4937_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U15(
    .din0(l1_stripes_1_0_load_1_reg_14593),
    .din1(l1_stripes_1_1_load_1_reg_14600),
    .din2(l1_stripes_1_2_load_1_reg_14607),
    .din3(l1_stripes_1_3_load_1_reg_14614),
    .din4(l1_stripes_1_4_load_1_reg_14621),
    .din5(l1_stripes_1_5_load_1_reg_14628),
    .din6(select_ln78_reg_14412),
    .dout(tmp_5_fu_5090_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U16(
    .din0(l1_stripes_1_0_load_2_reg_14861),
    .din1(l1_stripes_1_1_load_2_reg_14868),
    .din2(l1_stripes_1_2_load_2_reg_14875),
    .din3(l1_stripes_1_3_load_2_reg_14882),
    .din4(l1_stripes_1_4_load_2_reg_14889),
    .din5(l1_stripes_1_5_load_2_reg_14896),
    .din6(select_ln78_reg_14412),
    .dout(tmp_8_fu_5263_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U17(
    .din0(l1_stripes_0_0_load_reg_14425),
    .din1(l1_stripes_0_1_load_reg_14432),
    .din2(l1_stripes_0_2_load_reg_14439),
    .din3(l1_stripes_0_3_load_reg_14446),
    .din4(l1_stripes_0_4_load_reg_14453),
    .din5(l1_stripes_0_5_load_reg_14460),
    .din6(select_ln78_1_reg_14767),
    .dout(tmp_10_fu_5429_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U18(
    .din0(l1_stripes_1_0_load_reg_14467),
    .din1(l1_stripes_1_1_load_reg_14474),
    .din2(l1_stripes_1_2_load_reg_14481),
    .din3(l1_stripes_1_3_load_reg_14488),
    .din4(l1_stripes_1_4_load_reg_14495),
    .din5(l1_stripes_1_5_load_reg_14502),
    .din6(select_ln78_1_reg_14767),
    .dout(tmp_11_fu_5492_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U19(
    .din0(l1_stripes_0_0_load_1_reg_14551),
    .din1(l1_stripes_0_1_load_1_reg_14558),
    .din2(l1_stripes_0_2_load_1_reg_14565),
    .din3(l1_stripes_0_3_load_1_reg_14572),
    .din4(l1_stripes_0_4_load_1_reg_14579),
    .din5(l1_stripes_0_5_load_1_reg_14586),
    .din6(select_ln78_1_reg_14767),
    .dout(tmp_13_fu_5615_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U20(
    .din0(l1_stripes_0_0_load_2_reg_14819),
    .din1(l1_stripes_0_1_load_2_reg_14826),
    .din2(l1_stripes_0_2_load_2_reg_14833),
    .din3(l1_stripes_0_3_load_2_reg_14840),
    .din4(l1_stripes_0_4_load_2_reg_14847),
    .din5(l1_stripes_0_5_load_2_reg_14854),
    .din6(select_ln78_1_reg_14767),
    .dout(tmp_16_fu_5755_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U21(
    .din0(l1_stripes_0_0_load_1_reg_14551),
    .din1(l1_stripes_0_1_load_1_reg_14558),
    .din2(l1_stripes_0_2_load_1_reg_14565),
    .din3(l1_stripes_0_3_load_1_reg_14572),
    .din4(l1_stripes_0_4_load_1_reg_14579),
    .din5(l1_stripes_0_5_load_1_reg_14586),
    .din6(select_ln78_2_reg_14780),
    .dout(tmp_22_fu_5945_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U22(
    .din0(l1_stripes_1_0_load_1_reg_14593),
    .din1(l1_stripes_1_1_load_1_reg_14600),
    .din2(l1_stripes_1_2_load_1_reg_14607),
    .din3(l1_stripes_1_3_load_1_reg_14614),
    .din4(l1_stripes_1_4_load_1_reg_14621),
    .din5(l1_stripes_1_5_load_1_reg_14628),
    .din6(select_ln78_2_reg_14780),
    .dout(tmp_23_fu_5982_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U23(
    .din0(l1_stripes_0_0_load_2_reg_14819),
    .din1(l1_stripes_0_1_load_2_reg_14826),
    .din2(l1_stripes_0_2_load_2_reg_14833),
    .din3(l1_stripes_0_3_load_2_reg_14840),
    .din4(l1_stripes_0_4_load_2_reg_14847),
    .din5(l1_stripes_0_5_load_2_reg_14854),
    .din6(select_ln78_2_reg_14780),
    .dout(tmp_25_fu_6021_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U24(
    .din0(l1_stripes_0_0_load_reg_14425),
    .din1(l1_stripes_0_1_load_reg_14432),
    .din2(l1_stripes_0_2_load_reg_14439),
    .din3(l1_stripes_0_3_load_reg_14446),
    .din4(l1_stripes_0_4_load_reg_14453),
    .din5(l1_stripes_0_5_load_reg_14460),
    .din6(select_ln78_2_reg_14780),
    .dout(tmp_19_fu_6345_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U25(
    .din0(l1_stripes_1_0_load_reg_14467),
    .din1(l1_stripes_1_1_load_reg_14474),
    .din2(l1_stripes_1_2_load_reg_14481),
    .din3(l1_stripes_1_3_load_reg_14488),
    .din4(l1_stripes_1_4_load_reg_14495),
    .din5(l1_stripes_1_5_load_reg_14502),
    .din6(select_ln78_2_reg_14780),
    .dout(tmp_20_fu_6428_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U26(
    .din0(l1_stripes_1_0_load_2_reg_14861),
    .din1(l1_stripes_1_1_load_2_reg_14868),
    .din2(l1_stripes_1_2_load_2_reg_14875),
    .din3(l1_stripes_1_3_load_2_reg_14882),
    .din4(l1_stripes_1_4_load_2_reg_14889),
    .din5(l1_stripes_1_5_load_2_reg_14896),
    .din6(select_ln78_2_reg_14780),
    .dout(tmp_26_fu_6759_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U27(
    .din0(l1_stripes_2_0_load_2_reg_14903),
    .din1(l1_stripes_2_1_load_2_reg_14910),
    .din2(l1_stripes_2_2_load_2_reg_14917),
    .din3(l1_stripes_2_3_load_2_reg_14924),
    .din4(l1_stripes_2_4_load_2_reg_14931),
    .din5(l1_stripes_2_5_load_2_reg_14938),
    .din6(select_ln78_2_reg_14780),
    .dout(tmp_28_fu_6818_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U28(
    .din0(l2_stripes_3_0_q0),
    .din1(l2_stripes_3_1_q0),
    .din2(l2_stripes_3_2_q0),
    .din3(l2_stripes_3_3_q0),
    .din4(l2_stripes_3_4_q0),
    .din5(l2_stripes_3_5_q0),
    .din6(select_ln158_fu_7623_p3),
    .dout(tmp_31_fu_7631_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U29(
    .din0(l2_stripes_1_0_q0),
    .din1(l2_stripes_1_1_q0),
    .din2(l2_stripes_1_2_q0),
    .din3(l2_stripes_1_3_q0),
    .din4(l2_stripes_1_4_q0),
    .din5(l2_stripes_1_5_q0),
    .din6(select_ln158_fu_7623_p3),
    .dout(tmp_32_fu_7649_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U30(
    .din0(l2_stripes_3_0_q1),
    .din1(l2_stripes_3_1_q1),
    .din2(l2_stripes_3_2_q1),
    .din3(l2_stripes_3_3_q1),
    .din4(l2_stripes_3_4_q1),
    .din5(l2_stripes_3_5_q1),
    .din6(select_ln158_fu_7623_p3),
    .dout(tmp_35_fu_7674_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U31(
    .din0(l2_stripes_1_0_q1),
    .din1(l2_stripes_1_1_q1),
    .din2(l2_stripes_1_2_q1),
    .din3(l2_stripes_1_3_q1),
    .din4(l2_stripes_1_4_q1),
    .din5(l2_stripes_1_5_q1),
    .din6(select_ln158_fu_7623_p3),
    .dout(tmp_36_fu_7692_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U32(
    .din0(l2_stripes_3_0_load_reg_15870),
    .din1(l2_stripes_3_1_load_reg_15876),
    .din2(l2_stripes_3_2_load_reg_15882),
    .din3(l2_stripes_3_3_load_reg_15888),
    .din4(l2_stripes_3_4_load_reg_15894),
    .din5(l2_stripes_3_5_load_reg_15900),
    .din6(select_ln158_1_reg_16143),
    .dout(tmp_43_fu_7883_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U33(
    .din0(l2_stripes_1_0_load_reg_15906),
    .din1(l2_stripes_1_1_load_reg_15912),
    .din2(l2_stripes_1_2_load_reg_15918),
    .din3(l2_stripes_1_3_load_reg_15924),
    .din4(l2_stripes_1_4_load_reg_15930),
    .din5(l2_stripes_1_5_load_reg_15936),
    .din6(select_ln158_1_reg_16143),
    .dout(tmp_44_fu_7894_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U34(
    .din0(l2_stripes_2_0_load_1_reg_16268),
    .din1(l2_stripes_2_1_load_1_reg_16275),
    .din2(l2_stripes_2_2_load_1_reg_16282),
    .din3(l2_stripes_2_3_load_1_reg_16289),
    .din4(l2_stripes_2_4_load_1_reg_16296),
    .din5(l2_stripes_2_5_load_1_reg_16303),
    .din6(select_ln158_reg_15828),
    .dout(tmp_33_fu_7912_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U35(
    .din0(l2_stripes_0_0_q1),
    .din1(l2_stripes_0_1_q1),
    .din2(l2_stripes_0_2_q1),
    .din3(l2_stripes_0_3_q1),
    .din4(l2_stripes_0_4_q1),
    .din5(l2_stripes_0_5_q1),
    .din6(select_ln158_reg_15828),
    .dout(tmp_34_fu_7923_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U36(
    .din0(l2_stripes_3_0_load_1_reg_15983),
    .din1(l2_stripes_3_1_load_1_reg_15989),
    .din2(l2_stripes_3_2_load_1_reg_15995),
    .din3(l2_stripes_3_3_load_1_reg_16001),
    .din4(l2_stripes_3_4_load_1_reg_16007),
    .din5(l2_stripes_3_5_load_1_reg_16013),
    .din6(select_ln158_1_reg_16143),
    .dout(tmp_47_fu_7973_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U37(
    .din0(l2_stripes_1_0_load_1_reg_16019),
    .din1(l2_stripes_1_1_load_1_reg_16025),
    .din2(l2_stripes_1_2_load_1_reg_16031),
    .din3(l2_stripes_1_3_load_1_reg_16037),
    .din4(l2_stripes_1_4_load_1_reg_16043),
    .din5(l2_stripes_1_5_load_1_reg_16049),
    .din6(select_ln158_1_reg_16143),
    .dout(tmp_48_fu_7984_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U38(
    .din0(l2_stripes_2_0_load_reg_16175),
    .din1(l2_stripes_2_1_load_reg_16182),
    .din2(l2_stripes_2_2_load_reg_16189),
    .din3(l2_stripes_2_3_load_reg_16196),
    .din4(l2_stripes_2_4_load_reg_16203),
    .din5(l2_stripes_2_5_load_reg_16210),
    .din6(select_ln158_reg_15828),
    .dout(tmp_29_fu_8044_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U39(
    .din0(l2_stripes_0_0_load_reg_16477),
    .din1(l2_stripes_0_1_load_reg_16484),
    .din2(l2_stripes_0_2_load_reg_16491),
    .din3(l2_stripes_0_3_load_reg_16498),
    .din4(l2_stripes_0_4_load_reg_16505),
    .din5(l2_stripes_0_5_load_reg_16512),
    .din6(select_ln158_reg_15828),
    .dout(tmp_30_fu_8055_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U40(
    .din0(l2_stripes_2_0_load_2_reg_16567),
    .din1(l2_stripes_2_1_load_2_reg_16574),
    .din2(l2_stripes_2_2_load_2_reg_16581),
    .din3(l2_stripes_2_3_load_2_reg_16588),
    .din4(l2_stripes_2_4_load_2_reg_16595),
    .din5(l2_stripes_2_5_load_2_reg_16602),
    .din6(select_ln158_reg_15828),
    .dout(tmp_37_fu_8093_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U41(
    .din0(l2_stripes_0_0_q0),
    .din1(l2_stripes_0_1_q0),
    .din2(l2_stripes_0_2_q0),
    .din3(l2_stripes_0_3_q0),
    .din4(l2_stripes_0_4_q0),
    .din5(l2_stripes_0_5_q0),
    .din6(select_ln158_reg_15828),
    .dout(tmp_38_fu_8104_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U42(
    .din0(l2_stripes_3_0_load_2_reg_16381),
    .din1(l2_stripes_3_1_load_2_reg_16388),
    .din2(l2_stripes_3_2_load_2_reg_16395),
    .din3(l2_stripes_3_3_load_2_reg_16402),
    .din4(l2_stripes_3_4_load_2_reg_16409),
    .din5(l2_stripes_3_5_load_2_reg_16416),
    .din6(select_ln158_1_reg_16143),
    .dout(tmp_51_fu_8160_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U43(
    .din0(l2_stripes_1_0_load_2_reg_16423),
    .din1(l2_stripes_1_1_load_2_reg_16430),
    .din2(l2_stripes_1_2_load_2_reg_16437),
    .din3(l2_stripes_1_3_load_2_reg_16444),
    .din4(l2_stripes_1_4_load_2_reg_16451),
    .din5(l2_stripes_1_5_load_2_reg_16458),
    .din6(select_ln158_1_reg_16143),
    .dout(tmp_52_fu_8171_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U44(
    .din0(l2_stripes_3_0_load_2_reg_16381),
    .din1(l2_stripes_3_1_load_2_reg_16388),
    .din2(l2_stripes_3_2_load_2_reg_16395),
    .din3(l2_stripes_3_3_load_2_reg_16402),
    .din4(l2_stripes_3_4_load_2_reg_16409),
    .din5(l2_stripes_3_5_load_2_reg_16416),
    .din6(select_ln158_reg_15828),
    .dout(tmp_39_fu_8194_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U45(
    .din0(l2_stripes_1_0_load_2_reg_16423),
    .din1(l2_stripes_1_1_load_2_reg_16430),
    .din2(l2_stripes_1_2_load_2_reg_16437),
    .din3(l2_stripes_1_3_load_2_reg_16444),
    .din4(l2_stripes_1_4_load_2_reg_16451),
    .din5(l2_stripes_1_5_load_2_reg_16458),
    .din6(select_ln158_reg_15828),
    .dout(tmp_40_fu_8205_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U46(
    .din0(l2_stripes_2_0_load_reg_16175),
    .din1(l2_stripes_2_1_load_reg_16182),
    .din2(l2_stripes_2_2_load_reg_16189),
    .din3(l2_stripes_2_3_load_reg_16196),
    .din4(l2_stripes_2_4_load_reg_16203),
    .din5(l2_stripes_2_5_load_reg_16210),
    .din6(select_ln158_2_reg_16159),
    .dout(tmp_53_fu_9198_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U47(
    .din0(l2_stripes_0_0_load_reg_16477),
    .din1(l2_stripes_0_1_load_reg_16484),
    .din2(l2_stripes_0_2_load_reg_16491),
    .din3(l2_stripes_0_3_load_reg_16498),
    .din4(l2_stripes_0_4_load_reg_16505),
    .din5(l2_stripes_0_5_load_reg_16512),
    .din6(select_ln158_2_reg_16159),
    .dout(tmp_54_fu_9209_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U48(
    .din0(l2_stripes_3_0_load_reg_15870),
    .din1(l2_stripes_3_1_load_reg_15876),
    .din2(l2_stripes_3_2_load_reg_15882),
    .din3(l2_stripes_3_3_load_reg_15888),
    .din4(l2_stripes_3_4_load_reg_15894),
    .din5(l2_stripes_3_5_load_reg_15900),
    .din6(select_ln158_2_reg_16159),
    .dout(tmp_55_fu_9227_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U49(
    .din0(l2_stripes_1_0_load_reg_15906),
    .din1(l2_stripes_1_1_load_reg_15912),
    .din2(l2_stripes_1_2_load_reg_15918),
    .din3(l2_stripes_1_3_load_reg_15924),
    .din4(l2_stripes_1_4_load_reg_15930),
    .din5(l2_stripes_1_5_load_reg_15936),
    .din6(select_ln158_2_reg_16159),
    .dout(tmp_56_fu_9238_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U50(
    .din0(l2_stripes_2_0_load_1_reg_16268),
    .din1(l2_stripes_2_1_load_1_reg_16275),
    .din2(l2_stripes_2_2_load_1_reg_16282),
    .din3(l2_stripes_2_3_load_1_reg_16289),
    .din4(l2_stripes_2_4_load_1_reg_16296),
    .din5(l2_stripes_2_5_load_1_reg_16303),
    .din6(select_ln158_2_reg_16159),
    .dout(tmp_57_fu_9480_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U51(
    .din0(l2_stripes_0_0_load_1_reg_16519),
    .din1(l2_stripes_0_1_load_1_reg_16525),
    .din2(l2_stripes_0_2_load_1_reg_16531),
    .din3(l2_stripes_0_3_load_1_reg_16537),
    .din4(l2_stripes_0_4_load_1_reg_16543),
    .din5(l2_stripes_0_5_load_1_reg_16549),
    .din6(select_ln158_2_reg_16159),
    .dout(tmp_58_fu_9491_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U52(
    .din0(l2_stripes_3_0_load_2_reg_16381),
    .din1(l2_stripes_3_1_load_2_reg_16388),
    .din2(l2_stripes_3_2_load_2_reg_16395),
    .din3(l2_stripes_3_3_load_2_reg_16402),
    .din4(l2_stripes_3_4_load_2_reg_16409),
    .din5(l2_stripes_3_5_load_2_reg_16416),
    .din6(select_ln158_2_reg_16159),
    .dout(tmp_63_fu_9509_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U53(
    .din0(l2_stripes_1_0_load_2_reg_16423),
    .din1(l2_stripes_1_1_load_2_reg_16430),
    .din2(l2_stripes_1_2_load_2_reg_16437),
    .din3(l2_stripes_1_3_load_2_reg_16444),
    .din4(l2_stripes_1_4_load_2_reg_16451),
    .din5(l2_stripes_1_5_load_2_reg_16458),
    .din6(select_ln158_2_reg_16159),
    .dout(tmp_64_fu_9520_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U54(
    .din0(l2_stripes_2_0_load_reg_16175),
    .din1(l2_stripes_2_1_load_reg_16182),
    .din2(l2_stripes_2_2_load_reg_16189),
    .din3(l2_stripes_2_3_load_reg_16196),
    .din4(l2_stripes_2_4_load_reg_16203),
    .din5(l2_stripes_2_5_load_reg_16210),
    .din6(select_ln158_1_reg_16143),
    .dout(tmp_41_fu_9653_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U55(
    .din0(l2_stripes_0_0_load_reg_16477),
    .din1(l2_stripes_0_1_load_reg_16484),
    .din2(l2_stripes_0_2_load_reg_16491),
    .din3(l2_stripes_0_3_load_reg_16498),
    .din4(l2_stripes_0_4_load_reg_16505),
    .din5(l2_stripes_0_5_load_reg_16512),
    .din6(select_ln158_1_reg_16143),
    .dout(tmp_42_fu_9664_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U56(
    .din0(l2_stripes_2_0_load_1_reg_16268),
    .din1(l2_stripes_2_1_load_1_reg_16275),
    .din2(l2_stripes_2_2_load_1_reg_16282),
    .din3(l2_stripes_2_3_load_1_reg_16289),
    .din4(l2_stripes_2_4_load_1_reg_16296),
    .din5(l2_stripes_2_5_load_1_reg_16303),
    .din6(select_ln158_1_reg_16143),
    .dout(tmp_45_fu_9682_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U57(
    .din0(l2_stripes_0_0_load_1_reg_16519),
    .din1(l2_stripes_0_1_load_1_reg_16525),
    .din2(l2_stripes_0_2_load_1_reg_16531),
    .din3(l2_stripes_0_3_load_1_reg_16537),
    .din4(l2_stripes_0_4_load_1_reg_16543),
    .din5(l2_stripes_0_5_load_1_reg_16549),
    .din6(select_ln158_1_reg_16143),
    .dout(tmp_46_fu_9693_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U58(
    .din0(l2_stripes_2_0_load_2_reg_16567),
    .din1(l2_stripes_2_1_load_2_reg_16574),
    .din2(l2_stripes_2_2_load_2_reg_16581),
    .din3(l2_stripes_2_3_load_2_reg_16588),
    .din4(l2_stripes_2_4_load_2_reg_16595),
    .din5(l2_stripes_2_5_load_2_reg_16602),
    .din6(select_ln158_1_reg_16143),
    .dout(tmp_49_fu_10776_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U59(
    .din0(l2_stripes_0_0_load_2_reg_16706),
    .din1(l2_stripes_0_1_load_2_reg_16712),
    .din2(l2_stripes_0_2_load_2_reg_16718),
    .din3(l2_stripes_0_3_load_2_reg_16724),
    .din4(l2_stripes_0_4_load_2_reg_16730),
    .din5(l2_stripes_0_5_load_2_reg_16736),
    .din6(select_ln158_1_reg_16143),
    .dout(tmp_50_fu_10787_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U60(
    .din0(l2_stripes_3_0_load_1_reg_15983),
    .din1(l2_stripes_3_1_load_1_reg_15989),
    .din2(l2_stripes_3_2_load_1_reg_15995),
    .din3(l2_stripes_3_3_load_1_reg_16001),
    .din4(l2_stripes_3_4_load_1_reg_16007),
    .din5(l2_stripes_3_5_load_1_reg_16013),
    .din6(select_ln158_2_reg_16159),
    .dout(tmp_59_fu_10840_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U61(
    .din0(l2_stripes_1_0_load_1_reg_16019),
    .din1(l2_stripes_1_1_load_1_reg_16025),
    .din2(l2_stripes_1_2_load_1_reg_16031),
    .din3(l2_stripes_1_3_load_1_reg_16037),
    .din4(l2_stripes_1_4_load_1_reg_16043),
    .din5(l2_stripes_1_5_load_1_reg_16049),
    .din6(select_ln158_2_reg_16159),
    .dout(tmp_60_fu_10851_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U62(
    .din0(l2_stripes_2_0_load_2_reg_16567),
    .din1(l2_stripes_2_1_load_2_reg_16574),
    .din2(l2_stripes_2_2_load_2_reg_16581),
    .din3(l2_stripes_2_3_load_2_reg_16588),
    .din4(l2_stripes_2_4_load_2_reg_16595),
    .din5(l2_stripes_2_5_load_2_reg_16602),
    .din6(select_ln158_2_reg_16159),
    .dout(tmp_61_fu_10888_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U63(
    .din0(l2_stripes_0_0_load_2_reg_16706),
    .din1(l2_stripes_0_1_load_2_reg_16712),
    .din2(l2_stripes_0_2_load_2_reg_16718),
    .din3(l2_stripes_0_3_load_2_reg_16724),
    .din4(l2_stripes_0_4_load_2_reg_16730),
    .din5(l2_stripes_0_5_load_2_reg_16736),
    .din6(select_ln158_2_reg_16159),
    .dout(tmp_62_fu_10899_p8)
);

cnn_mac_muladd_5sRg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sRg6_U64(
    .din0(grp_fu_13647_p0),
    .din1(grp_fu_13647_p1),
    .din2(grp_fu_13647_p2),
    .dout(grp_fu_13647_p3)
);

cnn_mac_muladd_5sShg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sShg_U65(
    .din0(grp_fu_13655_p0),
    .din1(grp_fu_13655_p1),
    .din2(sub_ln90_9_fu_4568_p2),
    .dout(grp_fu_13655_p3)
);

cnn_mac_muladd_5sThq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5sThq_U66(
    .din0(grp_fu_13663_p0),
    .din1(grp_fu_13663_p1),
    .din2(sub_ln90_37_fu_4730_p2),
    .dout(grp_fu_13663_p3)
);

cnn_mac_muladd_5nUhA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5nUhA_U67(
    .din0(grp_fu_13671_p0),
    .din1(grp_fu_13671_p1),
    .din2(grp_fu_13671_p2),
    .dout(grp_fu_13671_p3)
);

cnn_mac_muladd_5nVhK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5nVhK_U68(
    .din0(grp_fu_13679_p0),
    .din1(grp_fu_13679_p1),
    .din2(add_ln90_45_reg_15067),
    .dout(grp_fu_13679_p3)
);

cnn_mac_muladd_5nWhU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5nWhU_U69(
    .din0(grp_fu_13688_p0),
    .din1(grp_fu_13688_p1),
    .din2(grp_fu_13688_p2),
    .dout(grp_fu_13688_p3)
);

cnn_mac_muladd_5nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5nXh4_U70(
    .din0(grp_fu_13695_p0),
    .din1(grp_fu_13695_p1),
    .din2(sub_ln90_43_fu_6273_p2),
    .dout(grp_fu_13695_p3)
);

cnn_mac_muladd_5nVhK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5nVhK_U71(
    .din0(grp_fu_13704_p0),
    .din1(grp_fu_13704_p1),
    .din2(add_ln104_30_reg_15302),
    .dout(grp_fu_13704_p3)
);

cnn_mac_muladd_5sYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_5sYie_U72(
    .din0(grp_fu_13712_p0),
    .din1(grp_fu_13712_p1),
    .din2(sub_ln90_50_reg_15232),
    .dout(grp_fu_13712_p3)
);

cnn_mac_muladd_5nZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_5nZio_U73(
    .din0(grp_fu_13719_p0),
    .din1(grp_fu_13719_p1),
    .din2(add_ln104_4_reg_15317),
    .dout(grp_fu_13719_p3)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_50iy_U74(
    .din0(mul_ln168_3_fu_13727_p0),
    .din1(mul_ln168_3_fu_13727_p1),
    .dout(mul_ln168_3_fu_13727_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_50iy_U75(
    .din0(mul_ln168_8_fu_13733_p0),
    .din1(mul_ln168_8_fu_13733_p1),
    .dout(mul_ln168_8_fu_13733_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U76(
    .din0(mul_ln168_15_fu_13739_p0),
    .din1(mul_ln168_15_fu_13739_p1),
    .dout(mul_ln168_15_fu_13739_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_50iy_U77(
    .din0(mul_ln168_17_fu_13745_p0),
    .din1(mul_ln168_17_fu_13745_p1),
    .dout(mul_ln168_17_fu_13745_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U78(
    .din0(mul_ln168_6_fu_13751_p0),
    .din1(mul_ln168_6_fu_13751_p1),
    .dout(mul_ln168_6_fu_13751_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U79(
    .din0(mul_ln168_20_fu_13757_p0),
    .din1(mul_ln168_20_fu_13757_p1),
    .dout(mul_ln168_20_fu_13757_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U80(
    .din0(mul_ln168_11_fu_13763_p0),
    .din1(mul_ln168_11_fu_13763_p1),
    .dout(mul_ln168_11_fu_13763_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U81(
    .din0(mul_ln168_21_fu_13769_p0),
    .din1(mul_ln168_21_fu_13769_p1),
    .dout(mul_ln168_21_fu_13769_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U82(
    .din0(mul_ln168_22_fu_13774_p0),
    .din1(mul_ln168_22_fu_13774_p1),
    .dout(mul_ln168_22_fu_13774_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U83(
    .din0(mul_ln168_27_fu_13779_p0),
    .din1(mul_ln168_27_fu_13779_p1),
    .dout(mul_ln168_27_fu_13779_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_50iy_U84(
    .din0(mul_ln168_28_fu_13785_p0),
    .din1(mul_ln168_28_fu_13785_p1),
    .dout(mul_ln168_28_fu_13785_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U85(
    .din0(mul_ln168_29_fu_13791_p0),
    .din1(mul_ln168_29_fu_13791_p1),
    .dout(mul_ln168_29_fu_13791_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U86(
    .din0(mul_ln168_31_fu_13796_p0),
    .din1(mul_ln168_31_fu_13796_p1),
    .dout(mul_ln168_31_fu_13796_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U87(
    .din0(mul_ln168_32_fu_13802_p0),
    .din1(mul_ln168_32_fu_13802_p1),
    .dout(mul_ln168_32_fu_13802_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U88(
    .din0(mul_ln168_33_fu_13808_p0),
    .din1(mul_ln168_33_fu_13808_p1),
    .dout(mul_ln168_33_fu_13808_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U89(
    .din0(mul_ln168_36_fu_13814_p0),
    .din1(mul_ln168_36_fu_13814_p1),
    .dout(mul_ln168_36_fu_13814_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U90(
    .din0(mul_ln168_37_fu_13820_p0),
    .din1(mul_ln168_37_fu_13820_p1),
    .dout(mul_ln168_37_fu_13820_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U91(
    .din0(mul_ln168_39_fu_13825_p0),
    .din1(mul_ln168_39_fu_13825_p1),
    .dout(mul_ln168_39_fu_13825_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U92(
    .din0(mul_ln168_2_fu_13830_p0),
    .din1(mul_ln168_2_fu_13830_p1),
    .dout(mul_ln168_2_fu_13830_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U93(
    .din0(mul_ln168_10_fu_13835_p0),
    .din1(mul_ln168_10_fu_13835_p1),
    .dout(mul_ln168_10_fu_13835_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U94(
    .din0(mul_ln168_13_fu_13840_p0),
    .din1(mul_ln168_13_fu_13840_p1),
    .dout(mul_ln168_13_fu_13840_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U95(
    .din0(mul_ln168_14_fu_13845_p0),
    .din1(mul_ln168_14_fu_13845_p1),
    .dout(mul_ln168_14_fu_13845_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U96(
    .din0(mul_ln168_24_fu_13851_p0),
    .din1(mul_ln168_24_fu_13851_p1),
    .dout(mul_ln168_24_fu_13851_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_50iy_U97(
    .din0(mul_ln168_26_fu_13857_p0),
    .din1(mul_ln168_26_fu_13857_p1),
    .dout(mul_ln168_26_fu_13857_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U98(
    .din0(mul_ln168_34_fu_13862_p0),
    .din1(mul_ln168_34_fu_13862_p1),
    .dout(mul_ln168_34_fu_13862_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage26_subdone) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_8968)) begin
        if ((icmp_ln114_reg_14205 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3207 <= select_ln111_fu_7518_p3;
        end else if ((icmp_ln114_reg_14205 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3207 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_8968)) begin
        if ((icmp_ln114_reg_14205 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3218 <= select_ln111_1_reg_15363;
        end else if ((icmp_ln114_reg_14205 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3218 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_8968)) begin
        if ((icmp_ln114_reg_14205 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3229 <= select_ln111_2_reg_15405;
        end else if ((icmp_ln114_reg_14205 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3229 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_8968)) begin
        if ((icmp_ln114_reg_14205 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3240 <= select_ln111_3_reg_15368;
        end else if ((icmp_ln114_reg_14205 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3240 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_8968)) begin
        if ((icmp_ln114_reg_14205 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3183 <= 1'd0;
        end else if ((icmp_ln114_reg_14205 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3183 <= icmp_ln134_reg_14402;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_10346)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3273 <= 1'd0;
        end else if ((1'b1 == ap_condition_10343)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3273 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3183;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln54_fu_3485_p2 == 1'd0) & (icmp_ln30_fu_3479_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3148 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln48_reg_13887 == 1'd0) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3148 <= or_ln39_6_reg_14173;
    end else if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln54_reg_13883 == 1'd1) & (icmp_ln30_reg_13879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln48_reg_13887 == 1'd1) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3148 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln48_reg_13887 == 1'd0) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3166 <= select_ln39_14_fu_4115_p3;
    end else if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln54_reg_13883 == 1'd1) & (icmp_ln30_reg_13879 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln48_reg_13887 == 1'd1) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (icmp_ln54_fu_3485_p2 == 1'd0) & (icmp_ln30_fu_3479_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3166 <= 16'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_10346)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3309 <= l2_write_row_offset;
        end else if ((1'b1 == ap_condition_10343)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3309 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3263;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_8968)) begin
        if ((icmp_ln114_reg_14205 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3251 <= 1'd0;
        end else if ((icmp_ln114_reg_14205 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3251 <= icmp_ln123_reg_15393;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_8968)) begin
        if ((icmp_ln114_reg_14205 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3263 <= l2_write_row_offset_2_reg_15344;
        end else if ((icmp_ln114_reg_14205 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3263 <= select_ln123_1_fu_7560_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_10346)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3297 <= 1'd0;
        end else if ((1'b1 == ap_condition_10343)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3297 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3251;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10354)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3339 <= 1'd1;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3339 <= ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3339;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10354)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3350 <= 16'd0;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3350 <= ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3350;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10354)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3361 <= 16'd0;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3361 <= ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3361;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10354)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3372 <= 16'd0;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3372 <= ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3372;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10354)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3383 <= 16'd0;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3383 <= ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3383;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10354)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3394 <= 16'd0;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3394 <= ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3394;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10354)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3405 <= 16'd0;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3405 <= ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3405;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10354)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3416 <= 16'd0;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3416 <= ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3416;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10354)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3427 <= 16'd0;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3427 <= ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3427;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10354)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3319 <= icmp_ln208_reg_15797;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3319 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3319;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10354)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3329 <= select_ln212_fu_13360_p3;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3329 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3329;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2202)) begin
        if (((icmp_ln48_reg_13887 == 1'd1) & (icmp_ln30_reg_13879 == 1'd1))) begin
            l1_write_row_offset <= grp_fu_3462_p2;
        end else if (((icmp_ln54_reg_13883 == 1'd1) & (icmp_ln30_reg_13879 == 1'd0))) begin
            l1_write_row_offset <= select_ln58_fu_3512_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        add_ln104_10_reg_15257 <= add_ln104_10_fu_6923_p2;
        add_ln104_12_reg_15262 <= add_ln104_12_fu_6935_p2;
        add_ln104_15_reg_15267 <= add_ln104_15_fu_6947_p2;
        add_ln104_17_reg_15272 <= add_ln104_17_fu_6963_p2;
        add_ln104_20_reg_15277 <= add_ln104_20_fu_6974_p2;
        add_ln104_21_reg_15282 <= add_ln104_21_fu_6980_p2;
        add_ln104_22_reg_15287 <= add_ln104_22_fu_6986_p2;
        add_ln104_27_reg_15292[13 : 1] <= add_ln104_27_fu_6998_p2[13 : 1];
        add_ln104_2_reg_15252 <= add_ln104_2_fu_6911_p2;
        add_ln104_30_reg_15302 <= add_ln104_30_fu_7004_p2;
        add_ln104_34_reg_15307 <= add_ln104_34_fu_7020_p2;
        add_ln104_35_reg_15312 <= add_ln104_35_fu_7026_p2;
        add_ln90_40_reg_15237 <= add_ln90_40_fu_6588_p2;
        sub_ln90_50_reg_15232 <= sub_ln90_50_fu_6372_p2;
        sub_ln90_58_reg_15242 <= sub_ln90_58_fu_6594_p2;
        sub_ln90_68_reg_15247 <= sub_ln90_68_fu_6812_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        add_ln104_1_reg_15399 <= add_ln104_1_fu_7298_p2;
        select_ln111_2_reg_15405 <= select_ln111_2_fu_7312_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        add_ln104_25_reg_15328 <= add_ln104_25_fu_7101_p2;
        add_ln104_32_reg_15333 <= add_ln104_32_fu_7116_p2;
        add_ln104_3_reg_15322 <= add_ln104_3_fu_7095_p2;
        add_ln104_7_reg_15338 <= add_ln104_7_fu_7134_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        add_ln104_29_reg_15297 <= grp_fu_13688_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        add_ln104_4_reg_15317 <= grp_fu_13712_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        add_ln104_5_reg_15357 <= add_ln104_5_fu_7170_p2;
        add_ln104_8_reg_15352 <= add_ln104_8_fu_7153_p2;
        select_ln111_1_reg_15363 <= select_ln111_1_fu_7185_p3;
        select_ln111_3_reg_15368 <= select_ln111_3_fu_7201_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
        add_ln168_11_reg_16870 <= add_ln168_11_fu_9047_p2;
        add_ln168_12_reg_16875 <= add_ln168_12_fu_9053_p2;
        add_ln178_110_reg_16943 <= add_ln178_110_fu_9404_p2;
        add_ln178_121_reg_16948 <= add_ln178_121_fu_9410_p2;
        add_ln178_12_reg_16918 <= add_ln178_12_fu_9286_p2;
        add_ln178_42_reg_16923 <= add_ln178_42_fu_9318_p2;
        add_ln178_58_reg_16928 <= add_ln178_58_fu_9334_p2;
        add_ln178_76_reg_16933 <= add_ln178_76_fu_9366_p2;
        add_ln178_91_reg_16938 <= add_ln178_91_fu_9372_p2;
        mul_ln168_28_reg_16885 <= mul_ln168_28_fu_13785_p2;
        mul_ln168_29_reg_16890 <= mul_ln168_29_fu_13791_p2;
        select_ln149_12_reg_16895 <= select_ln149_12_fu_9220_p3;
        select_ln149_13_reg_16907 <= select_ln149_13_fu_9249_p3;
        select_ln168_12_reg_16828 <= select_ln168_12_fu_8378_p3;
        select_ln168_56_reg_16860 <= select_ln168_56_fu_8750_p3;
        select_ln168_73_reg_16865[12 : 1] <= select_ln168_73_fu_8975_p3[12 : 1];
        select_ln168_89_reg_16880 <= select_ln168_89_fu_9122_p3;
        shl_ln168_16_reg_16855[9 : 2] <= shl_ln168_16_fu_8635_p3[9 : 2];
        sub_ln168_8_reg_16833[12 : 1] <= sub_ln168_8_fu_8405_p2[12 : 1];
        zext_ln168_38_reg_16843[10 : 3] <= zext_ln168_38_fu_8465_p1[10 : 3];
        zext_ln168_62_reg_16849[10 : 3] <= zext_ln168_62_fu_8625_p1[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001))) begin
        add_ln168_14_reg_16958 <= add_ln168_14_fu_9445_p2;
        add_ln178_125_reg_17017 <= add_ln178_125_fu_9577_p2;
        add_ln178_59_reg_17007 <= add_ln178_59_fu_9547_p2;
        add_ln178_93_reg_17012 <= add_ln178_93_fu_9571_p2;
        mul_ln168_31_reg_16971 <= mul_ln168_31_fu_13796_p2;
        mul_ln168_32_reg_16983 <= mul_ln168_32_fu_13802_p2;
        select_ln149_14_reg_16988 <= select_ln149_14_fu_9502_p3;
        select_ln149_17_reg_16998 <= select_ln149_17_fu_9531_p3;
        zext_ln168_135_reg_16963[7 : 0] <= zext_ln168_135_fu_9460_p1[7 : 0];
        zext_ln168_143_reg_16976[7 : 0] <= zext_ln168_143_fu_9470_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (trunc_ln147_1_reg_15440 == 1'd0) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln168_17_reg_17358 <= add_ln168_17_fu_11767_p2;
        sub_ln168_75_reg_17343[12 : 1] <= sub_ln168_75_fu_11646_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln178_101_reg_17468 <= add_ln178_101_fu_12643_p2;
        add_ln178_111_reg_17473 <= add_ln178_111_fu_12678_p2;
        add_ln178_115_reg_17478 <= add_ln178_115_fu_12684_p2;
        add_ln178_116_reg_17483 <= add_ln178_116_fu_12690_p2;
        add_ln178_120_reg_17488 <= add_ln178_120_fu_12700_p2;
        add_ln178_132_reg_17493 <= add_ln178_132_fu_12719_p2;
        add_ln178_135_reg_17498 <= add_ln178_135_fu_12731_p2;
        add_ln178_14_reg_17393 <= add_ln178_14_fu_12418_p2;
        add_ln178_20_reg_17398 <= add_ln178_20_fu_12424_p2;
        add_ln178_29_reg_17403 <= add_ln178_29_fu_12446_p2;
        add_ln178_31_reg_17408 <= add_ln178_31_fu_12462_p2;
        add_ln178_32_reg_17413 <= add_ln178_32_fu_12468_p2;
        add_ln178_36_reg_17418 <= add_ln178_36_fu_12478_p2;
        add_ln178_47_reg_17423 <= add_ln178_47_fu_12490_p2;
        add_ln178_48_reg_17428 <= add_ln178_48_fu_12496_p2;
        add_ln178_49_reg_17433 <= add_ln178_49_fu_12502_p2;
        add_ln178_54_reg_17438 <= add_ln178_54_fu_12508_p2;
        add_ln178_65_reg_17443 <= add_ln178_65_fu_12514_p2;
        add_ln178_67_reg_17448 <= add_ln178_67_fu_12526_p2;
        add_ln178_77_reg_17453 <= add_ln178_77_fu_12561_p2;
        add_ln178_85_reg_17458 <= add_ln178_85_fu_12596_p2;
        add_ln178_94_reg_17463 <= add_ln178_94_fu_12631_p2;
        mul_ln168_24_reg_17323 <= mul_ln168_24_fu_13851_p2;
        mul_ln168_26_reg_17328 <= mul_ln168_26_fu_13857_p2;
        select_ln168_100_reg_17338 <= select_ln168_100_fu_11595_p3;
        sext_ln168_72_reg_17313 <= sext_ln168_72_fu_11149_p1;
        shl_ln168_47_reg_17353[8 : 1] <= shl_ln168_47_fu_11741_p3[8 : 1];
        shl_ln168_55_reg_17388[8 : 1] <= shl_ln168_55_fu_12317_p3[8 : 1];
        sub_ln168_47_reg_17318[12 : 1] <= sub_ln168_47_fu_11203_p2[12 : 1];
        sub_ln168_69_reg_17333 <= sub_ln168_69_fu_11538_p2;
        sub_ln168_98_reg_17378 <= sub_ln168_98_fu_12147_p2;
        sub_ln168_99_reg_17383[11 : 3] <= sub_ln168_99_fu_12157_p2[11 : 3];
        zext_ln168_163_reg_17368[7 : 0] <= zext_ln168_163_fu_11900_p1[7 : 0];
        zext_ln168_175_reg_17373[7 : 0] <= zext_ln168_175_fu_12109_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln178_114_reg_17303 <= add_ln178_114_fu_11085_p2;
        add_ln178_131_reg_17308 <= add_ln178_131_fu_11101_p2;
        add_ln178_19_reg_17268 <= add_ln178_19_fu_10943_p2;
        add_ln178_28_reg_17273 <= add_ln178_28_fu_10955_p2;
        add_ln178_44_reg_17278 <= add_ln178_44_fu_10961_p2;
        add_ln178_46_reg_17283 <= add_ln178_46_fu_10973_p2;
        add_ln178_64_reg_17288 <= add_ln178_64_fu_10995_p2;
        add_ln178_81_reg_17293 <= add_ln178_81_fu_11027_p2;
        add_ln178_98_reg_17298 <= add_ln178_98_fu_11059_p2;
        mul_ln168_13_reg_17176 <= mul_ln168_13_fu_13840_p2;
        mul_ln168_14_reg_17186 <= mul_ln168_14_fu_13845_p2;
        select_ln149_10_reg_17209 <= select_ln149_10_fu_10798_p3;
        select_ln149_15_reg_17240 <= select_ln149_15_fu_10862_p3;
        select_ln149_16_reg_17257 <= select_ln149_16_fu_10910_p3;
        select_ln168_48_reg_17181[1] <= select_ln168_48_fu_10589_p3[1];
        shl_ln168_26_reg_17198[8 : 1] <= shl_ln168_26_fu_10721_p3[8 : 1];
        shl_ln168_52_reg_17251[8 : 1] <= shl_ln168_52_fu_10869_p3[8 : 1];
        sub_ln168_21_reg_17171[11 : 1] <= sub_ln168_21_fu_10300_p2[11 : 1];
        sub_ln168_48_reg_17203[11 : 1] <= sub_ln168_48_fu_10732_p2[11 : 1];
        sub_ln168_81_reg_17235 <= sub_ln168_81_fu_10835_p2;
        zext_ln168_111_reg_17219[7 : 0] <= zext_ln168_111_fu_10805_p1[7 : 0];
        zext_ln168_2_reg_17161[7 : 0] <= zext_ln168_2_fu_9922_p1[7 : 0];
        zext_ln168_50_reg_17166[8 : 1] <= zext_ln168_50_fu_10296_p1[8 : 1];
        zext_ln168_95_reg_17191[10 : 3] <= zext_ln168_95_fu_10717_p1[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln178_11_reg_17529 <= add_ln178_11_fu_12888_p2;
        add_ln178_136_reg_17541 <= add_ln178_136_fu_12941_p2;
        add_ln178_13_reg_17535 <= add_ln178_13_fu_12924_p2;
        add_ln178_22_reg_17508 <= add_ln178_22_fu_12798_p2;
        add_ln178_51_reg_17513 <= add_ln178_51_fu_12816_p2;
        add_ln178_69_reg_17518 <= add_ln178_69_fu_12834_p2;
        add_ln178_9_reg_17523 <= add_ln178_9_fu_12851_p2;
        mul_ln168_34_reg_17503 <= mul_ln168_34_fu_13862_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln178_122_reg_17580 <= add_ln178_122_fu_13282_p2;
        add_ln178_5_reg_17574 <= add_ln178_5_fu_13273_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln178_127_reg_17156 <= add_ln178_127_fu_9916_p2;
        add_ln178_25_reg_17146 <= add_ln178_25_fu_9889_p2;
        add_ln178_62_reg_17151 <= add_ln178_62_fu_9895_p2;
        mul_ln168_10_reg_17121 <= mul_ln168_10_fu_13835_p2;
        mul_ln168_19_reg_17131 <= mul_ln168_19_fu_9832_p2;
        mul_ln168_2_reg_17116 <= mul_ln168_2_fu_13830_p2;
        shl_ln168_43_reg_17136[8 : 1] <= shl_ln168_43_fu_9841_p3[8 : 1];
        shl_ln168_46_reg_17141[10 : 3] <= shl_ln168_46_fu_9864_p3[10 : 3];
        zext_ln168_93_reg_17126[7 : 0] <= zext_ln168_93_fu_9829_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln178_15_reg_17585 <= add_ln178_15_fu_13330_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln178_1_reg_17546 <= add_ln178_1_fu_13046_p2;
        add_ln178_34_reg_17552 <= add_ln178_34_fu_13064_p2;
        add_ln178_7_reg_17557 <= add_ln178_7_fu_13101_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln178_2_reg_17111 <= add_ln178_2_fu_9741_p2;
        mul_ln168_37_reg_17101 <= mul_ln168_37_fu_13820_p2;
        mul_ln168_39_reg_17106 <= mul_ln168_39_fu_13825_p2;
        select_ln149_6_reg_17067 <= select_ln149_6_fu_9675_p3;
        select_ln149_8_reg_17079 <= select_ln149_8_fu_9704_p3;
        zext_ln168_92_reg_17089[7 : 0] <= zext_ln168_92_fu_9711_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln178_37_reg_17569 <= add_ln178_37_fu_13188_p2;
        add_ln178_3_reg_17563 <= add_ln178_3_fu_13183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage26_11001) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        add_ln178_61_reg_17062 <= add_ln178_61_fu_9647_p2;
        mul_ln168_33_reg_17043 <= mul_ln168_33_fu_13808_p2;
        mul_ln168_36_reg_17057 <= mul_ln168_36_fu_13814_p2;
        shl_ln168_15_reg_17030[8 : 1] <= shl_ln168_15_fu_9589_p3[8 : 1];
        zext_ln168_155_reg_17037[7 : 0] <= zext_ln168_155_fu_9627_p1[7 : 0];
        zext_ln168_188_reg_17048[7 : 0] <= zext_ln168_188_fu_9637_p1[7 : 0];
        zext_ln168_55_reg_17022[7 : 0] <= zext_ln168_55_fu_9586_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln38_1_reg_13936 <= add_ln38_1_fu_3676_p2;
        icmp_ln39_reg_13921 <= icmp_ln39_fu_3597_p2;
        p_Result_3_reg_13964 <= {{tmp_data_V_1_reg_13897[31:24]}};
        p_Result_4_reg_13986 <= {{tmp_data_V_1_reg_13897[39:32]}};
        p_Result_5_reg_14008 <= {{tmp_data_V_1_reg_13897[47:40]}};
        p_Result_6_reg_14030 <= {{tmp_data_V_1_reg_13897[55:48]}};
        p_Result_7_reg_14052 <= {{tmp_data_V_1_reg_13897[63:56]}};
        p_Result_s_reg_13942 <= {{tmp_data_V_1_reg_13897[23:16]}};
        select_ln39_reg_13926 <= select_ln39_fu_3608_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln38_4_reg_14115 <= add_ln38_4_fu_3880_p2;
        icmp_ln39_4_reg_14120 <= icmp_ln39_4_fu_3886_p2;
        or_ln39_2_reg_14127 <= or_ln39_2_fu_3901_p2;
        select_ln39_6_reg_14104 <= select_ln39_6_fu_3861_p3;
        trunc_ln37_5_reg_14111 <= trunc_ln37_5_fu_3876_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln38_6_reg_14146 <= add_ln38_6_fu_3962_p2;
        icmp_ln39_5_reg_14136 <= icmp_ln39_5_fu_3944_p2;
        trunc_ln37_6_reg_14132 <= trunc_ln37_6_fu_3934_p1;
        trunc_ln37_7_reg_14142 <= trunc_ln37_7_fu_3958_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001))) begin
        add_ln90_10_reg_15109[13 : 1] <= add_ln90_10_fu_5531_p2[13 : 1];
        add_ln90_12_reg_15114[13 : 1] <= add_ln90_12_fu_5547_p2[13 : 1];
        add_ln90_15_reg_15147[13 : 1] <= add_ln90_15_fu_5770_p2[13 : 1];
        add_ln90_19_reg_15152 <= add_ln90_19_fu_5798_p2;
        add_ln90_25_reg_15167 <= add_ln90_25_fu_5831_p2;
        add_ln90_26_reg_15172 <= add_ln90_26_fu_5851_p2;
        add_ln90_28_reg_15182 <= add_ln90_28_fu_5898_p2;
        add_ln90_30_reg_15187 <= add_ln90_30_fu_5910_p2;
        add_ln90_36_reg_15204 <= add_ln90_36_fu_5976_p2;
        add_ln90_47_reg_15216 <= add_ln90_47_fu_6015_p2;
        add_ln90_7_reg_15083 <= add_ln90_7_fu_5312_p2;
        add_ln90_9_reg_15088 <= add_ln90_9_fu_5376_p2;
        shl_ln90_36_reg_15126[8 : 1] <= shl_ln90_36_fu_5626_p3[8 : 1];
        sub_ln90_27_reg_15098 <= sub_ln90_27_fu_5472_p2;
        sub_ln90_40_reg_15136[12 : 1] <= sub_ln90_40_fu_5739_p2[12 : 1];
        sub_ln90_56_reg_15192 <= sub_ln90_56_fu_5939_p2;
        sub_ln90_6_reg_15078[11 : 1] <= sub_ln90_6_fu_5008_p2[11 : 1];
        tmp_11_reg_15103 <= tmp_11_fu_5492_p8;
        tmp_13_reg_15119 <= tmp_13_fu_5615_p8;
        tmp_16_reg_15141 <= tmp_16_fu_5755_p8;
        tmp_22_reg_15197 <= tmp_22_fu_5945_p8;
        tmp_23_reg_15209 <= tmp_23_fu_5982_p8;
        tmp_25_reg_15221 <= tmp_25_fu_6021_p8;
        tmp_2_reg_15072 <= tmp_2_fu_4937_p8;
        zext_ln90_47_reg_15093[7 : 0] <= zext_ln90_47_fu_5382_p1[7 : 0];
        zext_ln90_75_reg_15131[11 : 4] <= zext_ln90_75_fu_5646_p1[11 : 4];
        zext_ln90_95_reg_15162[10 : 3] <= zext_ln90_95_fu_5817_p1[10 : 3];
        zext_ln90_99_reg_15177[7 : 0] <= zext_ln90_99_fu_5860_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        add_ln90_14_reg_15003 <= add_ln90_14_fu_4689_p2;
        add_ln90_45_reg_15067[12 : 1] <= add_ln90_45_fu_4851_p2[12 : 1];
        sext_ln90_76_reg_15062[12 : 3] <= sext_ln90_76_fu_4829_p1[12 : 3];
        shl_ln90_11_reg_14960[9 : 2] <= shl_ln90_11_fu_4556_p3[9 : 2];
        shl_ln90_25_reg_14987[10 : 3] <= shl_ln90_25_fu_4634_p3[10 : 3];
        shl_ln90_34_reg_14998[9 : 2] <= shl_ln90_34_fu_4667_p3[9 : 2];
        tmp_12_reg_14992 <= tmp_12_fu_4652_p8;
        tmp_14_reg_15008 <= tmp_14_fu_4695_p8;
        tmp_15_reg_15015 <= tmp_15_fu_4740_p8;
        tmp_17_reg_15023 <= tmp_17_fu_4751_p8;
        tmp_18_reg_15041 <= tmp_18_fu_4766_p8;
        tmp_1_reg_14945 <= tmp_1_fu_4518_p8;
        tmp_21_reg_15048 <= tmp_21_fu_4777_p8;
        tmp_24_reg_15055 <= tmp_24_fu_4800_p8;
        tmp_4_reg_14953 <= tmp_4_fu_4541_p8;
        tmp_7_reg_14965 <= tmp_7_fu_4608_p8;
        tmp_9_reg_14981 <= tmp_9_fu_4623_p8;
        zext_ln90_38_reg_14971[7 : 0] <= zext_ln90_38_fu_4619_p1[7 : 0];
        zext_ln90_93_reg_15031[7 : 0] <= zext_ln90_93_fu_4762_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001))) begin
        add_ln90_21_reg_15157 <= grp_fu_13671_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        add_ln90_24_reg_15036 <= grp_fu_13663_p3;
        add_ln90_5_reg_14976 <= grp_fu_13655_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        add_ln90_3_reg_14814 <= grp_fu_13647_p3;
        l1_stripes_0_0_load_2_reg_14819 <= l1_stripes_0_0_q0;
        l1_stripes_0_1_load_2_reg_14826 <= l1_stripes_0_1_q0;
        l1_stripes_0_2_load_2_reg_14833 <= l1_stripes_0_2_q0;
        l1_stripes_0_3_load_2_reg_14840 <= l1_stripes_0_3_q0;
        l1_stripes_0_4_load_2_reg_14847 <= l1_stripes_0_4_q0;
        l1_stripes_0_5_load_2_reg_14854 <= l1_stripes_0_5_q0;
        l1_stripes_1_0_load_2_reg_14861 <= l1_stripes_1_0_q0;
        l1_stripes_1_1_load_2_reg_14868 <= l1_stripes_1_1_q0;
        l1_stripes_1_2_load_2_reg_14875 <= l1_stripes_1_2_q0;
        l1_stripes_1_3_load_2_reg_14882 <= l1_stripes_1_3_q0;
        l1_stripes_1_4_load_2_reg_14889 <= l1_stripes_1_4_q0;
        l1_stripes_1_5_load_2_reg_14896 <= l1_stripes_1_5_q0;
        l1_stripes_2_0_load_2_reg_14903 <= l1_stripes_2_0_q0;
        l1_stripes_2_1_load_2_reg_14910 <= l1_stripes_2_1_q0;
        l1_stripes_2_2_load_2_reg_14917 <= l1_stripes_2_2_q0;
        l1_stripes_2_3_load_2_reg_14924 <= l1_stripes_2_3_q0;
        l1_stripes_2_4_load_2_reg_14931 <= l1_stripes_2_4_q0;
        l1_stripes_2_5_load_2_reg_14938 <= l1_stripes_2_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        and_ln147_reg_15619 <= and_ln147_fu_7367_p2;
        icmp_ln229_reg_15802 <= icmp_ln229_fu_7489_p2;
        trunc_ln147_1_reg_15440 <= trunc_ln147_1_fu_7343_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3195 <= select_ln138_fu_7577_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3285 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3195;
        l1_maxes_0 <= ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3207;
        l1_maxes_1 <= ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3218;
        l1_maxes_2 <= ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3229;
        l1_maxes_3 <= ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3240;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln64_fu_4131_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        icmp_ln114_reg_14205 <= icmp_ln114_fu_4147_p2;
        tmp_71_reg_14197 <= l1_iteration_load_reg_13866[32'd1];
        trunc_ln68_reg_14192 <= trunc_ln68_fu_4137_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        icmp_ln123_reg_15393 <= icmp_ln123_fu_7270_p2;
        trunc_ln118_reg_15389 <= trunc_ln118_fu_7228_p1;
        zext_ln118_reg_15373[15 : 0] <= zext_ln118_fu_7212_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        icmp_ln134_reg_14402 <= icmp_ln134_fu_4277_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_fu_7367_p2) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        icmp_ln191_reg_15788 <= icmp_ln191_fu_7445_p2;
        tmp_78_reg_15623 <= l2_iteration[32'd2];
        zext_ln157_reg_15631[15 : 0] <= zext_ln157_fu_7403_p1[15 : 0];
        zext_ln168_4_reg_15712[16 : 0] <= zext_ln168_4_fu_7429_p1[16 : 0];
        zext_ln168_reg_15636[15 : 0] <= zext_ln168_fu_7407_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln191_fu_7445_p2 == 1'd1) & (1'd1 == and_ln147_fu_7367_p2) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        icmp_ln208_reg_15797 <= icmp_ln208_fu_7463_p2;
        tmp_last_V_reg_15792 <= tmp_last_V_fu_7451_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        icmp_ln221_reg_14209 <= icmp_ln221_fu_4157_p2;
        icmp_ln64_reg_14188 <= icmp_ln64_fu_4131_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln30_reg_13879 <= icmp_ln30_fu_3479_p2;
        l1_iteration_load_reg_13866 <= l1_iteration;
        trunc_ln30_reg_13874 <= trunc_ln30_fu_3471_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln39_1_reg_14074 <= icmp_ln39_1_fu_3736_p2;
        icmp_ln39_2_reg_14083 <= icmp_ln39_2_fu_3792_p2;
        select_ln39_4_reg_14088 <= select_ln39_4_fu_3804_p3;
        select_ln39_5_reg_14095 <= select_ln39_5_fu_3812_p3;
        trunc_ln37_4_reg_14100 <= trunc_ln37_4_fu_3820_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        icmp_ln39_6_reg_14159 <= icmp_ln39_6_fu_4014_p2;
        icmp_ln39_7_reg_14168 <= icmp_ln39_7_fu_4036_p2;
        or_ln39_6_reg_14173 <= or_ln39_6_fu_4058_p2;
        select_ln39_10_reg_14152 <= select_ln39_10_fu_4007_p3;
        trunc_ln37_8_reg_14164 <= trunc_ln37_8_fu_4026_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln30_fu_3479_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln48_reg_13887 <= icmp_ln48_fu_3491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln30_fu_3479_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln54_reg_13883 <= icmp_ln54_fu_3485_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_channel_idx <= select_ln39_15_fu_4063_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        l1_channel_idx_load_reg_13908 <= l1_channel_idx;
        tmp_data_V_1_reg_13897 <= in_r_TDATA;
        trunc_ln37_1_reg_13917 <= trunc_ln37_1_fu_3582_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_iteration <= select_ln221_fu_4163_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_read_col_offset <= select_ln134_fu_4283_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (or_ln221_fu_8008_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        l1_read_row_offset <= select_ln221_1_fu_8013_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        l1_read_row_offset_l_reg_14407 <= l1_read_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        l1_stripes_0_0_load_1_reg_14551 <= l1_stripes_0_0_q1;
        l1_stripes_0_0_load_reg_14425 <= l1_stripes_0_0_q0;
        l1_stripes_0_1_load_1_reg_14558 <= l1_stripes_0_1_q1;
        l1_stripes_0_1_load_reg_14432 <= l1_stripes_0_1_q0;
        l1_stripes_0_2_load_1_reg_14565 <= l1_stripes_0_2_q1;
        l1_stripes_0_2_load_reg_14439 <= l1_stripes_0_2_q0;
        l1_stripes_0_3_load_1_reg_14572 <= l1_stripes_0_3_q1;
        l1_stripes_0_3_load_reg_14446 <= l1_stripes_0_3_q0;
        l1_stripes_0_4_load_1_reg_14579 <= l1_stripes_0_4_q1;
        l1_stripes_0_4_load_reg_14453 <= l1_stripes_0_4_q0;
        l1_stripes_0_5_load_1_reg_14586 <= l1_stripes_0_5_q1;
        l1_stripes_0_5_load_reg_14460 <= l1_stripes_0_5_q0;
        l1_stripes_1_0_load_1_reg_14593 <= l1_stripes_1_0_q1;
        l1_stripes_1_0_load_reg_14467 <= l1_stripes_1_0_q0;
        l1_stripes_1_1_load_1_reg_14600 <= l1_stripes_1_1_q1;
        l1_stripes_1_1_load_reg_14474 <= l1_stripes_1_1_q0;
        l1_stripes_1_2_load_1_reg_14607 <= l1_stripes_1_2_q1;
        l1_stripes_1_2_load_reg_14481 <= l1_stripes_1_2_q0;
        l1_stripes_1_3_load_1_reg_14614 <= l1_stripes_1_3_q1;
        l1_stripes_1_3_load_reg_14488 <= l1_stripes_1_3_q0;
        l1_stripes_1_4_load_1_reg_14621 <= l1_stripes_1_4_q1;
        l1_stripes_1_4_load_reg_14495 <= l1_stripes_1_4_q0;
        l1_stripes_1_5_load_1_reg_14628 <= l1_stripes_1_5_q1;
        l1_stripes_1_5_load_reg_14502 <= l1_stripes_1_5_q0;
        l1_stripes_2_0_load_1_reg_14635 <= l1_stripes_2_0_q1;
        l1_stripes_2_0_load_reg_14509 <= l1_stripes_2_0_q0;
        l1_stripes_2_1_load_1_reg_14642 <= l1_stripes_2_1_q1;
        l1_stripes_2_1_load_reg_14516 <= l1_stripes_2_1_q0;
        l1_stripes_2_2_load_1_reg_14649 <= l1_stripes_2_2_q1;
        l1_stripes_2_2_load_reg_14523 <= l1_stripes_2_2_q0;
        l1_stripes_2_3_load_1_reg_14656 <= l1_stripes_2_3_q1;
        l1_stripes_2_3_load_reg_14530 <= l1_stripes_2_3_q0;
        l1_stripes_2_4_load_1_reg_14663 <= l1_stripes_2_4_q1;
        l1_stripes_2_4_load_reg_14537 <= l1_stripes_2_4_q0;
        l1_stripes_2_5_load_1_reg_14670 <= l1_stripes_2_5_q1;
        l1_stripes_2_5_load_reg_14544 <= l1_stripes_2_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_phi_mux_l1_write_col_offset_1_phi_fu_3153_p8 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        l1_write_col_offset <= ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3166;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        l1_write_col_offset_s_reg_13891 <= l1_write_col_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        l2_iteration <= select_ln229_fu_7495_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_kernel_sums_0 <= select_ln182_fu_13107_p3;
        l2_kernel_sums_3 <= select_ln182_3_fu_13114_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_kernel_sums_1 <= select_ln182_1_fu_13194_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_kernel_sums_2 <= select_ln182_2_fu_13288_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_kernel_sums_4 <= select_ln182_4_fu_12947_p3;
        l2_kernel_sums_5 <= select_ln182_5_fu_12954_p3;
        l2_kernel_sums_6 <= select_ln182_6_fu_12961_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        l2_kernel_sums_7 <= select_ln182_7_fu_13336_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3343_p4 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_maxes_0 <= ap_phi_mux_l2_maxes_0_new_1_phi_fu_3354_p4;
        l2_maxes_1 <= ap_phi_mux_l2_maxes_1_new_1_phi_fu_3365_p4;
        l2_maxes_2 <= ap_phi_mux_l2_maxes_2_new_1_phi_fu_3376_p4;
        l2_maxes_3 <= ap_phi_mux_l2_maxes_3_new_1_phi_fu_3387_p4;
        l2_maxes_4 <= ap_phi_mux_l2_maxes_4_new_1_phi_fu_3398_p4;
        l2_maxes_5 <= ap_phi_mux_l2_maxes_5_new_1_phi_fu_3409_p4;
        l2_maxes_6 <= ap_phi_mux_l2_maxes_6_new_1_phi_fu_3420_p4;
        l2_maxes_7 <= ap_phi_mux_l2_maxes_7_new_1_phi_fu_3431_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln191_fu_7445_p2 == 1'd1) & (1'd1 == and_ln147_fu_7367_p2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        l2_read_col_offset <= select_ln208_fu_7469_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (or_ln229_fu_13629_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_read_row_offset <= select_ln229_1_fu_13634_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        l2_read_row_offset_l_reg_15823 <= l2_read_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        l2_stripes_0_0_addr_reg_15410 <= zext_ln118_reg_15373;
        l2_stripes_0_1_addr_reg_15415 <= zext_ln118_reg_15373;
        l2_stripes_0_2_addr_reg_15420 <= zext_ln118_reg_15373;
        l2_stripes_0_3_addr_reg_15425 <= zext_ln118_reg_15373;
        l2_stripes_0_4_addr_reg_15430 <= zext_ln118_reg_15373;
        l2_stripes_0_5_addr_reg_15435 <= zext_ln118_reg_15373;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        l2_stripes_0_0_load_1_reg_16519 <= l2_stripes_0_0_q1;
        l2_stripes_0_0_load_reg_16477 <= l2_stripes_0_0_q0;
        l2_stripes_0_1_load_1_reg_16525 <= l2_stripes_0_1_q1;
        l2_stripes_0_1_load_reg_16484 <= l2_stripes_0_1_q0;
        l2_stripes_0_2_load_1_reg_16531 <= l2_stripes_0_2_q1;
        l2_stripes_0_2_load_reg_16491 <= l2_stripes_0_2_q0;
        l2_stripes_0_3_load_1_reg_16537 <= l2_stripes_0_3_q1;
        l2_stripes_0_3_load_reg_16498 <= l2_stripes_0_3_q0;
        l2_stripes_0_4_load_1_reg_16543 <= l2_stripes_0_4_q1;
        l2_stripes_0_4_load_reg_16505 <= l2_stripes_0_4_q0;
        l2_stripes_0_5_load_1_reg_16549 <= l2_stripes_0_5_q1;
        l2_stripes_0_5_load_reg_16512 <= l2_stripes_0_5_q0;
        l2_stripes_2_0_load_2_reg_16567 <= l2_stripes_2_0_q0;
        l2_stripes_2_1_load_2_reg_16574 <= l2_stripes_2_1_q0;
        l2_stripes_2_2_load_2_reg_16581 <= l2_stripes_2_2_q0;
        l2_stripes_2_3_load_2_reg_16588 <= l2_stripes_2_3_q0;
        l2_stripes_2_4_load_2_reg_16595 <= l2_stripes_2_4_q0;
        l2_stripes_2_5_load_2_reg_16602 <= l2_stripes_2_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001))) begin
        l2_stripes_0_0_load_2_reg_16706 <= l2_stripes_0_0_q0;
        l2_stripes_0_1_load_2_reg_16712 <= l2_stripes_0_1_q0;
        l2_stripes_0_2_load_2_reg_16718 <= l2_stripes_0_2_q0;
        l2_stripes_0_3_load_2_reg_16724 <= l2_stripes_0_3_q0;
        l2_stripes_0_4_load_2_reg_16730 <= l2_stripes_0_4_q0;
        l2_stripes_0_5_load_2_reg_16736 <= l2_stripes_0_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        l2_stripes_1_0_load_1_reg_16019 <= l2_stripes_1_0_q1;
        l2_stripes_1_0_load_reg_15906 <= l2_stripes_1_0_q0;
        l2_stripes_1_1_load_1_reg_16025 <= l2_stripes_1_1_q1;
        l2_stripes_1_1_load_reg_15912 <= l2_stripes_1_1_q0;
        l2_stripes_1_2_load_1_reg_16031 <= l2_stripes_1_2_q1;
        l2_stripes_1_2_load_reg_15918 <= l2_stripes_1_2_q0;
        l2_stripes_1_3_load_1_reg_16037 <= l2_stripes_1_3_q1;
        l2_stripes_1_3_load_reg_15924 <= l2_stripes_1_3_q0;
        l2_stripes_1_4_load_1_reg_16043 <= l2_stripes_1_4_q1;
        l2_stripes_1_4_load_reg_15930 <= l2_stripes_1_4_q0;
        l2_stripes_1_5_load_1_reg_16049 <= l2_stripes_1_5_q1;
        l2_stripes_1_5_load_reg_15936 <= l2_stripes_1_5_q0;
        l2_stripes_3_0_load_1_reg_15983 <= l2_stripes_3_0_q1;
        l2_stripes_3_0_load_reg_15870 <= l2_stripes_3_0_q0;
        l2_stripes_3_1_load_1_reg_15989 <= l2_stripes_3_1_q1;
        l2_stripes_3_1_load_reg_15876 <= l2_stripes_3_1_q0;
        l2_stripes_3_2_load_1_reg_15995 <= l2_stripes_3_2_q1;
        l2_stripes_3_2_load_reg_15882 <= l2_stripes_3_2_q0;
        l2_stripes_3_3_load_1_reg_16001 <= l2_stripes_3_3_q1;
        l2_stripes_3_3_load_reg_15888 <= l2_stripes_3_3_q0;
        l2_stripes_3_4_load_1_reg_16007 <= l2_stripes_3_4_q1;
        l2_stripes_3_4_load_reg_15894 <= l2_stripes_3_4_q0;
        l2_stripes_3_5_load_1_reg_16013 <= l2_stripes_3_5_q1;
        l2_stripes_3_5_load_reg_15900 <= l2_stripes_3_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        l2_stripes_1_0_load_2_reg_16423 <= l2_stripes_1_0_q0;
        l2_stripes_1_1_load_2_reg_16430 <= l2_stripes_1_1_q0;
        l2_stripes_1_2_load_2_reg_16437 <= l2_stripes_1_2_q0;
        l2_stripes_1_3_load_2_reg_16444 <= l2_stripes_1_3_q0;
        l2_stripes_1_4_load_2_reg_16451 <= l2_stripes_1_4_q0;
        l2_stripes_1_5_load_2_reg_16458 <= l2_stripes_1_5_q0;
        l2_stripes_2_0_load_1_reg_16268 <= l2_stripes_2_0_q1;
        l2_stripes_2_0_load_reg_16175 <= l2_stripes_2_0_q0;
        l2_stripes_2_1_load_1_reg_16275 <= l2_stripes_2_1_q1;
        l2_stripes_2_1_load_reg_16182 <= l2_stripes_2_1_q0;
        l2_stripes_2_2_load_1_reg_16282 <= l2_stripes_2_2_q1;
        l2_stripes_2_2_load_reg_16189 <= l2_stripes_2_2_q0;
        l2_stripes_2_3_load_1_reg_16289 <= l2_stripes_2_3_q1;
        l2_stripes_2_3_load_reg_16196 <= l2_stripes_2_3_q0;
        l2_stripes_2_4_load_1_reg_16296 <= l2_stripes_2_4_q1;
        l2_stripes_2_4_load_reg_16203 <= l2_stripes_2_4_q0;
        l2_stripes_2_5_load_1_reg_16303 <= l2_stripes_2_5_q1;
        l2_stripes_2_5_load_reg_16210 <= l2_stripes_2_5_q0;
        l2_stripes_3_0_load_2_reg_16381 <= l2_stripes_3_0_q0;
        l2_stripes_3_1_load_2_reg_16388 <= l2_stripes_3_1_q0;
        l2_stripes_3_2_load_2_reg_16395 <= l2_stripes_3_2_q0;
        l2_stripes_3_3_load_2_reg_16402 <= l2_stripes_3_3_q0;
        l2_stripes_3_4_load_2_reg_16409 <= l2_stripes_3_4_q0;
        l2_stripes_3_5_load_2_reg_16416 <= l2_stripes_3_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_write_col_offset <= select_ln123_fu_7276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (or_ln221_1_fu_8020_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        l2_write_row_offset <= select_ln221_2_fu_8025_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_write_row_offset_2_reg_15344 <= l2_write_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001))) begin
        mul_ln168_11_reg_16775 <= mul_ln168_11_fu_13763_p2;
        mul_ln168_21_reg_16780 <= mul_ln168_21_fu_13769_p2;
        select_ln149_11_reg_16785 <= select_ln149_11_fu_8182_p3;
        zext_ln168_46_reg_16768[7 : 0] <= zext_ln168_46_fu_8143_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        mul_ln168_15_reg_16644 <= mul_ln168_15_fu_13739_p2;
        mul_ln168_17_reg_16654 <= mul_ln168_17_fu_13745_p2;
        select_ln149_2_reg_16555 <= select_ln149_2_fu_7940_p3;
        select_ln149_9_reg_16659 <= select_ln149_9_fu_7995_p3;
        zext_ln168_78_reg_16639[7 : 0] <= zext_ln168_78_fu_7947_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln147_1_reg_15440 == 1'd0) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        mul_ln168_16_reg_16649 <= mul_ln168_16_fu_7960_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln147_1_reg_15440 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln168_18_reg_17096 <= mul_ln168_18_fu_9715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln147_1_reg_15440 == 1'd0) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001))) begin
        mul_ln168_1_reg_16690 <= mul_ln168_1_fu_8077_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001))) begin
        mul_ln168_20_reg_16758 <= mul_ln168_20_fu_13757_p2;
        mul_ln168_6_reg_16701 <= mul_ln168_6_fu_13751_p2;
        select_ln149_4_reg_16742 <= select_ln149_4_fu_8121_p3;
        select_ln149_reg_16676 <= select_ln149_fu_8066_p3;
        zext_ln168_102_reg_16752[7 : 0] <= zext_ln168_102_fu_8128_p1[7 : 0];
        zext_ln168_1_reg_16684[7 : 0] <= zext_ln168_1_fu_8073_p1[7 : 0];
        zext_ln168_20_reg_16695[7 : 0] <= zext_ln168_20_fu_8083_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001))) begin
        mul_ln168_22_reg_16812 <= mul_ln168_22_fu_13774_p2;
        mul_ln168_27_reg_16823 <= mul_ln168_27_fu_13779_p2;
        select_ln149_5_reg_16801 <= select_ln149_5_fu_8216_p3;
        zext_ln168_123_reg_16817[7 : 0] <= zext_ln168_123_fu_8230_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (trunc_ln147_1_reg_15440 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_ln168_23_reg_17230 <= mul_ln168_23_fu_10809_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        mul_ln168_3_reg_16257 <= mul_ln168_3_fu_13727_p2;
        mul_ln168_4_reg_16262 <= mul_ln168_4_fu_7867_p2;
        mul_ln168_8_reg_16346 <= mul_ln168_8_fu_13733_p2;
        select_ln149_7_reg_16465 <= select_ln149_7_fu_7905_p3;
        zext_ln168_10_reg_16247[7 : 0] <= zext_ln168_10_fu_7854_p1[7 : 0];
        zext_ln168_11_reg_16252[7 : 0] <= zext_ln168_11_fu_7857_p1[7 : 0];
        zext_ln168_32_reg_16340[7 : 0] <= zext_ln168_32_fu_7873_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (trunc_ln147_1_reg_15440 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001))) begin
        mul_ln168_5_reg_16796 <= mul_ln168_5_fu_8189_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (trunc_ln147_1_reg_15440 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
        mul_ln168_7_reg_16838 <= mul_ln168_7_fu_8411_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln147_1_reg_15440 == 1'd0) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001))) begin
        mul_ln168_9_reg_16953 <= mul_ln168_9_fu_9422_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln147_1_reg_15440 == 1'd0) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001))) begin
        mul_ln168_reg_16763 <= mul_ln168_fu_8138_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        select_ln149_1_reg_15942 <= select_ln149_1_fu_7667_p3;
        select_ln149_3_reg_16055 <= select_ln149_3_fu_7710_p3;
        select_ln158_1_reg_16143 <= select_ln158_1_fu_7775_p3;
        select_ln158_2_reg_16159 <= select_ln158_2_fu_7822_p3;
        select_ln158_reg_15828 <= select_ln158_fu_7623_p3;
        zext_ln168_7_reg_16067[16 : 0] <= zext_ln168_7_fu_7722_p1[16 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        select_ln39_12_reg_14178 <= select_ln39_12_fu_4103_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        select_ln78_1_reg_14767 <= select_ln78_1_fu_4407_p3;
        select_ln78_2_reg_14780 <= select_ln78_2_fu_4454_p3;
        select_ln78_reg_14412 <= select_ln78_fu_4335_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15619) & (trunc_ln147_1_reg_15440 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sub_ln168_126_reg_17348 <= sub_ln168_126_fu_11652_p2;
        sub_ln168_127_reg_17363 <= sub_ln168_127_fu_11784_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        tmp_3_reg_14793 <= tmp_3_fu_4462_p8;
        tmp_6_reg_14805 <= tmp_6_fu_4503_p8;
        zext_ln90_16_reg_14800[11 : 4] <= zext_ln90_16_fu_4481_p1[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        zext_ln77_reg_14217[15 : 0] <= zext_ln77_fu_4217_p1[15 : 0];
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln191_reg_15788 == 1'd0) & (1'd1 == and_ln147_reg_15619))) begin
        ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3343_p4 = trunc_ln147_1_reg_15440;
    end else begin
        ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3343_p4 = ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3339;
    end
end

always @ (*) begin
    if (((icmp_ln191_reg_15788 == 1'd0) & (1'd1 == and_ln147_reg_15619))) begin
        ap_phi_mux_l2_maxes_0_new_1_phi_fu_3354_p4 = select_ln182_8_fu_13496_p3;
    end else begin
        ap_phi_mux_l2_maxes_0_new_1_phi_fu_3354_p4 = ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3350;
    end
end

always @ (*) begin
    if (((icmp_ln191_reg_15788 == 1'd0) & (1'd1 == and_ln147_reg_15619))) begin
        ap_phi_mux_l2_maxes_1_new_1_phi_fu_3365_p4 = select_ln182_9_fu_13504_p3;
    end else begin
        ap_phi_mux_l2_maxes_1_new_1_phi_fu_3365_p4 = ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3361;
    end
end

always @ (*) begin
    if (((icmp_ln191_reg_15788 == 1'd0) & (1'd1 == and_ln147_reg_15619))) begin
        ap_phi_mux_l2_maxes_2_new_1_phi_fu_3376_p4 = select_ln182_10_fu_13512_p3;
    end else begin
        ap_phi_mux_l2_maxes_2_new_1_phi_fu_3376_p4 = ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3372;
    end
end

always @ (*) begin
    if (((icmp_ln191_reg_15788 == 1'd0) & (1'd1 == and_ln147_reg_15619))) begin
        ap_phi_mux_l2_maxes_3_new_1_phi_fu_3387_p4 = select_ln182_11_fu_13520_p3;
    end else begin
        ap_phi_mux_l2_maxes_3_new_1_phi_fu_3387_p4 = ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3383;
    end
end

always @ (*) begin
    if (((icmp_ln191_reg_15788 == 1'd0) & (1'd1 == and_ln147_reg_15619))) begin
        ap_phi_mux_l2_maxes_4_new_1_phi_fu_3398_p4 = select_ln182_12_fu_13528_p3;
    end else begin
        ap_phi_mux_l2_maxes_4_new_1_phi_fu_3398_p4 = ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3394;
    end
end

always @ (*) begin
    if (((icmp_ln191_reg_15788 == 1'd0) & (1'd1 == and_ln147_reg_15619))) begin
        ap_phi_mux_l2_maxes_5_new_1_phi_fu_3409_p4 = select_ln182_13_fu_13536_p3;
    end else begin
        ap_phi_mux_l2_maxes_5_new_1_phi_fu_3409_p4 = ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3405;
    end
end

always @ (*) begin
    if (((icmp_ln191_reg_15788 == 1'd0) & (1'd1 == and_ln147_reg_15619))) begin
        ap_phi_mux_l2_maxes_6_new_1_phi_fu_3420_p4 = select_ln182_14_fu_13544_p3;
    end else begin
        ap_phi_mux_l2_maxes_6_new_1_phi_fu_3420_p4 = ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3416;
    end
end

always @ (*) begin
    if (((icmp_ln191_reg_15788 == 1'd0) & (1'd1 == and_ln147_reg_15619))) begin
        ap_phi_mux_l2_maxes_7_new_1_phi_fu_3431_p4 = select_ln182_15_fu_13552_p3;
    end else begin
        ap_phi_mux_l2_maxes_7_new_1_phi_fu_3431_p4 = ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3427;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln147_reg_15619)) begin
        ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3442_p4 = ap_phi_mux_l2_read_row_offset_f_phi_fu_3322_p4;
    end else begin
        ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3442_p4 = 1'd0;
    end
end

always @ (*) begin
    if (((icmp_ln191_reg_15788 == 1'd0) & (1'd1 == and_ln147_reg_15619))) begin
        ap_phi_mux_l2_read_row_offset_f_phi_fu_3322_p4 = 1'd0;
    end else begin
        ap_phi_mux_l2_read_row_offset_f_phi_fu_3322_p4 = ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3319;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln147_reg_15619)) begin
        ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3454_p4 = ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3329;
    end else begin
        ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3454_p4 = ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3450;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in_r_TDATA_blk_n = in_r_TVALID;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in_r_TREADY = 1'b1;
    end else begin
        in_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_0_address0 = zext_ln90_9_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_0_address0 = zext_ln90_fu_4221_p1;
        end else begin
            l1_stripes_0_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_0_address1 = zext_ln90_5_fu_4249_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_0_address1 = zext_ln37_7_fu_4177_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_0_address1 = zext_ln37_6_fu_4077_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_0_address1 = zext_ln37_5_fu_3979_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_0_address1 = zext_ln37_4_fu_3907_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_0_address1 = zext_ln37_3_fu_3824_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_0_address1 = zext_ln37_2_fu_3760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_0_address1 = zext_ln37_1_fu_3650_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_0_address1 = zext_ln37_fu_3552_p1;
        end else begin
            l1_stripes_0_0_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        l1_stripes_0_0_ce0 = 1'b1;
    end else begin
        l1_stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_0_0_ce1 = 1'b1;
    end else begin
        l1_stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_0_d1 = p_Result_7_reg_14052;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_0_d1 = p_Result_6_reg_14030;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_0_d1 = p_Result_5_reg_14008;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_0_d1 = p_Result_4_reg_13986;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_0_d1 = p_Result_3_reg_13964;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_0_d1 = p_Result_s_reg_13942;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_0_d1 = {{tmp_data_V_1_reg_13897[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_0_d1 = trunc_ln681_fu_3530_p1;
        end else begin
            l1_stripes_0_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14142 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14132 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14111 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14100 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_3_fu_3782_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_fu_3672_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14164 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln37_1_fu_3582_p1 == 3'd0) & (trunc_ln37_fu_3578_p1 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_0_we1 = 1'b1;
    end else begin
        l1_stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_1_address0 = zext_ln90_9_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_1_address0 = zext_ln90_fu_4221_p1;
        end else begin
            l1_stripes_0_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_1_address1 = zext_ln90_5_fu_4249_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_1_address1 = zext_ln37_7_fu_4177_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_1_address1 = zext_ln37_6_fu_4077_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_1_address1 = zext_ln37_5_fu_3979_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_1_address1 = zext_ln37_4_fu_3907_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_1_address1 = zext_ln37_3_fu_3824_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_1_address1 = zext_ln37_2_fu_3760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_1_address1 = zext_ln37_1_fu_3650_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_1_address1 = zext_ln37_fu_3552_p1;
        end else begin
            l1_stripes_0_1_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        l1_stripes_0_1_ce0 = 1'b1;
    end else begin
        l1_stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_0_1_ce1 = 1'b1;
    end else begin
        l1_stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_1_d1 = p_Result_7_reg_14052;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_1_d1 = p_Result_6_reg_14030;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_1_d1 = p_Result_5_reg_14008;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_1_d1 = p_Result_4_reg_13986;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_1_d1 = p_Result_3_reg_13964;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_1_d1 = p_Result_s_reg_13942;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_1_d1 = {{tmp_data_V_1_reg_13897[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_1_d1 = trunc_ln681_fu_3530_p1;
        end else begin
            l1_stripes_0_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14142 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14132 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14111 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14100 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_3_fu_3782_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_fu_3672_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14164 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln37_1_fu_3582_p1 == 3'd1) & (trunc_ln37_fu_3578_p1 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_1_we1 = 1'b1;
    end else begin
        l1_stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_2_address0 = zext_ln90_9_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_2_address0 = zext_ln90_fu_4221_p1;
        end else begin
            l1_stripes_0_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_2_address1 = zext_ln90_5_fu_4249_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_2_address1 = zext_ln37_7_fu_4177_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_2_address1 = zext_ln37_6_fu_4077_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_2_address1 = zext_ln37_5_fu_3979_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_2_address1 = zext_ln37_4_fu_3907_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_2_address1 = zext_ln37_3_fu_3824_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_2_address1 = zext_ln37_2_fu_3760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_2_address1 = zext_ln37_1_fu_3650_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_2_address1 = zext_ln37_fu_3552_p1;
        end else begin
            l1_stripes_0_2_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        l1_stripes_0_2_ce0 = 1'b1;
    end else begin
        l1_stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_0_2_ce1 = 1'b1;
    end else begin
        l1_stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_2_d1 = p_Result_7_reg_14052;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_2_d1 = p_Result_6_reg_14030;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_2_d1 = p_Result_5_reg_14008;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_2_d1 = p_Result_4_reg_13986;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_2_d1 = p_Result_3_reg_13964;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_2_d1 = p_Result_s_reg_13942;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_2_d1 = {{tmp_data_V_1_reg_13897[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_2_d1 = trunc_ln681_fu_3530_p1;
        end else begin
            l1_stripes_0_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14142 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14132 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14111 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14100 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_3_fu_3782_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_fu_3672_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14164 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln37_1_fu_3582_p1 == 3'd2) & (trunc_ln37_fu_3578_p1 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_2_we1 = 1'b1;
    end else begin
        l1_stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_3_address0 = zext_ln90_9_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_3_address0 = zext_ln90_fu_4221_p1;
        end else begin
            l1_stripes_0_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_3_address1 = zext_ln90_5_fu_4249_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_3_address1 = zext_ln37_7_fu_4177_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_3_address1 = zext_ln37_6_fu_4077_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_3_address1 = zext_ln37_5_fu_3979_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_3_address1 = zext_ln37_4_fu_3907_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_3_address1 = zext_ln37_3_fu_3824_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_3_address1 = zext_ln37_2_fu_3760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_3_address1 = zext_ln37_1_fu_3650_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_3_address1 = zext_ln37_fu_3552_p1;
        end else begin
            l1_stripes_0_3_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        l1_stripes_0_3_ce0 = 1'b1;
    end else begin
        l1_stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_0_3_ce1 = 1'b1;
    end else begin
        l1_stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_3_d1 = p_Result_7_reg_14052;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_3_d1 = p_Result_6_reg_14030;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_3_d1 = p_Result_5_reg_14008;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_3_d1 = p_Result_4_reg_13986;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_3_d1 = p_Result_3_reg_13964;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_3_d1 = p_Result_s_reg_13942;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_3_d1 = {{tmp_data_V_1_reg_13897[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_3_d1 = trunc_ln681_fu_3530_p1;
        end else begin
            l1_stripes_0_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14142 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14132 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14111 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14100 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_3_fu_3782_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_fu_3672_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14164 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln37_1_fu_3582_p1 == 3'd3) & (trunc_ln37_fu_3578_p1 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_3_we1 = 1'b1;
    end else begin
        l1_stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_4_address0 = zext_ln90_9_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_4_address0 = zext_ln90_fu_4221_p1;
        end else begin
            l1_stripes_0_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_4_address1 = zext_ln90_5_fu_4249_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_4_address1 = zext_ln37_7_fu_4177_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_4_address1 = zext_ln37_6_fu_4077_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_4_address1 = zext_ln37_5_fu_3979_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_4_address1 = zext_ln37_4_fu_3907_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_4_address1 = zext_ln37_3_fu_3824_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_4_address1 = zext_ln37_2_fu_3760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_4_address1 = zext_ln37_1_fu_3650_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_4_address1 = zext_ln37_fu_3552_p1;
        end else begin
            l1_stripes_0_4_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        l1_stripes_0_4_ce0 = 1'b1;
    end else begin
        l1_stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_0_4_ce1 = 1'b1;
    end else begin
        l1_stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_4_d1 = p_Result_7_reg_14052;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_4_d1 = p_Result_6_reg_14030;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_4_d1 = p_Result_5_reg_14008;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_4_d1 = p_Result_4_reg_13986;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_4_d1 = p_Result_3_reg_13964;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_4_d1 = p_Result_s_reg_13942;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_4_d1 = {{tmp_data_V_1_reg_13897[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_4_d1 = trunc_ln681_fu_3530_p1;
        end else begin
            l1_stripes_0_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14142 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14132 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14111 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14100 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_3_fu_3782_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_fu_3672_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14164 == 2'd0) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln37_1_fu_3582_p1 == 3'd4) & (trunc_ln37_fu_3578_p1 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_4_we1 = 1'b1;
    end else begin
        l1_stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_5_address0 = zext_ln90_9_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_5_address0 = zext_ln90_fu_4221_p1;
        end else begin
            l1_stripes_0_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_5_address1 = zext_ln90_5_fu_4249_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_5_address1 = zext_ln37_7_fu_4177_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_5_address1 = zext_ln37_6_fu_4077_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_5_address1 = zext_ln37_5_fu_3979_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_5_address1 = zext_ln37_4_fu_3907_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_5_address1 = zext_ln37_3_fu_3824_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_5_address1 = zext_ln37_2_fu_3760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_5_address1 = zext_ln37_1_fu_3650_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_5_address1 = zext_ln37_fu_3552_p1;
        end else begin
            l1_stripes_0_5_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        l1_stripes_0_5_ce0 = 1'b1;
    end else begin
        l1_stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_0_5_ce1 = 1'b1;
    end else begin
        l1_stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_5_d1 = p_Result_7_reg_14052;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_5_d1 = p_Result_6_reg_14030;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_5_d1 = p_Result_5_reg_14008;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_5_d1 = p_Result_4_reg_13986;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_5_d1 = p_Result_3_reg_13964;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_5_d1 = p_Result_s_reg_13942;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_5_d1 = {{tmp_data_V_1_reg_13897[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_5_d1 = trunc_ln681_fu_3530_p1;
        end else begin
            l1_stripes_0_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14142 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14132 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14111 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14100 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (trunc_ln37_3_fu_3782_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (trunc_ln37_2_fu_3672_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (trunc_ln37_8_reg_14164 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln37_1_fu_3582_p1 == 3'd0) & ~(trunc_ln37_1_fu_3582_p1 == 3'd1) & ~(trunc_ln37_1_fu_3582_p1 == 3'd2) & ~(trunc_ln37_1_fu_3582_p1 == 3'd3) & ~(trunc_ln37_1_fu_3582_p1 == 3'd4) & (trunc_ln37_fu_3578_p1 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_5_we1 = 1'b1;
    end else begin
        l1_stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_0_address0 = zext_ln90_9_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_0_address0 = zext_ln90_fu_4221_p1;
        end else begin
            l1_stripes_1_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_0_address1 = zext_ln90_5_fu_4249_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_0_address1 = zext_ln37_7_fu_4177_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_0_address1 = zext_ln37_6_fu_4077_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_0_address1 = zext_ln37_5_fu_3979_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_0_address1 = zext_ln37_4_fu_3907_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_0_address1 = zext_ln37_3_fu_3824_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_0_address1 = zext_ln37_2_fu_3760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_0_address1 = zext_ln37_1_fu_3650_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_0_address1 = zext_ln37_fu_3552_p1;
        end else begin
            l1_stripes_1_0_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        l1_stripes_1_0_ce0 = 1'b1;
    end else begin
        l1_stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_1_0_ce1 = 1'b1;
    end else begin
        l1_stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_0_d1 = p_Result_7_reg_14052;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_0_d1 = p_Result_6_reg_14030;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_0_d1 = p_Result_5_reg_14008;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_0_d1 = p_Result_4_reg_13986;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_0_d1 = p_Result_3_reg_13964;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_0_d1 = p_Result_s_reg_13942;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_0_d1 = {{tmp_data_V_1_reg_13897[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_0_d1 = trunc_ln681_fu_3530_p1;
        end else begin
            l1_stripes_1_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14142 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14132 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14111 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14100 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_3_fu_3782_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_fu_3672_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14164 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln37_1_fu_3582_p1 == 3'd0) & (trunc_ln37_fu_3578_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_0_we1 = 1'b1;
    end else begin
        l1_stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_1_address0 = zext_ln90_9_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_1_address0 = zext_ln90_fu_4221_p1;
        end else begin
            l1_stripes_1_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_1_address1 = zext_ln90_5_fu_4249_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_1_address1 = zext_ln37_7_fu_4177_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_1_address1 = zext_ln37_6_fu_4077_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_1_address1 = zext_ln37_5_fu_3979_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_1_address1 = zext_ln37_4_fu_3907_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_1_address1 = zext_ln37_3_fu_3824_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_1_address1 = zext_ln37_2_fu_3760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_1_address1 = zext_ln37_1_fu_3650_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_1_address1 = zext_ln37_fu_3552_p1;
        end else begin
            l1_stripes_1_1_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        l1_stripes_1_1_ce0 = 1'b1;
    end else begin
        l1_stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_1_1_ce1 = 1'b1;
    end else begin
        l1_stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_1_d1 = p_Result_7_reg_14052;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_1_d1 = p_Result_6_reg_14030;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_1_d1 = p_Result_5_reg_14008;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_1_d1 = p_Result_4_reg_13986;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_1_d1 = p_Result_3_reg_13964;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_1_d1 = p_Result_s_reg_13942;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_1_d1 = {{tmp_data_V_1_reg_13897[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_1_d1 = trunc_ln681_fu_3530_p1;
        end else begin
            l1_stripes_1_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14142 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14132 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14111 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14100 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_3_fu_3782_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_fu_3672_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14164 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln37_1_fu_3582_p1 == 3'd1) & (trunc_ln37_fu_3578_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_1_we1 = 1'b1;
    end else begin
        l1_stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_2_address0 = zext_ln90_9_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_2_address0 = zext_ln90_fu_4221_p1;
        end else begin
            l1_stripes_1_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_2_address1 = zext_ln90_5_fu_4249_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_2_address1 = zext_ln37_7_fu_4177_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_2_address1 = zext_ln37_6_fu_4077_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_2_address1 = zext_ln37_5_fu_3979_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_2_address1 = zext_ln37_4_fu_3907_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_2_address1 = zext_ln37_3_fu_3824_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_2_address1 = zext_ln37_2_fu_3760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_2_address1 = zext_ln37_1_fu_3650_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_2_address1 = zext_ln37_fu_3552_p1;
        end else begin
            l1_stripes_1_2_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        l1_stripes_1_2_ce0 = 1'b1;
    end else begin
        l1_stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_1_2_ce1 = 1'b1;
    end else begin
        l1_stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_2_d1 = p_Result_7_reg_14052;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_2_d1 = p_Result_6_reg_14030;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_2_d1 = p_Result_5_reg_14008;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_2_d1 = p_Result_4_reg_13986;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_2_d1 = p_Result_3_reg_13964;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_2_d1 = p_Result_s_reg_13942;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_2_d1 = {{tmp_data_V_1_reg_13897[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_2_d1 = trunc_ln681_fu_3530_p1;
        end else begin
            l1_stripes_1_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14142 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14132 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14111 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14100 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_3_fu_3782_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_fu_3672_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14164 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln37_1_fu_3582_p1 == 3'd2) & (trunc_ln37_fu_3578_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_2_we1 = 1'b1;
    end else begin
        l1_stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_3_address0 = zext_ln90_9_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_3_address0 = zext_ln90_fu_4221_p1;
        end else begin
            l1_stripes_1_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_3_address1 = zext_ln90_5_fu_4249_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_3_address1 = zext_ln37_7_fu_4177_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_3_address1 = zext_ln37_6_fu_4077_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_3_address1 = zext_ln37_5_fu_3979_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_3_address1 = zext_ln37_4_fu_3907_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_3_address1 = zext_ln37_3_fu_3824_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_3_address1 = zext_ln37_2_fu_3760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_3_address1 = zext_ln37_1_fu_3650_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_3_address1 = zext_ln37_fu_3552_p1;
        end else begin
            l1_stripes_1_3_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        l1_stripes_1_3_ce0 = 1'b1;
    end else begin
        l1_stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_1_3_ce1 = 1'b1;
    end else begin
        l1_stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_3_d1 = p_Result_7_reg_14052;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_3_d1 = p_Result_6_reg_14030;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_3_d1 = p_Result_5_reg_14008;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_3_d1 = p_Result_4_reg_13986;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_3_d1 = p_Result_3_reg_13964;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_3_d1 = p_Result_s_reg_13942;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_3_d1 = {{tmp_data_V_1_reg_13897[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_3_d1 = trunc_ln681_fu_3530_p1;
        end else begin
            l1_stripes_1_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14142 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14132 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14111 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14100 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_3_fu_3782_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_fu_3672_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14164 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln37_1_fu_3582_p1 == 3'd3) & (trunc_ln37_fu_3578_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_3_we1 = 1'b1;
    end else begin
        l1_stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_4_address0 = zext_ln90_9_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_4_address0 = zext_ln90_fu_4221_p1;
        end else begin
            l1_stripes_1_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_4_address1 = zext_ln90_5_fu_4249_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_4_address1 = zext_ln37_7_fu_4177_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_4_address1 = zext_ln37_6_fu_4077_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_4_address1 = zext_ln37_5_fu_3979_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_4_address1 = zext_ln37_4_fu_3907_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_4_address1 = zext_ln37_3_fu_3824_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_4_address1 = zext_ln37_2_fu_3760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_4_address1 = zext_ln37_1_fu_3650_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_4_address1 = zext_ln37_fu_3552_p1;
        end else begin
            l1_stripes_1_4_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        l1_stripes_1_4_ce0 = 1'b1;
    end else begin
        l1_stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_1_4_ce1 = 1'b1;
    end else begin
        l1_stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_4_d1 = p_Result_7_reg_14052;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_4_d1 = p_Result_6_reg_14030;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_4_d1 = p_Result_5_reg_14008;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_4_d1 = p_Result_4_reg_13986;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_4_d1 = p_Result_3_reg_13964;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_4_d1 = p_Result_s_reg_13942;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_4_d1 = {{tmp_data_V_1_reg_13897[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_4_d1 = trunc_ln681_fu_3530_p1;
        end else begin
            l1_stripes_1_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14142 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14132 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14111 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14100 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_3_fu_3782_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_2_fu_3672_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14164 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln37_1_fu_3582_p1 == 3'd4) & (trunc_ln37_fu_3578_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_4_we1 = 1'b1;
    end else begin
        l1_stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_5_address0 = zext_ln90_9_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_5_address0 = zext_ln90_fu_4221_p1;
        end else begin
            l1_stripes_1_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_5_address1 = zext_ln90_5_fu_4249_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_5_address1 = zext_ln37_7_fu_4177_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_5_address1 = zext_ln37_6_fu_4077_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_5_address1 = zext_ln37_5_fu_3979_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_5_address1 = zext_ln37_4_fu_3907_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_5_address1 = zext_ln37_3_fu_3824_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_5_address1 = zext_ln37_2_fu_3760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_5_address1 = zext_ln37_1_fu_3650_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_5_address1 = zext_ln37_fu_3552_p1;
        end else begin
            l1_stripes_1_5_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        l1_stripes_1_5_ce0 = 1'b1;
    end else begin
        l1_stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_1_5_ce1 = 1'b1;
    end else begin
        l1_stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_5_d1 = p_Result_7_reg_14052;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_5_d1 = p_Result_6_reg_14030;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_5_d1 = p_Result_5_reg_14008;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_5_d1 = p_Result_4_reg_13986;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_5_d1 = p_Result_3_reg_13964;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_5_d1 = p_Result_s_reg_13942;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_5_d1 = {{tmp_data_V_1_reg_13897[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_5_d1 = trunc_ln681_fu_3530_p1;
        end else begin
            l1_stripes_1_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_14142 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_14132 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_14111 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_14100 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (trunc_ln37_3_fu_3782_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (trunc_ln37_2_fu_3672_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (trunc_ln37_8_reg_14164 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln37_1_fu_3582_p1 == 3'd0) & ~(trunc_ln37_1_fu_3582_p1 == 3'd1) & ~(trunc_ln37_1_fu_3582_p1 == 3'd2) & ~(trunc_ln37_1_fu_3582_p1 == 3'd3) & ~(trunc_ln37_1_fu_3582_p1 == 3'd4) & (trunc_ln37_fu_3578_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_5_we1 = 1'b1;
    end else begin
        l1_stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_0_address0 = zext_ln90_9_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_0_address0 = zext_ln90_fu_4221_p1;
        end else begin
            l1_stripes_2_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_0_address1 = zext_ln90_5_fu_4249_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_0_address1 = zext_ln37_7_fu_4177_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_0_address1 = zext_ln37_6_fu_4077_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_0_address1 = zext_ln37_5_fu_3979_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_0_address1 = zext_ln37_4_fu_3907_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_0_address1 = zext_ln37_3_fu_3824_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_0_address1 = zext_ln37_2_fu_3760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_0_address1 = zext_ln37_1_fu_3650_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_0_address1 = zext_ln37_fu_3552_p1;
        end else begin
            l1_stripes_2_0_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        l1_stripes_2_0_ce0 = 1'b1;
    end else begin
        l1_stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_2_0_ce1 = 1'b1;
    end else begin
        l1_stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_0_d1 = p_Result_7_reg_14052;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_0_d1 = p_Result_6_reg_14030;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_0_d1 = p_Result_5_reg_14008;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_0_d1 = p_Result_4_reg_13986;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_0_d1 = p_Result_3_reg_13964;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_0_d1 = p_Result_s_reg_13942;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_0_d1 = {{tmp_data_V_1_reg_13897[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_0_d1 = trunc_ln681_fu_3530_p1;
        end else begin
            l1_stripes_2_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_7_reg_14142 == 2'd0) & ~(trunc_ln37_7_reg_14142 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_6_reg_14132 == 2'd0) & ~(trunc_ln37_6_reg_14132 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_5_reg_14111 == 2'd0) & ~(trunc_ln37_5_reg_14111 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_4_reg_14100 == 2'd0) & ~(trunc_ln37_4_reg_14100 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_3_fu_3782_p1 == 2'd0) & ~(trunc_ln37_3_fu_3782_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_2_fu_3672_p1 == 2'd0) & ~(trunc_ln37_2_fu_3672_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_8_reg_14164 == 2'd0) & ~(trunc_ln37_8_reg_14164 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln37_fu_3578_p1 == 2'd0) & ~(trunc_ln37_fu_3578_p1 == 2'd1) & (trunc_ln37_1_fu_3582_p1 == 3'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_0_we1 = 1'b1;
    end else begin
        l1_stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_1_address0 = zext_ln90_9_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_1_address0 = zext_ln90_fu_4221_p1;
        end else begin
            l1_stripes_2_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_1_address1 = zext_ln90_5_fu_4249_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_1_address1 = zext_ln37_7_fu_4177_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_1_address1 = zext_ln37_6_fu_4077_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_1_address1 = zext_ln37_5_fu_3979_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_1_address1 = zext_ln37_4_fu_3907_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_1_address1 = zext_ln37_3_fu_3824_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_1_address1 = zext_ln37_2_fu_3760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_1_address1 = zext_ln37_1_fu_3650_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_1_address1 = zext_ln37_fu_3552_p1;
        end else begin
            l1_stripes_2_1_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        l1_stripes_2_1_ce0 = 1'b1;
    end else begin
        l1_stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_2_1_ce1 = 1'b1;
    end else begin
        l1_stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_1_d1 = p_Result_7_reg_14052;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_1_d1 = p_Result_6_reg_14030;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_1_d1 = p_Result_5_reg_14008;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_1_d1 = p_Result_4_reg_13986;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_1_d1 = p_Result_3_reg_13964;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_1_d1 = p_Result_s_reg_13942;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_1_d1 = {{tmp_data_V_1_reg_13897[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_1_d1 = trunc_ln681_fu_3530_p1;
        end else begin
            l1_stripes_2_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_7_reg_14142 == 2'd0) & ~(trunc_ln37_7_reg_14142 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_6_reg_14132 == 2'd0) & ~(trunc_ln37_6_reg_14132 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_5_reg_14111 == 2'd0) & ~(trunc_ln37_5_reg_14111 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_4_reg_14100 == 2'd0) & ~(trunc_ln37_4_reg_14100 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_3_fu_3782_p1 == 2'd0) & ~(trunc_ln37_3_fu_3782_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_2_fu_3672_p1 == 2'd0) & ~(trunc_ln37_2_fu_3672_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_8_reg_14164 == 2'd0) & ~(trunc_ln37_8_reg_14164 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln37_fu_3578_p1 == 2'd0) & ~(trunc_ln37_fu_3578_p1 == 2'd1) & (trunc_ln37_1_fu_3582_p1 == 3'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_1_we1 = 1'b1;
    end else begin
        l1_stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_2_address0 = zext_ln90_9_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_2_address0 = zext_ln90_fu_4221_p1;
        end else begin
            l1_stripes_2_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_2_address1 = zext_ln90_5_fu_4249_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_2_address1 = zext_ln37_7_fu_4177_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_2_address1 = zext_ln37_6_fu_4077_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_2_address1 = zext_ln37_5_fu_3979_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_2_address1 = zext_ln37_4_fu_3907_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_2_address1 = zext_ln37_3_fu_3824_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_2_address1 = zext_ln37_2_fu_3760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_2_address1 = zext_ln37_1_fu_3650_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_2_address1 = zext_ln37_fu_3552_p1;
        end else begin
            l1_stripes_2_2_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        l1_stripes_2_2_ce0 = 1'b1;
    end else begin
        l1_stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_2_2_ce1 = 1'b1;
    end else begin
        l1_stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_2_d1 = p_Result_7_reg_14052;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_2_d1 = p_Result_6_reg_14030;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_2_d1 = p_Result_5_reg_14008;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_2_d1 = p_Result_4_reg_13986;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_2_d1 = p_Result_3_reg_13964;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_2_d1 = p_Result_s_reg_13942;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_2_d1 = {{tmp_data_V_1_reg_13897[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_2_d1 = trunc_ln681_fu_3530_p1;
        end else begin
            l1_stripes_2_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_2_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_7_reg_14142 == 2'd0) & ~(trunc_ln37_7_reg_14142 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_6_reg_14132 == 2'd0) & ~(trunc_ln37_6_reg_14132 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_5_reg_14111 == 2'd0) & ~(trunc_ln37_5_reg_14111 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_4_reg_14100 == 2'd0) & ~(trunc_ln37_4_reg_14100 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_3_fu_3782_p1 == 2'd0) & ~(trunc_ln37_3_fu_3782_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_2_fu_3672_p1 == 2'd0) & ~(trunc_ln37_2_fu_3672_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_8_reg_14164 == 2'd0) & ~(trunc_ln37_8_reg_14164 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln37_fu_3578_p1 == 2'd0) & ~(trunc_ln37_fu_3578_p1 == 2'd1) & (trunc_ln37_1_fu_3582_p1 == 3'd2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_2_we1 = 1'b1;
    end else begin
        l1_stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_3_address0 = zext_ln90_9_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_3_address0 = zext_ln90_fu_4221_p1;
        end else begin
            l1_stripes_2_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_3_address1 = zext_ln90_5_fu_4249_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_3_address1 = zext_ln37_7_fu_4177_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_3_address1 = zext_ln37_6_fu_4077_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_3_address1 = zext_ln37_5_fu_3979_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_3_address1 = zext_ln37_4_fu_3907_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_3_address1 = zext_ln37_3_fu_3824_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_3_address1 = zext_ln37_2_fu_3760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_3_address1 = zext_ln37_1_fu_3650_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_3_address1 = zext_ln37_fu_3552_p1;
        end else begin
            l1_stripes_2_3_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        l1_stripes_2_3_ce0 = 1'b1;
    end else begin
        l1_stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_2_3_ce1 = 1'b1;
    end else begin
        l1_stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_3_d1 = p_Result_7_reg_14052;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_3_d1 = p_Result_6_reg_14030;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_3_d1 = p_Result_5_reg_14008;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_3_d1 = p_Result_4_reg_13986;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_3_d1 = p_Result_3_reg_13964;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_3_d1 = p_Result_s_reg_13942;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_3_d1 = {{tmp_data_V_1_reg_13897[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_3_d1 = trunc_ln681_fu_3530_p1;
        end else begin
            l1_stripes_2_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_3_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_7_reg_14142 == 2'd0) & ~(trunc_ln37_7_reg_14142 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_6_reg_14132 == 2'd0) & ~(trunc_ln37_6_reg_14132 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_5_reg_14111 == 2'd0) & ~(trunc_ln37_5_reg_14111 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_4_reg_14100 == 2'd0) & ~(trunc_ln37_4_reg_14100 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_3_fu_3782_p1 == 2'd0) & ~(trunc_ln37_3_fu_3782_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_2_fu_3672_p1 == 2'd0) & ~(trunc_ln37_2_fu_3672_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_8_reg_14164 == 2'd0) & ~(trunc_ln37_8_reg_14164 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln37_fu_3578_p1 == 2'd0) & ~(trunc_ln37_fu_3578_p1 == 2'd1) & (trunc_ln37_1_fu_3582_p1 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_3_we1 = 1'b1;
    end else begin
        l1_stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_4_address0 = zext_ln90_9_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_4_address0 = zext_ln90_fu_4221_p1;
        end else begin
            l1_stripes_2_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_4_address1 = zext_ln90_5_fu_4249_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_4_address1 = zext_ln37_7_fu_4177_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_4_address1 = zext_ln37_6_fu_4077_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_4_address1 = zext_ln37_5_fu_3979_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_4_address1 = zext_ln37_4_fu_3907_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_4_address1 = zext_ln37_3_fu_3824_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_4_address1 = zext_ln37_2_fu_3760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_4_address1 = zext_ln37_1_fu_3650_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_4_address1 = zext_ln37_fu_3552_p1;
        end else begin
            l1_stripes_2_4_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        l1_stripes_2_4_ce0 = 1'b1;
    end else begin
        l1_stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_2_4_ce1 = 1'b1;
    end else begin
        l1_stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_4_d1 = p_Result_7_reg_14052;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_4_d1 = p_Result_6_reg_14030;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_4_d1 = p_Result_5_reg_14008;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_4_d1 = p_Result_4_reg_13986;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_4_d1 = p_Result_3_reg_13964;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_4_d1 = p_Result_s_reg_13942;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_4_d1 = {{tmp_data_V_1_reg_13897[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_4_d1 = trunc_ln681_fu_3530_p1;
        end else begin
            l1_stripes_2_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_4_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_7_reg_14142 == 2'd0) & ~(trunc_ln37_7_reg_14142 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_6_reg_14132 == 2'd0) & ~(trunc_ln37_6_reg_14132 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_5_reg_14111 == 2'd0) & ~(trunc_ln37_5_reg_14111 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_4_reg_14100 == 2'd0) & ~(trunc_ln37_4_reg_14100 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_3_fu_3782_p1 == 2'd0) & ~(trunc_ln37_3_fu_3782_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_2_fu_3672_p1 == 2'd0) & ~(trunc_ln37_2_fu_3672_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_8_reg_14164 == 2'd0) & ~(trunc_ln37_8_reg_14164 == 2'd1) & (trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln37_fu_3578_p1 == 2'd0) & ~(trunc_ln37_fu_3578_p1 == 2'd1) & (trunc_ln37_1_fu_3582_p1 == 3'd4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_4_we1 = 1'b1;
    end else begin
        l1_stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_5_address0 = zext_ln90_9_fu_4348_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_5_address0 = zext_ln90_fu_4221_p1;
        end else begin
            l1_stripes_2_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_5_address1 = zext_ln90_5_fu_4249_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_5_address1 = zext_ln37_7_fu_4177_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_5_address1 = zext_ln37_6_fu_4077_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_5_address1 = zext_ln37_5_fu_3979_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_5_address1 = zext_ln37_4_fu_3907_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_5_address1 = zext_ln37_3_fu_3824_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_5_address1 = zext_ln37_2_fu_3760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_5_address1 = zext_ln37_1_fu_3650_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_5_address1 = zext_ln37_fu_3552_p1;
        end else begin
            l1_stripes_2_5_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        l1_stripes_2_5_ce0 = 1'b1;
    end else begin
        l1_stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_2_5_ce1 = 1'b1;
    end else begin
        l1_stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_5_d1 = p_Result_7_reg_14052;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_5_d1 = p_Result_6_reg_14030;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_5_d1 = p_Result_5_reg_14008;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_5_d1 = p_Result_4_reg_13986;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_5_d1 = p_Result_3_reg_13964;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_5_d1 = p_Result_s_reg_13942;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_5_d1 = {{tmp_data_V_1_reg_13897[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_5_d1 = trunc_ln681_fu_3530_p1;
        end else begin
            l1_stripes_2_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_7_reg_14142 == 2'd0) & ~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_7_reg_14142 == 2'd1) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_6_reg_14132 == 2'd0) & ~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_6_reg_14132 == 2'd1) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_5_reg_14111 == 2'd0) & ~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_5_reg_14111 == 2'd1) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_4_reg_14100 == 2'd0) & ~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_4_reg_14100 == 2'd1) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_3_fu_3782_p1 == 2'd0) & ~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_3_fu_3782_p1 == 2'd1) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_2_fu_3672_p1 == 2'd0) & ~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_2_fu_3672_p1 == 2'd1) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_8_reg_14164 == 2'd0) & ~(trunc_ln37_1_reg_13917 == 3'd0) & ~(trunc_ln37_1_reg_13917 == 3'd1) & ~(trunc_ln37_1_reg_13917 == 3'd2) & ~(trunc_ln37_1_reg_13917 == 3'd3) & ~(trunc_ln37_8_reg_14164 == 2'd1) & ~(trunc_ln37_1_reg_13917 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13879 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln37_fu_3578_p1 == 2'd0) & ~(trunc_ln37_1_fu_3582_p1 == 3'd0) & ~(trunc_ln37_1_fu_3582_p1 == 3'd1) & ~(trunc_ln37_1_fu_3582_p1 == 3'd2) & ~(trunc_ln37_1_fu_3582_p1 == 3'd3) & ~(trunc_ln37_1_fu_3582_p1 == 3'd4) & ~(trunc_ln37_fu_3578_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln30_reg_13879 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_5_we1 = 1'b1;
    end else begin
        l1_stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            l2_stripes_0_0_address0 = zext_ln168_7_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_0_0_address0 = zext_ln168_reg_15636;
        end else begin
            l2_stripes_0_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_0_0_address1 = zext_ln168_4_reg_15712;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_0_0_address1 = l2_stripes_0_0_addr_reg_15410;
        end else begin
            l2_stripes_0_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)))) begin
        l2_stripes_0_0_ce0 = 1'b1;
    end else begin
        l2_stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_0_0_ce1 = 1'b1;
    end else begin
        l2_stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (trunc_ln118_reg_15389 == 3'd0))) begin
        l2_stripes_0_0_we1 = 1'b1;
    end else begin
        l2_stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            l2_stripes_0_1_address0 = zext_ln168_7_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_0_1_address0 = zext_ln168_reg_15636;
        end else begin
            l2_stripes_0_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_0_1_address1 = zext_ln168_4_reg_15712;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_0_1_address1 = l2_stripes_0_1_addr_reg_15415;
        end else begin
            l2_stripes_0_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)))) begin
        l2_stripes_0_1_ce0 = 1'b1;
    end else begin
        l2_stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_0_1_ce1 = 1'b1;
    end else begin
        l2_stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (trunc_ln118_reg_15389 == 3'd1))) begin
        l2_stripes_0_1_we1 = 1'b1;
    end else begin
        l2_stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            l2_stripes_0_2_address0 = zext_ln168_7_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_0_2_address0 = zext_ln168_reg_15636;
        end else begin
            l2_stripes_0_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_0_2_address1 = zext_ln168_4_reg_15712;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_0_2_address1 = l2_stripes_0_2_addr_reg_15420;
        end else begin
            l2_stripes_0_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)))) begin
        l2_stripes_0_2_ce0 = 1'b1;
    end else begin
        l2_stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_0_2_ce1 = 1'b1;
    end else begin
        l2_stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (trunc_ln118_reg_15389 == 3'd2))) begin
        l2_stripes_0_2_we1 = 1'b1;
    end else begin
        l2_stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            l2_stripes_0_3_address0 = zext_ln168_7_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_0_3_address0 = zext_ln168_reg_15636;
        end else begin
            l2_stripes_0_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_0_3_address1 = zext_ln168_4_reg_15712;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_0_3_address1 = l2_stripes_0_3_addr_reg_15425;
        end else begin
            l2_stripes_0_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)))) begin
        l2_stripes_0_3_ce0 = 1'b1;
    end else begin
        l2_stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_0_3_ce1 = 1'b1;
    end else begin
        l2_stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (trunc_ln118_reg_15389 == 3'd3))) begin
        l2_stripes_0_3_we1 = 1'b1;
    end else begin
        l2_stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            l2_stripes_0_4_address0 = zext_ln168_7_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_0_4_address0 = zext_ln168_reg_15636;
        end else begin
            l2_stripes_0_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_0_4_address1 = zext_ln168_4_reg_15712;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_0_4_address1 = l2_stripes_0_4_addr_reg_15430;
        end else begin
            l2_stripes_0_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)))) begin
        l2_stripes_0_4_ce0 = 1'b1;
    end else begin
        l2_stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_0_4_ce1 = 1'b1;
    end else begin
        l2_stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (trunc_ln118_reg_15389 == 3'd4))) begin
        l2_stripes_0_4_we1 = 1'b1;
    end else begin
        l2_stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            l2_stripes_0_5_address0 = zext_ln168_7_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_0_5_address0 = zext_ln168_reg_15636;
        end else begin
            l2_stripes_0_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_0_5_address1 = zext_ln168_4_reg_15712;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_0_5_address1 = l2_stripes_0_5_addr_reg_15435;
        end else begin
            l2_stripes_0_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)))) begin
        l2_stripes_0_5_ce0 = 1'b1;
    end else begin
        l2_stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_0_5_ce1 = 1'b1;
    end else begin
        l2_stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln118_reg_15389 == 3'd0) & ~(trunc_ln118_reg_15389 == 3'd1) & ~(trunc_ln118_reg_15389 == 3'd2) & ~(trunc_ln118_reg_15389 == 3'd3) & ~(trunc_ln118_reg_15389 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        l2_stripes_0_5_we1 = 1'b1;
    end else begin
        l2_stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_0_address0 = zext_ln168_7_fu_7722_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_0_address0 = zext_ln168_fu_7407_p1;
        end else begin
            l2_stripes_1_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_0_address1 = zext_ln168_4_fu_7429_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_0_address1 = zext_ln118_fu_7212_p1;
        end else begin
            l2_stripes_1_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_1_0_ce0 = 1'b1;
    end else begin
        l2_stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_1_0_ce1 = 1'b1;
    end else begin
        l2_stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln118_fu_7228_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_1_0_we1 = 1'b1;
    end else begin
        l2_stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_1_address0 = zext_ln168_7_fu_7722_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_1_address0 = zext_ln168_fu_7407_p1;
        end else begin
            l2_stripes_1_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_1_address1 = zext_ln168_4_fu_7429_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_1_address1 = zext_ln118_fu_7212_p1;
        end else begin
            l2_stripes_1_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_1_1_ce0 = 1'b1;
    end else begin
        l2_stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_1_1_ce1 = 1'b1;
    end else begin
        l2_stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln118_fu_7228_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_1_1_we1 = 1'b1;
    end else begin
        l2_stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_2_address0 = zext_ln168_7_fu_7722_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_2_address0 = zext_ln168_fu_7407_p1;
        end else begin
            l2_stripes_1_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_2_address1 = zext_ln168_4_fu_7429_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_2_address1 = zext_ln118_fu_7212_p1;
        end else begin
            l2_stripes_1_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_1_2_ce0 = 1'b1;
    end else begin
        l2_stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_1_2_ce1 = 1'b1;
    end else begin
        l2_stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln118_fu_7228_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_1_2_we1 = 1'b1;
    end else begin
        l2_stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_3_address0 = zext_ln168_7_fu_7722_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_3_address0 = zext_ln168_fu_7407_p1;
        end else begin
            l2_stripes_1_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_3_address1 = zext_ln168_4_fu_7429_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_3_address1 = zext_ln118_fu_7212_p1;
        end else begin
            l2_stripes_1_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_1_3_ce0 = 1'b1;
    end else begin
        l2_stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_1_3_ce1 = 1'b1;
    end else begin
        l2_stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln118_fu_7228_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_1_3_we1 = 1'b1;
    end else begin
        l2_stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_4_address0 = zext_ln168_7_fu_7722_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_4_address0 = zext_ln168_fu_7407_p1;
        end else begin
            l2_stripes_1_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_4_address1 = zext_ln168_4_fu_7429_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_4_address1 = zext_ln118_fu_7212_p1;
        end else begin
            l2_stripes_1_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_1_4_ce0 = 1'b1;
    end else begin
        l2_stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_1_4_ce1 = 1'b1;
    end else begin
        l2_stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln118_fu_7228_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_1_4_we1 = 1'b1;
    end else begin
        l2_stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_5_address0 = zext_ln168_7_fu_7722_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_5_address0 = zext_ln168_fu_7407_p1;
        end else begin
            l2_stripes_1_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_5_address1 = zext_ln168_4_fu_7429_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_5_address1 = zext_ln118_fu_7212_p1;
        end else begin
            l2_stripes_1_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_1_5_ce0 = 1'b1;
    end else begin
        l2_stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_1_5_ce1 = 1'b1;
    end else begin
        l2_stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln118_fu_7228_p1 == 3'd0) & ~(trunc_ln118_fu_7228_p1 == 3'd1) & ~(trunc_ln118_fu_7228_p1 == 3'd2) & ~(trunc_ln118_fu_7228_p1 == 3'd3) & ~(trunc_ln118_fu_7228_p1 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_1_5_we1 = 1'b1;
    end else begin
        l2_stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_2_0_address0 = zext_ln168_7_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_0_address0 = zext_ln168_reg_15636;
        end else begin
            l2_stripes_2_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_0_address1 = zext_ln168_4_reg_15712;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_0_address1 = zext_ln118_reg_15373;
        end else begin
            l2_stripes_2_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_2_0_ce0 = 1'b1;
    end else begin
        l2_stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_2_0_ce1 = 1'b1;
    end else begin
        l2_stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln118_reg_15389 == 3'd0))) begin
        l2_stripes_2_0_we1 = 1'b1;
    end else begin
        l2_stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_2_1_address0 = zext_ln168_7_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_1_address0 = zext_ln168_reg_15636;
        end else begin
            l2_stripes_2_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_1_address1 = zext_ln168_4_reg_15712;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_1_address1 = zext_ln118_reg_15373;
        end else begin
            l2_stripes_2_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_2_1_ce0 = 1'b1;
    end else begin
        l2_stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_2_1_ce1 = 1'b1;
    end else begin
        l2_stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln118_reg_15389 == 3'd1))) begin
        l2_stripes_2_1_we1 = 1'b1;
    end else begin
        l2_stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_2_2_address0 = zext_ln168_7_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_2_address0 = zext_ln168_reg_15636;
        end else begin
            l2_stripes_2_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_2_address1 = zext_ln168_4_reg_15712;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_2_address1 = zext_ln118_reg_15373;
        end else begin
            l2_stripes_2_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_2_2_ce0 = 1'b1;
    end else begin
        l2_stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_2_2_ce1 = 1'b1;
    end else begin
        l2_stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln118_reg_15389 == 3'd2))) begin
        l2_stripes_2_2_we1 = 1'b1;
    end else begin
        l2_stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_2_3_address0 = zext_ln168_7_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_3_address0 = zext_ln168_reg_15636;
        end else begin
            l2_stripes_2_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_3_address1 = zext_ln168_4_reg_15712;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_3_address1 = zext_ln118_reg_15373;
        end else begin
            l2_stripes_2_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_2_3_ce0 = 1'b1;
    end else begin
        l2_stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_2_3_ce1 = 1'b1;
    end else begin
        l2_stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln118_reg_15389 == 3'd3))) begin
        l2_stripes_2_3_we1 = 1'b1;
    end else begin
        l2_stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_2_4_address0 = zext_ln168_7_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_4_address0 = zext_ln168_reg_15636;
        end else begin
            l2_stripes_2_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_4_address1 = zext_ln168_4_reg_15712;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_4_address1 = zext_ln118_reg_15373;
        end else begin
            l2_stripes_2_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_2_4_ce0 = 1'b1;
    end else begin
        l2_stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_2_4_ce1 = 1'b1;
    end else begin
        l2_stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln118_reg_15389 == 3'd4))) begin
        l2_stripes_2_4_we1 = 1'b1;
    end else begin
        l2_stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_2_5_address0 = zext_ln168_7_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_5_address0 = zext_ln168_reg_15636;
        end else begin
            l2_stripes_2_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_5_address1 = zext_ln168_4_reg_15712;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_5_address1 = zext_ln118_reg_15373;
        end else begin
            l2_stripes_2_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_2_5_ce0 = 1'b1;
    end else begin
        l2_stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_2_5_ce1 = 1'b1;
    end else begin
        l2_stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln118_reg_15389 == 3'd0) & ~(trunc_ln118_reg_15389 == 3'd1) & ~(trunc_ln118_reg_15389 == 3'd2) & ~(trunc_ln118_reg_15389 == 3'd3) & ~(trunc_ln118_reg_15389 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        l2_stripes_2_5_we1 = 1'b1;
    end else begin
        l2_stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_0_address0 = zext_ln168_7_fu_7722_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_0_address0 = zext_ln168_fu_7407_p1;
        end else begin
            l2_stripes_3_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_0_address1 = zext_ln168_4_fu_7429_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_0_address1 = zext_ln118_fu_7212_p1;
        end else begin
            l2_stripes_3_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_3_0_ce0 = 1'b1;
    end else begin
        l2_stripes_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_3_0_ce1 = 1'b1;
    end else begin
        l2_stripes_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln118_fu_7228_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_3_0_we1 = 1'b1;
    end else begin
        l2_stripes_3_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_1_address0 = zext_ln168_7_fu_7722_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_1_address0 = zext_ln168_fu_7407_p1;
        end else begin
            l2_stripes_3_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_1_address1 = zext_ln168_4_fu_7429_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_1_address1 = zext_ln118_fu_7212_p1;
        end else begin
            l2_stripes_3_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_3_1_ce0 = 1'b1;
    end else begin
        l2_stripes_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_3_1_ce1 = 1'b1;
    end else begin
        l2_stripes_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln118_fu_7228_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_3_1_we1 = 1'b1;
    end else begin
        l2_stripes_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_2_address0 = zext_ln168_7_fu_7722_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_2_address0 = zext_ln168_fu_7407_p1;
        end else begin
            l2_stripes_3_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_2_address1 = zext_ln168_4_fu_7429_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_2_address1 = zext_ln118_fu_7212_p1;
        end else begin
            l2_stripes_3_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_3_2_ce0 = 1'b1;
    end else begin
        l2_stripes_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_3_2_ce1 = 1'b1;
    end else begin
        l2_stripes_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln118_fu_7228_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_3_2_we1 = 1'b1;
    end else begin
        l2_stripes_3_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_3_address0 = zext_ln168_7_fu_7722_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_3_address0 = zext_ln168_fu_7407_p1;
        end else begin
            l2_stripes_3_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_3_address1 = zext_ln168_4_fu_7429_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_3_address1 = zext_ln118_fu_7212_p1;
        end else begin
            l2_stripes_3_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_3_3_ce0 = 1'b1;
    end else begin
        l2_stripes_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_3_3_ce1 = 1'b1;
    end else begin
        l2_stripes_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln118_fu_7228_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_3_3_we1 = 1'b1;
    end else begin
        l2_stripes_3_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_4_address0 = zext_ln168_7_fu_7722_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_4_address0 = zext_ln168_fu_7407_p1;
        end else begin
            l2_stripes_3_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_4_address1 = zext_ln168_4_fu_7429_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_4_address1 = zext_ln118_fu_7212_p1;
        end else begin
            l2_stripes_3_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_3_4_ce0 = 1'b1;
    end else begin
        l2_stripes_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_3_4_ce1 = 1'b1;
    end else begin
        l2_stripes_3_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln118_fu_7228_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_3_4_we1 = 1'b1;
    end else begin
        l2_stripes_3_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_5_address0 = zext_ln168_7_fu_7722_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_5_address0 = zext_ln168_fu_7407_p1;
        end else begin
            l2_stripes_3_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_5_address1 = zext_ln168_4_fu_7429_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_5_address1 = zext_ln118_fu_7212_p1;
        end else begin
            l2_stripes_3_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_3_5_ce0 = 1'b1;
    end else begin
        l2_stripes_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_3_5_ce1 = 1'b1;
    end else begin
        l2_stripes_3_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln118_fu_7228_p1 == 3'd0) & ~(trunc_ln118_fu_7228_p1 == 3'd1) & ~(trunc_ln118_fu_7228_p1 == 3'd2) & ~(trunc_ln118_fu_7228_p1 == 3'd3) & ~(trunc_ln118_fu_7228_p1 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (icmp_ln114_reg_14205 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_3_5_we1 = 1'b1;
    end else begin
        l2_stripes_3_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (icmp_ln191_reg_15788 == 1'd1) & (1'd1 == and_ln147_reg_15619) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        out_r_TDATA_blk_n = out_r_TREADY;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (ap_predicate_op2900_write_state37 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        out_r_TVALID = 1'b1;
    end else begin
        out_r_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if (((1'b0 == ap_block_pp0_stage9_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else if (((1'b0 == ap_block_pp0_stage9_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_10_fu_6923_p2 = ($signed(sext_ln90_83_fu_6796_p1) + $signed(add_ln104_9_fu_6917_p2));

assign add_ln104_11_fu_6929_p2 = ($signed(zext_ln90_108_fu_6439_p1) + $signed(sext_ln90_75_fu_6662_p1));

assign add_ln104_12_fu_6935_p2 = ($signed(sext_ln90_85_fu_6859_p1) + $signed(add_ln104_11_fu_6929_p2));

assign add_ln104_13_fu_7293_p2 = ($signed(add_ln104_10_reg_15257) + $signed(sext_ln104_3_fu_7290_p1));

assign add_ln104_14_fu_6941_p2 = ($signed(sext_ln90_64_fu_6469_p1) + $signed(sub_ln90_36_fu_6177_p2));

assign add_ln104_15_fu_6947_p2 = ($signed(sext_ln90_50_fu_6309_p1) + $signed(add_ln104_14_fu_6941_p2));

assign add_ln104_16_fu_6953_p2 = ($signed(zext_ln90_141_fu_6808_p1) + $signed(sext_ln90_74_fu_6632_p1));

assign add_ln104_17_fu_6963_p2 = ($signed(sext_ln90_81_fu_6734_p1) + $signed(sext_ln104_5_fu_6959_p1));

assign add_ln104_18_fu_7068_p2 = ($signed(sext_ln104_4_fu_7062_p1) + $signed(sext_ln104_6_fu_7065_p1));

assign add_ln104_19_fu_6969_p2 = ($signed(sext_ln90_44_fu_6243_p1) + $signed(sub_ln90_27_reg_15098));

assign add_ln104_1_fu_7298_p2 = (add_ln104_8_reg_15352 + add_ln104_13_fu_7293_p2);

assign add_ln104_20_fu_6974_p2 = ($signed(sext_ln90_36_fu_6158_p1) + $signed(add_ln104_19_fu_6969_p2));

assign add_ln104_21_fu_6980_p2 = (sub_ln90_52_fu_6400_p2 + zext_ln90_119_fu_6534_p1);

assign add_ln104_22_fu_6986_p2 = ($signed(sub_ln90_61_fu_6677_p2) + $signed(sext_ln90_86_fu_6881_p1));

assign add_ln104_23_fu_7083_p2 = ($signed(sext_ln104_8_fu_7077_p1) + $signed(sext_ln104_9_fu_7080_p1));

assign add_ln104_24_fu_7089_p2 = ($signed(sext_ln104_7_fu_7074_p1) + $signed(add_ln104_23_fu_7083_p2));

assign add_ln104_25_fu_7101_p2 = ($signed(sext_ln90_84_fu_7059_p1) + $signed(sub_ln90_66_fu_7053_p2));

assign add_ln104_26_fu_6992_p2 = ($signed(sext_ln90_41_fu_6183_p1) + $signed(sext_ln90_6_fu_6064_p1));

assign add_ln104_27_fu_6998_p2 = (zext_ln90_37_fu_6074_p1 + add_ln104_26_fu_6992_p2);

assign add_ln104_28_fu_7162_p2 = ($signed(add_ln104_25_reg_15328) + $signed(sext_ln104_10_fu_7159_p1));

assign add_ln104_2_fu_6911_p2 = ($signed(sub_ln90_28_fu_6093_p2) + $signed(sext_ln104_fu_6908_p1));

assign add_ln104_30_fu_7004_p2 = (sub_ln90_63_fu_6682_p2 + sub_ln90_70_fu_6897_p2);

assign add_ln104_32_fu_7116_p2 = ($signed(sext_ln104_11_fu_7107_p1) + $signed(sext_ln104_13_fu_7113_p1));

assign add_ln104_33_fu_7010_p2 = ($signed(sext_ln90_82_fu_6755_p1) + $signed(sext_ln90_74_fu_6632_p1));

assign add_ln104_34_fu_7020_p2 = ($signed(sub_ln90_54_fu_6491_p2) + $signed(sext_ln104_15_fu_7016_p1));

assign add_ln104_35_fu_7026_p2 = (zext_ln90_138_fu_6770_p1 + sub_ln90_71_fu_6903_p2);

assign add_ln104_36_fu_7128_p2 = ($signed(sext_ln90_73_fu_7047_p1) + $signed(sext_ln104_17_fu_7125_p1));

assign add_ln104_3_fu_7095_p2 = (add_ln104_18_fu_7068_p2 + add_ln104_24_fu_7089_p2);

assign add_ln104_5_fu_7170_p2 = ($signed(add_ln104_28_fu_7162_p2) + $signed(sext_ln104_14_fu_7167_p1));

assign add_ln104_7_fu_7134_p2 = ($signed(sext_ln104_16_fu_7122_p1) + $signed(add_ln104_36_fu_7128_p2));

assign add_ln104_8_fu_7153_p2 = ($signed(sext_ln104_1_fu_7147_p1) + $signed(sext_ln104_2_fu_7150_p1));

assign add_ln104_9_fu_6917_p2 = ($signed(sub_ln90_55_fu_6511_p2) + $signed(sext_ln90_80_fu_6713_p1));

assign add_ln122_fu_7264_p2 = (l2_write_col_offset + 16'd1);

assign add_ln126_fu_7541_p2 = (l2_write_row_offset_2_reg_15344 + 8'd1);

assign add_ln133_fu_4271_p2 = (l1_read_col_offset + 16'd2);

assign add_ln137_fu_7566_p2 = (l1_read_row_offset_l_reg_14407 + 8'd2);

assign add_ln157_1_fu_7745_p2 = (l2_read_row_offset + select_ln157_fu_7738_p3);

assign add_ln157_2_fu_7798_p2 = (zext_ln157_3_fu_7790_p1 + l2_read_row_offset);

assign add_ln157_fu_7599_p2 = (zext_ln157_1_fu_7589_p1 + l2_read_row_offset);

assign add_ln158_1_fu_7769_p2 = (3'd2 + add_ln160_1_fu_7763_p2);

assign add_ln158_2_fu_7816_p2 = (3'd2 + add_ln160_2_fu_7810_p2);

assign add_ln158_fu_7617_p2 = (3'd2 + add_ln160_fu_7611_p2);

assign add_ln160_1_fu_7763_p2 = (zext_ln157_2_fu_7592_p1 + add_ln160_3_fu_7757_p2);

assign add_ln160_2_fu_7810_p2 = (trunc_ln157_fu_7595_p1 + zext_ln157_4_fu_7794_p1);

assign add_ln160_3_fu_7757_p2 = (3'd1 + trunc_ln157_fu_7595_p1);

assign add_ln160_fu_7611_p2 = (zext_ln157_2_fu_7592_p1 + trunc_ln157_fu_7595_p1);

assign add_ln168_10_fu_9041_p2 = ($signed(sext_ln168_46_fu_8663_p1) + $signed(sext_ln168_10_fu_8300_p1));

assign add_ln168_11_fu_9047_p2 = ($signed(sext_ln168_31_fu_8505_p1) + $signed(add_ln168_10_fu_9041_p2));

assign add_ln168_12_fu_9053_p2 = ($signed(sext_ln168_99_fu_9037_p1) + $signed(sext_ln168_84_fu_8934_p1));

assign add_ln168_13_fu_9439_p2 = ($signed(sext_ln168_66_fu_9427_p1) + $signed(sext_ln168_101_fu_9436_p1));

assign add_ln168_14_fu_9445_p2 = ($signed(sext_ln168_100_fu_9433_p1) + $signed(add_ln168_13_fu_9439_p2));

assign add_ln168_15_fu_9129_p2 = (zext_ln168_122_fu_9005_p1 + zext_ln168_127_fu_9070_p1);

assign add_ln168_16_fu_11543_p2 = (zext_ln168_132_fu_11423_p1 + zext_ln168_136_fu_11439_p1);

assign add_ln168_17_fu_11767_p2 = (zext_ln168_154_fu_11735_p1 + zext_ln168_160_fu_11763_p1);

assign add_ln168_18_fu_11992_p2 = (zext_ln168_167_fu_11919_p1 + zext_ln168_171_fu_11976_p1);

assign add_ln168_19_fu_12275_p2 = (zext_ln168_176_fu_12112_p1 + zext_ln168_178_fu_12132_p1);

assign add_ln168_1_fu_10158_p2 = (zext_ln168_23_fu_10067_p1 + zext_ln168_27_fu_10109_p1);

assign add_ln168_20_fu_12296_p2 = (zext_ln168_180_fu_12153_p1 + zext_ln168_183_fu_12218_p1);

assign add_ln168_2_fu_8577_p2 = (zext_ln168_38_fu_8465_p1 + zext_ln168_41_fu_8484_p1);

assign add_ln168_3_fu_9754_p2 = (zext_ln168_32_reg_16340 + zext_ln168_38_reg_16843);

assign add_ln168_4_fu_7717_p2 = (17'd2 + zext_ln157_reg_15631);

assign add_ln168_5_fu_10310_p2 = (zext_ln168_45_fu_10257_p1 + zext_ln168_47_fu_10267_p1);

assign add_ln168_6_fu_10651_p2 = (zext_ln168_67_fu_10519_p1 + zext_ln168_74_fu_10647_p1);

assign add_ln168_7_fu_8771_p2 = (zext_ln168_81_fu_8670_p1 + zext_ln168_89_fu_8767_p1);

assign add_ln168_8_fu_11135_p2 = (zext_ln168_92_reg_17089 + zext_ln168_95_reg_17191);

assign add_ln168_9_fu_11263_p2 = (zext_ln168_111_reg_17219 + zext_ln168_113_fu_11259_p1);

assign add_ln168_fu_7423_p2 = (17'd1 + zext_ln157_fu_7403_p1);

assign add_ln178_100_fu_12637_p2 = ($signed(sext_ln168_136_fu_11876_p1) + $signed(sext_ln168_158_fu_12261_p1));

assign add_ln178_101_fu_12643_p2 = ($signed(sext_ln168_116_fu_11587_p1) + $signed(add_ln178_100_fu_12637_p2));

assign add_ln178_102_fu_12872_p2 = ($signed(sext_ln178_56_fu_12865_p1) + $signed(sext_ln178_57_fu_12869_p1));

assign add_ln178_103_fu_12882_p2 = ($signed(sext_ln178_55_fu_12856_p1) + $signed(sext_ln178_58_fu_12878_p1));

assign add_ln178_104_fu_12653_p2 = ($signed(sext_ln168_149_fu_12078_p1) + $signed(l2_kernel_sums_6));

assign add_ln178_105_fu_12659_p2 = ($signed(sext_ln168_127_fu_11732_p1) + $signed(sext_ln168_169_fu_12392_p1));

assign add_ln178_106_fu_12669_p2 = ($signed(add_ln178_104_fu_12653_p2) + $signed(sext_ln178_59_fu_12665_p1));

assign add_ln178_107_fu_9378_p2 = ($signed(sext_ln168_90_fu_8998_p1) + $signed(sext_ln168_107_fu_9187_p1));

assign add_ln178_108_fu_9388_p2 = ($signed(sext_ln168_70_fu_8818_p1) + $signed(sext_ln168_36_fu_8611_p1));

assign add_ln178_109_fu_9394_p2 = ($signed(sext_ln168_16_fu_8390_p1) + $signed(add_ln178_108_fu_9388_p2));

assign add_ln178_10_fu_9276_p2 = ($signed(zext_ln168_13_fu_8243_p1) + $signed(sext_ln178_2_fu_9272_p1));

assign add_ln178_110_fu_9404_p2 = ($signed(sext_ln178_60_fu_9384_p1) + $signed(sext_ln178_61_fu_9400_p1));

assign add_ln178_111_fu_12678_p2 = ($signed(add_ln178_106_fu_12669_p2) + $signed(sext_ln178_62_fu_12675_p1));

assign add_ln178_112_fu_11065_p2 = ($signed(sext_ln168_27_fu_10253_p1) + $signed(sext_ln168_54_fu_10505_p1));

assign add_ln178_113_fu_11075_p2 = ($signed(sext_ln168_44_fu_10360_p1) + $signed(sext_ln168_64_fu_10685_p1));

assign add_ln178_114_fu_11085_p2 = ($signed(sext_ln178_63_fu_11071_p1) + $signed(sext_ln178_64_fu_11081_p1));

assign add_ln178_115_fu_12684_p2 = ($signed(sext_ln168_81_fu_11242_p1) + $signed(zext_ln168_120_fu_11412_p1));

assign add_ln178_116_fu_12690_p2 = ($signed(sext_ln168_137_fu_11893_p1) + $signed(sext_ln168_160_fu_12292_p1));

assign add_ln178_117_fu_12902_p2 = ($signed(sext_ln168_117_fu_12766_p1) + $signed(sext_ln178_67_fu_12899_p1));

assign add_ln178_118_fu_12908_p2 = ($signed(sext_ln178_66_fu_12896_p1) + $signed(add_ln178_117_fu_12902_p2));

assign add_ln178_119_fu_12918_p2 = ($signed(sext_ln178_65_fu_12893_p1) + $signed(sext_ln178_68_fu_12914_p1));

assign add_ln178_11_fu_12888_p2 = (add_ln178_94_reg_17463 + add_ln178_103_fu_12882_p2);

assign add_ln178_120_fu_12700_p2 = ($signed(sext_ln168_151_fu_12105_p1) + $signed(l2_kernel_sums_7));

assign add_ln178_121_fu_9410_p2 = ($signed(sext_ln168_71_fu_8835_p1) + $signed(sext_ln168_91_fu_9002_p1));

assign add_ln178_122_fu_13282_p2 = ($signed(sext_ln168_171_fu_13240_p1) + $signed(sext_ln178_69_fu_13279_p1));

assign add_ln178_123_fu_13304_p2 = ($signed(add_ln178_120_reg_17488) + $signed(sext_ln178_70_fu_13301_p1));

assign add_ln178_124_fu_9901_p2 = (zext_ln168_151_fu_9871_p1 + zext_ln168_44_fu_9764_p1);

assign add_ln178_125_fu_9577_p2 = ($signed(sext_ln168_17_fu_9419_p1) + $signed(sext_ln168_108_fu_9457_p1));

assign add_ln178_126_fu_9911_p2 = (zext_ln168_153_fu_9882_p1 + add_ln178_125_reg_17017);

assign add_ln178_127_fu_9916_p2 = (zext_ln178_fu_9907_p1 + add_ln178_126_fu_9911_p2);

assign add_ln178_128_fu_13312_p2 = ($signed(add_ln178_123_fu_13304_p2) + $signed(sext_ln178_71_fu_13309_p1));

assign add_ln178_129_fu_12706_p2 = ($signed(sext_ln168_28_fu_11113_p1) + $signed(sext_ln168_55_fu_11126_p1));

assign add_ln178_12_fu_9286_p2 = ($signed(sext_ln178_1_fu_9262_p1) + $signed(sext_ln178_3_fu_9282_p1));

assign add_ln178_130_fu_11091_p2 = (zext_ln168_54_fu_10371_p1 + sub_ln168_118_fu_10704_p2);

assign add_ln178_131_fu_11101_p2 = ($signed(sext_ln168_7_fu_10058_p1) + $signed(sext_ln178_73_fu_11097_p1));

assign add_ln178_132_fu_12719_p2 = ($signed(sext_ln178_72_fu_12712_p1) + $signed(sext_ln178_74_fu_12716_p1));

assign add_ln178_133_fu_12929_p2 = (mul_ln168_19_reg_17131 + zext_ln168_121_fu_12749_p1);

assign add_ln178_134_fu_12725_p2 = ($signed(sext_ln168_138_fu_11897_p1) + $signed(sext_ln168_161_fu_12313_p1));

assign add_ln178_135_fu_12731_p2 = ($signed(sext_ln168_119_fu_11625_p1) + $signed(add_ln178_134_fu_12725_p2));

assign add_ln178_136_fu_12941_p2 = ($signed(sext_ln178_76_fu_12934_p1) + $signed(sext_ln178_77_fu_12938_p1));

assign add_ln178_137_fu_13324_p2 = ($signed(sext_ln178_75_fu_13318_p1) + $signed(sext_ln178_78_fu_13321_p1));

assign add_ln178_13_fu_12924_p2 = (add_ln178_111_reg_17473 + add_ln178_119_fu_12918_p2);

assign add_ln178_14_fu_12418_p2 = ($signed(add_ln178_4_fu_12409_p2) + $signed(sext_ln178_4_fu_12415_p1));

assign add_ln178_15_fu_13330_p2 = (add_ln178_128_fu_13312_p2 + add_ln178_137_fu_13324_p2);

assign add_ln178_16_fu_10917_p2 = (select_ln168_15_fu_10123_p3 + zext_ln168_61_fu_10390_p1);

assign add_ln178_17_fu_10927_p2 = ($signed(sext_ln168_37_fu_10281_p1) + $signed(sext_ln168_57_fu_10585_p1));

assign add_ln178_18_fu_10933_p2 = ($signed(sext_ln168_fu_9931_p1) + $signed(add_ln178_17_fu_10927_p2));

assign add_ln178_19_fu_10943_p2 = ($signed(sext_ln178_5_fu_10923_p1) + $signed(sext_ln178_6_fu_10939_p1));

assign add_ln178_1_fu_13046_p2 = (add_ln178_14_reg_17393 + add_ln178_24_fu_13040_p2);

assign add_ln178_20_fu_12424_p2 = ($signed(sext_ln168_73_fu_11160_p1) + $signed(sext_ln168_92_fu_11311_p1));

assign add_ln178_21_fu_12792_p2 = ($signed(sext_ln168_128_fu_12785_p1) + $signed(sext_ln168_152_fu_12789_p1));

assign add_ln178_22_fu_12798_p2 = (select_ln168_94_fu_12757_p3 + add_ln178_21_fu_12792_p2);

assign add_ln178_23_fu_13030_p2 = ($signed(sext_ln178_8_fu_13024_p1) + $signed(sext_ln178_9_fu_13027_p1));

assign add_ln178_24_fu_13040_p2 = ($signed(sext_ln178_7_fu_13021_p1) + $signed(sext_ln178_10_fu_13036_p1));

assign add_ln178_25_fu_9889_p2 = ($signed(sext_ln168_163_fu_9886_p1) + $signed(sub_ln168_74_fu_9859_p2));

assign add_ln178_26_fu_12437_p2 = ($signed(l2_kernel_sums_1) + $signed(sext_ln178_11_fu_12434_p1));

assign add_ln178_27_fu_10949_p2 = ($signed(select_ln168_1_fu_9960_p3) + $signed(sext_ln168_19_fu_10154_p1));

assign add_ln178_28_fu_10955_p2 = (zext_ln168_173_fu_10884_p1 + add_ln178_27_fu_10949_p2);

assign add_ln178_29_fu_12446_p2 = ($signed(add_ln178_26_fu_12437_p2) + $signed(sext_ln178_12_fu_12443_p1));

assign add_ln178_2_fu_9741_p2 = ($signed(sext_ln168_120_fu_9721_p1) + $signed(sext_ln168_162_fu_9724_p1));

assign add_ln178_30_fu_12452_p2 = ($signed(sext_ln168_94_fu_11337_p1) + $signed(sext_ln168_39_fu_11122_p1));

assign add_ln178_31_fu_12462_p2 = ($signed(sext_ln168_58_fu_11129_p1) + $signed(sext_ln178_13_fu_12458_p1));

assign add_ln178_32_fu_12468_p2 = ($signed(sext_ln168_111_fu_11495_p1) + $signed(sext_ln168_75_fu_11185_p1));

assign add_ln178_33_fu_13054_p2 = ($signed(sext_ln168_129_fu_12995_p1) + $signed(sext_ln168_154_fu_13017_p1));

assign add_ln178_34_fu_13064_p2 = ($signed(sext_ln178_15_fu_13051_p1) + $signed(sext_ln178_16_fu_13060_p1));

assign add_ln178_35_fu_13177_p2 = ($signed(sext_ln178_14_fu_13171_p1) + $signed(sext_ln178_17_fu_13174_p1));

assign add_ln178_36_fu_12478_p2 = ($signed(sext_ln168_142_fu_12009_p1) + $signed(l2_kernel_sums_2));

assign add_ln178_37_fu_13188_p2 = ($signed(sext_ln168_121_fu_13138_p1) + $signed(sext_ln168_165_fu_13167_p1));

assign add_ln178_38_fu_13247_p2 = ($signed(add_ln178_36_reg_17418) + $signed(sext_ln178_18_fu_13244_p1));

assign add_ln178_39_fu_9292_p2 = ($signed(sext_ln168_86_fu_8955_p1) + $signed(sext_ln168_104_fu_9101_p1));

assign add_ln178_3_fu_13183_p2 = (add_ln178_29_reg_17403 + add_ln178_35_fu_13177_p2);

assign add_ln178_40_fu_9302_p2 = ($signed(sext_ln168_67_fu_8757_p1) + $signed(sext_ln168_32_fu_8533_p1));

assign add_ln178_41_fu_9308_p2 = ($signed(sext_ln168_11_fu_8332_p1) + $signed(add_ln178_40_fu_9302_p2));

assign add_ln178_42_fu_9318_p2 = ($signed(sext_ln178_19_fu_9298_p1) + $signed(sext_ln178_20_fu_9314_p1));

assign add_ln178_43_fu_13255_p2 = ($signed(add_ln178_38_fu_13247_p2) + $signed(sext_ln178_21_fu_13252_p1));

assign add_ln178_44_fu_10961_p2 = ($signed(sext_ln168_21_fu_10185_p1) + $signed(sext_ln168_47_fu_10426_p1));

assign add_ln178_45_fu_10967_p2 = ($signed(sext_ln168_40_fu_10327_p1) + $signed(sext_ln168_59_fu_10609_p1));

assign add_ln178_46_fu_10973_p2 = ($signed(sext_ln168_4_fu_10004_p1) + $signed(add_ln178_45_fu_10967_p2));

assign add_ln178_47_fu_12490_p2 = ($signed(sext_ln178_22_fu_12484_p1) + $signed(sext_ln178_23_fu_12487_p1));

assign add_ln178_48_fu_12496_p2 = ($signed(sext_ln168_77_fu_11219_p1) + $signed(sext_ln168_95_fu_11354_p1));

assign add_ln178_49_fu_12502_p2 = ($signed(sext_ln168_132_fu_11821_p1) + $signed(sext_ln168_156_fu_12201_p1));

assign add_ln178_4_fu_12409_p2 = ($signed(add_ln178_fu_12400_p2) + $signed(sext_ln178_fu_12406_p1));

assign add_ln178_50_fu_12810_p2 = ($signed(sext_ln168_113_fu_12763_p1) + $signed(sext_ln178_26_fu_12807_p1));

assign add_ln178_51_fu_12816_p2 = ($signed(sext_ln178_25_fu_12804_p1) + $signed(add_ln178_50_fu_12810_p2));

assign add_ln178_52_fu_13267_p2 = ($signed(sext_ln178_24_fu_13261_p1) + $signed(sext_ln178_27_fu_13264_p1));

assign add_ln178_53_fu_13074_p2 = ($signed(sext_ln168_143_fu_12999_p1) + $signed(l2_kernel_sums_3));

assign add_ln178_54_fu_12508_p2 = ($signed(sext_ln168_123_fu_11695_p1) + $signed(sext_ln168_166_fu_12328_p1));

assign add_ln178_55_fu_13083_p2 = ($signed(add_ln178_53_fu_13074_p2) + $signed(sext_ln178_28_fu_13080_p1));

assign add_ln178_56_fu_9538_p2 = ($signed(sext_ln168_88_fu_9430_p1) + $signed(sext_ln168_105_fu_9451_p1));

assign add_ln178_57_fu_9324_p2 = ($signed(zext_ln168_90_fu_8784_p1) + $signed(sext_ln168_33_fu_8550_p1));

assign add_ln178_58_fu_9334_p2 = ($signed(sext_ln168_13_fu_8353_p1) + $signed(sext_ln178_29_fu_9330_p1));

assign add_ln178_59_fu_9547_p2 = ($signed(add_ln178_56_fu_9538_p2) + $signed(sext_ln178_30_fu_9544_p1));

assign add_ln178_5_fu_13273_p2 = (add_ln178_43_fu_13255_p2 + add_ln178_52_fu_13267_p2);

assign add_ln178_60_fu_13092_p2 = ($signed(add_ln178_55_fu_13083_p2) + $signed(sext_ln178_31_fu_13089_p1));

assign add_ln178_61_fu_9647_p2 = ($signed(sext_ln168_22_fu_9583_p1) + $signed(sext_ln168_49_fu_9623_p1));

assign add_ln178_62_fu_9895_p2 = ($signed(sub_ln168_114_fu_9797_p2) + $signed(sext_ln168_60_fu_9825_p1));

assign add_ln178_63_fu_10985_p2 = ($signed(sext_ln168_5_fu_10015_p1) + $signed(sext_ln178_33_fu_10982_p1));

assign add_ln178_64_fu_10995_p2 = ($signed(sext_ln178_32_fu_10979_p1) + $signed(sext_ln178_34_fu_10991_p1));

assign add_ln178_65_fu_12514_p2 = ($signed(zext_ln168_100_fu_11228_p1) + $signed(sext_ln168_96_fu_11369_p1));

assign add_ln178_66_fu_12520_p2 = ($signed(sext_ln168_133_fu_11838_p1) + $signed(sext_ln168_157_fu_12243_p1));

assign add_ln178_67_fu_12526_p2 = ($signed(sext_ln168_114_fu_11560_p1) + $signed(add_ln178_66_fu_12520_p2));

assign add_ln178_68_fu_12828_p2 = ($signed(sext_ln178_35_fu_12822_p1) + $signed(sext_ln178_36_fu_12825_p1));

assign add_ln178_69_fu_12834_p2 = (add_ln178_64_reg_17288 + add_ln178_68_fu_12828_p2);

assign add_ln178_6_fu_9256_p2 = ($signed(sext_ln168_82_fu_8892_p1) + $signed(sext_ln168_98_fu_9011_p1));

assign add_ln178_70_fu_12536_p2 = ($signed(sext_ln168_144_fu_12026_p1) + $signed(l2_kernel_sums_4));

assign add_ln178_71_fu_12542_p2 = ($signed(sext_ln168_124_fu_11712_p1) + $signed(sext_ln168_167_fu_12360_p1));

assign add_ln178_72_fu_12552_p2 = ($signed(add_ln178_70_fu_12536_p2) + $signed(sext_ln178_38_fu_12548_p1));

assign add_ln178_73_fu_9340_p2 = ($signed(sext_ln168_89_fu_8982_p1) + $signed(sext_ln168_106_fu_9146_p1));

assign add_ln178_74_fu_9350_p2 = ($signed(sext_ln168_68_fu_8794_p1) + $signed(sext_ln168_34_fu_8567_p1));

assign add_ln178_75_fu_9360_p2 = ($signed(sext_ln168_14_fu_8374_p1) + $signed(sext_ln178_40_fu_9356_p1));

assign add_ln178_76_fu_9366_p2 = ($signed(sext_ln178_39_fu_9346_p1) + $signed(add_ln178_75_fu_9360_p2));

assign add_ln178_77_fu_12561_p2 = ($signed(add_ln178_72_fu_12552_p2) + $signed(sext_ln178_41_fu_12558_p1));

assign add_ln178_78_fu_11001_p2 = ($signed(sext_ln168_23_fu_10206_p1) + $signed(sext_ln168_51_fu_10452_p1));

assign add_ln178_79_fu_11011_p2 = ($signed(sext_ln168_62_fu_10636_p1) + $signed(sext_ln168_79_fu_10772_p1));

assign add_ln178_7_fu_13101_p2 = ($signed(add_ln178_60_fu_13092_p2) + $signed(sext_ln178_37_fu_13098_p1));

assign add_ln178_80_fu_11021_p2 = ($signed(sext_ln168_41_fu_10331_p1) + $signed(sext_ln178_43_fu_11017_p1));

assign add_ln178_81_fu_11027_p2 = ($signed(sext_ln178_42_fu_11007_p1) + $signed(add_ln178_80_fu_11021_p2));

assign add_ln178_82_fu_12567_p2 = (zext_ln168_118_fu_11378_p1 + select_ln168_98_fu_11580_p3);

assign add_ln178_83_fu_12577_p2 = (zext_ln168_2_reg_17161 + select_ln168_129_fu_12247_p3);

assign add_ln178_84_fu_12586_p2 = ($signed(sext_ln168_135_fu_11859_p1) + $signed(sext_ln178_46_fu_12582_p1));

assign add_ln178_85_fu_12596_p2 = ($signed(sext_ln178_45_fu_12573_p1) + $signed(sext_ln178_47_fu_12592_p1));

assign add_ln178_86_fu_12845_p2 = ($signed(sext_ln178_44_fu_12839_p1) + $signed(sext_ln178_48_fu_12842_p1));

assign add_ln178_87_fu_12606_p2 = ($signed(sext_ln168_147_fu_12051_p1) + $signed(l2_kernel_sums_5));

assign add_ln178_88_fu_12612_p2 = ($signed(sext_ln168_125_fu_11728_p1) + $signed(sext_ln168_168_fu_12371_p1));

assign add_ln178_89_fu_12622_p2 = ($signed(add_ln178_87_fu_12606_p2) + $signed(sext_ln178_49_fu_12618_p1));

assign add_ln178_8_fu_9266_p2 = (select_ln168_55_fu_8737_p3 + zext_ln168_35_fu_8425_p1);

assign add_ln178_90_fu_9553_p2 = ($signed(mul_ln168_21_reg_16780) + $signed(zext_ln168_130_fu_9454_p1));

assign add_ln178_91_fu_9372_p2 = ($signed(zext_ln168_91_fu_8798_p1) + $signed(sext_ln168_35_fu_8594_p1));

assign add_ln178_92_fu_9565_p2 = ($signed(sext_ln168_15_fu_9416_p1) + $signed(sext_ln178_51_fu_9562_p1));

assign add_ln178_93_fu_9571_p2 = ($signed(sext_ln178_50_fu_9558_p1) + $signed(add_ln178_92_fu_9565_p2));

assign add_ln178_94_fu_12631_p2 = ($signed(add_ln178_89_fu_12622_p2) + $signed(sext_ln178_52_fu_12628_p1));

assign add_ln178_95_fu_11033_p2 = ($signed(sext_ln168_24_fu_10222_p1) + $signed(sext_ln168_52_fu_10474_p1));

assign add_ln178_96_fu_11043_p2 = ($signed(sext_ln168_42_fu_10334_p1) + $signed(sext_ln168_63_fu_10668_p1));

assign add_ln178_97_fu_11053_p2 = ($signed(sext_ln168_6_fu_10043_p1) + $signed(sext_ln178_54_fu_11049_p1));

assign add_ln178_98_fu_11059_p2 = ($signed(sext_ln178_53_fu_11039_p1) + $signed(add_ln178_97_fu_11053_p2));

assign add_ln178_99_fu_12859_p2 = ($signed(sext_ln168_80_fu_12742_p1) + $signed(sext_ln168_97_fu_12746_p1));

assign add_ln178_9_fu_12851_p2 = (add_ln178_77_reg_17453 + add_ln178_86_fu_12845_p2);

assign add_ln178_fu_12400_p2 = ($signed(sext_ln168_140_fu_11972_p1) + $signed(l2_kernel_sums_0));

assign add_ln207_fu_7457_p2 = (l2_read_col_offset + 16'd2);

assign add_ln211_fu_13349_p2 = (l2_read_row_offset_l_reg_15823 + 8'd2);

assign add_ln220_fu_4152_p2 = (l1_iteration_load_reg_13866 + 32'd1);

assign add_ln225_fu_8002_p2 = ($signed(ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3309) + $signed(8'd255));

assign add_ln228_fu_7483_p2 = (l2_iteration + 32'd1);

assign add_ln38_1_fu_3676_p2 = (8'd1 + select_ln39_1_fu_3615_p3);

assign add_ln38_2_fu_3786_p2 = (8'd1 + select_ln39_3_fu_3753_p3);

assign add_ln38_3_fu_3845_p2 = (8'd1 + select_ln39_5_reg_14095);

assign add_ln38_4_fu_3880_p2 = (8'd1 + select_ln39_7_fu_3868_p3);

assign add_ln38_5_fu_3938_p2 = (8'd1 + select_ln39_9_fu_3928_p3);

assign add_ln38_6_fu_3962_p2 = (8'd1 + select_ln39_11_fu_3950_p3);

assign add_ln38_7_fu_4030_p2 = (select_ln39_13_fu_4019_p3 + 8'd1);

assign add_ln38_fu_3592_p2 = (8'd1 + l1_channel_idx_load_reg_13908);

assign add_ln42_1_fu_3741_p2 = (16'd1 + select_ln39_reg_13926);

assign add_ln42_2_fu_3798_p2 = (16'd1 + select_ln39_2_fu_3746_p3);

assign add_ln42_3_fu_3856_p2 = (16'd1 + select_ln39_4_reg_14088);

assign add_ln42_4_fu_3968_p2 = (16'd1 + select_ln39_6_reg_14104);

assign add_ln42_5_fu_4001_p2 = (16'd1 + select_ln39_8_fu_3973_p3);

assign add_ln42_6_fu_4098_p2 = (16'd1 + select_ln39_10_reg_14152);

assign add_ln42_7_fu_4109_p2 = (select_ln39_12_fu_4103_p3 + 16'd1);

assign add_ln42_fu_3603_p2 = (16'd1 + l1_write_col_offset_s_reg_13891);

assign add_ln77_1_fu_4377_p2 = (l1_read_row_offset + select_ln77_fu_4370_p3);

assign add_ln77_2_fu_4430_p2 = (zext_ln77_3_fu_4422_p1 + l1_read_row_offset);

assign add_ln77_fu_4311_p2 = (zext_ln77_1_fu_4301_p1 + l1_read_row_offset);

assign add_ln78_1_fu_4401_p2 = (3'd2 + add_ln80_1_fu_4395_p2);

assign add_ln78_2_fu_4448_p2 = (3'd2 + add_ln80_2_fu_4442_p2);

assign add_ln78_fu_4329_p2 = (3'd2 + add_ln80_fu_4323_p2);

assign add_ln80_1_fu_4395_p2 = (zext_ln77_2_fu_4308_p1 + add_ln80_3_fu_4389_p2);

assign add_ln80_2_fu_4442_p2 = (zext_ln77_4_fu_4426_p1 + trunc_ln77_fu_4304_p1);

assign add_ln80_3_fu_4389_p2 = (3'd1 + trunc_ln77_fu_4304_p1);

assign add_ln80_fu_4323_p2 = (zext_ln77_2_fu_4308_p1 + trunc_ln77_fu_4304_p1);

assign add_ln90_10_fu_5531_p2 = ($signed(sext_ln90_13_fu_5171_p1) + $signed(zext_ln90_11_fu_4960_p1));

assign add_ln90_11_fu_5537_p2 = (zext_ln90_59_fu_5515_p1 + zext_ln90_60_fu_5527_p1);

assign add_ln90_12_fu_5547_p2 = ($signed(sext_ln90_21_fu_5352_p1) + $signed(zext_ln90_61_fu_5543_p1));

assign add_ln90_13_fu_6105_p2 = ($signed(sext_ln90_29_fu_6099_p1) + $signed(sext_ln90_30_fu_6102_p1));

assign add_ln90_14_fu_4689_p2 = ($signed(sext_ln90_34_fu_4685_p1) + $signed(sub_ln90_25_fu_4646_p2));

assign add_ln90_15_fu_5770_p2 = (zext_ln90_53_fu_5456_p1 + sub_ln90_18_fu_5237_p2);

assign add_ln90_16_fu_6200_p2 = (zext_ln90_70_fu_6131_p1 + zext_ln90_88_fu_6193_p1);

assign add_ln90_17_fu_6210_p2 = (zext_ln90_71_fu_6141_p1 + zext_ln90_89_fu_6206_p1);

assign add_ln90_18_fu_6220_p2 = ($signed(sext_ln90_43_fu_6197_p1) + $signed(zext_ln90_90_fu_6216_p1));

assign add_ln90_19_fu_5798_p2 = ($signed(sext_ln90_10_fu_5086_p1) + $signed(sext_ln90_3_fu_4933_p1));

assign add_ln90_1_fu_5050_p2 = ($signed(sext_ln90_7_fu_5046_p1) + $signed(sext_ln90_fu_4892_p1));

assign add_ln90_22_fu_6253_p2 = ($signed(sext_ln90_46_fu_6247_p1) + $signed(sext_ln90_47_fu_6250_p1));

assign add_ln90_23_fu_5821_p2 = ($signed(sext_ln90_31_fu_5571_p1) + $signed(sext_ln90_22_fu_5362_p1));

assign add_ln90_25_fu_5831_p2 = ($signed(sext_ln90_52_fu_5827_p1) + $signed(add_ln90_24_reg_15036));

assign add_ln90_26_fu_5851_p2 = (sub_ln90_47_fu_5846_p2 + zext_ln90_80_fu_5667_p1);

assign add_ln90_27_fu_6319_p2 = ($signed(sub_ln90_30_fu_6122_p2) + $signed(sext_ln90_55_fu_6316_p1));

assign add_ln90_28_fu_5898_p2 = ($signed(sext_ln90_26_fu_5404_p1) + $signed(sub_ln90_17_fu_5217_p2));

assign add_ln90_29_fu_5904_p2 = ($signed(sext_ln90_58_fu_5894_p1) + $signed(sext_ln90_40_fu_5703_p1));

assign add_ln90_2_fu_4602_p2 = ($signed(sext_ln90_16_fu_4598_p1) + $signed(sext_ln90_5_fu_4537_p1));

assign add_ln90_30_fu_5910_p2 = ($signed(sext_ln90_33_fu_5605_p1) + $signed(add_ln90_29_fu_5904_p2));

assign add_ln90_31_fu_6335_p2 = ($signed(sext_ln90_59_fu_6329_p1) + $signed(sext_ln90_60_fu_6332_p1));

assign add_ln90_32_fu_5916_p2 = (zext_ln90_98_fu_5857_p1 + sub_ln90_39_fu_5722_p2);

assign add_ln90_33_fu_5922_p2 = (zext_ln90_100_fu_5870_p1 + add_ln90_32_fu_5916_p2);

assign add_ln90_34_fu_5956_p2 = ($signed(sext_ln90_9_fu_5076_p1) + $signed(sext_ln90_2_fu_4923_p1));

assign add_ln90_35_fu_5966_p2 = ($signed(sext_ln90_28_fu_5488_p1) + $signed(zext_ln90_40_fu_5259_p1));

assign add_ln90_36_fu_5976_p2 = ($signed(sext_ln90_66_fu_5962_p1) + $signed(sext_ln90_67_fu_5972_p1));

assign add_ln90_37_fu_6559_p2 = ($signed(sext_ln90_44_fu_6243_p1) + $signed(sext_ln90_37_fu_6167_p1));

assign add_ln90_38_fu_6569_p2 = (zext_ln90_38_reg_14971 + sub_ln90_57_fu_6553_p2);

assign add_ln90_39_fu_6578_p2 = ($signed(sext_ln90_63_fu_6424_p1) + $signed(sext_ln90_70_fu_6574_p1));

assign add_ln90_40_fu_6588_p2 = ($signed(sext_ln90_69_fu_6565_p1) + $signed(sext_ln90_71_fu_6584_p1));

assign add_ln90_41_fu_7041_p2 = ($signed(sext_ln90_68_fu_7035_p1) + $signed(sext_ln90_72_fu_7038_p1));

assign add_ln90_42_fu_6636_p2 = (zext_ln90_125_fu_6618_p1 + sub_ln90_53_fu_6473_p2);

assign add_ln90_43_fu_5993_p2 = ($signed(sext_ln90_42_fu_5751_p1) + $signed(zext_ln90_67_fu_5609_p1));

assign add_ln90_44_fu_6003_p2 = ($signed(sext_ln90_27_fu_5425_p1) + $signed(sext_ln90_77_fu_5999_p1));

assign add_ln90_45_fu_4851_p2 = (sub_ln90_64_fu_4845_p2 + zext_ln90_117_fu_4796_p1);

assign add_ln90_47_fu_6015_p2 = ($signed(add_ln90_44_fu_6003_p2) + $signed(sext_ln90_79_fu_6012_p1));

assign add_ln90_4_fu_4343_p2 = (17'd2 + zext_ln77_reg_14217);

assign add_ln90_6_fu_5246_p2 = ($signed(sext_ln90_1_fu_4913_p1) + $signed(sext_ln90_18_fu_5243_p1));

assign add_ln90_7_fu_5312_p2 = ($signed(sext_ln90_19_fu_5308_p1) + $signed(sext_ln90_12_fu_5133_p1));

assign add_ln90_8_fu_6081_p2 = ($signed(sext_ln90_4_fu_6060_p1) + $signed(sext_ln90_20_fu_6078_p1));

assign add_ln90_9_fu_5376_p2 = ($signed(sext_ln90_23_fu_5372_p1) + $signed(sext_ln90_14_fu_5181_p1));

assign add_ln90_fu_4243_p2 = (17'd1 + zext_ln77_fu_4217_p1);

assign and_ln147_fu_7367_p2 = (xor_ln147_fu_7361_p2 & icmp_ln147_fu_7347_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_subdone = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((icmp_ln30_reg_13879 == 1'd1) & (in_r_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b0 == ap_ce) | ((icmp_ln30_reg_13879 == 1'd1) & (in_r_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage26_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((1'b1 == ap_block_state37_io) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((1'b0 == ap_ce) | ((1'b1 == ap_block_state37_io) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((icmp_ln30_reg_13879 == 1'd1) & (in_r_TVALID == 1'b0));
end

assign ap_block_state30_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state37_io = ((ap_predicate_op2900_write_state37 == 1'b1) & (out_r_TREADY == 1'b0));
end

assign ap_block_state37_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_10343 = ((icmp_ln64_reg_14188 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001));
end

always @ (*) begin
    ap_condition_10346 = ((icmp_ln64_reg_14188 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001));
end

always @ (*) begin
    ap_condition_10354 = ((icmp_ln191_reg_15788 == 1'd1) & (1'd1 == and_ln147_reg_15619) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_2202 = ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_73 = ((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_8968 = ((1'b1 == ap_ce) & (icmp_ln64_reg_14188 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_l1_write_col_offset_1_phi_fu_3153_p8 = ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3148;

assign ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3339 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3350 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3361 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3372 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3383 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3394 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3405 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3416 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3427 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3319 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3329 = 'bx;

assign ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3450 = 'bx;

always @ (*) begin
    ap_predicate_op2900_write_state37 = ((icmp_ln191_reg_15788 == 1'd1) & (1'd1 == and_ln147_reg_15619));
end

assign grp_fu_13647_p0 = 13'd8181;

assign grp_fu_13647_p1 = grp_fu_13647_p10;

assign grp_fu_13647_p10 = tmp_6_fu_4503_p8;

assign grp_fu_13647_p2 = (zext_ln90_16_fu_4481_p1 - zext_ln90_18_fu_4493_p1);

assign grp_fu_13655_p0 = 13'd8181;

assign grp_fu_13655_p1 = grp_fu_13655_p10;

assign grp_fu_13655_p10 = tmp_7_fu_4608_p8;

assign grp_fu_13663_p0 = 13'd8181;

assign grp_fu_13663_p1 = grp_fu_13663_p10;

assign grp_fu_13663_p10 = tmp_17_fu_4751_p8;

assign grp_fu_13671_p0 = 13'd13;

assign grp_fu_13671_p1 = grp_fu_13671_p10;

assign grp_fu_13671_p10 = tmp_10_fu_5429_p8;

assign grp_fu_13671_p2 = ($signed(sext_ln90_45_fu_5794_p1) + $signed(sext_ln90_38_fu_5656_p1));

assign grp_fu_13679_p0 = 13'd13;

assign grp_fu_13679_p1 = zext_ln90_99_fu_5860_p1;

assign grp_fu_13688_p0 = 13'd13;

assign grp_fu_13688_p1 = zext_ln90_47_reg_15093;

assign grp_fu_13688_p2 = (zext_ln90_113_fu_6497_p1 - zext_ln90_116_fu_6517_p1);

assign grp_fu_13695_p0 = 13'd11;

assign grp_fu_13695_p1 = grp_fu_13695_p10;

assign grp_fu_13695_p10 = tmp_14_reg_15008;

assign grp_fu_13704_p0 = 13'd11;

assign grp_fu_13704_p1 = zext_ln90_99_reg_15177;

assign grp_fu_13712_p0 = 13'd8179;

assign grp_fu_13712_p1 = grp_fu_13712_p10;

assign grp_fu_13712_p10 = tmp_22_reg_15197;

assign grp_fu_13719_p0 = 13'd13;

assign grp_fu_13719_p1 = grp_fu_13719_p10;

assign grp_fu_13719_p10 = tmp_23_reg_15209;

assign grp_fu_3462_p2 = (l1_write_row_offset + 8'd1);

assign icmp_ln111_1_fu_7180_p2 = (($signed(add_ln104_3_reg_15322) > $signed(l1_maxes_1)) ? 1'b1 : 1'b0);

assign icmp_ln111_2_fu_7307_p2 = (($signed(add_ln104_5_reg_15357) > $signed(l1_maxes_2)) ? 1'b1 : 1'b0);

assign icmp_ln111_3_fu_7196_p2 = (($signed(add_ln104_7_reg_15338) > $signed(l1_maxes_3)) ? 1'b1 : 1'b0);

assign icmp_ln111_fu_7513_p2 = (($signed(add_ln104_1_reg_15399) > $signed(l1_maxes_0)) ? 1'b1 : 1'b0);

assign icmp_ln114_fu_4147_p2 = ((trunc_ln30_reg_13874 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln123_fu_7270_p2 = ((add_ln122_fu_7264_p2 == 16'd257) ? 1'b1 : 1'b0);

assign icmp_ln127_fu_7546_p2 = ((add_ln126_fu_7541_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln134_fu_4277_p2 = ((add_ln133_fu_4271_p2 == 16'd512) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_7571_p2 = ((add_ln137_fu_7566_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln147_fu_7347_p2 = ((l2_iteration > 32'd6143) ? 1'b1 : 1'b0);

assign icmp_ln158_1_fu_7751_p2 = ((add_ln157_1_fu_7745_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln158_2_fu_7804_p2 = ((add_ln157_2_fu_7798_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln158_fu_7605_p2 = ((add_ln157_fu_7599_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln186_1_fu_13412_p2 = (($signed(add_ln178_3_reg_17563) > $signed(l2_maxes_1)) ? 1'b1 : 1'b0);

assign icmp_ln186_2_fu_13424_p2 = (($signed(add_ln178_5_reg_17574) > $signed(l2_maxes_2)) ? 1'b1 : 1'b0);

assign icmp_ln186_3_fu_13436_p2 = (($signed(add_ln178_7_reg_17557) > $signed(l2_maxes_3)) ? 1'b1 : 1'b0);

assign icmp_ln186_4_fu_13448_p2 = (($signed(add_ln178_9_reg_17523) > $signed(l2_maxes_4)) ? 1'b1 : 1'b0);

assign icmp_ln186_5_fu_13460_p2 = (($signed(add_ln178_11_reg_17529) > $signed(l2_maxes_5)) ? 1'b1 : 1'b0);

assign icmp_ln186_6_fu_13472_p2 = (($signed(add_ln178_13_reg_17535) > $signed(l2_maxes_6)) ? 1'b1 : 1'b0);

assign icmp_ln186_7_fu_13484_p2 = (($signed(add_ln178_15_reg_17585) > $signed(l2_maxes_7)) ? 1'b1 : 1'b0);

assign icmp_ln186_fu_13400_p2 = (($signed(add_ln178_1_reg_17546) > $signed(l2_maxes_0)) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_7445_p2 = ((trunc_ln147_fu_7339_p1 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln208_fu_7463_p2 = ((add_ln207_fu_7457_p2 == 16'd256) ? 1'b1 : 1'b0);

assign icmp_ln212_fu_13354_p2 = ((add_ln211_fu_13349_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln221_fu_4157_p2 = ((add_ln220_fu_4152_p2 == 32'd263168) ? 1'b1 : 1'b0);

assign icmp_ln229_fu_7489_p2 = ((add_ln228_fu_7483_p2 == 32'd264192) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_3479_p2 = ((trunc_ln30_1_fu_3475_p1 < 10'd384) ? 1'b1 : 1'b0);

assign icmp_ln39_1_fu_3736_p2 = ((add_ln38_1_reg_13936 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_2_fu_3792_p2 = ((add_ln38_2_fu_3786_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_3_fu_3850_p2 = ((add_ln38_3_fu_3845_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_4_fu_3886_p2 = ((add_ln38_4_fu_3880_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_5_fu_3944_p2 = ((add_ln38_5_fu_3938_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_6_fu_4014_p2 = ((add_ln38_6_reg_14146 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_7_fu_4036_p2 = ((add_ln38_7_fu_4030_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_3597_p2 = ((add_ln38_fu_3592_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_3491_p2 = ((trunc_ln30_1_fu_3475_p1 == 10'd191) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_3485_p2 = ((trunc_ln30_1_fu_3475_p1 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_3506_p2 = ((grp_fu_3462_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln64_fu_4131_p2 = ((tmp_66_fu_4122_p4 == 21'd0) ? 1'b1 : 1'b0);

assign icmp_ln78_1_fu_4383_p2 = ((add_ln77_1_fu_4377_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln78_2_fu_4436_p2 = ((add_ln77_2_fu_4430_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_4317_p2 = ((add_ln77_fu_4311_p2 > 8'd5) ? 1'b1 : 1'b0);

assign l2_stripes_0_0_d1 = {{select_ln111_fu_7518_p3[12:5]}};

assign l2_stripes_0_1_d1 = {{select_ln111_fu_7518_p3[12:5]}};

assign l2_stripes_0_2_d1 = {{select_ln111_fu_7518_p3[12:5]}};

assign l2_stripes_0_3_d1 = {{select_ln111_fu_7518_p3[12:5]}};

assign l2_stripes_0_4_d1 = {{select_ln111_fu_7518_p3[12:5]}};

assign l2_stripes_0_5_d1 = {{select_ln111_fu_7518_p3[12:5]}};

assign l2_stripes_1_0_d1 = {{select_ln111_1_fu_7185_p3[12:5]}};

assign l2_stripes_1_1_d1 = {{select_ln111_1_fu_7185_p3[12:5]}};

assign l2_stripes_1_2_d1 = {{select_ln111_1_fu_7185_p3[12:5]}};

assign l2_stripes_1_3_d1 = {{select_ln111_1_fu_7185_p3[12:5]}};

assign l2_stripes_1_4_d1 = {{select_ln111_1_fu_7185_p3[12:5]}};

assign l2_stripes_1_5_d1 = {{select_ln111_1_fu_7185_p3[12:5]}};

assign l2_stripes_2_0_d1 = {{select_ln111_2_fu_7312_p3[12:5]}};

assign l2_stripes_2_1_d1 = {{select_ln111_2_fu_7312_p3[12:5]}};

assign l2_stripes_2_2_d1 = {{select_ln111_2_fu_7312_p3[12:5]}};

assign l2_stripes_2_3_d1 = {{select_ln111_2_fu_7312_p3[12:5]}};

assign l2_stripes_2_4_d1 = {{select_ln111_2_fu_7312_p3[12:5]}};

assign l2_stripes_2_5_d1 = {{select_ln111_2_fu_7312_p3[12:5]}};

assign l2_stripes_3_0_d1 = {{select_ln111_3_fu_7201_p3[12:5]}};

assign l2_stripes_3_1_d1 = {{select_ln111_3_fu_7201_p3[12:5]}};

assign l2_stripes_3_2_d1 = {{select_ln111_3_fu_7201_p3[12:5]}};

assign l2_stripes_3_3_d1 = {{select_ln111_3_fu_7201_p3[12:5]}};

assign l2_stripes_3_4_d1 = {{select_ln111_3_fu_7201_p3[12:5]}};

assign l2_stripes_3_5_d1 = {{select_ln111_3_fu_7201_p3[12:5]}};

assign local_col_index_1_fu_7389_p2 = (zext_ln152_fu_7385_p1 + l2_read_col_offset);

assign local_col_index_fu_4211_p2 = (zext_ln68_fu_4208_p1 + l1_read_col_offset);

assign mul_ln168_10_fu_13835_p0 = zext_ln168_46_reg_16768;

assign mul_ln168_10_fu_13835_p1 = mul_ln168_10_fu_13835_p10;

assign mul_ln168_10_fu_13835_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd8179 : 13'd14);

assign mul_ln168_11_fu_13763_p0 = mul_ln168_11_fu_13763_p00;

assign mul_ln168_11_fu_13763_p00 = select_ln149_4_reg_16742;

assign mul_ln168_11_fu_13763_p1 = mul_ln168_11_fu_13763_p10;

assign mul_ln168_11_fu_13763_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd13 : 13'd8185);

assign mul_ln168_12_fu_9610_p1 = mul_ln168_12_fu_9610_p10;

assign mul_ln168_12_fu_9610_p10 = select_ln149_5_reg_16801;

assign mul_ln168_12_fu_9610_p2 = (13'd11 * mul_ln168_12_fu_9610_p1);

assign mul_ln168_13_fu_13840_p0 = zext_ln168_55_reg_17022;

assign mul_ln168_13_fu_13840_p1 = mul_ln168_13_fu_13840_p10;

assign mul_ln168_13_fu_13840_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd8180 : 13'd13);

assign mul_ln168_14_fu_13845_p0 = zext_ln168_66_fu_10516_p1;

assign mul_ln168_14_fu_13845_p1 = mul_ln168_14_fu_13845_p10;

assign mul_ln168_14_fu_13845_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd8179 : 13'd8177);

assign mul_ln168_15_fu_13739_p0 = zext_ln168_78_fu_7947_p1;

assign mul_ln168_15_fu_13739_p1 = mul_ln168_15_fu_13739_p10;

assign mul_ln168_15_fu_13739_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd3 : 13'd8181);

assign mul_ln168_16_fu_7960_p1 = zext_ln168_78_fu_7947_p1;

assign mul_ln168_16_fu_7960_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln168_16_fu_7960_p1}}));

assign mul_ln168_17_fu_13745_p0 = mul_ln168_17_fu_13745_p00;

assign mul_ln168_17_fu_13745_p00 = select_ln149_7_reg_16465;

assign mul_ln168_17_fu_13745_p1 = mul_ln168_17_fu_13745_p10;

assign mul_ln168_17_fu_13745_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 12'd7 : 12'd13);

assign mul_ln168_18_fu_9715_p1 = mul_ln168_18_fu_9715_p10;

assign mul_ln168_18_fu_9715_p10 = select_ln149_8_fu_9704_p3;

assign mul_ln168_18_fu_9715_p2 = (12'd11 * mul_ln168_18_fu_9715_p1);

assign mul_ln168_19_fu_9832_p1 = mul_ln168_19_fu_9832_p10;

assign mul_ln168_19_fu_9832_p10 = select_ln149_8_reg_17079;

assign mul_ln168_19_fu_9832_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln168_19_fu_9832_p1}}));

assign mul_ln168_1_fu_8077_p1 = mul_ln168_1_fu_8077_p10;

assign mul_ln168_1_fu_8077_p10 = select_ln149_fu_8066_p3;

assign mul_ln168_1_fu_8077_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln168_1_fu_8077_p1}}));

assign mul_ln168_20_fu_13757_p0 = mul_ln168_20_fu_13757_p00;

assign mul_ln168_20_fu_13757_p00 = select_ln149_9_reg_16659;

assign mul_ln168_20_fu_13757_p1 = mul_ln168_20_fu_13757_p10;

assign mul_ln168_20_fu_13757_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd13 : 13'd8178);

assign mul_ln168_21_fu_13769_p0 = zext_ln168_102_reg_16752;

assign mul_ln168_21_fu_13769_p1 = mul_ln168_21_fu_13769_p10;

assign mul_ln168_21_fu_13769_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd8183 : 13'd8181);

assign mul_ln168_22_fu_13774_p0 = zext_ln168_102_reg_16752;

assign mul_ln168_22_fu_13774_p1 = mul_ln168_22_fu_13774_p10;

assign mul_ln168_22_fu_13774_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd8183 : 13'd8179);

assign mul_ln168_23_fu_10809_p1 = mul_ln168_23_fu_10809_p10;

assign mul_ln168_23_fu_10809_p10 = select_ln149_10_fu_10798_p3;

assign mul_ln168_23_fu_10809_p2 = (12'd13 * mul_ln168_23_fu_10809_p1);

assign mul_ln168_24_fu_13851_p0 = mul_ln168_24_fu_13851_p00;

assign mul_ln168_24_fu_13851_p00 = select_ln149_10_reg_17209;

assign mul_ln168_24_fu_13851_p1 = mul_ln168_24_fu_13851_p10;

assign mul_ln168_24_fu_13851_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd8179 : 13'd8181);

assign mul_ln168_25_fu_11389_p1 = zext_ln168_111_reg_17219;

assign mul_ln168_25_fu_11389_p2 = (12'd11 * mul_ln168_25_fu_11389_p1);

assign mul_ln168_26_fu_13857_p0 = zext_ln168_111_reg_17219;

assign mul_ln168_26_fu_13857_p1 = mul_ln168_26_fu_13857_p10;

assign mul_ln168_26_fu_13857_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 12'd10 : 12'd11);

assign mul_ln168_27_fu_13779_p0 = mul_ln168_27_fu_13779_p00;

assign mul_ln168_27_fu_13779_p00 = select_ln149_11_reg_16785;

assign mul_ln168_27_fu_13779_p1 = mul_ln168_27_fu_13779_p10;

assign mul_ln168_27_fu_13779_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd7 : 13'd8181);

assign mul_ln168_28_fu_13785_p0 = zext_ln168_124_fu_9008_p1;

assign mul_ln168_28_fu_13785_p1 = mul_ln168_28_fu_13785_p10;

assign mul_ln168_28_fu_13785_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 12'd5 : 12'd13);

assign mul_ln168_29_fu_13791_p0 = zext_ln168_123_reg_16817;

assign mul_ln168_29_fu_13791_p1 = mul_ln168_29_fu_13791_p10;

assign mul_ln168_29_fu_13791_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd8179 : 13'd8185);

assign mul_ln168_2_fu_13830_p0 = zext_ln168_1_reg_16684;

assign mul_ln168_2_fu_13830_p1 = mul_ln168_2_fu_13830_p10;

assign mul_ln168_2_fu_13830_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd8187 : 13'd8181);

assign mul_ln168_30_fu_12752_p1 = zext_ln168_135_reg_16963;

assign mul_ln168_30_fu_12752_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln168_30_fu_12752_p1}}));

assign mul_ln168_31_fu_13796_p0 = mul_ln168_31_fu_13796_p00;

assign mul_ln168_31_fu_13796_p00 = select_ln149_12_reg_16895;

assign mul_ln168_31_fu_13796_p1 = mul_ln168_31_fu_13796_p10;

assign mul_ln168_31_fu_13796_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd8185 : 13'd11);

assign mul_ln168_32_fu_13802_p0 = mul_ln168_32_fu_13802_p00;

assign mul_ln168_32_fu_13802_p00 = select_ln149_13_reg_16907;

assign mul_ln168_32_fu_13802_p1 = mul_ln168_32_fu_13802_p10;

assign mul_ln168_32_fu_13802_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd8189 : 13'd11);

assign mul_ln168_33_fu_13808_p0 = mul_ln168_33_fu_13808_p00;

assign mul_ln168_33_fu_13808_p00 = select_ln149_14_reg_16988;

assign mul_ln168_33_fu_13808_p1 = mul_ln168_33_fu_13808_p10;

assign mul_ln168_33_fu_13808_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd8182 : 13'd13);

assign mul_ln168_34_fu_13862_p0 = zext_ln168_163_reg_17368;

assign mul_ln168_34_fu_13862_p1 = select_ln168_48_reg_17181;

assign mul_ln168_35_fu_13002_p1 = zext_ln168_175_reg_17373;

assign mul_ln168_35_fu_13002_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln168_35_fu_13002_p1}}));

assign mul_ln168_36_fu_13814_p0 = mul_ln168_36_fu_13814_p00;

assign mul_ln168_36_fu_13814_p00 = select_ln149_17_reg_16998;

assign mul_ln168_36_fu_13814_p1 = mul_ln168_36_fu_13814_p10;

assign mul_ln168_36_fu_13814_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd10 : 13'd8181);

assign mul_ln168_37_fu_13820_p0 = zext_ln168_188_reg_17048;

assign mul_ln168_37_fu_13820_p1 = mul_ln168_37_fu_13820_p10;

assign mul_ln168_37_fu_13820_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd8181 : 13'd8183);

assign mul_ln168_38_fu_13142_p1 = zext_ln168_188_reg_17048;

assign mul_ln168_38_fu_13142_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln168_38_fu_13142_p1}}));

assign mul_ln168_39_fu_13825_p0 = zext_ln168_188_reg_17048;

assign mul_ln168_39_fu_13825_p1 = mul_ln168_39_fu_13825_p10;

assign mul_ln168_39_fu_13825_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd8179 : 13'd11);

assign mul_ln168_3_fu_13727_p0 = mul_ln168_3_fu_13727_p00;

assign mul_ln168_3_fu_13727_p00 = select_ln149_1_reg_15942;

assign mul_ln168_3_fu_13727_p1 = mul_ln168_3_fu_13727_p10;

assign mul_ln168_3_fu_13727_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 12'd11 : 12'd10);

assign mul_ln168_40_fu_13207_p1 = zext_ln168_188_reg_17048;

assign mul_ln168_40_fu_13207_p2 = (13'd11 * mul_ln168_40_fu_13207_p1);

assign mul_ln168_4_fu_7867_p1 = mul_ln168_4_fu_7867_p10;

assign mul_ln168_4_fu_7867_p10 = select_ln149_1_reg_15942;

assign mul_ln168_4_fu_7867_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln168_4_fu_7867_p1}}));

assign mul_ln168_5_fu_8189_p1 = zext_ln168_10_reg_16247;

assign mul_ln168_5_fu_8189_p2 = (13'd11 * mul_ln168_5_fu_8189_p1);

assign mul_ln168_6_fu_13751_p0 = mul_ln168_6_fu_13751_p00;

assign mul_ln168_6_fu_13751_p00 = select_ln149_2_reg_16555;

assign mul_ln168_6_fu_13751_p1 = mul_ln168_6_fu_13751_p10;

assign mul_ln168_6_fu_13751_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd8181 : 13'd8177);

assign mul_ln168_7_fu_8411_p1 = zext_ln168_20_reg_16695;

assign mul_ln168_7_fu_8411_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln168_7_fu_8411_p1}}));

assign mul_ln168_8_fu_13733_p0 = mul_ln168_8_fu_13733_p00;

assign mul_ln168_8_fu_13733_p00 = select_ln149_3_reg_16055;

assign mul_ln168_8_fu_13733_p1 = mul_ln168_8_fu_13733_p10;

assign mul_ln168_8_fu_13733_p10 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 12'd10 : 12'd13);

assign mul_ln168_9_fu_9422_p1 = zext_ln168_46_reg_16768;

assign mul_ln168_9_fu_9422_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln168_9_fu_9422_p1}}));

assign mul_ln168_fu_8138_p1 = zext_ln168_1_reg_16684;

assign mul_ln168_fu_8138_p2 = (13'd11 * mul_ln168_fu_8138_p1);

assign or_ln1_fu_7783_p3 = {{1'd1}, {tmp_78_reg_15623}};

assign or_ln221_1_fu_8020_p2 = (icmp_ln221_reg_14209 | ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3297);

assign or_ln221_fu_8008_p2 = (icmp_ln221_reg_14209 | ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3273);

assign or_ln229_fu_13629_p2 = (icmp_ln229_reg_15802 | ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3442_p4);

assign or_ln39_1_fu_3896_p2 = (icmp_ln39_3_fu_3850_p2 | icmp_ln39_2_reg_14083);

assign or_ln39_2_fu_3901_p2 = (or_ln39_fu_3892_p2 | or_ln39_1_fu_3896_p2);

assign or_ln39_3_fu_4042_p2 = (icmp_ln39_5_reg_14136 | icmp_ln39_4_reg_14120);

assign or_ln39_4_fu_4046_p2 = (icmp_ln39_7_fu_4036_p2 | icmp_ln39_6_fu_4014_p2);

assign or_ln39_5_fu_4052_p2 = (or_ln39_4_fu_4046_p2 | or_ln39_3_fu_4042_p2);

assign or_ln39_6_fu_4058_p2 = (or_ln39_5_fu_4052_p2 | or_ln39_2_reg_14127);

assign or_ln39_fu_3892_p2 = (icmp_ln39_reg_13921 | icmp_ln39_1_reg_14074);

assign or_ln_fu_4415_p3 = {{1'd1}, {tmp_71_reg_14197}};

assign out_r_TDATA = {{{{{{{{select_ln182_15_fu_13552_p3}, {select_ln182_14_fu_13544_p3}}, {select_ln182_13_fu_13536_p3}}, {select_ln182_12_fu_13528_p3}}, {select_ln182_11_fu_13520_p3}}, {select_ln182_10_fu_13512_p3}}, {select_ln182_9_fu_13504_p3}}, {select_ln182_8_fu_13496_p3}};

assign out_r_TKEEP = 16'd255;

assign out_r_TLAST = tmp_last_V_reg_15792;

assign out_r_TSTRB = 16'd0;

assign select_ln111_1_fu_7185_p3 = ((icmp_ln111_1_fu_7180_p2[0:0] === 1'b1) ? add_ln104_3_reg_15322 : l1_maxes_1);

assign select_ln111_2_fu_7312_p3 = ((icmp_ln111_2_fu_7307_p2[0:0] === 1'b1) ? add_ln104_5_reg_15357 : l1_maxes_2);

assign select_ln111_3_fu_7201_p3 = ((icmp_ln111_3_fu_7196_p2[0:0] === 1'b1) ? add_ln104_7_reg_15338 : l1_maxes_3);

assign select_ln111_fu_7518_p3 = ((icmp_ln111_fu_7513_p2[0:0] === 1'b1) ? add_ln104_1_reg_15399 : l1_maxes_0);

assign select_ln123_1_fu_7560_p3 = ((icmp_ln123_reg_15393[0:0] === 1'b1) ? select_ln127_fu_7552_p3 : l2_write_row_offset_2_reg_15344);

assign select_ln123_fu_7276_p3 = ((icmp_ln123_fu_7270_p2[0:0] === 1'b1) ? 16'd1 : add_ln122_fu_7264_p2);

assign select_ln127_fu_7552_p3 = ((icmp_ln127_fu_7546_p2[0:0] === 1'b1) ? 8'd0 : add_ln126_fu_7541_p2);

assign select_ln134_fu_4283_p3 = ((icmp_ln134_fu_4277_p2[0:0] === 1'b1) ? 16'd0 : add_ln133_fu_4271_p2);

assign select_ln138_fu_7577_p3 = ((icmp_ln138_fu_7571_p2[0:0] === 1'b1) ? 8'd0 : add_ln137_fu_7566_p2);

assign select_ln149_10_fu_10798_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? tmp_49_fu_10776_p8 : tmp_50_fu_10787_p8);

assign select_ln149_11_fu_8182_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? tmp_51_fu_8160_p8 : tmp_52_fu_8171_p8);

assign select_ln149_12_fu_9220_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? tmp_53_fu_9198_p8 : tmp_54_fu_9209_p8);

assign select_ln149_13_fu_9249_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? tmp_55_fu_9227_p8 : tmp_56_fu_9238_p8);

assign select_ln149_14_fu_9502_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? tmp_57_fu_9480_p8 : tmp_58_fu_9491_p8);

assign select_ln149_15_fu_10862_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? tmp_59_fu_10840_p8 : tmp_60_fu_10851_p8);

assign select_ln149_16_fu_10910_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? tmp_61_fu_10888_p8 : tmp_62_fu_10899_p8);

assign select_ln149_17_fu_9531_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? tmp_63_fu_9509_p8 : tmp_64_fu_9520_p8);

assign select_ln149_1_fu_7667_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? tmp_31_fu_7631_p8 : tmp_32_fu_7649_p8);

assign select_ln149_2_fu_7940_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? tmp_33_fu_7912_p8 : tmp_34_fu_7923_p8);

assign select_ln149_3_fu_7710_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? tmp_35_fu_7674_p8 : tmp_36_fu_7692_p8);

assign select_ln149_4_fu_8121_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? tmp_37_fu_8093_p8 : tmp_38_fu_8104_p8);

assign select_ln149_5_fu_8216_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? tmp_39_fu_8194_p8 : tmp_40_fu_8205_p8);

assign select_ln149_6_fu_9675_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? tmp_41_fu_9653_p8 : tmp_42_fu_9664_p8);

assign select_ln149_7_fu_7905_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? tmp_43_fu_7883_p8 : tmp_44_fu_7894_p8);

assign select_ln149_8_fu_9704_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? tmp_45_fu_9682_p8 : tmp_46_fu_9693_p8);

assign select_ln149_9_fu_7995_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? tmp_47_fu_7973_p8 : tmp_48_fu_7984_p8);

assign select_ln149_fu_8066_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? tmp_29_fu_8044_p8 : tmp_30_fu_8055_p8);

assign select_ln157_fu_7738_p3 = ((tmp_78_reg_15623[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln158_1_fu_7775_p3 = ((icmp_ln158_1_fu_7751_p2[0:0] === 1'b1) ? add_ln158_1_fu_7769_p2 : add_ln160_1_fu_7763_p2);

assign select_ln158_2_fu_7822_p3 = ((icmp_ln158_2_fu_7804_p2[0:0] === 1'b1) ? add_ln158_2_fu_7816_p2 : add_ln160_2_fu_7810_p2);

assign select_ln158_fu_7623_p3 = ((icmp_ln158_fu_7605_p2[0:0] === 1'b1) ? add_ln158_fu_7617_p2 : add_ln160_fu_7611_p2);

assign select_ln168_100_fu_11595_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_66_fu_11472_p2 : sub_ln168_125_fu_11590_p2);

assign select_ln168_101_fu_11618_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_73_fu_11612_p2 : sext_ln168_118_fu_11608_p1);

assign select_ln168_103_fu_9848_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_145_fu_9838_p1 : shl_ln168_43_fu_9841_p3);

assign select_ln168_104_fu_13133_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_126_reg_17348 : sub_ln168_75_reg_17343);

assign select_ln168_105_fu_11688_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_77_fu_11682_p2 : zext_ln168_144_fu_11629_p1);

assign select_ln168_106_fu_11705_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd0 : sub_ln168_78_fu_11699_p2);

assign select_ln168_107_fu_11722_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_79_fu_11716_p2 : zext_ln168_143_reg_16976);

assign select_ln168_108_fu_10824_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_80_fu_10818_p2 : zext_ln168_152_fu_10815_p1);

assign select_ln168_109_fu_9875_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? shl_ln168_43_fu_9841_p3 : zext_ln168_145_fu_9838_p1);

assign select_ln168_10_fu_8346_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_14_fu_8253_p1 : sext_ln168_12_fu_8342_p1);

assign select_ln168_110_fu_12778_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_159_fu_12769_p1 : sub_ln168_82_fu_12772_p2);

assign select_ln168_111_fu_12989_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_127_reg_17363 : zext_ln168_161_fu_12986_p1);

assign select_ln168_112_fu_11814_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_85_fu_11809_p2 : sext_ln168_130_fu_11795_p1);

assign select_ln168_113_fu_11831_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_86_fu_11825_p2 : zext_ln168_157_fu_11748_p1);

assign select_ln168_114_fu_11852_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_83_fu_11789_p2 : sext_ln168_134_fu_11848_p1);

assign select_ln168_115_fu_11869_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_154_fu_11735_p1 : sub_ln168_88_fu_11863_p2);

assign select_ln168_116_fu_11886_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_85_fu_11809_p2 : sub_ln168_89_fu_11880_p2);

assign select_ln168_118_fu_11965_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_91_fu_11959_p2 : sext_ln168_139_fu_11929_p1);

assign select_ln168_119_fu_10877_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 9'd0 : shl_ln168_52_fu_10869_p3);

assign select_ln168_11_fu_8368_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_18_fu_8364_p1 : mul_ln168_4_reg_16262);

assign select_ln168_120_fu_12002_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_174_fu_11998_p1 : sext_ln168_141_fu_11988_p1);

assign select_ln168_121_fu_12019_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_174_fu_11998_p1 : sub_ln168_128_fu_12013_p2);

assign select_ln168_122_fu_12044_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_128_fu_12013_p2 : sext_ln168_146_fu_12040_p1);

assign select_ln168_123_fu_12071_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_95_fu_12065_p2 : sext_ln168_148_fu_12061_p1);

assign select_ln168_124_fu_12098_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_150_fu_12094_p1 : sub_ln168_96_fu_12082_p2);

assign select_ln168_125_fu_12136_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? st_fu_12118_p3 : zext_ln168_178_fu_12132_p1);

assign select_ln168_126_fu_13010_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_153_fu_13007_p1 : mul_ln168_35_fu_13002_p2);

assign select_ln168_127_fu_12188_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_155_fu_12184_p1 : zext_ln168_181_fu_12170_p1);

assign select_ln168_128_fu_12236_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_103_fu_12230_p2 : sub_ln168_102_fu_12205_p2);

assign select_ln168_129_fu_12247_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_99_fu_12157_p2 : zext_ln168_182_fu_12174_p1);

assign select_ln168_12_fu_8378_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? mul_ln168_5_reg_16796 : sext_ln168_8_fu_8263_p1);

assign select_ln168_130_fu_12254_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_103_fu_12230_p2 : zext_ln168_175_fu_12109_p1);

assign select_ln168_131_fu_12285_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_186_fu_12281_p1 : sext_ln168_159_fu_12271_p1);

assign select_ln168_132_fu_12306_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_187_fu_12302_p1 : sub_ln168_102_fu_12205_p2);

assign select_ln168_135_fu_13160_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_164_fu_13156_p1 : mul_ln168_38_fu_13142_p2);

assign select_ln168_137_fu_12353_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_129_fu_12348_p2 : sub_ln168_106_fu_12342_p2);

assign select_ln168_138_fu_12364_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_189_fu_12324_p1 : sub_ln168_129_fu_12348_p2);

assign select_ln168_139_fu_13233_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_170_fu_13229_p1 : mul_ln168_40_fu_13207_p2);

assign select_ln168_13_fu_8384_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? mul_ln168_4_reg_16262 : zext_ln168_15_fu_8274_p1);

assign select_ln168_14_fu_8394_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? shl_ln168_5_fu_8267_p3 : 9'd0);

assign select_ln168_15_fu_10123_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_18_fu_10119_p1 : sub_ln168_9_fu_10096_p2);

assign select_ln168_16_fu_10147_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 11'd0 : sub_ln168_110_fu_10141_p2);

assign select_ln168_17_fu_10178_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_20_fu_10174_p1 : zext_ln168_29_fu_10164_p1);

assign select_ln168_19_fu_10199_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_30_fu_10195_p1 : sub_ln168_12_fu_10189_p2);

assign select_ln168_1_fu_9960_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_1_fu_9956_p1 : mul_ln168_reg_16763);

assign select_ln168_20_fu_10215_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_18_fu_10119_p1 : sub_ln168_111_fu_10210_p2);

assign select_ln168_21_fu_10236_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_10_fu_10113_p2 : sext_ln168_25_fu_10232_p1);

assign select_ln168_22_fu_11107_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? mul_ln168_7_reg_16838 : 13'd0);

assign select_ln168_24_fu_8498_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_17_fu_8488_p2 : sub_ln168_16_fu_8453_p2);

assign select_ln168_25_fu_8526_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_30_fu_8494_p1 : sub_ln168_18_fu_8520_p2);

assign select_ln168_26_fu_8543_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_19_fu_8537_p2 : zext_ln168_34_fu_8422_p1);

assign select_ln168_27_fu_8560_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_20_fu_8554_p2 : sext_ln168_30_fu_8494_p1);

assign select_ln168_28_fu_8587_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_43_fu_8583_p1 : sub_ln168_112_fu_8571_p2);

assign select_ln168_29_fu_8604_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_113_fu_8598_p2 : zext_ln168_39_fu_8476_p1);

assign select_ln168_2_fu_9987_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_6_fu_9973_p1 : sub_ln168_1_fu_9977_p2);

assign select_ln168_30_fu_9758_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? add_ln168_3_fu_9754_p2 : zext_ln168_38_reg_16843);

assign select_ln168_31_fu_10275_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_48_fu_10271_p1 : mul_ln168_9_reg_16953);

assign select_ln168_32_fu_11117_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_21_reg_17171 : zext_ln168_50_reg_17166);

assign select_ln168_33_fu_10320_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_38_fu_10306_p1 : zext_ln168_51_fu_10316_p1);

assign select_ln168_34_fu_9786_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_52_fu_9775_p1 : tmp_80_fu_9779_p3);

assign select_ln168_37_fu_10353_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_23_fu_10347_p2 : zext_ln168_51_fu_10316_p1);

assign select_ln168_38_fu_10364_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? add_ln168_5_fu_10310_p2 : 12'd0);

assign select_ln168_39_fu_10384_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? shl_ln168_15_reg_17030 : zext_ln168_57_fu_10375_p1);

assign select_ln168_3_fu_10008_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_fu_9950_p2 : zext_ln168_5_fu_9946_p1);

assign select_ln168_40_fu_8656_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_45_fu_8652_p1 : sub_ln168_115_fu_8629_p2);

assign select_ln168_41_fu_10419_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_26_fu_10413_p2 : sub_ln168_25_fu_10408_p2);

assign select_ln168_42_fu_9616_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? mul_ln168_12_fu_9610_p2 : sext_ln168_48_fu_9606_p1);

assign select_ln168_43_fu_10445_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_50_fu_10441_p1 : sub_ln168_28_fu_10430_p2);

assign select_ln168_44_fu_10467_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_116_fu_10462_p2 : sub_ln168_30_fu_10456_p2);

assign select_ln168_45_fu_10498_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_33_fu_10493_p2 : sub_ln168_31_fu_10478_p2);

assign select_ln168_47_fu_10578_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_56_fu_10574_p1 : sub_ln168_34_fu_10551_p2);

assign select_ln168_48_fu_10589_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd8179 : 13'd8177);

assign select_ln168_49_fu_10602_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_73_fu_10564_p1 : sub_ln168_35_fu_10596_p2);

assign select_ln168_4_fu_10036_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_2_fu_9983_p1 : sub_ln168_3_fu_10030_p2);

assign select_ln168_50_fu_9818_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 9'd0 : sub_ln168_36_fu_9812_p2);

assign select_ln168_51_fu_10629_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_38_fu_10623_p2 : sext_ln168_61_fu_10619_p1);

assign select_ln168_52_fu_10661_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_75_fu_10657_p1 : sub_ln168_34_fu_10551_p2);

assign select_ln168_53_fu_10678_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_71_fu_10543_p1 : sub_ln168_39_fu_10672_p2);

assign select_ln168_54_fu_10693_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? shl_ln168_18_fu_10525_p3 : zext_ln168_76_fu_10689_p1);

assign select_ln168_55_fu_8737_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_119_fu_8732_p2 : sext_ln168_65_fu_8717_p1);

assign select_ln168_56_fu_8750_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_80_fu_8667_p1 : sub_ln168_41_fu_8744_p2);

assign select_ln168_58_fu_8777_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? add_ln168_7_fu_8771_p2 : zext_ln168_85_fu_8699_p1);

assign select_ln168_59_fu_8788_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_82_fu_8680_p1 : mul_ln168_16_reg_16649);

assign select_ln168_5_fu_10047_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_5_fu_9946_p1 : shl_ln168_1_fu_9966_p3);

assign select_ln168_61_fu_8811_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_119_fu_8732_p2 : sext_ln168_69_fu_8807_p1);

assign select_ln168_62_fu_8828_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_69_fu_8807_p1 : sub_ln168_43_fu_8822_p2);

assign select_ln168_63_fu_11153_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_72_fu_11149_p1 : zext_ln168_96_fu_11139_p1);

assign select_ln168_64_fu_11178_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_46_fu_11173_p2 : zext_ln168_96_fu_11139_p1);

assign select_ln168_65_fu_11212_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_76_fu_11209_p1 : sub_ln168_47_fu_11203_p2);

assign select_ln168_66_fu_11223_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_92_reg_17089 : mul_ln168_18_reg_17096);

assign select_ln168_67_fu_10765_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_50_fu_10759_p2 : sext_ln168_78_fu_10755_p1);

assign select_ln168_68_fu_12737_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_47_reg_17318 : sext_ln168_72_reg_17313);

assign select_ln168_69_fu_11236_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_48_reg_17203 : sub_ln168_120_fu_11232_p2);

assign select_ln168_70_fu_8885_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_107_fu_8881_p1 : sub_ln168_51_fu_8864_p2);

assign select_ln168_71_fu_8927_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_52_fu_8921_p2 : sext_ln168_83_fu_8902_p1);

assign select_ln168_72_fu_8948_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_53_fu_8938_p2 : 12'd0);

assign select_ln168_73_fu_8975_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_87_fu_8971_p1 : sub_ln168_54_fu_8959_p2);

assign select_ln168_76_fu_8991_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_56_fu_8985_p2 : sext_ln168_85_fu_8944_p1);

assign select_ln168_78_fu_11304_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_57_fu_11298_p2 : zext_ln168_114_fu_11268_p1);

assign select_ln168_79_fu_11330_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_93_fu_11326_p1 : sub_ln168_58_fu_11315_p2);

assign select_ln168_80_fu_11347_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_123_fu_11341_p2 : zext_ln168_116_fu_11290_p1);

assign select_ln168_81_fu_11363_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_59_fu_11358_p2 : zext_ln168_111_reg_17219);

assign select_ln168_82_fu_11373_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? mul_ln168_23_reg_17230 : zext_ln168_111_reg_17219);

assign select_ln168_84_fu_11405_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_119_fu_11401_p1 : mul_ln168_25_fu_11389_p2);

assign select_ln168_87_fu_9030_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_60_fu_9025_p2 : 13'd0);

assign select_ln168_88_fu_9094_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_62_fu_9088_p2 : sext_ln168_103_fu_9084_p1);

assign select_ln168_89_fu_9122_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_124_fu_9008_p1 : sub_ln168_124_fu_9116_p2);

assign select_ln168_8_fu_8293_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_9_fu_8289_p1 : sub_ln168_5_fu_8278_p2);

assign select_ln168_90_fu_9139_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_129_fu_9135_p1 : sub_ln168_60_fu_9025_p2);

assign select_ln168_92_fu_9180_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_64_fu_9174_p2 : sub_ln168_63_fu_9157_p2);

assign select_ln168_94_fu_12757_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_135_reg_16963 : mul_ln168_30_fu_12752_p2);

assign select_ln168_95_fu_11488_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sext_ln168_110_fu_11484_p1 : sub_ln168_66_fu_11472_p2);

assign select_ln168_96_fu_11531_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_141_fu_11527_p1 : sext_ln168_112_fu_11516_p1);

assign select_ln168_97_fu_11553_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_66_fu_11472_p2 : zext_ln168_142_fu_11549_p1);

assign select_ln168_98_fu_11580_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? sub_ln168_71_fu_11574_p2 : sext_ln168_115_fu_11570_p1);

assign select_ln168_9_fu_8315_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? zext_ln168_14_fu_8253_p1 : shl_ln168_6_fu_8304_p3);

assign select_ln168_fu_9925_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 13'd0 : mul_ln168_1_reg_16690);

assign select_ln182_10_fu_13512_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? select_ln186_2_fu_13429_p3 : l2_maxes_2);

assign select_ln182_11_fu_13520_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? select_ln186_3_fu_13441_p3 : l2_maxes_3);

assign select_ln182_12_fu_13528_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? select_ln186_4_fu_13453_p3 : l2_maxes_4);

assign select_ln182_13_fu_13536_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? select_ln186_5_fu_13465_p3 : l2_maxes_5);

assign select_ln182_14_fu_13544_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? select_ln186_6_fu_13477_p3 : l2_maxes_6);

assign select_ln182_15_fu_13552_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? select_ln186_7_fu_13489_p3 : l2_maxes_7);

assign select_ln182_1_fu_13194_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 16'd0 : add_ln178_3_fu_13183_p2);

assign select_ln182_2_fu_13288_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 16'd0 : add_ln178_5_fu_13273_p2);

assign select_ln182_3_fu_13114_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 16'd0 : add_ln178_7_fu_13101_p2);

assign select_ln182_4_fu_12947_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 16'd0 : add_ln178_9_fu_12851_p2);

assign select_ln182_5_fu_12954_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 16'd0 : add_ln178_11_fu_12888_p2);

assign select_ln182_6_fu_12961_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 16'd0 : add_ln178_13_fu_12924_p2);

assign select_ln182_7_fu_13336_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 16'd0 : add_ln178_15_fu_13330_p2);

assign select_ln182_8_fu_13496_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? select_ln186_fu_13405_p3 : l2_maxes_0);

assign select_ln182_9_fu_13504_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? select_ln186_1_fu_13417_p3 : l2_maxes_1);

assign select_ln182_fu_13107_p3 = ((trunc_ln147_1_reg_15440[0:0] === 1'b1) ? 16'd0 : add_ln178_1_fu_13046_p2);

assign select_ln186_1_fu_13417_p3 = ((icmp_ln186_1_fu_13412_p2[0:0] === 1'b1) ? add_ln178_3_reg_17563 : l2_maxes_1);

assign select_ln186_2_fu_13429_p3 = ((icmp_ln186_2_fu_13424_p2[0:0] === 1'b1) ? add_ln178_5_reg_17574 : l2_maxes_2);

assign select_ln186_3_fu_13441_p3 = ((icmp_ln186_3_fu_13436_p2[0:0] === 1'b1) ? add_ln178_7_reg_17557 : l2_maxes_3);

assign select_ln186_4_fu_13453_p3 = ((icmp_ln186_4_fu_13448_p2[0:0] === 1'b1) ? add_ln178_9_reg_17523 : l2_maxes_4);

assign select_ln186_5_fu_13465_p3 = ((icmp_ln186_5_fu_13460_p2[0:0] === 1'b1) ? add_ln178_11_reg_17529 : l2_maxes_5);

assign select_ln186_6_fu_13477_p3 = ((icmp_ln186_6_fu_13472_p2[0:0] === 1'b1) ? add_ln178_13_reg_17535 : l2_maxes_6);

assign select_ln186_7_fu_13489_p3 = ((icmp_ln186_7_fu_13484_p2[0:0] === 1'b1) ? add_ln178_15_reg_17585 : l2_maxes_7);

assign select_ln186_fu_13405_p3 = ((icmp_ln186_fu_13400_p2[0:0] === 1'b1) ? add_ln178_1_reg_17546 : l2_maxes_0);

assign select_ln208_fu_7469_p3 = ((icmp_ln208_fu_7463_p2[0:0] === 1'b1) ? 16'd0 : add_ln207_fu_7457_p2);

assign select_ln212_fu_13360_p3 = ((icmp_ln212_fu_13354_p2[0:0] === 1'b1) ? 8'd0 : add_ln211_fu_13349_p2);

assign select_ln221_1_fu_8013_p3 = ((icmp_ln221_reg_14209[0:0] === 1'b1) ? 8'd2 : ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3285);

assign select_ln221_2_fu_8025_p3 = ((icmp_ln221_reg_14209[0:0] === 1'b1) ? add_ln225_fu_8002_p2 : ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3309);

assign select_ln221_fu_4163_p3 = ((icmp_ln221_fu_4157_p2[0:0] === 1'b1) ? 32'd1024 : add_ln220_fu_4152_p2);

assign select_ln229_1_fu_13634_p3 = ((icmp_ln229_reg_15802[0:0] === 1'b1) ? 8'd2 : ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3454_p4);

assign select_ln229_fu_7495_p3 = ((icmp_ln229_fu_7489_p2[0:0] === 1'b1) ? 32'd2048 : add_ln228_fu_7483_p2);

assign select_ln39_10_fu_4007_p3 = ((icmp_ln39_5_reg_14136[0:0] === 1'b1) ? add_ln42_5_fu_4001_p2 : select_ln39_8_fu_3973_p3);

assign select_ln39_11_fu_3950_p3 = ((icmp_ln39_5_fu_3944_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_5_fu_3938_p2);

assign select_ln39_12_fu_4103_p3 = ((icmp_ln39_6_reg_14159[0:0] === 1'b1) ? add_ln42_6_fu_4098_p2 : select_ln39_10_reg_14152);

assign select_ln39_13_fu_4019_p3 = ((icmp_ln39_6_fu_4014_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_6_reg_14146);

assign select_ln39_14_fu_4115_p3 = ((icmp_ln39_7_reg_14168[0:0] === 1'b1) ? add_ln42_7_fu_4109_p2 : select_ln39_12_fu_4103_p3);

assign select_ln39_15_fu_4063_p3 = ((icmp_ln39_7_fu_4036_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_7_fu_4030_p2);

assign select_ln39_1_fu_3615_p3 = ((icmp_ln39_fu_3597_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_fu_3592_p2);

assign select_ln39_2_fu_3746_p3 = ((icmp_ln39_1_fu_3736_p2[0:0] === 1'b1) ? add_ln42_1_fu_3741_p2 : select_ln39_reg_13926);

assign select_ln39_3_fu_3753_p3 = ((icmp_ln39_1_fu_3736_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_1_reg_13936);

assign select_ln39_4_fu_3804_p3 = ((icmp_ln39_2_fu_3792_p2[0:0] === 1'b1) ? add_ln42_2_fu_3798_p2 : select_ln39_2_fu_3746_p3);

assign select_ln39_5_fu_3812_p3 = ((icmp_ln39_2_fu_3792_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_2_fu_3786_p2);

assign select_ln39_6_fu_3861_p3 = ((icmp_ln39_3_fu_3850_p2[0:0] === 1'b1) ? add_ln42_3_fu_3856_p2 : select_ln39_4_reg_14088);

assign select_ln39_7_fu_3868_p3 = ((icmp_ln39_3_fu_3850_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_3_fu_3845_p2);

assign select_ln39_8_fu_3973_p3 = ((icmp_ln39_4_reg_14120[0:0] === 1'b1) ? add_ln42_4_fu_3968_p2 : select_ln39_6_reg_14104);

assign select_ln39_9_fu_3928_p3 = ((icmp_ln39_4_reg_14120[0:0] === 1'b1) ? 8'd0 : add_ln38_4_reg_14115);

assign select_ln39_fu_3608_p3 = ((icmp_ln39_fu_3597_p2[0:0] === 1'b1) ? add_ln42_fu_3603_p2 : l1_write_col_offset_s_reg_13891);

assign select_ln58_fu_3512_p3 = ((icmp_ln58_fu_3506_p2[0:0] === 1'b1) ? 8'd0 : grp_fu_3462_p2);

assign select_ln77_fu_4370_p3 = ((tmp_71_reg_14197[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln78_1_fu_4407_p3 = ((icmp_ln78_1_fu_4383_p2[0:0] === 1'b1) ? add_ln78_1_fu_4401_p2 : add_ln80_1_fu_4395_p2);

assign select_ln78_2_fu_4454_p3 = ((icmp_ln78_2_fu_4436_p2[0:0] === 1'b1) ? add_ln78_2_fu_4448_p2 : add_ln80_2_fu_4442_p2);

assign select_ln78_fu_4335_p3 = ((icmp_ln78_fu_4317_p2[0:0] === 1'b1) ? add_ln78_fu_4329_p2 : add_ln80_fu_4323_p2);

assign sext_ln104_10_fu_7159_p1 = $signed(add_ln104_27_reg_15292);

assign sext_ln104_11_fu_7107_p1 = $signed(add_ln104_29_reg_15297);

assign sext_ln104_13_fu_7113_p1 = grp_fu_13704_p3;

assign sext_ln104_14_fu_7167_p1 = $signed(add_ln104_32_reg_15333);

assign sext_ln104_15_fu_7016_p1 = $signed(add_ln104_33_fu_7010_p2);

assign sext_ln104_16_fu_7122_p1 = $signed(add_ln104_34_reg_15307);

assign sext_ln104_17_fu_7125_p1 = $signed(add_ln104_35_reg_15312);

assign sext_ln104_1_fu_7147_p1 = $signed(add_ln104_2_reg_15252);

assign sext_ln104_2_fu_7150_p1 = grp_fu_13719_p3;

assign sext_ln104_3_fu_7290_p1 = $signed(add_ln104_12_reg_15262);

assign sext_ln104_4_fu_7062_p1 = $signed(add_ln104_15_reg_15267);

assign sext_ln104_5_fu_6959_p1 = $signed(add_ln104_16_fu_6953_p2);

assign sext_ln104_6_fu_7065_p1 = $signed(add_ln104_17_reg_15272);

assign sext_ln104_7_fu_7074_p1 = $signed(add_ln104_20_reg_15277);

assign sext_ln104_8_fu_7077_p1 = $signed(add_ln104_21_reg_15282);

assign sext_ln104_9_fu_7080_p1 = $signed(add_ln104_22_reg_15287);

assign sext_ln104_fu_6908_p1 = grp_fu_13695_p3;

assign sext_ln168_100_fu_9433_p1 = $signed(add_ln168_11_reg_16870);

assign sext_ln168_101_fu_9436_p1 = $signed(add_ln168_12_reg_16875);

assign sext_ln168_102_fu_9080_p1 = sub_ln168_61_fu_9074_p2;

assign sext_ln168_103_fu_9084_p1 = sub_ln168_61_fu_9074_p2;

assign sext_ln168_104_fu_9101_p1 = $signed(select_ln168_88_fu_9094_p3);

assign sext_ln168_105_fu_9451_p1 = $signed(select_ln168_89_reg_16880);

assign sext_ln168_106_fu_9146_p1 = $signed(select_ln168_90_fu_9139_p3);

assign sext_ln168_107_fu_9187_p1 = $signed(select_ln168_92_fu_9180_p3);

assign sext_ln168_108_fu_9457_p1 = mul_ln168_29_reg_16890;

assign sext_ln168_109_fu_11449_p1 = $signed(sub_ln168_65_fu_11443_p2);

assign sext_ln168_10_fu_8300_p1 = $signed(select_ln168_8_fu_8293_p3);

assign sext_ln168_110_fu_11484_p1 = $signed(sub_ln168_67_fu_11478_p2);

assign sext_ln168_111_fu_11495_p1 = $signed(select_ln168_95_fu_11488_p3);

assign sext_ln168_112_fu_11516_p1 = $signed(sub_ln168_68_fu_11510_p2);

assign sext_ln168_113_fu_12763_p1 = $signed(sub_ln168_69_reg_17333);

assign sext_ln168_114_fu_11560_p1 = $signed(select_ln168_97_fu_11553_p3);

assign sext_ln168_115_fu_11570_p1 = $signed(sub_ln168_70_fu_11564_p2);

assign sext_ln168_116_fu_11587_p1 = mul_ln168_31_reg_16971;

assign sext_ln168_117_fu_12766_p1 = $signed(select_ln168_100_reg_17338);

assign sext_ln168_118_fu_11608_p1 = $signed(sub_ln168_72_fu_11602_p2);

assign sext_ln168_119_fu_11625_p1 = $signed(select_ln168_101_fu_11618_p3);

assign sext_ln168_11_fu_8332_p1 = $signed(sub_ln168_6_fu_8326_p2);

assign sext_ln168_120_fu_9721_p1 = mul_ln168_32_reg_16983;

assign sext_ln168_121_fu_13138_p1 = $signed(select_ln168_104_fu_13133_p3);

assign sext_ln168_122_fu_11678_p1 = $signed(sub_ln168_76_fu_11672_p2);

assign sext_ln168_123_fu_11695_p1 = $signed(select_ln168_105_fu_11688_p3);

assign sext_ln168_124_fu_11712_p1 = $signed(select_ln168_106_fu_11705_p3);

assign sext_ln168_125_fu_11728_p1 = $signed(select_ln168_107_fu_11722_p3);

assign sext_ln168_126_fu_10831_p1 = $signed(select_ln168_108_fu_10824_p3);

assign sext_ln168_127_fu_11732_p1 = $signed(sub_ln168_81_reg_17235);

assign sext_ln168_128_fu_12785_p1 = $signed(select_ln168_110_fu_12778_p3);

assign sext_ln168_129_fu_12995_p1 = $signed(select_ln168_111_fu_12989_p3);

assign sext_ln168_12_fu_8342_p1 = $signed(sub_ln168_7_fu_8336_p2);

assign sext_ln168_130_fu_11795_p1 = sub_ln168_83_fu_11789_p2;

assign sext_ln168_131_fu_11805_p1 = $signed(sub_ln168_84_fu_11799_p2);

assign sext_ln168_132_fu_11821_p1 = $signed(select_ln168_112_fu_11814_p3);

assign sext_ln168_133_fu_11838_p1 = $signed(select_ln168_113_fu_11831_p3);

assign sext_ln168_134_fu_11848_p1 = $signed(sub_ln168_87_fu_11842_p2);

assign sext_ln168_135_fu_11859_p1 = $signed(select_ln168_114_fu_11852_p3);

assign sext_ln168_136_fu_11876_p1 = $signed(select_ln168_115_fu_11869_p3);

assign sext_ln168_137_fu_11893_p1 = $signed(select_ln168_116_fu_11886_p3);

assign sext_ln168_138_fu_11897_p1 = mul_ln168_33_reg_17043;

assign sext_ln168_139_fu_11929_p1 = $signed(sub_ln168_90_fu_11923_p2);

assign sext_ln168_13_fu_8353_p1 = $signed(select_ln168_10_fu_8346_p3);

assign sext_ln168_140_fu_11972_p1 = $signed(select_ln168_118_fu_11965_p3);

assign sext_ln168_141_fu_11988_p1 = $signed(sub_ln168_92_fu_11982_p2);

assign sext_ln168_142_fu_12009_p1 = $signed(select_ln168_120_fu_12002_p3);

assign sext_ln168_143_fu_12999_p1 = mul_ln168_34_reg_17503;

assign sext_ln168_144_fu_12026_p1 = $signed(select_ln168_121_fu_12019_p3);

assign sext_ln168_145_fu_12036_p1 = sub_ln168_93_fu_12030_p2;

assign sext_ln168_146_fu_12040_p1 = sub_ln168_93_fu_12030_p2;

assign sext_ln168_147_fu_12051_p1 = $signed(select_ln168_122_fu_12044_p3);

assign sext_ln168_148_fu_12061_p1 = $signed(sub_ln168_94_fu_12055_p2);

assign sext_ln168_149_fu_12078_p1 = $signed(select_ln168_123_fu_12071_p3);

assign sext_ln168_14_fu_8374_p1 = $signed(select_ln168_11_fu_8368_p3);

assign sext_ln168_150_fu_12094_p1 = $signed(sub_ln168_97_fu_12088_p2);

assign sext_ln168_151_fu_12105_p1 = $signed(select_ln168_124_fu_12098_p3);

assign sext_ln168_152_fu_12789_p1 = $signed(sub_ln168_98_reg_17378);

assign sext_ln168_153_fu_13007_p1 = sub_ln168_99_reg_17383;

assign sext_ln168_154_fu_13017_p1 = $signed(select_ln168_126_fu_13010_p3);

assign sext_ln168_155_fu_12184_p1 = $signed(sub_ln168_100_fu_12178_p2);

assign sext_ln168_156_fu_12201_p1 = $signed(sub_ln168_101_fu_12195_p2);

assign sext_ln168_157_fu_12243_p1 = $signed(select_ln168_128_fu_12236_p3);

assign sext_ln168_158_fu_12261_p1 = $signed(select_ln168_130_fu_12254_p3);

assign sext_ln168_159_fu_12271_p1 = $signed(sub_ln168_104_fu_12265_p2);

assign sext_ln168_15_fu_9416_p1 = $signed(select_ln168_12_reg_16828);

assign sext_ln168_160_fu_12292_p1 = $signed(select_ln168_131_fu_12285_p3);

assign sext_ln168_161_fu_12313_p1 = $signed(select_ln168_132_fu_12306_p3);

assign sext_ln168_162_fu_9724_p1 = mul_ln168_36_reg_17057;

assign sext_ln168_163_fu_9886_p1 = mul_ln168_37_reg_17101;

assign sext_ln168_164_fu_13156_p1 = $signed(sub_ln168_105_fu_13150_p2);

assign sext_ln168_165_fu_13167_p1 = $signed(select_ln168_135_fu_13160_p3);

assign sext_ln168_166_fu_12328_p1 = mul_ln168_39_reg_17106;

assign sext_ln168_167_fu_12360_p1 = $signed(select_ln168_137_fu_12353_p3);

assign sext_ln168_168_fu_12371_p1 = $signed(select_ln168_138_fu_12364_p3);

assign sext_ln168_169_fu_12392_p1 = $signed(sub_ln168_107_fu_12386_p2);

assign sext_ln168_16_fu_8390_p1 = $signed(select_ln168_13_fu_8384_p3);

assign sext_ln168_170_fu_13229_p1 = $signed(sub_ln168_108_fu_13223_p2);

assign sext_ln168_171_fu_13240_p1 = $signed(select_ln168_139_fu_13233_p3);

assign sext_ln168_17_fu_9419_p1 = $signed(sub_ln168_8_reg_16833);

assign sext_ln168_18_fu_10119_p1 = sub_ln168_10_fu_10113_p2;

assign sext_ln168_19_fu_10154_p1 = $signed(select_ln168_16_fu_10147_p3);

assign sext_ln168_1_fu_9956_p1 = sub_ln168_fu_9950_p2;

assign sext_ln168_20_fu_10174_p1 = $signed(sub_ln168_11_fu_10168_p2);

assign sext_ln168_21_fu_10185_p1 = $signed(select_ln168_17_fu_10178_p3);

assign sext_ln168_22_fu_9583_p1 = mul_ln168_6_reg_16701;

assign sext_ln168_23_fu_10206_p1 = $signed(select_ln168_19_fu_10199_p3);

assign sext_ln168_24_fu_10222_p1 = $signed(select_ln168_20_fu_10215_p3);

assign sext_ln168_25_fu_10232_p1 = $signed(sub_ln168_13_fu_10226_p2);

assign sext_ln168_26_fu_10243_p1 = $signed(select_ln168_21_fu_10236_p3);

assign sext_ln168_27_fu_10253_p1 = $signed(sub_ln168_14_fu_10247_p2);

assign sext_ln168_28_fu_11113_p1 = $signed(select_ln168_22_fu_11107_p3);

assign sext_ln168_29_fu_8449_p1 = $signed(sub_ln168_15_fu_8443_p2);

assign sext_ln168_2_fu_9983_p1 = sub_ln168_1_fu_9977_p2;

assign sext_ln168_30_fu_8494_p1 = sub_ln168_17_fu_8488_p2;

assign sext_ln168_31_fu_8505_p1 = $signed(select_ln168_24_fu_8498_p3);

assign sext_ln168_32_fu_8533_p1 = $signed(select_ln168_25_fu_8526_p3);

assign sext_ln168_33_fu_8550_p1 = $signed(select_ln168_26_fu_8543_p3);

assign sext_ln168_34_fu_8567_p1 = $signed(select_ln168_27_fu_8560_p3);

assign sext_ln168_35_fu_8594_p1 = $signed(select_ln168_28_fu_8587_p3);

assign sext_ln168_36_fu_8611_p1 = $signed(select_ln168_29_fu_8604_p3);

assign sext_ln168_37_fu_10281_p1 = $signed(select_ln168_31_fu_10275_p3);

assign sext_ln168_38_fu_10306_p1 = sub_ln168_21_fu_10300_p2;

assign sext_ln168_39_fu_11122_p1 = $signed(select_ln168_32_fu_11117_p3);

assign sext_ln168_3_fu_9994_p1 = $signed(select_ln168_2_fu_9987_p3);

assign sext_ln168_40_fu_10327_p1 = $signed(select_ln168_33_fu_10320_p3);

assign sext_ln168_41_fu_10331_p1 = mul_ln168_10_reg_17121;

assign sext_ln168_42_fu_10334_p1 = mul_ln168_11_reg_16775;

assign sext_ln168_43_fu_10343_p1 = $signed(sub_ln168_22_fu_10337_p2);

assign sext_ln168_44_fu_10360_p1 = $signed(select_ln168_37_fu_10353_p3);

assign sext_ln168_45_fu_8652_p1 = $signed(sub_ln168_24_fu_8646_p2);

assign sext_ln168_46_fu_8663_p1 = $signed(select_ln168_40_fu_8656_p3);

assign sext_ln168_47_fu_10426_p1 = $signed(select_ln168_41_fu_10419_p3);

assign sext_ln168_48_fu_9606_p1 = $signed(sub_ln168_27_fu_9600_p2);

assign sext_ln168_49_fu_9623_p1 = $signed(select_ln168_42_fu_9616_p3);

assign sext_ln168_4_fu_10004_p1 = $signed(sub_ln168_2_fu_9998_p2);

assign sext_ln168_50_fu_10441_p1 = $signed(sub_ln168_29_fu_10436_p2);

assign sext_ln168_51_fu_10452_p1 = $signed(select_ln168_43_fu_10445_p3);

assign sext_ln168_52_fu_10474_p1 = $signed(select_ln168_44_fu_10467_p3);

assign sext_ln168_53_fu_10489_p1 = $signed(sub_ln168_32_fu_10484_p2);

assign sext_ln168_54_fu_10505_p1 = $signed(select_ln168_45_fu_10498_p3);

assign sext_ln168_55_fu_11126_p1 = mul_ln168_13_reg_17176;

assign sext_ln168_56_fu_10574_p1 = $signed(sub_ln168_117_fu_10568_p2);

assign sext_ln168_57_fu_10585_p1 = $signed(select_ln168_47_fu_10578_p3);

assign sext_ln168_58_fu_11129_p1 = mul_ln168_14_reg_17186;

assign sext_ln168_59_fu_10609_p1 = $signed(select_ln168_49_fu_10602_p3);

assign sext_ln168_5_fu_10015_p1 = $signed(select_ln168_3_fu_10008_p3);

assign sext_ln168_60_fu_9825_p1 = $signed(select_ln168_50_fu_9818_p3);

assign sext_ln168_61_fu_10619_p1 = $signed(sub_ln168_37_fu_10613_p2);

assign sext_ln168_62_fu_10636_p1 = $signed(select_ln168_51_fu_10629_p3);

assign sext_ln168_63_fu_10668_p1 = $signed(select_ln168_52_fu_10661_p3);

assign sext_ln168_64_fu_10685_p1 = $signed(select_ln168_53_fu_10678_p3);

assign sext_ln168_65_fu_8717_p1 = $signed(sub_ln168_40_fu_8711_p2);

assign sext_ln168_66_fu_9427_p1 = $signed(select_ln168_56_reg_16860);

assign sext_ln168_67_fu_8757_p1 = mul_ln168_15_reg_16644;

assign sext_ln168_68_fu_8794_p1 = $signed(select_ln168_59_fu_8788_p3);

assign sext_ln168_69_fu_8807_p1 = $signed(sub_ln168_42_fu_8801_p2);

assign sext_ln168_6_fu_10043_p1 = $signed(select_ln168_4_fu_10036_p3);

assign sext_ln168_70_fu_8818_p1 = $signed(select_ln168_61_fu_8811_p3);

assign sext_ln168_71_fu_8835_p1 = $signed(select_ln168_62_fu_8828_p3);

assign sext_ln168_72_fu_11149_p1 = $signed(sub_ln168_44_fu_11143_p2);

assign sext_ln168_73_fu_11160_p1 = $signed(select_ln168_63_fu_11153_p3);

assign sext_ln168_74_fu_11169_p1 = $signed(sub_ln168_45_fu_11164_p2);

assign sext_ln168_75_fu_11185_p1 = $signed(select_ln168_64_fu_11178_p3);

assign sext_ln168_76_fu_11209_p1 = sub_ln168_48_reg_17203;

assign sext_ln168_77_fu_11219_p1 = $signed(select_ln168_65_fu_11212_p3);

assign sext_ln168_78_fu_10755_p1 = $signed(sub_ln168_49_fu_10749_p2);

assign sext_ln168_79_fu_10772_p1 = $signed(select_ln168_67_fu_10765_p3);

assign sext_ln168_7_fu_10058_p1 = mul_ln168_2_reg_17116;

assign sext_ln168_80_fu_12742_p1 = $signed(select_ln168_68_fu_12737_p3);

assign sext_ln168_81_fu_11242_p1 = $signed(select_ln168_69_fu_11236_p3);

assign sext_ln168_82_fu_8892_p1 = $signed(select_ln168_70_fu_8885_p3);

assign sext_ln168_83_fu_8902_p1 = $signed(sub_ln168_121_fu_8896_p2);

assign sext_ln168_84_fu_8934_p1 = $signed(select_ln168_71_fu_8927_p3);

assign sext_ln168_85_fu_8944_p1 = sub_ln168_53_fu_8938_p2;

assign sext_ln168_86_fu_8955_p1 = $signed(select_ln168_72_fu_8948_p3);

assign sext_ln168_87_fu_8971_p1 = $signed(sub_ln168_55_fu_8965_p2);

assign sext_ln168_88_fu_9430_p1 = $signed(select_ln168_73_reg_16865);

assign sext_ln168_89_fu_8982_p1 = mul_ln168_20_reg_16758;

assign sext_ln168_8_fu_8263_p1 = $signed(sub_ln168_4_fu_8257_p2);

assign sext_ln168_90_fu_8998_p1 = $signed(select_ln168_76_fu_8991_p3);

assign sext_ln168_91_fu_9002_p1 = mul_ln168_22_reg_16812;

assign sext_ln168_92_fu_11311_p1 = $signed(select_ln168_78_fu_11304_p3);

assign sext_ln168_93_fu_11326_p1 = $signed(sub_ln168_122_fu_11321_p2);

assign sext_ln168_94_fu_11337_p1 = $signed(select_ln168_79_fu_11330_p3);

assign sext_ln168_95_fu_11354_p1 = $signed(select_ln168_80_fu_11347_p3);

assign sext_ln168_96_fu_11369_p1 = $signed(select_ln168_81_fu_11363_p3);

assign sext_ln168_97_fu_12746_p1 = mul_ln168_24_reg_17323;

assign sext_ln168_98_fu_9011_p1 = mul_ln168_27_reg_16823;

assign sext_ln168_99_fu_9037_p1 = $signed(select_ln168_87_fu_9030_p3);

assign sext_ln168_9_fu_8289_p1 = $signed(sub_ln168_109_fu_8284_p2);

assign sext_ln168_fu_9931_p1 = $signed(select_ln168_fu_9925_p3);

assign sext_ln178_10_fu_13036_p1 = $signed(add_ln178_23_fu_13030_p2);

assign sext_ln178_11_fu_12434_p1 = $signed(add_ln178_25_reg_17146);

assign sext_ln178_12_fu_12443_p1 = $signed(add_ln178_28_reg_17273);

assign sext_ln178_13_fu_12458_p1 = $signed(add_ln178_30_fu_12452_p2);

assign sext_ln178_14_fu_13171_p1 = $signed(add_ln178_31_reg_17408);

assign sext_ln178_15_fu_13051_p1 = $signed(add_ln178_32_reg_17413);

assign sext_ln178_16_fu_13060_p1 = $signed(add_ln178_33_fu_13054_p2);

assign sext_ln178_17_fu_13174_p1 = $signed(add_ln178_34_reg_17552);

assign sext_ln178_18_fu_13244_p1 = $signed(add_ln178_37_reg_17569);

assign sext_ln178_19_fu_9298_p1 = $signed(add_ln178_39_fu_9292_p2);

assign sext_ln178_1_fu_9262_p1 = $signed(add_ln178_6_fu_9256_p2);

assign sext_ln178_20_fu_9314_p1 = $signed(add_ln178_41_fu_9308_p2);

assign sext_ln178_21_fu_13252_p1 = $signed(add_ln178_42_reg_16923);

assign sext_ln178_22_fu_12484_p1 = $signed(add_ln178_44_reg_17278);

assign sext_ln178_23_fu_12487_p1 = $signed(add_ln178_46_reg_17283);

assign sext_ln178_24_fu_13261_p1 = $signed(add_ln178_47_reg_17423);

assign sext_ln178_25_fu_12804_p1 = $signed(add_ln178_48_reg_17428);

assign sext_ln178_26_fu_12807_p1 = $signed(add_ln178_49_reg_17433);

assign sext_ln178_27_fu_13264_p1 = $signed(add_ln178_51_reg_17513);

assign sext_ln178_28_fu_13080_p1 = $signed(add_ln178_54_reg_17438);

assign sext_ln178_29_fu_9330_p1 = $signed(add_ln178_57_fu_9324_p2);

assign sext_ln178_2_fu_9272_p1 = $signed(add_ln178_8_fu_9266_p2);

assign sext_ln178_30_fu_9544_p1 = $signed(add_ln178_58_reg_16928);

assign sext_ln178_31_fu_13089_p1 = $signed(add_ln178_59_reg_17007);

assign sext_ln178_32_fu_10979_p1 = $signed(add_ln178_61_reg_17062);

assign sext_ln178_33_fu_10982_p1 = $signed(add_ln178_62_reg_17151);

assign sext_ln178_34_fu_10991_p1 = $signed(add_ln178_63_fu_10985_p2);

assign sext_ln178_35_fu_12822_p1 = $signed(add_ln178_65_reg_17443);

assign sext_ln178_36_fu_12825_p1 = $signed(add_ln178_67_reg_17448);

assign sext_ln178_37_fu_13098_p1 = $signed(add_ln178_69_reg_17518);

assign sext_ln178_38_fu_12548_p1 = $signed(add_ln178_71_fu_12542_p2);

assign sext_ln178_39_fu_9346_p1 = $signed(add_ln178_73_fu_9340_p2);

assign sext_ln178_3_fu_9282_p1 = $signed(add_ln178_10_fu_9276_p2);

assign sext_ln178_40_fu_9356_p1 = $signed(add_ln178_74_fu_9350_p2);

assign sext_ln178_41_fu_12558_p1 = $signed(add_ln178_76_reg_16933);

assign sext_ln178_42_fu_11007_p1 = $signed(add_ln178_78_fu_11001_p2);

assign sext_ln178_43_fu_11017_p1 = $signed(add_ln178_79_fu_11011_p2);

assign sext_ln178_44_fu_12839_p1 = $signed(add_ln178_81_reg_17293);

assign sext_ln178_45_fu_12573_p1 = $signed(add_ln178_82_fu_12567_p2);

assign sext_ln178_46_fu_12582_p1 = $signed(add_ln178_83_fu_12577_p2);

assign sext_ln178_47_fu_12592_p1 = $signed(add_ln178_84_fu_12586_p2);

assign sext_ln178_48_fu_12842_p1 = $signed(add_ln178_85_reg_17458);

assign sext_ln178_49_fu_12618_p1 = $signed(add_ln178_88_fu_12612_p2);

assign sext_ln178_4_fu_12415_p1 = $signed(add_ln178_12_reg_16918);

assign sext_ln178_50_fu_9558_p1 = $signed(add_ln178_90_fu_9553_p2);

assign sext_ln178_51_fu_9562_p1 = $signed(add_ln178_91_reg_16938);

assign sext_ln178_52_fu_12628_p1 = $signed(add_ln178_93_reg_17012);

assign sext_ln178_53_fu_11039_p1 = $signed(add_ln178_95_fu_11033_p2);

assign sext_ln178_54_fu_11049_p1 = $signed(add_ln178_96_fu_11043_p2);

assign sext_ln178_55_fu_12856_p1 = $signed(add_ln178_98_reg_17298);

assign sext_ln178_56_fu_12865_p1 = $signed(add_ln178_99_fu_12859_p2);

assign sext_ln178_57_fu_12869_p1 = $signed(add_ln178_101_reg_17468);

assign sext_ln178_58_fu_12878_p1 = $signed(add_ln178_102_fu_12872_p2);

assign sext_ln178_59_fu_12665_p1 = $signed(add_ln178_105_fu_12659_p2);

assign sext_ln178_5_fu_10923_p1 = $signed(add_ln178_16_fu_10917_p2);

assign sext_ln178_60_fu_9384_p1 = $signed(add_ln178_107_fu_9378_p2);

assign sext_ln178_61_fu_9400_p1 = $signed(add_ln178_109_fu_9394_p2);

assign sext_ln178_62_fu_12675_p1 = $signed(add_ln178_110_reg_16943);

assign sext_ln178_63_fu_11071_p1 = $signed(add_ln178_112_fu_11065_p2);

assign sext_ln178_64_fu_11081_p1 = $signed(add_ln178_113_fu_11075_p2);

assign sext_ln178_65_fu_12893_p1 = $signed(add_ln178_114_reg_17303);

assign sext_ln178_66_fu_12896_p1 = $signed(add_ln178_115_reg_17478);

assign sext_ln178_67_fu_12899_p1 = $signed(add_ln178_116_reg_17483);

assign sext_ln178_68_fu_12914_p1 = $signed(add_ln178_118_fu_12908_p2);

assign sext_ln178_69_fu_13279_p1 = $signed(add_ln178_121_reg_16948);

assign sext_ln178_6_fu_10939_p1 = $signed(add_ln178_18_fu_10933_p2);

assign sext_ln178_70_fu_13301_p1 = $signed(add_ln178_122_reg_17580);

assign sext_ln178_71_fu_13309_p1 = $signed(add_ln178_127_reg_17156);

assign sext_ln178_72_fu_12712_p1 = $signed(add_ln178_129_fu_12706_p2);

assign sext_ln178_73_fu_11097_p1 = $signed(add_ln178_130_fu_11091_p2);

assign sext_ln178_74_fu_12716_p1 = $signed(add_ln178_131_reg_17308);

assign sext_ln178_75_fu_13318_p1 = $signed(add_ln178_132_reg_17493);

assign sext_ln178_76_fu_12934_p1 = $signed(add_ln178_133_fu_12929_p2);

assign sext_ln178_77_fu_12938_p1 = $signed(add_ln178_135_reg_17498);

assign sext_ln178_78_fu_13321_p1 = $signed(add_ln178_136_reg_17541);

assign sext_ln178_7_fu_13021_p1 = $signed(add_ln178_19_reg_17268);

assign sext_ln178_8_fu_13024_p1 = $signed(add_ln178_20_reg_17398);

assign sext_ln178_9_fu_13027_p1 = $signed(add_ln178_22_reg_17508);

assign sext_ln178_fu_12406_p1 = $signed(add_ln178_2_reg_17111);

assign sext_ln90_10_fu_5086_p1 = $signed(sub_ln90_11_fu_5080_p2);

assign sext_ln90_11_fu_5123_p1 = $signed(sub_ln90_12_fu_5117_p2);

assign sext_ln90_12_fu_5133_p1 = $signed(sub_ln90_13_fu_5127_p2);

assign sext_ln90_13_fu_5171_p1 = $signed(sub_ln90_14_fu_5165_p2);

assign sext_ln90_14_fu_5181_p1 = $signed(sub_ln90_15_fu_5175_p2);

assign sext_ln90_15_fu_5213_p1 = $signed(sub_ln90_16_fu_5207_p2);

assign sext_ln90_16_fu_4598_p1 = $signed(sub_ln90_73_fu_4592_p2);

assign sext_ln90_17_fu_5223_p1 = add_ln90_3_reg_14814;

assign sext_ln90_18_fu_5243_p1 = add_ln90_5_reg_14976;

assign sext_ln90_19_fu_5308_p1 = $signed(sub_ln90_19_fu_5302_p2);

assign sext_ln90_1_fu_4913_p1 = $signed(sub_ln90_1_fu_4907_p2);

assign sext_ln90_20_fu_6078_p1 = $signed(add_ln90_7_reg_15083);

assign sext_ln90_21_fu_5352_p1 = $signed(sub_ln90_20_fu_5346_p2);

assign sext_ln90_22_fu_5362_p1 = $signed(sub_ln90_21_fu_5356_p2);

assign sext_ln90_23_fu_5372_p1 = $signed(sub_ln90_22_fu_5366_p2);

assign sext_ln90_24_fu_6087_p1 = $signed(add_ln90_9_reg_15088);

assign sext_ln90_25_fu_5394_p1 = $signed(sub_ln90_23_fu_5388_p2);

assign sext_ln90_26_fu_5404_p1 = $signed(sub_ln90_24_fu_5398_p2);

assign sext_ln90_27_fu_5425_p1 = $signed(sub_ln90_26_fu_5419_p2);

assign sext_ln90_28_fu_5488_p1 = $signed(sub_ln90_74_fu_5482_p2);

assign sext_ln90_29_fu_6099_p1 = $signed(add_ln90_10_reg_15109);

assign sext_ln90_2_fu_4923_p1 = $signed(sub_ln90_2_fu_4917_p2);

assign sext_ln90_30_fu_6102_p1 = $signed(add_ln90_12_reg_15114);

assign sext_ln90_31_fu_5571_p1 = $signed(sub_ln90_29_fu_5565_p2);

assign sext_ln90_32_fu_5595_p1 = $signed(sub_ln90_31_fu_5589_p2);

assign sext_ln90_33_fu_5605_p1 = $signed(sub_ln90_32_fu_5599_p2);

assign sext_ln90_34_fu_4685_p1 = $signed(sub_ln90_33_fu_4679_p2);

assign sext_ln90_35_fu_5612_p1 = $signed(add_ln90_14_reg_15003);

assign sext_ln90_36_fu_6158_p1 = $signed(sub_ln90_34_fu_6152_p2);

assign sext_ln90_37_fu_6167_p1 = $signed(sub_ln90_75_fu_6162_p2);

assign sext_ln90_38_fu_5656_p1 = $signed(sub_ln90_35_fu_5650_p2);

assign sext_ln90_3_fu_4933_p1 = $signed(sub_ln90_3_fu_4927_p2);

assign sext_ln90_40_fu_5703_p1 = $signed(sub_ln90_38_fu_5697_p2);

assign sext_ln90_41_fu_6183_p1 = $signed(sub_ln90_40_reg_15136);

assign sext_ln90_42_fu_5751_p1 = $signed(sub_ln90_41_fu_5745_p2);

assign sext_ln90_43_fu_6197_p1 = $signed(add_ln90_15_reg_15147);

assign sext_ln90_44_fu_6243_p1 = $signed(sub_ln90_42_fu_6237_p2);

assign sext_ln90_45_fu_5794_p1 = $signed(sub_ln90_76_fu_5788_p2);

assign sext_ln90_46_fu_6247_p1 = $signed(add_ln90_19_reg_15152);

assign sext_ln90_47_fu_6250_p1 = $signed(add_ln90_21_reg_15157);

assign sext_ln90_49_fu_6299_p1 = $signed(sub_ln90_44_fu_6293_p2);

assign sext_ln90_4_fu_6060_p1 = $signed(sub_ln90_4_fu_6054_p2);

assign sext_ln90_50_fu_6309_p1 = $signed(sub_ln90_45_fu_6303_p2);

assign sext_ln90_52_fu_5827_p1 = $signed(add_ln90_23_fu_5821_p2);

assign sext_ln90_53_fu_6313_p1 = $signed(add_ln90_25_reg_15167);

assign sext_ln90_54_fu_5842_p1 = $signed(sub_ln90_46_fu_5836_p2);

assign sext_ln90_55_fu_6316_p1 = $signed(add_ln90_26_reg_15172);

assign sext_ln90_56_fu_6325_p1 = $signed(add_ln90_27_fu_6319_p2);

assign sext_ln90_57_fu_5884_p1 = $signed(sub_ln90_48_fu_5878_p2);

assign sext_ln90_58_fu_5894_p1 = $signed(sub_ln90_49_fu_5888_p2);

assign sext_ln90_59_fu_6329_p1 = $signed(add_ln90_28_reg_15182);

assign sext_ln90_5_fu_4537_p1 = $signed(sub_ln90_72_fu_4532_p2);

assign sext_ln90_60_fu_6332_p1 = $signed(add_ln90_30_reg_15187);

assign sext_ln90_61_fu_6341_p1 = $signed(add_ln90_31_fu_6335_p2);

assign sext_ln90_62_fu_6396_p1 = $signed(sub_ln90_51_fu_6390_p2);

assign sext_ln90_63_fu_6424_p1 = $signed(sub_ln90_77_fu_6418_p2);

assign sext_ln90_64_fu_6469_p1 = $signed(sub_ln90_78_fu_6463_p2);

assign sext_ln90_66_fu_5962_p1 = $signed(add_ln90_34_fu_5956_p2);

assign sext_ln90_67_fu_5972_p1 = $signed(add_ln90_35_fu_5966_p2);

assign sext_ln90_68_fu_7035_p1 = $signed(add_ln90_36_reg_15204);

assign sext_ln90_69_fu_6565_p1 = $signed(add_ln90_37_fu_6559_p2);

assign sext_ln90_6_fu_6064_p1 = $signed(sub_ln90_6_reg_15078);

assign sext_ln90_70_fu_6574_p1 = $signed(add_ln90_38_fu_6569_p2);

assign sext_ln90_71_fu_6584_p1 = $signed(add_ln90_39_fu_6578_p2);

assign sext_ln90_72_fu_7038_p1 = $signed(add_ln90_40_reg_15237);

assign sext_ln90_73_fu_7047_p1 = $signed(sub_ln90_58_reg_15242);

assign sext_ln90_74_fu_6632_p1 = $signed(sub_ln90_59_fu_6626_p2);

assign sext_ln90_75_fu_6662_p1 = $signed(sub_ln90_60_fu_6656_p2);

assign sext_ln90_76_fu_4829_p1 = $signed(sub_ln90_62_fu_4823_p2);

assign sext_ln90_77_fu_5999_p1 = $signed(add_ln90_43_fu_5993_p2);

assign sext_ln90_79_fu_6012_p1 = grp_fu_13679_p3;

assign sext_ln90_7_fu_5046_p1 = $signed(sub_ln90_8_fu_5040_p2);

assign sext_ln90_80_fu_6713_p1 = $signed(sub_ln90_80_fu_6707_p2);

assign sext_ln90_81_fu_6734_p1 = $signed(sub_ln90_65_fu_6728_p2);

assign sext_ln90_82_fu_6755_p1 = $signed(sub_ln90_81_fu_6749_p2);

assign sext_ln90_83_fu_6796_p1 = $signed(sub_ln90_67_fu_6790_p2);

assign sext_ln90_84_fu_7059_p1 = $signed(sub_ln90_68_reg_15247);

assign sext_ln90_85_fu_6859_p1 = $signed(sub_ln90_69_fu_6853_p2);

assign sext_ln90_86_fu_6881_p1 = $signed(sub_ln90_82_fu_6875_p2);

assign sext_ln90_9_fu_5076_p1 = $signed(sub_ln90_10_fu_5070_p2);

assign sext_ln90_fu_4892_p1 = $signed(sub_ln90_fu_4886_p2);

assign shl_ln168_10_fu_8458_p3 = {{select_ln149_3_reg_16055}, {3'd0}};

assign shl_ln168_11_fu_8469_p3 = {{select_ln149_3_reg_16055}, {1'd0}};

assign shl_ln168_12_fu_8509_p3 = {{select_ln149_3_reg_16055}, {4'd0}};

assign shl_ln168_13_fu_10260_p3 = {{select_ln149_4_reg_16742}, {3'd0}};

assign shl_ln168_14_fu_10285_p3 = {{select_ln149_4_reg_16742}, {1'd0}};

assign shl_ln168_15_fu_9589_p3 = {{select_ln149_5_reg_16801}, {1'd0}};

assign shl_ln168_16_fu_8635_p3 = {{select_ln149_5_reg_16801}, {2'd0}};

assign shl_ln168_17_fu_10397_p3 = {{select_ln149_5_reg_16801}, {4'd0}};

assign shl_ln168_18_fu_10525_p3 = {{select_ln149_6_reg_17067}, {4'd0}};

assign shl_ln168_19_fu_10536_p3 = {{select_ln149_6_reg_17067}, {1'd0}};

assign shl_ln168_1_fu_9966_p3 = {{select_ln149_reg_16676}, {2'd0}};

assign shl_ln168_20_fu_10640_p3 = {{select_ln149_6_reg_17067}, {2'd0}};

assign shl_ln168_21_fu_8673_p3 = {{select_ln149_7_reg_16465}, {3'd0}};

assign shl_ln168_22_fu_8688_p3 = {{select_ln149_7_reg_16465}, {1'd0}};

assign shl_ln168_23_fu_8760_p3 = {{select_ln149_7_reg_16465}, {2'd0}};

assign shl_ln168_24_fu_10710_p3 = {{select_ln149_8_reg_17079}, {3'd0}};

assign shl_ln168_25_fu_11189_p3 = {{select_ln149_8_reg_17079}, {4'd0}};

assign shl_ln168_26_fu_10721_p3 = {{select_ln149_8_reg_17079}, {1'd0}};

assign shl_ln168_27_fu_10738_p3 = {{select_ln149_8_reg_17079}, {2'd0}};

assign shl_ln168_28_fu_8842_p3 = {{select_ln149_9_reg_16659}, {4'd0}};

assign shl_ln168_29_fu_8853_p3 = {{select_ln149_9_reg_16659}, {2'd0}};

assign shl_ln168_2_fu_10019_p3 = {{select_ln149_reg_16676}, {4'd0}};

assign shl_ln168_30_fu_8870_p3 = {{select_ln149_9_reg_16659}, {3'd0}};

assign shl_ln168_31_fu_8906_p3 = {{select_ln149_9_reg_16659}, {1'd0}};

assign shl_ln168_32_fu_11252_p3 = {{select_ln149_10_reg_17209}, {3'd0}};

assign shl_ln168_33_fu_11272_p3 = {{select_ln149_10_reg_17209}, {4'd0}};

assign shl_ln168_34_fu_11283_p3 = {{select_ln149_10_reg_17209}, {2'd0}};

assign shl_ln168_35_fu_11394_p3 = {{select_ln149_10_reg_17209}, {1'd0}};

assign shl_ln168_36_fu_9014_p3 = {{select_ln149_11_reg_16785}, {4'd0}};

assign shl_ln168_37_fu_9059_p3 = {{select_ln149_11_reg_16785}, {2'd0}};

assign shl_ln168_38_fu_9163_p3 = {{select_ln149_11_reg_16785}, {1'd0}};

assign shl_ln168_39_fu_11432_p3 = {{select_ln149_12_reg_16895}, {3'd0}};

assign shl_ln168_3_fu_8428_p3 = {{select_ln149_3_reg_16055}, {2'd0}};

assign shl_ln168_40_fu_11453_p3 = {{select_ln149_12_reg_16895}, {1'd0}};

assign shl_ln168_41_fu_11499_p3 = {{select_ln149_12_reg_16895}, {2'd0}};

assign shl_ln168_42_fu_11520_p3 = {{select_ln149_12_reg_16895}, {4'd0}};

assign shl_ln168_43_fu_9841_p3 = {{select_ln149_13_reg_16907}, {1'd0}};

assign shl_ln168_44_fu_11635_p3 = {{select_ln149_13_reg_16907}, {4'd0}};

assign shl_ln168_45_fu_11657_p3 = {{select_ln149_13_reg_16907}, {2'd0}};

assign shl_ln168_46_fu_9864_p3 = {{select_ln149_13_reg_16907}, {3'd0}};

assign shl_ln168_47_fu_11741_p3 = {{select_ln149_14_reg_16988}, {1'd0}};

assign shl_ln168_48_fu_11756_p3 = {{select_ln149_14_reg_16988}, {3'd0}};

assign shl_ln168_49_fu_11912_p3 = {{select_ln149_15_reg_17240}, {3'd0}};

assign shl_ln168_4_fu_8246_p3 = {{select_ln149_1_reg_15942}, {3'd0}};

assign shl_ln168_50_fu_11933_p3 = {{select_ln149_15_reg_17240}, {4'd0}};

assign shl_ln168_51_fu_11944_p3 = {{select_ln149_15_reg_17240}, {2'd0}};

assign shl_ln168_52_fu_10869_p3 = {{select_ln149_15_fu_10862_p3}, {1'd0}};

assign shl_ln168_53_fu_12163_p3 = {{select_ln149_16_reg_17257}, {4'd0}};

assign shl_ln168_54_fu_12211_p3 = {{select_ln149_16_reg_17257}, {1'd0}};

assign shl_ln168_55_fu_12317_p3 = {{select_ln149_17_reg_16998}, {1'd0}};

assign shl_ln168_56_fu_12331_p3 = {{select_ln149_17_reg_16998}, {4'd0}};

assign shl_ln168_57_fu_12375_p3 = {{select_ln149_17_reg_16998}, {2'd0}};

assign shl_ln168_58_fu_13212_p3 = {{select_ln149_17_reg_16998}, {3'd0}};

assign shl_ln168_5_fu_8267_p3 = {{select_ln149_1_reg_15942}, {1'd0}};

assign shl_ln168_6_fu_8304_p3 = {{select_ln149_1_reg_15942}, {4'd0}};

assign shl_ln168_7_fu_8357_p3 = {{select_ln149_1_reg_15942}, {2'd0}};

assign shl_ln168_8_fu_10070_p3 = {{select_ln149_2_reg_16555}, {4'd0}};

assign shl_ln168_9_fu_10081_p3 = {{select_ln149_2_reg_16555}, {1'd0}};

assign shl_ln168_s_fu_10102_p3 = {{select_ln149_2_reg_16555}, {3'd0}};

assign shl_ln1_fu_9935_p3 = {{select_ln149_reg_16676}, {1'd0}};

assign shl_ln90_10_fu_5025_p3 = {{tmp_4_reg_14953}, {1'd0}};

assign shl_ln90_11_fu_4556_p3 = {{tmp_4_fu_4541_p8}, {2'd0}};

assign shl_ln90_12_fu_5059_p3 = {{tmp_4_reg_14953}, {3'd0}};

assign shl_ln90_13_fu_5105_p3 = {{tmp_5_fu_5090_p8}, {3'd0}};

assign shl_ln90_14_fu_5137_p3 = {{tmp_5_fu_5090_p8}, {4'd0}};

assign shl_ln90_15_fu_5149_p3 = {{tmp_5_fu_5090_p8}, {2'd0}};

assign shl_ln90_16_fu_5185_p3 = {{tmp_6_reg_14805}, {4'd0}};

assign shl_ln90_17_fu_5196_p3 = {{tmp_6_reg_14805}, {2'd0}};

assign shl_ln90_18_fu_6067_p3 = {{tmp_6_reg_14805}, {1'd0}};

assign shl_ln90_19_fu_5226_p3 = {{tmp_7_reg_14965}, {4'd0}};

assign shl_ln90_1_fu_4871_p3 = {{tmp_1_reg_14945}, {1'd0}};

assign shl_ln90_20_fu_5252_p3 = {{tmp_7_reg_14965}, {3'd0}};

assign shl_ln90_21_fu_5278_p3 = {{tmp_8_fu_5263_p8}, {3'd0}};

assign shl_ln90_22_fu_5290_p3 = {{tmp_8_fu_5263_p8}, {1'd0}};

assign shl_ln90_23_fu_5318_p3 = {{tmp_8_fu_5263_p8}, {4'd0}};

assign shl_ln90_24_fu_5330_p3 = {{tmp_8_fu_5263_p8}, {2'd0}};

assign shl_ln90_25_fu_4634_p3 = {{tmp_9_fu_4623_p8}, {3'd0}};

assign shl_ln90_26_fu_5408_p3 = {{tmp_9_reg_14981}, {4'd0}};

assign shl_ln90_27_fu_5448_p3 = {{tmp_10_fu_5429_p8}, {1'd0}};

assign shl_ln90_28_fu_5460_p3 = {{tmp_10_fu_5429_p8}, {2'd0}};

assign shl_ln90_29_fu_5507_p3 = {{tmp_11_fu_5492_p8}, {3'd0}};

assign shl_ln90_2_fu_4896_p3 = {{tmp_1_reg_14945}, {4'd0}};

assign shl_ln90_30_fu_5519_p3 = {{tmp_11_fu_5492_p8}, {1'd0}};

assign shl_ln90_31_fu_5553_p3 = {{tmp_11_fu_5492_p8}, {2'd0}};

assign shl_ln90_32_fu_6111_p3 = {{tmp_11_reg_15103}, {4'd0}};

assign shl_ln90_33_fu_5578_p3 = {{tmp_12_reg_14992}, {3'd0}};

assign shl_ln90_34_fu_4667_p3 = {{tmp_12_fu_4652_p8}, {2'd0}};

assign shl_ln90_35_fu_6134_p3 = {{tmp_13_reg_15119}, {3'd0}};

assign shl_ln90_36_fu_5626_p3 = {{tmp_13_fu_5615_p8}, {1'd0}};

assign shl_ln90_37_fu_4706_p3 = {{tmp_14_fu_4695_p8}, {4'd0}};

assign shl_ln90_38_fu_4718_p3 = {{tmp_14_fu_4695_p8}, {2'd0}};

assign shl_ln90_39_fu_5660_p3 = {{tmp_14_reg_15008}, {3'd0}};

assign shl_ln90_3_fu_6032_p3 = {{tmp_2_reg_15072}, {4'd0}};

assign shl_ln90_40_fu_5671_p3 = {{tmp_15_reg_15015}, {3'd0}};

assign shl_ln90_41_fu_5682_p3 = {{tmp_15_reg_15015}, {1'd0}};

assign shl_ln90_42_fu_5707_p3 = {{tmp_15_reg_15015}, {2'd0}};

assign shl_ln90_43_fu_5728_p3 = {{tmp_15_reg_15015}, {4'd0}};

assign shl_ln90_44_fu_6186_p3 = {{tmp_16_reg_15141}, {3'd0}};

assign shl_ln90_45_fu_6226_p3 = {{tmp_16_reg_15141}, {1'd0}};

assign shl_ln90_46_fu_5810_p3 = {{tmp_17_reg_15023}, {3'd0}};

assign shl_ln90_47_fu_6262_p3 = {{tmp_17_reg_15023}, {1'd0}};

assign shl_ln90_48_fu_6282_p3 = {{tmp_17_reg_15023}, {2'd0}};

assign shl_ln90_49_fu_5863_p3 = {{tmp_18_reg_15041}, {3'd0}};

assign shl_ln90_4_fu_6043_p3 = {{tmp_2_reg_15072}, {2'd0}};

assign shl_ln90_50_fu_6360_p3 = {{tmp_19_fu_6345_p8}, {1'd0}};

assign shl_ln90_51_fu_6378_p3 = {{tmp_19_fu_6345_p8}, {3'd0}};

assign shl_ln90_52_fu_6479_p3 = {{tmp_20_fu_6428_p8}, {3'd0}};

assign shl_ln90_53_fu_6500_p3 = {{tmp_21_reg_15048}, {4'd0}};

assign shl_ln90_54_fu_5928_p3 = {{tmp_21_reg_15048}, {1'd0}};

assign shl_ln90_55_fu_4788_p3 = {{tmp_21_fu_4777_p8}, {3'd0}};

assign shl_ln90_56_fu_6527_p3 = {{tmp_22_reg_15197}, {1'd0}};

assign shl_ln90_57_fu_6538_p3 = {{tmp_22_reg_15197}, {4'd0}};

assign shl_ln90_58_fu_6600_p3 = {{tmp_23_reg_15209}, {3'd0}};

assign shl_ln90_59_fu_6611_p3 = {{tmp_23_reg_15209}, {1'd0}};

assign shl_ln90_5_fu_4952_p3 = {{tmp_2_fu_4937_p8}, {1'd0}};

assign shl_ln90_60_fu_6645_p3 = {{tmp_24_reg_15055}, {4'd0}};

assign shl_ln90_61_fu_6666_p3 = {{tmp_24_reg_15055}, {2'd0}};

assign shl_ln90_62_fu_4811_p3 = {{tmp_24_fu_4800_p8}, {3'd0}};

assign shl_ln90_63_fu_4833_p3 = {{tmp_24_fu_4800_p8}, {1'd0}};

assign shl_ln90_64_fu_6717_p3 = {{tmp_25_reg_15221}, {4'd0}};

assign shl_ln90_65_fu_6778_p3 = {{tmp_26_fu_6759_p8}, {3'd0}};

assign shl_ln90_66_fu_6800_p3 = {{tmp_26_fu_6759_p8}, {2'd0}};

assign shl_ln90_67_fu_6837_p3 = {{tmp_28_fu_6818_p8}, {2'd0}};

assign shl_ln90_68_fu_6885_p3 = {{tmp_28_fu_6818_p8}, {1'd0}};

assign shl_ln90_6_fu_4964_p3 = {{tmp_2_fu_4937_p8}, {3'd0}};

assign shl_ln90_7_fu_4982_p3 = {{tmp_3_reg_14793}, {1'd0}};

assign shl_ln90_8_fu_4997_p3 = {{tmp_3_reg_14793}, {3'd0}};

assign shl_ln90_9_fu_5014_p3 = {{tmp_4_reg_14953}, {4'd0}};

assign shl_ln90_s_fu_4485_p3 = {{tmp_3_fu_4462_p8}, {2'd0}};

assign shl_ln_fu_4860_p3 = {{tmp_1_reg_14945}, {3'd0}};

assign st_fu_12118_p3 = {{select_ln149_16_reg_17257}, {3'd0}};

assign sub_ln168_100_fu_12178_p2 = (11'd0 - zext_ln168_178_fu_12132_p1);

assign sub_ln168_101_fu_12195_p2 = (select_ln168_127_fu_12188_p3 - zext_ln168_175_fu_12109_p1);

assign sub_ln168_102_fu_12205_p2 = (13'd0 - zext_ln168_181_fu_12170_p1);

assign sub_ln168_103_fu_12230_p2 = (zext_ln168_185_fu_12226_p1 - zext_ln168_181_fu_12170_p1);

assign sub_ln168_104_fu_12265_p2 = (10'd0 - zext_ln168_184_fu_12222_p1);

assign sub_ln168_105_fu_13150_p2 = (10'd0 - zext_ln168_190_fu_13147_p1);

assign sub_ln168_106_fu_12342_p2 = (zext_ln168_191_fu_12338_p1 - zext_ln168_189_fu_12324_p1);

assign sub_ln168_107_fu_12386_p2 = (zext_ln168_191_fu_12338_p1 - zext_ln168_192_fu_12382_p1);

assign sub_ln168_108_fu_13223_p2 = (12'd0 - zext_ln168_193_fu_13219_p1);

assign sub_ln168_109_fu_8284_p2 = (zext_ln168_11_reg_16252 - zext_ln168_14_fu_8253_p1);

assign sub_ln168_10_fu_10113_p2 = (zext_ln168_25_fu_10088_p1 - zext_ln168_27_fu_10109_p1);

assign sub_ln168_110_fu_10141_p2 = (zext_ln168_21_fu_10061_p1 - zext_ln168_28_fu_10137_p1);

assign sub_ln168_111_fu_10210_p2 = (zext_ln168_20_reg_16695 - zext_ln168_24_fu_10077_p1);

assign sub_ln168_112_fu_8571_p2 = (zext_ln168_31_fu_8416_p1 - zext_ln168_42_fu_8516_p1);

assign sub_ln168_113_fu_8598_p2 = (zext_ln168_33_fu_8419_p1 - zext_ln168_37_fu_8439_p1);

assign sub_ln168_114_fu_9797_p2 = (zext_ln168_46_reg_16768 - zext_ln168_53_fu_9793_p1);

assign sub_ln168_115_fu_8629_p2 = (zext_ln168_56_fu_8615_p1 - zext_ln168_62_fu_8625_p1);

assign sub_ln168_116_fu_10462_p2 = (zext_ln168_55_reg_17022 - zext_ln168_65_fu_10404_p1);

assign sub_ln168_117_fu_10568_p2 = (zext_ln168_69_fu_10522_p1 - zext_ln168_73_fu_10564_p1);

assign sub_ln168_118_fu_10704_p2 = (zext_ln168_66_fu_10516_p1 - zext_ln168_77_fu_10700_p1);

assign sub_ln168_119_fu_8732_p2 = (zext_ln168_78_reg_16639 - zext_ln168_88_fu_8728_p1);

assign sub_ln168_11_fu_10168_p2 = (zext_ln168_27_fu_10109_p1 - zext_ln168_23_fu_10067_p1);

assign sub_ln168_120_fu_11232_p2 = (zext_ln168_92_reg_17089 - zext_ln168_95_reg_17191);

assign sub_ln168_121_fu_8896_p2 = (zext_ln168_103_fu_8839_p1 - zext_ln168_106_fu_8877_p1);

assign sub_ln168_122_fu_11321_p2 = (zext_ln168_111_reg_17219 - zext_ln168_113_fu_11259_p1);

assign sub_ln168_123_fu_11341_p2 = (zext_ln168_112_fu_11249_p1 - zext_ln168_116_fu_11290_p1);

assign sub_ln168_124_fu_9116_p2 = (zext_ln168_124_fu_9008_p1 - zext_ln168_128_fu_9112_p1);

assign sub_ln168_125_fu_11590_p2 = (zext_ln168_135_reg_16963 - zext_ln168_141_fu_11527_p1);

assign sub_ln168_126_fu_11652_p2 = (zext_ln168_143_reg_16976 - zext_ln168_148_fu_11642_p1);

assign sub_ln168_127_fu_11784_p2 = (zext_ln168_155_reg_17037 - zext_ln168_162_fu_11780_p1);

assign sub_ln168_128_fu_12013_p2 = (zext_ln168_163_fu_11900_p1 - zext_ln168_168_fu_11940_p1);

assign sub_ln168_129_fu_12348_p2 = (zext_ln168_188_reg_17048 - zext_ln168_191_fu_12338_p1);

assign sub_ln168_12_fu_10189_p2 = (zext_ln168_24_fu_10077_p1 - zext_ln168_26_fu_10092_p1);

assign sub_ln168_13_fu_10226_p2 = (9'd0 - zext_ln168_22_fu_10064_p1);

assign sub_ln168_14_fu_10247_p2 = ($signed(sext_ln168_26_fu_10243_p1) - $signed(zext_ln168_9_fu_10054_p1));

assign sub_ln168_15_fu_8443_p2 = (11'd0 - zext_ln168_37_fu_8439_p1);

assign sub_ln168_16_fu_8453_p2 = ($signed(sext_ln168_29_fu_8449_p1) - $signed(zext_ln168_32_reg_16340));

assign sub_ln168_17_fu_8488_p2 = (zext_ln168_38_fu_8465_p1 - zext_ln168_41_fu_8484_p1);

assign sub_ln168_18_fu_8520_p2 = (13'd0 - zext_ln168_42_fu_8516_p1);

assign sub_ln168_19_fu_8537_p2 = (10'd0 - zext_ln168_40_fu_8480_p1);

assign sub_ln168_1_fu_9977_p2 = (11'd0 - zext_ln168_6_fu_9973_p1);

assign sub_ln168_20_fu_8554_p2 = (zext_ln168_36_fu_8435_p1 - zext_ln168_42_fu_8516_p1);

assign sub_ln168_21_fu_10300_p2 = (zext_ln168_47_fu_10267_p1 - zext_ln168_50_fu_10296_p1);

assign sub_ln168_22_fu_10337_p2 = (12'd0 - zext_ln168_47_fu_10267_p1);

assign sub_ln168_23_fu_10347_p2 = ($signed(sext_ln168_43_fu_10343_p1) - $signed(zext_ln168_49_fu_10292_p1));

assign sub_ln168_24_fu_8646_p2 = (11'd0 - zext_ln168_64_fu_8642_p1);

assign sub_ln168_25_fu_10408_p2 = (zext_ln168_65_fu_10404_p1 - zext_ln168_55_reg_17022);

assign sub_ln168_26_fu_10413_p2 = (zext_ln168_60_fu_10381_p1 - zext_ln168_65_fu_10404_p1);

assign sub_ln168_27_fu_9600_p2 = (10'd0 - zext_ln168_59_fu_9596_p1);

assign sub_ln168_28_fu_10430_p2 = (zext_ln168_63_fu_10394_p1 - zext_ln168_65_fu_10404_p1);

assign sub_ln168_29_fu_10436_p2 = (zext_ln168_58_fu_10378_p1 - zext_ln168_62_reg_16849);

assign sub_ln168_2_fu_9998_p2 = ($signed(sext_ln168_3_fu_9994_p1) - $signed(zext_ln168_2_fu_9922_p1));

assign sub_ln168_30_fu_10456_p2 = (zext_ln168_65_fu_10404_p1 - zext_ln168_63_fu_10394_p1);

assign sub_ln168_31_fu_10478_p2 = (zext_ln168_65_fu_10404_p1 - zext_ln168_60_fu_10381_p1);

assign sub_ln168_32_fu_10484_p2 = (12'd0 - zext_ln168_62_reg_16849);

assign sub_ln168_33_fu_10493_p2 = ($signed(sext_ln168_53_fu_10489_p1) - $signed(zext_ln168_55_reg_17022));

assign sub_ln168_34_fu_10551_p2 = (zext_ln168_70_fu_10532_p1 - zext_ln168_72_fu_10547_p1);

assign sub_ln168_35_fu_10596_p2 = (zext_ln168_71_fu_10543_p1 - zext_ln168_73_fu_10564_p1);

assign sub_ln168_36_fu_9812_p2 = (9'd0 - zext_ln168_68_fu_9809_p1);

assign sub_ln168_37_fu_10613_p2 = (12'd0 - zext_ln168_73_fu_10564_p1);

assign sub_ln168_38_fu_10623_p2 = (zext_ln168_70_fu_10532_p1 - zext_ln168_66_fu_10516_p1);

assign sub_ln168_39_fu_10672_p2 = (zext_ln168_73_fu_10564_p1 - zext_ln168_71_fu_10543_p1);

assign sub_ln168_3_fu_10030_p2 = (zext_ln168_8_fu_10026_p1 - zext_ln168_3_fu_9942_p1);

assign sub_ln168_40_fu_8711_p2 = (zext_ln168_87_fu_8707_p1 - zext_ln168_83_fu_8684_p1);

assign sub_ln168_41_fu_8744_p2 = (10'd0 - zext_ln168_86_fu_8703_p1);

assign sub_ln168_42_fu_8801_p2 = (zext_ln168_89_fu_8767_p1 - zext_ln168_81_fu_8670_p1);

assign sub_ln168_43_fu_8822_p2 = (zext_ln168_84_fu_8695_p1 - zext_ln168_88_fu_8728_p1);

assign sub_ln168_44_fu_11143_p2 = (9'd0 - zext_ln168_94_fu_11132_p1);

assign sub_ln168_45_fu_11164_p2 = (12'd0 - zext_ln168_95_reg_17191);

assign sub_ln168_46_fu_11173_p2 = ($signed(sext_ln168_74_fu_11169_p1) - $signed(zext_ln168_93_reg_17126));

assign sub_ln168_47_fu_11203_p2 = (zext_ln168_99_fu_11200_p1 - zext_ln168_97_fu_11196_p1);

assign sub_ln168_48_fu_10732_p2 = (zext_ln168_98_fu_10728_p1 - zext_ln168_95_fu_10717_p1);

assign sub_ln168_49_fu_10749_p2 = (11'd0 - zext_ln168_101_fu_10745_p1);

assign sub_ln168_4_fu_8257_p2 = (12'd0 - zext_ln168_14_fu_8253_p1);

assign sub_ln168_50_fu_10759_p2 = (zext_ln168_95_fu_10717_p1 - zext_ln168_98_fu_10728_p1);

assign sub_ln168_51_fu_8864_p2 = (zext_ln168_105_fu_8860_p1 - zext_ln168_104_fu_8849_p1);

assign sub_ln168_52_fu_8921_p2 = (zext_ln168_104_fu_8849_p1 - zext_ln168_109_fu_8917_p1);

assign sub_ln168_53_fu_8938_p2 = (zext_ln168_106_fu_8877_p1 - zext_ln168_103_fu_8839_p1);

assign sub_ln168_54_fu_8959_p2 = (zext_ln168_104_fu_8849_p1 - zext_ln168_105_fu_8860_p1);

assign sub_ln168_55_fu_8965_p2 = (zext_ln168_108_fu_8913_p1 - zext_ln168_106_fu_8877_p1);

assign sub_ln168_56_fu_8985_p2 = (13'd0 - zext_ln168_104_fu_8849_p1);

assign sub_ln168_57_fu_11298_p2 = (zext_ln168_117_fu_11294_p1 - zext_ln168_115_fu_11279_p1);

assign sub_ln168_58_fu_11315_p2 = (13'd0 - zext_ln168_115_fu_11279_p1);

assign sub_ln168_59_fu_11358_p2 = (zext_ln168_113_fu_11259_p1 - zext_ln168_111_reg_17219);

assign sub_ln168_5_fu_8278_p2 = ($signed(sext_ln168_8_fu_8263_p1) - $signed(zext_ln168_15_fu_8274_p1));

assign sub_ln168_60_fu_9025_p2 = (zext_ln168_125_fu_9021_p1 - zext_ln168_123_reg_16817);

assign sub_ln168_61_fu_9074_p2 = (11'd0 - zext_ln168_127_fu_9070_p1);

assign sub_ln168_62_fu_9088_p2 = (zext_ln168_126_fu_9066_p1 - zext_ln168_125_fu_9021_p1);

assign sub_ln168_63_fu_9157_p2 = ($signed(sext_ln168_102_fu_9080_p1) - $signed(zext_ln168_124_fu_9008_p1));

assign sub_ln168_64_fu_9174_p2 = (zext_ln168_128_fu_9112_p1 - zext_ln168_131_fu_9170_p1);

assign sub_ln168_65_fu_11443_p2 = (12'd0 - zext_ln168_136_fu_11439_p1);

assign sub_ln168_66_fu_11472_p2 = ($signed(sext_ln168_109_fu_11449_p1) - $signed(zext_ln168_139_fu_11468_p1));

assign sub_ln168_67_fu_11478_p2 = (9'd0 - zext_ln168_133_fu_11426_p1);

assign sub_ln168_68_fu_11510_p2 = (11'd0 - zext_ln168_140_fu_11506_p1);

assign sub_ln168_69_fu_11538_p2 = (select_ln168_96_fu_11531_p3 - zext_ln168_135_reg_16963);

assign sub_ln168_6_fu_8326_p2 = (zext_ln168_17_fu_8322_p1 - zext_ln168_15_fu_8274_p1);

assign sub_ln168_70_fu_11564_p2 = (zext_ln168_138_fu_11464_p1 - zext_ln168_136_fu_11439_p1);

assign sub_ln168_71_fu_11574_p2 = (13'd0 - zext_ln168_141_fu_11527_p1);

assign sub_ln168_72_fu_11602_p2 = (10'd0 - zext_ln168_137_fu_11460_p1);

assign sub_ln168_73_fu_11612_p2 = (zext_ln168_140_fu_11506_p1 - zext_ln168_134_fu_11429_p1);

assign sub_ln168_74_fu_9859_p2 = (add_ln168_14_reg_16958 - zext_ln168_147_fu_9855_p1);

assign sub_ln168_75_fu_11646_p2 = (zext_ln168_148_fu_11642_p1 - zext_ln168_146_fu_11632_p1);

assign sub_ln168_76_fu_11672_p2 = (11'd0 - zext_ln168_150_fu_11668_p1);

assign sub_ln168_77_fu_11682_p2 = ($signed(sext_ln168_122_fu_11678_p1) - $signed(zext_ln168_144_fu_11629_p1));

assign sub_ln168_78_fu_11699_p2 = (zext_ln168_146_fu_11632_p1 - zext_ln168_148_fu_11642_p1);

assign sub_ln168_79_fu_11716_p2 = (zext_ln168_149_fu_11664_p1 - zext_ln168_148_fu_11642_p1);

assign sub_ln168_7_fu_8336_p2 = (9'd0 - zext_ln168_12_fu_8240_p1);

assign sub_ln168_80_fu_10818_p2 = (12'd0 - zext_ln168_152_fu_10815_p1);

assign sub_ln168_81_fu_10835_p2 = ($signed(sext_ln168_126_fu_10831_p1) - $signed(zext_ln168_143_reg_16976));

assign sub_ln168_82_fu_12772_p2 = (10'd0 - zext_ln168_159_fu_12769_p1);

assign sub_ln168_83_fu_11789_p2 = (zext_ln168_158_fu_11752_p1 - zext_ln168_160_fu_11763_p1);

assign sub_ln168_84_fu_11799_p2 = (12'd0 - zext_ln168_160_fu_11763_p1);

assign sub_ln168_85_fu_11809_p2 = ($signed(sext_ln168_131_fu_11805_p1) - $signed(zext_ln168_155_reg_17037));

assign sub_ln168_86_fu_11825_p2 = (zext_ln168_162_fu_11780_p1 - zext_ln168_157_fu_11748_p1);

assign sub_ln168_87_fu_11842_p2 = (9'd0 - zext_ln168_156_fu_11738_p1);

assign sub_ln168_88_fu_11863_p2 = (zext_ln168_160_fu_11763_p1 - zext_ln168_158_fu_11752_p1);

assign sub_ln168_89_fu_11880_p2 = (13'd0 - zext_ln168_162_fu_11780_p1);

assign sub_ln168_8_fu_8405_p2 = (zext_ln168_19_fu_8401_p1 - zext_ln168_16_fu_8311_p1);

assign sub_ln168_90_fu_11923_p2 = (zext_ln168_167_fu_11919_p1 - zext_ln168_165_fu_11906_p1);

assign sub_ln168_91_fu_11959_p2 = (zext_ln168_170_fu_11955_p1 - zext_ln168_168_fu_11940_p1);

assign sub_ln168_92_fu_11982_p2 = (zext_ln168_169_fu_11951_p1 - zext_ln168_166_fu_11909_p1);

assign sub_ln168_93_fu_12030_p2 = (11'd0 - zext_ln168_169_fu_11951_p1);

assign sub_ln168_94_fu_12055_p2 = (9'd0 - zext_ln168_164_fu_11903_p1);

assign sub_ln168_95_fu_12065_p2 = (zext_ln168_168_fu_11940_p1 - zext_ln168_170_fu_11955_p1);

assign sub_ln168_96_fu_12082_p2 = ($signed(sext_ln168_145_fu_12036_p1) - $signed(zext_ln168_165_fu_11906_p1));

assign sub_ln168_97_fu_12088_p2 = (10'd0 - zext_ln168_172_fu_11979_p1);

assign sub_ln168_98_fu_12147_p2 = (zext_ln168_179_fu_12143_p1 - zext_ln168_177_fu_12115_p1);

assign sub_ln168_99_fu_12157_p2 = (12'd0 - zext_ln168_180_fu_12153_p1);

assign sub_ln168_9_fu_10096_p2 = (zext_ln168_26_fu_10092_p1 - zext_ln168_24_fu_10077_p1);

assign sub_ln168_fu_9950_p2 = (10'd0 - zext_ln168_5_fu_9946_p1);

assign sub_ln90_10_fu_5070_p2 = (zext_ln90_21_fu_5032_p1 - zext_ln90_25_fu_5066_p1);

assign sub_ln90_11_fu_5080_p2 = (zext_ln90_23_fu_5056_p1 - zext_ln90_20_fu_5021_p1);

assign sub_ln90_12_fu_5117_p2 = (12'd0 - zext_ln90_27_fu_5113_p1);

assign sub_ln90_13_fu_5127_p2 = ($signed(sext_ln90_11_fu_5123_p1) - $signed(zext_ln90_26_fu_5101_p1));

assign sub_ln90_14_fu_5165_p2 = (zext_ln90_29_fu_5145_p1 - zext_ln90_31_fu_5161_p1);

assign sub_ln90_15_fu_5175_p2 = (sub_ln90_5_fu_4976_p2 - zext_ln90_30_fu_5157_p1);

assign sub_ln90_16_fu_5207_p2 = (zext_ln90_35_fu_5203_p1 - zext_ln90_34_fu_5192_p1);

assign sub_ln90_17_fu_5217_p2 = ($signed(sext_ln90_15_fu_5213_p1) - $signed(zext_ln90_14_fu_4989_p1));

assign sub_ln90_18_fu_5237_p2 = (add_ln90_1_fu_5050_p2 - zext_ln90_39_fu_5233_p1);

assign sub_ln90_19_fu_5302_p2 = (zext_ln90_43_fu_5298_p1 - zext_ln90_42_fu_5286_p1);

assign sub_ln90_1_fu_4907_p2 = (zext_ln90_6_fu_4903_p1 - zext_ln90_3_fu_4878_p1);

assign sub_ln90_20_fu_5346_p2 = (zext_ln90_44_fu_5326_p1 - zext_ln90_46_fu_5342_p1);

assign sub_ln90_21_fu_5356_p2 = (zext_ln90_27_fu_5113_p1 - zext_ln90_45_fu_5338_p1);

assign sub_ln90_22_fu_5366_p2 = (zext_ln90_42_fu_5286_p1 - zext_ln90_41_fu_5274_p1);

assign sub_ln90_23_fu_5388_p2 = (12'd0 - zext_ln90_49_fu_5385_p1);

assign sub_ln90_24_fu_5398_p2 = ($signed(sext_ln90_25_fu_5394_p1) - $signed(zext_ln90_47_fu_5382_p1));

assign sub_ln90_25_fu_4646_p2 = (add_ln90_2_fu_4602_p2 - zext_ln90_48_fu_4642_p1);

assign sub_ln90_26_fu_5419_p2 = ($signed(sext_ln90_17_fu_5223_p1) - $signed(zext_ln90_50_fu_5415_p1));

assign sub_ln90_27_fu_5472_p2 = (add_ln90_6_fu_5246_p2 - zext_ln90_54_fu_5468_p1);

assign sub_ln90_28_fu_6093_p2 = (add_ln90_8_fu_6081_p2 - zext_ln90_58_fu_6090_p1);

assign sub_ln90_29_fu_5565_p2 = (zext_ln90_62_fu_5561_p1 - zext_ln90_57_fu_5503_p1);

assign sub_ln90_2_fu_4917_p2 = (zext_ln90_4_fu_4882_p1 - zext_ln90_2_fu_4867_p1);

assign sub_ln90_30_fu_6122_p2 = ($signed(sext_ln90_24_fu_6087_p1) - $signed(zext_ln90_63_fu_6118_p1));

assign sub_ln90_31_fu_5589_p2 = (12'd0 - zext_ln90_66_fu_5585_p1);

assign sub_ln90_32_fu_5599_p2 = ($signed(sext_ln90_32_fu_5595_p1) - $signed(zext_ln90_64_fu_5575_p1));

assign sub_ln90_33_fu_4679_p2 = (zext_ln90_68_fu_4675_p1 - zext_ln90_65_fu_4663_p1);

assign sub_ln90_34_fu_6152_p2 = (zext_ln90_74_fu_6149_p1 - zext_ln90_72_fu_6145_p1);

assign sub_ln90_35_fu_5650_p2 = (zext_ln90_75_fu_5646_p1 - zext_ln90_73_fu_5634_p1);

assign sub_ln90_36_fu_6177_p2 = (add_ln90_13_fu_6105_p2 - zext_ln90_77_fu_6174_p1);

assign sub_ln90_37_fu_4730_p2 = (zext_ln90_79_fu_4726_p1 - zext_ln90_78_fu_4714_p1);

assign sub_ln90_38_fu_5697_p2 = (zext_ln90_83_fu_5693_p1 - zext_ln90_81_fu_5678_p1);

assign sub_ln90_39_fu_5722_p2 = ($signed(sext_ln90_35_fu_5612_p1) - $signed(zext_ln90_85_fu_5718_p1));

assign sub_ln90_3_fu_4927_p2 = (zext_ln90_2_fu_4867_p1 - zext_ln90_1_fu_4857_p1);

assign sub_ln90_40_fu_5739_p2 = (zext_ln90_82_fu_5689_p1 - zext_ln90_86_fu_5735_p1);

assign sub_ln90_41_fu_5745_p2 = (zext_ln90_86_fu_5735_p1 - zext_ln90_84_fu_5714_p1);

assign sub_ln90_42_fu_6237_p2 = (zext_ln90_88_fu_6193_p1 - zext_ln90_91_fu_6233_p1);

assign sub_ln90_43_fu_6273_p2 = (zext_ln90_96_fu_6269_p1 - zext_ln90_95_reg_15162);

assign sub_ln90_44_fu_6293_p2 = (11'd0 - zext_ln90_97_fu_6289_p1);

assign sub_ln90_45_fu_6303_p2 = ($signed(sext_ln90_49_fu_6299_p1) - $signed(zext_ln90_94_fu_6259_p1));

assign sub_ln90_46_fu_5836_p2 = (12'd0 - zext_ln90_95_fu_5817_p1);

assign sub_ln90_47_fu_5846_p2 = ($signed(sext_ln90_54_fu_5842_p1) - $signed(zext_ln90_93_reg_15031));

assign sub_ln90_48_fu_5878_p2 = (12'd0 - zext_ln90_101_fu_5874_p1);

assign sub_ln90_49_fu_5888_p2 = ($signed(sext_ln90_57_fu_5884_p1) - $signed(zext_ln90_99_fu_5860_p1));

assign sub_ln90_4_fu_6054_p2 = (zext_ln90_10_fu_6050_p1 - zext_ln90_8_fu_6039_p1);

assign sub_ln90_50_fu_6372_p2 = (add_ln90_18_fu_6220_p2 - zext_ln90_105_fu_6368_p1);

assign sub_ln90_51_fu_6390_p2 = (12'd0 - zext_ln90_106_fu_6386_p1);

assign sub_ln90_52_fu_6400_p2 = ($signed(sext_ln90_62_fu_6396_p1) - $signed(zext_ln90_104_fu_6356_p1));

assign sub_ln90_53_fu_6473_p2 = ($signed(sext_ln90_53_fu_6313_p1) - $signed(zext_ln90_110_fu_6447_p1));

assign sub_ln90_54_fu_6491_p2 = ($signed(sext_ln90_56_fu_6325_p1) - $signed(zext_ln90_112_fu_6487_p1));

assign sub_ln90_55_fu_6511_p2 = ($signed(sext_ln90_61_fu_6341_p1) - $signed(zext_ln90_114_fu_6507_p1));

assign sub_ln90_56_fu_5939_p2 = (add_ln90_33_fu_5922_p2 - zext_ln90_115_fu_5935_p1);

assign sub_ln90_57_fu_6553_p2 = (zext_ln90_119_fu_6534_p1 - zext_ln90_121_fu_6549_p1);

assign sub_ln90_58_fu_6594_p2 = (add_ln90_22_fu_6253_p2 - zext_ln90_120_fu_6545_p1);

assign sub_ln90_59_fu_6626_p2 = (zext_ln90_124_fu_6607_p1 - zext_ln90_126_fu_6622_p1);

assign sub_ln90_5_fu_4976_p2 = (zext_ln90_12_fu_4972_p1 - zext_ln90_7_fu_4948_p1);

assign sub_ln90_60_fu_6656_p2 = (zext_ln90_128_fu_6652_p1 - zext_ln90_127_fu_6642_p1);

assign sub_ln90_61_fu_6677_p2 = (sub_ln90_56_reg_15192 - zext_ln90_129_fu_6673_p1);

assign sub_ln90_62_fu_4823_p2 = (12'd0 - zext_ln90_130_fu_4819_p1);

assign sub_ln90_63_fu_6682_p2 = ($signed(sext_ln90_76_reg_15062) - $signed(zext_ln90_127_fu_6642_p1));

assign sub_ln90_64_fu_4845_p2 = ($signed(sext_ln90_76_fu_4829_p1) - $signed(zext_ln90_131_fu_4841_p1));

assign sub_ln90_65_fu_6728_p2 = (zext_ln90_136_fu_6724_p1 - zext_ln90_133_fu_6690_p1);

assign sub_ln90_66_fu_7053_p2 = (add_ln90_41_fu_7041_p2 - zext_ln90_28_fu_7050_p1);

assign sub_ln90_67_fu_6790_p2 = (zext_ln90_140_fu_6786_p1 - zext_ln90_139_fu_6774_p1);

assign sub_ln90_68_fu_6812_p2 = (add_ln90_42_fu_6636_p2 - zext_ln90_138_fu_6770_p1);

assign sub_ln90_69_fu_6853_p2 = (zext_ln90_145_fu_6849_p1 - zext_ln90_143_fu_6833_p1);

assign sub_ln90_6_fu_5008_p2 = (zext_ln90_15_fu_4993_p1 - zext_ln90_17_fu_5004_p1);

assign sub_ln90_70_fu_6897_p2 = (zext_ln90_146_fu_6871_p1 - zext_ln90_147_fu_6893_p1);

assign sub_ln90_71_fu_6903_p2 = (add_ln90_47_reg_15216 - zext_ln90_144_fu_6845_p1);

assign sub_ln90_72_fu_4532_p2 = (zext_ln90_13_fu_4529_p1 - zext_ln90_16_reg_14800);

assign sub_ln90_73_fu_4592_p2 = (zext_ln90_33_fu_4578_p1 - zext_ln90_36_fu_4588_p1);

assign sub_ln90_74_fu_5482_p2 = (zext_ln90_52_fu_5444_p1 - zext_ln90_55_fu_5478_p1);

assign sub_ln90_75_fu_6162_p2 = (zext_ln90_69_fu_6128_p1 - zext_ln90_75_reg_15131);

assign sub_ln90_76_fu_5788_p2 = (zext_ln90_87_fu_5766_p1 - zext_ln90_92_fu_5784_p1);

assign sub_ln90_77_fu_6418_p2 = (zext_ln90_104_fu_6356_p1 - zext_ln90_107_fu_6414_p1);

assign sub_ln90_78_fu_6463_p2 = (zext_ln90_109_fu_6443_p1 - zext_ln90_111_fu_6459_p1);

assign sub_ln90_80_fu_6707_p2 = (zext_ln90_132_fu_6687_p1 - zext_ln90_135_fu_6703_p1);

assign sub_ln90_81_fu_6749_p2 = (zext_ln90_134_fu_6693_p1 - zext_ln90_137_fu_6745_p1);

assign sub_ln90_82_fu_6875_p2 = (zext_ln90_142_fu_6829_p1 - zext_ln90_146_fu_6871_p1);

assign sub_ln90_8_fu_5040_p2 = (zext_ln90_20_fu_5021_p1 - zext_ln90_22_fu_5036_p1);

assign sub_ln90_9_fu_4568_p2 = (zext_ln90_24_fu_4564_p1 - zext_ln90_19_fu_4552_p1);

assign sub_ln90_fu_4886_p2 = (zext_ln90_2_fu_4867_p1 - zext_ln90_4_fu_4882_p1);

assign tmp_27_fu_4473_p3 = {{tmp_3_fu_4462_p8}, {4'd0}};

assign tmp_65_fu_4581_p3 = {{tmp_6_reg_14805}, {3'd0}};

assign tmp_66_fu_4122_p4 = {{l1_iteration_load_reg_13866[31:11]}};

assign tmp_67_fu_5638_p3 = {{tmp_13_fu_5615_p8}, {4'd0}};

assign tmp_68_fu_5776_p3 = {{tmp_16_fu_5755_p8}, {4'd0}};

assign tmp_69_fu_6406_p3 = {{tmp_19_fu_6345_p8}, {4'd0}};

assign tmp_70_fu_6451_p3 = {{tmp_20_fu_6428_p8}, {2'd0}};

assign tmp_72_fu_6696_p3 = {{tmp_25_reg_15221}, {2'd0}};

assign tmp_73_fu_6738_p3 = {{tmp_25_reg_15221}, {3'd0}};

assign tmp_74_fu_6863_p3 = {{tmp_28_fu_6818_p8}, {4'd0}};

assign tmp_75_fu_7353_p3 = l2_iteration[32'd10];

assign tmp_76_fu_7377_p3 = l2_iteration[32'd1];

assign tmp_77_fu_10130_p3 = {{select_ln149_2_reg_16555}, {2'd0}};

assign tmp_79_fu_9768_p3 = {{select_ln149_4_reg_16742}, {2'd0}};

assign tmp_80_fu_9779_p3 = {{select_ln149_4_reg_16742}, {4'd0}};

assign tmp_81_fu_8618_p3 = {{select_ln149_5_reg_16801}, {3'd0}};

assign tmp_82_fu_10557_p3 = {{select_ln149_6_reg_17067}, {3'd0}};

assign tmp_83_fu_8721_p3 = {{select_ln149_7_reg_16465}, {4'd0}};

assign tmp_84_fu_9105_p3 = {{select_ln149_11_reg_16785}, {3'd0}};

assign tmp_85_fu_11773_p3 = {{select_ln149_14_reg_16988}, {4'd0}};

assign tmp_86_fu_12125_p3 = {{select_ln149_16_reg_17257}, {2'd0}};

assign tmp_last_V_fu_7451_p2 = ((l2_iteration > 32'd263160) ? 1'b1 : 1'b0);

assign trunc_ln118_fu_7228_p1 = l2_write_row_offset[2:0];

assign trunc_ln147_1_fu_7343_p1 = l2_iteration[0:0];

assign trunc_ln147_fu_7339_p1 = l2_iteration[2:0];

assign trunc_ln157_fu_7595_p1 = l2_read_row_offset[2:0];

assign trunc_ln30_1_fu_3475_p1 = l1_iteration[9:0];

assign trunc_ln30_fu_3471_p1 = l1_iteration[1:0];

assign trunc_ln37_1_fu_3582_p1 = l1_write_row_offset[2:0];

assign trunc_ln37_2_fu_3672_p1 = select_ln39_1_fu_3615_p3[1:0];

assign trunc_ln37_3_fu_3782_p1 = select_ln39_3_fu_3753_p3[1:0];

assign trunc_ln37_4_fu_3820_p1 = select_ln39_5_fu_3812_p3[1:0];

assign trunc_ln37_5_fu_3876_p1 = select_ln39_7_fu_3868_p3[1:0];

assign trunc_ln37_6_fu_3934_p1 = select_ln39_9_fu_3928_p3[1:0];

assign trunc_ln37_7_fu_3958_p1 = select_ln39_11_fu_3950_p3[1:0];

assign trunc_ln37_8_fu_4026_p1 = select_ln39_13_fu_4019_p3[1:0];

assign trunc_ln37_fu_3578_p1 = l1_channel_idx[1:0];

assign trunc_ln681_fu_3530_p1 = in_r_TDATA[7:0];

assign trunc_ln68_fu_4137_p1 = l1_iteration_load_reg_13866[0:0];

assign trunc_ln77_fu_4304_p1 = l1_read_row_offset[2:0];

assign xor_ln147_fu_7361_p2 = (tmp_75_fu_7353_p3 ^ 1'd1);

assign zext_ln118_fu_7212_p1 = l2_write_col_offset;

assign zext_ln152_fu_7385_p1 = tmp_76_fu_7377_p3;

assign zext_ln157_1_fu_7589_p1 = tmp_78_reg_15623;

assign zext_ln157_2_fu_7592_p1 = tmp_78_reg_15623;

assign zext_ln157_3_fu_7790_p1 = or_ln1_fu_7783_p3;

assign zext_ln157_4_fu_7794_p1 = or_ln1_fu_7783_p3;

assign zext_ln157_fu_7403_p1 = local_col_index_1_fu_7389_p2;

assign zext_ln168_100_fu_11228_p1 = select_ln168_66_fu_11223_p3;

assign zext_ln168_101_fu_10745_p1 = shl_ln168_27_fu_10738_p3;

assign zext_ln168_102_fu_8128_p1 = select_ln149_9_reg_16659;

assign zext_ln168_103_fu_8839_p1 = select_ln149_9_reg_16659;

assign zext_ln168_104_fu_8849_p1 = shl_ln168_28_fu_8842_p3;

assign zext_ln168_105_fu_8860_p1 = shl_ln168_29_fu_8853_p3;

assign zext_ln168_106_fu_8877_p1 = shl_ln168_30_fu_8870_p3;

assign zext_ln168_107_fu_8881_p1 = shl_ln168_30_fu_8870_p3;

assign zext_ln168_108_fu_8913_p1 = shl_ln168_31_fu_8906_p3;

assign zext_ln168_109_fu_8917_p1 = shl_ln168_31_fu_8906_p3;

assign zext_ln168_10_fu_7854_p1 = select_ln149_1_reg_15942;

assign zext_ln168_111_fu_10805_p1 = select_ln149_10_fu_10798_p3;

assign zext_ln168_112_fu_11249_p1 = select_ln149_10_reg_17209;

assign zext_ln168_113_fu_11259_p1 = shl_ln168_32_fu_11252_p3;

assign zext_ln168_114_fu_11268_p1 = add_ln168_9_fu_11263_p2;

assign zext_ln168_115_fu_11279_p1 = shl_ln168_33_fu_11272_p3;

assign zext_ln168_116_fu_11290_p1 = shl_ln168_34_fu_11283_p3;

assign zext_ln168_117_fu_11294_p1 = shl_ln168_34_fu_11283_p3;

assign zext_ln168_118_fu_11378_p1 = select_ln168_82_fu_11373_p3;

assign zext_ln168_119_fu_11401_p1 = shl_ln168_35_fu_11394_p3;

assign zext_ln168_11_fu_7857_p1 = select_ln149_1_reg_15942;

assign zext_ln168_120_fu_11412_p1 = select_ln168_84_fu_11405_p3;

assign zext_ln168_121_fu_12749_p1 = $unsigned(mul_ln168_26_reg_17328);

assign zext_ln168_122_fu_9005_p1 = select_ln149_11_reg_16785;

assign zext_ln168_123_fu_8230_p1 = select_ln149_11_reg_16785;

assign zext_ln168_124_fu_9008_p1 = select_ln149_11_reg_16785;

assign zext_ln168_125_fu_9021_p1 = shl_ln168_36_fu_9014_p3;

assign zext_ln168_126_fu_9066_p1 = shl_ln168_37_fu_9059_p3;

assign zext_ln168_127_fu_9070_p1 = shl_ln168_37_fu_9059_p3;

assign zext_ln168_128_fu_9112_p1 = tmp_84_fu_9105_p3;

assign zext_ln168_129_fu_9135_p1 = add_ln168_15_fu_9129_p2;

assign zext_ln168_12_fu_8240_p1 = select_ln149_1_reg_15942;

assign zext_ln168_130_fu_9454_p1 = $unsigned(mul_ln168_28_reg_16885);

assign zext_ln168_131_fu_9170_p1 = shl_ln168_38_fu_9163_p3;

assign zext_ln168_132_fu_11423_p1 = select_ln149_12_reg_16895;

assign zext_ln168_133_fu_11426_p1 = select_ln149_12_reg_16895;

assign zext_ln168_134_fu_11429_p1 = select_ln149_12_reg_16895;

assign zext_ln168_135_fu_9460_p1 = select_ln149_12_reg_16895;

assign zext_ln168_136_fu_11439_p1 = shl_ln168_39_fu_11432_p3;

assign zext_ln168_137_fu_11460_p1 = shl_ln168_40_fu_11453_p3;

assign zext_ln168_138_fu_11464_p1 = shl_ln168_40_fu_11453_p3;

assign zext_ln168_139_fu_11468_p1 = shl_ln168_40_fu_11453_p3;

assign zext_ln168_13_fu_8243_p1 = $unsigned(mul_ln168_3_reg_16257);

assign zext_ln168_140_fu_11506_p1 = shl_ln168_41_fu_11499_p3;

assign zext_ln168_141_fu_11527_p1 = shl_ln168_42_fu_11520_p3;

assign zext_ln168_142_fu_11549_p1 = add_ln168_16_fu_11543_p2;

assign zext_ln168_143_fu_9470_p1 = select_ln149_13_reg_16907;

assign zext_ln168_144_fu_11629_p1 = select_ln149_13_reg_16907;

assign zext_ln168_145_fu_9838_p1 = select_ln149_13_reg_16907;

assign zext_ln168_146_fu_11632_p1 = shl_ln168_43_reg_17136;

assign zext_ln168_147_fu_9855_p1 = select_ln168_103_fu_9848_p3;

assign zext_ln168_148_fu_11642_p1 = shl_ln168_44_fu_11635_p3;

assign zext_ln168_149_fu_11664_p1 = shl_ln168_45_fu_11657_p3;

assign zext_ln168_14_fu_8253_p1 = shl_ln168_4_fu_8246_p3;

assign zext_ln168_150_fu_11668_p1 = shl_ln168_45_fu_11657_p3;

assign zext_ln168_151_fu_9871_p1 = shl_ln168_46_fu_9864_p3;

assign zext_ln168_152_fu_10815_p1 = shl_ln168_46_reg_17141;

assign zext_ln168_153_fu_9882_p1 = select_ln168_109_fu_9875_p3;

assign zext_ln168_154_fu_11735_p1 = select_ln149_14_reg_16988;

assign zext_ln168_155_fu_9627_p1 = select_ln149_14_reg_16988;

assign zext_ln168_156_fu_11738_p1 = select_ln149_14_reg_16988;

assign zext_ln168_157_fu_11748_p1 = shl_ln168_47_fu_11741_p3;

assign zext_ln168_158_fu_11752_p1 = shl_ln168_47_fu_11741_p3;

assign zext_ln168_159_fu_12769_p1 = shl_ln168_47_reg_17353;

assign zext_ln168_15_fu_8274_p1 = shl_ln168_5_fu_8267_p3;

assign zext_ln168_160_fu_11763_p1 = shl_ln168_48_fu_11756_p3;

assign zext_ln168_161_fu_12986_p1 = add_ln168_17_reg_17358;

assign zext_ln168_162_fu_11780_p1 = tmp_85_fu_11773_p3;

assign zext_ln168_163_fu_11900_p1 = select_ln149_15_reg_17240;

assign zext_ln168_164_fu_11903_p1 = select_ln149_15_reg_17240;

assign zext_ln168_165_fu_11906_p1 = select_ln149_15_reg_17240;

assign zext_ln168_166_fu_11909_p1 = select_ln149_15_reg_17240;

assign zext_ln168_167_fu_11919_p1 = shl_ln168_49_fu_11912_p3;

assign zext_ln168_168_fu_11940_p1 = shl_ln168_50_fu_11933_p3;

assign zext_ln168_169_fu_11951_p1 = shl_ln168_51_fu_11944_p3;

assign zext_ln168_16_fu_8311_p1 = shl_ln168_6_fu_8304_p3;

assign zext_ln168_170_fu_11955_p1 = shl_ln168_51_fu_11944_p3;

assign zext_ln168_171_fu_11976_p1 = shl_ln168_52_reg_17251;

assign zext_ln168_172_fu_11979_p1 = shl_ln168_52_reg_17251;

assign zext_ln168_173_fu_10884_p1 = select_ln168_119_fu_10877_p3;

assign zext_ln168_174_fu_11998_p1 = add_ln168_18_fu_11992_p2;

assign zext_ln168_175_fu_12109_p1 = select_ln149_16_reg_17257;

assign zext_ln168_176_fu_12112_p1 = select_ln149_16_reg_17257;

assign zext_ln168_177_fu_12115_p1 = select_ln149_16_reg_17257;

assign zext_ln168_178_fu_12132_p1 = tmp_86_fu_12125_p3;

assign zext_ln168_179_fu_12143_p1 = select_ln168_125_fu_12136_p3;

assign zext_ln168_17_fu_8322_p1 = select_ln168_9_fu_8315_p3;

assign zext_ln168_180_fu_12153_p1 = st_fu_12118_p3;

assign zext_ln168_181_fu_12170_p1 = shl_ln168_53_fu_12163_p3;

assign zext_ln168_182_fu_12174_p1 = tmp_86_fu_12125_p3;

assign zext_ln168_183_fu_12218_p1 = shl_ln168_54_fu_12211_p3;

assign zext_ln168_184_fu_12222_p1 = shl_ln168_54_fu_12211_p3;

assign zext_ln168_185_fu_12226_p1 = shl_ln168_54_fu_12211_p3;

assign zext_ln168_186_fu_12281_p1 = add_ln168_19_fu_12275_p2;

assign zext_ln168_187_fu_12302_p1 = add_ln168_20_fu_12296_p2;

assign zext_ln168_188_fu_9637_p1 = select_ln149_17_reg_16998;

assign zext_ln168_189_fu_12324_p1 = shl_ln168_55_fu_12317_p3;

assign zext_ln168_18_fu_8364_p1 = shl_ln168_7_fu_8357_p3;

assign zext_ln168_190_fu_13147_p1 = shl_ln168_55_reg_17388;

assign zext_ln168_191_fu_12338_p1 = shl_ln168_56_fu_12331_p3;

assign zext_ln168_192_fu_12382_p1 = shl_ln168_57_fu_12375_p3;

assign zext_ln168_193_fu_13219_p1 = shl_ln168_58_fu_13212_p3;

assign zext_ln168_19_fu_8401_p1 = select_ln168_14_fu_8394_p3;

assign zext_ln168_1_fu_8073_p1 = select_ln149_fu_8066_p3;

assign zext_ln168_20_fu_8083_p1 = select_ln149_2_reg_16555;

assign zext_ln168_21_fu_10061_p1 = select_ln149_2_reg_16555;

assign zext_ln168_22_fu_10064_p1 = select_ln149_2_reg_16555;

assign zext_ln168_23_fu_10067_p1 = select_ln149_2_reg_16555;

assign zext_ln168_24_fu_10077_p1 = shl_ln168_8_fu_10070_p3;

assign zext_ln168_25_fu_10088_p1 = shl_ln168_9_fu_10081_p3;

assign zext_ln168_26_fu_10092_p1 = shl_ln168_9_fu_10081_p3;

assign zext_ln168_27_fu_10109_p1 = shl_ln168_s_fu_10102_p3;

assign zext_ln168_28_fu_10137_p1 = tmp_77_fu_10130_p3;

assign zext_ln168_29_fu_10164_p1 = add_ln168_1_fu_10158_p2;

assign zext_ln168_2_fu_9922_p1 = select_ln149_reg_16676;

assign zext_ln168_30_fu_10195_p1 = tmp_77_fu_10130_p3;

assign zext_ln168_31_fu_8416_p1 = select_ln149_3_reg_16055;

assign zext_ln168_32_fu_7873_p1 = select_ln149_3_reg_16055;

assign zext_ln168_33_fu_8419_p1 = select_ln149_3_reg_16055;

assign zext_ln168_34_fu_8422_p1 = select_ln149_3_reg_16055;

assign zext_ln168_35_fu_8425_p1 = $unsigned(mul_ln168_8_reg_16346);

assign zext_ln168_36_fu_8435_p1 = shl_ln168_3_fu_8428_p3;

assign zext_ln168_37_fu_8439_p1 = shl_ln168_3_fu_8428_p3;

assign zext_ln168_38_fu_8465_p1 = shl_ln168_10_fu_8458_p3;

assign zext_ln168_39_fu_8476_p1 = shl_ln168_11_fu_8469_p3;

assign zext_ln168_3_fu_9942_p1 = shl_ln1_fu_9935_p3;

assign zext_ln168_40_fu_8480_p1 = shl_ln168_11_fu_8469_p3;

assign zext_ln168_41_fu_8484_p1 = shl_ln168_11_fu_8469_p3;

assign zext_ln168_42_fu_8516_p1 = shl_ln168_12_fu_8509_p3;

assign zext_ln168_43_fu_8583_p1 = add_ln168_2_fu_8577_p2;

assign zext_ln168_44_fu_9764_p1 = select_ln168_30_fu_9758_p3;

assign zext_ln168_45_fu_10257_p1 = select_ln149_4_reg_16742;

assign zext_ln168_46_fu_8143_p1 = select_ln149_4_reg_16742;

assign zext_ln168_47_fu_10267_p1 = shl_ln168_13_fu_10260_p3;

assign zext_ln168_48_fu_10271_p1 = shl_ln168_13_fu_10260_p3;

assign zext_ln168_49_fu_10292_p1 = shl_ln168_14_fu_10285_p3;

assign zext_ln168_4_fu_7429_p1 = add_ln168_fu_7423_p2;

assign zext_ln168_50_fu_10296_p1 = shl_ln168_14_fu_10285_p3;

assign zext_ln168_51_fu_10316_p1 = add_ln168_5_fu_10310_p2;

assign zext_ln168_52_fu_9775_p1 = tmp_79_fu_9768_p3;

assign zext_ln168_53_fu_9793_p1 = select_ln168_34_fu_9786_p3;

assign zext_ln168_54_fu_10371_p1 = select_ln168_38_fu_10364_p3;

assign zext_ln168_55_fu_9586_p1 = select_ln149_5_reg_16801;

assign zext_ln168_56_fu_8615_p1 = select_ln149_5_reg_16801;

assign zext_ln168_57_fu_10375_p1 = select_ln149_5_reg_16801;

assign zext_ln168_58_fu_10378_p1 = shl_ln168_15_reg_17030;

assign zext_ln168_59_fu_9596_p1 = shl_ln168_15_fu_9589_p3;

assign zext_ln168_5_fu_9946_p1 = shl_ln1_fu_9935_p3;

assign zext_ln168_60_fu_10381_p1 = shl_ln168_15_reg_17030;

assign zext_ln168_61_fu_10390_p1 = select_ln168_39_fu_10384_p3;

assign zext_ln168_62_fu_8625_p1 = tmp_81_fu_8618_p3;

assign zext_ln168_63_fu_10394_p1 = shl_ln168_16_reg_16855;

assign zext_ln168_64_fu_8642_p1 = shl_ln168_16_fu_8635_p3;

assign zext_ln168_65_fu_10404_p1 = shl_ln168_17_fu_10397_p3;

assign zext_ln168_66_fu_10516_p1 = select_ln149_6_reg_17067;

assign zext_ln168_67_fu_10519_p1 = select_ln149_6_reg_17067;

assign zext_ln168_68_fu_9809_p1 = select_ln149_6_reg_17067;

assign zext_ln168_69_fu_10522_p1 = select_ln149_6_reg_17067;

assign zext_ln168_6_fu_9973_p1 = shl_ln168_1_fu_9966_p3;

assign zext_ln168_70_fu_10532_p1 = shl_ln168_18_fu_10525_p3;

assign zext_ln168_71_fu_10543_p1 = shl_ln168_19_fu_10536_p3;

assign zext_ln168_72_fu_10547_p1 = shl_ln168_19_fu_10536_p3;

assign zext_ln168_73_fu_10564_p1 = tmp_82_fu_10557_p3;

assign zext_ln168_74_fu_10647_p1 = shl_ln168_20_fu_10640_p3;

assign zext_ln168_75_fu_10657_p1 = add_ln168_6_fu_10651_p2;

assign zext_ln168_76_fu_10689_p1 = shl_ln168_20_fu_10640_p3;

assign zext_ln168_77_fu_10700_p1 = select_ln168_54_fu_10693_p3;

assign zext_ln168_78_fu_7947_p1 = select_ln149_7_reg_16465;

assign zext_ln168_7_fu_7722_p1 = add_ln168_4_fu_7717_p2;

assign zext_ln168_80_fu_8667_p1 = select_ln149_7_reg_16465;

assign zext_ln168_81_fu_8670_p1 = select_ln149_7_reg_16465;

assign zext_ln168_82_fu_8680_p1 = shl_ln168_21_fu_8673_p3;

assign zext_ln168_83_fu_8684_p1 = shl_ln168_21_fu_8673_p3;

assign zext_ln168_84_fu_8695_p1 = shl_ln168_22_fu_8688_p3;

assign zext_ln168_85_fu_8699_p1 = shl_ln168_22_fu_8688_p3;

assign zext_ln168_86_fu_8703_p1 = shl_ln168_22_fu_8688_p3;

assign zext_ln168_87_fu_8707_p1 = shl_ln168_22_fu_8688_p3;

assign zext_ln168_88_fu_8728_p1 = tmp_83_fu_8721_p3;

assign zext_ln168_89_fu_8767_p1 = shl_ln168_23_fu_8760_p3;

assign zext_ln168_8_fu_10026_p1 = shl_ln168_2_fu_10019_p3;

assign zext_ln168_90_fu_8784_p1 = select_ln168_58_fu_8777_p3;

assign zext_ln168_91_fu_8798_p1 = $unsigned(mul_ln168_17_reg_16654);

assign zext_ln168_92_fu_9711_p1 = select_ln149_8_fu_9704_p3;

assign zext_ln168_93_fu_9829_p1 = select_ln149_8_reg_17079;

assign zext_ln168_94_fu_11132_p1 = select_ln149_8_reg_17079;

assign zext_ln168_95_fu_10717_p1 = shl_ln168_24_fu_10710_p3;

assign zext_ln168_96_fu_11139_p1 = add_ln168_8_fu_11135_p2;

assign zext_ln168_97_fu_11196_p1 = shl_ln168_25_fu_11189_p3;

assign zext_ln168_98_fu_10728_p1 = shl_ln168_26_fu_10721_p3;

assign zext_ln168_99_fu_11200_p1 = shl_ln168_26_reg_17198;

assign zext_ln168_9_fu_10054_p1 = select_ln168_5_fu_10047_p3;

assign zext_ln168_fu_7407_p1 = local_col_index_1_fu_7389_p2;

assign zext_ln178_fu_9907_p1 = add_ln178_124_fu_9901_p2;

assign zext_ln37_1_fu_3650_p1 = select_ln39_fu_3608_p3;

assign zext_ln37_2_fu_3760_p1 = select_ln39_2_fu_3746_p3;

assign zext_ln37_3_fu_3824_p1 = select_ln39_4_reg_14088;

assign zext_ln37_4_fu_3907_p1 = select_ln39_6_reg_14104;

assign zext_ln37_5_fu_3979_p1 = select_ln39_8_fu_3973_p3;

assign zext_ln37_6_fu_4077_p1 = select_ln39_10_reg_14152;

assign zext_ln37_7_fu_4177_p1 = select_ln39_12_reg_14178;

assign zext_ln37_fu_3552_p1 = l1_write_col_offset;

assign zext_ln68_fu_4208_p1 = trunc_ln68_reg_14192;

assign zext_ln77_1_fu_4301_p1 = tmp_71_reg_14197;

assign zext_ln77_2_fu_4308_p1 = tmp_71_reg_14197;

assign zext_ln77_3_fu_4422_p1 = or_ln_fu_4415_p3;

assign zext_ln77_4_fu_4426_p1 = or_ln_fu_4415_p3;

assign zext_ln77_fu_4217_p1 = local_col_index_fu_4211_p2;

assign zext_ln90_100_fu_5870_p1 = shl_ln90_49_fu_5863_p3;

assign zext_ln90_101_fu_5874_p1 = shl_ln90_49_fu_5863_p3;

assign zext_ln90_104_fu_6356_p1 = tmp_19_fu_6345_p8;

assign zext_ln90_105_fu_6368_p1 = shl_ln90_50_fu_6360_p3;

assign zext_ln90_106_fu_6386_p1 = shl_ln90_51_fu_6378_p3;

assign zext_ln90_107_fu_6414_p1 = tmp_69_fu_6406_p3;

assign zext_ln90_108_fu_6439_p1 = tmp_20_fu_6428_p8;

assign zext_ln90_109_fu_6443_p1 = tmp_20_fu_6428_p8;

assign zext_ln90_10_fu_6050_p1 = shl_ln90_4_fu_6043_p3;

assign zext_ln90_110_fu_6447_p1 = tmp_20_fu_6428_p8;

assign zext_ln90_111_fu_6459_p1 = tmp_70_fu_6451_p3;

assign zext_ln90_112_fu_6487_p1 = shl_ln90_52_fu_6479_p3;

assign zext_ln90_113_fu_6497_p1 = tmp_21_reg_15048;

assign zext_ln90_114_fu_6507_p1 = shl_ln90_53_fu_6500_p3;

assign zext_ln90_115_fu_5935_p1 = shl_ln90_54_fu_5928_p3;

assign zext_ln90_116_fu_6517_p1 = shl_ln90_53_fu_6500_p3;

assign zext_ln90_117_fu_4796_p1 = shl_ln90_55_fu_4788_p3;

assign zext_ln90_119_fu_6534_p1 = shl_ln90_56_fu_6527_p3;

assign zext_ln90_11_fu_4960_p1 = shl_ln90_5_fu_4952_p3;

assign zext_ln90_120_fu_6545_p1 = shl_ln90_57_fu_6538_p3;

assign zext_ln90_121_fu_6549_p1 = shl_ln90_57_fu_6538_p3;

assign zext_ln90_124_fu_6607_p1 = shl_ln90_58_fu_6600_p3;

assign zext_ln90_125_fu_6618_p1 = shl_ln90_59_fu_6611_p3;

assign zext_ln90_126_fu_6622_p1 = shl_ln90_59_fu_6611_p3;

assign zext_ln90_127_fu_6642_p1 = tmp_24_reg_15055;

assign zext_ln90_128_fu_6652_p1 = shl_ln90_60_fu_6645_p3;

assign zext_ln90_129_fu_6673_p1 = shl_ln90_61_fu_6666_p3;

assign zext_ln90_12_fu_4972_p1 = shl_ln90_6_fu_4964_p3;

assign zext_ln90_130_fu_4819_p1 = shl_ln90_62_fu_4811_p3;

assign zext_ln90_131_fu_4841_p1 = shl_ln90_63_fu_4833_p3;

assign zext_ln90_132_fu_6687_p1 = tmp_25_reg_15221;

assign zext_ln90_133_fu_6690_p1 = tmp_25_reg_15221;

assign zext_ln90_134_fu_6693_p1 = tmp_25_reg_15221;

assign zext_ln90_135_fu_6703_p1 = tmp_72_fu_6696_p3;

assign zext_ln90_136_fu_6724_p1 = shl_ln90_64_fu_6717_p3;

assign zext_ln90_137_fu_6745_p1 = tmp_73_fu_6738_p3;

assign zext_ln90_138_fu_6770_p1 = tmp_26_fu_6759_p8;

assign zext_ln90_139_fu_6774_p1 = tmp_26_fu_6759_p8;

assign zext_ln90_13_fu_4529_p1 = tmp_3_reg_14793;

assign zext_ln90_140_fu_6786_p1 = shl_ln90_65_fu_6778_p3;

assign zext_ln90_141_fu_6808_p1 = shl_ln90_66_fu_6800_p3;

assign zext_ln90_142_fu_6829_p1 = tmp_28_fu_6818_p8;

assign zext_ln90_143_fu_6833_p1 = tmp_28_fu_6818_p8;

assign zext_ln90_144_fu_6845_p1 = shl_ln90_67_fu_6837_p3;

assign zext_ln90_145_fu_6849_p1 = shl_ln90_67_fu_6837_p3;

assign zext_ln90_146_fu_6871_p1 = tmp_74_fu_6863_p3;

assign zext_ln90_147_fu_6893_p1 = shl_ln90_68_fu_6885_p3;

assign zext_ln90_14_fu_4989_p1 = shl_ln90_7_fu_4982_p3;

assign zext_ln90_15_fu_4993_p1 = shl_ln90_7_fu_4982_p3;

assign zext_ln90_16_fu_4481_p1 = tmp_27_fu_4473_p3;

assign zext_ln90_17_fu_5004_p1 = shl_ln90_8_fu_4997_p3;

assign zext_ln90_18_fu_4493_p1 = shl_ln90_s_fu_4485_p3;

assign zext_ln90_19_fu_4552_p1 = tmp_4_fu_4541_p8;

assign zext_ln90_1_fu_4857_p1 = tmp_1_reg_14945;

assign zext_ln90_20_fu_5021_p1 = shl_ln90_9_fu_5014_p3;

assign zext_ln90_21_fu_5032_p1 = shl_ln90_10_fu_5025_p3;

assign zext_ln90_22_fu_5036_p1 = shl_ln90_10_fu_5025_p3;

assign zext_ln90_23_fu_5056_p1 = shl_ln90_11_reg_14960;

assign zext_ln90_24_fu_4564_p1 = shl_ln90_11_fu_4556_p3;

assign zext_ln90_25_fu_5066_p1 = shl_ln90_12_fu_5059_p3;

assign zext_ln90_26_fu_5101_p1 = tmp_5_fu_5090_p8;

assign zext_ln90_27_fu_5113_p1 = shl_ln90_13_fu_5105_p3;

assign zext_ln90_28_fu_7050_p1 = tmp_25_reg_15221;

assign zext_ln90_29_fu_5145_p1 = shl_ln90_14_fu_5137_p3;

assign zext_ln90_2_fu_4867_p1 = shl_ln_fu_4860_p3;

assign zext_ln90_30_fu_5157_p1 = shl_ln90_15_fu_5149_p3;

assign zext_ln90_31_fu_5161_p1 = shl_ln90_15_fu_5149_p3;

assign zext_ln90_33_fu_4578_p1 = tmp_6_reg_14805;

assign zext_ln90_34_fu_5192_p1 = shl_ln90_16_fu_5185_p3;

assign zext_ln90_35_fu_5203_p1 = shl_ln90_17_fu_5196_p3;

assign zext_ln90_36_fu_4588_p1 = tmp_65_fu_4581_p3;

assign zext_ln90_37_fu_6074_p1 = shl_ln90_18_fu_6067_p3;

assign zext_ln90_38_fu_4619_p1 = tmp_7_fu_4608_p8;

assign zext_ln90_39_fu_5233_p1 = shl_ln90_19_fu_5226_p3;

assign zext_ln90_3_fu_4878_p1 = shl_ln90_1_fu_4871_p3;

assign zext_ln90_40_fu_5259_p1 = shl_ln90_20_fu_5252_p3;

assign zext_ln90_41_fu_5274_p1 = tmp_8_fu_5263_p8;

assign zext_ln90_42_fu_5286_p1 = shl_ln90_21_fu_5278_p3;

assign zext_ln90_43_fu_5298_p1 = shl_ln90_22_fu_5290_p3;

assign zext_ln90_44_fu_5326_p1 = shl_ln90_23_fu_5318_p3;

assign zext_ln90_45_fu_5338_p1 = shl_ln90_24_fu_5330_p3;

assign zext_ln90_46_fu_5342_p1 = shl_ln90_24_fu_5330_p3;

assign zext_ln90_47_fu_5382_p1 = tmp_9_reg_14981;

assign zext_ln90_48_fu_4642_p1 = shl_ln90_25_fu_4634_p3;

assign zext_ln90_49_fu_5385_p1 = shl_ln90_25_reg_14987;

assign zext_ln90_4_fu_4882_p1 = shl_ln90_1_fu_4871_p3;

assign zext_ln90_50_fu_5415_p1 = shl_ln90_26_fu_5408_p3;

assign zext_ln90_52_fu_5444_p1 = tmp_10_fu_5429_p8;

assign zext_ln90_53_fu_5456_p1 = shl_ln90_27_fu_5448_p3;

assign zext_ln90_54_fu_5468_p1 = shl_ln90_28_fu_5460_p3;

assign zext_ln90_55_fu_5478_p1 = shl_ln90_28_fu_5460_p3;

assign zext_ln90_57_fu_5503_p1 = tmp_11_fu_5492_p8;

assign zext_ln90_58_fu_6090_p1 = tmp_11_reg_15103;

assign zext_ln90_59_fu_5515_p1 = shl_ln90_29_fu_5507_p3;

assign zext_ln90_5_fu_4249_p1 = add_ln90_fu_4243_p2;

assign zext_ln90_60_fu_5527_p1 = shl_ln90_30_fu_5519_p3;

assign zext_ln90_61_fu_5543_p1 = add_ln90_11_fu_5537_p2;

assign zext_ln90_62_fu_5561_p1 = shl_ln90_31_fu_5553_p3;

assign zext_ln90_63_fu_6118_p1 = shl_ln90_32_fu_6111_p3;

assign zext_ln90_64_fu_5575_p1 = tmp_12_reg_14992;

assign zext_ln90_65_fu_4663_p1 = tmp_12_fu_4652_p8;

assign zext_ln90_66_fu_5585_p1 = shl_ln90_33_fu_5578_p3;

assign zext_ln90_67_fu_5609_p1 = shl_ln90_34_reg_14998;

assign zext_ln90_68_fu_4675_p1 = shl_ln90_34_fu_4667_p3;

assign zext_ln90_69_fu_6128_p1 = tmp_13_reg_15119;

assign zext_ln90_6_fu_4903_p1 = shl_ln90_2_fu_4896_p3;

assign zext_ln90_70_fu_6131_p1 = tmp_13_reg_15119;

assign zext_ln90_71_fu_6141_p1 = shl_ln90_35_fu_6134_p3;

assign zext_ln90_72_fu_6145_p1 = shl_ln90_35_fu_6134_p3;

assign zext_ln90_73_fu_5634_p1 = shl_ln90_36_fu_5626_p3;

assign zext_ln90_74_fu_6149_p1 = shl_ln90_36_reg_15126;

assign zext_ln90_75_fu_5646_p1 = tmp_67_fu_5638_p3;

assign zext_ln90_77_fu_6174_p1 = tmp_14_reg_15008;

assign zext_ln90_78_fu_4714_p1 = shl_ln90_37_fu_4706_p3;

assign zext_ln90_79_fu_4726_p1 = shl_ln90_38_fu_4718_p3;

assign zext_ln90_7_fu_4948_p1 = tmp_2_fu_4937_p8;

assign zext_ln90_80_fu_5667_p1 = shl_ln90_39_fu_5660_p3;

assign zext_ln90_81_fu_5678_p1 = shl_ln90_40_fu_5671_p3;

assign zext_ln90_82_fu_5689_p1 = shl_ln90_41_fu_5682_p3;

assign zext_ln90_83_fu_5693_p1 = shl_ln90_41_fu_5682_p3;

assign zext_ln90_84_fu_5714_p1 = shl_ln90_42_fu_5707_p3;

assign zext_ln90_85_fu_5718_p1 = shl_ln90_42_fu_5707_p3;

assign zext_ln90_86_fu_5735_p1 = shl_ln90_43_fu_5728_p3;

assign zext_ln90_87_fu_5766_p1 = tmp_16_fu_5755_p8;

assign zext_ln90_88_fu_6193_p1 = shl_ln90_44_fu_6186_p3;

assign zext_ln90_89_fu_6206_p1 = add_ln90_16_fu_6200_p2;

assign zext_ln90_8_fu_6039_p1 = shl_ln90_3_fu_6032_p3;

assign zext_ln90_90_fu_6216_p1 = add_ln90_17_fu_6210_p2;

assign zext_ln90_91_fu_6233_p1 = shl_ln90_45_fu_6226_p3;

assign zext_ln90_92_fu_5784_p1 = tmp_68_fu_5776_p3;

assign zext_ln90_93_fu_4762_p1 = tmp_17_fu_4751_p8;

assign zext_ln90_94_fu_6259_p1 = tmp_17_reg_15023;

assign zext_ln90_95_fu_5817_p1 = shl_ln90_46_fu_5810_p3;

assign zext_ln90_96_fu_6269_p1 = shl_ln90_47_fu_6262_p3;

assign zext_ln90_97_fu_6289_p1 = shl_ln90_48_fu_6282_p3;

assign zext_ln90_98_fu_5857_p1 = tmp_18_reg_15041;

assign zext_ln90_99_fu_5860_p1 = tmp_18_reg_15041;

assign zext_ln90_9_fu_4348_p1 = add_ln90_4_fu_4343_p2;

assign zext_ln90_fu_4221_p1 = local_col_index_fu_4211_p2;

always @ (posedge ap_clk) begin
    zext_ln77_reg_14217[16] <= 1'b0;
    zext_ln90_16_reg_14800[3:0] <= 4'b0000;
    zext_ln90_16_reg_14800[12] <= 1'b0;
    shl_ln90_11_reg_14960[1:0] <= 2'b00;
    zext_ln90_38_reg_14971[12:8] <= 5'b00000;
    shl_ln90_25_reg_14987[2:0] <= 3'b000;
    shl_ln90_34_reg_14998[1:0] <= 2'b00;
    zext_ln90_93_reg_15031[12:8] <= 5'b00000;
    sext_ln90_76_reg_15062[2:0] <= 3'b000;
    add_ln90_45_reg_15067[0] <= 1'b0;
    sub_ln90_6_reg_15078[0] <= 1'b0;
    zext_ln90_47_reg_15093[12:8] <= 5'b00000;
    add_ln90_10_reg_15109[0] <= 1'b0;
    add_ln90_12_reg_15114[0] <= 1'b0;
    shl_ln90_36_reg_15126[0] <= 1'b0;
    zext_ln90_75_reg_15131[3:0] <= 4'b0000;
    zext_ln90_75_reg_15131[12] <= 1'b0;
    sub_ln90_40_reg_15136[0] <= 1'b0;
    add_ln90_15_reg_15147[0] <= 1'b0;
    zext_ln90_95_reg_15162[2:0] <= 3'b000;
    zext_ln90_95_reg_15162[11] <= 1'b0;
    zext_ln90_99_reg_15177[12:8] <= 5'b00000;
    add_ln104_27_reg_15292[0] <= 1'b0;
    zext_ln118_reg_15373[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln157_reg_15631[16] <= 1'b0;
    zext_ln168_reg_15636[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln168_4_reg_15712[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    zext_ln168_7_reg_16067[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    zext_ln168_10_reg_16247[12:8] <= 5'b00000;
    zext_ln168_11_reg_16252[11:8] <= 4'b0000;
    zext_ln168_32_reg_16340[11:8] <= 4'b0000;
    zext_ln168_78_reg_16639[12:8] <= 5'b00000;
    zext_ln168_1_reg_16684[12:8] <= 5'b00000;
    zext_ln168_20_reg_16695[12:8] <= 5'b00000;
    zext_ln168_102_reg_16752[12:8] <= 5'b00000;
    zext_ln168_46_reg_16768[12:8] <= 5'b00000;
    zext_ln168_123_reg_16817[12:8] <= 5'b00000;
    sub_ln168_8_reg_16833[0] <= 1'b0;
    zext_ln168_38_reg_16843[2:0] <= 3'b000;
    zext_ln168_38_reg_16843[11] <= 1'b0;
    zext_ln168_62_reg_16849[2:0] <= 3'b000;
    zext_ln168_62_reg_16849[11] <= 1'b0;
    shl_ln168_16_reg_16855[1:0] <= 2'b00;
    select_ln168_73_reg_16865[0] <= 1'b0;
    zext_ln168_135_reg_16963[12:8] <= 5'b00000;
    zext_ln168_143_reg_16976[12:8] <= 5'b00000;
    zext_ln168_55_reg_17022[12:8] <= 5'b00000;
    shl_ln168_15_reg_17030[0] <= 1'b0;
    zext_ln168_155_reg_17037[12:8] <= 5'b00000;
    zext_ln168_188_reg_17048[12:8] <= 5'b00000;
    zext_ln168_92_reg_17089[11:8] <= 4'b0000;
    zext_ln168_93_reg_17126[12:8] <= 5'b00000;
    shl_ln168_43_reg_17136[0] <= 1'b0;
    shl_ln168_46_reg_17141[2:0] <= 3'b000;
    zext_ln168_2_reg_17161[11:8] <= 4'b0000;
    zext_ln168_50_reg_17166[0] <= 1'b0;
    zext_ln168_50_reg_17166[11:9] <= 3'b000;
    sub_ln168_21_reg_17171[0] <= 1'b0;
    select_ln168_48_reg_17181[0] <= 1'b1;
    select_ln168_48_reg_17181[12:2] <= 11'b11111111100;
    zext_ln168_95_reg_17191[2:0] <= 3'b000;
    zext_ln168_95_reg_17191[11] <= 1'b0;
    shl_ln168_26_reg_17198[0] <= 1'b0;
    sub_ln168_48_reg_17203[0] <= 1'b0;
    zext_ln168_111_reg_17219[11:8] <= 4'b0000;
    shl_ln168_52_reg_17251[0] <= 1'b0;
    sub_ln168_47_reg_17318[0] <= 1'b0;
    sub_ln168_75_reg_17343[0] <= 1'b0;
    shl_ln168_47_reg_17353[0] <= 1'b0;
    zext_ln168_163_reg_17368[12:8] <= 5'b00000;
    zext_ln168_175_reg_17373[12:8] <= 5'b00000;
    sub_ln168_99_reg_17383[2:0] <= 3'b000;
    shl_ln168_55_reg_17388[0] <= 1'b0;
end

endmodule //kernel
