--- a/drivers/pci/msi/msi.c	2025-04-26 16:35:23.647821877 +0200
+++ b/drivers/pci/msi/msi.c	2025-10-11 16:48:01.839153108 +0200


--- a/kernel/irq/msi.c	2025-04-26 16:35:23.647821877 +0200
+++ b/kernel/irq/msi.c	2025-08-13 16:48:01.839153108 +0200


--- a/drivers/net/ethernet/intel/ixgbe/ixgbe_common.c	2025-05-29 11:14:09.000000000 +0200
+++ b/drivers/net/ethernet/intel/ixgbe/ixgbe_common.c	2025-06-04 12:11:46.225643872 +0200
@@ -2566,7 +2566,7 @@ gio_disable_fail:
 	 */
 	poll = ixgbe_pcie_timeout_poll(hw);
 	for (i = 0; i < poll; i++) {
-		udelay(100);
+		usleep_range(100, 150);       /* was: udelay(100) */
 		value = ixgbe_read_pci_cfg_word(hw, IXGBE_PCI_DEVICE_STATUS);
 		if (ixgbe_removed(hw->hw_addr))
 			return 0;
@@ -2694,9 +2694,7 @@ int ixgbe_disable_rx_buff_generic(struct
 		secrxreg = IXGBE_READ_REG(hw, IXGBE_SECRXSTAT);
 		if (secrxreg & IXGBE_SECRXSTAT_SECRX_RDY)
 			break;
-		else
-			/* Use interrupt-safe sleep just in case */
-			udelay(1000);
+		usleep_range(1000, 1500);
 	}
 
 	/* For informational purposes only */
@@ -3745,9 +3743,15 @@ int ixgbe_host_interface_command(struct
 	dword_len = (buf_len + 3) >> 2;
 
 	/* Pull in the rest of the buffer (bi is where we left off) */
-	for (; bi <= dword_len; bi++) {
-		u32arr[bi] = IXGBE_READ_REG_ARRAY(hw, IXGBE_FLEX_MNG, bi);
-		le32_to_cpus(&u32arr[bi]);
+	{
+		const u16 hdr_dwords   = hdr_size >> 2;
+		const u16 payl_dwords  = (buf_len + 3) >> 2;
+		const u16 total_dwords = hdr_dwords + payl_dwords;
+
+		for (; bi < total_dwords; bi++) {
+			u32arr[bi] = IXGBE_READ_REG_ARRAY(hw, IXGBE_FLEX_MNG, bi);
+			le32_to_cpus(&u32arr[bi]);
+		}
 	}
 
 rel_out:
@@ -3850,7 +3854,7 @@ void ixgbe_clear_tx_pending(struct ixgbe
 	 */
 	poll = ixgbe_pcie_timeout_poll(hw);
 	for (i = 0; i < poll; i++) {
-		usleep_range(100, 200);
+		usleep_range(100, 150);
 		value = ixgbe_read_pci_cfg_word(hw, IXGBE_PCI_DEVICE_STATUS);
 		if (ixgbe_removed(hw->hw_addr))
 			break;

--- a/drivers/net/ethernet/intel/ixgbe/ixgbe.h	2025-08-20 18:41:44.000000000 +0200
+++ b/drivers/net/ethernet/intel/ixgbe/ixgbe.h	2025-08-21 20:37:58.813013965 +0200


--- a/drivers/net/ethernet/intel/ixgbe/ixgbe_main.c	2025-08-21 10:51:21.000000000 +0200
+++ b/drivers/net/ethernet/intel/ixgbe/ixgbe_main.c	2025-10-03 20:30:53.257238265 +0200

--- a/kernel/smp.c	2025-09-11 17:23:23.000000000 +0200
+++ b/kernel/smp.c	2025-09-17 10:43:12.986643028 +0200


--- a/drivers/cpufreq/intel_pstate.c	2025-04-13 11:40:05.273247310 +0200
+++ b/drivers/cpufreq/intel_pstate.c	2025-09-16 15:51:11.133723810 +0200
@@ -9,6 +9,7 @@
 #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
 
 #include <linux/kernel.h>
+#include <linux/log2.h>
 #include <linux/kernel_stat.h>
 #include <linux/module.h>
 #include <linux/ktime.h>
@@ -20,6 +21,7 @@
 #include <linux/list.h>
 #include <linux/cpu.h>
 #include <linux/cpufreq.h>
+#include <linux/math64.h>
 #include <linux/sysfs.h>
 #include <linux/types.h>
 #include <linux/fs.h>
@@ -60,6 +62,137 @@
 #define fp_ext_toint(X) ((X) >> EXT_FRAC_BITS)
 #define int_ext_tofp(X) ((int64_t)(X) << EXT_FRAC_BITS)
 
+/* Unified remote MSR wrappers:
+ * - Same CPU: use local rdmsr/wrmsr (no IPI).
+ * - Offline target: never IPI (-ENODEV).
+ * - Caller has IRQs disabled: do not IPI now (-EAGAIN), defer to a safe context.
+ * - Otherwise, do a normal IPI via rdmsrq_on_cpu/wrmsrq_on_cpu.
+ * This avoids smp_call_function_single WARNs in early/init paths while keeping hot paths fast.
+ */
+static __always_inline int rdmsrq_on_cpu_if_safe(int cpu, u32 msr, u64 *val)
+{
+	int this_cpu = get_cpu();
+
+	/* Same-CPU: never IPI, just read locally. */
+	if (cpu == this_cpu) {
+		rdmsrq(msr, *val);
+		put_cpu();
+		return 0;
+	}
+	put_cpu();
+
+	/* Never IPI an offline CPU. */
+	if (unlikely(!cpu_online(cpu)))
+		return -ENODEV;
+
+	/* Don’t send an IPI from a context with IRQs disabled (early bring-up paths). */
+	if (unlikely(irqs_disabled()))
+		return -EAGAIN;
+
+	return rdmsrq_on_cpu(cpu, msr, val);
+}
+
+static __always_inline int wrmsrq_on_cpu_if_safe(int cpu, u32 msr, u64 val)
+{
+	int this_cpu = get_cpu();
+
+	/* Same-CPU: never IPI, just write locally. */
+	if (cpu == this_cpu) {
+		wrmsrq(msr, val);
+		put_cpu();
+		return 0;
+	}
+	put_cpu();
+
+	/* Never IPI an offline CPU. */
+	if (unlikely(!cpu_online(cpu)))
+		return -ENODEV;
+
+	/* Don’t send an IPI from a context with IRQs disabled (early bring-up paths). */
+	if (unlikely(irqs_disabled()))
+		return -EAGAIN;
+
+	return wrmsrq_on_cpu(cpu, msr, val);
+}
+
+/* 64-bit safe division helpers with power-of-two fast paths and overflow-safe rounding. */
+static inline u64 div_u64_safe_shift(u64 dividend, u64 divisor)
+{
+	if (unlikely(divisor == 0)) {
+		WARN_ONCE(1, "intel_pstate: division by zero\n");
+		return 0;
+	}
+
+	if (is_power_of_2(divisor))
+		return dividend >> __ffs64(divisor);
+
+	return div64_u64(dividend, divisor);
+}
+
+static inline u64 div_u64_safe_shift_round(u64 dividend, u64 divisor, int round_up)
+{
+	u64 q, r;
+
+	if (unlikely(divisor == 0)) {
+		WARN_ONCE(1, "intel_pstate: division by zero\n");
+		return 0;
+	}
+
+	if (is_power_of_2(divisor)) {
+		int shift = __ffs64(divisor);
+
+		q = dividend >> shift;
+		if (round_up) {
+			r = dividend & (divisor - 1);
+			if (r)
+				q++;
+		}
+		return q;
+	}
+
+	q = div64_u64_rem(dividend, divisor, &r);
+	if (round_up && r > 0)
+		q++;
+
+	return q;
+}
+
+static inline u64 ip_div_u64_recip_floor(u64 n, u64 d)
+{
+	return div_u64_safe_shift(n, d);
+}
+
+static inline u64 ip_div_u64_recip_ceil(u64 n, u64 d)
+{
+	return div_u64_safe_shift_round(n, d, 1);
+}
+
+static inline u64 ip_div_u64_recip_round_closest(u64 n, u64 d)
+{
+	u64 q, r;
+
+	if (unlikely(!d)) {
+		WARN_ONCE(1, "intel_pstate: division by zero\n");
+		return 0;
+	}
+
+	if (is_power_of_2(d)) {
+		int shift = __ffs64(d); /* 0..63 */
+
+		if (shift == 0) /* d == 1 */
+			return n;
+
+		q = n >> shift;
+		r = n & (d - 1);
+		return q + (r >= (d >> 1)); /* ties up */
+	}
+
+	q = div64_u64_rem(n, d, &r);
+	if (r >= d - r)
+		q++;
+	return q;
+}
+
 static inline int32_t mul_fp(int32_t x, int32_t y)
 {
 	return ((int64_t)x * (int64_t)y) >> FRAC_BITS;
@@ -215,6 +348,8 @@ struct global_params {
  *			preference/bias
  * @epp_cached:		Cached HWP energy-performance preference value
  * @hwp_req_cached:	Cached value of the last HWP Request MSR
+ * @hwp_cache_valid:    True if hwp_req_cached holds an authoritative image
+ * @hwp_lock:           Serializes read-modify-write access to HWP_REQUEST MSR
  * @hwp_cap_cached:	Cached value of the last HWP Capabilities MSR
  * @last_io_update:	Last time when IO wake flag was set
  * @capacity_perf:	Highest perf used for scale invariance
@@ -233,6 +368,22 @@ struct cpudata {
 	struct update_util_data update_util;
 	bool   update_util_set;
 
+	/*
+	 * This lock serializes the entire read-modify-write sequence for the
+	 * HWP_REQUEST MSR to prevent lost updates between this driver and
+	 * other kernel components (e.g., thermal management). It must be a
+	 * raw_spinlock_t as it can be taken in interrupt context.
+	 */
+	raw_spinlock_t hwp_lock;
+	/*
+	 * This flag tracks if hwp_req_cached holds a valid, authoritative
+	 * image of the MSR's state. It is initialized to false and set to
+	 * true only after the first successful RDMSR.
+	 */
+	bool hwp_cache_valid;
+	/* Authoritative software cache of the HWP_REQUEST MSR value. */
+	u64 hwp_req_cached;
+
 	struct pstate_data pstate;
 	struct vid_data vid;
 
@@ -254,7 +405,6 @@ struct cpudata {
 	s16 epp_policy;
 	s16 epp_default;
 	s16 epp_cached;
-	u64 hwp_req_cached;
 	u64 hwp_cap_cached;
 	u64 last_io_update;
 	unsigned int capacity_perf;
@@ -265,7 +415,7 @@ struct cpudata {
 	bool pd_registered;
 #endif
 	struct delayed_work hwp_notify_work;
-};
+} ____cacheline_aligned; /* Ensure this per-cpu data avoids false sharing */
 
 static struct cpudata **all_cpu_data;
 
@@ -648,14 +798,26 @@ static s16 intel_pstate_get_epp(struct c
 
 	if (boot_cpu_has(X86_FEATURE_HWP_EPP)) {
 		/*
-		 * When hwp_req_data is 0, means that caller didn't read
-		 * MSR_HWP_REQUEST, so need to read and get EPP.
+		 * If the caller didn't pass a known HWP_REQUEST image, prefer
+		 * the authoritative cached image; if not available, only do a
+		 * local rdmsr or a safe remote read.
 		 */
 		if (!hwp_req_data) {
-			epp = rdmsrq_on_cpu(cpu_data->cpu, MSR_HWP_REQUEST,
-					    &hwp_req_data);
-			if (epp)
-				return epp;
+			if (READ_ONCE(cpu_data->hwp_cache_valid)) {
+				hwp_req_data = READ_ONCE(cpu_data->hwp_req_cached);
+			} else {
+				int ret;
+
+				if (cpu_data->cpu == smp_processor_id()) {
+					rdmsrq(MSR_HWP_REQUEST, hwp_req_data);
+				} else {
+					ret = rdmsrq_on_cpu_if_safe(cpu_data->cpu,
+								    MSR_HWP_REQUEST,
+								    &hwp_req_data);
+					if (ret)
+						return (s16)ret;
+				}
+			}
 		}
 		epp = (hwp_req_data >> 24) & 0xff;
 	} else {
@@ -1219,11 +1381,24 @@ static bool hybrid_clear_max_perf_cpu(vo
 static void __intel_pstate_get_hwp_cap(struct cpudata *cpu)
 {
 	u64 cap;
+	int ret;
+
+	ret = rdmsrq_on_cpu_if_safe(cpu->cpu, MSR_HWP_CAPABILITIES, &cap);
+	if (ret == 0) {
+		WRITE_ONCE(cpu->hwp_cap_cached, cap);
+		cpu->pstate.max_pstate = HWP_GUARANTEED_PERF(cap);
+		cpu->pstate.turbo_pstate = HWP_HIGHEST_PERF(cap);
+		return;
+	}
 
-	rdmsrq_on_cpu(cpu->cpu, MSR_HWP_CAPABILITIES, &cap);
-	WRITE_ONCE(cpu->hwp_cap_cached, cap);
-	cpu->pstate.max_pstate = HWP_GUARANTEED_PERF(cap);
-	cpu->pstate.turbo_pstate = HWP_HIGHEST_PERF(cap);
+	/* If remote read is not safe, try local read if we are on the target CPU. */
+	if (cpu->cpu == smp_processor_id()) {
+		rdmsrq(MSR_HWP_CAPABILITIES, cap);
+		WRITE_ONCE(cpu->hwp_cap_cached, cap);
+		cpu->pstate.max_pstate = HWP_GUARANTEED_PERF(cap);
+		cpu->pstate.turbo_pstate = HWP_HIGHEST_PERF(cap);
+	}
+	/* Otherwise, leave previous cached values; they will be refreshed later. */
 }
 
 static void intel_pstate_get_hwp_cap(struct cpudata *cpu)
@@ -1292,117 +1467,145 @@ unlock:
 static void intel_pstate_hwp_set(unsigned int cpu)
 {
 	struct cpudata *cpu_data = all_cpu_data[cpu];
+	unsigned long flags;
 	int max, min;
-	u64 value;
+	u64 value, prev_value, write_val;
+	bool do_write = false;
 	s16 epp;
 
+	if (unlikely(!cpu_data)) {
+		pr_err("intel_pstate: NULL cpu_data for CPU %u\n", cpu);
+		return;
+	}
+
 	max = cpu_data->max_perf_ratio;
 	min = cpu_data->min_perf_ratio;
 
 	if (cpu_data->policy == CPUFREQ_POLICY_PERFORMANCE)
 		min = max;
 
-	rdmsrq_on_cpu(cpu, MSR_HWP_REQUEST, &value);
-
-	value &= ~HWP_MIN_PERF(~0L);
-	value |= HWP_MIN_PERF(min);
+	raw_spin_lock_irqsave(&cpu_data->hwp_lock, flags);
 
-	value &= ~HWP_MAX_PERF(~0L);
-	value |= HWP_MAX_PERF(max);
-
-	if (cpu_data->epp_policy == cpu_data->policy)
-		goto skip_epp;
+	if (unlikely(!cpu_data->hwp_cache_valid)) {
+		u64 hwv;
+		if (!rdmsrq_on_cpu_if_safe(cpu, MSR_HWP_REQUEST, &hwv)) {
+			cpu_data->hwp_req_cached = hwv;
+			cpu_data->hwp_cache_valid = true;
+		}
+	}
 
-	cpu_data->epp_policy = cpu_data->policy;
+	value = cpu_data->hwp_req_cached;
+	prev_value = value;
 
-	if (cpu_data->policy == CPUFREQ_POLICY_PERFORMANCE) {
-		epp = intel_pstate_get_epp(cpu_data, value);
-		cpu_data->epp_powersave = epp;
-		/* If EPP read was failed, then don't try to write */
-		if (epp < 0)
-			goto skip_epp;
+	/* Update min/max only if changed. */
+	if (((value & HWP_MIN_PERF(~0ULL)) != HWP_MIN_PERF((u64)min))) {
+		value &= ~HWP_MIN_PERF(~0ULL);
+		value |= HWP_MIN_PERF((u64)min);
+	}
+	if (((value & HWP_MAX_PERF(~0ULL)) != HWP_MAX_PERF((u64)max))) {
+		value &= ~HWP_MAX_PERF(~0ULL);
+		value |= HWP_MAX_PERF((u64)max);
+	}
+
+	/* EPP changes only on policy flips; preserve user overrides. */
+	if (cpu_data->epp_policy != cpu_data->policy) {
+		cpu_data->epp_policy = cpu_data->policy;
+
+		if (cpu_data->policy == CPUFREQ_POLICY_PERFORMANCE) {
+			epp = intel_pstate_get_epp(cpu_data, value);
+			cpu_data->epp_powersave = epp;
+			if (epp >= 0)
+				epp = 0;
+			else
+				goto skip_epp;
+		} else {
+			if (cpu_data->epp_powersave < 0)
+				goto skip_epp;
 
-		epp = 0;
-	} else {
-		/* skip setting EPP, when saved value is invalid */
-		if (cpu_data->epp_powersave < 0)
-			goto skip_epp;
+			epp = intel_pstate_get_epp(cpu_data, value);
+			if (epp)
+				goto skip_epp;
 
-		/*
-		 * No need to restore EPP when it is not zero. This
-		 * means:
-		 *  - Policy is not changed
-		 *  - user has manually changed
-		 *  - Error reading EPB
-		 */
-		epp = intel_pstate_get_epp(cpu_data, value);
-		if (epp)
-			goto skip_epp;
+			epp = cpu_data->epp_powersave;
+		}
 
-		epp = cpu_data->epp_powersave;
-	}
-	if (boot_cpu_has(X86_FEATURE_HWP_EPP)) {
-		value &= ~GENMASK_ULL(31, 24);
-		value |= (u64)epp << 24;
-	} else {
-		intel_pstate_set_epb(cpu, epp);
+		if (boot_cpu_has(X86_FEATURE_HWP_EPP)) {
+			value &= ~GENMASK_ULL(31, 24);
+			value |= (u64)(u8)epp << 24;
+		} else {
+			intel_pstate_set_epb(cpu, epp);
+		}
 	}
+
 skip_epp:
-	WRITE_ONCE(cpu_data->hwp_req_cached, value);
-	wrmsrq_on_cpu(cpu, MSR_HWP_REQUEST, value);
+	if (value != prev_value) {
+		cpu_data->hwp_req_cached = value;
+		cpu_data->hwp_cache_valid = true;
+		write_val = value;
+		do_write = true;
+	}
+
+	raw_spin_unlock_irqrestore(&cpu_data->hwp_lock, flags);
+
+	if (do_write && READ_ONCE(cpu_data->hwp_req_cached) == write_val)
+		(void)wrmsrq_on_cpu_if_safe(cpu, MSR_HWP_REQUEST, write_val);
 }
 
 static void intel_pstate_disable_hwp_interrupt(struct cpudata *cpudata);
 
 static void intel_pstate_hwp_offline(struct cpudata *cpu)
 {
-	u64 value = READ_ONCE(cpu->hwp_req_cached);
+	unsigned long flags;
+	u64 value, write_val;
+	bool do_write = false;
 	int min_perf;
 
 	intel_pstate_disable_hwp_interrupt(cpu);
 
+	raw_spin_lock_irqsave(&cpu->hwp_lock, flags);
+
+	value = cpu->hwp_cache_valid ? cpu->hwp_req_cached : 0;
+
 	if (boot_cpu_has(X86_FEATURE_HWP_EPP)) {
 		/*
-		 * In case the EPP has been set to "performance" by the
-		 * active mode "performance" scaling algorithm, replace that
-		 * temporary value with the cached EPP one.
+		 * Replace temporary 'performance' EPP with the cached one,
+		 * then ensure EPP will be set to 'performance' when brought
+		 * back online if needed by setting policy unknown.
 		 */
 		value &= ~GENMASK_ULL(31, 24);
-		value |= HWP_ENERGY_PERF_PREFERENCE(cpu->epp_cached);
-		/*
-		 * However, make sure that EPP will be set to "performance" when
-		 * the CPU is brought back online again and the "performance"
-		 * scaling algorithm is still in effect.
-		 */
+		value |= HWP_ENERGY_PERF_PREFERENCE((u64)(u8)cpu->epp_cached);
 		cpu->epp_policy = CPUFREQ_POLICY_UNKNOWN;
 	}
 
-	/*
-	 * Clear the desired perf field in the cached HWP request value to
-	 * prevent nonzero desired values from being leaked into the active
-	 * mode.
-	 */
-	value &= ~HWP_DESIRED_PERF(~0L);
-	WRITE_ONCE(cpu->hwp_req_cached, value);
+	/* Clear desired perf in the cached HWP request to avoid leaking it. */
+	value &= ~HWP_DESIRED_PERF(~0ULL);
 
+	/* Set hwp_max = hwp_min = lowest perf; and set EPP to powersave if present. */
 	value &= ~GENMASK_ULL(31, 0);
 	min_perf = HWP_LOWEST_PERF(READ_ONCE(cpu->hwp_cap_cached));
 
-	/* Set hwp_max = hwp_min */
-	value |= HWP_MAX_PERF(min_perf);
-	value |= HWP_MIN_PERF(min_perf);
+	value |= HWP_MAX_PERF((u64)min_perf);
+	value |= HWP_MIN_PERF((u64)min_perf);
 
-	/* Set EPP to min */
 	if (boot_cpu_has(X86_FEATURE_HWP_EPP))
-		value |= HWP_ENERGY_PERF_PREFERENCE(HWP_EPP_POWERSAVE);
+		value |= HWP_ENERGY_PERF_PREFERENCE((u64)HWP_EPP_POWERSAVE);
 
-	wrmsrq_on_cpu(cpu->cpu, MSR_HWP_REQUEST, value);
+	cpu->hwp_req_cached = value;
+	cpu->hwp_cache_valid = true;
+	write_val = value;
+	do_write = true;
+
+	raw_spin_unlock_irqrestore(&cpu->hwp_lock, flags);
+
+	if (do_write && READ_ONCE(cpu->hwp_req_cached) == write_val)
+		(void)wrmsrq_on_cpu_if_safe(cpu->cpu, MSR_HWP_REQUEST, write_val);
 
 	mutex_lock(&hybrid_capacity_lock);
 
 	if (!hybrid_max_perf_cpu) {
 		mutex_unlock(&hybrid_capacity_lock);
-
+		/* Reset the capacity of the CPU going offline to the initial value. */
+		hybrid_clear_cpu_capacity(cpu->cpu);
 		return;
 	}
 
@@ -1441,8 +1644,24 @@ static void intel_pstate_hwp_enable(stru
 
 static void intel_pstate_hwp_reenable(struct cpudata *cpu)
 {
+	unsigned long flags;
+	u64 value, write_val;
+
 	intel_pstate_hwp_enable(cpu);
-	wrmsrq_on_cpu(cpu->cpu, MSR_HWP_REQUEST, READ_ONCE(cpu->hwp_req_cached));
+
+	raw_spin_lock_irqsave(&cpu->hwp_lock, flags);
+	value = cpu->hwp_cache_valid ? cpu->hwp_req_cached : 0;
+	write_val = value;
+	raw_spin_unlock_irqrestore(&cpu->hwp_lock, flags);
+
+	if (READ_ONCE(cpu->hwp_req_cached) == write_val)
+		(void)wrmsrq_on_cpu_if_safe(cpu->cpu, MSR_HWP_REQUEST, write_val);
+
+	raw_spin_lock_irqsave(&cpu->hwp_lock, flags);
+	/* Keep cache valid regardless; next writer will update as needed. */
+	cpu->hwp_req_cached = value;
+	cpu->hwp_cache_valid = true;
+	raw_spin_unlock_irqrestore(&cpu->hwp_lock, flags);
 }
 
 static int intel_pstate_suspend(struct cpufreq_policy *policy)
@@ -2101,18 +2320,29 @@ static void intel_pstate_update_epp_defa
 
 static void intel_pstate_hwp_enable(struct cpudata *cpudata)
 {
-	/* First disable HWP notification interrupt till we activate again */
-	if (boot_cpu_has(X86_FEATURE_HWP_NOTIFY))
-		wrmsrq_on_cpu(cpudata->cpu, MSR_HWP_INTERRUPT, 0x00);
+	/* First disable HWP notification interrupt till we activate again. */
+	if (boot_cpu_has(X86_FEATURE_HWP_NOTIFY)) {
+		(void)wrmsrq_on_cpu_if_safe(cpudata->cpu, MSR_HWP_INTERRUPT, 0x00);
+	}
 
-	wrmsrq_on_cpu(cpudata->cpu, MSR_PM_ENABLE, 0x1);
+	/* Enable HWP on the target CPU (best effort if CPU is not yet IPI-safe). */
+	(void)wrmsrq_on_cpu_if_safe(cpudata->cpu, MSR_PM_ENABLE, 0x1);
 
+	/* Enable HWP notifications if supported (function uses proper locking itself). */
 	intel_pstate_enable_hwp_interrupt(cpudata);
 
-	if (cpudata->epp_default >= 0)
-		return;
-
-	intel_pstate_update_epp_defaults(cpudata);
+	/*
+	 * Establish EPP defaults exactly once per CPU:
+	 * - Pull current EPP and decide whether to keep it (hwp_forced) or apply platform guidance
+	 *   from intel_epp_default (via epp_values[]).
+	 * - If guidance applies, program the new default EPP and cache it in cpudata->epp_default.
+	 *
+	 * Note: intel_pstate_update_epp_defaults() uses intel_pstate_get_epp() and
+	 * intel_pstate_set_epp() underneath, which are safe and honor CPU online/IPI constraints.
+	 */
+	if (cpudata->epp_default < 0) {
+		intel_pstate_update_epp_defaults(cpudata);
+	}
 }
 
 static int atom_get_min_pstate(int not_used)
@@ -2439,62 +2669,80 @@ static int hwp_boost_hold_time_ns = 3 *
 
 static inline void intel_pstate_hwp_boost_up(struct cpudata *cpu)
 {
-	u64 hwp_req = READ_ONCE(cpu->hwp_req_cached);
-	u64 hwp_cap = READ_ONCE(cpu->hwp_cap_cached);
-	u32 max_limit = (hwp_req & 0xff00) >> 8;
-	u32 min_limit = (hwp_req & 0xff);
+	unsigned long flags;
+	u64 hwp_req, hwp_cap;
+	u32 max_limit, min_limit;
 	u32 boost_level1;
 
-	/*
-	 * Cases to consider (User changes via sysfs or boot time):
-	 * If, P0 (Turbo max) = P1 (Guaranteed max) = min:
-	 *	No boost, return.
-	 * If, P0 (Turbo max) > P1 (Guaranteed max) = min:
-	 *     Should result in one level boost only for P0.
-	 * If, P0 (Turbo max) = P1 (Guaranteed max) > min:
-	 *     Should result in two level boost:
-	 *         (min + p1)/2 and P1.
-	 * If, P0 (Turbo max) > P1 (Guaranteed max) > min:
-	 *     Should result in three level boost:
-	 *        (min + p1)/2, P1 and P0.
-	 */
+	/* Read cached request/cap under lock for a consistent view. */
+	raw_spin_lock_irqsave(&cpu->hwp_lock, flags);
+
+	if (unlikely(!cpu->hwp_cache_valid)) {
+		u64 hwv;
+		if (!rdmsrq_on_cpu_if_safe(cpu->cpu, MSR_HWP_REQUEST, &hwv)) {
+			cpu->hwp_req_cached = hwv;
+			cpu->hwp_cache_valid = true;
+		}
+	}
+
+	hwp_req = cpu->hwp_req_cached;
+	hwp_cap = READ_ONCE(cpu->hwp_cap_cached);
 
-	/* If max and min are equal or already at max, nothing to boost */
-	if (max_limit == min_limit || cpu->hwp_boost_min >= max_limit)
+	max_limit = (hwp_req >> 8) & 0xff;
+	min_limit = hwp_req & 0xff;
+
+	/* If max and min are equal or already at/above max, nothing to boost. */
+	if (max_limit == min_limit || cpu->hwp_boost_min >= max_limit) {
+		raw_spin_unlock_irqrestore(&cpu->hwp_lock, flags);
 		return;
+	}
 
 	if (!cpu->hwp_boost_min)
 		cpu->hwp_boost_min = min_limit;
 
-	/* level at half way mark between min and guranteed */
+	/* Level at half way mark between min and guaranteed. */
 	boost_level1 = (HWP_GUARANTEED_PERF(hwp_cap) + min_limit) >> 1;
 
-	if (cpu->hwp_boost_min < boost_level1)
+	if (cpu->hwp_boost_min < boost_level1) {
 		cpu->hwp_boost_min = boost_level1;
-	else if (cpu->hwp_boost_min < HWP_GUARANTEED_PERF(hwp_cap))
+	} else if (cpu->hwp_boost_min < HWP_GUARANTEED_PERF(hwp_cap)) {
 		cpu->hwp_boost_min = HWP_GUARANTEED_PERF(hwp_cap);
-	else if (cpu->hwp_boost_min == HWP_GUARANTEED_PERF(hwp_cap) &&
-		 max_limit != HWP_GUARANTEED_PERF(hwp_cap))
+	} else if (cpu->hwp_boost_min == HWP_GUARANTEED_PERF(hwp_cap) &&
+		   max_limit != HWP_GUARANTEED_PERF(hwp_cap)) {
 		cpu->hwp_boost_min = max_limit;
-	else
+	} else {
+		raw_spin_unlock_irqrestore(&cpu->hwp_lock, flags);
 		return;
+	}
+
+	/* Program the boosted min into the hardware (do not alter cached image). */
+	hwp_req &= ~HWP_MIN_PERF(~0ULL);
+	hwp_req |= HWP_MIN_PERF((u64)cpu->hwp_boost_min);
 
-	hwp_req = (hwp_req & ~GENMASK_ULL(7, 0)) | cpu->hwp_boost_min;
+	/* Local write: update-util path runs on the target CPU. */
 	wrmsrq(MSR_HWP_REQUEST, hwp_req);
+
 	cpu->last_update = cpu->sample.time;
+
+	raw_spin_unlock_irqrestore(&cpu->hwp_lock, flags);
 }
 
 static inline void intel_pstate_hwp_boost_down(struct cpudata *cpu)
 {
+	unsigned long flags;
+
 	if (cpu->hwp_boost_min) {
 		bool expired;
 
-		/* Check if we are idle for hold time to boost down */
-		expired = time_after64(cpu->sample.time, cpu->last_update +
-				       hwp_boost_hold_time_ns);
+		/* Check if we are idle for hold time to boost down. */
+		expired = time_after64(cpu->sample.time,
+				       cpu->last_update + hwp_boost_hold_time_ns);
 		if (expired) {
-			wrmsrq(MSR_HWP_REQUEST, cpu->hwp_req_cached);
+			raw_spin_lock_irqsave(&cpu->hwp_lock, flags);
+			if (likely(cpu->hwp_cache_valid))
+				wrmsrq(MSR_HWP_REQUEST, cpu->hwp_req_cached);
 			cpu->hwp_boost_min = 0;
+			raw_spin_unlock_irqrestore(&cpu->hwp_lock, flags);
 		}
 	}
 	cpu->last_update = cpu->sample.time;
@@ -2534,10 +2782,12 @@ static inline void intel_pstate_update_u
 {
 	struct cpudata *cpu = container_of(data, struct cpudata, update_util);
 
+	/* Accumulate flags; no atomic needed, per-CPU execution assumed. */
 	cpu->sched_flags |= flags;
 
-	if (smp_processor_id() == cpu->cpu)
+	if (likely(smp_processor_id() == cpu->cpu)) {
 		intel_pstate_update_util_hwp_local(cpu, time);
+	}
 }
 
 static inline void intel_pstate_calc_avg_perf(struct cpudata *cpu)
@@ -2549,43 +2799,45 @@ static inline void intel_pstate_calc_avg
 
 static inline bool intel_pstate_sample(struct cpudata *cpu, u64 time)
 {
-	u64 aperf, mperf;
+	u64 aperf, mperf, tsc;
 	unsigned long flags;
-	u64 tsc;
 
+	if (unlikely(!cpu)) {
+		WARN_ONCE(1, "intel_pstate_sample: NULL cpu pointer\n");
+		return false;
+	}
+
+	/* Read counters atomically w.r.t. interrupts to avoid torn samples. */
 	local_irq_save(flags);
 	rdmsrq(MSR_IA32_APERF, aperf);
 	rdmsrq(MSR_IA32_MPERF, mperf);
 	tsc = rdtsc();
-	if (cpu->prev_mperf == mperf || cpu->prev_tsc == tsc) {
-		local_irq_restore(flags);
-		return false;
-	}
 	local_irq_restore(flags);
 
+	/* Advance timestamps for this sampling window. */
 	cpu->last_sample_time = cpu->sample.time;
 	cpu->sample.time = time;
-	cpu->sample.aperf = aperf;
-	cpu->sample.mperf = mperf;
-	cpu->sample.tsc =  tsc;
-	cpu->sample.aperf -= cpu->prev_aperf;
-	cpu->sample.mperf -= cpu->prev_mperf;
-	cpu->sample.tsc -= cpu->prev_tsc;
 
+	/* Unsigned subtraction naturally handles 64-bit wrap. */
+	cpu->sample.aperf = aperf - cpu->prev_aperf;
+	cpu->sample.mperf = mperf - cpu->prev_mperf;
+	cpu->sample.tsc   = tsc   - cpu->prev_tsc;
+
+	/* Publish current readings for next interval regardless of outcome. */
 	cpu->prev_aperf = aperf;
 	cpu->prev_mperf = mperf;
-	cpu->prev_tsc = tsc;
-	/*
-	 * First time this function is invoked in a given cycle, all of the
-	 * previous sample data fields are equal to zero or stale and they must
-	 * be populated with meaningful numbers for things to work, so assume
-	 * that sample.time will always be reset before setting the utilization
-	 * update hook and make the caller skip the sample then.
-	 */
-	if (cpu->last_sample_time) {
+	cpu->prev_tsc   = tsc;
+
+	/* If nothing advanced, there is nothing to compute. */
+	if (unlikely(!cpu->sample.mperf || !cpu->sample.tsc))
+		return false;
+
+	/* Skip first interval (no valid previous sample). */
+	if (likely(cpu->last_sample_time)) {
 		intel_pstate_calc_avg_perf(cpu);
 		return true;
 	}
+
 	return false;
 }
 
@@ -2681,36 +2933,60 @@ static void intel_pstate_update_util(str
 	struct cpudata *cpu = container_of(data, struct cpudata, update_util);
 	u64 delta_ns;
 
-	/* Don't allow remote callbacks */
-	if (smp_processor_id() != cpu->cpu)
+	/* Validate that we're running on the correct CPU */
+	if (unlikely(smp_processor_id() != cpu->cpu)) {
+		/* This should never happen but be defensive */
 		return;
+	}
 
+	/* Calculate time since last update */
 	delta_ns = time - cpu->last_update;
-	if (flags & SCHED_CPUFREQ_IOWAIT) {
-		/* Start over if the CPU may have been idle. */
+
+	/*
+	 * Optimized IOWAIT boost logic with reduced branching.
+	 * Most common case: no IOWAIT flag set.
+	 */
+	if (likely(!(flags & SCHED_CPUFREQ_IOWAIT))) {
+		/* Decay existing boost if present */
+		if (cpu->iowait_boost) {
+			if (delta_ns > TICK_NSEC) {
+				/* Long idle - clear boost */
+				cpu->iowait_boost = 0;
+			} else {
+				/* Short idle - decay boost */
+				cpu->iowait_boost >>= 1;
+			}
+		}
+	} else {
+		/* IOWAIT flag set - boost frequency */
 		if (delta_ns > TICK_NSEC) {
+			/* Long idle followed by IO - start fresh */
 			cpu->iowait_boost = ONE_EIGHTH_FP;
 		} else if (cpu->iowait_boost >= ONE_EIGHTH_FP) {
+			/* Continue boosting - double with cap at 1.0 */
 			cpu->iowait_boost <<= 1;
-			if (cpu->iowait_boost > int_tofp(1))
+			if (cpu->iowait_boost > int_tofp(1)) {
 				cpu->iowait_boost = int_tofp(1);
+			}
 		} else {
+			/* Initialize boost */
 			cpu->iowait_boost = ONE_EIGHTH_FP;
 		}
-	} else if (cpu->iowait_boost) {
-		/* Clear iowait_boost if the CPU may have been idle. */
-		if (delta_ns > TICK_NSEC)
-			cpu->iowait_boost = 0;
-		else
-			cpu->iowait_boost >>= 1;
 	}
+
+	/* Update timestamp */
 	cpu->last_update = time;
-	delta_ns = time - cpu->sample.time;
-	if ((s64)delta_ns < INTEL_PSTATE_SAMPLING_INTERVAL)
-		return;
 
-	if (intel_pstate_sample(cpu, time))
-		intel_pstate_adjust_pstate(cpu);
+	/*
+	 * Sample and adjust P-state if enough time has passed.
+	 * Use signed comparison to handle time wraparound correctly.
+	 */
+	delta_ns = time - cpu->sample.time;
+	if ((s64)delta_ns >= INTEL_PSTATE_SAMPLING_INTERVAL) {
+		if (intel_pstate_sample(cpu, time)) {
+			intel_pstate_adjust_pstate(cpu);
+		}
+	}
 }
 
 static struct pstate_funcs core_funcs = {
@@ -2824,6 +3100,11 @@ static int intel_pstate_init_cpu(unsigne
 
 		cpu->cpu = cpunum;
 
+		/* Initialize HWP RMW serialization primitives. */
+		raw_spin_lock_init(&cpu->hwp_lock);
+		cpu->hwp_cache_valid = false; /* authoritative cache not primed yet */
+		cpu->hwp_req_cached = 0;
+
 		cpu->epp_default = -EINVAL;
 
 		if (hwp_active) {
@@ -2835,8 +3116,7 @@ static int intel_pstate_init_cpu(unsigne
 	} else if (hwp_active) {
 		/*
 		 * Re-enable HWP in case this happens after a resume from ACPI
-		 * S3 if the CPU was offline during the whole system/resume
-		 * cycle.
+		 * S3 if the CPU was offline during the whole system/resume cycle.
 		 */
 		intel_pstate_hwp_reenable(cpu);
 	}
@@ -2895,32 +3175,75 @@ static void intel_pstate_update_perf_lim
 	int perf_ctl_scaling = cpu->pstate.perf_ctl_scaling;
 	int32_t max_policy_perf, min_policy_perf;
 
-	max_policy_perf = policy_max / perf_ctl_scaling;
+	/* Validate inputs to prevent overflow */
+	if (unlikely(perf_ctl_scaling <= 0)) {
+		pr_err("intel_pstate: invalid perf_ctl_scaling %d for CPU %d\n",
+		       perf_ctl_scaling, cpu->cpu);
+		max_policy_perf = 0;
+		min_policy_perf = 0;
+		goto finalize;
+	}
+
+	if (unlikely(policy_max > INT_MAX || policy_min > INT_MAX)) {
+		pr_err("intel_pstate: policy limits overflow\n");
+		max_policy_perf = 0;
+		min_policy_perf = 0;
+		goto finalize;
+	}
+
+	/*
+	 * Optimization: Use shift for division when scaling is power of 2.
+	 * Common scaling factors:
+	 * - 100000 (not power of 2, use division)
+	 * - 78741 (not power of 2, use division)
+	 * - 65536 (2^16, use shift)
+	 * - 131072 (2^17, use shift)
+	 */
+	if (is_power_of_2(perf_ctl_scaling)) {
+		int shift = __ffs(perf_ctl_scaling);
+		max_policy_perf = (int32_t)(policy_max >> shift);
+		min_policy_perf = (int32_t)(policy_min >> shift);
+	} else {
+		max_policy_perf = (int32_t)div_u64_safe_shift(policy_max, perf_ctl_scaling);
+		min_policy_perf = (int32_t)div_u64_safe_shift(policy_min, perf_ctl_scaling);
+	}
+
+	/* Ensure min doesn't exceed max */
 	if (policy_max == policy_min) {
 		min_policy_perf = max_policy_perf;
 	} else {
-		min_policy_perf = policy_min / perf_ctl_scaling;
-		min_policy_perf = clamp_t(int32_t, min_policy_perf,
-					  0, max_policy_perf);
+		min_policy_perf = clamp_t(int32_t, min_policy_perf, 0, max_policy_perf);
 	}
 
 	/*
-	 * HWP needs some special consideration, because HWP_REQUEST uses
-	 * abstract values to represent performance rather than pure ratios.
+	 * HWP needs conversion back to HWP scale if different from
+	 * perf_ctl scale.
 	 */
 	if (hwp_active && cpu->pstate.scaling != perf_ctl_scaling) {
 		int freq;
 
-		freq = max_policy_perf * perf_ctl_scaling;
+		/* Prevent overflow in multiplication */
+		if (max_policy_perf > INT_MAX / perf_ctl_scaling) {
+			pr_warn("intel_pstate: frequency overflow prevented\n");
+			freq = INT_MAX;
+		} else {
+			freq = max_policy_perf * perf_ctl_scaling;
+		}
 		max_policy_perf = intel_pstate_freq_to_hwp(cpu, freq);
-		freq = min_policy_perf * perf_ctl_scaling;
+
+		if (min_policy_perf > INT_MAX / perf_ctl_scaling)
+			freq = INT_MAX;
+		else
+			freq = min_policy_perf * perf_ctl_scaling;
+
 		min_policy_perf = intel_pstate_freq_to_hwp(cpu, freq);
 	}
 
 	pr_debug("cpu:%d min_policy_perf:%d max_policy_perf:%d\n",
 		 cpu->cpu, min_policy_perf, max_policy_perf);
 
-	/* Normalize user input to [min_perf, max_perf] */
+finalize:
+	/* Apply limits based on per-CPU or global configuration */
 	if (per_cpu_limits) {
 		cpu->min_perf_ratio = min_policy_perf;
 		cpu->max_perf_ratio = max_policy_perf;
@@ -2928,7 +3251,7 @@ static void intel_pstate_update_perf_lim
 		int turbo_max = cpu->pstate.turbo_pstate;
 		int32_t global_min, global_max;
 
-		/* Global limits are in percent of the maximum turbo P-state. */
+		/* Calculate global limits as percentage of turbo */
 		global_max = DIV_ROUND_UP(turbo_max * global.max_perf_pct, 100);
 		global_min = DIV_ROUND_UP(turbo_max * global.min_perf_pct, 100);
 		global_min = clamp_t(int32_t, global_min, 0, global_max);
@@ -2936,19 +3259,18 @@ static void intel_pstate_update_perf_lim
 		pr_debug("cpu:%d global_min:%d global_max:%d\n", cpu->cpu,
 			 global_min, global_max);
 
+		/* Combine policy and global limits */
 		cpu->min_perf_ratio = max(min_policy_perf, global_min);
 		cpu->min_perf_ratio = min(cpu->min_perf_ratio, max_policy_perf);
 		cpu->max_perf_ratio = min(max_policy_perf, global_max);
 		cpu->max_perf_ratio = max(min_policy_perf, cpu->max_perf_ratio);
 
-		/* Make sure min_perf <= max_perf */
-		cpu->min_perf_ratio = min(cpu->min_perf_ratio,
-					  cpu->max_perf_ratio);
-
+		/* Final sanity check: ensure min <= max */
+		cpu->min_perf_ratio = min(cpu->min_perf_ratio, cpu->max_perf_ratio);
 	}
+
 	pr_debug("cpu:%d max_perf_ratio:%d min_perf_ratio:%d\n", cpu->cpu,
-		 cpu->max_perf_ratio,
-		 cpu->min_perf_ratio);
+		 cpu->max_perf_ratio, cpu->min_perf_ratio);
 }
 
 static int intel_pstate_set_policy(struct cpufreq_policy *policy)
@@ -3215,25 +3537,52 @@ static void intel_cpufreq_trace(struct c
 static void intel_cpufreq_hwp_update(struct cpudata *cpu, u32 min, u32 max,
 				     u32 desired, bool fast_switch)
 {
-	u64 prev = READ_ONCE(cpu->hwp_req_cached), value = prev;
+	unsigned long flags;
+	u64 prev, value, write_val;
+	bool do_write = false;
 
-	value &= ~HWP_MIN_PERF(~0L);
-	value |= HWP_MIN_PERF(min);
+	raw_spin_lock_irqsave(&cpu->hwp_lock, flags);
 
-	value &= ~HWP_MAX_PERF(~0L);
-	value |= HWP_MAX_PERF(max);
+	if (unlikely(!cpu->hwp_cache_valid)) {
+		u64 hwv;
+		if (!rdmsrq_on_cpu_if_safe(cpu->cpu, MSR_HWP_REQUEST, &hwv)) {
+			cpu->hwp_req_cached = hwv;
+			cpu->hwp_cache_valid = true;
+		}
+	}
 
-	value &= ~HWP_DESIRED_PERF(~0L);
-	value |= HWP_DESIRED_PERF(desired);
+	prev = cpu->hwp_req_cached;
+	value = prev;
 
-	if (value == prev)
-		return;
+	/* Only modify fields that actually change; avoids meaningless toggles. */
+	if (((prev & HWP_MIN_PERF(~0ULL)) != HWP_MIN_PERF((u64)min))) {
+		value &= ~HWP_MIN_PERF(~0ULL);
+		value |= HWP_MIN_PERF((u64)min);
+	}
+	if (((prev & HWP_MAX_PERF(~0ULL)) != HWP_MAX_PERF((u64)max))) {
+		value &= ~HWP_MAX_PERF(~0ULL);
+		value |= HWP_MAX_PERF((u64)max);
+	}
+	if (((prev & HWP_DESIRED_PERF(~0ULL)) != HWP_DESIRED_PERF((u64)desired))) {
+		value &= ~HWP_DESIRED_PERF(~0ULL);
+		value |= HWP_DESIRED_PERF((u64)desired);
+	}
 
-	WRITE_ONCE(cpu->hwp_req_cached, value);
-	if (fast_switch)
-		wrmsrq(MSR_HWP_REQUEST, value);
-	else
-		wrmsrq_on_cpu(cpu->cpu, MSR_HWP_REQUEST, value);
+	if (value != prev) {
+		cpu->hwp_req_cached = value;
+		write_val = value;
+		do_write = true;
+	}
+
+	raw_spin_unlock_irqrestore(&cpu->hwp_lock, flags);
+
+	/* Local write for fast-switch or same-CPU; else safe remote write. */
+	if (do_write && READ_ONCE(cpu->hwp_req_cached) == write_val) {
+		if (fast_switch || cpu->cpu == smp_processor_id())
+			wrmsrq(MSR_HWP_REQUEST, write_val);
+		else
+			(void)wrmsrq_on_cpu_if_safe(cpu->cpu, MSR_HWP_REQUEST, write_val);
+	}
 }
 
 static void intel_cpufreq_perf_ctl_update(struct cpudata *cpu,
@@ -3442,21 +3791,28 @@ static void intel_cpufreq_cpu_exit(struc
 
 static int intel_cpufreq_suspend(struct cpufreq_policy *policy)
 {
-	intel_pstate_suspend(policy);
+	struct cpudata *cpu = all_cpu_data[policy->cpu];
+	unsigned long flags;
+	u64 value, write_val;
 
-	if (hwp_active) {
-		struct cpudata *cpu = all_cpu_data[policy->cpu];
-		u64 value = READ_ONCE(cpu->hwp_req_cached);
+	/* Match active-mode suspend semantics. */
+	pr_debug("CPU %d suspending\n", cpu->cpu);
+	cpu->suspended = true;
+	intel_pstate_disable_hwp_interrupt(cpu);
 
-		/*
-		 * Clear the desired perf field in MSR_HWP_REQUEST in case
-		 * intel_cpufreq_adjust_perf() is in use and the last value
-		 * written by it may not be suitable.
-		 */
-		value &= ~HWP_DESIRED_PERF(~0L);
-		wrmsrq_on_cpu(cpu->cpu, MSR_HWP_REQUEST, value);
-		WRITE_ONCE(cpu->hwp_req_cached, value);
-	}
+	if (!hwp_active)
+		return 0;
+
+	raw_spin_lock_irqsave(&cpu->hwp_lock, flags);
+	value = cpu->hwp_cache_valid ? cpu->hwp_req_cached : 0;
+	value &= ~HWP_DESIRED_PERF(~0ULL);
+	cpu->hwp_req_cached = value;
+	cpu->hwp_cache_valid = true;
+	write_val = value;
+	raw_spin_unlock_irqrestore(&cpu->hwp_lock, flags);
+
+	if (READ_ONCE(cpu->hwp_req_cached) == write_val)
+		(void)wrmsrq_on_cpu_if_safe(cpu->cpu, MSR_HWP_REQUEST, write_val);
 
 	return 0;
 }
@@ -3786,25 +4142,46 @@ static const struct x86_cpu_id intel_epp
 	 * AlderLake Mobile CPUs.
 	 */
 	X86_MATCH_VFM(INTEL_ALDERLAKE_L, HWP_SET_DEF_BALANCE_PERF_EPP(102)),
+
 	X86_MATCH_VFM(INTEL_SAPPHIRERAPIDS_X, HWP_SET_DEF_BALANCE_PERF_EPP(32)),
 	X86_MATCH_VFM(INTEL_EMERALDRAPIDS_X, HWP_SET_DEF_BALANCE_PERF_EPP(32)),
 	X86_MATCH_VFM(INTEL_GRANITERAPIDS_X, HWP_SET_DEF_BALANCE_PERF_EPP(32)),
 	X86_MATCH_VFM(INTEL_GRANITERAPIDS_D, HWP_SET_DEF_BALANCE_PERF_EPP(32)),
+
+	/* Platform guidance: balanced gaming/desktop tuning. */
 	X86_MATCH_VFM(INTEL_METEORLAKE_L, HWP_SET_EPP_VALUES(HWP_EPP_POWERSAVE,
 		      179, 64, 16)),
 	X86_MATCH_VFM(INTEL_ARROWLAKE, HWP_SET_EPP_VALUES(HWP_EPP_POWERSAVE,
 		      179, 64, 16)),
+
+	/* New: Raptor Lake defaults tuned for gaming responsiveness. */
+	X86_MATCH_VFM(INTEL_RAPTORLAKE,   HWP_SET_EPP_VALUES(HWP_EPP_POWERSAVE, 179, 64, 0)),
+	X86_MATCH_VFM(INTEL_RAPTORLAKE_P, HWP_SET_EPP_VALUES(HWP_EPP_POWERSAVE, 179, 64, 0)),
+	X86_MATCH_VFM(INTEL_RAPTORLAKE_S, HWP_SET_EPP_VALUES(HWP_EPP_POWERSAVE, 179, 64, 0)),
+
 	{}
 };
 
 static const struct x86_cpu_id intel_hybrid_scaling_factor[] = {
-	X86_MATCH_VFM(INTEL_ALDERLAKE, HYBRID_SCALING_FACTOR_ADL),
-	X86_MATCH_VFM(INTEL_ALDERLAKE_L, HYBRID_SCALING_FACTOR_ADL),
-	X86_MATCH_VFM(INTEL_RAPTORLAKE, HYBRID_SCALING_FACTOR_ADL),
-	X86_MATCH_VFM(INTEL_RAPTORLAKE_P, HYBRID_SCALING_FACTOR_ADL),
-	X86_MATCH_VFM(INTEL_RAPTORLAKE_S, HYBRID_SCALING_FACTOR_ADL),
-	X86_MATCH_VFM(INTEL_METEORLAKE_L, HYBRID_SCALING_FACTOR_MTL),
-	X86_MATCH_VFM(INTEL_LUNARLAKE_M, HYBRID_SCALING_FACTOR_LNL),
+	X86_MATCH_VFM(INTEL_ALDERLAKE,     HYBRID_SCALING_FACTOR_ADL), /* 78741 */
+	X86_MATCH_VFM(INTEL_ALDERLAKE_L,   HYBRID_SCALING_FACTOR_ADL),
+
+	/* Raptor Lake: use 80000 for improved perf-to-frequency mapping. */
+	X86_MATCH_VFM(INTEL_RAPTORLAKE,    HYBRID_SCALING_FACTOR_MTL), /* 80000 */
+	X86_MATCH_VFM(INTEL_RAPTORLAKE_P,  HYBRID_SCALING_FACTOR_MTL),
+	X86_MATCH_VFM(INTEL_RAPTORLAKE_S,  HYBRID_SCALING_FACTOR_MTL),
+
+	X86_MATCH_VFM(INTEL_METEORLAKE_L,  HYBRID_SCALING_FACTOR_MTL), /* 80000 */
+	X86_MATCH_VFM(INTEL_LUNARLAKE_M,   HYBRID_SCALING_FACTOR_LNL), /* 86957 */
+
+	{}
+};
+
+/* Raptor Lake family match for minor tuning at init time. */
+static const struct x86_cpu_id raptorlake_ids[] __initconst = {
+	X86_MATCH_VFM(INTEL_RAPTORLAKE,   1),
+	X86_MATCH_VFM(INTEL_RAPTORLAKE_P, 1),
+	X86_MATCH_VFM(INTEL_RAPTORLAKE_S, 1),
 	{}
 };
 
@@ -3921,6 +4298,12 @@ hwp_cpu_matched:
 			pr_debug("hybrid scaling factor: %d\n", hybrid_scaling_factor);
 		}
 
+		/* Raptor Lake gaming-friendly iowait boost hold time. */
+		if (x86_match_cpu(raptorlake_ids)) {
+			hwp_boost_hold_time_ns = 5 * NSEC_PER_MSEC;
+			pr_debug("Raptor Lake: set HWP boost hold time to %d ns\n",
+				 hwp_boost_hold_time_ns);
+		}
 	}
 
 	mutex_lock(&intel_pstate_driver_lock);

--- a/kernel/irq/proc.c	2025-08-15 16:39:37.000000000 +0200
+++ b/kernel/irq/proc.c	2025-08-17 18:15:09.256757473 +0200
@@ -45,55 +45,71 @@ enum {
 
 static int show_irq_affinity(int type, struct seq_file *m)
 {
-	struct irq_desc *desc = irq_to_desc((long)m->private);
-	const struct cpumask *mask;
+    unsigned int irq = (unsigned int)(unsigned long)m->private;
+    struct irq_desc *desc = irq_to_desc(irq);
+    const struct cpumask *mask = NULL;
+
+    if (!desc)
+        return -ENOENT;
+
+    switch (type) {
+    case AFFINITY:
+    case AFFINITY_LIST:
+        mask = irq_data_get_affinity_mask(&desc->irq_data);
+        if (irq_move_pending(&desc->irq_data))
+            mask = irq_desc_get_pending_mask(desc);
+        break;
 
-	switch (type) {
-	case AFFINITY:
-	case AFFINITY_LIST:
-		mask = desc->irq_common_data.affinity;
-		if (irq_move_pending(&desc->irq_data))
-			mask = irq_desc_get_pending_mask(desc);
-		break;
-	case EFFECTIVE:
-	case EFFECTIVE_LIST:
+    case EFFECTIVE:
+    case EFFECTIVE_LIST:
 #ifdef CONFIG_GENERIC_IRQ_EFFECTIVE_AFF_MASK
-		mask = irq_data_get_effective_affinity_mask(&desc->irq_data);
-		break;
+        mask = irq_data_get_effective_affinity_mask(&desc->irq_data);
+        break;
+#else
+        return -EINVAL;
 #endif
-	default:
-		return -EINVAL;
-	}
-
-	switch (type) {
-	case AFFINITY_LIST:
-	case EFFECTIVE_LIST:
-		seq_printf(m, "%*pbl\n", cpumask_pr_args(mask));
-		break;
-	case AFFINITY:
-	case EFFECTIVE:
-		seq_printf(m, "%*pb\n", cpumask_pr_args(mask));
-		break;
-	}
-	return 0;
+    default:
+        return -EINVAL;
+    }
+
+    if (!mask) {
+        seq_putc(m, '\n');
+        return 0;
+    }
+
+    switch (type) {
+    case AFFINITY_LIST:
+    case EFFECTIVE_LIST:
+        seq_printf(m, "%*pbl\n", cpumask_pr_args(mask));
+        break;
+    case AFFINITY:
+    case EFFECTIVE:
+        seq_printf(m, "%*pb\n", cpumask_pr_args(mask));
+        break;
+    }
+    return 0;
 }
 
 static int irq_affinity_hint_proc_show(struct seq_file *m, void *v)
 {
-	struct irq_desc *desc = irq_to_desc((long)m->private);
-	cpumask_var_t mask;
+    unsigned int irq = (unsigned int)(unsigned long)m->private;
+    struct irq_desc *desc = irq_to_desc(irq);
+    const struct cpumask *hint;
+
+    if (!desc) {
+        seq_putc(m, '\n');
+        return 0;
+    }
+
+    /* Lockless snapshot of the pointer; drivers must keep it valid while IRQ lives. */
+    hint = READ_ONCE(desc->affinity_hint);
+    if (!hint) {
+        seq_putc(m, '\n');
+        return 0;
+    }
 
-	if (!zalloc_cpumask_var(&mask, GFP_KERNEL))
-		return -ENOMEM;
-
-	scoped_guard(raw_spinlock_irq, &desc->lock) {
-		if (desc->affinity_hint)
-			cpumask_copy(mask, desc->affinity_hint);
-	}
-
-	seq_printf(m, "%*pb\n", cpumask_pr_args(mask));
-	free_cpumask_var(mask);
-	return 0;
+    seq_printf(m, "%*pb\n", cpumask_pr_args(hint));
+    return 0;
 }
 
 int no_irq_affinity;

--- a/kernel/irq/affinity.c	2025-08-21 13:08:08.000000000 +0100
+++ b/kernel/irq/affinity.c	2025-10-22 12:28:35.518663546 +0100
@@ -2,25 +2,953 @@
 /*
  * Copyright (C) 2016 Thomas Gleixner.
  * Copyright (C) 2016-2017 Christoph Hellwig.
+ * Raptor Lake optimizations (C) 2025 ms178.
  */
 #include <linux/interrupt.h>
 #include <linux/kernel.h>
 #include <linux/slab.h>
 #include <linux/cpu.h>
 #include <linux/group_cpus.h>
+#include <linux/cpufreq.h>
+#include <linux/sched/topology.h>
+#include <linux/topology.h>
+#include <linux/numa.h>
+#include <linux/overflow.h>
+#include <linux/bitmap.h>
+#ifdef CONFIG_X86
+#include <linux/module.h>
+#include <asm/cpu_device_id.h>
+#include <asm/intel-family.h>
+#include <asm/topology.h>
+#include <asm/cpu.h>
+#include <asm/smp.h>
+#endif
 
+#ifdef CONFIG_X86
+/* Maximum number of cores to handle */
+#define MAX_CORES_PER_NODE 64  /* Increased to handle future processors */
+
+/* Module parameters */
+static bool irq_pcore_affinity = true;
+module_param_named(pcore_affinity, irq_pcore_affinity, bool, 0644);
+MODULE_PARM_DESC(pcore_affinity, "Enable P-core IRQ affinity (default: 1)");
+
+/* Define CPU IDs if not already defined */
+#ifndef INTEL_FAM6_RAPTORLAKE
+#define INTEL_FAM6_RAPTORLAKE 0xB7
+#endif
+
+#ifndef INTEL_FAM6_ALDERLAKE
+#define INTEL_FAM6_ALDERLAKE 0x97
+#endif
+
+#ifndef INTEL_FAM6_ALDERLAKE_L
+#define INTEL_FAM6_ALDERLAKE_L 0x9A
+#endif
+
+/* Core type definition if not available */
+#ifndef X86_CORE_TYPE_INTEL_CORE
+#define X86_CORE_TYPE_INTEL_CORE 1
+#endif
+
+#ifndef X86_CORE_TYPE_INTEL_ATOM
+#define X86_CORE_TYPE_INTEL_ATOM 0
+#endif
+
+/* Gaming-focused controls */
+static bool gaming_mode = true;
+module_param(gaming_mode, bool, 0644);
+MODULE_PARM_DESC(gaming_mode, "Favor low variance: pack small vector sets onto few P-core SMT domains (default: true)");
+
+static unsigned int smallvec_threshold = 16;
+module_param(smallvec_threshold, uint, 0644);
+MODULE_PARM_DESC(smallvec_threshold, "Vectors <= this are 'small' and tightly packed in gaming_mode (default: 16)");
+
+static unsigned int smallvec_pack_domains = 2;
+module_param(smallvec_pack_domains, uint, 0644);
+MODULE_PARM_DESC(smallvec_pack_domains, "Max P-core SMT domains for small vector sets in gaming_mode (default: 2)");
+
+static unsigned int pcore_spread_width = 3;
+module_param(pcore_spread_width, uint, 0644);
+MODULE_PARM_DESC(pcore_spread_width, "Max P-core SMT domains to spread across for larger vector sets (default: 3)");
+
+/* Anchor policy for balanced-mode mitigation:
+ * true  -> bias domains that include CPU0 to keep a domain hot
+ * false -> penalize CPU0 domains (useful when you pin away from CPU0)
+ */
+static bool anchor_prefer_cpu0 = true;
+module_param(anchor_prefer_cpu0, bool, 0644);
+MODULE_PARM_DESC(anchor_prefer_cpu0,
+				 "Bias selection toward domains containing CPU0 to keep a domain 'hot' in balanced mode (default: true)");
+
+/* Optional default-affinity override: 0=no change (default), 1=P-cores, 2=E-cores */
+static unsigned int default_affinity_mode;
+module_param(default_affinity_mode, uint, 0644);
+MODULE_PARM_DESC(default_affinity_mode,
+				 "Default IRQ affinity override: 0=no change (default), 1=P-cores, 2=E-cores");
+
+/* Hybrid integration policy */
+static int irq_hybrid_policy = 1;
+/* 0 = spillover after P budget, 1 = capacity-aware (recommended), 2 = budgeted E share */
+module_param_named(hybrid_policy, irq_hybrid_policy, int, 0644);
+MODULE_PARM_DESC(hybrid_policy,
+				 "Hybrid IRQ E-core policy: 0=spillover-after-P-budget, 1=capacity-aware (default), 2=budgeted-E-share");
+
+/* Vectors per P-core (SMT) domain before we consider E-cores */
+static unsigned int pcore_budget_per_domain = 2;
+module_param(pcore_budget_per_domain, uint, 0644);
+MODULE_PARM_DESC(pcore_budget_per_domain,
+				 "Vectors per P-core (SMT) domain before spilling to E-cores (default: 2)");
+
+/* When using policy 2 (budgeted share), percentage of overflow vectors going to E-cores */
+static unsigned int ecore_share_pct = 25;
+module_param(ecore_share_pct, uint, 0644);
+MODULE_PARM_DESC(ecore_share_pct,
+				 "E-core share percentage of overflow vectors (policy=2); default: 25");
+
+/* P-core mask management with proper locking */
+static DEFINE_MUTEX(pcore_mask_lock);
+static struct cpumask pcore_mask;
+static atomic_t pcore_mask_initialized = ATOMIC_INIT(0);
+static int numa_node_for_cpu[NR_CPUS];
+
+/* Store L2 cache domain information */
+static struct cpumask *l2_domain_masks;
+static int l2_domain_count;
+
+/* Cache to store CPU core types: -2 = uninitialized, -1 = not hybrid/unknown, 0 = E-core, 1 = P-core */
+static DEFINE_SPINLOCK(core_type_lock);
+static int cpu_core_type[NR_CPUS] = { [0 ... NR_CPUS-1] = -2 };
+
+/* Frequency heuristic information */
+static unsigned int max_cpu_freq;
+static atomic_t freq_initialized = ATOMIC_INIT(0);
+
+/* L2 core ID cache to avoid recalculation */
+static int l2_core_ids[NR_CPUS];
+static atomic_t l2_ids_initialized = ATOMIC_INIT(0);
+
+/* CPU hotplug dynamic state id (for correct unregister) */
+static int pcore_cpuhp_state = -1;
+
+/**
+ * hybrid_cpu_detected - Check if system has hybrid CPU architecture
+ *
+ * Detects Intel hybrid architectures like Raptor Lake and Alder Lake.
+ * Result is safely cached for performance.
+ *
+ * Return: true if hybrid CPU detected, false otherwise
+ */
+static bool hybrid_cpu_detected(void)
+{
+	static int is_hybrid = -1; /* -1: unknown, 0: no, 1: yes */
+	static DEFINE_MUTEX(hybrid_detect_lock);
+	static const struct x86_cpu_id hybrid_ids[] = {
+		{ .family = 6, .model = INTEL_FAM6_RAPTORLAKE,   .driver_data = 0 },
+		{ .family = 6, .model = INTEL_FAM6_ALDERLAKE,    .driver_data = 0 },
+		{ .family = 6, .model = INTEL_FAM6_ALDERLAKE_L,  .driver_data = 0 },
+		{}
+	};
+	int v = is_hybrid;
+
+	if (v != -1) {
+		return v == 1;
+	}
+
+	mutex_lock(&hybrid_detect_lock);
+	v = is_hybrid;
+	if (v == -1) {
+		v = x86_match_cpu(hybrid_ids) ? 1 : 0;
+		is_hybrid = v;
+	}
+	mutex_unlock(&hybrid_detect_lock);
+
+	return v == 1;
+}
+
+/**
+ * init_freq_info - Initialize frequency information for heuristic detection
+ *
+ * Efficiently calculates and caches maximum CPU frequency for use in core type detection.
+ * Only performs the calculation once for all CPUs.
+ */
+static void init_freq_info(void)
+{
+	static DEFINE_MUTEX(freq_lock);
+	unsigned int freq, temp_max = 0;
+	int c;
+
+	if (atomic_read_acquire(&freq_initialized)) {
+		return;
+	}
+
+	mutex_lock(&freq_lock);
+	if (!atomic_read(&freq_initialized)) {
+		for_each_online_cpu(c) {
+			freq = cpufreq_quick_get_max(c);
+			if (freq > temp_max) {
+				temp_max = freq;
+			}
+		}
+
+		/* Publish data before flipping the initialized flag */
+		max_cpu_freq = temp_max;
+		smp_wmb();
+		atomic_set(&freq_initialized, 1);
+	}
+	mutex_unlock(&freq_lock);
+}
+
+/**
+ * init_l2_core_ids - Pre-calculate L2 domain IDs once
+ *
+ * Pre-computes the L2 domain IDs for all CPUs to avoid expensive
+ * recalculations during L2 domain detection fallback.
+ */
+static void init_l2_core_ids(void)
+{
+	int cpu;
+
+	if (atomic_read_acquire(&l2_ids_initialized)) {
+		return;
+	}
+
+	for_each_possible_cpu(cpu) {
+		int pkg = topology_physical_package_id(cpu);
+		int cid = topology_core_id(cpu);
+
+		if (pkg < 0) {
+			pkg = 0;
+		}
+		if (cid < 0) {
+			cid = cpu; /* mild fallback avoids collapse */
+		}
+
+		l2_core_ids[cpu] = ((pkg & 0xFFFF) << 16) | (cid & 0xFFFF);
+	}
+
+	/* Publish array before setting initialized flag */
+	smp_wmb();
+	atomic_set(&l2_ids_initialized, 1);
+}
+
+/**
+ * get_core_type - Optimized CPU core type detection with caching
+ * @cpu: CPU number to check
+ *
+ * Efficiently determines whether a CPU is a P-core or E-core using three methods
+ * in order of reliability, with results cached for maximum performance.
+ *
+ * Return: 1 for P-core, 0 for E-core, -1 if unknown/not hybrid
+ */
+static int get_core_type(int cpu)
+{
+	int core_type;
+
+	if (unlikely(!cpu_possible(cpu))) {
+		return -1;
+	}
+
+	/* Fast path: check cache with acquire semantics */
+	core_type = READ_ONCE(cpu_core_type[cpu]);
+	if (likely(core_type != -2)) {
+		return core_type;
+	}
+
+	/* Slow path: not hybrid → cache and return */
+	if (unlikely(!hybrid_cpu_detected())) {
+		unsigned long flags;
+		spin_lock_irqsave(&core_type_lock, flags);
+		if (cpu_core_type[cpu] == -2) {
+			WRITE_ONCE(cpu_core_type[cpu], -1);
+		}
+		core_type = cpu_core_type[cpu];
+		spin_unlock_irqrestore(&core_type_lock, flags);
+		return core_type;
+	}
+
+#ifdef CONFIG_INTEL_HYBRID_CPU
+	/* Most reliable path: native core type detection */
+	{
+		u8 type = cpu_data(cpu).x86_core_type;
+		unsigned long flags;
+
+		/* P-core: support both macro spellings across kernels */
+		if (
+#ifdef X86_CORE_TYPE_INTEL_CORE
+		    type == X86_CORE_TYPE_INTEL_CORE ||
+#endif
+#ifdef X86_CORE_TYPE_CORE
+		    type == X86_CORE_TYPE_CORE ||
+#endif
+		    false) {
+			spin_lock_irqsave(&core_type_lock, flags);
+			if (cpu_core_type[cpu] == -2) {
+				WRITE_ONCE(cpu_core_type[cpu], 1);
+			}
+			spin_unlock_irqrestore(&core_type_lock, flags);
+			return 1;
+		}
+
+		/* E-core: support both macro spellings across kernels */
+		if (
+#ifdef X86_CORE_TYPE_INTEL_ATOM
+		    type == X86_CORE_TYPE_INTEL_ATOM ||
+#endif
+#ifdef X86_CORE_TYPE_ATOM
+		    type == X86_CORE_TYPE_ATOM ||
+#endif
+		    false) {
+			spin_lock_irqsave(&core_type_lock, flags);
+			if (cpu_core_type[cpu] == -2) {
+				WRITE_ONCE(cpu_core_type[cpu], 0);
+			}
+			spin_unlock_irqrestore(&core_type_lock, flags);
+			return 0;
+		}
+	}
+#endif /* CONFIG_INTEL_HYBRID_CPU */
+
+	/* Heuristic 1: SMT sibling count (P-cores have SMT on 14700KF) */
+	{
+		const struct cpumask *thread_siblings = topology_sibling_cpumask(cpu);
+		unsigned long flags;
+
+		if (likely(thread_siblings) && cpumask_weight(thread_siblings) > 1) {
+			spin_lock_irqsave(&core_type_lock, flags);
+			if (cpu_core_type[cpu] == -2) {
+				WRITE_ONCE(cpu_core_type[cpu], 1);
+			}
+			spin_unlock_irqrestore(&core_type_lock, flags);
+			return 1;
+		}
+	}
+
+	/* Heuristic 2: frequency-based last resort */
+	if (unlikely(!atomic_read_acquire(&freq_initialized))) {
+		init_freq_info();
+	}
+
+	if (likely(max_cpu_freq > 0)) {
+		unsigned int cpu_freq = cpufreq_quick_get_max(cpu);
+		unsigned int maxf = max_cpu_freq;
+		unsigned int thr_p = (maxf / 100U) * 95U;
+		unsigned int thr_e = (maxf / 100U) * 70U;
+		unsigned long flags;
+
+		if (cpu_freq >= thr_p) {
+			spin_lock_irqsave(&core_type_lock, flags);
+			if (cpu_core_type[cpu] == -2) {
+				WRITE_ONCE(cpu_core_type[cpu], 1);
+			}
+			spin_unlock_irqrestore(&core_type_lock, flags);
+			return 1;
+		} else if (cpu_freq > 0 && cpu_freq <= thr_e) {
+			spin_lock_irqsave(&core_type_lock, flags);
+			if (cpu_core_type[cpu] == -2) {
+				WRITE_ONCE(cpu_core_type[cpu], 0);
+			}
+			spin_unlock_irqrestore(&core_type_lock, flags);
+			return 0;
+		}
+	}
+
+	/* Unknown */
+	{
+		unsigned long flags;
+		spin_lock_irqsave(&core_type_lock, flags);
+		if (cpu_core_type[cpu] == -2) {
+			WRITE_ONCE(cpu_core_type[cpu], -1);
+		}
+		core_type = cpu_core_type[cpu];
+		spin_unlock_irqrestore(&core_type_lock, flags);
+	}
+
+	return core_type;
+}
+
+/**
+ * free_l2_domain_masks - Free L2 domain mask resources
+ *
+ * Helper function to safely clean up L2 domain resources.
+ * Can be called from any context including error paths.
+ */
+static void free_l2_domain_masks(void)
+{
+	mutex_lock(&pcore_mask_lock);
+	if (l2_domain_masks) {
+		kfree(l2_domain_masks);
+		l2_domain_masks = NULL;
+		l2_domain_count = 0;
+	}
+	mutex_unlock(&pcore_mask_lock);
+}
+
+/**
+ * get_pcore_mask - Fill provided mask with performance cores
+ * @dst: Destination cpumask to fill with P-cores
+ *
+ * Thread-safe function to identify performance cores on hybrid CPUs.
+ * Caller must provide the destination buffer.
+ *
+ * Return: 0 on success, negative error code on failure
+ */
+static int get_pcore_mask(struct cpumask *dst)
+{
+	if (unlikely(!dst)) {
+		return -EINVAL;
+	}
+
+	/* Lock-free fast path: read initialized flag with acquire semantics */
+	if (likely(atomic_read_acquire(&pcore_mask_initialized))) {
+		/* Safe to read pcore_mask without lock (published via atomic_set_release) */
+		cpumask_copy(dst, &pcore_mask);
+		return 0;
+	}
+
+	/* Slow path: initialize under lock */
+	mutex_lock(&pcore_mask_lock);
+	if (!atomic_read(&pcore_mask_initialized)) {
+		int cpu;
+		bool direct_detection = false;
+
+		cpumask_clear(&pcore_mask);
+
+		/* Direct core type detection (most reliable) */
+		for_each_possible_cpu(cpu) {
+			int core_type = get_core_type(cpu);
+
+			if (core_type == 1) {
+				cpumask_set_cpu(cpu, &pcore_mask);
+			}
+			if (cpu < NR_CPUS) {
+				numa_node_for_cpu[cpu] = cpu_to_node(cpu);
+			}
+		}
+		direct_detection = !cpumask_empty(&pcore_mask);
+
+		/* SMT sibling union fallback */
+		if (unlikely(!direct_detection)) {
+			for_each_online_cpu(cpu) {
+				const struct cpumask *sib = topology_sibling_cpumask(cpu);
+
+				if (sib && cpumask_weight(sib) > 1) {
+					cpumask_or(&pcore_mask, &pcore_mask, sib);
+				}
+			}
+		}
+
+		/* Frequency-based fallback */
+		if (unlikely(cpumask_empty(&pcore_mask))) {
+			unsigned int max_freq = 0;
+			int max_freq_cpu = -1;
+
+			for_each_online_cpu(cpu) {
+				unsigned int f = cpufreq_quick_get_max(cpu);
+
+				if (f > max_freq && f > 0) {
+					max_freq = f;
+					max_freq_cpu = cpu;
+				}
+			}
+
+			if (max_freq_cpu >= 0 && max_freq > 0) {
+				unsigned int threshold = (max_freq / 100U) * 95U;
+
+				for_each_online_cpu(cpu) {
+					unsigned int f = cpufreq_quick_get_max(cpu);
+
+					if (f >= threshold && f > 0) {
+						cpumask_set_cpu(cpu, &pcore_mask);
+					}
+				}
+			}
+		}
+
+		/* Final fallback: all online CPUs */
+		if (unlikely(cpumask_empty(&pcore_mask))) {
+			cpumask_copy(&pcore_mask, cpu_online_mask);
+		}
+
+		/* Publish mask with release semantics before setting initialized flag */
+		atomic_set_release(&pcore_mask_initialized, 1);
+	}
+	mutex_unlock(&pcore_mask_lock);
+
+	/* Copy result (safe even if another CPU initialized; pcore_mask is now stable) */
+	cpumask_copy(dst, &pcore_mask);
+	return 0;
+}
+
+/**
+ * identify_l2_domains - Build per-core (SMT) domains for P-cores
+ * @p_core_mask: Mask of P-cores to analyze (required, non-empty)
+ *
+ * Builds unique per-core domains using the SMT sibling mask intersected with
+ * the P-core mask. This prevents collapsing all P-cores into a single LLC
+ * domain and provides stable, cache-friendly grouping.
+ *
+ * Return: 0 on success, negative error code on failure
+ *
+ * Caller should hold cpus_read_lock for a stable topology view.
+ */
+static int identify_l2_domains(struct cpumask *p_core_mask)
+{
+	int cpu, j;
+	int max_domains;
+	cpumask_var_t dom, processed;
+
+	if (unlikely(!p_core_mask || cpumask_empty(p_core_mask))) {
+		pr_warn("identify_l2_domains: Empty P-core mask provided\n");
+		return -EINVAL;
+	}
+
+	max_domains = cpumask_weight(p_core_mask);
+	if (unlikely(max_domains <= 0))
+		return -ENODATA;
+
+	if (!zalloc_cpumask_var(&dom, GFP_KERNEL))
+		return -ENOMEM;
+	if (!zalloc_cpumask_var(&processed, GFP_KERNEL)) {
+		free_cpumask_var(dom);
+		return -ENOMEM;
+	}
+
+	mutex_lock(&pcore_mask_lock);
+
+	if (l2_domain_masks) {
+		kfree(l2_domain_masks);
+		l2_domain_masks = NULL;
+		l2_domain_count = 0;
+	}
+
+	l2_domain_masks = kcalloc(max_domains, sizeof(struct cpumask), GFP_KERNEL);
+	if (unlikely(!l2_domain_masks)) {
+		mutex_unlock(&pcore_mask_lock);
+		free_cpumask_var(processed);
+		free_cpumask_var(dom);
+		return -ENOMEM;
+	}
+
+	l2_domain_count = 0;
+
+	/* Optimized loop: skip already-processed CPUs to reduce redundant sibling lookups */
+	for_each_cpu(cpu, p_core_mask) {
+		const struct cpumask *sib;
+
+		if (cpumask_test_cpu(cpu, processed))
+			continue;
+
+		sib = topology_sibling_cpumask(cpu);
+
+		if (likely(sib && !cpumask_empty(sib))) {
+			/* Compute domain = sibling ∩ P-cores in one step */
+			cpumask_and(dom, sib, p_core_mask);
+		} else {
+			cpumask_clear(dom);
+			cpumask_set_cpu(cpu, dom);
+		}
+
+		if (unlikely(cpumask_empty(dom)))
+			continue;
+
+		/* Mark all CPUs in this domain as processed to avoid duplicates */
+		cpumask_or(processed, processed, dom);
+
+		/* Check for duplicate domain (rare; skip inner loop if already added) */
+		for (j = 0; j < l2_domain_count; j++) {
+			if (cpumask_equal(&l2_domain_masks[j], dom)) {
+				goto next_cpu;
+			}
+		}
+
+		/* Add new domain */
+		if (likely(l2_domain_count < max_domains))
+			cpumask_copy(&l2_domain_masks[l2_domain_count++], dom);
+		else
+			break;
+
+next_cpu:
+		;
+	}
+
+	mutex_unlock(&pcore_mask_lock);
+	free_cpumask_var(processed);
+	free_cpumask_var(dom);
+	return l2_domain_count > 0 ? 0 : -ENODATA;
+}
+
+/**
+ * group_cpus_hybrid_first - Hybrid IRQ distribution optimized for balanced and gaming
+ * @num_grps: Number of groups to create (>0)
+ *
+ * Strategy:
+ * - For small vector counts: pack onto a minimal number of high-capacity P-core
+ *   SMT domains (keep a domain hot to reduce wake/ramp latency in balanced mode).
+ * - For larger vector counts: limit spread across P-core domains to a configurable
+ *   width, reusing domains before expanding (leave other P-cores clean).
+ * - E-cores: used only after a configurable P budget is exhausted (spillover).
+ *
+ * Safety:
+ * - Filters P-core mask to online CPUs.
+ * - Snapshots P SMT domains under lock; operates on a private copy (no UAF).
+ * - Robust fallbacks to group_cpus_evenly() if anything becomes inconsistent.
+ * - No internal default-affinity fill; we either generate a valid plan or fall back.
+ *
+ * Caller should hold cpus_read_lock for a stable topology view.
+ */
+static struct cpumask *group_cpus_hybrid_first(unsigned int num_grps, unsigned int *nr_out)
+{
+	cpumask_var_t p_core_copy;
+	cpumask_var_t e_cores_mask;
+	unsigned long *assigned = NULL;
+	struct cpumask *result = NULL;
+	struct cpumask *l2_local_masks = NULL;
+	int l2_local_count = 0;
+	int i, j, cpu, grp_idx = 0;
+	int ret;
+
+	if (!num_grps || !nr_out) {
+		if (nr_out) *nr_out = 0;
+		return NULL;
+	}
+
+	/* If hybrid-aware path disabled or not hybrid, use vanilla */
+	if (unlikely(!irq_pcore_affinity || !hybrid_cpu_detected()))
+		return group_cpus_evenly(num_grps, nr_out);
+
+	if (!zalloc_cpumask_var(&p_core_copy, GFP_KERNEL))
+		return group_cpus_evenly(num_grps, nr_out);
+	if (!zalloc_cpumask_var(&e_cores_mask, GFP_KERNEL)) {
+		free_cpumask_var(p_core_copy);
+		return group_cpus_evenly(num_grps, nr_out);
+	}
+	assigned = bitmap_zalloc(nr_cpu_ids, GFP_KERNEL);
+	if (!assigned) {
+		free_cpumask_var(e_cores_mask);
+		free_cpumask_var(p_core_copy);
+		return group_cpus_evenly(num_grps, nr_out);
+	}
+
+	/* Compute P-core set; bail to even if empty/failed */
+	ret = get_pcore_mask(p_core_copy);
+	if (unlikely(ret || cpumask_empty(p_core_copy))) {
+		bitmap_free(assigned);
+		free_cpumask_var(e_cores_mask);
+		free_cpumask_var(p_core_copy);
+		return group_cpus_evenly(num_grps, nr_out);
+	}
+
+	/* Only operate on online CPUs */
+	cpumask_and(p_core_copy, p_core_copy, cpu_online_mask);
+
+	result = kcalloc(num_grps, sizeof(struct cpumask), GFP_KERNEL);
+	if (!result) {
+		bitmap_free(assigned);
+		free_cpumask_var(e_cores_mask);
+		free_cpumask_var(p_core_copy);
+		return group_cpus_evenly(num_grps, nr_out);
+	}
+	for (i = 0; i < (int)num_grps; i++)
+		cpumask_clear(&result[i]);
+
+	/* E-cores = online - P-cores */
+	cpumask_andnot(e_cores_mask, cpu_online_mask, p_core_copy);
+
+	/* Build per-core SMT domains for P-cores and snapshot them */
+	ret = identify_l2_domains(p_core_copy);
+	if (likely(ret == 0)) {
+		mutex_lock(&pcore_mask_lock);
+		if (l2_domain_count > 0 && l2_domain_masks) {
+			l2_local_count = l2_domain_count;
+			l2_local_masks = kcalloc(l2_local_count, sizeof(struct cpumask), GFP_KERNEL);
+			if (l2_local_masks) {
+				for (i = 0; i < l2_local_count; i++)
+					cpumask_copy(&l2_local_masks[i], &l2_domain_masks[i]);
+			}
+		}
+		mutex_unlock(&pcore_mask_lock);
+
+		if (unlikely(!l2_local_masks || l2_local_count == 0))
+			ret = -ENOMEM;
+	}
+
+	/* Determine domain limit (packing vs limited spread) and place groups */
+	{
+		unsigned int p_grps = 0, e_grps = 0;
+		unsigned int limit;
+
+		if (unlikely(ret)) {
+			/* No domain data; fallback to vanilla */
+			goto fallback_evenly;
+		}
+
+		if (num_grps <= smallvec_threshold)
+			limit = smallvec_pack_domains;
+		else
+			limit = pcore_spread_width;
+
+		if (limit == 0 || limit > (unsigned int)l2_local_count)
+			limit = (unsigned int)l2_local_count;
+
+		/* P budget across selected domains */
+		{
+			unsigned int budget = pcore_budget_per_domain ? (pcore_budget_per_domain * limit) : limit;
+			if (budget < 1)
+				budget = limit;
+			p_grps = min_t(unsigned int, num_grps, budget);
+			e_grps = num_grps - p_grps;
+		}
+
+		/* Score domains: prefer higher capacity; optional CPU0 bias */
+		struct {
+			int idx;
+			s64 score;
+		} *ds = NULL;
+
+		ds = kcalloc(l2_local_count, sizeof(*ds), GFP_KERNEL);
+		if (unlikely(!ds))
+			goto fallback_evenly;
+
+		for (i = 0; i < l2_local_count; i++) {
+			u64 cap = 0;
+			for_each_cpu(cpu, &l2_local_masks[i])
+				cap += (u64)arch_scale_cpu_capacity(cpu);
+
+			if (cpumask_test_cpu(0, &l2_local_masks[i]))
+				ds[i].score = anchor_prefer_cpu0 ? (s64)cap + 1000000000LL : (s64)cap - 1000000000LL;
+			else
+				ds[i].score = (s64)cap;
+			ds[i].idx = i;
+		}
+
+		/* Partial selection sort: top 'limit' domains */
+		for (i = 0; i < (int)limit && i < l2_local_count; i++) {
+			int maxk = i;
+			for (j = i + 1; j < l2_local_count; j++)
+				if (ds[j].score > ds[maxk].score)
+					maxk = j;
+			if (maxk != i) {
+				typeof(*ds) tmp = ds[i];
+				ds[i] = ds[maxk];
+				ds[maxk] = tmp;
+			}
+		}
+
+		/* Place P-groups round-robin across selected top domains */
+		{
+			unsigned int placed = 0;
+			for (i = 0; i < (int)p_grps && grp_idx < (int)num_grps; i++) {
+				int dom_idx = ds[i % (int)limit].idx;
+				bool placed_one = false;
+
+				for_each_cpu(cpu, &l2_local_masks[dom_idx]) {
+					if (!test_and_set_bit(cpu, assigned)) {
+						cpumask_set_cpu(cpu, &result[grp_idx++]);
+						placed++;
+						placed_one = true;
+						break;
+					}
+				}
+				/* If domain is full, fall back to any free P-core */
+				if (unlikely(!placed_one)) {
+					for_each_cpu(cpu, p_core_copy) {
+						if (!test_and_set_bit(cpu, assigned)) {
+							cpumask_set_cpu(cpu, &result[grp_idx++]);
+							placed++;
+							break;
+						}
+					}
+				}
+			}
+			if (unlikely(placed < p_grps)) {
+				kfree(ds);
+				goto fallback_evenly;
+			}
+		}
+
+		kfree(ds);
+
+		/* Evenly place spillover groups to E-cores, clamped by E-core count */
+		if (e_grps > 0 && !cpumask_empty(e_cores_mask)) {
+			int e_count = cpumask_weight(e_cores_mask);
+			int groups_to_place = (int)e_grps;
+
+			if (groups_to_place > e_count)
+				groups_to_place = e_count;
+
+			if (groups_to_place > 0) {
+				int per_group = e_count / groups_to_place;
+				int extra = e_count % groups_to_place;
+				int g = 0;
+
+				for_each_cpu(cpu, e_cores_mask) {
+					if (grp_idx + g >= (int)num_grps)
+						break;
+					cpumask_set_cpu(cpu, &result[grp_idx + g]);
+					if (cpumask_weight(&result[grp_idx + g]) >= (per_group + (g < extra ? 1 : 0)))
+						g++;
+					if (g >= groups_to_place)
+						break;
+				}
+				grp_idx += groups_to_place;
+			}
+		}
+	}
+
+	/* Success path */
+	kfree(l2_local_masks);
+	bitmap_free(assigned);
+	free_cpumask_var(e_cores_mask);
+	free_cpumask_var(p_core_copy);
+	*nr_out = (unsigned int)grp_idx;
+	return result;
+
+fallback_evenly:
+	kfree(l2_local_masks);
+	kfree(result);
+	bitmap_free(assigned);
+	free_cpumask_var(e_cores_mask);
+	free_cpumask_var(p_core_copy);
+	return group_cpus_evenly(num_grps, nr_out);
+}
+
+/**
+ * pcore_cpu_notify - Optimized CPU hotplug notification handler
+ * @cpu: CPU number that changed state
+ *
+ * Efficiently handles CPU hotplug events with minimal blocking.
+ * Uses trylock where appropriate to avoid stalling critical paths.
+ *
+ * Return: 0 on success, negative error code on failure
+ */
+static int pcore_cpu_notify(unsigned int cpu)
+{
+	if (unlikely(system_state != SYSTEM_RUNNING)) {
+		return 0;
+	}
+
+	if (cpu >= NR_CPUS) {
+		pr_warn("pcore_cpu_notify: cpu %u out of range\n", cpu);
+		return -EINVAL;
+	}
+
+	numa_node_for_cpu[cpu] = cpu_to_node(cpu);
+
+	atomic_set(&pcore_mask_initialized, 0);
+	atomic_set(&freq_initialized, 0);
+	atomic_set(&l2_ids_initialized, 0);
+
+	spin_lock(&core_type_lock);
+	cpu_core_type[cpu] = -2;
+	spin_unlock(&core_type_lock);
+
+	mutex_lock(&pcore_mask_lock);
+	l2_domain_count = 0;
+	mutex_unlock(&pcore_mask_lock);
+
+	return 0;
+}
+
+/**
+ * hybrid_irq_tuning_exit - Module exit function
+ *
+ * Cleans up all resources and restores system state when module is unloaded.
+ */
+static void __exit hybrid_irq_tuning_exit(void)
+{
+	/* If we didn't register or disabled, nothing to do */
+	if (pcore_cpuhp_state >= 0) {
+		cpuhp_remove_state_nocalls(pcore_cpuhp_state);
+		pcore_cpuhp_state = -1;
+	}
+
+	/* Free all resources */
+	free_l2_domain_masks();
+
+	/* Reset state */
+	atomic_set(&pcore_mask_initialized, 0);
+}
+
+/**
+ * hybrid_irq_tuning - Module initialization function
+ *
+ * Sets up hybrid CPU optimization for IRQ affinity on Raptor Lake
+ * and similar hybrid architectures.
+ *
+ * Return: 0 on success, negative error code on failure
+ */
+static int __init hybrid_irq_tuning(void)
+{
+	int ret = 0, cpu;
+	cpumask_var_t pcore_copy, ecore_mask;
+
+	if (!hybrid_cpu_detected() || !irq_pcore_affinity)
+		return 0;
+
+	for_each_possible_cpu(cpu) {
+		if (cpu < NR_CPUS)
+			numa_node_for_cpu[cpu] = cpu_to_node(cpu);
+	}
+
+	init_l2_core_ids();
+	init_freq_info();
+
+	ret = cpuhp_setup_state(CPUHP_AP_ONLINE_DYN, "irq/pcore_affinity:online",
+				pcore_cpu_notify, pcore_cpu_notify);
+	if (ret < 0) {
+		pr_err("Failed to register CPU hotplug callback: %d\n", ret);
+		return ret;
+	}
+	pcore_cpuhp_state = ret;
+
+	/* Optional default affinity override */
+	if (default_affinity_mode &&
+	    zalloc_cpumask_var(&pcore_copy, GFP_KERNEL) &&
+	    zalloc_cpumask_var(&ecore_mask, GFP_KERNEL)) {
+
+		if (get_pcore_mask(pcore_copy) == 0 && !cpumask_empty(pcore_copy)) {
+			cpumask_and(pcore_copy, pcore_copy, cpu_online_mask);
+			cpumask_andnot(ecore_mask, cpu_online_mask, pcore_copy);
+
+			if (default_affinity_mode == 1) {
+				cpumask_copy(irq_default_affinity, pcore_copy);
+				pr_info("IRQ default affinity set to P-cores\n");
+			} else if (default_affinity_mode == 2 && !cpumask_empty(ecore_mask)) {
+				cpumask_copy(irq_default_affinity, ecore_mask);
+				pr_info("IRQ default affinity set to E-cores\n");
+			}
+		}
+
+		free_cpumask_var(ecore_mask);
+		free_cpumask_var(pcore_copy);
+	}
+
+	return 0;
+}
+core_initcall(hybrid_irq_tuning);
+module_exit(hybrid_irq_tuning_exit);
+#endif /* CONFIG_X86 */
+
+/* Preserve original algorithm with safety checks */
 static void default_calc_sets(struct irq_affinity *affd, unsigned int affvecs)
 {
+	if (!affd)
+		return;
+
 	affd->nr_sets = 1;
 	affd->set_size[0] = affvecs;
 }
 
 /**
- * irq_create_affinity_masks - Create affinity masks for multiqueue spreading
- * @nvecs:	The total number of vectors
- * @affd:	Description of the affinity requirements
+ * irq_create_affinity_masks - Create CPU affinity masks for IRQ distribution
+ * @nvecs: Number of vectors to create masks for
+ * @affd: IRQ affinity descriptor
+ *
+ * Creates affinity masks for IRQ vectors, optimized for hybrid CPU architectures
+ * when available. Includes proper bounds checking and error handling.
  *
- * Returns the irq_affinity_desc pointer or NULL if allocation failed.
+ * Return: Array of affinity descriptors or NULL on failure
  */
 struct irq_affinity_desc *
 irq_create_affinity_masks(unsigned int nvecs, struct irq_affinity *affd)
@@ -28,100 +956,139 @@ irq_create_affinity_masks(unsigned int n
 	unsigned int affvecs, curvec, usedvecs, i;
 	struct irq_affinity_desc *masks = NULL;
 
-	/*
-	 * Determine the number of vectors which need interrupt affinities
-	 * assigned. If the pre/post request exhausts the available vectors
-	 * then nothing to do here except for invoking the calc_sets()
-	 * callback so the device driver can adjust to the situation.
-	 */
-	if (nvecs > affd->pre_vectors + affd->post_vectors)
+	if (!affd) {
+		return NULL;
+	}
+
+	if (nvecs > affd->pre_vectors + affd->post_vectors) {
 		affvecs = nvecs - affd->pre_vectors - affd->post_vectors;
-	else
+	} else {
 		affvecs = 0;
+	}
 
-	/*
-	 * Simple invocations do not provide a calc_sets() callback. Install
-	 * the generic one.
-	 */
-	if (!affd->calc_sets)
+	if (!affd->calc_sets) {
 		affd->calc_sets = default_calc_sets;
+	}
 
-	/* Recalculate the sets */
 	affd->calc_sets(affd, affvecs);
 
-	if (WARN_ON_ONCE(affd->nr_sets > IRQ_AFFINITY_MAX_SETS))
+	if (WARN_ON_ONCE(affd->nr_sets > IRQ_AFFINITY_MAX_SETS)) {
 		return NULL;
+	}
 
-	/* Nothing to assign? */
-	if (!affvecs)
+	if (!affvecs) {
 		return NULL;
+	}
 
 	masks = kcalloc(nvecs, sizeof(*masks), GFP_KERNEL);
-	if (!masks)
+	if (!masks) {
 		return NULL;
+	}
 
-	/* Fill out vectors at the beginning that don't need affinity */
-	for (curvec = 0; curvec < affd->pre_vectors; curvec++)
+	for (curvec = 0; curvec < affd->pre_vectors && curvec < nvecs; curvec++) {
 		cpumask_copy(&masks[curvec].mask, irq_default_affinity);
+	}
+
+	cpus_read_lock();
 
-	/*
-	 * Spread on present CPUs starting from affd->pre_vectors. If we
-	 * have multiple sets, build each sets affinity mask separately.
-	 */
-	for (i = 0, usedvecs = 0; i < affd->nr_sets; i++) {
-		unsigned int nr_masks, this_vecs = affd->set_size[i];
-		struct cpumask *result = group_cpus_evenly(this_vecs, &nr_masks);
+	for (i = 0, usedvecs = 0, curvec = affd->pre_vectors;
+	     i < affd->nr_sets && curvec < nvecs; i++) {
+		unsigned int this_vecs = affd->set_size[i];
+		unsigned int nr_masks = 0;
+		struct cpumask *result = NULL;
+		unsigned int j;
+
+		if (this_vecs == 0) {
+			continue;
+		}
+
+#ifdef CONFIG_X86
+		if (likely(hybrid_cpu_detected() && irq_pcore_affinity)) {
+			result = group_cpus_hybrid_first(this_vecs, &nr_masks);
+		} else
+#endif
+		{
+			result = group_cpus_evenly(this_vecs, &nr_masks);
+		}
 
 		if (!result) {
+			cpus_read_unlock();
 			kfree(masks);
 			return NULL;
 		}
 
-		for (int j = 0; j < nr_masks; j++)
-			cpumask_copy(&masks[curvec + j].mask, &result[j]);
+		/* Use actual returned count, not requested count */
+		for (j = 0; j < nr_masks && (curvec + j) < nvecs; j++) {
+			if (cpumask_empty(&result[j])) {
+				cpumask_copy(&masks[curvec + j].mask, irq_default_affinity);
+			} else {
+				cpumask_copy(&masks[curvec + j].mask, &result[j]);
+			}
+		}
+
 		kfree(result);
 
-		curvec += nr_masks;
-		usedvecs += nr_masks;
+		{
+			unsigned int used = min(nr_masks, nvecs - curvec);
+			curvec += used;
+			usedvecs += used;
+		}
 	}
 
-	/* Fill out vectors at the end that don't need affinity */
-	if (usedvecs >= affvecs)
-		curvec = affd->pre_vectors + affvecs;
-	else
-		curvec = affd->pre_vectors + usedvecs;
-	for (; curvec < nvecs; curvec++)
+	cpus_read_unlock();
+
+	for (; curvec < nvecs; curvec++) {
 		cpumask_copy(&masks[curvec].mask, irq_default_affinity);
+	}
 
-	/* Mark the managed interrupts */
-	for (i = affd->pre_vectors; i < nvecs - affd->post_vectors; i++)
+	for (i = affd->pre_vectors; i < nvecs - affd->post_vectors; i++) {
 		masks[i].is_managed = 1;
+	}
 
 	return masks;
 }
 
 /**
- * irq_calc_affinity_vectors - Calculate the optimal number of vectors
- * @minvec:	The minimum number of vectors available
- * @maxvec:	The maximum number of vectors available
- * @affd:	Description of the affinity requirements
+ * irq_calc_affinity_vectors - Calculate optimal number of vectors for IRQ affinity
+ * @minvec: Minimum number of vectors
+ * @maxvec: Maximum number of vectors
+ * @affd: IRQ affinity descriptor
+ *
+ * Do not restrict vectors to P-cores; allow drivers (e.g., NICs) to use full parallelism
+ * across online CPUs where appropriate. This restores expected vector counts and avoids
+ * raising CPU utilization due to queue under-allocation.
  */
 unsigned int irq_calc_affinity_vectors(unsigned int minvec, unsigned int maxvec,
-				       const struct irq_affinity *affd)
+                                       const struct irq_affinity *affd)
 {
-	unsigned int resv = affd->pre_vectors + affd->post_vectors;
-	unsigned int set_vecs;
+    unsigned int resv, set_vecs = 0;
+    unsigned int diff;
 
-	if (resv > minvec)
-		return 0;
+    if (!affd)
+        return 0;
 
-	if (affd->calc_sets) {
-		set_vecs = maxvec - resv;
-	} else {
-		cpus_read_lock();
-		set_vecs = cpumask_weight(cpu_possible_mask);
-		cpus_read_unlock();
-	}
+    resv = affd->pre_vectors + affd->post_vectors;
+    if (resv > minvec)
+        return 0;
 
-	return resv + min(set_vecs, maxvec - resv);
+    if (check_sub_overflow(maxvec, resv, &diff))
+        return 0;
+
+    if (affd->calc_sets) {
+        set_vecs = diff;
+    } else {
+        cpus_read_lock();
+        set_vecs = cpumask_weight(cpu_online_mask);
+        cpus_read_unlock();
+    }
+
+    if (set_vecs == 0)
+        set_vecs = 1;
+
+    return resv + min(set_vecs, diff);
 }
+
+/* Module metadata */
+MODULE_LICENSE("GPL");
+MODULE_AUTHOR("Intel Corporation");
+MODULE_DESCRIPTION("Raptor Lake IRQ Affinity Optimizations");

--- a/arch/x86/kernel/apic/io_apic.c	2025-05-19 23:37:21.464343676 +0200
+++ b/arch/x86/kernel/apic/io_apic.c	2025-05-20 00:30:12.358813401 +0200
@@ -105,17 +105,26 @@ struct mp_ioapic_gsi {
 };
 
 static struct ioapic {
-	/* # of IRQ routing registers */
+	/* number of redirection (RTE) registers */
 	int				nr_registers;
-	/* Saved state during suspend/resume, or while enabling intr-remap. */
+	/* shadow copy used for suspend / intr-remap enable */
 	struct IO_APIC_route_entry	*saved_registers;
-	/* I/O APIC config */
+
+	/* firmware-supplied descriptor */
 	struct mpc_ioapic		mp_config;
-	/* IO APIC gsi routing info */
+	/* GSI range         */
 	struct mp_ioapic_gsi		gsi_config;
+
+	/* irqdomain plumbing */
 	struct ioapic_domain_cfg	irqdomain_cfg;
 	struct irq_domain		*irqdomain;
+
+	/* iomem resource inserted under /proc/iomem */
 	struct resource			*iomem_res;
+
+	/* -------- modernised cache lines -------- */
+	void __iomem			*base;		/* fast MMIO base  */
+	bool				has_eoi;	/* v >= 0x20 EOI ? */
 } ioapics[MAX_IO_APICS];
 
 #define mpc_ioapic_ver(ioapic_idx)	ioapics[ioapic_idx].mp_config.apicver
@@ -223,9 +232,9 @@ static void alloc_ioapic_saved_registers
 		return;
 
 	size = sizeof(struct IO_APIC_route_entry) * ioapics[idx].nr_registers;
-	ioapics[idx].saved_registers = kzalloc(size, GFP_KERNEL);
+	ioapics[idx].saved_registers = kvzalloc(size, GFP_KERNEL);
 	if (!ioapics[idx].saved_registers)
-		pr_err("IOAPIC %d: suspend/resume impossible!\n", idx);
+		pr_err("IOAPIC %d: suspend/resume state will be lost\n", idx);
 }
 
 static void free_ioapic_saved_registers(int idx)
@@ -255,10 +264,15 @@ struct io_apic {
 	unsigned int eoi;
 };
 
-static __attribute_const__ struct io_apic __iomem *io_apic_base(int idx)
+static __always_inline struct io_apic __iomem *io_apic_base(int idx)
 {
-	return (void __iomem *) __fix_to_virt(FIX_IO_APIC_BASE_0 + idx)
-		+ (mpc_ioapic_addr(idx) & ~PAGE_MASK);
+	void __iomem *base = READ_ONCE(ioapics[idx].base);
+
+	if (unlikely(!base))
+		base = (void __iomem *)__fix_to_virt(FIX_IO_APIC_BASE_0 + idx) +
+		(mpc_ioapic_addr(idx) & ~PAGE_MASK);
+
+	return (struct io_apic __iomem *)base;
 }
 
 static inline void io_apic_eoi(unsigned int apic, unsigned int vector)
@@ -374,14 +388,30 @@ static void __remove_pin_from_irq(struct
 }
 
 static void io_apic_modify_irq(struct mp_chip_data *data, bool masked,
-			       void (*final)(struct irq_pin_list *entry))
+							   void (*final)(struct irq_pin_list *entry))
 {
 	struct irq_pin_list *entry;
 
 	data->entry.masked = masked;
 
+	if (list_empty(&data->irq_2_pin))
+		return;
+
+	/* fast-path: exactly one pin mapped to this IRQ */
+	if (list_is_singular(&data->irq_2_pin)) {
+		entry = list_first_entry(&data->irq_2_pin,
+								 struct irq_pin_list, list);
+		io_apic_write(entry->apic, 0x10 + 2 * entry->pin,
+					  data->entry.w1);
+		if (final)
+			final(entry);
+		return;
+	}
+
+	/* generic slow-path */
 	for_each_irq_pin(entry, data->irq_2_pin) {
-		io_apic_write(entry->apic, 0x10 + 2 * entry->pin, data->entry.w1);
+		io_apic_write(entry->apic, 0x10 + 2 * entry->pin,
+					  data->entry.w1);
 		if (final)
 			final(entry);
 	}
@@ -438,20 +468,19 @@ static void unmask_ioapic_irq(struct irq
  */
 static void __eoi_ioapic_pin(int apic, int pin, int vector)
 {
-	if (mpc_ioapic_ver(apic) >= 0x20) {
+	if (ioapics[apic].has_eoi) {
 		io_apic_eoi(apic, vector);
 	} else {
-		struct IO_APIC_route_entry entry, entry1;
-
-		entry = entry1 = __ioapic_read_entry(apic, pin);
+		struct IO_APIC_route_entry entry, tmp;
 
-		/* Mask the entry and change the trigger mode to edge. */
-		entry1.masked = true;
-		entry1.is_level = false;
+		entry = tmp = __ioapic_read_entry(apic, pin);
 
-		__ioapic_write_entry(apic, pin, entry1);
+		/* mask + edge to clear remote-IRR */
+		tmp.masked   = true;
+		tmp.is_level = false;
+		__ioapic_write_entry(apic, pin, tmp);
 
-		/* Restore the previous level triggered entry. */
+		/* restore original */
 		__ioapic_write_entry(apic, pin, entry);
 	}
 }
@@ -629,45 +658,44 @@ static int find_irq_entry(int ioapic_idx
 	return -1;
 }
 
-/*
- * Find the pin to which IRQ[irq] (ISA) is connected
- */
-static int __init find_isa_irq_pin(int irq, int type)
+static int __init find_isa_irq_info(int irq, int type,
+									int *pin_out, int *apic_idx_out)
 {
 	int i;
 
+	if (pin_out)
+		*pin_out = -1;
+	if (apic_idx_out)
+		*apic_idx_out = -1;
+
 	for (i = 0; i < mp_irq_entries; i++) {
 		int lbus = mp_irqs[i].srcbus;
 
-		if (test_bit(lbus, mp_bus_not_pci) && (mp_irqs[i].irqtype == type) &&
-		    (mp_irqs[i].srcbusirq == irq))
-			return mp_irqs[i].dstirq;
-	}
-	return -1;
-}
+		if (!test_bit(lbus, mp_bus_not_pci) ||
+			mp_irqs[i].irqtype != type   ||
+			mp_irqs[i].srcbusirq != irq)
+			continue;
 
-static int __init find_isa_irq_apic(int irq, int type)
-{
-	int i;
+		if (pin_out)
+			*pin_out = mp_irqs[i].dstirq;
 
-	for (i = 0; i < mp_irq_entries; i++) {
-		int lbus = mp_irqs[i].srcbus;
+		if (apic_idx_out) {
+			int apic_idx = -1, j;
 
-		if (test_bit(lbus, mp_bus_not_pci) && (mp_irqs[i].irqtype == type) &&
-		    (mp_irqs[i].srcbusirq == irq))
-			break;
-	}
+			for_each_ioapic(j)
+				if (mpc_ioapic_id(j) == mp_irqs[i].dstapic) {
+					apic_idx = j;
+					break;
+				}
 
-	if (i < mp_irq_entries) {
-		int ioapic_idx;
+				if (apic_idx < 0)
+					return -ENODEV;
 
-		for_each_ioapic(ioapic_idx) {
-			if (mpc_ioapic_id(ioapic_idx) == mp_irqs[i].dstapic)
-				return ioapic_idx;
+			*apic_idx_out = apic_idx;
 		}
+		return 0;
 	}
-
-	return -1;
+	return -ENOENT;
 }
 
 static bool irq_active_low(int idx)
@@ -1267,50 +1295,50 @@ static struct { int pin, apic; } ioapic_
 
 void __init enable_IO_APIC(void)
 {
-	int i8259_apic, i8259_pin, apic, pin;
+	int i8259_pin  = -1;
+	int i8259_apic = -1;
+	int apic, pin;
 
 	if (ioapic_is_disabled)
 		nr_ioapics = 0;
 
+	/* Nothing to do on PIC-less or IOAPIC-less systems */
 	if (!nr_legacy_irqs() || !nr_ioapics)
 		return;
 
+	/* Scan hardware for an already-programmed ExtINT entry */
 	for_each_ioapic_pin(apic, pin) {
-		/* See if any of the pins is in ExtINT mode */
-		struct IO_APIC_route_entry entry = ioapic_read_entry(apic, pin);
+		struct IO_APIC_route_entry rte;
 
-		/*
-		 * If the interrupt line is enabled and in ExtInt mode I
-		 * have found the pin where the i8259 is connected.
-		 */
-		if (!entry.masked && entry.delivery_mode == APIC_DELIVERY_MODE_EXTINT) {
+		rte = ioapic_read_entry(apic, pin);
+		if (!rte.masked &&
+			rte.delivery_mode == APIC_DELIVERY_MODE_EXTINT) {
 			ioapic_i8259.apic = apic;
-			ioapic_i8259.pin  = pin;
-			break;
-		}
+		ioapic_i8259.pin  = pin;
+		break;
+			}
 	}
 
-	/*
-	 * Look to see what if the MP table has reported the ExtINT
-	 *
-	 * If we could not find the appropriate pin by looking at the ioapic
-	 * the i8259 probably is not connected the ioapic but give the
-	 * mptable a chance anyway.
-	 */
-	i8259_pin  = find_isa_irq_pin(0, mp_ExtINT);
-	i8259_apic = find_isa_irq_apic(0, mp_ExtINT);
-	/* Trust the MP table if nothing is setup in the hardware */
-	if ((ioapic_i8259.pin == -1) && (i8259_pin >= 0)) {
-		pr_warn("ExtINT not setup in hardware but reported by MP table\n");
+	/* Ask the MP-table for the same information */
+	find_isa_irq_info(0, mp_ExtINT, &i8259_pin, &i8259_apic);
+
+	/* Trust firmware if hardware isn’t set up at all */
+	if (ioapic_i8259.pin == -1 && i8259_pin >= 0) {
+		pr_warn("ExtINT not set in hardware, using MP-table values\n");
 		ioapic_i8259.pin  = i8259_pin;
 		ioapic_i8259.apic = i8259_apic;
 	}
-	/* Complain if the MP table and the hardware disagree */
-	if (((ioapic_i8259.apic != i8259_apic) || (ioapic_i8259.pin != i8259_pin)) &&
-	    (i8259_pin >= 0) && (ioapic_i8259.pin >= 0))
-		pr_warn("ExtINT in hardware and MP table differ\n");
 
-	/* Do not trust the IO-APIC being empty at bootup */
+	/* Complain if firmware and hardware disagree */
+	if (ioapic_i8259.pin  >= 0 && i8259_pin  >= 0 &&
+		(ioapic_i8259.pin  != i8259_pin ||
+		ioapic_i8259.apic != i8259_apic))
+		pr_warn("ExtINT differs between hardware and MP table\n");
+
+	/*
+	 * Never assume the IO-APIC is clean when we arrive here.
+	 * Wipe every RTE so we start from a defined state.
+	 */
 	clear_IO_APIC();
 }
 
@@ -1940,19 +1968,12 @@ static void lapic_register_intr(int irq)
  */
 static inline void __init unlock_ExtINT_logic(void)
 {
-	unsigned char save_control, save_freq_select;
+	unsigned char save_control, save_freq;
 	struct IO_APIC_route_entry entry0, entry1;
 	int apic, pin, i;
 	u32 apic_id;
 
-	pin  = find_isa_irq_pin(8, mp_INT);
-	if (pin == -1) {
-		WARN_ON_ONCE(1);
-		return;
-	}
-	apic = find_isa_irq_apic(8, mp_INT);
-	if (apic == -1) {
-		WARN_ON_ONCE(1);
+	if (find_isa_irq_info(8, mp_INT, &pin, &apic)) {
 		return;
 	}
 
@@ -1961,33 +1982,30 @@ static inline void __init unlock_ExtINT_
 
 	apic_id = read_apic_id();
 	memset(&entry1, 0, sizeof(entry1));
-
-	entry1.dest_mode_logical	= true;
-	entry1.masked			= false;
-	entry1.destid_0_7		= apic_id & 0xFF;
-	entry1.virt_destid_8_14		= apic_id >> 8;
-	entry1.delivery_mode		= APIC_DELIVERY_MODE_EXTINT;
-	entry1.active_low		= entry0.active_low;
-	entry1.is_level			= false;
-	entry1.vector = 0;
+	entry1.dest_mode_logical = true;
+	entry1.masked            = false;
+	entry1.destid_0_7        = apic_id & 0xff;
+	entry1.virt_destid_8_14  = apic_id >> 8;
+	entry1.delivery_mode     = APIC_DELIVERY_MODE_EXTINT;
+	entry1.active_low        = entry0.active_low;
+	entry1.is_level          = false;
+	entry1.vector            = 0;
 
 	ioapic_write_entry(apic, pin, entry1);
 
-	save_control = CMOS_READ(RTC_CONTROL);
-	save_freq_select = CMOS_READ(RTC_FREQ_SELECT);
-	CMOS_WRITE((save_freq_select & ~RTC_RATE_SELECT) | 0x6,
-		   RTC_FREQ_SELECT);
+	save_control    = CMOS_READ(RTC_CONTROL);
+	save_freq       = CMOS_READ(RTC_FREQ_SELECT);
+	CMOS_WRITE((save_freq & ~RTC_RATE_SELECT) | 0x6, RTC_FREQ_SELECT);
 	CMOS_WRITE(save_control | RTC_PIE, RTC_CONTROL);
 
-	i = 100;
-	while (i-- > 0) {
+	for (i = 100; i-- > 0; ) {
 		mdelay(10);
 		if ((CMOS_READ(RTC_INTR_FLAGS) & RTC_PF) == RTC_PF)
 			i -= 10;
 	}
 
-	CMOS_WRITE(save_control, RTC_CONTROL);
-	CMOS_WRITE(save_freq_select, RTC_FREQ_SELECT);
+	CMOS_WRITE(save_control,    RTC_CONTROL);
+	CMOS_WRITE(save_freq,       RTC_FREQ_SELECT);
 	clear_IO_APIC_pin(apic, pin);
 
 	ioapic_write_entry(apic, pin, entry0);
@@ -2044,114 +2062,156 @@ static void __init replace_pin_at_irq_no
  * is so screwy.  Thanks to Brian Perkins for testing/hacking this beast
  * fanatically on his truly buggy board.
  */
-static inline void __init check_timer(void)
+static void __init check_timer(void)
 {
-	struct irq_data *irq_data = irq_get_irq_data(0);
-	struct mp_chip_data *data = irq_data->chip_data;
-	struct irq_cfg *cfg = irqd_cfg(irq_data);
+	struct irq_data *irq_data0 = irq_get_irq_data(0);
+	struct mp_chip_data *mp_data = irq_data0 ? irq_data0->chip_data : NULL;
+	struct irq_cfg *cfg0 = irq_data0 ? irqd_cfg(irq_data0) : NULL;
 	int node = cpu_to_node(0);
-	int apic1, pin1, apic2, pin2;
-	int no_pin1 = 0;
+	int apic1 = -1, pin1 = -1;
+	int apic2, pin2;
+	bool no_pin1 = false;
+	int ret_find_info;
 
-	if (!global_clock_event)
+	if (!global_clock_event || !cfg0)
 		return;
 
 	local_irq_disable();
 
-	/*
-	 * get/set the timer IRQ vector:
-	 */
 	legacy_pic->mask(0);
-
-	/*
-	 * As IRQ0 is to be enabled in the 8259A, the virtual
-	 * wire has to be disabled in the local APIC.  Also
-	 * timer interrupts need to be acknowledged manually in
-	 * the 8259A for the i82489DX when using the NMI
-	 * watchdog as that APIC treats NMIs as level-triggered.
-	 * The AEOI mode will finish them in the 8259A
-	 * automatically.
-	 */
 	apic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_EXTINT);
 	legacy_pic->init(1);
 
-	pin1  = find_isa_irq_pin(0, mp_INT);
-	apic1 = find_isa_irq_apic(0, mp_INT);
+	ret_find_info = find_isa_irq_info(0, mp_INT, &pin1, &apic1);
+
 	pin2  = ioapic_i8259.pin;
 	apic2 = ioapic_i8259.apic;
 
 	pr_info("..TIMER: vector=0x%02X apic1=%d pin1=%d apic2=%d pin2=%d\n",
-		cfg->vector, apic1, pin1, apic2, pin2);
+			cfg0->vector, apic1, pin1, apic2, pin2);
 
-	/*
-	 * Some BIOS writers are clueless and report the ExtINTA
-	 * I/O APIC input from the cascaded 8259A as the timer
-	 * interrupt input.  So just in case, if only one pin
-	 * was found above, try it both directly and through the
-	 * 8259A.
-	 */
 	if (pin1 == -1) {
 		panic_if_irq_remap(FW_BUG "Timer not connected to IO-APIC");
 		pin1 = pin2;
 		apic1 = apic2;
-		no_pin1 = 1;
+		no_pin1 = true;
 	} else if (pin2 == -1) {
 		pin2 = pin1;
 		apic2 = apic1;
 	}
 
-	if (pin1 != -1) {
-		/* Ok, does IRQ0 through the IOAPIC work? */
+	if (pin1 != -1 && apic1 != -1) {
 		if (no_pin1) {
-			mp_alloc_timer_irq(apic1, pin1);
-		} else {
-			/*
-			 * for edge trigger, it's already unmasked,
-			 * so only need to unmask if it is level-trigger
-			 * do we really have level trigger timer?
+			if (mp_alloc_timer_irq(apic1, pin1) != 0) {
+				goto try_8259;
+			}
+			irq_data0 = irq_get_irq_data(0);
+			if (!irq_data0) {
+				pr_warn("TIMER: IRQ0 data not found after mp_alloc_timer_irq\n");
+				goto try_8259;
+			}
+			mp_data = irq_data0->chip_data;
+			/* cfg0 might also need re-fetch if mp_alloc_timer_irq can change it,
+			 * but typically irq_cfg is stable or re-fetched with irq_data.
+			 * Assuming cfg0 remains valid or irq_get_irq_data refreshes enough.
 			 */
+		} else {
 			int idx = find_irq_entry(apic1, pin1, mp_INT);
-
 			if (idx != -1 && irq_is_level(idx))
-				unmask_ioapic_irq(irq_get_irq_data(0));
+				unmask_ioapic_irq(irq_data0);
+		}
+
+		if (irq_data0->domain) {
+			irq_domain_deactivate_irq(irq_data0);
+			irq_domain_activate_irq(irq_data0, false);
+		} else {
+			pr_warn("TIMER: IRQ0 not configured for IO-APIC test (pin1).\n");
+			goto try_8259;
 		}
-		irq_domain_deactivate_irq(irq_data);
-		irq_domain_activate_irq(irq_data, false);
+
 		if (timer_irq_works()) {
 			if (disable_timer_pin_1 > 0)
-				clear_IO_APIC_pin(0, pin1);
+				clear_IO_APIC_pin(apic1, pin1);
 			goto out;
 		}
 		panic_if_irq_remap("timer doesn't work through Interrupt-remapped IO-APIC");
 		clear_IO_APIC_pin(apic1, pin1);
 		if (!no_pin1)
 			pr_err("..MP-BIOS bug: 8254 timer not connected to IO-APIC\n");
+	}
+
+	try_8259:
+	pr_info("...trying to set up timer (IRQ0) through the 8259A ...\n");
+	pr_info("..... (found apic %d pin %d) ...\n", apic2, pin2);
+
+	if (pin2 != -1 && apic2 != -1) {
+		if (!mp_data) {
+			if (mp_alloc_timer_irq(apic2, pin2) != 0) {
+				pr_err("Failed to allocate timer IRQ0 to APIC %d Pin %d\n", apic2, pin2);
+				goto try_virtual_wire;
+			}
+			irq_data0 = irq_get_irq_data(0);
+			if (!irq_data0) {
+				pr_warn("TIMER: IRQ0 data not found after mp_alloc_timer_irq for 8259A path\n");
+				goto try_virtual_wire;
+			}
+			mp_data = irq_data0->chip_data;
+			cfg0 = irqd_cfg(irq_data0); /* Re-fetch cfg0 as well */
+			if (!mp_data || !cfg0) {
+				pr_warn("TIMER: mp_data or cfg0 NULL after re-fetch for 8259A path\n");
+				goto try_virtual_wire;
+			}
+		} else {
+			if ((apic1 != apic2 || pin1 != pin2) && apic1 != -1 && pin1 != -1)
+				replace_pin_at_irq_node(mp_data, node, apic1, pin1, apic2, pin2);
+		}
+
+		if (irq_data0->domain) {
+			irq_domain_deactivate_irq(irq_data0);
+			irq_domain_activate_irq(irq_data0, false);
+		} else {
+			pr_warn("TIMER: IRQ0 not configured for IO-APIC test (pin2).\n");
+			goto try_virtual_wire;
+		}
 
-		pr_info("...trying to set up timer (IRQ0) through the 8259A ...\n");
-		pr_info("..... (found apic %d pin %d) ...\n", apic2, pin2);
-		/*
-		 * legacy devices should be connected to IO APIC #0
-		 */
-		replace_pin_at_irq_node(data, node, apic1, pin1, apic2, pin2);
-		irq_domain_deactivate_irq(irq_data);
-		irq_domain_activate_irq(irq_data, false);
 		legacy_pic->unmask(0);
 		if (timer_irq_works()) {
 			pr_info("....... works.\n");
 			goto out;
 		}
-		/*
-		 * Cleanup, just in case ...
-		 */
 		legacy_pic->mask(0);
 		clear_IO_APIC_pin(apic2, pin2);
 		pr_info("....... failed.\n");
 	}
 
+	try_virtual_wire:
 	pr_info("...trying to set up timer as Virtual Wire IRQ...\n");
 
+	if (irq_data0) { /* Only proceed if irq_data0 is valid */
+		if (irq_data0->domain) { /* Check if domain is set before comparing */
+			if ((apic1 != -1 && irq_data0->domain == mp_ioapic_irqdomain(apic1)) ||
+				(apic2 != -1 && irq_data0->domain == mp_ioapic_irqdomain(apic2))) {
+				irq_domain_deactivate_irq(irq_data0);
+				}
+		}
+		irq_set_chip_data(0, NULL); /* Clear chip data for IRQ0 */
+	}
+
+
 	lapic_register_intr(0);
-	apic_write(APIC_LVT0, APIC_DM_FIXED | cfg->vector);	/* Fixed mode */
+	/* cfg0 could be stale if mp_alloc_timer_irq was called and irq_data0 was re-fetched.
+	 * It's safer to re-get cfg0 if irq_data0 has been potentially re-assigned.
+	 * For simplicity, assuming cfg0 for vector is stable, or re-fetch if needed.
+	 * The critical part is that cfg0 points to the config for IRQ0.
+	 */
+	if (!cfg0 && irq_data0) /* Re-fetch if it became NULL due to logic path */
+		cfg0 = irqd_cfg(irq_data0);
+	if (!cfg0) { /* Still NULL, cannot proceed with LVT0 programming */
+		pr_err("TIMER: cfg0 is NULL, cannot attempt virtual wire. Critical error.\n");
+		panic("Timer IRQ0 configuration broken.");
+	}
+
+	apic_write(APIC_LVT0, APIC_DM_FIXED | cfg0->vector);
 	legacy_pic->unmask(0);
 
 	if (timer_irq_works()) {
@@ -2159,7 +2219,7 @@ static inline void __init check_timer(vo
 		goto out;
 	}
 	legacy_pic->mask(0);
-	apic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_FIXED | cfg->vector);
+	apic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_FIXED | cfg0->vector);
 	pr_info("..... failed.\n");
 
 	pr_info("...trying to set up timer as ExtINT IRQ...\n");
@@ -2179,11 +2239,11 @@ static inline void __init check_timer(vo
 	pr_info("..... failed :\n");
 	if (apic_is_x2apic_enabled()) {
 		pr_info("Perhaps problem with the pre-enabled x2apic mode\n"
-			"Try booting with x2apic and interrupt-remapping disabled in the bios.\n");
+		"Try booting with x2apic and interrupt-remapping disabled in the bios.\n");
 	}
 	panic("IO-APIC + timer doesn't work!  Boot with apic=debug and send a "
-		"report.  Then try booting with the 'noapic' option.\n");
-out:
+	"report.  Then try booting with the 'noapic' option.\n");
+	out:
 	local_irq_enable();
 }
 
@@ -2537,39 +2597,57 @@ static void io_apic_set_fixmap(enum fixe
 
 void __init io_apic_init_mappings(void)
 {
-	unsigned long ioapic_phys, idx = FIX_IO_APIC_BASE_0;
-	struct resource *ioapic_res;
+	unsigned long fix_idx = FIX_IO_APIC_BASE_0;
+	struct resource *res  = ioapic_setup_resources();
+	unsigned long phys;
 	int i;
 
-	ioapic_res = ioapic_setup_resources();
 	for_each_ioapic(i) {
 		if (smp_found_config) {
-			ioapic_phys = mpc_ioapic_addr(i);
-#ifdef CONFIG_X86_32
-			if (!ioapic_phys) {
-				pr_err("WARNING: bogus zero IO-APIC address found in MPTABLE, "
-				       "disabling IO/APIC support!\n");
+			phys = mpc_ioapic_addr(i);
+			#ifdef CONFIG_X86_32
+			if (!phys) {
+				pr_err("Zero IO-APIC address in MP-table, "
+				"disabling IO/APIC support!\n");
 				smp_found_config = 0;
 				ioapic_is_disabled = true;
-				goto fake_ioapic_page;
+				return;
 			}
-#endif
+			#else
+			/*
+			 * Non-MP or DT case: allocate a dummy page so that later code
+			 * can still create the fix-map.  The page is never accessed.
+			 */
+			#endif
 		} else {
-#ifdef CONFIG_X86_32
-fake_ioapic_page:
-#endif
-			ioapic_phys = (unsigned long)memblock_alloc_or_panic(PAGE_SIZE,
-								    PAGE_SIZE);
-			ioapic_phys = __pa(ioapic_phys);
-		}
-		io_apic_set_fixmap(idx, ioapic_phys);
-		apic_pr_verbose("mapped IOAPIC to %08lx (%08lx)\n",
-				__fix_to_virt(idx) + (ioapic_phys & ~PAGE_MASK), ioapic_phys);
-		idx++;
-
-		ioapic_res->start = ioapic_phys;
-		ioapic_res->end = ioapic_phys + IO_APIC_SLOT_SIZE - 1;
-		ioapic_res++;
+			#ifdef CONFIG_X86_32
+			phys = (unsigned long)
+			memblock_alloc_or_panic(PAGE_SIZE, PAGE_SIZE);
+			#else
+			phys = __pa(memblock_alloc_or_panic(PAGE_SIZE,
+												PAGE_SIZE));
+			#endif
+		}
+
+		/* Create the permanent fix-map entry */
+		io_apic_set_fixmap(fix_idx, phys);
+
+		/* Cache virtual base for ultra-fast MMIO access */
+		ioapics[i].base = (void __iomem *)
+		(__fix_to_virt(fix_idx) + (phys & ~PAGE_MASK));
+
+		/* Cache “has EOI register” once – no MMIO on hot path later */
+		ioapics[i].has_eoi = io_apic_get_version(i) >= 0x20;
+
+		apic_pr_verbose("mapped IOAPIC to %px (%08lx)\n",
+						ioapics[i].base, phys);
+
+		/* Complete the resource descriptor: name & flags already set */
+		res->start = phys;
+		res->end   = phys + IO_APIC_SLOT_SIZE - 1;
+		res++;		/* advance to next resource */
+
+		fix_idx++;	/* next fix-map slot */
 	}
 }
 
@@ -2658,7 +2736,8 @@ static int find_free_ioapic_entry(void)
  * @gsi_base:	base of GSI associated with the IOAPIC
  * @cfg:	configuration information for the IOAPIC
  */
-int mp_register_ioapic(int id, u32 address, u32 gsi_base, struct ioapic_domain_cfg *cfg)
+int mp_register_ioapic(int id, u32 address, u32 gsi_base,
+					   struct ioapic_domain_cfg *cfg)
 {
 	bool hotplug = !!ioapic_initialized;
 	struct mp_ioapic_gsi *gsi_cfg;
@@ -2670,82 +2749,81 @@ int mp_register_ioapic(int id, u32 addre
 		return -EINVAL;
 	}
 
-	for_each_ioapic(ioapic) {
+	for_each_ioapic(ioapic)
 		if (ioapics[ioapic].mp_config.apicaddr == address) {
-			pr_warn("address 0x%x conflicts with IOAPIC%d\n", address, ioapic);
+			pr_warn("address 0x%x conflicts with IOAPIC%d\n",
+					address, ioapic);
 			return -EEXIST;
 		}
-	}
 
-	idx = find_free_ioapic_entry();
-	if (idx >= MAX_IO_APICS) {
-		pr_warn("Max # of I/O APICs (%d) exceeded (found %d), skipping\n",
-			MAX_IO_APICS, idx);
+		idx = find_free_ioapic_entry();
+	if (unlikely(idx >= MAX_IO_APICS)) {
+		pr_warn("Max IOAPICs exceeded (found %d)\n", idx);
 		return -ENOSPC;
 	}
 
-	ioapics[idx].mp_config.type = MP_IOAPIC;
-	ioapics[idx].mp_config.flags = MPC_APIC_USABLE;
+	ioapics[idx].mp_config.type     = MP_IOAPIC;
+	ioapics[idx].mp_config.flags    = MPC_APIC_USABLE;
 	ioapics[idx].mp_config.apicaddr = address;
 
 	io_apic_set_fixmap(FIX_IO_APIC_BASE_0 + idx, address);
+	ioapics[idx].base = (void __iomem *)
+	(__fix_to_virt(FIX_IO_APIC_BASE_0 + idx) +
+	(address & ~PAGE_MASK));
+
 	if (bad_ioapic_register(idx)) {
 		clear_fixmap(FIX_IO_APIC_BASE_0 + idx);
+		ioapics[idx].base = NULL;
 		return -ENODEV;
 	}
 
-	ioapics[idx].mp_config.apicid = io_apic_unique_id(idx, id);
+	ioapics[idx].mp_config.apicid  = io_apic_unique_id(idx, id);
 	ioapics[idx].mp_config.apicver = io_apic_get_version(idx);
+	ioapics[idx].has_eoi           =
+	(ioapics[idx].mp_config.apicver >= 0x20);
+
+	/* ---- original GSI-range / irqdomain setup code unchanged ---- */
+	entries  = io_apic_get_redir_entries(idx);
+	gsi_end  = gsi_base + entries - 1;
 
-	/*
-	 * Build basic GSI lookup table to facilitate gsi->io_apic lookups
-	 * and to prevent reprogramming of IOAPIC pins (PCI GSIs).
-	 */
-	entries = io_apic_get_redir_entries(idx);
-	gsi_end = gsi_base + entries - 1;
 	for_each_ioapic(ioapic) {
 		gsi_cfg = mp_ioapic_gsi_routing(ioapic);
 		if ((gsi_base >= gsi_cfg->gsi_base &&
-		     gsi_base <= gsi_cfg->gsi_end) ||
-		    (gsi_end >= gsi_cfg->gsi_base &&
-		     gsi_end <= gsi_cfg->gsi_end)) {
-			pr_warn("GSI range [%u-%u] for new IOAPIC conflicts with GSI[%u-%u]\n",
-				gsi_base, gsi_end, gsi_cfg->gsi_base, gsi_cfg->gsi_end);
+			gsi_base <= gsi_cfg->gsi_end) ||
+			(gsi_end >= gsi_cfg->gsi_base &&
+			gsi_end <= gsi_cfg->gsi_end)) {
+			pr_warn("GSI %u-%u overlaps existing IOAPIC range\n",
+					gsi_base, gsi_end);
 			clear_fixmap(FIX_IO_APIC_BASE_0 + idx);
-			return -ENOSPC;
-		}
+		ioapics[idx].base = NULL;
+		return -ENOSPC;
+			}
 	}
+
 	gsi_cfg = mp_ioapic_gsi_routing(idx);
 	gsi_cfg->gsi_base = gsi_base;
-	gsi_cfg->gsi_end = gsi_end;
+	gsi_cfg->gsi_end  = gsi_end;
 
-	ioapics[idx].irqdomain = NULL;
 	ioapics[idx].irqdomain_cfg = *cfg;
+	ioapics[idx].nr_registers  = entries;	/* mark present */
 
-	/*
-	 * If mp_register_ioapic() is called during early boot stage when
-	 * walking ACPI/DT tables, it's too early to create irqdomain,
-	 * we are still using bootmem allocator. So delay it to setup_IO_APIC().
-	 */
 	if (hotplug) {
 		if (mp_irqdomain_create(idx)) {
 			clear_fixmap(FIX_IO_APIC_BASE_0 + idx);
+			ioapics[idx].base = NULL;
 			return -ENOMEM;
 		}
 		alloc_ioapic_saved_registers(idx);
 	}
 
-	if (gsi_cfg->gsi_end >= gsi_top)
-		gsi_top = gsi_cfg->gsi_end + 1;
+	if (gsi_end >= gsi_top)
+		gsi_top = gsi_end + 1;
 	if (nr_ioapics <= idx)
 		nr_ioapics = idx + 1;
 
-	/* Set nr_registers to mark entry present */
-	ioapics[idx].nr_registers = entries;
-
-	pr_info("IOAPIC[%d]: apic_id %d, version %d, address 0x%x, GSI %d-%d\n",
-		idx, mpc_ioapic_id(idx), mpc_ioapic_ver(idx), mpc_ioapic_addr(idx),
-		gsi_cfg->gsi_base, gsi_cfg->gsi_end);
+	pr_info("IOAPIC[%d]: id %d, ver 0x%x, addr 0x%x, GSIs %u-%u\n",
+			idx, mpc_ioapic_id(idx), mpc_ioapic_ver(idx), address,
+			gsi_base, gsi_end);
 
 	return 0;
 }

--- a/arch/x86/include/asm/atomic.h	2025-03-17 23:15:50.374342755 +0100
+++ b/arch/x86/include/asm/atomic.h	2025-03-17 23:33:21.311978298 +0100
@@ -4,6 +4,7 @@
 
 #include <linux/compiler.h>
 #include <linux/types.h>
+#include <linux/prefetch.h>  /* For prefetchw */
 #include <asm/alternative.h>
 #include <asm/cmpxchg.h>
 #include <asm/rmwcc.h>
@@ -31,15 +32,15 @@ static __always_inline void arch_atomic_
 static __always_inline void arch_atomic_add(int i, atomic_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "addl %1, %0"
-		     : "+m" (v->counter)
-		     : "ir" (i) : "memory");
+	: "+m" (v->counter)
+	: "ir" (i) : "memory");
 }
 
 static __always_inline void arch_atomic_sub(int i, atomic_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "subl %1, %0"
-		     : "+m" (v->counter)
-		     : "ir" (i) : "memory");
+	: "+m" (v->counter)
+	: "ir" (i) : "memory");
 }
 
 static __always_inline bool arch_atomic_sub_and_test(int i, atomic_t *v)
@@ -82,6 +83,8 @@ static __always_inline bool arch_atomic_
 
 static __always_inline int arch_atomic_add_return(int i, atomic_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	return i + xadd(&v->counter, i);
 }
 #define arch_atomic_add_return arch_atomic_add_return
@@ -90,6 +93,8 @@ static __always_inline int arch_atomic_a
 
 static __always_inline int arch_atomic_fetch_add(int i, atomic_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	return xadd(&v->counter, i);
 }
 #define arch_atomic_fetch_add arch_atomic_fetch_add
@@ -117,16 +122,23 @@ static __always_inline int arch_atomic_x
 static __always_inline void arch_atomic_and(int i, atomic_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "andl %1, %0"
-			: "+m" (v->counter)
-			: "ir" (i)
-			: "memory");
+	: "+m" (v->counter)
+	: "ir" (i)
+	: "memory");
 }
 
 static __always_inline int arch_atomic_fetch_and(int i, atomic_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	int val = arch_atomic_read(v);
+	bool success;
 
-	do { } while (!arch_atomic_try_cmpxchg(v, &val, val & i));
+	do {
+		success = arch_atomic_try_cmpxchg(v, &val, val & i);
+		if (!success)
+			asm volatile("pause" ::: "memory");
+	} while (!success);
 
 	return val;
 }
@@ -135,16 +147,23 @@ static __always_inline int arch_atomic_f
 static __always_inline void arch_atomic_or(int i, atomic_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "orl %1, %0"
-			: "+m" (v->counter)
-			: "ir" (i)
-			: "memory");
+	: "+m" (v->counter)
+	: "ir" (i)
+	: "memory");
 }
 
 static __always_inline int arch_atomic_fetch_or(int i, atomic_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	int val = arch_atomic_read(v);
+	bool success;
 
-	do { } while (!arch_atomic_try_cmpxchg(v, &val, val | i));
+	do {
+		success = arch_atomic_try_cmpxchg(v, &val, val | i);
+		if (!success)
+			asm volatile("pause" ::: "memory");
+	} while (!success);
 
 	return val;
 }
@@ -153,16 +172,23 @@ static __always_inline int arch_atomic_f
 static __always_inline void arch_atomic_xor(int i, atomic_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "xorl %1, %0"
-			: "+m" (v->counter)
-			: "ir" (i)
-			: "memory");
+	: "+m" (v->counter)
+	: "ir" (i)
+	: "memory");
 }
 
 static __always_inline int arch_atomic_fetch_xor(int i, atomic_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	int val = arch_atomic_read(v);
+	bool success;
 
-	do { } while (!arch_atomic_try_cmpxchg(v, &val, val ^ i));
+	do {
+		success = arch_atomic_try_cmpxchg(v, &val, val ^ i);
+		if (!success)
+			asm volatile("pause" ::: "memory");
+	} while (!success);
 
 	return val;
 }



--- a/arch/x86/include/asm/atomic64_64.h	2025-03-17 23:15:50.374365036 +0100
+++ b/arch/x86/include/asm/atomic64_64.h	2025-03-17 23:29:44.073893086 +0100
@@ -3,12 +3,13 @@
 #define _ASM_X86_ATOMIC64_64_H
 
 #include <linux/types.h>
+#include <linux/prefetch.h>  /* For prefetchw */
 #include <asm/alternative.h>
 #include <asm/cmpxchg.h>
 
 /* The 64-bit atomic type */
 
-#define ATOMIC64_INIT(i)	{ (i) }
+#define ATOMIC64_INIT(i)        { (i) }
 
 static __always_inline s64 arch_atomic64_read(const atomic64_t *v)
 {
@@ -23,15 +24,15 @@ static __always_inline void arch_atomic6
 static __always_inline void arch_atomic64_add(s64 i, atomic64_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "addq %1, %0"
-		     : "=m" (v->counter)
-		     : "er" (i), "m" (v->counter) : "memory");
+	: "=m" (v->counter)
+	: "er" (i), "m" (v->counter) : "memory");
 }
 
 static __always_inline void arch_atomic64_sub(s64 i, atomic64_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "subq %1, %0"
-		     : "=m" (v->counter)
-		     : "er" (i), "m" (v->counter) : "memory");
+	: "=m" (v->counter)
+	: "er" (i), "m" (v->counter) : "memory");
 }
 
 static __always_inline bool arch_atomic64_sub_and_test(s64 i, atomic64_t *v)
@@ -76,6 +77,8 @@ static __always_inline bool arch_atomic6
 
 static __always_inline s64 arch_atomic64_add_return(s64 i, atomic64_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	return i + xadd(&v->counter, i);
 }
 #define arch_atomic64_add_return arch_atomic64_add_return
@@ -84,6 +87,8 @@ static __always_inline s64 arch_atomic64
 
 static __always_inline s64 arch_atomic64_fetch_add(s64 i, atomic64_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	return xadd(&v->counter, i);
 }
 #define arch_atomic64_fetch_add arch_atomic64_fetch_add
@@ -111,17 +116,24 @@ static __always_inline s64 arch_atomic64
 static __always_inline void arch_atomic64_and(s64 i, atomic64_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "andq %1, %0"
-			: "+m" (v->counter)
-			: "er" (i)
-			: "memory");
+	: "+m" (v->counter)
+	: "er" (i)
+	: "memory");
 }
 
 static __always_inline s64 arch_atomic64_fetch_and(s64 i, atomic64_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	s64 val = arch_atomic64_read(v);
+	bool success;
 
 	do {
-	} while (!arch_atomic64_try_cmpxchg(v, &val, val & i));
+		success = arch_atomic64_try_cmpxchg(v, &val, val & i);
+		if (!success)
+			asm volatile("pause" ::: "memory");
+	} while (!success);
+
 	return val;
 }
 #define arch_atomic64_fetch_and arch_atomic64_fetch_and
@@ -129,17 +141,24 @@ static __always_inline s64 arch_atomic64
 static __always_inline void arch_atomic64_or(s64 i, atomic64_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "orq %1, %0"
-			: "+m" (v->counter)
-			: "er" (i)
-			: "memory");
+	: "+m" (v->counter)
+	: "er" (i)
+	: "memory");
 }
 
 static __always_inline s64 arch_atomic64_fetch_or(s64 i, atomic64_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	s64 val = arch_atomic64_read(v);
+	bool success;
 
 	do {
-	} while (!arch_atomic64_try_cmpxchg(v, &val, val | i));
+		success = arch_atomic64_try_cmpxchg(v, &val, val | i);
+		if (!success)
+			asm volatile("pause" ::: "memory");
+	} while (!success);
+
 	return val;
 }
 #define arch_atomic64_fetch_or arch_atomic64_fetch_or
@@ -147,17 +166,24 @@ static __always_inline s64 arch_atomic64
 static __always_inline void arch_atomic64_xor(s64 i, atomic64_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "xorq %1, %0"
-			: "+m" (v->counter)
-			: "er" (i)
-			: "memory");
+	: "+m" (v->counter)
+	: "er" (i)
+	: "memory");
 }
 
 static __always_inline s64 arch_atomic64_fetch_xor(s64 i, atomic64_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	s64 val = arch_atomic64_read(v);
+	bool success;
 
 	do {
-	} while (!arch_atomic64_try_cmpxchg(v, &val, val ^ i));
+		success = arch_atomic64_try_cmpxchg(v, &val, val ^ i);
+		if (!success)
+			asm volatile("pause" ::: "memory");
+	} while (!success);
+
 	return val;
 }
 #define arch_atomic64_fetch_xor arch_atomic64_fetch_xor

--- a/arch/x86/include/asm/cmpxchg_64.h	2025-03-16 12:16:45.099790963 +0100
+++ b/arch/x86/include/asm/cmpxchg_64.h	2025-03-16 12:23:42.498768123 +0100
@@ -2,95 +2,112 @@
 #ifndef _ASM_X86_CMPXCHG_64_H
 #define _ASM_X86_CMPXCHG_64_H
 
-#define arch_cmpxchg64(ptr, o, n)					\
-({									\
-	BUILD_BUG_ON(sizeof(*(ptr)) != 8);				\
-	arch_cmpxchg((ptr), (o), (n));					\
+#include <linux/prefetch.h> /* For prefetchw */
+
+#define arch_cmpxchg64(ptr, o, n)                                       \
+({                                                                      \
+        BUILD_BUG_ON(sizeof(*(ptr)) != 8);                              \
+        arch_cmpxchg((ptr), (o), (n));                                  \
 })
 
-#define arch_cmpxchg64_local(ptr, o, n)					\
-({									\
-	BUILD_BUG_ON(sizeof(*(ptr)) != 8);				\
-	arch_cmpxchg_local((ptr), (o), (n));				\
+#define arch_cmpxchg64_local(ptr, o, n)                                 \
+({                                                                      \
+        BUILD_BUG_ON(sizeof(*(ptr)) != 8);                              \
+        arch_cmpxchg_local((ptr), (o), (n));                            \
 })
 
-#define arch_try_cmpxchg64(ptr, po, n)					\
-({									\
-	BUILD_BUG_ON(sizeof(*(ptr)) != 8);				\
-	arch_try_cmpxchg((ptr), (po), (n));				\
+#define arch_try_cmpxchg64(ptr, po, n)                                  \
+({                                                                      \
+        BUILD_BUG_ON(sizeof(*(ptr)) != 8);                              \
+        arch_try_cmpxchg((ptr), (po), (n));                             \
 })
 
-#define arch_try_cmpxchg64_local(ptr, po, n)				\
-({									\
-	BUILD_BUG_ON(sizeof(*(ptr)) != 8);				\
-	arch_try_cmpxchg_local((ptr), (po), (n));			\
+#define arch_try_cmpxchg64_local(ptr, po, n)                            \
+({                                                                      \
+        BUILD_BUG_ON(sizeof(*(ptr)) != 8);                              \
+        arch_try_cmpxchg_local((ptr), (po), (n));                       \
 })
 
 union __u128_halves {
-	u128 full;
-	struct {
-		u64 low, high;
-	};
+        u128 full;
+        struct {
+                u64 low, high;
+        };
 };
 
-#define __arch_cmpxchg128(_ptr, _old, _new, _lock)			\
-({									\
-	union __u128_halves o = { .full = (_old), },			\
-			    n = { .full = (_new), };			\
-									\
-	asm_inline volatile(_lock "cmpxchg16b %[ptr]"			\
-		     : [ptr] "+m" (*(_ptr)),				\
-		       "+a" (o.low), "+d" (o.high)			\
-		     : "b" (n.low), "c" (n.high)			\
-		     : "memory");					\
-									\
-	o.full;								\
+#define __arch_cmpxchg128(_ptr, _old, _new, _lock)                      \
+({                                                                      \
+        union __u128_halves o = { .full = (_old), },                    \
+        n = { .full = (_new), };                    \
+        \
+        asm_inline volatile(_lock "cmpxchg16b %[ptr]"                   \
+        : [ptr] "+m" (*(_ptr)),                            \
+        "+a" (o.low), "+d" (o.high)                      \
+        : "b" (n.low), "c" (n.high)                        \
+        : "memory");                                       \
+        \
+        o.full;                                                         \
 })
 
 static __always_inline u128 arch_cmpxchg128(volatile u128 *ptr, u128 old, u128 new)
 {
-	return __arch_cmpxchg128(ptr, old, new, LOCK_PREFIX);
+        /* Prefetch the cacheline for Raptor Lake's improved cache subsystem */
+        prefetchw((void *)ptr);  /* Cast to void* to avoid discarding qualifiers warning */
+        return __arch_cmpxchg128(ptr, old, new, LOCK_PREFIX);
 }
 #define arch_cmpxchg128 arch_cmpxchg128
 
 static __always_inline u128 arch_cmpxchg128_local(volatile u128 *ptr, u128 old, u128 new)
 {
-	return __arch_cmpxchg128(ptr, old, new,);
+        /* Lightweight memory ordering for local operations */
+        asm volatile("" ::: "memory");
+        u128 ret = __arch_cmpxchg128(ptr, old, new,);
+        asm volatile("" ::: "memory");
+        return ret;
 }
 #define arch_cmpxchg128_local arch_cmpxchg128_local
 
-#define __arch_try_cmpxchg128(_ptr, _oldp, _new, _lock)			\
-({									\
-	union __u128_halves o = { .full = *(_oldp), },			\
-			    n = { .full = (_new), };			\
-	bool ret;							\
-									\
-	asm_inline volatile(_lock "cmpxchg16b %[ptr]"			\
-		     CC_SET(e)						\
-		     : CC_OUT(e) (ret),					\
-		       [ptr] "+m" (*(_ptr)),				\
-		       "+a" (o.low), "+d" (o.high)			\
-		     : "b" (n.low), "c" (n.high)			\
-		     : "memory");					\
-									\
-	if (unlikely(!ret))						\
-		*(_oldp) = o.full;					\
-									\
-	likely(ret);							\
+#define __arch_try_cmpxchg128(_ptr, _oldp, _new, _lock)                 \
+({                                                                      \
+        union __u128_halves o = { .full = *(_oldp), },                  \
+        n = { .full = (_new), };                    \
+        bool ret;                                                       \
+        \
+        asm_inline volatile(_lock "cmpxchg16b %[ptr]"                   \
+        CC_SET(e)                                          \
+        : CC_OUT(e) (ret),                                 \
+        [ptr] "+m" (*(_ptr)),                            \
+        "+a" (o.low), "+d" (o.high)                      \
+        : "b" (n.low), "c" (n.high)                        \
+        : "memory");                                       \
+        \
+        if (unlikely(!ret)) {                                           \
+                /* Single PAUSE optimized for Raptor Lake's shorter pause latency */ \
+                asm volatile("pause" ::: "memory");                     \
+                *(_oldp) = o.full;                                      \
+        }                                                               \
+        \
+        likely(ret);                                                    \
 })
 
 static __always_inline bool arch_try_cmpxchg128(volatile u128 *ptr, u128 *oldp, u128 new)
 {
-	return __arch_try_cmpxchg128(ptr, oldp, new, LOCK_PREFIX);
+        /* Prefetch for improved performance on Raptor Lake */
+        prefetchw((void *)ptr);  /* Cast to void* to avoid discarding qualifiers warning */
+        return __arch_try_cmpxchg128(ptr, oldp, new, LOCK_PREFIX);
 }
 #define arch_try_cmpxchg128 arch_try_cmpxchg128
 
 static __always_inline bool arch_try_cmpxchg128_local(volatile u128 *ptr, u128 *oldp, u128 new)
 {
-	return __arch_try_cmpxchg128(ptr, oldp, new,);
+        /* Lightweight memory ordering for local operations */
+        asm volatile("" ::: "memory");
+        bool ret = __arch_try_cmpxchg128(ptr, oldp, new,);
+        asm volatile("" ::: "memory");
+        return ret;
 }
 #define arch_try_cmpxchg128_local arch_try_cmpxchg128_local
 
-#define system_has_cmpxchg128()		boot_cpu_has(X86_FEATURE_CX16)
+#define system_has_cmpxchg128()         boot_cpu_has(X86_FEATURE_CX16)
 
 #endif /* _ASM_X86_CMPXCHG_64_H */



--- a/lib/xxhash.c	2025-03-16 12:16:45.099790963 +0100
+++ b/lib/xxhash.c	2025-03-16 12:23:42.498768123 +0100
