{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608924076132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608924076139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 03:21:16 2020 " "Processing started: Sat Dec 26 03:21:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608924076139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608924076139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608924076139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608924076576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608924076576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 2 2 " "Found 2 design units, including 2 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "finalproject.v" "" { Text "C:/Users/User/Desktop/fpga verilog hdl/final-project/finalproject/finalproject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608924086327 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_divide " "Found entity 2: clk_divide" {  } { { "finalproject.v" "" { Text "C:/Users/User/Desktop/fpga verilog hdl/final-project/finalproject/finalproject.v" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608924086327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608924086327 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproject " "Elaborating entity \"finalproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608924086351 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 finalproject.v(52) " "Verilog HDL assignment warning at finalproject.v(52): truncated value with size 32 to match size of target (3)" {  } { { "finalproject.v" "" { Text "C:/Users/User/Desktop/fpga verilog hdl/final-project/finalproject/finalproject.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608924086352 "|finalproject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "keypad_row finalproject.v(3) " "Output port \"keypad_row\" at finalproject.v(3) has no driver" {  } { { "finalproject.v" "" { Text "C:/Users/User/Desktop/fpga verilog hdl/final-project/finalproject/finalproject.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608924086365 "|finalproject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divide clk_divide:div " "Elaborating entity \"clk_divide\" for hierarchy \"clk_divide:div\"" {  } { { "finalproject.v" "div" { Text "C:/Users/User/Desktop/fpga verilog hdl/final-project/finalproject/finalproject.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608924086440 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_row\[0\] GND " "Pin \"keypad_row\[0\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/User/Desktop/fpga verilog hdl/final-project/finalproject/finalproject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608924087179 "|finalproject|keypad_row[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_row\[1\] GND " "Pin \"keypad_row\[1\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/User/Desktop/fpga verilog hdl/final-project/finalproject/finalproject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608924087179 "|finalproject|keypad_row[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_row\[2\] GND " "Pin \"keypad_row\[2\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/User/Desktop/fpga verilog hdl/final-project/finalproject/finalproject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608924087179 "|finalproject|keypad_row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_row\[3\] GND " "Pin \"keypad_row\[3\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/User/Desktop/fpga verilog hdl/final-project/finalproject/finalproject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608924087179 "|finalproject|keypad_row[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608924087179 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608924087269 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608924087745 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608924087745 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_col\[0\] " "No output dependent on input pin \"keypad_col\[0\]\"" {  } { { "finalproject.v" "" { Text "C:/Users/User/Desktop/fpga verilog hdl/final-project/finalproject/finalproject.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608924087905 "|finalproject|keypad_col[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_col\[1\] " "No output dependent on input pin \"keypad_col\[1\]\"" {  } { { "finalproject.v" "" { Text "C:/Users/User/Desktop/fpga verilog hdl/final-project/finalproject/finalproject.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608924087905 "|finalproject|keypad_col[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_col\[2\] " "No output dependent on input pin \"keypad_col\[2\]\"" {  } { { "finalproject.v" "" { Text "C:/Users/User/Desktop/fpga verilog hdl/final-project/finalproject/finalproject.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608924087905 "|finalproject|keypad_col[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_col\[3\] " "No output dependent on input pin \"keypad_col\[3\]\"" {  } { { "finalproject.v" "" { Text "C:/Users/User/Desktop/fpga verilog hdl/final-project/finalproject/finalproject.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608924087905 "|finalproject|keypad_col[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608924087905 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "902 " "Implemented 902 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608924087908 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608924087908 ""} { "Info" "ICUT_CUT_TM_LCELLS" "868 " "Implemented 868 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608924087908 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1608924087908 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608924087908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608924087952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 03:21:27 2020 " "Processing ended: Sat Dec 26 03:21:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608924087952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608924087952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608924087952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608924087952 ""}
