
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/uart_tx/src/uart_tx.v
Parsing SystemVerilog input from `/openlane/designs/uart_tx/src/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/tmp/synthesis/hierarchy.dot'.
Dumping module uart_tx to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \uart_tx

3.2. Analyzing design hierarchy..
Top module:  \uart_tx
Removed 0 unused modules.

4. Executing TRIBUF pass.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \uart_tx

5.2. Analyzing design hierarchy..
Top module:  \uart_tx
Removed 0 unused modules.

6. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 7 switch rules as full_case in process $proc$/openlane/designs/uart_tx/src/uart_tx.v:27$1 in module uart_tx.
Removed a total of 0 dead cases.

8. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

9. Executing PROC_INIT pass (extract init attributes).

10. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\uart_tx.$proc$/openlane/designs/uart_tx/src/uart_tx.v:27$1'.

11. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~7 debug messages>

12. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\uart_tx.$proc$/openlane/designs/uart_tx/src/uart_tx.v:27$1'.
     1/7: $0\parity_bit[0:0]
     2/7: $0\data_reg[7:0]
     3/7: $0\bit_idx[2:0]
     4/7: $0\clk_cnt[15:0]
     5/7: $0\state[2:0]
     6/7: $0\tx_busy[0:0]
     7/7: $0\tx_out[0:0]

13. Executing PROC_DLATCH pass (convert process syncs to latches).

14. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\uart_tx.\tx_out' using process `\uart_tx.$proc$/openlane/designs/uart_tx/src/uart_tx.v:27$1'.
  created $adff cell `$procdff$104' with positive edge clock and negative level reset.
Creating register for signal `\uart_tx.\tx_busy' using process `\uart_tx.$proc$/openlane/designs/uart_tx/src/uart_tx.v:27$1'.
  created $adff cell `$procdff$105' with positive edge clock and negative level reset.
Creating register for signal `\uart_tx.\state' using process `\uart_tx.$proc$/openlane/designs/uart_tx/src/uart_tx.v:27$1'.
  created $adff cell `$procdff$106' with positive edge clock and negative level reset.
Creating register for signal `\uart_tx.\clk_cnt' using process `\uart_tx.$proc$/openlane/designs/uart_tx/src/uart_tx.v:27$1'.
  created $adff cell `$procdff$107' with positive edge clock and negative level reset.
Creating register for signal `\uart_tx.\bit_idx' using process `\uart_tx.$proc$/openlane/designs/uart_tx/src/uart_tx.v:27$1'.
  created $adff cell `$procdff$108' with positive edge clock and negative level reset.
Creating register for signal `\uart_tx.\data_reg' using process `\uart_tx.$proc$/openlane/designs/uart_tx/src/uart_tx.v:27$1'.
  created $adff cell `$procdff$109' with positive edge clock and negative level reset.
Creating register for signal `\uart_tx.\parity_bit' using process `\uart_tx.$proc$/openlane/designs/uart_tx/src/uart_tx.v:27$1'.
  created $adff cell `$procdff$110' with positive edge clock and negative level reset.

15. Executing PROC_MEMWR pass (convert process memory writes to cells).

16. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 7 empty switches in `\uart_tx.$proc$/openlane/designs/uart_tx/src/uart_tx.v:27$1'.
Removing empty process `uart_tx.$proc$/openlane/designs/uart_tx/src/uart_tx.v:27$1'.
Cleaned up 7 empty switches.

17. Executing CHECK pass (checking for obvious problems).
Checking module uart_tx...
Found and reported 0 problems.

18. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.
<suppressed ~7 debug messages>

19. Executing FLATTEN pass (flatten design).

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..
Removed 1 unused cells and 23 unused wires.
<suppressed ~2 debug messages>

22. Executing OPT pass (performing simple optimizations).

22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.

22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_tx.
    New ctrl vector for $pmux cell $procmux$98: { $procmux$102_CMP $procmux$101_CMP $procmux$100_CMP $auto$opt_reduce.cc:134:opt_pmux$112 }
  Optimizing cells in module \uart_tx.
Performed a total of 1 changes.

22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

22.6. Executing OPT_DFF pass (perform DFF optimizations).

22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.

22.9. Rerunning OPT passes. (Maybe there is more to do..)

22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_tx.
    New ctrl vector for $pmux cell $procmux$49: { $procmux$103_CMP $auto$opt_reduce.cc:134:opt_pmux$114 }
  Optimizing cells in module \uart_tx.
Performed a total of 1 changes.

22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
Removed a total of 0 cells.

22.13. Executing OPT_DFF pass (perform DFF optimizations).

22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..

22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.

22.16. Rerunning OPT passes. (Maybe there is more to do..)

22.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

22.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_tx.
Performed a total of 0 changes.

22.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
Removed a total of 0 cells.

22.20. Executing OPT_DFF pass (perform DFF optimizations).

22.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..

22.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.

22.23. Finished OPT passes. (There is nothing left to do.)

23. Executing FSM pass (extract and optimize FSM).

23.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking uart_tx.state as FSM state register:
    Circuit seems to be self-resetting.

23.2. Executing FSM_EXTRACT pass (extracting FSM from design).

23.3. Executing FSM_OPT pass (simple optimizations of FSMs).

23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..

23.5. Executing FSM_OPT pass (simple optimizations of FSMs).

23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
Removed a total of 0 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_tx.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$110 ($adff) from module uart_tx (D = $reduce_xor$/openlane/designs/uart_tx/src/uart_tx.v:47$3_Y, Q = \parity_bit).
Adding EN signal on $procdff$109 ($adff) from module uart_tx (D = \data_in, Q = \data_reg).
Adding EN signal on $procdff$108 ($adff) from module uart_tx (D = $0\bit_idx[2:0], Q = \bit_idx).
Adding EN signal on $procdff$107 ($adff) from module uart_tx (D = $0\clk_cnt[15:0], Q = \clk_cnt).
Adding EN signal on $procdff$106 ($adff) from module uart_tx (D = $0\state[2:0], Q = \state).
Adding EN signal on $procdff$105 ($adff) from module uart_tx (D = $procmux$93_Y, Q = \tx_busy).
Adding EN signal on $procdff$104 ($adff) from module uart_tx (D = $0\tx_out[0:0], Q = \tx_out).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..
Removed 5 unused cells and 5 unused wires.
<suppressed ~6 debug messages>

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.
<suppressed ~3 debug messages>

24.9. Rerunning OPT passes. (Maybe there is more to do..)

24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_tx.
Performed a total of 0 changes.

24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

24.13. Executing OPT_DFF pass (perform DFF optimizations).

24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.

24.16. Rerunning OPT passes. (Maybe there is more to do..)

24.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

24.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_tx.
Performed a total of 0 changes.

24.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
Removed a total of 0 cells.

24.20. Executing OPT_DFF pass (perform DFF optimizations).

24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..

24.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.

24.23. Finished OPT passes. (There is nothing left to do.)

25. Executing WREDUCE pass (reducing word size of cells).
Removed top 23 bits (of 32) from port B of cell uart_tx.$lt$/openlane/designs/uart_tx/src/uart_tx.v:53$4 ($lt).
Removed top 31 bits (of 32) from port B of cell uart_tx.$add$/openlane/designs/uart_tx/src/uart_tx.v:53$5 ($add).
Removed top 16 bits (of 32) from port Y of cell uart_tx.$add$/openlane/designs/uart_tx/src/uart_tx.v:53$5 ($add).
Removed top 29 bits (of 32) from port B of cell uart_tx.$lt$/openlane/designs/uart_tx/src/uart_tx.v:65$9 ($lt).
Removed top 31 bits (of 32) from port B of cell uart_tx.$add$/openlane/designs/uart_tx/src/uart_tx.v:65$10 ($add).
Removed top 29 bits (of 32) from port Y of cell uart_tx.$add$/openlane/designs/uart_tx/src/uart_tx.v:65$10 ($add).
Removed top 1 bits (of 3) from port B of cell uart_tx.$procmux$100_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell uart_tx.$procmux$101_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell uart_tx.$procmux$102_CMP0 ($eq).
Removed top 16 bits (of 32) from wire uart_tx.$add$/openlane/designs/uart_tx/src/uart_tx.v:53$5_Y.

26. Executing PEEPOPT pass (run peephole optimizers).

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

28. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module uart_tx:
  creating $macc model for $add$/openlane/designs/uart_tx/src/uart_tx.v:53$5 ($add).
  creating $macc model for $add$/openlane/designs/uart_tx/src/uart_tx.v:65$10 ($add).
  creating $alu model for $macc $add$/openlane/designs/uart_tx/src/uart_tx.v:65$10.
  creating $alu model for $macc $add$/openlane/designs/uart_tx/src/uart_tx.v:53$5.
  creating $alu model for $lt$/openlane/designs/uart_tx/src/uart_tx.v:53$4 ($lt): new $alu
  creating $alu model for $lt$/openlane/designs/uart_tx/src/uart_tx.v:65$9 ($lt): new $alu
  creating $alu cell for $lt$/openlane/designs/uart_tx/src/uart_tx.v:65$9: $auto$alumacc.cc:485:replace_alu$153
  creating $alu cell for $lt$/openlane/designs/uart_tx/src/uart_tx.v:53$4: $auto$alumacc.cc:485:replace_alu$164
  creating $alu cell for $add$/openlane/designs/uart_tx/src/uart_tx.v:53$5: $auto$alumacc.cc:485:replace_alu$175
  creating $alu cell for $add$/openlane/designs/uart_tx/src/uart_tx.v:65$10: $auto$alumacc.cc:485:replace_alu$178
  created 4 $alu and 0 $macc cells.

29. Executing SHARE pass (SAT-based resource sharing).

30. Executing OPT pass (performing simple optimizations).

30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.
<suppressed ~8 debug messages>

30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
Removed a total of 0 cells.

30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_tx.
Performed a total of 0 changes.

30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
Removed a total of 0 cells.

30.6. Executing OPT_DFF pass (perform DFF optimizations).

30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.

30.9. Rerunning OPT passes. (Maybe there is more to do..)

30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_tx.
Performed a total of 0 changes.

30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
Removed a total of 0 cells.

30.13. Executing OPT_DFF pass (perform DFF optimizations).

30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..

30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.

30.16. Finished OPT passes. (There is nothing left to do.)

31. Executing MEMORY pass.

31.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

31.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

31.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

31.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

31.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

31.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..

31.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

31.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..

31.10. Executing MEMORY_COLLECT pass (generating $mem cells).

32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.
<suppressed ~18 debug messages>

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
Removed a total of 0 cells.

33.3. Executing OPT_DFF pass (perform DFF optimizations).

33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..
Removed 4 unused cells and 18 unused wires.
<suppressed ~5 debug messages>

33.5. Finished fast OPT passes.

34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
Removed a total of 0 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_tx.
    New ctrl vector for $pmux cell $procmux$68: { $procmux$103_CMP $procmux$102_CMP $procmux$101_CMP $procmux$100_CMP }
  Optimizing cells in module \uart_tx.
Performed a total of 1 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
Removed a total of 0 cells.

35.6. Executing OPT_SHARE pass.

35.7. Executing OPT_DFF pass (perform DFF optimizations).

35.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..

35.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.

35.10. Rerunning OPT passes. (Maybe there is more to do..)

35.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

35.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_tx.
Performed a total of 0 changes.

35.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
Removed a total of 0 cells.

35.14. Executing OPT_SHARE pass.

35.15. Executing OPT_DFF pass (perform DFF optimizations).

35.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..

35.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.

35.18. Finished OPT passes. (There is nothing left to do.)

36. Executing TECHMAP pass (map to technology primitives).

36.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

36.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$f7417944f96f261f97a49c7e5ba603b32499b5a9\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $or.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
No more expansions possible.
<suppressed ~846 debug messages>

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.
<suppressed ~238 debug messages>

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
<suppressed ~81 debug messages>
Removed a total of 27 cells.

37.3. Executing OPT_DFF pass (perform DFF optimizations).

37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..
Removed 49 unused cells and 247 unused wires.
<suppressed ~50 debug messages>

37.5. Finished fast OPT passes.

38. Executing ABC pass (technology mapping using ABC).

38.1. Extracting gate netlist of module `\uart_tx' to `<abc-temp-dir>/input.blif'..
Extracted 199 gates and 240 wires to a netlist network with 40 inputs and 30 outputs.

38.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.1.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:       10
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               XOR cells:       14
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               AND cells:        8
ABC RESULTS:                OR cells:       50
ABC RESULTS:               MUX cells:        9
ABC RESULTS:            ANDNOT cells:       52
ABC RESULTS:        internal signals:      170
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       30
Removing temp directory.

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.
<suppressed ~4 debug messages>

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..
Removed 2 unused cells and 149 unused wires.
<suppressed ~3 debug messages>

39.5. Finished fast OPT passes.

40. Executing HIERARCHY pass (managing design hierarchy).

40.1. Analyzing design hierarchy..
Top module:  \uart_tx

40.2. Analyzing design hierarchy..
Top module:  \uart_tx
Removed 0 unused modules.

41. Printing statistics.

=== uart_tx ===

   Number of wires:                161
   Number of wire bits:            213
   Number of public wires:          11
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                202
     $_ANDNOT_                      52
     $_AND_                          7
     $_DFFE_PN0P_                   32
     $_DFFE_PN1P_                    1
     $_MUX_                          9
     $_NAND_                        13
     $_NOR_                          3
     $_NOT_                          2
     $_ORNOT_                        9
     $_OR_                          50
     $_XNOR_                        10
     $_XOR_                         14

42. Executing CHECK pass (checking for obvious problems).
Checking module uart_tx...
Found and reported 0 problems.

43. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/tmp/synthesis/post_techmap.dot'.
Dumping module uart_tx to page 1.

44. Executing SHARE pass (SAT-based resource sharing).

45. Executing OPT pass (performing simple optimizations).

45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.

45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
Removed a total of 0 cells.

45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_tx..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_tx.
Performed a total of 0 changes.

45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_tx'.
Removed a total of 0 cells.

45.6. Executing OPT_DFF pass (perform DFF optimizations).

45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..

45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_tx.

45.9. Finished OPT passes. (There is nothing left to do.)

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..

47. Printing statistics.

=== uart_tx ===

   Number of wires:                161
   Number of wire bits:            213
   Number of public wires:          11
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                202
     $_ANDNOT_                      52
     $_AND_                          7
     $_DFFE_PN0P_                   32
     $_DFFE_PN1P_                    1
     $_MUX_                          9
     $_NAND_                        13
     $_NOR_                          3
     $_NOT_                          2
     $_ORNOT_                        9
     $_OR_                          50
     $_XNOR_                        10
     $_XOR_                         14

mapping tbuf

48. Executing TECHMAP pass (map to technology primitives).

48.1. Executing Verilog-2005 frontend: /home/sjh/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/sjh/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

49. Executing SIMPLEMAP pass (map simple cells to gate primitives).

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /home/sjh/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/sjh/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

52.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\uart_tx':
  mapped 32 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 1 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.

53. Printing statistics.

=== uart_tx ===

   Number of wires:                194
   Number of wire bits:            246
   Number of public wires:          11
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                235
     $_ANDNOT_                      52
     $_AND_                          7
     $_MUX_                         42
     $_NAND_                        13
     $_NOR_                          3
     $_NOT_                          2
     $_ORNOT_                        9
     $_OR_                          50
     $_XNOR_                        10
     $_XOR_                         14
     sky130_fd_sc_hd__dfrtp_2       32
     sky130_fd_sc_hd__dfstp_2        1

[INFO]: USING STRATEGY AREA 0

54. Executing ABC pass (technology mapping using ABC).

54.1. Extracting gate netlist of module `\uart_tx' to `/tmp/yosys-abc-vF1hK5/input.blif'..
Extracted 202 gates and 244 wires to a netlist network with 42 inputs and 33 outputs.

54.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-vF1hK5/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-vF1hK5/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-vF1hK5/input.blif 
ABC: + read_lib -w /openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.07 sec
ABC: Memory =    9.54 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 20000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 20000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 20000.0 
ABC: Current delay (2404.74 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    112 ( 24.1 %)   Cap = 12.2 ff (  6.5 %)   Area =      970.93 ( 74.1 %)   Delay =  2532.27 ps  (  8.9 %)               
ABC: Path  0 --      13 : 0    2 pi                       A =   0.00  Df =  10.9   -6.6 ps  S =  21.3 ps  Cin =  0.0 ff  Cout =   3.0 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     102 : 4    1 sky130_fd_sc_hd__or4_2   A =   8.76  Df = 632.5 -532.0 ps  S =  90.1 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 310.4 ff  G =   89  
ABC: Path  2 --     103 : 4    2 sky130_fd_sc_hd__or4_2   A =   8.76  Df =1188.4 -988.9 ps  S = 107.5 ps  Cin =  1.5 ff  Cout =   4.9 ff  Cmax = 310.4 ff  G =  306  
ABC: Path  3 --     106 : 5    2 sky130_fd_sc_hd__a311o_2 A =  11.26  Df =1558.5 -912.3 ps  S =  56.0 ps  Cin =  2.3 ff  Cout =   3.6 ff  Cmax = 298.5 ff  G =  154  
ABC: Path  4 --     113 : 1   10 sky130_fd_sc_hd__buf_1   A =   3.75  Df =1749.8 -820.8 ps  S = 337.9 ps  Cin =  2.1 ff  Cout =  28.3 ff  Cmax = 130.0 ff  G = 1284  
ABC: Path  5 --     124 : 3    1 sky130_fd_sc_hd__or3b_2  A =   8.76  Df =2227.4-1121.6 ps  S =  68.5 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 269.2 ff  G =   88  
ABC: Path  6 --     125 : 3    1 sky130_fd_sc_hd__a21bo_2 A =  10.01  Df =2532.3-1140.2 ps  S = 186.4 ps  Cin =  2.0 ff  Cout =  33.4 ff  Cmax = 288.4 ff  G = 1644  
ABC: Start-point = pi12 (\clk_cnt [13]).  End-point = po7 ($auto$rtlil.cc:2607:MuxGate$1324).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   42/   33  lat =    0  nd =   112  edge =    293  area =970.94  delay = 7.00  lev = 7
ABC: + write_blif /tmp/yosys-abc-vF1hK5/output.blif 

54.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       23
ABC RESULTS:        internal signals:      169
ABC RESULTS:           input signals:       42
ABC RESULTS:          output signals:       33
Removing temp directory.

55. Executing SETUNDEF pass (replace undef values with defined constants).

56. Executing HILOMAP pass (mapping to constant drivers).

57. Executing SPLITNETS pass (splitting up multi-bit signals).

58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..
Removed 0 unused cells and 244 unused wires.
<suppressed ~1 debug messages>

59. Executing INSBUF pass (insert buffer cells for connected wires).

60. Executing CHECK pass (checking for obvious problems).
Checking module uart_tx...
Warning: Wire uart_tx.\tx_out is used but has no driver.
Warning: Wire uart_tx.\tx_busy is used but has no driver.
Found and reported 2 problems.

61. Printing statistics.

=== uart_tx ===

   Number of wires:                149
   Number of wire bits:            156
   Number of public wires:          37
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                145
     sky130_fd_sc_hd__a21bo_2        3
     sky130_fd_sc_hd__a21o_2         1
     sky130_fd_sc_hd__a21oi_2        1
     sky130_fd_sc_hd__a22o_2         2
     sky130_fd_sc_hd__a2bb2o_2       2
     sky130_fd_sc_hd__a311o_2        1
     sky130_fd_sc_hd__a31o_2         5
     sky130_fd_sc_hd__a32o_2         4
     sky130_fd_sc_hd__and2_2         9
     sky130_fd_sc_hd__and3_2         2
     sky130_fd_sc_hd__and4_2         3
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__buf_1         23
     sky130_fd_sc_hd__dfrtp_2       32
     sky130_fd_sc_hd__dfstp_2        1
     sky130_fd_sc_hd__inv_2          4
     sky130_fd_sc_hd__mux2_2        13
     sky130_fd_sc_hd__mux4_2         2
     sky130_fd_sc_hd__nand2_2        3
     sky130_fd_sc_hd__nand3_2        2
     sky130_fd_sc_hd__nor2_2         3
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o21a_2         1
     sky130_fd_sc_hd__o21ai_2        1
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__o21bai_2       3
     sky130_fd_sc_hd__o22a_2         1
     sky130_fd_sc_hd__o2bb2a_2       1
     sky130_fd_sc_hd__or2_2          3
     sky130_fd_sc_hd__or2b_2         1
     sky130_fd_sc_hd__or3_2          1
     sky130_fd_sc_hd__or3b_2         2
     sky130_fd_sc_hd__or4_2          4
     sky130_fd_sc_hd__xnor2_2        6
     sky130_fd_sc_hd__xor2_2         1

   Chip area for module '\uart_tx': 1838.012800

62. Executing Verilog backend.
Dumping module `\uart_tx'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 06852c8f66, CPU: user 0.39s system 0.03s, MEM: 28.95 MB peak
Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)
Time spent: 49% 2x abc (0 sec), 10% 1x dfflibmap (0 sec), ...
