
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1

# Written on Fri Nov  3 17:46:16 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start              Requested     Requested     Clock        Clock                   Clock
Level     Clock              Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------
0 -       System             100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                   
0 -       mcu|PIN_CLK_X1     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     304  
                                                                                                   
0 -       mcu|PIN_RESETN     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     24   
===================================================================================================


Clock Load Summary
******************

                   Clock     Source               Clock Pin                                                      Non-clock Pin                                                  Non-clock Pin                                              
Clock              Load      Pin                  Seq Example                                                    Seq Example                                                    Comb Example                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System             0         -                    -                                                              -                                                              -                                                          
                                                                                                                                                                                                                                           
mcu|PIN_CLK_X1     304       PIN_CLK_X1(port)     mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[7:1].C     -                                                              coreInst.busControllerInst.un1_CLK.I[0](inv)               
                                                                                                                                                                                                                                           
mcu|PIN_RESETN     24        PIN_RESETN(port)     boardInst.DIN[0].C                                             mcuResourcesInst.interruptMaskRegisterInst.MASK_REG[7:0].E     mcuResourcesInst.interruptMaskRegisterInst.DOUT18.I[0](inv)
===========================================================================================================================================================================================================================================
