digraph "CFG for '_Z7gpuPMCCPKfmS0_mmS0_S0_S0_Pf' function" {
	label="CFG for '_Z7gpuPMCCPKfmS0_mmS0_S0_S0_Pf' function";

	Node0x4607650 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%9:\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = zext i32 %10 to i64\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %13 = zext i32 %12 to i64\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %15 = zext i32 %14 to i64\l  %16 = icmp ult i64 %11, %1\l  %17 = icmp ult i64 %13, %3\l  %18 = select i1 %16, i1 %17, i1 false\l  br i1 %18, label %19, label %110\l|{<s0>T|<s1>F}}"];
	Node0x4607650:s0 -> Node0x4609870;
	Node0x4607650:s1 -> Node0x4609900;
	Node0x4609870 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%19:\l19:                                               \l  %20 = icmp eq i32 %14, 0\l  br i1 %20, label %21, label %37\l|{<s0>T|<s1>F}}"];
	Node0x4609870:s0 -> Node0x4609b00;
	Node0x4609870:s1 -> Node0x4609b50;
	Node0x4609b00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%21:\l21:                                               \l  %22 = mul i64 %11, %3\l  %23 = add i64 %22, %13\l  %24 = shl i64 %23, 1\l  %25 = getelementptr inbounds float, float addrspace(1)* %6, i64 %24\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %26, float addrspace(3)*\l... @_ZZ7gpuPMCCPKfmS0_mmS0_S0_S0_PfE5meanA, align 4, !tbaa !5\l  %27 = add nuw nsw i64 %24, 1\l  %28 = getelementptr inbounds float, float addrspace(1)* %6, i64 %27\l  %29 = load float, float addrspace(1)* %28, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %29, float addrspace(3)*\l... @_ZZ7gpuPMCCPKfmS0_mmS0_S0_S0_PfE5meanB, align 4, !tbaa !5\l  %30 = getelementptr inbounds float, float addrspace(1)* %7, i64 %24\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %31, float addrspace(3)* @_ZZ7gpuPMCCPKfmS0_mmS0_S0_S0_PfE3sdA,\l... align 4, !tbaa !5\l  %32 = getelementptr inbounds float, float addrspace(1)* %7, i64 %27\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %33, float addrspace(3)* @_ZZ7gpuPMCCPKfmS0_mmS0_S0_S0_PfE3sdB,\l... align 4, !tbaa !5\l  %34 = getelementptr inbounds float, float addrspace(1)* %5, i64 %23\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %36 = fadd contract float %35, -1.000000e+00\l  br label %37\l}"];
	Node0x4609b00 -> Node0x4609b50;
	Node0x4609b50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%37:\l37:                                               \l  %38 = phi float [ %36, %21 ], [ 0x7FF8000000000000, %19 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %39 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ7gpuPMCCPKfmS0_mmS0_S0_S0_PfE10threadSums, i32 0, i32 %14\l  store float 0.000000e+00, float addrspace(3)* %39, align 4, !tbaa !5\l  %40 = icmp ult i64 %15, %4\l  br i1 %40, label %41, label %71\l|{<s0>T|<s1>F}}"];
	Node0x4609b50:s0 -> Node0x460c700;
	Node0x4609b50:s1 -> Node0x460c9b0;
	Node0x460c700 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%41:\l41:                                               \l  %42 = mul i64 %11, %4\l  %43 = mul i64 %13, %4\l  %44 = load float, float addrspace(3)*\l... @_ZZ7gpuPMCCPKfmS0_mmS0_S0_S0_PfE5meanA, align 4\l  %45 = load float, float addrspace(3)* @_ZZ7gpuPMCCPKfmS0_mmS0_S0_S0_PfE3sdA,\l... align 4\l  %46 = load float, float addrspace(3)*\l... @_ZZ7gpuPMCCPKfmS0_mmS0_S0_S0_PfE5meanB, align 4\l  %47 = load float, float addrspace(3)* @_ZZ7gpuPMCCPKfmS0_mmS0_S0_S0_PfE3sdB,\l... align 4\l  br label %48\l}"];
	Node0x460c700 -> Node0x460cc10;
	Node0x460cc10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%48:\l48:                                               \l  %49 = phi float [ 0.000000e+00, %41 ], [ %68, %67 ]\l  %50 = phi i64 [ %15, %41 ], [ %69, %67 ]\l  %51 = add i64 %50, %42\l  %52 = getelementptr inbounds float, float addrspace(1)* %0, i64 %51\l  %53 = load float, float addrspace(1)* %52, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %54 = add i64 %50, %43\l  %55 = getelementptr inbounds float, float addrspace(1)* %2, i64 %54\l  %56 = load float, float addrspace(1)* %55, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %57 = fcmp uno float %53, 0.000000e+00\l  %58 = fcmp uno float %56, 0.000000e+00\l  %59 = select i1 %57, i1 true, i1 %58\l  br i1 %59, label %67, label %60\l|{<s0>T|<s1>F}}"];
	Node0x460cc10:s0 -> Node0x460ce90;
	Node0x460cc10:s1 -> Node0x460d680;
	Node0x460d680 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%60:\l60:                                               \l  %61 = fsub contract float %53, %44\l  %62 = fdiv contract float %61, %45\l  %63 = fsub contract float %56, %46\l  %64 = fdiv contract float %63, %47\l  %65 = fmul contract float %62, %64\l  %66 = fadd contract float %49, %65\l  store float %66, float addrspace(3)* %39, align 4, !tbaa !5\l  br label %67\l}"];
	Node0x460d680 -> Node0x460ce90;
	Node0x460ce90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%67:\l67:                                               \l  %68 = phi float [ %49, %48 ], [ %66, %60 ]\l  %69 = add i64 %50, 16\l  %70 = icmp ult i64 %69, %4\l  br i1 %70, label %48, label %71, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x460ce90:s0 -> Node0x460cc10;
	Node0x460ce90:s1 -> Node0x460c9b0;
	Node0x460c9b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%71:\l71:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %72 = icmp ult i32 %14, 8\l  br i1 %72, label %73, label %79\l|{<s0>T|<s1>F}}"];
	Node0x460c9b0:s0 -> Node0x460e380;
	Node0x460c9b0:s1 -> Node0x460e3d0;
	Node0x460e380 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%73:\l73:                                               \l  %74 = add nuw nsw i32 %14, 8\l  %75 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ7gpuPMCCPKfmS0_mmS0_S0_S0_PfE10threadSums, i32 0, i32 %74\l  %76 = load float, float addrspace(3)* %75, align 4, !tbaa !5\l  %77 = load float, float addrspace(3)* %39, align 4, !tbaa !5\l  %78 = fadd contract float %76, %77\l  store float %78, float addrspace(3)* %39, align 4, !tbaa !5\l  br label %79\l}"];
	Node0x460e380 -> Node0x460e3d0;
	Node0x460e3d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%79:\l79:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %80 = icmp ult i32 %14, 4\l  br i1 %80, label %81, label %87\l|{<s0>T|<s1>F}}"];
	Node0x460e3d0:s0 -> Node0x460ea90;
	Node0x460e3d0:s1 -> Node0x460eae0;
	Node0x460ea90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%81:\l81:                                               \l  %82 = add nuw nsw i32 %14, 4\l  %83 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ7gpuPMCCPKfmS0_mmS0_S0_S0_PfE10threadSums, i32 0, i32 %82\l  %84 = load float, float addrspace(3)* %83, align 4, !tbaa !5\l  %85 = load float, float addrspace(3)* %39, align 4, !tbaa !5\l  %86 = fadd contract float %84, %85\l  store float %86, float addrspace(3)* %39, align 4, !tbaa !5\l  br label %87\l}"];
	Node0x460ea90 -> Node0x460eae0;
	Node0x460eae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%87:\l87:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %88 = icmp ult i32 %14, 2\l  br i1 %88, label %89, label %95\l|{<s0>T|<s1>F}}"];
	Node0x460eae0:s0 -> Node0x460f1a0;
	Node0x460eae0:s1 -> Node0x460f1f0;
	Node0x460f1a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%89:\l89:                                               \l  %90 = add nuw nsw i32 %14, 2\l  %91 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ7gpuPMCCPKfmS0_mmS0_S0_S0_PfE10threadSums, i32 0, i32 %90\l  %92 = load float, float addrspace(3)* %91, align 4, !tbaa !5\l  %93 = load float, float addrspace(3)* %39, align 4, !tbaa !5\l  %94 = fadd contract float %92, %93\l  store float %94, float addrspace(3)* %39, align 4, !tbaa !5\l  br label %95\l}"];
	Node0x460f1a0 -> Node0x460f1f0;
	Node0x460f1f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%95:\l95:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %96 = icmp eq i32 %14, 0\l  br i1 %96, label %97, label %103\l|{<s0>T|<s1>F}}"];
	Node0x460f1f0:s0 -> Node0x460f8e0;
	Node0x460f1f0:s1 -> Node0x460f930;
	Node0x460f8e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%97:\l97:                                               \l  %98 = add nuw nsw i32 %14, 1\l  %99 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ7gpuPMCCPKfmS0_mmS0_S0_S0_PfE10threadSums, i32 0, i32 %98\l  %100 = load float, float addrspace(3)* %99, align 4, !tbaa !5\l  %101 = load float, float addrspace(3)* %39, align 4, !tbaa !5\l  %102 = fadd contract float %100, %101\l  store float %102, float addrspace(3)* %39, align 4, !tbaa !5\l  br label %103\l}"];
	Node0x460f8e0 -> Node0x460f930;
	Node0x460f930 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%103:\l103:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %20, label %104, label %110\l|{<s0>T|<s1>F}}"];
	Node0x460f930:s0 -> Node0x460ff90;
	Node0x460f930:s1 -> Node0x4609900;
	Node0x460ff90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%104:\l104:                                              \l  %105 = load float, float addrspace(3)* getelementptr inbounds ([16 x float],\l... [16 x float] addrspace(3)* @_ZZ7gpuPMCCPKfmS0_mmS0_S0_S0_PfE10threadSums, i32\l... 0, i32 0), align 16, !tbaa !5\l  %106 = fdiv contract float %105, %38\l  %107 = mul i64 %11, %3\l  %108 = add i64 %107, %13\l  %109 = getelementptr inbounds float, float addrspace(1)* %8, i64 %108\l  store float %106, float addrspace(1)* %109, align 4, !tbaa !5\l  br label %110\l}"];
	Node0x460ff90 -> Node0x4609900;
	Node0x4609900 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%110:\l110:                                              \l  ret void\l}"];
}
