
#HD: Clock information for RP ocp_rw_reg_inst_0 (1 clocks total):
| ---------------------- | ---------- | ---------------------------------------------------------------------- | ------------ | --------- | ------------- |
| Clock Pin              | Clock Net  | Clock Driver                                                           | Driver Type  | RM Loads  | Static Loads  |
| ---------------------- | ---------- | ---------------------------------------------------------------------- | ------------ | --------- | ------------- |
| ocp_rw_reg_inst_0/clk  | clk        | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/u_bufg_clkdiv0  | BUFG         | 33        | 8771          |
| ---------------------- | ---------- | ---------------------------------------------------------------------- | ------------ | --------- | ------------- |

