{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717549929294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717549929294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 09:12:09 2024 " "Processing started: Wed Jun 05 09:12:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717549929294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717549929294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717549929294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717549929513 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717549929513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "row_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file row_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 row_sel " "Found entity 1: row_sel" {  } { { "row_sel.v" "" { Text "D:/willy/traffic_light/row_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717549934955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717549934955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern " "Found entity 1: pattern" {  } { { "pattern.v" "" { Text "D:/willy/traffic_light/pattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717549934965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717549934965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern2.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern2 " "Found entity 1: pattern2" {  } { { "pattern2.v" "" { Text "D:/willy/traffic_light/pattern2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717549934965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717549934965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern3.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern3.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern3 " "Found entity 1: pattern3" {  } { { "pattern3.v" "" { Text "D:/willy/traffic_light/pattern3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717549934965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717549934965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ptn_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file ptn_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptn_sel " "Found entity 1: ptn_sel" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717549934965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717549934965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "red_green.v 1 1 " "Found 1 design units, including 1 entities, in source file red_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 red_green " "Found entity 1: red_green" {  } { { "red_green.v" "" { Text "D:/willy/traffic_light/red_green.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717549934965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717549934965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.v" "" { Text "D:/willy/traffic_light/freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717549934975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717549934975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_matrix_top.v 1 1 " "Found 1 design units, including 1 entities, in source file dot_matrix_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_matrix_top " "Found entity 1: dot_matrix_top" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717549934975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717549934975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_to_seg7_0_9.v 1 1 " "Found 1 design units, including 1 entities, in source file num_to_seg7_0_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_to_seg7_0_9 " "Found entity 1: num_to_seg7_0_9" {  } { { "num_to_seg7_0_9.v" "" { Text "D:/willy/traffic_light/num_to_seg7_0_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717549934975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717549934975 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dot_matrix_top " "Elaborating entity \"dot_matrix_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717549935005 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "J11\[8\] dot_matrix_top.v(5) " "Output port \"J11\[8\]\" at dot_matrix_top.v(5) has no driver" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717549935015 "|dot_matrix_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "J11\[6\] dot_matrix_top.v(5) " "Output port \"J11\[6\]\" at dot_matrix_top.v(5) has no driver" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717549935015 "|dot_matrix_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "J11\[4\] dot_matrix_top.v(5) " "Output port \"J11\[4\]\" at dot_matrix_top.v(5) has no driver" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717549935015 "|dot_matrix_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "J11\[2\] dot_matrix_top.v(5) " "Output port \"J11\[2\]\" at dot_matrix_top.v(5) has no driver" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717549935015 "|dot_matrix_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:m0 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:m0\"" {  } { { "dot_matrix_top.v" "m0" { Text "D:/willy/traffic_light/dot_matrix_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717549935025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_sel row_sel:m1 " "Elaborating entity \"row_sel\" for hierarchy \"row_sel:m1\"" {  } { { "dot_matrix_top.v" "m1" { Text "D:/willy/traffic_light/dot_matrix_top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717549935035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern pattern:m2 " "Elaborating entity \"pattern\" for hierarchy \"pattern:m2\"" {  } { { "dot_matrix_top.v" "m2" { Text "D:/willy/traffic_light/dot_matrix_top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717549935045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern2 pattern2:m3 " "Elaborating entity \"pattern2\" for hierarchy \"pattern2:m3\"" {  } { { "dot_matrix_top.v" "m3" { Text "D:/willy/traffic_light/dot_matrix_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717549935055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern3 pattern3:m4 " "Elaborating entity \"pattern3\" for hierarchy \"pattern3:m4\"" {  } { { "dot_matrix_top.v" "m4" { Text "D:/willy/traffic_light/dot_matrix_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717549935065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ptn_sel ptn_sel:m5 " "Elaborating entity \"ptn_sel\" for hierarchy \"ptn_sel:m5\"" {  } { { "dot_matrix_top.v" "m5" { Text "D:/willy/traffic_light/dot_matrix_top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717549935075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:m6 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:m6\"" {  } { { "dot_matrix_top.v" "m6" { Text "D:/willy/traffic_light/dot_matrix_top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717549935085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "red_green red_green:m7 " "Elaborating entity \"red_green\" for hierarchy \"red_green:m7\"" {  } { { "dot_matrix_top.v" "m7" { Text "D:/willy/traffic_light/dot_matrix_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717549935095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_to_seg7_0_9 num_to_seg7_0_9:m8 " "Elaborating entity \"num_to_seg7_0_9\" for hierarchy \"num_to_seg7_0_9:m8\"" {  } { { "dot_matrix_top.v" "m8" { Text "D:/willy/traffic_light/dot_matrix_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717549935105 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "red_green.v" "" { Text "D:/willy/traffic_light/red_green.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1717549935645 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1717549935645 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[11\] ptn_sel:m5\|col\[11\]~_emulated ptn_sel:m5\|col\[11\]~1 " "Register \"ptn_sel:m5\|col\[11\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[11\]~_emulated\" and latch \"ptn_sel:m5\|col\[11\]~1\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1717549935645 "|dot_matrix_top|ptn_sel:m5|col[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[10\] ptn_sel:m5\|col\[10\]~_emulated ptn_sel:m5\|col\[10\]~5 " "Register \"ptn_sel:m5\|col\[10\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[10\]~_emulated\" and latch \"ptn_sel:m5\|col\[10\]~5\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1717549935645 "|dot_matrix_top|ptn_sel:m5|col[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[9\] ptn_sel:m5\|col\[9\]~_emulated ptn_sel:m5\|col\[9\]~9 " "Register \"ptn_sel:m5\|col\[9\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[9\]~_emulated\" and latch \"ptn_sel:m5\|col\[9\]~9\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1717549935645 "|dot_matrix_top|ptn_sel:m5|col[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[12\] ptn_sel:m5\|col\[12\]~_emulated ptn_sel:m5\|col\[12\]~13 " "Register \"ptn_sel:m5\|col\[12\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[12\]~_emulated\" and latch \"ptn_sel:m5\|col\[12\]~13\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1717549935645 "|dot_matrix_top|ptn_sel:m5|col[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[8\] ptn_sel:m5\|col\[8\]~_emulated ptn_sel:m5\|col\[8\]~17 " "Register \"ptn_sel:m5\|col\[8\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[8\]~_emulated\" and latch \"ptn_sel:m5\|col\[8\]~17\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1717549935645 "|dot_matrix_top|ptn_sel:m5|col[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[7\] ptn_sel:m5\|col\[7\]~_emulated ptn_sel:m5\|col\[7\]~21 " "Register \"ptn_sel:m5\|col\[7\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[7\]~_emulated\" and latch \"ptn_sel:m5\|col\[7\]~21\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1717549935645 "|dot_matrix_top|ptn_sel:m5|col[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[3\] ptn_sel:m5\|col\[3\]~_emulated ptn_sel:m5\|col\[3\]~25 " "Register \"ptn_sel:m5\|col\[3\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[3\]~_emulated\" and latch \"ptn_sel:m5\|col\[3\]~25\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1717549935645 "|dot_matrix_top|ptn_sel:m5|col[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[6\] ptn_sel:m5\|col\[6\]~_emulated ptn_sel:m5\|col\[6\]~29 " "Register \"ptn_sel:m5\|col\[6\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[6\]~_emulated\" and latch \"ptn_sel:m5\|col\[6\]~29\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1717549935645 "|dot_matrix_top|ptn_sel:m5|col[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[5\] ptn_sel:m5\|col\[5\]~_emulated ptn_sel:m5\|col\[5\]~33 " "Register \"ptn_sel:m5\|col\[5\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[5\]~_emulated\" and latch \"ptn_sel:m5\|col\[5\]~33\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1717549935645 "|dot_matrix_top|ptn_sel:m5|col[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[4\] ptn_sel:m5\|col\[4\]~_emulated ptn_sel:m5\|col\[4\]~37 " "Register \"ptn_sel:m5\|col\[4\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[4\]~_emulated\" and latch \"ptn_sel:m5\|col\[4\]~37\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1717549935645 "|dot_matrix_top|ptn_sel:m5|col[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1717549935645 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "J4\[1\] VCC " "Pin \"J4\[1\]\" is stuck at VCC" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717549935675 "|dot_matrix_top|J4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J4\[3\] VCC " "Pin \"J4\[3\]\" is stuck at VCC" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717549935675 "|dot_matrix_top|J4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J4\[5\] VCC " "Pin \"J4\[5\]\" is stuck at VCC" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717549935675 "|dot_matrix_top|J4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J7\[4\] VCC " "Pin \"J7\[4\]\" is stuck at VCC" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717549935675 "|dot_matrix_top|J7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J7\[6\] VCC " "Pin \"J7\[6\]\" is stuck at VCC" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717549935675 "|dot_matrix_top|J7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J7\[8\] VCC " "Pin \"J7\[8\]\" is stuck at VCC" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717549935675 "|dot_matrix_top|J7[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J11\[2\] GND " "Pin \"J11\[2\]\" is stuck at GND" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717549935675 "|dot_matrix_top|J11[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J11\[4\] GND " "Pin \"J11\[4\]\" is stuck at GND" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717549935675 "|dot_matrix_top|J11[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J11\[6\] GND " "Pin \"J11\[6\]\" is stuck at GND" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717549935675 "|dot_matrix_top|J11[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J11\[8\] GND " "Pin \"J11\[8\]\" is stuck at GND" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717549935675 "|dot_matrix_top|J11[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_5\[7\] VCC " "Pin \"seg7_5\[7\]\" is stuck at VCC" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717549935675 "|dot_matrix_top|seg7_5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_0\[7\] VCC " "Pin \"seg7_0\[7\]\" is stuck at VCC" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717549935675 "|dot_matrix_top|seg7_0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717549935675 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717549935725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717549936273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717549936273 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717549936630 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717549936630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "156 " "Implemented 156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717549936630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717549936630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717549936630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 09:12:16 2024 " "Processing ended: Wed Jun 05 09:12:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717549936630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717549936630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717549936630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717549936630 ""}
