//Petronela

csl_fifo f1{
  f1(){
    set_width(8);
    set_depth(8);
    set_physical_implementation(ffa);
    add_logic(priority_bypass);
    add_logic(sync_fifo);
    add_logic(depth_extend,8);
    add_logic(width_extend,6);
    add_logic(wr_hold,9);
    //    set_prefix("abc");
  }
};
 
csl_fifo f2{
  f2(){
    set_width(9);
    set_depth(6);
    add_logic(parallel_output,all);
    add_logic(parallel_input,all);
    add_logic(rd_words,0,29);
    add_logic(wr_words,0,32);
    add_logic(sram_rd);
    add_logic(sram_wr);
  }
};

csl_fifo f3{
  f3(){
    set_width(32);
    set_depth(16);
    add_logic(pushback);
    add_logic(flow_through,9);
    add_logic(stall);
    add_logic(stall_rd_side);
    add_logic(stall_wr_side);
    add_logic(wr_release); 
  }
};

csl_fifo f4{
  f4(){
    set_width(12);
    set_depth(10);
    add_logic(almost_empty,245);
    add_logic(almost_full,255);
    add_logic(output_wr_addr);
    add_logic(output_rd_addr);
    add_logic(credit);
    add_logic(rd_credit);
    add_logic(wr_credit);
    add_logic(flow);
  }
};

csl_unit u1{
  csl_port p1(input);
  csl_port p2(input);
  csl_port p3(output);
  csl_port p4(output);
  csl_port p5(output,8);
  csl_port p6(input,8);
  csl_port p7(input);
  csl_port p8(input);
  csl_port p9(output);
  csl_port p10(output,9);
  csl_port p11(input,9);
  csl_port p12(output,32);
  csl_port p13(input,32);
  csl_port p14(output,12);
  csl_port p15(input,12);
  f1 ff1(.push(p1),.pop(p2),.full(p3),.empty(p4),.rd_data(p5),.wr_data(p6),.reset_(p7),.clock(p8),.valid(p9));
  f2 ff2(.push(p1),.pop(p2),.full(p3),.empty(p4),.rd_data(p10),.wr_data(p11),.reset_(p7),.clock(p8),.valid(p9));
  f3 ff3(.push(p1),.pop(p2),.full(p3),.empty(p4),.rd_data(p12),.wr_data(p13),.reset_(p7),.clock(p8),.valid(p9));
  f4 ff4(.push(p1),.pop(p2),.full(p3),.empty(p4),.rd_data(p14),.wr_data(p15),.reset_(p7),.clock(p8),.valid(p9));
  u1(){
  }
};
