Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Apr  8 16:19:17 2023
| Host         : LAPTOP-0QHGE09O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.580        0.000                      0                  301        0.230        0.000                      0                  301        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.580        0.000                      0                  301        0.230        0.000                      0                  301        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_two_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.952ns (22.969%)  route 3.193ns (77.031%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.605     5.189    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X58Y75         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.680     6.325    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.449 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.402     6.851    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X59Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.975 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.750     7.726    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.981     8.831    man/slow_edge/M_buttoncond_out[0]
    SLICE_X63Y75         LUT6 (Prop_lut6_I4_O)        0.124     8.955 r  man/slow_edge/FSM_onehot_M_phase_two_q[5]_i_1/O
                         net (fo=6, routed)           0.379     9.334    man/slow_edge_n_1
    SLICE_X63Y75         FDSE                                         r  man/FSM_onehot_M_phase_two_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.492    14.896    man/CLK
    SLICE_X63Y75         FDSE                                         r  man/FSM_onehot_M_phase_two_q_reg[0]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X63Y75         FDSE (Setup_fdse_C_CE)      -0.205    14.914    man/FSM_onehot_M_phase_two_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_two_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.952ns (22.969%)  route 3.193ns (77.031%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.605     5.189    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X58Y75         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.680     6.325    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.449 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.402     6.851    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X59Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.975 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.750     7.726    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.981     8.831    man/slow_edge/M_buttoncond_out[0]
    SLICE_X63Y75         LUT6 (Prop_lut6_I4_O)        0.124     8.955 r  man/slow_edge/FSM_onehot_M_phase_two_q[5]_i_1/O
                         net (fo=6, routed)           0.379     9.334    man/slow_edge_n_1
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.492    14.896    man/CLK
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[1]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X63Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.914    man/FSM_onehot_M_phase_two_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_two_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.952ns (22.969%)  route 3.193ns (77.031%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.605     5.189    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X58Y75         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.680     6.325    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.449 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.402     6.851    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X59Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.975 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.750     7.726    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.981     8.831    man/slow_edge/M_buttoncond_out[0]
    SLICE_X63Y75         LUT6 (Prop_lut6_I4_O)        0.124     8.955 r  man/slow_edge/FSM_onehot_M_phase_two_q[5]_i_1/O
                         net (fo=6, routed)           0.379     9.334    man/slow_edge_n_1
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.492    14.896    man/CLK
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X63Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.914    man/FSM_onehot_M_phase_two_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_two_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.952ns (22.969%)  route 3.193ns (77.031%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.605     5.189    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X58Y75         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.680     6.325    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.449 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.402     6.851    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X59Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.975 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.750     7.726    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.981     8.831    man/slow_edge/M_buttoncond_out[0]
    SLICE_X63Y75         LUT6 (Prop_lut6_I4_O)        0.124     8.955 r  man/slow_edge/FSM_onehot_M_phase_two_q[5]_i_1/O
                         net (fo=6, routed)           0.379     9.334    man/slow_edge_n_1
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.492    14.896    man/CLK
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[3]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X63Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.914    man/FSM_onehot_M_phase_two_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_two_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.952ns (22.969%)  route 3.193ns (77.031%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.605     5.189    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X58Y75         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.680     6.325    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.449 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.402     6.851    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X59Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.975 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.750     7.726    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.981     8.831    man/slow_edge/M_buttoncond_out[0]
    SLICE_X63Y75         LUT6 (Prop_lut6_I4_O)        0.124     8.955 r  man/slow_edge/FSM_onehot_M_phase_two_q[5]_i_1/O
                         net (fo=6, routed)           0.379     9.334    man/slow_edge_n_1
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.492    14.896    man/CLK
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[4]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X63Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.914    man/FSM_onehot_M_phase_two_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_two_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.952ns (22.969%)  route 3.193ns (77.031%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.605     5.189    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X58Y75         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.680     6.325    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.449 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.402     6.851    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X59Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.975 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.750     7.726    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.981     8.831    man/slow_edge/M_buttoncond_out[0]
    SLICE_X63Y75         LUT6 (Prop_lut6_I4_O)        0.124     8.955 r  man/slow_edge/FSM_onehot_M_phase_two_q[5]_i_1/O
                         net (fo=6, routed)           0.379     9.334    man/slow_edge_n_1
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.492    14.896    man/CLK
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[5]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X63Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.914    man/FSM_onehot_M_phase_two_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.952ns (23.679%)  route 3.068ns (76.320%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.605     5.189    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X58Y75         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.456     5.645 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.680     6.325    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.449 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.402     6.851    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X59Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.975 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.750     7.726    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.850 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.416     8.266    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X59Y73         LUT1 (Prop_lut1_I0_O)        0.124     8.390 r  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.819     9.209    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X58Y76         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.493    14.897    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X58Y76         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism              0.272    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X58Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.929    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.952ns (23.679%)  route 3.068ns (76.320%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.605     5.189    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X58Y75         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.456     5.645 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.680     6.325    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.449 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.402     6.851    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X59Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.975 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.750     7.726    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.850 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.416     8.266    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X59Y73         LUT1 (Prop_lut1_I0_O)        0.124     8.390 r  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.819     9.209    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X58Y76         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.493    14.897    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X58Y76         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X58Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.929    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.952ns (23.679%)  route 3.068ns (76.320%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.605     5.189    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X58Y75         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.456     5.645 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.680     6.325    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.449 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.402     6.851    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X59Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.975 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.750     7.726    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.850 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.416     8.266    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X59Y73         LUT1 (Prop_lut1_I0_O)        0.124     8.390 r  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.819     9.209    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X58Y76         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.493    14.897    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X58Y76         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism              0.272    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X58Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.929    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.952ns (23.679%)  route 3.068ns (76.320%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.605     5.189    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X58Y75         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.456     5.645 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.680     6.325    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.449 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.402     6.851    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X59Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.975 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.750     7.726    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.850 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.416     8.266    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X59Y73         LUT1 (Prop_lut1_I0_O)        0.124     8.390 r  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.819     9.209    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X58Y76         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.493    14.897    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X58Y76         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism              0.272    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X58Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.929    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 man/slow_edge/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_two_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.213ns (60.821%)  route 0.137ns (39.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.580     1.524    man/slow_edge/CLK
    SLICE_X64Y75         FDRE                                         r  man/slow_edge/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  man/slow_edge/M_last_q_reg/Q
                         net (fo=3, routed)           0.137     1.825    man/alu16/add/M_last_q
    SLICE_X63Y75         LUT4 (Prop_lut4_I3_O)        0.049     1.874 r  man/alu16/add/FSM_onehot_M_phase_two_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.874    man/alu16_n_2
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.847     2.037    man/CLK
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[4]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X63Y75         FDRE (Hold_fdre_C_D)         0.107     1.644    man/FSM_onehot_M_phase_two_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_test_mode_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.305%)  route 0.157ns (45.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.583     1.527    buttondetector_gen_0[0].buttondetector/CLK
    SLICE_X62Y72         FDRE                                         r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/Q
                         net (fo=1, routed)           0.157     1.824    buttoncond_gen_0[0].buttoncond/M_last_q
    SLICE_X62Y73         LUT3 (Prop_lut3_I1_O)        0.045     1.869 r  buttoncond_gen_0[0].buttoncond/M_test_mode_q_i_1/O
                         net (fo=1, routed)           0.000     1.869    buttoncond_gen_0[0].buttoncond_n_1
    SLICE_X62Y73         FDRE                                         r  M_test_mode_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.848     2.038    clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  M_test_mode_q_reg/C
                         clock pessimism             -0.501     1.538    
    SLICE_X62Y73         FDRE (Hold_fdre_C_D)         0.091     1.629    M_test_mode_q_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 man/slow_edge/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_two_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.368%)  route 0.137ns (39.632%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.580     1.524    man/slow_edge/CLK
    SLICE_X64Y75         FDRE                                         r  man/slow_edge/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     1.688 f  man/slow_edge/M_last_q_reg/Q
                         net (fo=3, routed)           0.137     1.825    man/alu16/add/M_last_q
    SLICE_X63Y75         LUT4 (Prop_lut4_I3_O)        0.045     1.870 r  man/alu16/add/FSM_onehot_M_phase_two_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.870    man/alu16_n_3
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.847     2.037    man/CLK
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[3]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X63Y75         FDRE (Hold_fdre_C_D)         0.092     1.629    man/FSM_onehot_M_phase_two_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 man/slow_clock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/slow_clock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.583     1.527    man/slow_clock/CLK
    SLICE_X65Y71         FDRE                                         r  man/slow_clock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  man/slow_clock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.776    man/slow_clock/M_ctr_q_reg_n_0_[11]
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  man/slow_clock/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    man/slow_clock/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X65Y71         FDRE                                         r  man/slow_clock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.851     2.041    man/slow_clock/CLK
    SLICE_X65Y71         FDRE                                         r  man/slow_clock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X65Y71         FDRE (Hold_fdre_C_D)         0.105     1.632    man/slow_clock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 man/slow_clock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/slow_clock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.583     1.527    man/slow_clock/CLK
    SLICE_X65Y72         FDRE                                         r  man/slow_clock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  man/slow_clock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.776    man/slow_clock/M_ctr_q_reg_n_0_[15]
    SLICE_X65Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  man/slow_clock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    man/slow_clock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X65Y72         FDRE                                         r  man/slow_clock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.850     2.040    man/slow_clock/CLK
    SLICE_X65Y72         FDRE                                         r  man/slow_clock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.105     1.632    man/slow_clock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 man/slow_clock/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/slow_clock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.580     1.524    man/slow_clock/CLK
    SLICE_X65Y74         FDRE                                         r  man/slow_clock/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  man/slow_clock/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.773    man/slow_clock/M_ctr_q_reg_n_0_[23]
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  man/slow_clock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    man/slow_clock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X65Y74         FDRE                                         r  man/slow_clock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.847     2.037    man/slow_clock/CLK
    SLICE_X65Y74         FDRE                                         r  man/slow_clock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X65Y74         FDRE (Hold_fdre_C_D)         0.105     1.629    man/slow_clock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 man/slow_clock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/slow_clock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.585     1.529    man/slow_clock/CLK
    SLICE_X65Y69         FDRE                                         r  man/slow_clock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  man/slow_clock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.778    man/slow_clock/M_ctr_q_reg_n_0_[3]
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  man/slow_clock/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    man/slow_clock/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X65Y69         FDRE                                         r  man/slow_clock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.853     2.043    man/slow_clock/CLK
    SLICE_X65Y69         FDRE                                         r  man/slow_clock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.105     1.634    man/slow_clock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 man/slow_clock/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/slow_clock/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.584     1.528    man/slow_clock/CLK
    SLICE_X65Y70         FDRE                                         r  man/slow_clock/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  man/slow_clock/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.777    man/slow_clock/M_ctr_q_reg_n_0_[7]
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  man/slow_clock/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    man/slow_clock/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X65Y70         FDRE                                         r  man/slow_clock/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.852     2.042    man/slow_clock/CLK
    SLICE_X65Y70         FDRE                                         r  man/slow_clock/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.105     1.633    man/slow_clock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 man/slow_clock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/slow_clock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.581     1.525    man/slow_clock/CLK
    SLICE_X65Y73         FDRE                                         r  man/slow_clock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  man/slow_clock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.774    man/slow_clock/M_ctr_q_reg_n_0_[19]
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  man/slow_clock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    man/slow_clock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X65Y73         FDRE                                         r  man/slow_clock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.848     2.038    man/slow_clock/CLK
    SLICE_X65Y73         FDRE                                         r  man/slow_clock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.514     1.525    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.105     1.630    man/slow_clock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 man/slow_clock/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/slow_clock/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.583     1.527    man/slow_clock/CLK
    SLICE_X65Y71         FDRE                                         r  man/slow_clock/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  man/slow_clock/M_ctr_q_reg[8]/Q
                         net (fo=1, routed)           0.105     1.773    man/slow_clock/M_ctr_q_reg_n_0_[8]
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  man/slow_clock/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    man/slow_clock/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X65Y71         FDRE                                         r  man/slow_clock/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.851     2.041    man/slow_clock/CLK
    SLICE_X65Y71         FDRE                                         r  man/slow_clock/M_ctr_q_reg[8]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X65Y71         FDRE (Hold_fdre_C_D)         0.105     1.632    man/slow_clock/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y73   M_test_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y72   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y72   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y73   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y73   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y73   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y73   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y74   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   M_test_mode_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   M_test_mode_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y72   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y72   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y72   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y72   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y73   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y73   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   M_test_mode_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   M_test_mode_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y72   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y72   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y72   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y72   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y73   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y73   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.862ns  (logic 5.816ns (36.666%)  route 10.046ns (63.334%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           5.146     6.680    io_dip_IBUF[15]
    SLICE_X65Y77         LUT5 (Prop_lut5_I3_O)        0.124     6.804 f  io_led_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.877     7.681    io_led_OBUF[5]_inst_i_6_n_0
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.805 f  io_led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.805     8.609    man/io_led_OBUF[2]_inst_i_1_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.733 r  man/io_led_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.867     9.601    man/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X64Y73         LUT2 (Prop_lut2_I0_O)        0.153     9.754 r  man/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.351    12.105    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.756    15.862 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.862    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.813ns  (logic 5.826ns (36.843%)  route 9.987ns (63.157%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           5.146     6.680    io_dip_IBUF[15]
    SLICE_X65Y77         LUT5 (Prop_lut5_I3_O)        0.124     6.804 f  io_led_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.877     7.681    io_led_OBUF[5]_inst_i_6_n_0
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.805 f  io_led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.805     8.609    man/io_led_OBUF[2]_inst_i_1_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.733 r  man/io_led_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.650     9.384    man/regfile/io_led[1]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.150     9.534 r  man/regfile/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.510    12.043    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.770    15.813 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.813    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.776ns  (logic 5.581ns (35.376%)  route 10.195ns (64.624%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           5.146     6.680    io_dip_IBUF[15]
    SLICE_X65Y77         LUT5 (Prop_lut5_I3_O)        0.124     6.804 f  io_led_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.877     7.681    io_led_OBUF[5]_inst_i_6_n_0
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.805 f  io_led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.805     8.609    man/io_led_OBUF[2]_inst_i_1_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.733 r  man/io_led_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.867     9.601    man/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X64Y73         LUT2 (Prop_lut2_I0_O)        0.124     9.725 r  man/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.501    12.226    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    15.776 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.776    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.534ns  (logic 5.576ns (35.895%)  route 9.958ns (64.105%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           5.146     6.680    io_dip_IBUF[15]
    SLICE_X65Y77         LUT5 (Prop_lut5_I3_O)        0.124     6.804 f  io_led_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.877     7.681    io_led_OBUF[5]_inst_i_6_n_0
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.805 f  io_led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.805     8.609    man/io_led_OBUF[2]_inst_i_1_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.733 r  man/io_led_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.794     9.527    man/regfile/io_led[1]
    SLICE_X64Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.651 r  man/regfile/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.338    11.989    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    15.534 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.534    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.375ns  (logic 5.579ns (36.283%)  route 9.796ns (63.717%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           5.146     6.680    io_dip_IBUF[15]
    SLICE_X65Y77         LUT5 (Prop_lut5_I3_O)        0.124     6.804 f  io_led_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.877     7.681    io_led_OBUF[5]_inst_i_6_n_0
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.805 f  io_led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.805     8.609    man/io_led_OBUF[2]_inst_i_1_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.733 r  man/io_led_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.650     9.384    man/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124     9.508 r  man/io_led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.319    11.827    io_led_OBUF[4]
    A3                   OBUF (Prop_obuf_I_O)         3.548    15.375 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.375    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.363ns  (logic 5.581ns (36.325%)  route 9.782ns (63.675%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           5.146     6.680    io_dip_IBUF[15]
    SLICE_X65Y77         LUT5 (Prop_lut5_I3_O)        0.124     6.804 f  io_led_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.877     7.681    io_led_OBUF[5]_inst_i_6_n_0
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.805 f  io_led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.805     8.609    man/io_led_OBUF[2]_inst_i_1_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.733 r  man/io_led_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.650     9.384    man/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124     9.508 r  man/io_led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.305    11.813    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    15.363 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.363    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.683ns  (logic 1.548ns (57.694%)  route 1.135ns (42.306%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 f  io_dip_IBUF[3]_inst/O
                         net (fo=3, routed)           0.514     0.768    man/io_dip_IBUF[2]
    SLICE_X64Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.813 r  man/io_led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.621     1.434    io_led_OBUF[4]
    A3                   OBUF (Prop_obuf_I_O)         1.249     2.683 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.683    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.550ns (57.578%)  route 1.142ns (42.422%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 f  io_dip_IBUF[3]_inst/O
                         net (fo=3, routed)           0.514     0.768    man/io_dip_IBUF[2]
    SLICE_X64Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.813 r  man/io_led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.628     1.441    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     2.692 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.692    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.054ns  (logic 1.590ns (52.045%)  route 1.465ns (47.955%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=3, routed)           0.532     0.785    io_dip_IBUF[2]
    SLICE_X64Y73         LUT2 (Prop_lut2_I1_O)        0.045     0.830 r  io_led_OBUF[0]_inst_i_3/O
                         net (fo=3, routed)           0.292     1.122    man/regfile/M_man_dips[2]
    SLICE_X64Y72         LUT6 (Prop_lut6_I2_O)        0.045     1.167 r  man/regfile/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.641     1.808    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.054 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.054    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.119ns  (logic 1.731ns (55.491%)  route 1.388ns (44.509%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=3, routed)           0.390     0.643    io_dip_IBUF[2]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.048     0.691 r  io_led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.284     0.976    man/regfile/io_led[1]_0
    SLICE_X64Y74         LUT5 (Prop_lut5_I4_O)        0.110     1.086 r  man/regfile/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.714     1.800    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.319     3.119 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.119    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.189ns  (logic 1.673ns (52.461%)  route 1.516ns (47.539%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 f  io_dip_IBUF[6]_inst/O
                         net (fo=1, routed)           0.350     0.636    io_dip_IBUF[6]
    SLICE_X64Y75         LUT5 (Prop_lut5_I4_O)        0.045     0.681 f  io_led_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.140     0.821    man/io_led_OBUF[2]_inst_i_1_1
    SLICE_X64Y75         LUT6 (Prop_lut6_I1_O)        0.045     0.866 r  man/io_led_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.333     1.200    man/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X64Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.245 r  man/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.693     1.938    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.189 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.189    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.213ns  (logic 1.738ns (54.079%)  route 1.476ns (45.921%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 f  io_dip_IBUF[6]_inst/O
                         net (fo=1, routed)           0.350     0.636    io_dip_IBUF[6]
    SLICE_X64Y75         LUT5 (Prop_lut5_I4_O)        0.045     0.681 f  io_led_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.140     0.821    man/io_led_OBUF[2]_inst_i_1_1
    SLICE_X64Y75         LUT6 (Prop_lut6_I1_O)        0.045     0.866 r  man/io_led_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.333     1.200    man/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X64Y73         LUT2 (Prop_lut2_I0_O)        0.043     1.243 r  man/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.652     1.895    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.318     3.213 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.213    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.350ns  (logic 4.564ns (34.186%)  route 8.786ns (65.814%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.611     5.195    seg/ctr/CLK
    SLICE_X60Y71         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.518     5.713 r  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=12, routed)          2.026     7.739    man/M_ctr_value[1]
    SLICE_X62Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.863 r  man/g0_b0_i_1/O
                         net (fo=7, routed)           1.021     8.884    man/g0_b0_i_1_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I0_O)        0.152     9.036 r  man/g0_b0/O
                         net (fo=1, routed)           5.739    14.775    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.770    18.545 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.545    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.249ns  (logic 4.521ns (34.120%)  route 8.729ns (65.880%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.606     5.190    man/CLK
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     5.646 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=20, routed)          0.709     6.355    man/M_alu16_aluop_signal[5]
    SLICE_X62Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.479 r  man/g0_b0_i_10/O
                         net (fo=1, routed)           0.670     7.149    man/g0_b0_i_10_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.273 r  man/g0_b0_i_3/O
                         net (fo=8, routed)           0.990     8.263    man/g0_b0_i_3_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.387 r  man/g0_b0_i_4/O
                         net (fo=7, routed)           0.851     9.238    man/g0_b0_i_4_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.362 r  man/g0_b6/O
                         net (fo=1, routed)           5.509    14.871    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    18.439 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.439    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.182ns  (logic 4.755ns (36.072%)  route 8.427ns (63.928%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.606     5.190    man/CLK
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     5.646 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=20, routed)          0.709     6.355    man/M_alu16_aluop_signal[5]
    SLICE_X62Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.479 r  man/g0_b0_i_10/O
                         net (fo=1, routed)           0.670     7.149    man/g0_b0_i_10_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.273 r  man/g0_b0_i_3/O
                         net (fo=8, routed)           0.990     8.263    man/g0_b0_i_3_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.387 r  man/g0_b0_i_4/O
                         net (fo=7, routed)           0.590     8.978    man/g0_b0_i_4_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I3_O)        0.153     9.131 r  man/g0_b5/O
                         net (fo=1, routed)           5.467    14.598    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.774    18.372 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.372    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.160ns  (logic 4.531ns (34.427%)  route 8.629ns (65.573%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.606     5.190    man/CLK
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     5.646 r  man/FSM_onehot_M_phase_two_q_reg[2]/Q
                         net (fo=20, routed)          0.709     6.355    man/M_alu16_aluop_signal[5]
    SLICE_X62Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.479 r  man/g0_b0_i_10/O
                         net (fo=1, routed)           0.670     7.149    man/g0_b0_i_10_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.273 r  man/g0_b0_i_3/O
                         net (fo=8, routed)           0.990     8.263    man/g0_b0_i_3_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.387 r  man/g0_b0_i_4/O
                         net (fo=7, routed)           0.590     8.978    man/g0_b0_i_4_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.102 r  man/g0_b4/O
                         net (fo=1, routed)           5.670    14.771    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    18.350 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.350    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.827ns  (logic 4.334ns (33.787%)  route 8.493ns (66.213%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.611     5.195    seg/ctr/CLK
    SLICE_X60Y71         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.518     5.713 r  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=12, routed)          2.026     7.739    man/M_ctr_value[1]
    SLICE_X62Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.863 r  man/g0_b0_i_1/O
                         net (fo=7, routed)           1.023     8.886    man/g0_b0_i_1_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I0_O)        0.124     9.010 r  man/g0_b2/O
                         net (fo=1, routed)           5.444    14.454    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    18.022 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.022    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.698ns  (logic 4.581ns (36.075%)  route 8.117ns (63.925%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.611     5.195    seg/ctr/CLK
    SLICE_X60Y71         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.518     5.713 r  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=12, routed)          2.026     7.739    man/M_ctr_value[1]
    SLICE_X62Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.863 r  man/g0_b0_i_1/O
                         net (fo=7, routed)           1.023     8.886    man/g0_b0_i_1_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I0_O)        0.152     9.038 r  man/g0_b3/O
                         net (fo=1, routed)           5.068    14.106    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.787    17.893 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.893    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.486ns  (logic 4.330ns (34.680%)  route 8.156ns (65.320%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.611     5.195    seg/ctr/CLK
    SLICE_X60Y71         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.518     5.713 r  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=12, routed)          2.026     7.739    man/M_ctr_value[1]
    SLICE_X62Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.863 r  man/g0_b0_i_1/O
                         net (fo=7, routed)           1.021     8.884    man/g0_b0_i_1_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I0_O)        0.124     9.008 r  man/g0_b1/O
                         net (fo=1, routed)           5.109    14.117    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    17.681 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.681    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.982ns  (logic 4.737ns (43.140%)  route 6.244ns (56.860%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.608     5.192    clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.456     5.648 f  M_test_mode_q_reg/Q
                         net (fo=21, routed)          1.344     6.992    M_test_mode_q
    SLICE_X65Y77         LUT5 (Prop_lut5_I2_O)        0.124     7.116 f  io_led_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.877     7.993    io_led_OBUF[5]_inst_i_6_n_0
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.117 f  io_led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.805     8.921    man/io_led_OBUF[2]_inst_i_1_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.045 r  man/io_led_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.867     9.913    man/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X64Y73         LUT2 (Prop_lut2_I0_O)        0.153    10.066 r  man/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.351    12.417    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.756    16.174 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.174    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.933ns  (logic 4.748ns (43.425%)  route 6.185ns (56.575%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.608     5.192    clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.456     5.648 f  M_test_mode_q_reg/Q
                         net (fo=21, routed)          1.344     6.992    M_test_mode_q
    SLICE_X65Y77         LUT5 (Prop_lut5_I2_O)        0.124     7.116 f  io_led_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.877     7.993    io_led_OBUF[5]_inst_i_6_n_0
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.117 f  io_led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.805     8.921    man/io_led_OBUF[2]_inst_i_1_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.045 r  man/io_led_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.650     9.696    man/regfile/io_led[1]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.150     9.846 r  man/regfile/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.510    12.355    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.770    16.125 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.125    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.896ns  (logic 4.503ns (41.324%)  route 6.394ns (58.676%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.608     5.192    clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.456     5.648 f  M_test_mode_q_reg/Q
                         net (fo=21, routed)          1.344     6.992    M_test_mode_q
    SLICE_X65Y77         LUT5 (Prop_lut5_I2_O)        0.124     7.116 f  io_led_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.877     7.993    io_led_OBUF[5]_inst_i_6_n_0
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.117 f  io_led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.805     8.921    man/io_led_OBUF[2]_inst_i_1_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.045 r  man/io_led_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.867     9.913    man/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X64Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.037 r  man/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.501    12.538    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    16.088 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.088    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 man/regfile/M_reg_current_colour_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.526ns (63.198%)  route 0.889ns (36.802%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.580     1.524    man/regfile/CLK
    SLICE_X64Y74         FDSE                                         r  man/regfile/M_reg_current_colour_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDSE (Prop_fdse_C_Q)         0.164     1.688 r  man/regfile/M_reg_current_colour_q_reg[0]/Q
                         net (fo=7, routed)           0.175     1.863    man/regfile/M_reg_current_colour_q[0]
    SLICE_X64Y74         LUT5 (Prop_lut5_I0_O)        0.043     1.906 r  man/regfile/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.714     2.620    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.319     3.939 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.939    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.435ns (58.259%)  route 1.028ns (41.741%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.581     1.525    clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  M_test_mode_q_reg/Q
                         net (fo=21, routed)          0.407     2.073    man/M_test_mode_q
    SLICE_X64Y74         LUT6 (Prop_lut6_I4_O)        0.045     2.118 r  man/io_led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.621     2.739    io_led_OBUF[4]
    A3                   OBUF (Prop_obuf_I_O)         1.249     3.988 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.988    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/regfile/M_reg_current_colour_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.500ns (60.829%)  route 0.966ns (39.171%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.580     1.524    man/regfile/CLK
    SLICE_X64Y74         FDSE                                         r  man/regfile/M_reg_current_colour_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDSE (Prop_fdse_C_Q)         0.164     1.688 r  man/regfile/M_reg_current_colour_q_reg[0]/Q
                         net (fo=7, routed)           0.234     1.922    man/alu16/add/M_reg_current_colour_q[0]
    SLICE_X64Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.967 r  man/alu16/add/io_led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.091     2.058    man/regfile/io_led[0]
    SLICE_X64Y72         LUT6 (Prop_lut6_I3_O)        0.045     2.103 r  man/regfile/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.641     2.744    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.990 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.990    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.437ns (58.130%)  route 1.035ns (41.870%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.581     1.525    clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  M_test_mode_q_reg/Q
                         net (fo=21, routed)          0.407     2.073    man/M_test_mode_q
    SLICE_X64Y74         LUT6 (Prop_lut6_I4_O)        0.045     2.118 r  man/io_led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.628     2.746    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     3.997 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.997    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.680ns  (logic 1.553ns (57.950%)  route 1.127ns (42.050%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.580     1.524    man/CLK
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  man/FSM_onehot_M_phase_two_q_reg[3]/Q
                         net (fo=17, routed)          0.339     2.004    man/M_regfile_we
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.045     2.049 r  man/io_led_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.135     2.184    man/io_led_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y73         LUT2 (Prop_lut2_I1_O)        0.049     2.233 r  man/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.652     2.886    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.318     4.204 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.204    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.522ns (56.485%)  route 1.173ns (43.515%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.580     1.524    man/CLK
    SLICE_X63Y75         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  man/FSM_onehot_M_phase_two_q_reg[4]/Q
                         net (fo=10, routed)          0.147     1.798    man/FSM_onehot_M_phase_two_q_reg_n_0_[4]
    SLICE_X64Y75         LUT6 (Prop_lut6_I4_O)        0.098     1.896 r  man/io_led_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.333     2.230    man/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X64Y73         LUT2 (Prop_lut2_I0_O)        0.045     2.275 r  man/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.693     2.968    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     4.219 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.219    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.822ns  (logic 1.540ns (40.300%)  route 2.282ns (59.700%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.582     1.526    seg/ctr/CLK
    SLICE_X60Y71         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.164     1.690 f  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=12, routed)          0.520     2.210    seg/ctr/S[0]
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.043     2.253 r  seg/ctr/io_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.762     4.014    io_sel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.333     5.347 r  io_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.347    io_sel[3]
    P9                                                                r  io_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.880ns  (logic 1.496ns (38.550%)  route 2.384ns (61.450%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.581     1.525    clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  M_test_mode_q_reg/Q
                         net (fo=21, routed)          0.219     1.884    man/M_test_mode_q
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.929 r  man/g0_b0_i_4/O
                         net (fo=7, routed)           0.173     2.102    man/g0_b0_i_4_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I3_O)        0.045     2.147 r  man/g0_b1/O
                         net (fo=1, routed)           1.993     4.140    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         1.265     5.404 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.404    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.923ns  (logic 1.581ns (40.301%)  route 2.342ns (59.699%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.581     1.525    clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  M_test_mode_q_reg/Q
                         net (fo=21, routed)          0.219     1.884    man/M_test_mode_q
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.929 r  man/g0_b0_i_4/O
                         net (fo=7, routed)           0.174     2.103    man/g0_b0_i_4_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I3_O)        0.049     2.152 r  man/g0_b3/O
                         net (fo=1, routed)           1.950     4.102    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         1.346     5.448 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.448    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.961ns  (logic 1.491ns (37.644%)  route 2.470ns (62.356%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.582     1.526    seg/ctr/CLK
    SLICE_X60Y71         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=12, routed)          0.494     2.184    seg/ctr/S[1]
    SLICE_X58Y66         LUT2 (Prop_lut2_I0_O)        0.045     2.229 r  seg/ctr/io_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.975     4.205    io_sel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         1.282     5.487 r  io_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.487    io_sel[0]
    P8                                                                r  io_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.245ns  (logic 1.634ns (22.552%)  route 5.611ns (77.448%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.788     6.298    reset_cond/rst_n_IBUF
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.422 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.823     7.245    reset_cond/M_reset_cond_in
    SLICE_X62Y70         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.498     4.902    reset_cond/CLK
    SLICE_X62Y70         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.245ns  (logic 1.634ns (22.552%)  route 5.611ns (77.448%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.788     6.298    reset_cond/rst_n_IBUF
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.422 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.823     7.245    reset_cond/M_reset_cond_in
    SLICE_X62Y70         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.498     4.902    reset_cond/CLK
    SLICE_X62Y70         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.245ns  (logic 1.634ns (22.552%)  route 5.611ns (77.448%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.788     6.298    reset_cond/rst_n_IBUF
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.422 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.823     7.245    reset_cond/M_reset_cond_in
    SLICE_X62Y70         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.498     4.902    reset_cond/CLK
    SLICE_X62Y70         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.245ns  (logic 1.634ns (22.552%)  route 5.611ns (77.448%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.788     6.298    reset_cond/rst_n_IBUF
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.422 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.823     7.245    reset_cond/M_reset_cond_in
    SLICE_X62Y70         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.498     4.902    reset_cond/CLK
    SLICE_X62Y70         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.045ns  (logic 1.501ns (49.279%)  route 1.545ns (50.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.545     3.045    buttoncond_gen_0[2].buttoncond/sync/D[0]
    SLICE_X60Y78         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.496     4.900    buttoncond_gen_0[2].buttoncond/sync/CLK
    SLICE_X60Y78         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.810ns  (logic 1.489ns (52.993%)  route 1.321ns (47.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.321     2.810    buttoncond_gen_0[1].buttoncond/sync/D[0]
    SLICE_X60Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.496     4.900    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X60Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.789ns  (logic 1.492ns (53.506%)  route 1.297ns (46.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.297     2.789    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X61Y78         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.496     4.900    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X61Y78         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.260ns (33.511%)  route 0.516ns (66.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.516     0.775    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X61Y78         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.850     2.039    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X61Y78         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.257ns (32.637%)  route 0.530ns (67.363%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.530     0.786    buttoncond_gen_0[1].buttoncond/sync/D[0]
    SLICE_X60Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.850     2.039    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X60Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.268ns (30.188%)  route 0.621ns (69.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.621     0.889    buttoncond_gen_0[2].buttoncond/sync/D[0]
    SLICE_X60Y78         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.850     2.039    buttoncond_gen_0[2].buttoncond/sync/CLK
    SLICE_X60Y78         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.928ns  (logic 0.322ns (11.010%)  route 2.606ns (88.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.213     2.490    reset_cond/rst_n_IBUF
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.535 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.393     2.928    reset_cond/M_reset_cond_in
    SLICE_X62Y70         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.852     2.042    reset_cond/CLK
    SLICE_X62Y70         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.928ns  (logic 0.322ns (11.010%)  route 2.606ns (88.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.213     2.490    reset_cond/rst_n_IBUF
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.535 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.393     2.928    reset_cond/M_reset_cond_in
    SLICE_X62Y70         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.852     2.042    reset_cond/CLK
    SLICE_X62Y70         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.928ns  (logic 0.322ns (11.010%)  route 2.606ns (88.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.213     2.490    reset_cond/rst_n_IBUF
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.535 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.393     2.928    reset_cond/M_reset_cond_in
    SLICE_X62Y70         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.852     2.042    reset_cond/CLK
    SLICE_X62Y70         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.928ns  (logic 0.322ns (11.010%)  route 2.606ns (88.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.213     2.490    reset_cond/rst_n_IBUF
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.535 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.393     2.928    reset_cond/M_reset_cond_in
    SLICE_X62Y70         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.852     2.042    reset_cond/CLK
    SLICE_X62Y70         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





