<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/initmod.v.html" target="file-frame">third_party/tests/ivtest/ivltests/initmod.v</a>
defines: 
time_elapsed: 1.488s
ram usage: 38316 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp_00flb9h/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/initmod.v.html" target="file-frame">third_party/tests/ivtest/ivltests/initmod.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/initmod.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/initmod.v:20</a>: No timescale set for &#34;busm&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/initmod.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/initmod.v:31</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/initmod.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/initmod.v:20</a>: Compile module &#34;work@busm&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/initmod.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/initmod.v:31</a>: Compile module &#34;work@main&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/initmod.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/initmod.v:20</a>: Implicit port type (wire) for &#34;oB&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/initmod.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/initmod.v:31</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp_00flb9h/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_busm
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp_00flb9h/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp_00flb9h/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@busm, file:<a href="../../../../third_party/tests/ivtest/ivltests/initmod.v.html" target="file-frame">third_party/tests/ivtest/ivltests/initmod.v</a>, line:20, parent:work@main
   |vpiDefName:work@busm
   |vpiFullName:work@busm
   |vpiProcess:
   \_always: , line:27
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:27
       |vpiCondition:
       \_operation: , line:27
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:27
           |vpiName:clk
           |vpiFullName:work@busm.clk
       |vpiStmt:
       \_assignment: , line:27
         |vpiLhs:
         \_ref_obj: (r), line:27
           |vpiName:r
           |vpiFullName:work@busm.r
         |vpiRhs:
         \_ref_obj: (iB), line:27
           |vpiName:iB
           |vpiFullName:work@busm.iB
   |vpiPort:
   \_port: (clk), line:20
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:20
         |vpiName:clk
         |vpiFullName:work@busm.clk
   |vpiPort:
   \_port: (iB), line:20
     |vpiName:iB
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (iB), line:20
         |vpiName:iB
         |vpiFullName:work@busm.iB
   |vpiPort:
   \_port: (oB), line:20
     |vpiName:oB
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (oB), line:20
         |vpiName:oB
         |vpiFullName:work@busm.oB
   |vpiContAssign:
   \_cont_assign: , line:26
     |vpiRhs:
     \_ref_obj: (r), line:26
       |vpiName:r
       |vpiFullName:work@busm.r
       |vpiActual:
       \_logic_net: (r), line:24
         |vpiName:r
         |vpiFullName:work@busm.r
         |vpiNetType:48
     |vpiLhs:
     \_ref_obj: (oB), line:26
       |vpiName:oB
       |vpiFullName:work@busm.oB
   |vpiNet:
   \_logic_net: (r), line:24
   |vpiNet:
   \_logic_net: (clk), line:20
   |vpiNet:
   \_logic_net: (iB), line:20
   |vpiNet:
   \_logic_net: (oB), line:20
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/initmod.v.html" target="file-frame">third_party/tests/ivtest/ivltests/initmod.v</a>, line:31, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:35
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:35
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:35
           |vpiName:clk
           |vpiFullName:work@main.clk
         |vpiRhs:
         \_constant: , line:35
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_forever_stmt: , line:35
         |vpiStmt:
         \_delay_control: , line:35
           |#5
           |vpiStmt:
           \_assignment: , line:35
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (clk), line:35
               |vpiName:clk
               |vpiFullName:work@main.clk
             |vpiRhs:
             \_operation: , line:35
               |vpiOpType:4
               |vpiOperand:
               \_ref_obj: (clk), line:35
                 |vpiName:clk
                 |vpiFullName:work@main.clk
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:36
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:36
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:36
           |vpiName:a
           |vpiFullName:work@main.a
         |vpiRhs:
         \_constant: , line:36
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:36
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (c), line:36
           |vpiName:c
           |vpiFullName:work@main.c
         |vpiRhs:
         \_constant: , line:36
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:36
         |#100
         |vpiStmt:
         \_sys_func_call: ($finish), line:36
           |vpiName:$finish
   |vpiProcess:
   \_always: , line:42
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:42
       |vpiCondition:
       \_operation: , line:42
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:42
           |vpiName:clk
           |vpiFullName:work@main.clk
       |vpiStmt:
       \_assignment: , line:42
         |vpiLhs:
         \_ref_obj: (a), line:42
           |vpiName:a
           |vpiFullName:work@main.a
         |vpiRhs:
         \_operation: , line:42
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (a), line:42
             |vpiName:a
             |vpiFullName:work@main.a
   |vpiProcess:
   \_always: , line:43
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:43
       |vpiCondition:
       \_operation: , line:43
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:43
           |vpiName:clk
           |vpiFullName:work@main.clk
       |vpiStmt:
       \_assignment: , line:43
         |vpiLhs:
         \_ref_obj: (b), line:43
           |vpiName:b
           |vpiFullName:work@main.b
         |vpiRhs:
         \_ref_obj: (a), line:43
           |vpiName:a
           |vpiFullName:work@main.a
   |vpiProcess:
   \_always: , line:44
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:44
       |vpiCondition:
       \_operation: , line:44
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:44
           |vpiName:clk
           |vpiFullName:work@main.clk
       |vpiStmt:
       \_assignment: , line:44
         |vpiLhs:
         \_ref_obj: (c), line:44
           |vpiName:c
           |vpiFullName:work@main.c
         |vpiRhs:
         \_operation: , line:44
           |vpiOpType:30
           |vpiOperand:
           \_ref_obj: (c), line:44
             |vpiName:c
             |vpiFullName:work@main.c
           |vpiOperand:
           \_ref_obj: (a), line:44
             |vpiName:a
             |vpiFullName:work@main.a
   |vpiProcess:
   \_always: , line:45
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:45
       |vpiCondition:
       \_operation: , line:45
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:45
           |vpiName:clk
           |vpiFullName:work@main.clk
       |vpiStmt:
       \_assignment: , line:45
         |vpiLhs:
         \_ref_obj: (d), line:45
           |vpiName:d
           |vpiFullName:work@main.d
         |vpiRhs:
         \_operation: , line:45
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (c), line:45
             |vpiName:c
             |vpiFullName:work@main.c
   |vpiProcess:
   \_always: , line:53
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:53
       |vpiCondition:
       \_operation: , line:53
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:53
           |vpiName:clk
           |vpiFullName:work@main.clk
       |vpiStmt:
       \_sys_func_call: ($display), line:54
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:54
           |vpiConstType:6
           |vpiDecompile:&#34;%h %h %h %h : %b : %h %h %h %h : %b : %h %h %h %h&#34;
           |vpiSize:51
           |STRING:&#34;%h %h %h %h : %b : %h %h %h %h : %b : %h %h %h %h&#34;
         |vpiArgument:
         \_ref_obj: (a), line:55
           |vpiName:a
         |vpiArgument:
         \_ref_obj: (b), line:55
           |vpiName:b
         |vpiArgument:
         \_ref_obj: (c), line:55
           |vpiName:c
         |vpiArgument:
         \_ref_obj: (d), line:55
           |vpiName:d
         |vpiArgument:
         \_ref_obj: (M0.r), line:55
           |vpiName:M0.r
         |vpiArgument:
         \_ref_obj: (e0), line:55
           |vpiName:e0
         |vpiArgument:
         \_ref_obj: (f0), line:55
           |vpiName:f0
         |vpiArgument:
         \_ref_obj: (g0), line:55
           |vpiName:g0
         |vpiArgument:
         \_ref_obj: (h0), line:55
           |vpiName:h0
         |vpiArgument:
         \_ref_obj: (M1.r), line:56
           |vpiName:M1.r
         |vpiArgument:
         \_ref_obj: (e), line:56
           |vpiName:e
         |vpiArgument:
         \_ref_obj: (f), line:56
           |vpiName:f
         |vpiArgument:
         \_ref_obj: (g), line:56
           |vpiName:g
         |vpiArgument:
         \_ref_obj: (h), line:56
           |vpiName:h
   |vpiContAssign:
   \_cont_assign: , line:47
     |vpiRhs:
     \_operation: , line:47
       |vpiOpType:33
       |vpiOperand:
       \_ref_obj: (a), line:47
         |vpiName:a
       |vpiOperand:
       \_ref_obj: (b), line:47
         |vpiName:b
       |vpiOperand:
       \_ref_obj: (c), line:47
         |vpiName:c
       |vpiOperand:
       \_ref_obj: (d), line:47
         |vpiName:d
     |vpiLhs:
     \_ref_obj: (ii), line:47
       |vpiName:ii
       |vpiFullName:work@main.ii
       |vpiActual:
       \_logic_net: (ii), line:40
         |vpiName:ii
         |vpiFullName:work@main.ii
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:48
     |vpiRhs:
     \_ref_obj: (oo), line:48
       |vpiName:oo
       |vpiFullName:work@main.oo
       |vpiActual:
       \_logic_net: (oo), line:40
         |vpiName:oo
         |vpiFullName:work@main.oo
         |vpiNetType:1
     |vpiLhs:
     \_operation: , line:48
       |vpiOpType:33
       |vpiOperand:
       \_ref_obj: (e0), line:48
         |vpiName:e0
       |vpiOperand:
       \_ref_obj: (f0), line:48
         |vpiName:f0
       |vpiOperand:
       \_ref_obj: (g0), line:48
         |vpiName:g0
       |vpiOperand:
       \_ref_obj: (h0), line:48
         |vpiName:h0
   |vpiNet:
   \_logic_net: (a), line:32
     |vpiName:a
     |vpiFullName:work@main.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b), line:32
     |vpiName:b
     |vpiFullName:work@main.b
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (c), line:32
     |vpiName:c
     |vpiFullName:work@main.c
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (d), line:32
     |vpiName:d
     |vpiFullName:work@main.d
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:34
     |vpiName:clk
     |vpiFullName:work@main.clk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (e0), line:38
     |vpiName:e0
     |vpiFullName:work@main.e0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (f0), line:38
     |vpiName:f0
     |vpiFullName:work@main.f0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (g0), line:38
     |vpiName:g0
     |vpiFullName:work@main.g0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (h0), line:38
     |vpiName:h0
     |vpiFullName:work@main.h0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (e), line:39
     |vpiName:e
     |vpiFullName:work@main.e
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (f), line:39
     |vpiName:f
     |vpiFullName:work@main.f
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (g), line:39
     |vpiName:g
     |vpiFullName:work@main.g
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (h), line:39
     |vpiName:h
     |vpiFullName:work@main.h
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ii), line:40
   |vpiNet:
   \_logic_net: (oo), line:40
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/initmod.v.html" target="file-frame">third_party/tests/ivtest/ivltests/initmod.v</a>, line:31
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiModule:
   \_module: work@busm (M0), file:<a href="../../../../third_party/tests/ivtest/ivltests/initmod.v.html" target="file-frame">third_party/tests/ivtest/ivltests/initmod.v</a>, line:50, parent:work@main
     |vpiDefName:work@busm
     |vpiName:M0
     |vpiFullName:work@main.M0
     |vpiPort:
     \_port: (clk), line:20, parent:M0
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:34, parent:work@main
           |vpiName:clk
           |vpiFullName:work@main.clk
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:20, parent:M0
           |vpiName:clk
           |vpiFullName:work@main.M0.clk
     |vpiPort:
     \_port: (ii), line:20, parent:M0
       |vpiName:ii
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (ii)
         |vpiName:ii
         |vpiActual:
         \_logic_net: (ii), line:40, parent:work@main
           |vpiName:ii
           |vpiFullName:work@main.ii
           |vpiNetType:1
           |vpiRange:
           \_range: , line:40
             |vpiLeftRange:
             \_constant: , line:40
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:40
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (iB), line:20, parent:M0
           |vpiName:iB
           |vpiFullName:work@main.M0.iB
     |vpiPort:
     \_port: (oo), line:20, parent:M0
       |vpiName:oo
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (oo)
         |vpiName:oo
         |vpiActual:
         \_logic_net: (oo), line:40, parent:work@main
           |vpiName:oo
           |vpiFullName:work@main.oo
           |vpiNetType:1
           |vpiRange:
           \_range: , line:40
             |vpiLeftRange:
             \_constant: , line:40
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:40
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (oB), line:20, parent:M0
           |vpiName:oB
           |vpiFullName:work@main.M0.oB
     |vpiNet:
     \_logic_net: (r), line:24, parent:M0
       |vpiName:r
       |vpiFullName:work@main.M0.r
       |vpiNetType:48
       |vpiRange:
       \_range: , line:24
         |vpiLeftRange:
         \_constant: , line:24
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:24
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:20, parent:M0
     |vpiNet:
     \_logic_net: (iB), line:20, parent:M0
     |vpiNet:
     \_logic_net: (oB), line:20, parent:M0
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/initmod.v.html" target="file-frame">third_party/tests/ivtest/ivltests/initmod.v</a>, line:31
   |vpiModule:
   \_module: work@busm (M1), file:<a href="../../../../third_party/tests/ivtest/ivltests/initmod.v.html" target="file-frame">third_party/tests/ivtest/ivltests/initmod.v</a>, line:51, parent:work@main
     |vpiDefName:work@busm
     |vpiName:M1
     |vpiFullName:work@main.M1
     |vpiPort:
     \_port: (clk), line:20, parent:M1
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:34, parent:work@main
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:20, parent:M1
           |vpiName:clk
           |vpiFullName:work@main.M1.clk
     |vpiPort:
     \_port: (@@BAD_SYMBOL@@), line:20, parent:M1
       |vpiName:@@BAD_SYMBOL@@
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (@@BAD_SYMBOL@@)
         |vpiName:@@BAD_SYMBOL@@
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (iB), line:20, parent:M1
           |vpiName:iB
           |vpiFullName:work@main.M1.iB
     |vpiPort:
     \_port: (@@BAD_SYMBOL@@), line:20, parent:M1
       |vpiName:@@BAD_SYMBOL@@
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (@@BAD_SYMBOL@@)
         |vpiName:@@BAD_SYMBOL@@
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (oB), line:20, parent:M1
           |vpiName:oB
           |vpiFullName:work@main.M1.oB
     |vpiNet:
     \_logic_net: (r), line:24, parent:M1
       |vpiName:r
       |vpiFullName:work@main.M1.r
       |vpiNetType:48
       |vpiRange:
       \_range: , line:24
         |vpiLeftRange:
         \_constant: , line:24
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:24
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:20, parent:M1
     |vpiNet:
     \_logic_net: (iB), line:20, parent:M1
     |vpiNet:
     \_logic_net: (oB), line:20, parent:M1
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/initmod.v.html" target="file-frame">third_party/tests/ivtest/ivltests/initmod.v</a>, line:31
   |vpiNet:
   \_logic_net: (a), line:32, parent:work@main
     |vpiName:a
     |vpiFullName:work@main.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b), line:32, parent:work@main
     |vpiName:b
     |vpiFullName:work@main.b
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (c), line:32, parent:work@main
     |vpiName:c
     |vpiFullName:work@main.c
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (d), line:32, parent:work@main
     |vpiName:d
     |vpiFullName:work@main.d
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:34, parent:work@main
   |vpiNet:
   \_logic_net: (e0), line:38, parent:work@main
     |vpiName:e0
     |vpiFullName:work@main.e0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (f0), line:38, parent:work@main
     |vpiName:f0
     |vpiFullName:work@main.f0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (g0), line:38, parent:work@main
     |vpiName:g0
     |vpiFullName:work@main.g0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (h0), line:38, parent:work@main
     |vpiName:h0
     |vpiFullName:work@main.h0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (e), line:39, parent:work@main
     |vpiName:e
     |vpiFullName:work@main.e
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (f), line:39, parent:work@main
     |vpiName:f
     |vpiFullName:work@main.f
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (g), line:39, parent:work@main
     |vpiName:g
     |vpiFullName:work@main.g
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (h), line:39, parent:work@main
     |vpiName:h
     |vpiFullName:work@main.h
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ii), line:40, parent:work@main
   |vpiNet:
   \_logic_net: (oo), line:40, parent:work@main
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \M0 of type 32
Object: \clk of type 44
Object: \ii of type 44
Object: \oo of type 44
Object: \r of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \iB of type 36
Object: \oB of type 36
Object: \M1 of type 32
Object: \r of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \iB of type 36
Object: \oB of type 36
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \d of type 36
Object: \clk of type 36
Object: \e0 of type 36
Object: \f0 of type 36
Object: \g0 of type 36
Object: \h0 of type 36
Object: \e of type 36
Object: \f of type 36
Object: \g of type 36
Object: \h of type 36
Object: \ii of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \oo of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_busm of type 32
Object:  of type 8
Object: \oB of type 608
Object: \r of type 608
Object: \r of type 36
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 3
Object: \r of type 608
Object: \iB of type 608
Object: \r of type 36
Object: \clk of type 36
Object: \iB of type 36
Object: \oB of type 36
Object: \work_main of type 32
Object:  of type 8
Object: \ii of type 608
Object: \ii of type 36
Object:  of type 39
Object: \a of type 608
Object: \b of type 608
Object: \c of type 608
Object: \d of type 608
Object:  of type 8
Object:  of type 39
Object: \e0 of type 608
Object: \f0 of type 608
Object: \g0 of type 608
Object: \h0 of type 608
Object: \oo of type 608
Object: \oo of type 36
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \clk of type 608
Object:  of type 7
Object:  of type 17
ERROR: Encountered unhandled object type: 17

</pre>
</body>