// Seed: 3791981503
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3
);
  assign id_1 = 1;
  type_6(
      id_2 < id_1, id_3
  );
  assign id_1 = id_2;
  logic id_4;
endmodule
