{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652625021767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652625021771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 17:30:21 2022 " "Processing started: Sun May 15 17:30:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652625021771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625021771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625021771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652625022061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "E:/quartus_projects/intel_comp/calculator/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "E:/quartus_projects/intel_comp/calculator/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_substractor.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_adder_substractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_substractor " "Found entity 1: four_bit_adder_substractor" {  } { { "four_bit_adder_substractor.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_adder_substractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_multiplier " "Found entity 1: four_bit_multiplier" {  } { { "four_bit_multiplier.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_adder_substractor.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_adder_substractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder_substractor " "Found entity 1: eight_bit_adder_substractor" {  } { { "eight_bit_adder_substractor.v" "" { Text "E:/quartus_projects/intel_comp/calculator/eight_bit_adder_substractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_divisor " "Found entity 1: four_bit_divisor" {  } { { "four_bit_divisor.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_modulus.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_modulus.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_modulus " "Found entity 1: four_bit_modulus" {  } { { "four_bit_modulus.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_modulus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_full_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_full_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_full_shifter " "Found entity 1: four_bit_full_shifter" {  } { { "four_bit_full_shifter.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_full_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_shifter " "Found entity 1: four_bit_shifter" {  } { { "four_bit_shifter.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_comparator " "Found entity 1: four_bit_comparator" {  } { { "four_bit_comparator.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_cascading_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_cascading_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_cascading_comparator " "Found entity 1: four_bit_cascading_comparator" {  } { { "four_bit_cascading_comparator.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_cascading_comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_arithmetical_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_arithmetical_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_arithmetical_shifter " "Found entity 1: four_bit_arithmetical_shifter" {  } { { "four_bit_arithmetical_shifter.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_arithmetical_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_rotator.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_rotator.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_rotator " "Found entity 1: four_bit_rotator" {  } { { "four_bit_rotator.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_rotator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_full_arithmetical_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_full_arithmetical_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_full_arithmetical_shifter " "Found entity 1: four_bit_full_arithmetical_shifter" {  } { { "four_bit_full_arithmetical_shifter.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_full_arithmetical_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_full_rotator.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_full_rotator.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_full_rotator " "Found entity 1: four_bit_full_rotator" {  } { { "four_bit_full_rotator.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_full_rotator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0S hex0s DE10_LITE_Golden_Top.v(9) " "Verilog HDL Declaration information at DE10_LITE_Golden_Top.v(9): object \"HEX0S\" differs only in case from object \"hex0s\" in the same scope" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652625029701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1S hex1s DE10_LITE_Golden_Top.v(10) " "Verilog HDL Declaration information at DE10_LITE_Golden_Top.v(10): object \"HEX1S\" differs only in case from object \"hex1s\" in the same scope" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652625029701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2S hex2s DE10_LITE_Golden_Top.v(11) " "Verilog HDL Declaration information at DE10_LITE_Golden_Top.v(11): object \"HEX2S\" differs only in case from object \"hex2s\" in the same scope" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652625029701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3S hex3s DE10_LITE_Golden_Top.v(12) " "Verilog HDL Declaration information at DE10_LITE_Golden_Top.v(12): object \"HEX3S\" differs only in case from object \"hex3s\" in the same scope" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652625029701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4S hex4s DE10_LITE_Golden_Top.v(13) " "Verilog HDL Declaration information at DE10_LITE_Golden_Top.v(13): object \"HEX4S\" differs only in case from object \"hex4s\" in the same scope" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652625029701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5S hex5s DE10_LITE_Golden_Top.v(14) " "Verilog HDL Declaration information at DE10_LITE_Golden_Top.v(14): object \"HEX5S\" differs only in case from object \"hex5s\" in the same scope" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652625029701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdrv.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdrv.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEXDRV " "Found entity 1: HEXDRV" {  } { { "HEXDRV.v" "" { Text "E:/quartus_projects/intel_comp/calculator/HEXDRV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "E:/quartus_projects/intel_comp/calculator/button_debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029704 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652625029731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DE10_LITE_Golden_Top.v(197) " "Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(197): truncated value with size 8 to match size of target (7)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652625029734 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DE10_LITE_Golden_Top.v(198) " "Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(198): truncated value with size 8 to match size of target (7)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652625029734 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DE10_LITE_Golden_Top.v(199) " "Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(199): truncated value with size 8 to match size of target (7)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652625029735 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DE10_LITE_Golden_Top.v(200) " "Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(200): truncated value with size 8 to match size of target (7)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652625029735 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DE10_LITE_Golden_Top.v(201) " "Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(201): truncated value with size 8 to match size of target (7)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652625029735 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DE10_LITE_Golden_Top.v(202) " "Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(202): truncated value with size 8 to match size of target (7)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652625029735 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_adder_substractor four_bit_adder_substractor:add_sub " "Elaborating entity \"four_bit_adder_substractor\" for hierarchy \"four_bit_adder_substractor:add_sub\"" {  } { { "DE10_LITE_Golden_Top.v" "add_sub" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder four_bit_adder_substractor:add_sub\|full_adder:fa1 " "Elaborating entity \"full_adder\" for hierarchy \"four_bit_adder_substractor:add_sub\|full_adder:fa1\"" {  } { { "four_bit_adder_substractor.v" "fa1" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_adder_substractor.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder four_bit_adder_substractor:add_sub\|full_adder:fa1\|half_adder:ha " "Elaborating entity \"half_adder\" for hierarchy \"four_bit_adder_substractor:add_sub\|full_adder:fa1\|half_adder:ha\"" {  } { { "full_adder.v" "ha" { Text "E:/quartus_projects/intel_comp/calculator/full_adder.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_multiplier four_bit_multiplier:mul " "Elaborating entity \"four_bit_multiplier\" for hierarchy \"four_bit_multiplier:mul\"" {  } { { "DE10_LITE_Golden_Top.v" "mul" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_adder_substractor four_bit_multiplier:mul\|eight_bit_adder_substractor:fac3 " "Elaborating entity \"eight_bit_adder_substractor\" for hierarchy \"four_bit_multiplier:mul\|eight_bit_adder_substractor:fac3\"" {  } { { "four_bit_multiplier.v" "fac3" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_multiplier.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_divisor four_bit_divisor:div " "Elaborating entity \"four_bit_divisor\" for hierarchy \"four_bit_divisor:div\"" {  } { { "DE10_LITE_Golden_Top.v" "div" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_modulus four_bit_modulus:mod " "Elaborating entity \"four_bit_modulus\" for hierarchy \"four_bit_modulus:mod\"" {  } { { "DE10_LITE_Golden_Top.v" "mod" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_shifter four_bit_shifter:sh " "Elaborating entity \"four_bit_shifter\" for hierarchy \"four_bit_shifter:sh\"" {  } { { "DE10_LITE_Golden_Top.v" "sh" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_full_shifter four_bit_full_shifter:fsh " "Elaborating entity \"four_bit_full_shifter\" for hierarchy \"four_bit_full_shifter:fsh\"" {  } { { "DE10_LITE_Golden_Top.v" "fsh" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_comparator four_bit_comparator:cmp " "Elaborating entity \"four_bit_comparator\" for hierarchy \"four_bit_comparator:cmp\"" {  } { { "DE10_LITE_Golden_Top.v" "cmp" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_cascading_comparator four_bit_cascading_comparator:ccpm " "Elaborating entity \"four_bit_cascading_comparator\" for hierarchy \"four_bit_cascading_comparator:ccpm\"" {  } { { "DE10_LITE_Golden_Top.v" "ccpm" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_arithmetical_shifter four_bit_arithmetical_shifter:ash " "Elaborating entity \"four_bit_arithmetical_shifter\" for hierarchy \"four_bit_arithmetical_shifter:ash\"" {  } { { "DE10_LITE_Golden_Top.v" "ash" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_full_arithmetical_shifter four_bit_full_arithmetical_shifter:fash " "Elaborating entity \"four_bit_full_arithmetical_shifter\" for hierarchy \"four_bit_full_arithmetical_shifter:fash\"" {  } { { "DE10_LITE_Golden_Top.v" "fash" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_rotator four_bit_rotator:rsh " "Elaborating entity \"four_bit_rotator\" for hierarchy \"four_bit_rotator:rsh\"" {  } { { "DE10_LITE_Golden_Top.v" "rsh" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_full_rotator four_bit_full_rotator:frsh " "Elaborating entity \"four_bit_full_rotator\" for hierarchy \"four_bit_full_rotator:frsh\"" {  } { { "DE10_LITE_Golden_Top.v" "frsh" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXDRV HEXDRV:hex0s " "Elaborating entity \"HEXDRV\" for hierarchy \"HEXDRV:hex0s\"" {  } { { "DE10_LITE_Golden_Top.v" "hex0s" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:db1 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:db1\"" {  } { { "DE10_LITE_Golden_Top.v" "db1" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 button_debouncer.v(42) " "Verilog HDL assignment warning at button_debouncer.v(42): truncated value with size 32 to match size of target (4)" {  } { { "button_debouncer.v" "" { Text "E:/quartus_projects/intel_comp/calculator/button_debouncer.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652625029818 "|button_debouncer"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652625030504 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "four_bit_full_arithmetical_shifter.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_full_arithmetical_shifter.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1652625030509 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1652625030509 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3S\[1\] GND " "Pin \"HEX3S\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX3S[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3S\[2\] GND " "Pin \"HEX3S\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX3S[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3S\[6\] GND " "Pin \"HEX3S\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX3S[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4S\[0\] VCC " "Pin \"HEX4S\[0\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX4S[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4S\[1\] GND " "Pin \"HEX4S\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX4S[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4S\[2\] GND " "Pin \"HEX4S\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX4S[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4S\[3\] GND " "Pin \"HEX4S\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX4S[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4S\[4\] GND " "Pin \"HEX4S\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX4S[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4S\[5\] GND " "Pin \"HEX4S\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX4S[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4S\[6\] GND " "Pin \"HEX4S\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX4S[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5S\[0\] VCC " "Pin \"HEX5S\[0\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX5S[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5S\[1\] GND " "Pin \"HEX5S\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX5S[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5S\[2\] GND " "Pin \"HEX5S\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX5S[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5S\[3\] GND " "Pin \"HEX5S\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX5S[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5S\[4\] GND " "Pin \"HEX5S\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX5S[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5S\[5\] GND " "Pin \"HEX5S\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX5S[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5S\[6\] GND " "Pin \"HEX5S\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX5S[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXdp\[0\] VCC " "Pin \"HEXdp\[0\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEXdp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXdp\[1\] VCC " "Pin \"HEXdp\[1\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEXdp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXdp\[3\] VCC " "Pin \"HEXdp\[3\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEXdp[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXdp\[4\] VCC " "Pin \"HEXdp\[4\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEXdp[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXdp\[5\] VCC " "Pin \"HEXdp\[5\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEXdp[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652625030827 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652625030875 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus_projects/intel_comp/calculator/output_files/calculator.map.smsg " "Generated suppressed messages file E:/quartus_projects/intel_comp/calculator/output_files/calculator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625031351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652625031446 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625031446 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652625031478 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652625031478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "306 " "Implemented 306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652625031478 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652625031478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "233 " "Implemented 233 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652625031478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652625031478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652625031492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 17:30:31 2022 " "Processing ended: Sun May 15 17:30:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652625031492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652625031492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652625031492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625031492 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652625032563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652625032567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 17:30:32 2022 " "Processing started: Sun May 15 17:30:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652625032567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652625032567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off calculator -c calculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652625032567 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652625032687 ""}
{ "Info" "0" "" "Project  = calculator" {  } {  } 0 0 "Project  = calculator" 0 0 "Fitter" 0 0 1652625032688 ""}
{ "Info" "0" "" "Revision = calculator" {  } {  } 0 0 "Revision = calculator" 0 0 "Fitter" 0 0 1652625032688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652625032755 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "calculator 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652625032762 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1652625032793 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1652625032793 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652625032955 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652625032959 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652625033044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652625033044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652625033044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652625033044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652625033044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652625033044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652625033044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652625033044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652625033044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652625033044 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652625033044 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "E:/quartus_projects/intel_comp/calculator/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652625033047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "E:/quartus_projects/intel_comp/calculator/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652625033047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "E:/quartus_projects/intel_comp/calculator/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652625033047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "E:/quartus_projects/intel_comp/calculator/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652625033047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "E:/quartus_projects/intel_comp/calculator/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652625033047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "E:/quartus_projects/intel_comp/calculator/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652625033047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "E:/quartus_projects/intel_comp/calculator/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652625033047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "E:/quartus_projects/intel_comp/calculator/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652625033047 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652625033047 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652625033047 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652625033047 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652625033047 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652625033047 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652625033048 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "calculator.sdc " "Synopsys Design Constraints File file not found: 'calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652625033729 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652625033729 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1652625033732 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1652625033732 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1652625033732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652625033752 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_projects/intel_comp/calculator/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652625033752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC_CLK_10~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node ADC_CLK_10~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652625033753 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_projects/intel_comp/calculator/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652625033753 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "button_debouncer:db2\|out  " "Automatically promoted node button_debouncer:db2\|out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652625033753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button_debouncer:db2\|out~0 " "Destination node button_debouncer:db2\|out~0" {  } { { "button_debouncer.v" "" { Text "E:/quartus_projects/intel_comp/calculator/button_debouncer.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_projects/intel_comp/calculator/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652625033753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button_debouncer:db2\|out~1 " "Destination node button_debouncer:db2\|out~1" {  } { { "button_debouncer.v" "" { Text "E:/quartus_projects/intel_comp/calculator/button_debouncer.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_projects/intel_comp/calculator/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652625033753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button_debouncer:db2\|counter~0 " "Destination node button_debouncer:db2\|counter~0" {  } { { "button_debouncer.v" "" { Text "E:/quartus_projects/intel_comp/calculator/button_debouncer.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_projects/intel_comp/calculator/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652625033753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button_debouncer:db2\|counter~1 " "Destination node button_debouncer:db2\|counter~1" {  } { { "button_debouncer.v" "" { Text "E:/quartus_projects/intel_comp/calculator/button_debouncer.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_projects/intel_comp/calculator/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652625033753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button_debouncer:db2\|counter~3 " "Destination node button_debouncer:db2\|counter~3" {  } { { "button_debouncer.v" "" { Text "E:/quartus_projects/intel_comp/calculator/button_debouncer.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_projects/intel_comp/calculator/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652625033753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button_debouncer:db2\|counter~5 " "Destination node button_debouncer:db2\|counter~5" {  } { { "button_debouncer.v" "" { Text "E:/quartus_projects/intel_comp/calculator/button_debouncer.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_projects/intel_comp/calculator/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652625033753 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652625033753 ""}  } { { "button_debouncer.v" "" { Text "E:/quartus_projects/intel_comp/calculator/button_debouncer.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_projects/intel_comp/calculator/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652625033753 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652625034101 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652625034101 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652625034101 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652625034102 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652625034102 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652625034104 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652625034104 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652625034104 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652625034105 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652625034106 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652625034106 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652625034202 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652625034205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652625035528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652625035591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652625035610 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652625036797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652625036797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652625037278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "E:/quartus_projects/intel_comp/calculator/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652625038406 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652625038406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652625038801 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652625038801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652625038802 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652625038951 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652625038958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652625039292 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652625039292 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652625039804 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652625040337 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus_projects/intel_comp/calculator/output_files/calculator.fit.smsg " "Generated suppressed messages file E:/quartus_projects/intel_comp/calculator/output_files/calculator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652625040630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5643 " "Peak virtual memory: 5643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652625040999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 17:30:40 2022 " "Processing ended: Sun May 15 17:30:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652625040999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652625040999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652625040999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652625040999 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652625041964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652625041969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 17:30:41 2022 " "Processing started: Sun May 15 17:30:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652625041969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652625041969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off calculator -c calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652625041969 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652625043678 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652625043774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652625044488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 17:30:44 2022 " "Processing ended: Sun May 15 17:30:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652625044488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652625044488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652625044488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652625044488 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652625045080 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652625045564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652625045568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 17:30:45 2022 " "Processing started: Sun May 15 17:30:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652625045568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625045568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta calculator -c calculator " "Command: quartus_sta calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625045568 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1652625045663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625045788 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625045820 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625045820 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "calculator.sdc " "Synopsys Design Constraints File file not found: 'calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046027 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046027 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MAX10_CLK1_50 MAX10_CLK1_50 " "create_clock -period 1.000 -name MAX10_CLK1_50 MAX10_CLK1_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652625046028 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button_debouncer:db2\|out button_debouncer:db2\|out " "create_clock -period 1.000 -name button_debouncer:db2\|out button_debouncer:db2\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652625046028 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_CLK_10 ADC_CLK_10 " "create_clock -period 1.000 -name ADC_CLK_10 ADC_CLK_10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652625046028 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046028 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046029 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046030 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1652625046030 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1652625046036 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1652625046039 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.566 " "Worst-case setup slack is -2.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.566             -13.384 ADC_CLK_10  " "   -2.566             -13.384 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.752             -41.275 MAX10_CLK1_50  " "   -1.752             -41.275 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.258              -5.032 button_debouncer:db2\|out  " "   -1.258              -5.032 button_debouncer:db2\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 ADC_CLK_10  " "    0.348               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 MAX10_CLK1_50  " "    0.348               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 button_debouncer:db2\|out  " "    0.348               0.000 button_debouncer:db2\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.687 MAX10_CLK1_50  " "   -3.000             -43.687 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.030 ADC_CLK_10  " "   -3.000             -17.030 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 button_debouncer:db2\|out  " "   -1.403              -5.612 button_debouncer:db2\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046056 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1652625046062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046080 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046582 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046634 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.328 " "Worst-case setup slack is -2.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.328             -11.455 ADC_CLK_10  " "   -2.328             -11.455 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.557             -35.948 MAX10_CLK1_50  " "   -1.557             -35.948 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.076              -4.304 button_debouncer:db2\|out  " "   -1.076              -4.304 button_debouncer:db2\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 ADC_CLK_10  " "    0.311               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 MAX10_CLK1_50  " "    0.312               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 button_debouncer:db2\|out  " "    0.312               0.000 button_debouncer:db2\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046649 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.687 MAX10_CLK1_50  " "   -3.000             -43.687 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.030 ADC_CLK_10  " "   -3.000             -17.030 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 button_debouncer:db2\|out  " "   -1.403              -5.612 button_debouncer:db2\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046655 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1652625046661 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046799 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.805 " "Worst-case setup slack is -0.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.805              -3.857 ADC_CLK_10  " "   -0.805              -3.857 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.202              -3.194 MAX10_CLK1_50  " "   -0.202              -3.194 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058              -0.232 button_debouncer:db2\|out  " "   -0.058              -0.232 button_debouncer:db2\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 ADC_CLK_10  " "    0.152               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 MAX10_CLK1_50  " "    0.152               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 button_debouncer:db2\|out  " "    0.153               0.000 button_debouncer:db2\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.112 MAX10_CLK1_50  " "   -3.000             -33.112 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.315 ADC_CLK_10  " "   -3.000             -13.315 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 button_debouncer:db2\|out  " "   -1.000              -4.000 button_debouncer:db2\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652625046812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625046812 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625047604 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625047606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652625047646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 17:30:47 2022 " "Processing ended: Sun May 15 17:30:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652625047646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652625047646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652625047646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625047646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652625048593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652625048597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 17:30:48 2022 " "Processing started: Sun May 15 17:30:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652625048597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652625048597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off calculator -c calculator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652625048597 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1652625048944 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "calculator.vho E:/quartus_projects/intel_comp/calculator/simulation/modelsim/ simulation " "Generated file calculator.vho in folder \"E:/quartus_projects/intel_comp/calculator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652625049041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652625049072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 17:30:49 2022 " "Processing ended: Sun May 15 17:30:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652625049072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652625049072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652625049072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652625049072 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652625049666 ""}
