$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 8 # a [7:0] $end
  $var wire 1 $ bt $end
  $var wire 1 % ubt $end
  $scope module between $end
   $var wire 8 & a [7:0] $end
   $var wire 1 ' bt $end
   $var wire 1 ( ubt $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b10010000 #
0$
1%
b10010000 &
0'
1(
#10
b01100100 #
0%
b01100100 &
0(
#20
b01110111 #
b01110111 &
#30
b00101010 #
b00101010 &
#40
b11010111 #
1%
b11010111 &
1(
#50
b01110110 #
0%
b01110110 &
0(
#60
b01000001 #
b01000001 &
#70
b10100101 #
1%
b10100101 &
1(
#80
b11101101 #
1$
b11101101 &
1'
#90
b01101011 #
0$
0%
b01101011 &
0'
0(
#100
b00000000 #
1$
1%
b00000000 &
1'
1(
#110
b00011001 #
0%
b00011001 &
0(
#120
b00011010 #
0$
b00011010 &
0'
#130
b11111111 #
1$
1%
b11111111 &
1'
1(
#140
b01111110 #
0$
b01111110 &
0'
#150
b01111100 #
0%
b01111100 &
0(
#160
b10000000 #
1%
b10000000 &
1(
#170
b11100111 #
1$
b11100111 &
1'
#180
b11100110 #
0$
b11100110 &
0'
#190
b11001000 #
b11001000 &
#210
#220
#230
#240
