# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"E:/Desktop/DLCO/Experiments/Project1_combinatorial_logic/lab1/trans4to4.v" \
"E:/Desktop/DLCO/Experiments/Project1_combinatorial_logic/lab1/trans4to4_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
