// Seed: 1785374822
module module_0 (
    output wire id_0,
    input wand id_1,
    input tri id_2,
    input wand id_3,
    input supply1 id_4
    , id_9,
    input wand id_5,
    output tri id_6,
    output tri1 id_7
);
  wire id_10;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    output wand  id_2,
    input  uwire id_3
);
  wire id_5;
  module_0(
      id_2, id_3, id_3, id_3, id_3, id_1, id_2, id_2
  );
  initial begin
    id_0 <= #1 1;
  end
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9 = id_5;
endmodule
