$date
  Sun Mar 14 14:22:22 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux16_1_tb $end
$var reg 16 ! i[15:0] $end
$var reg 4 " sel[3:0] $end
$var reg 1 # y $end
$scope module uut $end
$var reg 16 $ i[15:0] $end
$var reg 4 % sel[3:0] $end
$var reg 1 & y $end
$var reg 5 ' o[4:0] $end
$scope module mux1 $end
$var reg 4 ( i[3:0] $end
$var reg 2 ) sel[1:0] $end
$var reg 1 * y $end
$upscope $end
$scope module mux2 $end
$var reg 4 + i[3:0] $end
$var reg 2 , sel[1:0] $end
$var reg 1 - y $end
$upscope $end
$scope module mux3 $end
$var reg 4 . i[3:0] $end
$var reg 2 / sel[1:0] $end
$var reg 1 0 y $end
$upscope $end
$scope module mux4 $end
$var reg 4 1 i[3:0] $end
$var reg 2 2 sel[1:0] $end
$var reg 1 3 y $end
$upscope $end
$scope module mux5 $end
$var reg 4 4 i[3:0] $end
$var reg 2 5 sel[1:0] $end
$var reg 1 6 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b1000000010000000 !
b0001 "
0#
b1000000010000000 $
b0001 %
0&
b00000 '
b0000 (
b01 )
0*
b1000 +
b01 ,
0-
b0000 .
b01 /
00
b1000 1
b01 2
03
b0000 4
b00 5
06
#10000000
b0111 "
1#
b0111 %
1&
b11010 '
b11 )
b11 ,
1-
b11 /
b11 2
13
b1010 4
b01 5
16
#20000000
b1010 "
0#
b1010 %
0&
b00000 '
b10 )
b10 ,
0-
b10 /
b10 2
03
b0000 4
b10 5
06
#30000000
b1111 "
1#
b1111 %
1&
b11010 '
b11 )
b11 ,
1-
b11 /
b11 2
13
b1010 4
b11 5
16
#40000000
