Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 20 12:13:27 2020
| Host         : 6YBTM53 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.569        0.000                      0                  165        0.210        0.000                      0                  165        4.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.569        0.000                      0                  165        0.210        0.000                      0                  165        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 sampled_adc_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trem/temp_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 1.513ns (26.097%)  route 4.285ns (73.903%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.610     5.212    clk_100mhz_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  sampled_adc_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.518     5.730 f  sampled_adc_data_reg[3]/Q
                         net (fo=11, routed)          0.796     6.526    trem/Q[3]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.650 r  trem/i__carry_i_1__0/O
                         net (fo=1, routed)           0.728     7.378    distort/output_data_reg[0]_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.973 r  distort/output_data2_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.108     9.081    distort/output_data20_in
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.124     9.205 r  distort/temp_reg_i_19/O
                         net (fo=12, routed)          1.026    10.231    distort/temp_reg_i_19_n_0
    SLICE_X13Y126        LUT5 (Prop_lut5_I1_O)        0.152    10.383 r  distort/temp_reg_i_3/O
                         net (fo=2, routed)           0.627    11.010    trem/D[11]
    DSP48_X0Y50          DSP48E1                                      r  trem/temp_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.585    15.007    trem/clk_100mhz_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  trem/temp_reg/CLK
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.231    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.652    14.579    trem/temp_reg
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 sampled_adc_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trem/temp_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 1.513ns (26.851%)  route 4.122ns (73.149%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.610     5.212    clk_100mhz_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  sampled_adc_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.518     5.730 f  sampled_adc_data_reg[3]/Q
                         net (fo=11, routed)          0.796     6.526    trem/Q[3]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.650 r  trem/i__carry_i_1__0/O
                         net (fo=1, routed)           0.728     7.378    distort/output_data_reg[0]_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.973 r  distort/output_data2_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.108     9.081    distort/output_data20_in
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.124     9.205 r  distort/temp_reg_i_19/O
                         net (fo=12, routed)          1.066    10.270    distort/temp_reg_i_19_n_0
    SLICE_X11Y124        LUT5 (Prop_lut5_I1_O)        0.152    10.422 r  distort/temp_reg_i_11/O
                         net (fo=2, routed)           0.425    10.847    trem/D[3]
    DSP48_X0Y50          DSP48E1                                      r  trem/temp_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.585    15.007    trem/clk_100mhz_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  trem/temp_reg/CLK
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.231    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.658    14.573    trem/temp_reg
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 sampled_adc_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trem/temp_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.485ns (25.896%)  route 4.249ns (74.104%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.610     5.212    clk_100mhz_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  sampled_adc_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.518     5.730 f  sampled_adc_data_reg[3]/Q
                         net (fo=11, routed)          0.796     6.526    trem/Q[3]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.650 r  trem/i__carry_i_1__0/O
                         net (fo=1, routed)           0.728     7.378    distort/output_data_reg[0]_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.973 r  distort/output_data2_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.108     9.081    distort/output_data20_in
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.124     9.205 r  distort/temp_reg_i_19/O
                         net (fo=12, routed)          1.061    10.265    distort/temp_reg_i_19_n_0
    SLICE_X11Y124        LUT5 (Prop_lut5_I1_O)        0.124    10.389 r  distort/temp_reg_i_13/O
                         net (fo=2, routed)           0.557    10.947    trem/D[1]
    DSP48_X0Y50          DSP48E1                                      r  trem/temp_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.585    15.007    trem/clk_100mhz_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  trem/temp_reg/CLK
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.231    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    14.781    trem/temp_reg
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 sampled_adc_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distort/output_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 1.485ns (25.335%)  route 4.377ns (74.665%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.610     5.212    clk_100mhz_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  sampled_adc_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.518     5.730 f  sampled_adc_data_reg[3]/Q
                         net (fo=11, routed)          0.796     6.526    trem/Q[3]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.650 r  trem/i__carry_i_1__0/O
                         net (fo=1, routed)           0.728     7.378    distort/output_data_reg[0]_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.973 r  distort/output_data2_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.108     9.081    distort/output_data20_in
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.124     9.205 r  distort/temp_reg_i_19/O
                         net (fo=12, routed)          1.026    10.231    distort/temp_reg_i_19_n_0
    SLICE_X13Y126        LUT4 (Prop_lut4_I1_O)        0.124    10.355 r  distort/temp_reg_i_1/O
                         net (fo=13, routed)          0.719    11.074    distort/E[0]
    SLICE_X11Y125        FDRE                                         r  distort/output_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.494    14.916    distort/clk_100mhz_IBUF_BUFG
    SLICE_X11Y125        FDRE                                         r  distort/output_data_reg[0]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X11Y125        FDRE (Setup_fdre_C_CE)      -0.205    14.935    distort/output_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 sampled_adc_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distort/output_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 1.485ns (25.335%)  route 4.377ns (74.665%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.610     5.212    clk_100mhz_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  sampled_adc_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.518     5.730 f  sampled_adc_data_reg[3]/Q
                         net (fo=11, routed)          0.796     6.526    trem/Q[3]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.650 r  trem/i__carry_i_1__0/O
                         net (fo=1, routed)           0.728     7.378    distort/output_data_reg[0]_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.973 r  distort/output_data2_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.108     9.081    distort/output_data20_in
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.124     9.205 r  distort/temp_reg_i_19/O
                         net (fo=12, routed)          1.026    10.231    distort/temp_reg_i_19_n_0
    SLICE_X13Y126        LUT4 (Prop_lut4_I1_O)        0.124    10.355 r  distort/temp_reg_i_1/O
                         net (fo=13, routed)          0.719    11.074    distort/E[0]
    SLICE_X11Y125        FDRE                                         r  distort/output_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.494    14.916    distort/clk_100mhz_IBUF_BUFG
    SLICE_X11Y125        FDRE                                         r  distort/output_data_reg[2]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X11Y125        FDRE (Setup_fdre_C_CE)      -0.205    14.935    distort/output_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 sampled_adc_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distort/output_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 1.485ns (25.335%)  route 4.377ns (74.665%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.610     5.212    clk_100mhz_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  sampled_adc_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.518     5.730 f  sampled_adc_data_reg[3]/Q
                         net (fo=11, routed)          0.796     6.526    trem/Q[3]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.650 r  trem/i__carry_i_1__0/O
                         net (fo=1, routed)           0.728     7.378    distort/output_data_reg[0]_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.973 r  distort/output_data2_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.108     9.081    distort/output_data20_in
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.124     9.205 r  distort/temp_reg_i_19/O
                         net (fo=12, routed)          1.026    10.231    distort/temp_reg_i_19_n_0
    SLICE_X13Y126        LUT4 (Prop_lut4_I1_O)        0.124    10.355 r  distort/temp_reg_i_1/O
                         net (fo=13, routed)          0.719    11.074    distort/E[0]
    SLICE_X11Y125        FDRE                                         r  distort/output_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.494    14.916    distort/clk_100mhz_IBUF_BUFG
    SLICE_X11Y125        FDRE                                         r  distort/output_data_reg[8]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X11Y125        FDRE (Setup_fdre_C_CE)      -0.205    14.935    distort/output_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 sampled_adc_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trem/temp_reg/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 1.485ns (26.333%)  route 4.154ns (73.667%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.610     5.212    clk_100mhz_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  sampled_adc_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.518     5.730 f  sampled_adc_data_reg[3]/Q
                         net (fo=11, routed)          0.796     6.526    trem/Q[3]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.650 r  trem/i__carry_i_1__0/O
                         net (fo=1, routed)           0.728     7.378    distort/output_data_reg[0]_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.973 r  distort/output_data2_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.108     9.081    distort/output_data20_in
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.124     9.205 r  distort/temp_reg_i_19/O
                         net (fo=12, routed)          1.026    10.231    distort/temp_reg_i_19_n_0
    SLICE_X13Y126        LUT4 (Prop_lut4_I1_O)        0.124    10.355 r  distort/temp_reg_i_1/O
                         net (fo=13, routed)          0.497    10.852    trem/E[0]
    DSP48_X0Y50          DSP48E1                                      r  trem/temp_reg/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.585    15.007    trem/clk_100mhz_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  trem/temp_reg/CLK
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.231    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.514    14.717    trem/temp_reg
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 sampled_adc_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distort/output_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.513ns (26.414%)  route 4.215ns (73.586%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.610     5.212    clk_100mhz_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  sampled_adc_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.518     5.730 f  sampled_adc_data_reg[3]/Q
                         net (fo=11, routed)          0.796     6.526    trem/Q[3]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.650 r  trem/i__carry_i_1__0/O
                         net (fo=1, routed)           0.728     7.378    distort/output_data_reg[0]_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.973 r  distort/output_data2_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.108     9.081    distort/output_data20_in
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.124     9.205 r  distort/temp_reg_i_19/O
                         net (fo=12, routed)          1.066    10.270    distort/temp_reg_i_19_n_0
    SLICE_X11Y124        LUT5 (Prop_lut5_I1_O)        0.152    10.422 r  distort/temp_reg_i_11/O
                         net (fo=2, routed)           0.518    10.940    distort/D[3]
    SLICE_X10Y126        FDRE                                         r  distort/output_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    distort/clk_100mhz_IBUF_BUFG
    SLICE_X10Y126        FDRE                                         r  distort/output_data_reg[3]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X10Y126        FDRE (Setup_fdre_C_D)       -0.253    14.889    distort/output_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 sampled_adc_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trem/temp_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 1.485ns (26.631%)  route 4.091ns (73.369%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.610     5.212    clk_100mhz_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  sampled_adc_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.518     5.730 f  sampled_adc_data_reg[3]/Q
                         net (fo=11, routed)          0.796     6.526    trem/Q[3]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.650 r  trem/i__carry_i_1__0/O
                         net (fo=1, routed)           0.728     7.378    distort/output_data_reg[0]_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.973 r  distort/output_data2_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.108     9.081    distort/output_data20_in
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.124     9.205 r  distort/temp_reg_i_19/O
                         net (fo=12, routed)          0.780     9.985    distort/temp_reg_i_19_n_0
    SLICE_X11Y125        LUT5 (Prop_lut5_I1_O)        0.124    10.109 r  distort/temp_reg_i_6/O
                         net (fo=2, routed)           0.680    10.789    trem/D[8]
    DSP48_X0Y50          DSP48E1                                      r  trem/temp_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.585    15.007    trem/clk_100mhz_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  trem/temp_reg/CLK
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.231    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    14.781    trem/temp_reg
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 sampled_adc_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distort/output_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 1.485ns (26.030%)  route 4.220ns (73.970%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.610     5.212    clk_100mhz_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  sampled_adc_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.518     5.730 f  sampled_adc_data_reg[3]/Q
                         net (fo=11, routed)          0.796     6.526    trem/Q[3]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.650 r  trem/i__carry_i_1__0/O
                         net (fo=1, routed)           0.728     7.378    distort/output_data_reg[0]_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.973 r  distort/output_data2_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.108     9.081    distort/output_data20_in
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.124     9.205 r  distort/temp_reg_i_19/O
                         net (fo=12, routed)          1.026    10.231    distort/temp_reg_i_19_n_0
    SLICE_X13Y126        LUT4 (Prop_lut4_I1_O)        0.124    10.355 r  distort/temp_reg_i_1/O
                         net (fo=13, routed)          0.562    10.917    distort/E[0]
    SLICE_X13Y126        FDRE                                         r  distort/output_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.493    14.915    distort/clk_100mhz_IBUF_BUFG
    SLICE_X13Y126        FDRE                                         r  distort/output_data_reg[7]/C
                         clock pessimism              0.277    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X13Y126        FDRE (Setup_fdre_C_CE)      -0.205    14.952    distort/output_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  4.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 distort/output_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trem/signal_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.190ns (54.109%)  route 0.161ns (45.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.557     1.476    distort/clk_100mhz_IBUF_BUFG
    SLICE_X13Y126        FDRE                                         r  distort/output_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  distort/output_data_reg[7]/Q
                         net (fo=1, routed)           0.161     1.779    trem/signal_out_reg[11]_0[7]
    SLICE_X11Y126        LUT3 (Prop_lut3_I2_O)        0.049     1.828 r  trem/signal_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.828    trem/signal_out[7]_i_1_n_0
    SLICE_X11Y126        FDRE                                         r  trem/signal_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.825     1.990    trem/clk_100mhz_IBUF_BUFG
    SLICE_X11Y126        FDRE                                         r  trem/signal_out_reg[7]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X11Y126        FDRE (Hold_fdre_C_D)         0.107     1.617    trem/signal_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 distort/output_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trem/signal_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.556     1.475    distort/clk_100mhz_IBUF_BUFG
    SLICE_X11Y125        FDRE                                         r  distort/output_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  distort/output_data_reg[0]/Q
                         net (fo=1, routed)           0.138     1.755    trem/signal_out_reg[11]_0[0]
    SLICE_X11Y126        LUT3 (Prop_lut3_I2_O)        0.045     1.800 r  trem/signal_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    trem/signal_out[0]_i_1_n_0
    SLICE_X11Y126        FDRE                                         r  trem/signal_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.825     1.990    trem/clk_100mhz_IBUF_BUFG
    SLICE_X11Y126        FDRE                                         r  trem/signal_out_reg[0]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X11Y126        FDRE (Hold_fdre_C_D)         0.091     1.580    trem/signal_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 trem/trem_wave_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trem/trem_wave_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.556     1.475    trem/clk_100mhz_IBUF_BUFG
    SLICE_X15Y124        FDRE                                         r  trem/trem_wave_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y124        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  trem/trem_wave_reg[11]/Q
                         net (fo=2, routed)           0.118     1.734    trem/trem_wave_reg[11]
    SLICE_X15Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  trem/trem_wave_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    trem/trem_wave_reg[8]_i_1_n_4
    SLICE_X15Y124        FDRE                                         r  trem/trem_wave_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.824     1.989    trem/clk_100mhz_IBUF_BUFG
    SLICE_X15Y124        FDRE                                         r  trem/trem_wave_reg[11]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X15Y124        FDRE (Hold_fdre_C_D)         0.105     1.580    trem/trem_wave_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 trem/trem_wave_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trem/trem_wave_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.557     1.476    trem/clk_100mhz_IBUF_BUFG
    SLICE_X15Y126        FDRE                                         r  trem/trem_wave_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  trem/trem_wave_reg[19]/Q
                         net (fo=2, routed)           0.119     1.736    trem/trem_wave_reg[19]
    SLICE_X15Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  trem/trem_wave_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    trem/trem_wave_reg[16]_i_1_n_4
    SLICE_X15Y126        FDRE                                         r  trem/trem_wave_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.825     1.990    trem/clk_100mhz_IBUF_BUFG
    SLICE_X15Y126        FDRE                                         r  trem/trem_wave_reg[19]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X15Y126        FDRE (Hold_fdre_C_D)         0.105     1.581    trem/trem_wave_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 trem/trem_wave_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trem/trem_wave_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.557     1.476    trem/clk_100mhz_IBUF_BUFG
    SLICE_X15Y123        FDRE                                         r  trem/trem_wave_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  trem/trem_wave_reg[7]/Q
                         net (fo=2, routed)           0.119     1.736    trem/trem_wave_reg[7]
    SLICE_X15Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  trem/trem_wave_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    trem/trem_wave_reg[4]_i_1_n_4
    SLICE_X15Y123        FDRE                                         r  trem/trem_wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.825     1.990    trem/clk_100mhz_IBUF_BUFG
    SLICE_X15Y123        FDRE                                         r  trem/trem_wave_reg[7]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X15Y123        FDRE (Hold_fdre_C_D)         0.105     1.581    trem/trem_wave_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 trem/trem_wave_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trem/trem_wave_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.559     1.478    trem/clk_100mhz_IBUF_BUFG
    SLICE_X15Y127        FDRE                                         r  trem/trem_wave_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  trem/trem_wave_reg[23]/Q
                         net (fo=2, routed)           0.119     1.738    trem/trem_wave_reg[23]
    SLICE_X15Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  trem/trem_wave_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    trem/trem_wave_reg[20]_i_1_n_4
    SLICE_X15Y127        FDRE                                         r  trem/trem_wave_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.827     1.992    trem/clk_100mhz_IBUF_BUFG
    SLICE_X15Y127        FDRE                                         r  trem/trem_wave_reg[23]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X15Y127        FDRE (Hold_fdre_C_D)         0.105     1.583    trem/trem_wave_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 trem/trem_wave_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trem/trem_wave_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.559     1.478    trem/clk_100mhz_IBUF_BUFG
    SLICE_X15Y122        FDRE                                         r  trem/trem_wave_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y122        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  trem/trem_wave_reg[3]/Q
                         net (fo=2, routed)           0.119     1.738    trem/trem_wave_reg[3]
    SLICE_X15Y122        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  trem/trem_wave_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    trem/trem_wave_reg[0]_i_1_n_4
    SLICE_X15Y122        FDRE                                         r  trem/trem_wave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.827     1.992    trem/clk_100mhz_IBUF_BUFG
    SLICE_X15Y122        FDRE                                         r  trem/trem_wave_reg[3]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X15Y122        FDRE (Hold_fdre_C_D)         0.105     1.583    trem/trem_wave_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 trem/trem_wave_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trem/trem_wave_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.556     1.475    trem/clk_100mhz_IBUF_BUFG
    SLICE_X15Y125        FDRE                                         r  trem/trem_wave_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  trem/trem_wave_reg[15]/Q
                         net (fo=2, routed)           0.119     1.736    trem/trem_wave_reg[15]
    SLICE_X15Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  trem/trem_wave_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    trem/trem_wave_reg[12]_i_1_n_4
    SLICE_X15Y125        FDRE                                         r  trem/trem_wave_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.824     1.989    trem/clk_100mhz_IBUF_BUFG
    SLICE_X15Y125        FDRE                                         r  trem/trem_wave_reg[15]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X15Y125        FDRE (Hold_fdre_C_D)         0.105     1.580    trem/trem_wave_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 distort/output_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trem/signal_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.210ns (51.889%)  route 0.195ns (48.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.557     1.476    distort/clk_100mhz_IBUF_BUFG
    SLICE_X10Y126        FDRE                                         r  distort/output_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.164     1.640 r  distort/output_data_reg[3]/Q
                         net (fo=1, routed)           0.195     1.835    trem/signal_out_reg[11]_0[3]
    SLICE_X9Y126         LUT3 (Prop_lut3_I2_O)        0.046     1.881 r  trem/signal_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.881    trem/signal_out[3]_i_1_n_0
    SLICE_X9Y126         FDRE                                         r  trem/signal_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.825     1.990    trem/clk_100mhz_IBUF_BUFG
    SLICE_X9Y126         FDRE                                         r  trem/signal_out_reg[3]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.107     1.617    trem/signal_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 sample_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.557     1.476    clk_100mhz_IBUF_BUFG
    SLICE_X8Y123         FDRE                                         r  sample_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  sample_counter_reg[11]/Q
                         net (fo=2, routed)           0.126     1.766    sample_counter_reg_n_0_[11]
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  sample_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    data0[11]
    SLICE_X8Y123         FDRE                                         r  sample_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.825     1.990    clk_100mhz_IBUF_BUFG
    SLICE_X8Y123         FDRE                                         r  sample_counter_reg[11]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X8Y123         FDRE (Hold_fdre_C_D)         0.134     1.610    sample_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0       my_adc/inst/DCLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y50     trem/temp_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y125   distort/output_data_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y126   distort/output_data_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y126   distort/output_data_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y126   distort/output_data_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y125   distort/output_data_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y126   distort/output_data_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y126   distort/output_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X15Y124   trem/trem_wave_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X15Y124   trem/trem_wave_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X15Y125   trem/trem_wave_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X15Y125   trem/trem_wave_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X15Y125   trem/trem_wave_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X15Y125   trem/trem_wave_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X15Y124   trem/trem_wave_reg[8]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X15Y124   trem/trem_wave_reg[9]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X9Y124    sample_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y124    sample_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y126   distort/output_data_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y126   distort/output_data_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y126   distort/output_data_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y126   distort/output_data_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y126   distort/output_data_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y126   distort/output_data_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y126   distort/output_data_reg[6]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y126   distort/output_data_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X15Y122   trem/trem_wave_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y126   distort/output_data_reg[9]/C



