[{"commit":{"message":"initial commit"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"},{"filename":"test\/hotspot\/jtreg\/compiler\/intrinsics\/TestBitShuffleOpers.java"}],"sha":"8cd4e1e917475adfa5d591241454e96139ea1996"}]