Simulator report for L2_2
Thu Oct 07 20:02:52 2021
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 ms       ;
; Simulation Netlist Size     ; 324 nodes    ;
; Simulation Coverage         ;      54.19 % ;
; Total Number of Transitions ; 4387746      ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; MAIN.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      54.19 % ;
; Total nodes checked                                 ; 324          ;
; Total output ports checked                          ; 430          ;
; Total output ports with complete 1/0-value coverage ; 233          ;
; Total output ports with no 1/0-value coverage       ; 187          ;
; Total output ports with no 1-value coverage         ; 187          ;
; Total output ports with no 0-value coverage         ; 197          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                       ; Output Port Name                                                                                                                   ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |MAIN|BLOCK_1_OUT                                                                                                               ; |MAIN|BLOCK_1_OUT                                                                                                                  ; pin_out          ;
; |MAIN|CLK                                                                                                                       ; |MAIN|CLK                                                                                                                          ; out              ;
; |MAIN|BLOCK2_OYT                                                                                                                ; |MAIN|BLOCK2_OYT                                                                                                                   ; pin_out          ;
; |MAIN|BLOCK_1_OUT_INV                                                                                                           ; |MAIN|BLOCK_1_OUT_INV                                                                                                              ; pin_out          ;
; |MAIN|BLOCK_2_OUT_INV11                                                                                                         ; |MAIN|BLOCK_2_OUT_INV11                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[15]                                                                                                        ; |MAIN|BLOCK3_OUT_DCa[15]                                                                                                           ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[14]                                                                                                        ; |MAIN|BLOCK3_OUT_DCa[14]                                                                                                           ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[13]                                                                                                        ; |MAIN|BLOCK3_OUT_DCa[13]                                                                                                           ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[12]                                                                                                        ; |MAIN|BLOCK3_OUT_DCa[12]                                                                                                           ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[11]                                                                                                        ; |MAIN|BLOCK3_OUT_DCa[11]                                                                                                           ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[10]                                                                                                        ; |MAIN|BLOCK3_OUT_DCa[10]                                                                                                           ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[9]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[9]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[8]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[8]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[7]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[7]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[6]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[6]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[5]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[5]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[4]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[4]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[3]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[3]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[2]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[2]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[1]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[1]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[0]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[0]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0             ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0                ; sumout           ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0             ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT           ; cout             ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1             ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1                ; sumout           ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1             ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT           ; cout             ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2             ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2                ; sumout           ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2             ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT           ; cout             ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3             ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3                ; sumout           ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[3]           ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                         ; regout           ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[2]           ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]                         ; regout           ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[1]           ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]                         ; regout           ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[0]           ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                         ; regout           ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[2]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[2]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[1]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[1]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[2]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[2]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[1]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[1]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[2]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[2]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[1]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[1]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[2]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[2]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[1]                   ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[1]                      ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]                       ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[2]          ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[1]          ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[0]          ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2              ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT7     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT8     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT9     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT10    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT11    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1                ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT7       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT8       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT9       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT10      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT11      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0                     ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0                        ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~9                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~9                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~10                          ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~10                             ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~11                          ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~11                             ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~12                          ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~12                             ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~13                          ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~13                             ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~14                          ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~14                             ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~15                          ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~15                             ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita0            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita0               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita0            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita0~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita1            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita1               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita1            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita1~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita2            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita2               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita2            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita2~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita3            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita3               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita3            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita3~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita4            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita4               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita4            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita4~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita5            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita5               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita5            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita5~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita6            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita6               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita6            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita6~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita7            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita7               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[6]          ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[6]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[5]          ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[5]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[4]          ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[4]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[3]          ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[3]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[2]          ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[2]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[1]          ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[1]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[0]          ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[0]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0                 ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1                 ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2                 ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2~COUT            ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3                 ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[1]            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1]                          ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[0]            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0]                          ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2              ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT7     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT9     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT10    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1                ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT7       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT9       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT10      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0                     ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0                        ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~9                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~9                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~10                          ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~10                             ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~11                          ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~11                             ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~12                          ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~12                             ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~13                          ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~13                             ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~14                          ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~14                             ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~15                          ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~15                             ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb                          ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb                             ; out0             ;
; |MAIN|BLOCK_1:inst|inst3                                                                                                        ; |MAIN|BLOCK_1:inst|inst3                                                                                                           ; regout           ;
; |MAIN|BLOCK_1:inst|inst3~0                                                                                                      ; |MAIN|BLOCK_1:inst|inst3~0                                                                                                         ; out0             ;
; |MAIN|BLOCK_1:inst|inst12                                                                                                       ; |MAIN|BLOCK_1:inst|inst12                                                                                                          ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst3                                                                                               ; |MAIN|BLOCK_1:inst|BL1:inst|inst3                                                                                                  ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst3~0                                                                                             ; |MAIN|BLOCK_1:inst|BL1:inst|inst3~0                                                                                                ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst27                                                                                              ; |MAIN|BLOCK_1:inst|BL1:inst|inst27                                                                                                 ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst20                                                                                              ; |MAIN|BLOCK_1:inst|BL1:inst|inst20                                                                                                 ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst21                                                                                              ; |MAIN|BLOCK_1:inst|BL1:inst|inst21                                                                                                 ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita0     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita0        ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita0     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita0~COUT   ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita1     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita1        ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita1     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita1~COUT   ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita2     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita2        ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[1]   ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[1]                 ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[0]   ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[0]                 ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst3                                                                                             ; |MAIN|BLOCK_1:inst|BL1:inst20|inst3                                                                                                ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst3~0                                                                                           ; |MAIN|BLOCK_1:inst|BL1:inst20|inst3~0                                                                                              ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst27                                                                                            ; |MAIN|BLOCK_1:inst|BL1:inst20|inst27                                                                                               ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst20                                                                                            ; |MAIN|BLOCK_1:inst|BL1:inst20|inst20                                                                                               ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst22                                                                                            ; |MAIN|BLOCK_1:inst|BL1:inst20|inst22                                                                                               ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst21                                                                                            ; |MAIN|BLOCK_1:inst|BL1:inst20|inst21                                                                                               ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita0   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita0      ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita0   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita1   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita1      ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita1   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita2   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita2      ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita2   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita3   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita3      ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[2] ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[2]               ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[1] ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[1]               ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[0] ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[0]               ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~0                        ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~0                           ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~1                        ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~1                           ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~2                        ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~2                           ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~3                        ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~3                           ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~4                        ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~4                           ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~5                        ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~5                           ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~6                        ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~6                           ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~7                        ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~7                           ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~8                        ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~8                           ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~9                        ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~9                           ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~10                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~10                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~11                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~11                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~12                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~12                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~13                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~13                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~14                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~14                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~15                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~15                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~16                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~16                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~17                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~17                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~18                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~18                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~19                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~19                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~20                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~20                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~22                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~22                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~23                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~23                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~24                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~24                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~26                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~26                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~28                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~28                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~30                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~30                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~32                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~32                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~34                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~34                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~36                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~36                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~38                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~38                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~40                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~40                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~42                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~42                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~44                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~44                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~46                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~46                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~48                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~48                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~50                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~50                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~52                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~52                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~54                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~54                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~56                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~56                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~58                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~58                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~60                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~60                          ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                       ; Output Port Name                                                                                                                   ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |MAIN|M_INP[7]                                                                                                                  ; |MAIN|M_INP[7]                                                                                                                     ; out              ;
; |MAIN|M_INP[6]                                                                                                                  ; |MAIN|M_INP[6]                                                                                                                     ; out              ;
; |MAIN|M_INP[5]                                                                                                                  ; |MAIN|M_INP[5]                                                                                                                     ; out              ;
; |MAIN|M_INP[4]                                                                                                                  ; |MAIN|M_INP[4]                                                                                                                     ; out              ;
; |MAIN|M_INP[3]                                                                                                                  ; |MAIN|M_INP[3]                                                                                                                     ; out              ;
; |MAIN|M_INP[2]                                                                                                                  ; |MAIN|M_INP[2]                                                                                                                     ; out              ;
; |MAIN|M_INP[1]                                                                                                                  ; |MAIN|M_INP[1]                                                                                                                     ; out              ;
; |MAIN|M_INP[0]                                                                                                                  ; |MAIN|M_INP[0]                                                                                                                     ; out              ;
; |MAIN|N_INP[7]                                                                                                                  ; |MAIN|N_INP[7]                                                                                                                     ; out              ;
; |MAIN|N_INP[6]                                                                                                                  ; |MAIN|N_INP[6]                                                                                                                     ; out              ;
; |MAIN|N_INP[5]                                                                                                                  ; |MAIN|N_INP[5]                                                                                                                     ; out              ;
; |MAIN|N_INP[4]                                                                                                                  ; |MAIN|N_INP[4]                                                                                                                     ; out              ;
; |MAIN|N_INP[3]                                                                                                                  ; |MAIN|N_INP[3]                                                                                                                     ; out              ;
; |MAIN|N_INP[2]                                                                                                                  ; |MAIN|N_INP[2]                                                                                                                     ; out              ;
; |MAIN|N_INP[1]                                                                                                                  ; |MAIN|N_INP[1]                                                                                                                     ; out              ;
; |MAIN|N_INP[0]                                                                                                                  ; |MAIN|N_INP[0]                                                                                                                     ; out              ;
; |MAIN|D[7]                                                                                                                      ; |MAIN|D[7]                                                                                                                         ; out              ;
; |MAIN|D[6]                                                                                                                      ; |MAIN|D[6]                                                                                                                         ; out              ;
; |MAIN|D[5]                                                                                                                      ; |MAIN|D[5]                                                                                                                         ; out              ;
; |MAIN|D[4]                                                                                                                      ; |MAIN|D[4]                                                                                                                         ; out              ;
; |MAIN|D[3]                                                                                                                      ; |MAIN|D[3]                                                                                                                         ; out              ;
; |MAIN|D[2]                                                                                                                      ; |MAIN|D[2]                                                                                                                         ; out              ;
; |MAIN|D[1]                                                                                                                      ; |MAIN|D[1]                                                                                                                         ; out              ;
; |MAIN|D[0]                                                                                                                      ; |MAIN|D[0]                                                                                                                         ; out              ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[7]          ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[6]          ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[5]          ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[4]          ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT1     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT2     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT3     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT4     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT5     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT6     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT13    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT14    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT15    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT1       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT2       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT3       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT4       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT5       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT6       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT13      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT14      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT15      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~0                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~0                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~1                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~1                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~2                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~2                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~3                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~3                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~4                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~4                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~5                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~5                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~6                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~6                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~7                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~7                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~8                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~8                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita7            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita7~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita8            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita8               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita8            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita8~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita9            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita9               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita9            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita9~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita10           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita10              ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita10           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita10~COUT         ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita11           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita11              ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita11           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita11~COUT         ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita12           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita12              ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita12           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita12~COUT         ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita13           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita13              ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita13           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita13~COUT         ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita14           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita14              ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita14           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita14~COUT         ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita15           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita15              ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[15]         ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[15]                       ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[14]         ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[14]                       ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[13]         ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[13]                       ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[12]         ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[12]                       ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[11]         ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[11]                       ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[10]         ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[10]                       ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[9]          ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[9]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[8]          ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[8]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[7]          ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[7]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3~COUT            ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4                 ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4~COUT            ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5                 ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5~COUT            ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6                 ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6~COUT            ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7                 ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[7]            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7]                          ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[6]            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6]                          ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[5]            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5]                          ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[4]            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4]                          ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[3]            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3]                          ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT1     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT2     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT3     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT4     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT5     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT6     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT12    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT13    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT14    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT15    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT1       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT2       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT3       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT4       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT5       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT6       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT12      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT13      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT14      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT15      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~0                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~0                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~1                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~1                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~2                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~2                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~3                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~3                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~4                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~4                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~5                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~5                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~6                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~6                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~7                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~7                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~8                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~8                              ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst22                                                                                              ; |MAIN|BLOCK_1:inst|BL1:inst|inst22                                                                                                 ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst23                                                                                              ; |MAIN|BLOCK_1:inst|BL1:inst|inst23                                                                                                 ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst26                                                                                              ; |MAIN|BLOCK_1:inst|BL1:inst|inst26                                                                                                 ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst25                                                                                              ; |MAIN|BLOCK_1:inst|BL1:inst|inst25                                                                                                 ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst19                                                                                              ; |MAIN|BLOCK_1:inst|BL1:inst|inst19                                                                                                 ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst24                                                                                              ; |MAIN|BLOCK_1:inst|BL1:inst|inst24                                                                                                 ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita2     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita2~COUT   ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita3     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita3        ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita3     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita3~COUT   ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita4     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita4        ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita4     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita4~COUT   ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita5     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita5        ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita5     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita5~COUT   ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita6     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita6        ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita6     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita6~COUT   ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita7     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita7        ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[7]   ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[7]                 ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[6]   ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[6]                 ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[5]   ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[5]                 ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[4]   ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[4]                 ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[3]   ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[3]                 ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[2]   ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[2]                 ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst23                                                                                            ; |MAIN|BLOCK_1:inst|BL1:inst20|inst23                                                                                               ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst26                                                                                            ; |MAIN|BLOCK_1:inst|BL1:inst20|inst26                                                                                               ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst25                                                                                            ; |MAIN|BLOCK_1:inst|BL1:inst20|inst25                                                                                               ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst19                                                                                            ; |MAIN|BLOCK_1:inst|BL1:inst20|inst19                                                                                               ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst24                                                                                            ; |MAIN|BLOCK_1:inst|BL1:inst20|inst24                                                                                               ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita3   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita4   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita4      ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita4   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita5   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita5      ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita5   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita6   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita6      ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita6   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita7   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita7      ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[7] ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[7]               ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[6] ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[6]               ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[5] ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[5]               ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[4] ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[4]               ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[3] ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[3]               ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~21                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~21                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~25                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~25                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~27                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~27                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~29                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~29                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~31                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~31                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~33                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~33                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~35                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~35                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~37                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~37                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~39                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~39                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~41                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~41                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~43                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~43                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~45                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~45                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~47                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~47                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~49                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~49                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~51                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~51                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~53                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~53                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~55                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~55                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~57                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~57                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~59                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~59                          ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                       ; Output Port Name                                                                                                                   ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |MAIN|M_INP[7]                                                                                                                  ; |MAIN|M_INP[7]                                                                                                                     ; out              ;
; |MAIN|M_INP[6]                                                                                                                  ; |MAIN|M_INP[6]                                                                                                                     ; out              ;
; |MAIN|M_INP[5]                                                                                                                  ; |MAIN|M_INP[5]                                                                                                                     ; out              ;
; |MAIN|M_INP[4]                                                                                                                  ; |MAIN|M_INP[4]                                                                                                                     ; out              ;
; |MAIN|M_INP[3]                                                                                                                  ; |MAIN|M_INP[3]                                                                                                                     ; out              ;
; |MAIN|M_INP[2]                                                                                                                  ; |MAIN|M_INP[2]                                                                                                                     ; out              ;
; |MAIN|M_INP[1]                                                                                                                  ; |MAIN|M_INP[1]                                                                                                                     ; out              ;
; |MAIN|M_INP[0]                                                                                                                  ; |MAIN|M_INP[0]                                                                                                                     ; out              ;
; |MAIN|N_INP[7]                                                                                                                  ; |MAIN|N_INP[7]                                                                                                                     ; out              ;
; |MAIN|N_INP[6]                                                                                                                  ; |MAIN|N_INP[6]                                                                                                                     ; out              ;
; |MAIN|N_INP[5]                                                                                                                  ; |MAIN|N_INP[5]                                                                                                                     ; out              ;
; |MAIN|N_INP[4]                                                                                                                  ; |MAIN|N_INP[4]                                                                                                                     ; out              ;
; |MAIN|N_INP[3]                                                                                                                  ; |MAIN|N_INP[3]                                                                                                                     ; out              ;
; |MAIN|N_INP[2]                                                                                                                  ; |MAIN|N_INP[2]                                                                                                                     ; out              ;
; |MAIN|N_INP[1]                                                                                                                  ; |MAIN|N_INP[1]                                                                                                                     ; out              ;
; |MAIN|N_INP[0]                                                                                                                  ; |MAIN|N_INP[0]                                                                                                                     ; out              ;
; |MAIN|D[7]                                                                                                                      ; |MAIN|D[7]                                                                                                                         ; out              ;
; |MAIN|D[6]                                                                                                                      ; |MAIN|D[6]                                                                                                                         ; out              ;
; |MAIN|D[5]                                                                                                                      ; |MAIN|D[5]                                                                                                                         ; out              ;
; |MAIN|D[4]                                                                                                                      ; |MAIN|D[4]                                                                                                                         ; out              ;
; |MAIN|D[3]                                                                                                                      ; |MAIN|D[3]                                                                                                                         ; out              ;
; |MAIN|D[2]                                                                                                                      ; |MAIN|D[2]                                                                                                                         ; out              ;
; |MAIN|D[1]                                                                                                                      ; |MAIN|D[1]                                                                                                                         ; out              ;
; |MAIN|D[0]                                                                                                                      ; |MAIN|D[0]                                                                                                                         ; out              ;
; |MAIN|BLOCK_2:inst1|inst1                                                                                                       ; |MAIN|BLOCK_2:inst1|inst1                                                                                                          ; regout           ;
; |MAIN|BLOCK_2:inst1|inst2                                                                                                       ; |MAIN|BLOCK_2:inst1|inst2                                                                                                          ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[7]          ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[6]          ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[5]          ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[4]          ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[3]          ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT1     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT2     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT3     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT4     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT5     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT6     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT12    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT13    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT14    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT15    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT1       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT2       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT3       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT4       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT5       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT6       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT12      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT13      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT14      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT15      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~0                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~0                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~1                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~1                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~2                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~2                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~3                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~3                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~4                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~4                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~5                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~5                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~6                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~6                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~7                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~7                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~8                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~8                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita7            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita7~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita8            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita8               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita8            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita8~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita9            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita9               ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita9            ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita9~COUT          ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita10           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita10              ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita10           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita10~COUT         ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita11           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita11              ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita11           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita11~COUT         ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita12           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita12              ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita12           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita12~COUT         ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita13           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita13              ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita13           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita13~COUT         ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita14           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita14              ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita14           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita14~COUT         ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita15           ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_comb_bita15              ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[15]         ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[15]                       ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[14]         ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[14]                       ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[13]         ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[13]                       ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[12]         ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[12]                       ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[11]         ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[11]                       ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[10]         ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[10]                       ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[9]          ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[9]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[8]          ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[8]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|counter_reg_bit1a[7]          ; |MAIN|BLOCK_2:inst1|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_icj:auto_generated|safe_q[7]                        ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3~COUT            ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4                 ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4~COUT            ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5                 ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5~COUT            ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6                 ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6~COUT            ; cout             ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7              ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7                 ; sumout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[7]            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7]                          ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[6]            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6]                          ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[5]            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5]                          ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[4]            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4]                          ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[3]            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3]                          ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[2]            ; |MAIN|BLOCK_2:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2]                          ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT1     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT2     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT3     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT4     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT5     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT6     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT8     ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT11    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT12    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT13    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT14    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2           ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_mult:mac_mult2~DATAOUT15    ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT1       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT2       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT3       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT4       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT5       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT6       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT8       ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT11      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT12      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT13      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT14      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1             ; |MAIN|BLOCK_2:inst1|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|stratixii_mac_out:mac_out1~DATAOUT15      ; dataout          ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~0                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~0                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~1                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~1                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~2                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~2                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~3                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~3                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~4                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~4                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~5                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~5                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~6                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~6                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~7                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~7                              ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~8                           ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~8                              ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst22                                                                                              ; |MAIN|BLOCK_1:inst|BL1:inst|inst22                                                                                                 ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst23                                                                                              ; |MAIN|BLOCK_1:inst|BL1:inst|inst23                                                                                                 ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst26                                                                                              ; |MAIN|BLOCK_1:inst|BL1:inst|inst26                                                                                                 ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst25                                                                                              ; |MAIN|BLOCK_1:inst|BL1:inst|inst25                                                                                                 ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst19                                                                                              ; |MAIN|BLOCK_1:inst|BL1:inst|inst19                                                                                                 ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst24                                                                                              ; |MAIN|BLOCK_1:inst|BL1:inst|inst24                                                                                                 ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita2     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita2~COUT   ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita3     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita3        ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita3     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita3~COUT   ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita4     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita4        ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita4     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita4~COUT   ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita5     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita5        ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita5     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita5~COUT   ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita6     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita6        ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita6     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita6~COUT   ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita7     ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita7        ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[7]   ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[7]                 ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[6]   ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[6]                 ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[5]   ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[5]                 ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[4]   ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[4]                 ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[3]   ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[3]                 ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[2]   ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[2]                 ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst23                                                                                            ; |MAIN|BLOCK_1:inst|BL1:inst20|inst23                                                                                               ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst26                                                                                            ; |MAIN|BLOCK_1:inst|BL1:inst20|inst26                                                                                               ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst25                                                                                            ; |MAIN|BLOCK_1:inst|BL1:inst20|inst25                                                                                               ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst19                                                                                            ; |MAIN|BLOCK_1:inst|BL1:inst20|inst19                                                                                               ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst24                                                                                            ; |MAIN|BLOCK_1:inst|BL1:inst20|inst24                                                                                               ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita3   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita4   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita4      ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita4   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita5   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita5      ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita5   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita6   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita6      ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita6   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita7   ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_comb_bita7      ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[7] ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[7]               ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[6] ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[6]               ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[5] ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[5]               ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[4] ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[4]               ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|counter_reg_bit1a[3] ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_6qi:auto_generated|safe_q[3]               ; regout           ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~21                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~21                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~25                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~25                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~27                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~27                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~29                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~29                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~31                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~31                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~33                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~33                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~35                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~35                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~37                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~37                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~39                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~39                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~41                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~41                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~43                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~43                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~45                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~45                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~47                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~47                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~49                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~49                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~51                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~51                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~53                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~53                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~55                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~55                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~57                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~57                          ; out0             ;
; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~59                       ; |MAIN|BLOCK_2:inst1|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~59                          ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Oct 07 20:02:37 2021
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off L2_2 -c L2_2
Info: Using vector source file "D:/Labs/5_sem/Sifo/L2_2/MAIN.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of MAIN.vwf called L2_2.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 75.0 ns on register "|MAIN|BLOCK_1:inst|inst3"
Warning: Found clock-sensitive change during active clock edge at time 75.0 ns on register "|MAIN|BLOCK_2:inst1|inst1"
Warning: Found clock-sensitive change during active clock edge at time 105.0 ns on register "|MAIN|BLOCK_2:inst1|inst2"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      54.19 %
Info: Number of transitions in simulation is 4387746
Info: Vector file MAIN.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 146 megabytes
    Info: Processing ended: Thu Oct 07 20:02:52 2021
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:17


