
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.071632                       # Number of seconds simulated
sim_ticks                                 71631815000                       # Number of ticks simulated
final_tick                                71631815000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 139136                       # Simulator instruction rate (inst/s)
host_op_rate                                   142559                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               23752750                       # Simulator tick rate (ticks/s)
host_mem_usage                                 743648                       # Number of bytes of host memory used
host_seconds                                  3015.73                       # Real time elapsed on the host
sim_insts                                   419595862                       # Number of instructions simulated
sim_ops                                     429918638                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22912                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            67584                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             4544                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data          1229440                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             4864                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data          1315328                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst             1344                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data          1236864                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst             6976                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data          1243136                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst             3264                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data          1058048                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst             1344                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data          1157824                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst             1728                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data          1046080                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu8.inst             6528                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu8.data          1082880                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9490688                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22912                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         4544                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst         1344                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst         6976                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst         3264                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst         1344                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst         1728                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu8.inst         6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           53504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       980224                       # Number of bytes written to this memory
system.physmem.bytes_written::total            980224                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst               358                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              1056                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                71                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data             19210                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                76                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data             20552                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst                21                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data             19326                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst               109                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data             19424                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst                51                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data             16532                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst                21                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data             18091                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst                27                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data             16345                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu8.inst               102                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu8.data             16920                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                148292                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15316                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15316                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst              319858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              943491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst               63435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            17163323                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst               67903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            18362344                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst               18763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data            17266964                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst               97387                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data            17354523                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst               45566                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data            14770643                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst               18763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data            16163544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst               24123                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data            14603567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu8.inst               91133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu8.data            15117305                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               132492636                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         319858                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst          63435                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst          67903                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst          18763                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst          97387                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst          45566                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst          18763                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst          24123                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu8.inst          91133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             746931                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13684199                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13684199                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13684199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             319858                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             943491                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst              63435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           17163323                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst              67903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           18362344                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst              18763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data           17266964                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst              97387                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data           17354523                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst              45566                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data           14770643                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst              18763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data           16163544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst              24123                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data           14603567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu8.inst              91133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu8.data           15117305                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              146176835                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               35803965                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         35798431                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              838                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            35797135                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               35796614                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.998545                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   2564                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                63                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              679790                       # Number of system calls
system.cpu0.numCycles                        71631816                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             14299                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     179010306                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   35803965                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          35799178                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     71608420                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2031                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          165                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     7426                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  305                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          71623899                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.499388                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.501621                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   18403      0.03%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    2933      0.00%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                35794684     49.98%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                35807879     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            71623899                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499833                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.499033                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   13402                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5930                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 71602910                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  848                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   809                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                2571                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  226                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             179011996                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  464                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   809                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   14261                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    743                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2812                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 71602816                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2458                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             179010393                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                     1                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                  2349                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          179012562                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            823433725                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       179012201                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            179000797                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   11765                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                69                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            70                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1132                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            71588088                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           35797675                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         35790968                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        35790894                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 179007483                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 94                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                179004627                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              574                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           7740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        18823                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     71623899                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.499230                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.708235                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              18338      0.03%      0.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            8955200     12.50%     12.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           17901656     24.99%     37.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           44748705     62.48%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       71623899                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             71619756     40.01%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            71587565     39.99%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           35797297     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             179004627                       # Type of FU issued
system.cpu0.iq.rate                          2.498954                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         429633695                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        179015457                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    179003099                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             179004611                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        35791236                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2199                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          861                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   809                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    629                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  118                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          179007598                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              483                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             71588088                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            35797675                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                64                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           157                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            88                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          587                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 675                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            179003705                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             71587323                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              922                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           21                       # number of nop insts executed
system.cpu0.iew.exec_refs                   107384361                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                35801654                       # Number of branches executed
system.cpu0.iew.exec_stores                  35797038                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.498941                       # Inst execution rate
system.cpu0.iew.wb_sent                     179003225                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    179003115                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                107397196                       # num instructions producing a value
system.cpu0.iew.wb_consumers                107408896                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.498933                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999891                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           7760                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              632                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     71622522                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.499212                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.581388                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        19732      0.03%      0.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     35799756     49.98%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         3608      0.01%     50.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      8953707     12.50%     62.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17897578     24.99%     87.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8947790     12.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           79      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          168      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          104      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     71622522                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           178996283                       # Number of instructions committed
system.cpu0.commit.committedOps             178999837                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                     107382703                       # Number of memory references committed
system.cpu0.commit.loads                     71585889                       # Number of loads committed
system.cpu0.commit.membars                         30                       # Number of memory barriers committed
system.cpu0.commit.branches                  35801097                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                143203276                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                2224                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        71617125     40.01%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       71585889     39.99%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      35796814     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        178999837                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  104                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   250629702                       # The number of ROB reads
system.cpu0.rob.rob_writes                  358016578                       # The number of ROB writes
system.cpu0.timesIdled                            258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  178996283                       # Number of Instructions Simulated
system.cpu0.committedOps                    178999837                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400186                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400186                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.498838                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.498838                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               179002414                       # number of integer regfile reads
system.cpu0.int_regfile_writes               71610458                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1296                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                751771240                       # number of cc regfile reads
system.cpu0.cc_regfile_writes               107393965                       # number of cc regfile writes
system.cpu0.misc_regfile_reads              109624180                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    62                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              612                       # number of replacements
system.cpu0.dcache.tags.tagsinuse           68.148502                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           71586742                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              695                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         103002.506475                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         26923000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    68.148502                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.133103                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.133103                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           83                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.162109                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        143186432                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       143186432                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     35795578                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       35795578                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     35792248                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      35792248                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           27                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           28                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     71587826                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        71587826                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     71587826                       # number of overall hits
system.cpu0.dcache.overall_hits::total       71587826                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          265                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          265                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         4486                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4486                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4751                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4751                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4751                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4751                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     10084987                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     10084987                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    224322999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    224322999                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    234407986                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    234407986                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    234407986                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    234407986                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     35795843                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     35795843                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     35796734                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     35796734                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     71592577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     71592577                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     71592577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     71592577                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000007                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000125                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000125                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.156250                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156250                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.034483                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.034483                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000066                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000066                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 38056.554717                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38056.554717                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50005.126839                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50005.126839                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49338.662597                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49338.662597                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49338.662597                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49338.662597                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    10.285714                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          528                       # number of writebacks
system.cpu0.dcache.writebacks::total              528                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           81                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         3509                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3509                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         3590                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3590                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         3590                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3590                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          184                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          184                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          977                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          977                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         1161                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1161                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         1161                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1161                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6673009                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6673009                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     53268000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     53268000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     59941009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     59941009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     59941009                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     59941009                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.034483                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.034483                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000016                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000016                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 36266.353261                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36266.353261                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54522.006141                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54522.006141                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 51628.776055                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51628.776055                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 51628.776055                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 51628.776055                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               78                       # number of replacements
system.cpu0.icache.tags.tagsinuse          294.928531                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6944                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              401                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            17.316708                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   294.928531                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.576032                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.576032                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          323                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            15253                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           15253                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6944                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6944                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6944                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6944                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6944                       # number of overall hits
system.cpu0.icache.overall_hits::total           6944                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          482                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          482                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          482                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           482                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          482                       # number of overall misses
system.cpu0.icache.overall_misses::total          482                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     24106499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     24106499                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     24106499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     24106499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     24106499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     24106499                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         7426                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         7426                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         7426                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         7426                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         7426                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         7426                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.064907                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.064907                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.064907                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.064907                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.064907                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.064907                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 50013.483402                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50013.483402                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 50013.483402                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50013.483402                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 50013.483402                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50013.483402                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           81                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           81                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           81                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           81                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           81                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          401                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          401                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          401                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     20438001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20438001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     20438001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20438001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     20438001                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20438001                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.053999                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.053999                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.053999                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.053999                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.053999                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.053999                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 50967.583541                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50967.583541                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 50967.583541                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50967.583541                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 50967.583541                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50967.583541                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups               14966425                       # Number of BP lookups
system.cpu1.branchPred.condPredicted         10356970                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect          1179426                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups            10752063                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                9602970                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.312814                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1711247                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            399623                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        71587973                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           9422184                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      69443766                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   14966425                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches          11314217                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     60894293                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                2532073                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles         2478                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          356                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  8394378                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               190123                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          71585354                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.032956                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.309441                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                42241922     59.01%     59.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 2731101      3.82%     62.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8623553     12.05%     74.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                17988778     25.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            71585354                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.209063                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.970048                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 7095319                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             43329183                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 18320200                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1573647                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles               1264527                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             1269863                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 1777                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              50994550                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 2631                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles               1264527                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 8699980                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1283106                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      41255405                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 18256530                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               823328                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              47619086                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 39628                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   208                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                     8                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           54490252                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            219016508                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        52110300                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             40535655                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                13954597                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts           1169969                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts       1169279                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  4133568                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            11647382                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5695299                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          3960143                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3582088                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  43192582                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded            1647441                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 41181704                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           101418                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        9052208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     18190162                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        458298                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     71585354                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.575281                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.005132                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           50448594     70.47%     70.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8462566     11.82%     82.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5303444      7.41%     89.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7370750     10.30%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       71585354                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24933806     60.55%     60.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               16156      0.04%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11014179     26.75%     87.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5217563     12.67%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              41181704                       # Type of FU issued
system.cpu1.iq.rate                          0.575260                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         154050180                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         53895988                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     39666174                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              41181704                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         3352326                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1865002                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          655                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         6121                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       746791                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        46617                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles               1264527                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 939805                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               707633                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           44861998                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           823827                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             11647382                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             5695299                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts           1153764                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 18446                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   12                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          6121                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        917777                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       291708                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts             1209485                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             40315385                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             10873467                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           866319                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        21975                       # number of nop insts executed
system.cpu1.iew.exec_refs                    16048839                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 8657744                       # Number of branches executed
system.cpu1.iew.exec_stores                   5175372                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.563159                       # Inst execution rate
system.cpu1.iew.wb_sent                      39781182                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     39666174                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 21449476                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 28415679                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.554090                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.754847                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        9055144                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls        1189143                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts          1177917                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     69799267                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.513007                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.255803                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     53766818     77.03%     77.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8933257     12.80%     89.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2263906      3.24%     93.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       838894      1.20%     94.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1455067      2.08%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1879970      2.69%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       258732      0.37%     99.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       163707      0.23%     99.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       238916      0.34%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     69799267                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            34546368                       # Number of instructions committed
system.cpu1.commit.committedOps              35807538                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      14730888                       # Number of memory references committed
system.cpu1.commit.loads                      9782380                       # Number of loads committed
system.cpu1.commit.membars                     360921                       # Number of memory barriers committed
system.cpu1.commit.branches                   7806446                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 28813362                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              250790                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        21060548     58.82%     58.82% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          16102      0.04%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        9782380     27.32%     86.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4948508     13.82%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         35807538                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               238916                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   113326249                       # The number of ROB reads
system.cpu1.rob.rob_writes                   91547758                       # The number of ROB writes
system.cpu1.timesIdled                            423                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2619                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       43842                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   34526645                       # Number of Instructions Simulated
system.cpu1.committedOps                     35787815                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.073412                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.073412                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.482297                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.482297                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                42240596                       # number of integer regfile reads
system.cpu1.int_regfile_writes               20256957                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                153969848                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                24120692                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               21777525                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               2979371                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements            63435                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          471.578871                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9980148                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            63901                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           156.181406                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   471.578871                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.921052                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.921052                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24834541                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24834541                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      5636229                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5636229                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      4009535                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4009535                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       333636                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       333636                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        10424                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10424                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      9645764                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9645764                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      9645764                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9645764                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       854175                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       854175                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       193664                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       193664                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       677807                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       677807                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data       155562                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       155562                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      1047839                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1047839                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1047839                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1047839                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  21074819714                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21074819714                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   6666744391                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6666744391                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data  20731446900                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total  20731446900                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   2510366159                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   2510366159                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data    657793949                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total    657793949                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  27741564105                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27741564105                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  27741564105                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27741564105                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      6490404                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6490404                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      4203199                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4203199                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data      1011443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1011443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       165986                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       165986                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     10693603                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     10693603                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     10693603                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     10693603                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.131606                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.131606                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.046075                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.046075                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.670139                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.670139                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.937200                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.937200                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.097987                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.097987                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.097987                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.097987                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 24672.718956                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24672.718956                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 34424.283248                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34424.283248                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 30586.061962                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30586.061962                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 16137.399616                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 16137.399616                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 26475.025366                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26475.025366                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 26475.025366                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26475.025366                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           29                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     7.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11941                       # number of writebacks
system.cpu1.dcache.writebacks::total            11941                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       389876                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       389876                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        98221                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        98221                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data       128134                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total       128134                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       488097                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       488097                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       488097                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       488097                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       464299                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       464299                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        95443                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        95443                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data       549673                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       549673                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       155562                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       155562                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       559742                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       559742                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       559742                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       559742                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   9183142404                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9183142404                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   3902840926                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3902840926                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data  15396357794                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total  15396357794                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   2162257841                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   2162257841                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data    553441051                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    553441051                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  13085983330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  13085983330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  13085983330                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13085983330                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.071536                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.071536                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.022707                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.022707                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.543454                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.543454                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.937200                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.937200                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.052344                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052344                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.052344                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052344                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 19778.509977                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19778.509977                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 40891.850906                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 40891.850906                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 28010.031044                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28010.031044                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 13899.653135                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 13899.653135                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 23378.598229                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23378.598229                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 23378.598229                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23378.598229                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             5563                       # number of replacements
system.cpu1.icache.tags.tagsinuse          410.829050                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8388260                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5977                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1403.423122                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   410.829050                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.802400                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.802400                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         16794734                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        16794734                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      8388260                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8388260                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      8388260                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8388260                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      8388260                       # number of overall hits
system.cpu1.icache.overall_hits::total        8388260                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         6118                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6118                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         6118                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6118                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         6118                       # number of overall misses
system.cpu1.icache.overall_misses::total         6118                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     99937357                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     99937357                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     99937357                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     99937357                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     99937357                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     99937357                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      8394378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8394378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      8394378                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8394378                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      8394378                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8394378                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000729                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000729                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000729                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000729                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000729                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000729                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16334.971723                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16334.971723                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16334.971723                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16334.971723                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16334.971723                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16334.971723                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          140                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          140                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          140                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         5978                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5978                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         5978                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5978                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         5978                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5978                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     80782105                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     80782105                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     80782105                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     80782105                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     80782105                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     80782105                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000712                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000712                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000712                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000712                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000712                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000712                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13513.232687                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13513.232687                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 13513.232687                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13513.232687                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 13513.232687                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13513.232687                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups               13441811                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          8470756                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect          1289533                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             8879935                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                7681707                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.506343                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                1879449                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            428637                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        71587779                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          10176329                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      61128749                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   13441811                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           9561156                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     60025373                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                2759489                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles         2476                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          642                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  9072355                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               212163                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          71584572                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.923623                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.284651                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                45365349     63.37%     63.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2967475      4.15%     67.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 6605582      9.23%     76.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                16646166     23.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            71584572                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.187767                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.853899                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 7723311                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             46412106                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 14364984                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              1703437                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles               1378258                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             1360993                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 1728                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              41447483                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 2603                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles               1378258                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 9467698                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1338717                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      44216707                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 14291370                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               889346                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              37770349                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                 38878                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                    96                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                    25                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           45198130                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            171036329                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        39918416                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             29857530                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                15340600                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts           1269888                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts       1269707                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  4474558                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             7153807                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            3448570                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          1568172                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1220358                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  32957950                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded            1782487                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 30753691                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            99091                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        9943755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     19889493                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved        497425                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     71584572                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.429613                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.864736                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           54216805     75.74%     75.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8589492     12.00%     87.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            4170626      5.83%     93.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            4607649      6.44%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       71584572                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             21344780     69.41%     69.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               16988      0.06%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.46% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             6475479     21.06%     90.52% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2916444      9.48%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              30753691                       # Type of FU issued
system.cpu2.iq.rate                          0.429594                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         133191045                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         44688215                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     29075002                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              30753691                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          933270                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      2032789                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          700                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         6564                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       822872                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        49922                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles               1378258                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 986656                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               764501                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           34762743                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           902477                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              7153807                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             3448570                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts           1251982                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 18685                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   40                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          6564                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect       1008632                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       316516                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts             1325148                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             29784635                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              6314599                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           969056                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                        22306                       # number of nop insts executed
system.cpu2.iew.exec_refs                     9182363                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 6614972                       # Number of branches executed
system.cpu2.iew.exec_stores                   2867764                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.416058                       # Inst execution rate
system.cpu2.iew.wb_sent                      29196750                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     29075002                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 14853127                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 22140248                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.406145                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.670865                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        9947334                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls        1285062                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts          1288047                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     69628694                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.356409                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.039084                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     57329494     82.34%     82.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7384741     10.61%     92.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2022456      2.90%     95.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       769688      1.11%     96.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       844193      1.21%     98.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       605634      0.87%     99.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       271177      0.39%     99.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       164890      0.24%     99.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       236421      0.34%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     69628694                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            23508044                       # Number of instructions committed
system.cpu2.commit.committedOps              24816319                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       7746716                       # Number of memory references committed
system.cpu2.commit.loads                      5121018                       # Number of loads committed
system.cpu2.commit.membars                     387684                       # Number of memory barriers committed
system.cpu2.commit.branches                   5668521                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 20004309                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              260189                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17052797     68.72%     68.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          16806      0.07%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.78% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5121018     20.64%     89.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2625698     10.58%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         24816319                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               236421                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   103013343                       # The number of ROB reads
system.cpu2.rob.rob_writes                   71522056                       # The number of ROB writes
system.cpu2.timesIdled                            443                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       44036                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   23488407                       # Number of Instructions Simulated
system.cpu2.committedOps                     24796682                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.047792                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.047792                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.328106                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.328106                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                29207886                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16319829                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                108718837                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                17801840                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               15120200                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               3241267                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements            67613                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          475.012550                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5372137                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            68103                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            78.882531                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   475.012550                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.927759                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.927759                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15883919                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15883919                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      3366796                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3366796                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1622112                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1622112                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       361613                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       361613                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        13405                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        13405                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      4988908                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4988908                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      4988908                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4988908                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       893324                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       893324                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       192633                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       192633                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data       739334                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       739334                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data       163778                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       163778                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1085957                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1085957                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1085957                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1085957                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  21805037342                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  21805037342                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   6517515581                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   6517515581                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data  22689783838                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total  22689783838                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   2515731183                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   2515731183                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data    763758953                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total    763758953                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  28322552923                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  28322552923                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  28322552923                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  28322552923                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      4260120                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4260120                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1814745                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1814745                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data      1100947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1100947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       177183                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       177183                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      6074865                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6074865                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      6074865                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6074865                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.209695                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.209695                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.106149                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.106149                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.671544                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.671544                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.924344                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.924344                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.178762                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.178762                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.178762                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.178762                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 24408.878908                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 24408.878908                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 33833.847684                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33833.847684                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 30689.490593                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30689.490593                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 15360.617317                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15360.617317                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 26080.731487                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26080.731487                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 26080.731487                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26080.731487                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           91                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    18.200000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        14125                       # number of writebacks
system.cpu2.dcache.writebacks::total            14125                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       400836                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       400836                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        97817                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        97817                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data       137974                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total       137974                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       498653                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       498653                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       498653                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       498653                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       492488                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       492488                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        94816                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        94816                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data       601360                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       601360                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data       163778                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       163778                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       587304                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       587304                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       587304                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       587304                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   9734454400                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9734454400                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   3788450276                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3788450276                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data  16923635411                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total  16923635411                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data   2160466817                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   2160466817                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data    641825547                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total    641825547                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  13522904676                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  13522904676                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  13522904676                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  13522904676                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.115604                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.115604                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.052248                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.052248                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.546221                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.546221                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.924344                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.924344                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.096678                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.096678                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.096678                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.096678                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 19765.871250                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19765.871250                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 39955.812057                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 39955.812057                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 28142.269873                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28142.269873                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 13191.434851                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 13191.434851                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 23025.391749                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23025.391749                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 23025.391749                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23025.391749                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             4987                       # number of replacements
system.cpu2.icache.tags.tagsinuse          408.252772                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9066811                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5399                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1679.350065                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   408.252772                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.797369                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.797369                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18150109                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18150109                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      9066811                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9066811                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      9066811                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9066811                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      9066811                       # number of overall hits
system.cpu2.icache.overall_hits::total        9066811                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         5544                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5544                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         5544                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5544                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         5544                       # number of overall misses
system.cpu2.icache.overall_misses::total         5544                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     91769822                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     91769822                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     91769822                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     91769822                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     91769822                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     91769822                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      9072355                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9072355                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      9072355                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9072355                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      9072355                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9072355                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000611                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000611                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000611                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000611                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000611                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000611                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16552.998196                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16552.998196                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16552.998196                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16552.998196                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16552.998196                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16552.998196                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    10.750000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          145                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          145                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          145                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          145                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          145                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          145                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         5399                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5399                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         5399                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5399                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         5399                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5399                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     74018148                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     74018148                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     74018148                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     74018148                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     74018148                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     74018148                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000595                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000595                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000595                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000595                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000595                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000595                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 13709.603260                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13709.603260                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 13709.603260                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13709.603260                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 13709.603260                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13709.603260                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups               14143796                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          9363153                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect          1215129                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             9878101                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                8761060                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            88.691743                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                1778238                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect            410706                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                        71587549                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           9649426                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      65494411                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   14143796                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches          10539298                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     60631631                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                2603583                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles         2479                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles          714                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                  8600283                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               201929                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          71586042                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.982753                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.298670                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                43661725     60.99%     60.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2829987      3.95%     64.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 7761594     10.84%     75.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                17332736     24.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            71586042                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.197573                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.914886                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 7294501                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             44798283                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 16554567                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              1635935                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles               1300277                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             1296940                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                 1792                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              46742073                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 2631                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles               1300277                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 8947770                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1305907                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles      42666156                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 16505368                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               858085                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              43284585                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                 40143                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   138                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                    10                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           50297383                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            198224004                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        46937426                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             36018725                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                14278658                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts           1216277                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts       1216195                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  4293207                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             9752741                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            4747927                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          2970547                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2614678                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  38717545                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded            1709702                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 36654959                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued           101534                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        9309183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     18811070                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved        474732                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     71586042                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.512041                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.950075                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           52115007     72.80%     72.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8468403     11.83%     84.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4821340      6.74%     91.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            6181292      8.63%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       71586042                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             23316492     63.61%     63.61% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               16057      0.04%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9084145     24.78%     88.44% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4238265     11.56%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              36654959                       # Type of FU issued
system.cpu3.iq.rate                          0.512030                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         144997494                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         49740183                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     35089261                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              36654959                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         2342405                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      1930160                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          687                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         6153                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       780673                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        44548                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles               1300277                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 957674                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               734495                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           40449626                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           838196                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              9752741                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             4747927                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts           1200805                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 17950                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                   24                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          6153                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        945218                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       300640                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts             1245858                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             35756021                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              8941145                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           898938                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                        22379                       # number of nop insts executed
system.cpu3.iew.exec_refs                    13136343                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 7766015                       # Number of branches executed
system.cpu3.iew.exec_stores                   4195198                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.499473                       # Inst execution rate
system.cpu3.iew.wb_sent                      35202536                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     35089261                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 18657374                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 25695653                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.490159                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.726091                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        9312299                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls        1234970                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts          1213615                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     69749993                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.446422                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.170671                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     55298123     79.28%     79.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8298497     11.90%     91.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2132549      3.06%     94.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       794808      1.14%     95.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1236394      1.77%     97.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      1326362      1.90%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       260991      0.37%     99.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       171548      0.25%     99.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       230721      0.33%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     69749993                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            29878535                       # Number of instructions committed
system.cpu3.commit.committedOps              31137955                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      11789835                       # Number of memory references committed
system.cpu3.commit.loads                      7822581                       # Number of loads committed
system.cpu3.commit.membars                     371672                       # Number of memory barriers committed
system.cpu3.commit.branches                   6897502                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 25060056                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              249068                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        19332098     62.09%     62.09% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          16022      0.05%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.14% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        7822581     25.12%     87.26% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3967254     12.74%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         31137955                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               230721                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   108871702                       # The number of ROB reads
system.cpu3.rob.rob_writes                   82772737                       # The number of ROB writes
system.cpu3.timesIdled                            357                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       44266                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   29858644                       # Number of Instructions Simulated
system.cpu3.committedOps                     31118064                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.397549                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.397549                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.417093                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.417093                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                36674790                       # number of integer regfile reads
system.cpu3.int_regfile_writes               18522634                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                134531540                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                21389864                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               18944104                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               3119624                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements            62014                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          472.164395                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8091601                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            62473                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           129.521569                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   472.164395                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.922196                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.922196                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         21013624                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        21013624                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      4661758                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4661758                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      2996037                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2996037                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       346011                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       346011                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        10810                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        10810                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      7657795                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7657795                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      7657795                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7657795                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       864615                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       864615                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       190906                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       190906                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data       711361                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       711361                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data       159357                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       159357                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data      1055521                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1055521                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data      1055521                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1055521                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  21204908453                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  21204908453                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   6562721093                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   6562721093                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data  21761431729                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total  21761431729                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data   2473886173                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   2473886173                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data    733091016                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    733091016                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  27767629546                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  27767629546                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  27767629546                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  27767629546                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      5526373                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5526373                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      3186943                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3186943                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data      1057372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1057372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       170167                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       170167                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      8713316                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8713316                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      8713316                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8713316                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.156453                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.156453                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.059903                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.059903                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.672763                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.672763                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.936474                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.936474                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.121139                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.121139                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.121139                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.121139                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 24525.260900                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 24525.260900                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 34376.714682                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 34376.714682                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 30591.263408                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30591.263408                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 15524.176365                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 15524.176365                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 26307.036569                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26307.036569                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 26307.036569                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26307.036569                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           63                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           55                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    15.750000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    18.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11823                       # number of writebacks
system.cpu3.dcache.writebacks::total            11823                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       393625                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       393625                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data        96584                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        96584                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data       132889                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total       132889                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       490209                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       490209                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       490209                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       490209                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       470990                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       470990                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        94322                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        94322                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data       578472                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       578472                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data       159357                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       159357                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       565312                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       565312                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       565312                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       565312                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   9298953461                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9298953461                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   3845894536                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3845894536                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data  16195128031                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total  16195128031                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data   2127386327                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   2127386327                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data    615483484                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total    615483484                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  13144847997                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  13144847997                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  13144847997                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  13144847997                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.085226                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.085226                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.029596                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.029596                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.547085                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.547085                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.936474                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.936474                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.064879                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.064879                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.064879                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.064879                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 19743.420160                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19743.420160                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 40774.098683                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 40774.098683                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 27996.390544                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27996.390544                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 13349.814109                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 13349.814109                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 23252.377443                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23252.377443                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 23252.377443                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23252.377443                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5279                       # number of replacements
system.cpu3.icache.tags.tagsinuse          403.071023                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8594471                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5685                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1511.780299                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   403.071023                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.787248                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.787248                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         17206252                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        17206252                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      8594471                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8594471                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      8594471                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8594471                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      8594471                       # number of overall hits
system.cpu3.icache.overall_hits::total        8594471                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         5812                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5812                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         5812                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5812                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         5812                       # number of overall misses
system.cpu3.icache.overall_misses::total         5812                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     92698337                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     92698337                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     92698337                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     92698337                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     92698337                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     92698337                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      8600283                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8600283                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      8600283                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8600283                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      8600283                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8600283                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000676                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000676                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000676                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000676                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000676                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000676                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 15949.472987                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 15949.472987                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 15949.472987                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 15949.472987                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 15949.472987                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 15949.472987                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          126                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          126                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          126                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         5686                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5686                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         5686                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5686                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         5686                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5686                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     74486621                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     74486621                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     74486621                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     74486621                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     74486621                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     74486621                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000661                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000661                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000661                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000661                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000661                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000661                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 13100.003693                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13100.003693                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 13100.003693                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13100.003693                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 13100.003693                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13100.003693                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups               13990662                       # Number of BP lookups
system.cpu4.branchPred.condPredicted          9284706                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect          1250472                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups             9530557                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                8380663                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            87.934661                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                1768359                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect            416676                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                        71587355                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles           9852875                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                      64134713                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   13990662                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches          10149022                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     60390315                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                2677525                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles         2507                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles          249                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                  8786815                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               204601                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          71584715                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             0.961060                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.293841                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                44289515     61.87%     61.87% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 2869014      4.01%     65.88% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                 7350380     10.27%     76.15% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                17075806     23.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            71584715                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.195435                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       0.895894                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                 7477976                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles             45331615                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 15774705                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              1660670                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles               1337242                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved             1298848                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                 1754                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts              44842085                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 2657                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles               1337242                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                 9183312                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                1269109                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles      43227463                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 15698343                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles               866739                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts              41252721                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents                 36493                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                    63                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                     3                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands           48531080                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            187971140                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups        44139418                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps             33668041                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                14863039                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts           1237802                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts       1237561                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  4364804                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             8796980                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            4252854                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads          2457348                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores         2054304                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                  36572066                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded            1738750                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                 34435991                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued            95489                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        9586503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     19281482                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved        483442                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     71584715                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        0.481052                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.918944                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0           52857844     73.84%     73.84% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1            8598531     12.01%     85.85% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2            4547560      6.35%     92.20% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3            5580780      7.80%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       71584715                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu             22542122     65.46%     65.46% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               16194      0.05%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.51% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             8126858     23.60%     89.11% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            3750817     10.89%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total              34435991                       # Type of FU issued
system.cpu4.iq.rate                          0.481035                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         140552186                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes         47901006                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses     32812218                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses              34435991                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1823365                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads      1978632                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses          578                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         6090                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       783988                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        46067                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles               1337242                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                 927756                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles               744105                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts           38333549                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           881933                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              8796980                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             4252854                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts           1222365                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                 17717                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    6                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          6090                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        976094                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       307757                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts             1283851                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts             33497939                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              7970805                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           938052                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                        22733                       # number of nop insts executed
system.cpu4.iew.exec_refs                    11673201                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                 7339476                       # Number of branches executed
system.cpu4.iew.exec_stores                   3702396                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.467931                       # Inst execution rate
system.cpu4.iew.wb_sent                      32930738                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                     32812218                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 17207626                       # num instructions producing a value
system.cpu4.iew.wb_consumers                 24288502                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.458352                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.708468                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts        9589861                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls        1255308                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts          1248952                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     69696412                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     0.412426                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.122223                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     56037207     80.40%     80.40% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1      7964706     11.43%     91.83% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      2118660      3.04%     94.87% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3       789546      1.13%     96.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4      1034052      1.48%     97.49% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5      1093736      1.57%     99.06% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6       268351      0.39%     99.44% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7       162288      0.23%     99.67% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8       227866      0.33%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     69696412                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts            27481138                       # Number of instructions committed
system.cpu4.commit.committedOps              28744602                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                      10287214                       # Number of memory references committed
system.cpu4.commit.loads                      6818348                       # Number of loads committed
system.cpu4.commit.membars                     377487                       # Number of memory barriers committed
system.cpu4.commit.branches                   6432826                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                 23139520                       # Number of committed integer instructions.
system.cpu4.commit.function_calls              250558                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu        18441246     64.16%     64.16% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          16142      0.06%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.21% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        6818348     23.72%     87.93% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       3468866     12.07%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total         28744602                       # Class of committed instruction
system.cpu4.commit.bw_lim_events               227866                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   106683293                       # The number of ROB reads
system.cpu4.rob.rob_writes                   78594262                       # The number of ROB writes
system.cpu4.timesIdled                            357                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           2640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       44460                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                   27460849                       # Number of Instructions Simulated
system.cpu4.committedOps                     28724313                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              2.606888                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        2.606888                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.383599                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.383599                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                33823549                       # number of integer regfile reads
system.cpu4.int_regfile_writes               17634211                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                124836889                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                20138387                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               17538963                       # number of misc regfile reads
system.cpu4.misc_regfile_writes               3169815                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements            61758                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          475.515955                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            7003515                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            62218                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           112.564129                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   475.515955                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.928742                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.928742                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         19102558                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        19102558                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      4184490                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        4184490                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      2487437                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       2487437                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       353653                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       353653                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data        11720                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        11720                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      6671927                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         6671927                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      6671927                       # number of overall hits
system.cpu4.dcache.overall_hits::total        6671927                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       869197                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       869197                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       188283                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       188283                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data       723083                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       723083                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data       160209                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       160209                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data      1057480                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       1057480                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data      1057480                       # number of overall misses
system.cpu4.dcache.overall_misses::total      1057480                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data  21201004537                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  21201004537                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   6424221868                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   6424221868                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data  22135782413                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total  22135782413                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data   2461592196                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   2461592196                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data    738018951                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    738018951                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data  27625226405                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  27625226405                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data  27625226405                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  27625226405                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      5053687                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      5053687                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      2675720                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      2675720                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data      1076736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total      1076736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       171929                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       171929                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      7729407                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      7729407                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      7729407                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      7729407                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.171993                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.171993                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.070367                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.070367                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.671551                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.671551                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.931832                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.931832                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.136813                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.136813                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.136813                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.136813                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 24391.483791                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 24391.483791                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 34120.031378                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 34120.031378                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 30613.058823                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 30613.058823                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 15364.880849                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 15364.880849                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 26123.639601                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 26123.639601                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 26123.639601                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 26123.639601                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets           54                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets           18                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        13136                       # number of writebacks
system.cpu4.dcache.writebacks::total            13136                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data       392718                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       392718                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data        95290                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        95290                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data       134749                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total       134749                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       488008                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       488008                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       488008                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       488008                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       476479                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       476479                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data        92993                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        92993                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data       588334                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       588334                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data       160209                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total       160209                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       569472                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       569472                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       569472                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       569472                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   9388721290                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9388721290                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   3761137395                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   3761137395                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data  16513705542                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total  16513705542                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data   2112057804                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   2112057804                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data    620684549                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total    620684549                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data  13149858685                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  13149858685                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data  13149858685                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  13149858685                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.094283                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.094283                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.034754                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.034754                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.546405                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.546405                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.931832                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.931832                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.073676                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.073676                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.073676                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.073676                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 19704.375828                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 19704.375828                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 40445.381857                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 40445.381857                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 28068.589512                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28068.589512                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 13183.140797                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 13183.140797                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 23091.317369                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 23091.317369                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 23091.317369                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 23091.317369                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             4428                       # number of replacements
system.cpu4.icache.tags.tagsinuse          418.888222                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            8781816                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             4852                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1809.937345                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   418.888222                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.818141                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.818141                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         17578482                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        17578482                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      8781816                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        8781816                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      8781816                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         8781816                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      8781816                       # number of overall hits
system.cpu4.icache.overall_hits::total        8781816                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         4999                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         4999                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         4999                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          4999                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         4999                       # number of overall misses
system.cpu4.icache.overall_misses::total         4999                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst     83005433                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     83005433                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst     83005433                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     83005433                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst     83005433                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     83005433                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      8786815                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      8786815                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      8786815                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      8786815                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      8786815                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      8786815                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000569                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000569                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000569                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000569                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000569                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000569                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 16604.407481                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 16604.407481                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 16604.407481                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 16604.407481                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 16604.407481                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 16604.407481                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst          147                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total          147                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst          147                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst          147                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst         4852                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         4852                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst         4852                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         4852                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst         4852                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         4852                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst     66844063                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     66844063                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst     66844063                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     66844063                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst     66844063                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     66844063                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000552                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000552                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000552                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000552                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000552                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000552                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 13776.599959                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 13776.599959                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 13776.599959                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 13776.599959                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 13776.599959                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 13776.599959                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups               14138739                       # Number of BP lookups
system.cpu5.branchPred.condPredicted          9170891                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect          1247794                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups             9769652                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                8587799                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            87.902814                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                1843235                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect            416408                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                        71587135                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles          10005673                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                      64896319                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                   14138739                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches          10431034                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     60237956                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                2678211                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles         2477                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles          946                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                  8914708                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes               210636                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          71586158                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             0.976978                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.297991                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                43821501     61.22%     61.22% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 2916225      4.07%     65.29% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                 7523421     10.51%     75.80% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                17325011     24.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            71586158                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.197504                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       0.906536                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                 7555256                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles             44747305                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                 16312417                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles              1631099                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles               1337604                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved             1370392                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                 1781                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts              46122842                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                 2619                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles               1337604                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                 9226875                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                1288114                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles      42643836                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                 16238599                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles               848653                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts              42604753                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                 39824                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                    83                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                    12                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands           49633340                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups            194553665                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups        45951365                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps             34929040                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                14704300                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts           1209481                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts       1208742                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  4268969                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads             9238144                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            4510106                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads          2650712                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores         2335564                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                  37927214                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded            1703536                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                 35748036                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued           100943                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined        9655939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined     19578629                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved        471378                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     71586158                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        0.499371                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.937666                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0           52411944     73.22%     73.22% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1            8548204     11.94%     85.16% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2            4678198      6.54%     91.69% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3            5947812      8.31%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       71586158                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu             23183377     64.85%     64.85% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult               17103      0.05%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.90% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead             8567508     23.97%     88.87% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            3980048     11.13%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total              35748036                       # Type of FU issued
system.cpu5.iq.rate                          0.499364                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads         143183173                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes         49290727                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses     34110053                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses              35748036                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads         2013144                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads      1989384                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses          852                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         6337                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       826645                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        50391                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles               1337604                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                 943501                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles               728235                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts           39655206                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           864725                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts              9238144                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             4510106                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts           1192252                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                 18231                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                   19                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          6337                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        974300                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect       306832                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts             1281132                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts             34813033                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts              8411966                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           935003                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                        24456                       # number of nop insts executed
system.cpu5.iew.exec_refs                    12340421                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                 7581435                       # Number of branches executed
system.cpu5.iew.exec_stores                   3928455                       # Number of stores executed
system.cpu5.iew.exec_rate                    0.486303                       # Inst execution rate
system.cpu5.iew.wb_sent                      34233574                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                     34110053                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                 17974294                       # num instructions producing a value
system.cpu5.iew.wb_consumers                 25256760                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      0.476483                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.711663                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts        9659107                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls        1232158                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts          1246293                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     69684639                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     0.430466                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.151725                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0     55641688     79.85%     79.85% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1      8081724     11.60%     91.45% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2      2188040      3.14%     94.59% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3       812901      1.17%     95.75% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4      1043053      1.50%     97.25% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5      1235858      1.77%     99.02% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6       268164      0.38%     99.41% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7       165835      0.24%     99.65% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8       247376      0.35%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     69684639                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts            28662259                       # Number of instructions committed
system.cpu5.commit.committedOps              29996846                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                      10932221                       # Number of memory references committed
system.cpu5.commit.loads                      7248760                       # Number of loads committed
system.cpu5.commit.membars                     374788                       # Number of memory barriers committed
system.cpu5.commit.branches                   6661143                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                 24187185                       # Number of committed integer instructions.
system.cpu5.commit.function_calls              265544                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu        19047571     63.50%     63.50% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult          17054      0.06%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead        7248760     24.17%     87.72% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       3683461     12.28%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total         29996846                       # Class of committed instruction
system.cpu5.commit.bw_lim_events               247376                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                   107936424                       # The number of ROB reads
system.cpu5.rob.rob_writes                   81250874                       # The number of ROB writes
system.cpu5.timesIdled                            251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                            977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       44680                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                   28640224                       # Number of Instructions Simulated
system.cpu5.committedOps                     29974811                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              2.499531                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        2.499531                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              0.400075                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        0.400075                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                35387857                       # number of integer regfile reads
system.cpu5.int_regfile_writes               18308266                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                130002176                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                20661144                       # number of cc regfile writes
system.cpu5.misc_regfile_reads               18135208                       # number of misc regfile reads
system.cpu5.misc_regfile_writes               3071621                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements            71165                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          472.544459                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            7493405                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            71626                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           104.618504                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   472.544459                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.922938                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.922938                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         20060351                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        20060351                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data      4449575                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        4449575                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      2705906                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       2705906                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data       346670                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       346670                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         9574                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         9574                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      7155481                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         7155481                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      7155481                       # number of overall hits
system.cpu5.dcache.overall_hits::total        7155481                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       882652                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       882652                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data       207668                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       207668                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data       696979                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       696979                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data       164245                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total       164245                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data      1090320                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       1090320                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data      1090320                       # number of overall misses
system.cpu5.dcache.overall_misses::total      1090320                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data  21217714653                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  21217714653                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data   7059781563                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   7059781563                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data  21284585805                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total  21284585805                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data   2687768629                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total   2687768629                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data    687413455                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total    687413455                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data  28277496216                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  28277496216                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data  28277496216                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  28277496216                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data      5332227                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      5332227                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      2913574                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      2913574                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data      1043649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total      1043649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data       173819                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       173819                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      8245801                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      8245801                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      8245801                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      8245801                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.165532                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.165532                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.071276                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.071276                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.667829                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.667829                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.944920                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.944920                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.132227                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.132227                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.132227                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.132227                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 24038.595792                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 24038.595792                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 33995.519594                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 33995.519594                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 30538.345926                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 30538.345926                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 16364.386307                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 16364.386307                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 25935.043121                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 25935.043121                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 25935.043121                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 25935.043121                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           26                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     2.520000                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets     8.666667                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        14541                       # number of writebacks
system.cpu5.dcache.writebacks::total            14541                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data       395248                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       395248                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data       104553                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total       104553                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data       132212                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total       132212                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data       499801                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       499801                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data       499801                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       499801                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data       487404                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       487404                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data       103115                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total       103115                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data       564767                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       564767                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data       164245                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total       164245                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data       590519                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       590519                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data       590519                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       590519                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data   9365891698                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   9365891698                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data   4136316728                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   4136316728                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data  15792219540                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total  15792219540                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data   2318143871                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total   2318143871                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data    579691045                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total    579691045                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data  13502208426                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  13502208426                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data  13502208426                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  13502208426                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.091407                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.091407                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.035391                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.035391                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.541146                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.541146                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.944920                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.944920                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.071615                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.071615                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.071615                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.071615                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 19215.869583                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 19215.869583                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 40113.627775                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 40113.627775                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 27962.362426                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27962.362426                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 14113.938756                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 14113.938756                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 22864.985591                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 22864.985591                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 22864.985591                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 22864.985591                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             6484                       # number of replacements
system.cpu5.icache.tags.tagsinuse          408.619301                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            8907686                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             6898                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1291.343288                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   408.619301                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.798085                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.798085                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         17836314                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        17836314                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst      8907686                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        8907686                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst      8907686                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         8907686                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst      8907686                       # number of overall hits
system.cpu5.icache.overall_hits::total        8907686                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst         7022                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         7022                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst         7022                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          7022                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst         7022                       # number of overall misses
system.cpu5.icache.overall_misses::total         7022                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst    110763973                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    110763973                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst    110763973                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    110763973                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst    110763973                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    110763973                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst      8914708                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      8914708                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst      8914708                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      8914708                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst      8914708                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      8914708                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000788                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000788                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000788                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000788                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000788                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000788                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 15773.849758                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 15773.849758                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 15773.849758                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 15773.849758                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 15773.849758                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 15773.849758                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst          124                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst          124                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst          124                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst         6898                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         6898                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst         6898                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         6898                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst         6898                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         6898                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst     89043021                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     89043021                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst     89043021                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     89043021                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst     89043021                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     89043021                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000774                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000774                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000774                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000774                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000774                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000774                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 12908.527254                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 12908.527254                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 12908.527254                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 12908.527254                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 12908.527254                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 12908.527254                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups               13352803                       # Number of BP lookups
system.cpu6.branchPred.condPredicted          8262148                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect          1299193                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups             8865581                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                7661402                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            86.417371                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                1905523                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect            431577                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                        71586948                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles          10288200                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                      61000071                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                   13352803                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches           9566925                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     59904286                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                2780621                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles         2480                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles          927                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                  9189253                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes               223789                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          71586204                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             0.926636                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.285703                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                45266324     63.23%     63.23% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 3024831      4.23%     67.46% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                 6575629      9.19%     76.64% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                16719420     23.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            71586204                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.186526                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       0.852112                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                 7805268                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles             46239370                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                 14443659                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles              1706589                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles               1388838                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved             1389846                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                 1762                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts              41669780                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                 2586                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles               1388838                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                 9548442                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                1353637                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles      44030635                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                 14373175                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles               888997                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts              38006350                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                 40625                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                    87                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                    74                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands           45317767                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups            172154673                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups        40221231                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps             29944827                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                15372940                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts           1262623                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts       1262754                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  4466732                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads             7179392                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            3475930                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads          1571744                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores         1196242                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                  33150019                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded            1777048                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                 30887076                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued           104272                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined       10061940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined     20313606                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved        493359                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     71586204                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        0.431467                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.867244                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0           54177722     75.68%     75.68% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1            8591557     12.00%     87.68% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2            4155256      5.80%     93.49% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3            4661669      6.51%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       71586204                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu             21467162     69.50%     69.50% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult               17290      0.06%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.56% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead             6473659     20.96%     90.52% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            2928965      9.48%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total              30887076                       # Type of FU issued
system.cpu6.iq.rate                          0.431462                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads         133464628                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes         44992868                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses     29178796                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses              30887076                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads          905743                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads      2078251                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses          867                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         6418                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       859120                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        51576                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           25                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles               1388838                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                 996900                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles               762601                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts           34950337                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           884001                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts              7179392                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             3475930                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts           1245029                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                 19445                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                   14                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          6418                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect       1014285                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect       319903                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts             1334188                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts             29904907                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts              6313302                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           982169                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                        23270                       # number of nop insts executed
system.cpu6.iew.exec_refs                     9186658                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                 6640654                       # Number of branches executed
system.cpu6.iew.exec_stores                   2873356                       # Number of stores executed
system.cpu6.iew.exec_rate                    0.417742                       # Inst execution rate
system.cpu6.iew.wb_sent                      29299748                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                     29178796                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                 14919484                       # num instructions producing a value
system.cpu6.iew.wb_consumers                 22305483                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      0.407599                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.668871                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts       10065025                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls        1283689                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts          1297721                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     69608473                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     0.357515                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.043814                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0     57312990     82.34%     82.34% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1      7357544     10.57%     92.91% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2      2055967      2.95%     95.86% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3       774976      1.11%     96.97% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4       787103      1.13%     98.10% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       634985      0.91%     99.02% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6       272332      0.39%     99.41% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7       166298      0.24%     99.65% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8       246278      0.35%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     69608473                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts            23549276                       # Number of instructions committed
system.cpu6.commit.committedOps              24886045                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                       7717951                       # Number of memory references committed
system.cpu6.commit.loads                      5101141                       # Number of loads committed
system.cpu6.commit.membars                     389199                       # Number of memory barriers committed
system.cpu6.commit.branches                   5681440                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                 20075463                       # Number of committed integer instructions.
system.cpu6.commit.function_calls              267693                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu        17150842     68.92%     68.92% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult          17252      0.07%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead        5101141     20.50%     89.48% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       2616810     10.52%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total         24886045                       # Class of committed instruction
system.cpu6.commit.bw_lim_events               246278                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                   103158878                       # The number of ROB reads
system.cpu6.rob.rob_writes                   71919494                       # The number of ROB writes
system.cpu6.timesIdled                            233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                            744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       44867                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                   23528358                       # Number of Instructions Simulated
system.cpu6.committedOps                     24865127                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              3.042582                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        3.042582                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              0.328668                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        0.328668                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                29313897                       # number of integer regfile reads
system.cpu6.int_regfile_writes               16437797                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                109019261                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                17728618                       # number of cc regfile writes
system.cpu6.misc_regfile_reads               15103479                       # number of misc regfile reads
system.cpu6.misc_regfile_writes               3219724                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements            75656                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          474.440332                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            5698439                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            76154                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            74.827836                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   474.440332                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.926641                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.926641                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         15930113                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        15930113                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data      3386052                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3386052                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      1611329                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1611329                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data       361568                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       361568                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data        12734                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        12734                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data      4997381                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4997381                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data      4997381                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4997381                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       904440                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       904440                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data       198356                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       198356                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data       733786                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total       733786                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data       166412                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total       166412                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data      1102796                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       1102796                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data      1102796                       # number of overall misses
system.cpu6.dcache.overall_misses::total      1102796                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data  21625389658                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  21625389658                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data   6669056633                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   6669056633                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data  22462084630                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total  22462084630                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data   2575940107                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total   2575940107                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data    747612515                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total    747612515                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data  28294446291                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  28294446291                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data  28294446291                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  28294446291                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data      4290492                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      4290492                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      1809685                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1809685                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data      1095354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total      1095354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data       179146                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       179146                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      6100177                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      6100177                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      6100177                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      6100177                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.210801                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.210801                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.109608                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.109608                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.669908                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.669908                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.928918                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.928918                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.180781                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.180781                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.180781                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.180781                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 23910.253481                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 23910.253481                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 33621.653154                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 33621.653154                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 30611.219933                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 30611.219933                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 15479.293002                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 15479.293002                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 25657.008450                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 25657.008450                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 25657.008450                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 25657.008450                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          183                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           91                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     2.691176                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    18.200000                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        15792                       # number of writebacks
system.cpu6.dcache.writebacks::total            15792                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data       405078                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       405078                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data        99514                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total        99514                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data       137018                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total       137018                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data       504592                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       504592                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data       504592                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       504592                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data       499362                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       499362                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data        98842                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        98842                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data       596768                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total       596768                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data       166412                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total       166412                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data       598204                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       598204                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data       598204                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       598204                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data   9608381375                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   9608381375                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data   3896386387                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   3896386387                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data  16727446056                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total  16727446056                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data   2209612893                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total   2209612893                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data    629053485                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total    629053485                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data  13504767762                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  13504767762                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data  13504767762                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  13504767762                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.116388                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.116388                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.054618                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.054618                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.544817                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.544817                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.928918                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.928918                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.098063                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.098063                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.098063                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.098063                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 19241.314668                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 19241.314668                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 39420.351541                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 39420.351541                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 28030.065379                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28030.065379                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 13277.966090                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 13277.966090                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 22575.522334                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 22575.522334                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 22575.522334                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 22575.522334                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4068                       # number of replacements
system.cpu6.icache.tags.tagsinuse          417.303336                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            9184629                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4489                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          2046.030074                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   417.303336                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.815046                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.815046                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         18382995                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        18382995                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst      9184629                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        9184629                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst      9184629                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         9184629                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst      9184629                       # number of overall hits
system.cpu6.icache.overall_hits::total        9184629                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst         4624                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4624                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst         4624                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4624                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst         4624                       # number of overall misses
system.cpu6.icache.overall_misses::total         4624                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst     72321475                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     72321475                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst     72321475                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     72321475                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst     72321475                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     72321475                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst      9189253                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      9189253                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst      9189253                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      9189253                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst      9189253                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      9189253                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000503                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000503                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000503                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000503                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000503                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000503                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 15640.457396                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 15640.457396                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 15640.457396                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 15640.457396                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 15640.457396                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 15640.457396                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst          135                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst          135                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst          135                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst         4489                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         4489                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst         4489                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         4489                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst         4489                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         4489                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst     57846019                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     57846019                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst     57846019                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     57846019                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst     57846019                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     57846019                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000489                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000489                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000489                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000489                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 12886.170417                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 12886.170417                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 12886.170417                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 12886.170417                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 12886.170417                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 12886.170417                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups               13767645                       # Number of BP lookups
system.cpu7.branchPred.condPredicted          8853308                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect          1258007                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups             9406012                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                8277932                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            88.006819                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                1841752                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect            418350                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                        71586754                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles           9912672                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                      63260534                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                   13767645                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches          10119684                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     60321816                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                2696277                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles         2493                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles         1003                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                  8842258                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes               212465                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          71586123                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             0.954197                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.291934                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                44472995     62.13%     62.13% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 2902483      4.05%     66.18% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                 7227132     10.10%     76.28% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                16983513     23.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            71586123                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.192321                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       0.883690                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                 7540715                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles             45515291                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                 15511753                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles              1669191                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles               1346680                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved             1336199                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                 1709                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts              44190705                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                 2529                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles               1346680                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                 9239452                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                1280729                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles      43393280                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                 15450932                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles               872557                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts              40615799                       # Number of instructions processed by rename
system.cpu7.rename.ROBFullEvents                    6                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.IQFullEvents                 39992                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                    40                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                    12                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands           47706774                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups            185152820                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups        43627467                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps             32980967                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                14725807                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts           1243741                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts       1243567                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  4380317                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads             8508924                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            4135823                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads          2308477                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores         1983471                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                  35914071                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded            1743061                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                 33799559                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued            98188                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined        9619415                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined     19330357                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved        485332                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     71586123                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        0.472152                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.910750                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0           53134911     74.23%     74.23% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            8523119     11.91%     86.13% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2            4507839      6.30%     92.43% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3            5420254      7.57%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       71586123                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu             22336889     66.09%     66.09% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult               16510      0.05%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.14% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead             7842040     23.20%     89.34% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            3604120     10.66%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total              33799559                       # Type of FU issued
system.cpu7.iq.rate                          0.472148                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads         139283429                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes         47280514                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses     32161152                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses              33799559                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads         1676621                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads      1978665                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses          788                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation         6364                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       808890                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        47746                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles               1346680                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                 937153                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles               746957                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts           37679433                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts           864805                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts              8508924                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             4135823                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts           1225613                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                 18144                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                   15                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents          6364                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        982581                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect       309924                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts             1292505                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts             32857856                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts              7687383                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           941703                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                        22301                       # number of nop insts executed
system.cpu7.iew.exec_refs                    11244151                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                 7207438                       # Number of branches executed
system.cpu7.iew.exec_stores                   3556768                       # Number of stores executed
system.cpu7.iew.exec_rate                    0.458994                       # Inst execution rate
system.cpu7.iew.wb_sent                      32280770                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                     32161152                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                 16776203                       # num instructions producing a value
system.cpu7.iew.wb_consumers                 23846648                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      0.449261                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.703504                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts        9622554                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls        1257729                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts          1256549                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     69686768                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     0.402625                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.107236                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0     56249859     80.72%     80.72% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1      7887253     11.32%     92.04% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2      2061291      2.96%     94.99% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3       808132      1.16%     96.15% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4      1071991      1.54%     97.69% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       945854      1.36%     99.05% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6       264274      0.38%     99.43% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7       164417      0.24%     99.66% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8       233697      0.34%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     69686768                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts            26784927                       # Number of instructions committed
system.cpu7.commit.committedOps              28057604                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                       9857192                       # Number of memory references committed
system.cpu7.commit.loads                      6530259                       # Number of loads committed
system.cpu7.commit.membars                     377980                       # Number of memory barriers committed
system.cpu7.commit.branches                   6297939                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                 22591351                       # Number of committed integer instructions.
system.cpu7.commit.function_calls              252176                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu        18184179     64.81%     64.81% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult          16233      0.06%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.87% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead        6530259     23.27%     88.14% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       3326933     11.86%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total         28057604                       # Class of committed instruction
system.cpu7.commit.bw_lim_events               233697                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                   105991556                       # The number of ROB reads
system.cpu7.rob.rob_writes                   77297386                       # The number of ROB writes
system.cpu7.timesIdled                            215                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                            631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       45061                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                   26765040                       # Number of Instructions Simulated
system.cpu7.committedOps                     28037717                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              2.674637                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        2.674637                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              0.373883                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        0.373883                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                33095140                       # number of integer regfile reads
system.cpu7.int_regfile_writes               17459526                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                122038751                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                19563816                       # number of cc regfile writes
system.cpu7.misc_regfile_reads               17089635                       # number of misc regfile reads
system.cpu7.misc_regfile_writes               3174408                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements            69248                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          475.390571                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            6773412                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            69710                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            97.165572                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   475.390571                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.928497                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.928497                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         18555296                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        18555296                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data      4028921                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        4028921                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      2338442                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       2338442                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data       354394                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       354394                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         9236                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         9236                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data      6367363                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         6367363                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data      6367363                       # number of overall hits
system.cpu7.dcache.overall_hits::total        6367363                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       885937                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       885937                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data       195130                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       195130                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data       722571                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total       722571                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data       163968                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total       163968                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data      1081067                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       1081067                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data      1081067                       # number of overall misses
system.cpu7.dcache.overall_misses::total      1081067                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data  21223677248                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  21223677248                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data   6597977324                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   6597977324                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data  22094579820                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total  22094579820                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data   2552720082                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total   2552720082                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data    745351512                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total    745351512                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data  27821654572                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  27821654572                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data  27821654572                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  27821654572                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data      4914858                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      4914858                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      2533572                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      2533572                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data      1076965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total      1076965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data       173204                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       173204                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      7448430                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      7448430                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      7448430                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      7448430                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.180257                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.180257                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.077018                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.077018                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.670933                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.670933                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.946676                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.946676                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.145140                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.145140                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.145140                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.145140                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 23956.192425                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 23956.192425                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 33813.238989                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 33813.238989                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 30577.728445                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 30577.728445                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 15568.404091                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 15568.404091                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 25735.365682                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 25735.365682                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 25735.365682                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 25735.365682                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets           22                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     2.948718                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        13956                       # number of writebacks
system.cpu7.dcache.writebacks::total            13956                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data       398919                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       398919                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data        98094                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total        98094                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data       134682                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total       134682                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data       497013                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       497013                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data       497013                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       497013                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data       487018                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       487018                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data        97036                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        97036                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data       587889                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total       587889                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data       163968                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total       163968                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data       584054                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       584054                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data       584054                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       584054                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data   9381191966                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   9381191966                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data   3849933932                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   3849933932                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data  16458853777                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total  16458853777                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data   2194455418                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total   2194455418                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data    626018988                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total    626018988                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data  13231125898                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  13231125898                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data  13231125898                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  13231125898                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.099091                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.099091                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.038300                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.038300                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.545876                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.545876                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.946676                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.946676                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.078413                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.078413                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.078413                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.078413                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 19262.515895                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 19262.515895                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 39675.315677                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 39675.315677                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 27996.532980                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27996.532980                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 13383.437122                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 13383.437122                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 22653.942783                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 22653.942783                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 22653.942783                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 22653.942783                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements             4406                       # number of replacements
system.cpu7.icache.tags.tagsinuse          411.748320                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            8837309                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             4822                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1832.706139                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   411.748320                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.804196                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.804196                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         17689339                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        17689339                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst      8837309                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        8837309                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      8837309                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         8837309                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      8837309                       # number of overall hits
system.cpu7.icache.overall_hits::total        8837309                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst         4949                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         4949                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst         4949                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          4949                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst         4949                       # number of overall misses
system.cpu7.icache.overall_misses::total         4949                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst     77424971                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     77424971                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst     77424971                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     77424971                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst     77424971                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     77424971                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      8842258                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      8842258                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      8842258                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      8842258                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      8842258                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      8842258                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000560                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000560                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000560                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000560                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000560                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000560                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 15644.568802                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 15644.568802                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 15644.568802                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 15644.568802                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 15644.568802                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 15644.568802                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst          126                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst          126                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst          126                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst         4823                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         4823                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst         4823                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         4823                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst         4823                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         4823                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst     62046526                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     62046526                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst     62046526                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     62046526                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst     62046526                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     62046526                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000545                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000545                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000545                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000545                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000545                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000545                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 12864.716152                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 12864.716152                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 12864.716152                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 12864.716152                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 12864.716152                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 12864.716152                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu8.branchPred.lookups               15713429                       # Number of BP lookups
system.cpu8.branchPred.condPredicted         11795868                       # Number of conditional branches predicted
system.cpu8.branchPred.condIncorrect           924816                       # Number of conditional branches incorrect
system.cpu8.branchPred.BTBLookups            12263496                       # Number of BTB lookups
system.cpu8.branchPred.BTBHits               11383853                       # Number of BTB hits
system.cpu8.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu8.branchPred.BTBHitPct            92.827143                       # BTB Hit Percentage
system.cpu8.branchPred.usedRAS                1442772                       # Number of times the RAS was used to get a target.
system.cpu8.branchPred.RASInCorrect            325969                       # Number of incorrect RAS predictions.
system.cpu8.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu8.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.inst_hits                           0                       # ITB inst hits
system.cpu8.dtb.inst_misses                         0                       # ITB inst misses
system.cpu8.dtb.read_hits                           0                       # DTB read hits
system.cpu8.dtb.read_misses                         0                       # DTB read misses
system.cpu8.dtb.write_hits                          0                       # DTB write hits
system.cpu8.dtb.write_misses                        0                       # DTB write misses
system.cpu8.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu8.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu8.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu8.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu8.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dtb.read_accesses                       0                       # DTB read accesses
system.cpu8.dtb.write_accesses                      0                       # DTB write accesses
system.cpu8.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.dtb.hits                                0                       # DTB hits
system.cpu8.dtb.misses                              0                       # DTB misses
system.cpu8.dtb.accesses                            0                       # DTB accesses
system.cpu8.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu8.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.itb.walker.walks                        0                       # Table walker walks requested
system.cpu8.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.inst_hits                           0                       # ITB inst hits
system.cpu8.itb.inst_misses                         0                       # ITB inst misses
system.cpu8.itb.read_hits                           0                       # DTB read hits
system.cpu8.itb.read_misses                         0                       # DTB read misses
system.cpu8.itb.write_hits                          0                       # DTB write hits
system.cpu8.itb.write_misses                        0                       # DTB write misses
system.cpu8.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu8.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu8.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu8.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu8.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.itb.read_accesses                       0                       # DTB read accesses
system.cpu8.itb.write_accesses                      0                       # DTB write accesses
system.cpu8.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.itb.hits                                0                       # DTB hits
system.cpu8.itb.misses                              0                       # DTB misses
system.cpu8.itb.accesses                            0                       # DTB accesses
system.cpu8.numCycles                        71586570                       # number of cpu cycles simulated
system.cpu8.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu8.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu8.fetch.icacheStallCycles           7919563                       # Number of cycles fetch is stalled on an Icache miss
system.cpu8.fetch.Insts                      74178425                       # Number of instructions fetch has processed
system.cpu8.fetch.Branches                   15713429                       # Number of branches that fetch encountered
system.cpu8.fetch.predictedBranches          12826625                       # Number of branches that fetch has predicted taken
system.cpu8.fetch.Cycles                     62663104                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu8.fetch.SquashCycles                1998503                       # Number of cycles fetch has spent squashing
system.cpu8.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu8.fetch.NoActiveThreadStallCycles         2529                       # Number of stall cycles due to no active thread to fetch from
system.cpu8.fetch.PendingTrapStallCycles          553                       # Number of stall cycles due to pending traps
system.cpu8.fetch.CacheLines                  7103451                       # Number of cache lines fetched
system.cpu8.fetch.IcacheSquashes               149967                       # Number of outstanding Icache misses that were squashed
system.cpu8.fetch.rateDist::samples          71585001                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::mean             1.096214                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::stdev            1.306741                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::0                39628142     55.36%     55.36% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::1                 3818904      5.33%     60.69% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::2                 9760268     13.63%     74.33% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::3                18377687     25.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::total            71585001                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.branchRate                 0.219502                       # Number of branch fetches per cycle
system.cpu8.fetch.rate                       1.036206                       # Number of inst fetches per cycle
system.cpu8.decode.IdleCycles                 7933147                       # Number of cycles decode is idle
system.cpu8.decode.BlockedCycles             40962736                       # Number of cycles decode is blocked
system.cpu8.decode.RunCycles                 16331564                       # Number of cycles decode is running
system.cpu8.decode.UnblockCycles              5357317                       # Number of cycles decode is unblocking
system.cpu8.decode.SquashCycles                997708                       # Number of cycles decode is squashing
system.cpu8.decode.BranchResolved             1145039                       # Number of times decode resolved a branch
system.cpu8.decode.BranchMispred                 1738                       # Number of times decode detected a branch misprediction
system.cpu8.decode.DecodedInsts              60513020                       # Number of instructions handled by decode
system.cpu8.decode.SquashedInsts                 2692                       # Number of squashed instructions handled by decode
system.cpu8.rename.SquashCycles                997708                       # Number of cycles rename is squashing
system.cpu8.rename.IdleCycles                11234403                       # Number of cycles rename is idle
system.cpu8.rename.BlockCycles                1265882                       # Number of cycles rename is blocking
system.cpu8.rename.serializeStallCycles      32923847                       # count of cycles rename stalled for serializing inst
system.cpu8.rename.RunCycles                 18352129                       # Number of cycles rename is running
system.cpu8.rename.UnblockCycles              6808503                       # Number of cycles rename is unblocking
system.cpu8.rename.RenamedInsts              57877403                       # Number of instructions processed by rename
system.cpu8.rename.ROBFullEvents                    5                       # Number of times rename has blocked due to ROB full
system.cpu8.rename.IQFullEvents               4145427                       # Number of times rename has blocked due to IQ full
system.cpu8.rename.LQFullEvents                    62                       # Number of times rename has blocked due to LQ full
system.cpu8.rename.SQFullEvents                    23                       # Number of times rename has blocked due to SQ full
system.cpu8.rename.RenamedOperands           63598493                       # Number of destination operands rename has renamed
system.cpu8.rename.RenameLookups            269372816                       # Number of register rename lookups that rename has made
system.cpu8.rename.int_rename_lookups        65193956                       # Number of integer rename lookups
system.cpu8.rename.CommittedMaps             51651707                       # Number of HB maps that are committed
system.cpu8.rename.UndoneMaps                11946786                       # Number of HB maps that are undone due to squashing
system.cpu8.rename.serializingInsts            891166                       # count of serializing insts renamed
system.cpu8.rename.tempSerializingInsts        891553                       # count of temporary serializing insts renamed
system.cpu8.rename.skidInsts                 12262516                       # count of insts added to the skid buffer
system.cpu8.memDep0.insertedLoads            16665230                       # Number of loads inserted to the mem dependence unit.
system.cpu8.memDep0.insertedStores            8315587                       # Number of stores inserted to the mem dependence unit.
system.cpu8.memDep0.conflictingLoads          6654514                       # Number of conflicting loads.
system.cpu8.memDep0.conflictingStores         6440150                       # Number of conflicting stores.
system.cpu8.iq.iqInstsAdded                  54353029                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu8.iq.iqNonSpecInstsAdded            1259947                       # Number of non-speculative instructions added to the IQ
system.cpu8.iq.iqInstsIssued                 52094886                       # Number of instructions issued
system.cpu8.iq.iqSquashedInstsIssued           280953                       # Number of squashed instructions issued
system.cpu8.iq.iqSquashedInstsExamined        7998704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu8.iq.iqSquashedOperandsExamined     17226454                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu8.iq.iqSquashedNonSpecRemoved        337643                       # Number of squashed non-spec instructions that were removed
system.cpu8.iq.issued_per_cycle::samples     71585001                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::mean        0.727735                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::stdev       0.899843                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::0           39880508     55.71%     55.71% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::1           12813731     17.90%     73.61% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::2           17391131     24.29%     97.91% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::3            1499631      2.09%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::total       71585001                       # Number of insts issued each cycle
system.cpu8.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntAlu                2132205      8.03%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntMult                     1      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntDiv                      0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatAdd                    0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCmp                    0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCvt                    0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatMult                   0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatDiv                    0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatSqrt                   0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAdd                     0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAddAcc                  0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAlu                     0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCmp                     0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCvt                     0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMisc                    0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMult                    0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMultAcc                 0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShift                   0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShiftAcc                0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdSqrt                    0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAdd                0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAlu                0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCmp                0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCvt                0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatDiv                0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMisc               0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMult               0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatSqrt               0      0.00%      8.03% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemRead              19650040     74.01%     82.04% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemWrite              4767607     17.96%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IntAlu             28137008     54.01%     54.01% # Type of FU issued
system.cpu8.iq.FU_type_0::IntMult               16598      0.03%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::IntDiv                    0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatAdd                  0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCmp                  0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCvt                  0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatMult                 0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatDiv                  0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatSqrt                 0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAdd                   0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAddAcc                0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAlu                   0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCmp                   0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCvt                   0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMisc                  0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMult                  0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMultAcc               0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShift                 0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdSqrt                  0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMult             0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.04% # Type of FU issued
system.cpu8.iq.FU_type_0::MemRead            16087306     30.88%     84.92% # Type of FU issued
system.cpu8.iq.FU_type_0::MemWrite            7853974     15.08%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::total              52094886                       # Type of FU issued
system.cpu8.iq.rate                          0.727719                       # Inst issue rate
system.cpu8.iq.fu_busy_cnt                   26549853                       # FU busy when requested
system.cpu8.iq.fu_busy_rate                  0.509644                       # FU busy rate (busy events/executed inst)
system.cpu8.iq.int_inst_queue_reads         202605579                       # Number of integer instruction queue reads
system.cpu8.iq.int_inst_queue_writes         63614743                       # Number of integer instruction queue writes
system.cpu8.iq.int_inst_queue_wakeup_accesses     50887264                       # Number of integer instruction queue wakeup accesses
system.cpu8.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu8.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu8.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu8.iq.int_alu_accesses              78644739                       # Number of integer alu accesses
system.cpu8.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu8.iew.lsq.thread0.forwLoads         6173759                       # Number of loads that had data forwarded from stores
system.cpu8.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu8.iew.lsq.thread0.squashedLoads      1584354                       # Number of loads squashed
system.cpu8.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu8.iew.lsq.thread0.memOrderViolation         3066                       # Number of memory ordering violations
system.cpu8.iew.lsq.thread0.squashedStores       718961                       # Number of stores squashed
system.cpu8.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu8.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu8.iew.lsq.thread0.rescheduledLoads        55462                       # Number of loads that were rescheduled
system.cpu8.iew.lsq.thread0.cacheBlocked           81                       # Number of times an access to memory failed due to the cache being blocked
system.cpu8.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu8.iew.iewSquashCycles                997708                       # Number of cycles IEW is squashing
system.cpu8.iew.iewBlockCycles                 965529                       # Number of cycles IEW is blocking
system.cpu8.iew.iewUnblockCycles               549665                       # Number of cycles IEW is unblocking
system.cpu8.iew.iewDispatchedInsts           55634562                       # Number of instructions dispatched to IQ
system.cpu8.iew.iewDispSquashedInsts           546183                       # Number of squashed instructions skipped by dispatch
system.cpu8.iew.iewDispLoadInsts             16665230                       # Number of dispatched load instructions
system.cpu8.iew.iewDispStoreInsts             8315587                       # Number of dispatched store instructions
system.cpu8.iew.iewDispNonSpecInsts            875828                       # Number of dispatched non-speculative instructions
system.cpu8.iew.iewIQFullEvents                 20553                       # Number of times the IQ has become full, causing a stall
system.cpu8.iew.iewLSQFullEvents                   30                       # Number of times the LSQ has become full, causing a stall
system.cpu8.iew.memOrderViolationEvents          3066                       # Number of memory order violations
system.cpu8.iew.predictedTakenIncorrect        735115                       # Number of branches that were predicted taken incorrectly
system.cpu8.iew.predictedNotTakenIncorrect       230107                       # Number of branches that were predicted not taken incorrectly
system.cpu8.iew.branchMispredicts              965222                       # Number of branch mispredicts detected at execute
system.cpu8.iew.iewExecutedInsts             51319484                       # Number of executed instructions
system.cpu8.iew.iewExecLoadInsts             15923745                       # Number of load instructions executed
system.cpu8.iew.iewExecSquashedInsts           775402                       # Number of squashed instructions skipped in execute
system.cpu8.iew.exec_swp                            0                       # number of swp insts executed
system.cpu8.iew.exec_nop                        21586                       # number of nop insts executed
system.cpu8.iew.exec_refs                    23741714                       # number of memory reference insts executed
system.cpu8.iew.exec_branches                10696918                       # Number of branches executed
system.cpu8.iew.exec_stores                   7817969                       # Number of stores executed
system.cpu8.iew.exec_rate                    0.716887                       # Inst execution rate
system.cpu8.iew.wb_sent                      50996560                       # cumulative count of insts sent to commit
system.cpu8.iew.wb_count                     50887264                       # cumulative count of insts written-back
system.cpu8.iew.wb_producers                 28822194                       # num instructions producing a value
system.cpu8.iew.wb_consumers                 35776584                       # num instructions consuming a value
system.cpu8.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu8.iew.wb_rate                      0.710849                       # insts written-back per cycle
system.cpu8.iew.wb_fanout                    0.805616                       # average fanout of values written-back
system.cpu8.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu8.commit.commitSquashedInsts        8000879                       # The number of squashed insts skipped by commit
system.cpu8.commit.commitNonSpecStalls         922304                       # The number of times commit has been forced to stall to communicate backwards
system.cpu8.commit.branchMispredicts           923273                       # The number of times a branch was mispredicted
system.cpu8.commit.committed_per_cycle::samples     70058832                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::mean     0.679914                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::stdev     1.219235                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::0     44775540     63.91%     63.91% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::1     15486103     22.10%     86.02% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::2      3858177      5.51%     91.52% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::3       789270      1.13%     92.65% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::4      4537563      6.48%     99.13% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::5       201540      0.29%     99.41% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::6       139681      0.20%     99.61% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::7        99976      0.14%     99.76% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::8       170982      0.24%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::total     70058832                       # Number of insts commited each cycle
system.cpu8.commit.committedInsts            46351133                       # Number of instructions committed
system.cpu8.commit.committedOps              47633993                       # Number of ops (including micro ops) committed
system.cpu8.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu8.commit.refs                      22677502                       # Number of memory references committed
system.cpu8.commit.loads                     15080876                       # Number of loads committed
system.cpu8.commit.membars                     287011                       # Number of memory barriers committed
system.cpu8.commit.branches                   9986538                       # Number of branches committed
system.cpu8.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu8.commit.int_insts                 38389856                       # Number of committed integer instructions.
system.cpu8.commit.function_calls              252848                       # Number of function calls committed.
system.cpu8.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu8.commit.op_class_0::IntAlu        24940352     52.36%     52.36% # Class of committed instruction
system.cpu8.commit.op_class_0::IntMult          16139      0.03%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::IntDiv               0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatAdd             0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCmp             0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCvt             0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatMult            0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatDiv             0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatSqrt            0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAdd              0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAddAcc            0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAlu              0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCmp              0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCvt              0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMisc             0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMult             0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMultAcc            0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShift            0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShiftAcc            0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdSqrt             0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAdd            0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAlu            0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCmp            0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCvt            0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatDiv            0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMisc            0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMult            0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.39% # Class of committed instruction
system.cpu8.commit.op_class_0::MemRead       15080876     31.66%     84.05% # Class of committed instruction
system.cpu8.commit.op_class_0::MemWrite       7596626     15.95%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::total         47633993                       # Class of committed instruction
system.cpu8.commit.bw_lim_events               170982                       # number cycles where commit BW limit reached
system.cpu8.rob.rob_reads                   124589673                       # The number of ROB reads
system.cpu8.rob.rob_writes                  112817409                       # The number of ROB writes
system.cpu8.timesIdled                            222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu8.idleCycles                           1569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu8.quiesceCycles                       45245                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu8.committedInsts                   46331412                       # Number of Instructions Simulated
system.cpu8.committedOps                     47614272                       # Number of Ops (including micro ops) Simulated
system.cpu8.cpi                              1.545098                       # CPI: Cycles Per Instruction
system.cpu8.cpi_total                        1.545098                       # CPI: Total CPI of All Threads
system.cpu8.ipc                              0.647208                       # IPC: Instructions Per Cycle
system.cpu8.ipc_total                        0.647208                       # IPC: Total IPC of All Threads
system.cpu8.int_regfile_reads                56491022                       # number of integer regfile reads
system.cpu8.int_regfile_writes               24322152                       # number of integer regfile writes
system.cpu8.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu8.cc_regfile_reads                202274986                       # number of cc regfile reads
system.cpu8.cc_regfile_writes                30530606                       # number of cc regfile writes
system.cpu8.misc_regfile_reads               29108827                       # number of misc regfile reads
system.cpu8.misc_regfile_writes               2239210                       # number of misc regfile writes
system.cpu8.dcache.tags.replacements            68545                       # number of replacements
system.cpu8.dcache.tags.tagsinuse          468.213680                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs           15382059                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs            68998                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs           222.934853                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::cpu8.data   468.213680                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::cpu8.data     0.914480                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.914480                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses         34610285                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses        34610285                       # Number of data accesses
system.cpu8.dcache.ReadReq_hits::cpu8.data      8265956                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total        8265956                       # number of ReadReq hits
system.cpu8.dcache.WriteReq_hits::cpu8.data      6835371                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total       6835371                       # number of WriteReq hits
system.cpu8.dcache.LoadLockedReq_hits::cpu8.data       236126                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total       236126                       # number of LoadLockedReq hits
system.cpu8.dcache.StoreCondReq_hits::cpu8.data         9200                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total         9200                       # number of StoreCondReq hits
system.cpu8.dcache.demand_hits::cpu8.data     15101327                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total        15101327                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::cpu8.data     15101327                       # number of overall hits
system.cpu8.dcache.overall_hits::total       15101327                       # number of overall hits
system.cpu8.dcache.ReadReq_misses::cpu8.data       696294                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total       696294                       # number of ReadReq misses
system.cpu8.dcache.WriteReq_misses::cpu8.data       196327                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total       196327                       # number of WriteReq misses
system.cpu8.dcache.LoadLockedReq_misses::cpu8.data       505876                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total       505876                       # number of LoadLockedReq misses
system.cpu8.dcache.StoreCondReq_misses::cpu8.data       128347                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total       128347                       # number of StoreCondReq misses
system.cpu8.dcache.demand_misses::cpu8.data       892621                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total        892621                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::cpu8.data       892621                       # number of overall misses
system.cpu8.dcache.overall_misses::total       892621                       # number of overall misses
system.cpu8.dcache.ReadReq_miss_latency::cpu8.data  17096610123                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total  17096610123                       # number of ReadReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::cpu8.data   6775763531                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total   6775763531                       # number of WriteReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::cpu8.data  15330435798                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total  15330435798                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::cpu8.data   2443828768                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total   2443828768                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::cpu8.data    440826553                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total    440826553                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.demand_miss_latency::cpu8.data  23872373654                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total  23872373654                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::cpu8.data  23872373654                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total  23872373654                       # number of overall miss cycles
system.cpu8.dcache.ReadReq_accesses::cpu8.data      8962250                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total      8962250                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::cpu8.data      7031698                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total      7031698                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::cpu8.data       742002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total       742002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::cpu8.data       137547                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total       137547                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.demand_accesses::cpu8.data     15993948                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total     15993948                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::cpu8.data     15993948                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total     15993948                       # number of overall (read+write) accesses
system.cpu8.dcache.ReadReq_miss_rate::cpu8.data     0.077692                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.077692                       # miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_miss_rate::cpu8.data     0.027920                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.027920                       # miss rate for WriteReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::cpu8.data     0.681772                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.681772                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::cpu8.data     0.933114                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.933114                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.demand_miss_rate::cpu8.data     0.055810                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.055810                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::cpu8.data     0.055810                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.055810                       # miss rate for overall accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::cpu8.data 24553.723173                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 24553.723173                       # average ReadReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::cpu8.data 34512.642331                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 34512.642331                       # average WriteReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::cpu8.data 30304.730404                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 30304.730404                       # average LoadLockedReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::cpu8.data 19040.793848                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total 19040.793848                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::cpu8.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.demand_avg_miss_latency::cpu8.data 26744.131780                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 26744.131780                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::cpu8.data 26744.131780                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 26744.131780                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets           15                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs     2.946429                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu8.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu8.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu8.dcache.writebacks::writebacks        14243                       # number of writebacks
system.cpu8.dcache.writebacks::total            14243                       # number of writebacks
system.cpu8.dcache.ReadReq_mshr_hits::cpu8.data       316667                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total       316667                       # number of ReadReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::cpu8.data        97209                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total        97209                       # number of WriteReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::cpu8.data        86999                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total        86999                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.demand_mshr_hits::cpu8.data       413876                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total       413876                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::cpu8.data       413876                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total       413876                       # number of overall MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::cpu8.data       379627                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total       379627                       # number of ReadReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::cpu8.data        99118                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total        99118                       # number of WriteReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::cpu8.data       418877                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total       418877                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::cpu8.data       128347                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total       128347                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.demand_mshr_misses::cpu8.data       478745                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total       478745                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::cpu8.data       478745                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total       478745                       # number of overall MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::cpu8.data   7004296639                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total   7004296639                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::cpu8.data   4091885700                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total   4091885700                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::cpu8.data  11693639957                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total  11693639957                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::cpu8.data   2139983732                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total   2139983732                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::cpu8.data    374422447                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total    374422447                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::cpu8.data  11096182339                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total  11096182339                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::cpu8.data  11096182339                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total  11096182339                       # number of overall MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::cpu8.data     0.042358                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.042358                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::cpu8.data     0.014096                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.014096                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::cpu8.data     0.564523                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.564523                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::cpu8.data     0.933114                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.933114                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.demand_mshr_miss_rate::cpu8.data     0.029933                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.029933                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::cpu8.data     0.029933                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.029933                       # mshr miss rate for overall accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::cpu8.data 18450.470169                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 18450.470169                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::cpu8.data 41282.972820                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 41282.972820                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu8.data 27916.643685                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27916.643685                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::cpu8.data 16673.422300                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 16673.422300                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu8.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::cpu8.data 23177.646428                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 23177.646428                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::cpu8.data 23177.646428                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 23177.646428                       # average overall mshr miss latency
system.cpu8.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu8.icache.tags.replacements             3835                       # number of replacements
system.cpu8.icache.tags.tagsinuse          410.807000                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs            7099045                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs             4252                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs          1669.577846                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::cpu8.inst   410.807000                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::cpu8.inst     0.802357                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.802357                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses         14211154                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses        14211154                       # Number of data accesses
system.cpu8.icache.ReadReq_hits::cpu8.inst      7099045                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total        7099045                       # number of ReadReq hits
system.cpu8.icache.demand_hits::cpu8.inst      7099045                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total         7099045                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::cpu8.inst      7099045                       # number of overall hits
system.cpu8.icache.overall_hits::total        7099045                       # number of overall hits
system.cpu8.icache.ReadReq_misses::cpu8.inst         4406                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total         4406                       # number of ReadReq misses
system.cpu8.icache.demand_misses::cpu8.inst         4406                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total          4406                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::cpu8.inst         4406                       # number of overall misses
system.cpu8.icache.overall_misses::total         4406                       # number of overall misses
system.cpu8.icache.ReadReq_miss_latency::cpu8.inst     72067485                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total     72067485                       # number of ReadReq miss cycles
system.cpu8.icache.demand_miss_latency::cpu8.inst     72067485                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total     72067485                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::cpu8.inst     72067485                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total     72067485                       # number of overall miss cycles
system.cpu8.icache.ReadReq_accesses::cpu8.inst      7103451                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total      7103451                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.demand_accesses::cpu8.inst      7103451                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total      7103451                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::cpu8.inst      7103451                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total      7103451                       # number of overall (read+write) accesses
system.cpu8.icache.ReadReq_miss_rate::cpu8.inst     0.000620                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000620                       # miss rate for ReadReq accesses
system.cpu8.icache.demand_miss_rate::cpu8.inst     0.000620                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000620                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::cpu8.inst     0.000620                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000620                       # miss rate for overall accesses
system.cpu8.icache.ReadReq_avg_miss_latency::cpu8.inst 16356.669315                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 16356.669315                       # average ReadReq miss latency
system.cpu8.icache.demand_avg_miss_latency::cpu8.inst 16356.669315                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 16356.669315                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::cpu8.inst 16356.669315                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 16356.669315                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.fast_writes                      0                       # number of fast writes performed
system.cpu8.icache.cache_copies                     0                       # number of cache copies performed
system.cpu8.icache.ReadReq_mshr_hits::cpu8.inst          154                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu8.icache.demand_mshr_hits::cpu8.inst          154                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total          154                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::cpu8.inst          154                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total          154                       # number of overall MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::cpu8.inst         4252                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total         4252                       # number of ReadReq MSHR misses
system.cpu8.icache.demand_mshr_misses::cpu8.inst         4252                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total         4252                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::cpu8.inst         4252                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total         4252                       # number of overall MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::cpu8.inst     57880013                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total     57880013                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::cpu8.inst     57880013                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total     57880013                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::cpu8.inst     57880013                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total     57880013                       # number of overall MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::cpu8.inst     0.000599                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000599                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.demand_mshr_miss_rate::cpu8.inst     0.000599                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000599                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::cpu8.inst     0.000599                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000599                       # mshr miss rate for overall accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::cpu8.inst 13612.420743                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 13612.420743                       # average ReadReq mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::cpu8.inst 13612.420743                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 13612.420743                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::cpu8.inst 13612.420743                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 13612.420743                       # average overall mshr miss latency
system.cpu8.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                    158852                       # number of replacements
system.l2.tags.tagsinuse                  4795.765845                       # Cycle average of tags in use
system.l2.tags.total_refs                      449949                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    164063                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.742538                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2090.746717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       328.909638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        79.065191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        64.394496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       249.956350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        70.984162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       236.931209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        20.688091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       247.896324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst       108.080504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       239.452568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst        50.655355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data       238.576945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst        20.733719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       209.515766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        26.641930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data       205.685601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu8.inst       100.318605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu8.data       206.532675                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.031902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.005019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.003814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.003615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.003783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.001649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.003654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.003640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.003197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.003139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu8.inst        0.001531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu8.data        0.003151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.073178                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          444                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4370                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.079514                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1521581                       # Number of tag accesses
system.l2.tags.data_accesses                  1521581                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  71                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                5838                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               37427                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                5247                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               38827                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                5607                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               36248                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                4712                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data               34245                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                6844                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data               43756                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                4454                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data               43994                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                4787                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data               41468                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu8.inst                4145                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu8.data               42891                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  360603                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           110085                       # number of Writeback hits
system.l2.Writeback_hits::total                110085                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data               50                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data               54                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data               52                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data               58                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data               72                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data               63                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data               47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu8.data               36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  433                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data             24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data              5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 33                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                36                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data                32                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data               159                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data               569                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data                25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu8.data                43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   919                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   79                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 5838                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                37463                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 5247                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                38837                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 5607                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                36285                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                 4712                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                34277                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                 6844                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                43915                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                 4454                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                44563                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                 4787                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                41493                       # number of demand (read+write) hits
system.l2.demand_hits::cpu8.inst                 4145                       # number of demand (read+write) hits
system.l2.demand_hits::cpu8.data                42934                       # number of demand (read+write) hits
system.l2.demand_hits::total                   361522                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  42                       # number of overall hits
system.l2.overall_hits::cpu0.data                  79                       # number of overall hits
system.l2.overall_hits::cpu1.inst                5838                       # number of overall hits
system.l2.overall_hits::cpu1.data               37463                       # number of overall hits
system.l2.overall_hits::cpu2.inst                5247                       # number of overall hits
system.l2.overall_hits::cpu2.data               38837                       # number of overall hits
system.l2.overall_hits::cpu3.inst                5607                       # number of overall hits
system.l2.overall_hits::cpu3.data               36285                       # number of overall hits
system.l2.overall_hits::cpu4.inst                4712                       # number of overall hits
system.l2.overall_hits::cpu4.data               34277                       # number of overall hits
system.l2.overall_hits::cpu5.inst                6844                       # number of overall hits
system.l2.overall_hits::cpu5.data               43915                       # number of overall hits
system.l2.overall_hits::cpu6.inst                4454                       # number of overall hits
system.l2.overall_hits::cpu6.data               44563                       # number of overall hits
system.l2.overall_hits::cpu7.inst                4787                       # number of overall hits
system.l2.overall_hits::cpu7.data               41493                       # number of overall hits
system.l2.overall_hits::cpu8.inst                4145                       # number of overall hits
system.l2.overall_hits::cpu8.data               42934                       # number of overall hits
system.l2.overall_hits::total                  361522                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               359                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               139                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             18843                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               152                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             20184                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                78                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             18947                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst               140                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             19049                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                54                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data             16207                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                35                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data             17720                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                35                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data             16004                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu8.inst               107                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu8.data             16582                       # number of ReadReq misses
system.l2.ReadReq_misses::total                144736                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          59216                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          57658                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          58409                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          57200                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data          62806                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data          59031                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data          58579                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu8.data          61050                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             473950                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data        31939                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        31697                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data        31307                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data        30915                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data        34348                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data        32328                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data        32269                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu8.data        32810                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           257613                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             372                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             371                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             381                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             377                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             326                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             374                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             345                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu8.data             338                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3848                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                359                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1065                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                139                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data              19215                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                152                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              20555                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              19328                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                140                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data              19426                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 54                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data              16533                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 35                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data              18094                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                 35                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data              16349                       # number of demand (read+write) misses
system.l2.demand_misses::cpu8.inst                107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu8.data              16920                       # number of demand (read+write) misses
system.l2.demand_misses::total                 148584                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               359                       # number of overall misses
system.l2.overall_misses::cpu0.data              1065                       # number of overall misses
system.l2.overall_misses::cpu1.inst               139                       # number of overall misses
system.l2.overall_misses::cpu1.data             19215                       # number of overall misses
system.l2.overall_misses::cpu2.inst               152                       # number of overall misses
system.l2.overall_misses::cpu2.data             20555                       # number of overall misses
system.l2.overall_misses::cpu3.inst                78                       # number of overall misses
system.l2.overall_misses::cpu3.data             19328                       # number of overall misses
system.l2.overall_misses::cpu4.inst               140                       # number of overall misses
system.l2.overall_misses::cpu4.data             19426                       # number of overall misses
system.l2.overall_misses::cpu5.inst                54                       # number of overall misses
system.l2.overall_misses::cpu5.data             16533                       # number of overall misses
system.l2.overall_misses::cpu6.inst                35                       # number of overall misses
system.l2.overall_misses::cpu6.data             18094                       # number of overall misses
system.l2.overall_misses::cpu7.inst                35                       # number of overall misses
system.l2.overall_misses::cpu7.data             16349                       # number of overall misses
system.l2.overall_misses::cpu8.inst               107                       # number of overall misses
system.l2.overall_misses::cpu8.data             16920                       # number of overall misses
system.l2.overall_misses::total                148584                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     19189500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5476000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      7040000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data    998189500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      7692000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data   1069386500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      3815500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data   1003738000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      7334500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data   1009193000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst      2837500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data    858717000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst      1837000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data    938883500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst      1807500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data    847854000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu8.inst      5629500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu8.data    878387000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7667007500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data       212000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data       318000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu5.data       212000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu6.data       105500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu7.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu8.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1059500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data       423500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu3.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu4.data       424000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu5.data       106000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu8.data      1378000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2384500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     51152500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     20035000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     20077500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     20484000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     20148999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data     17456000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data     19900000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data     18339000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu8.data     17973000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     205565999                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     19189500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     56628500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      7040000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data   1018224500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      7692000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data   1089464000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      3815500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data   1024222000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      7334500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data   1029341999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst      2837500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data    876173000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst      1837000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data    958783500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst      1807500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data    866193000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu8.inst      5629500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu8.data    896360000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7872573499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     19189500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     56628500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      7040000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data   1018224500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      7692000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data   1089464000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      3815500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data   1024222000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      7334500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data   1029341999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst      2837500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data    876173000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst      1837000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data    958783500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst      1807500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data    866193000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu8.inst      5629500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu8.data    896360000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7872573499                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             172                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            5977                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           56270                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            5399                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           59011                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            5685                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           55195                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst            4852                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data           53294                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst            6898                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data           59963                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst            4489                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data           61714                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst            4822                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data           57472                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu8.inst            4252                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu8.data           59473                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              505339                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       110085                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            110085                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        59266                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        57712                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        58461                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        57258                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data        62878                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data        59094                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data        58626                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu8.data        61086                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           474383                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data        31942                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        31698                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data        31307                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data        30939                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data        34353                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data        32328                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data        32269                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu8.data        32810                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         257646                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           408                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           418                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data           485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data           943                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data           370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu8.data           381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4767                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              401                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             1144                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             5977                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            56678                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             5399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            59392                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             5685                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            55613                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst             4852                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data            53703                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst             6898                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data            60448                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst             4489                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data            62657                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst             4822                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data            57842                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu8.inst             4252                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu8.data            59854                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               510106                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             401                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            1144                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            5977                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           56678                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            5399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           59392                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            5685                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           55613                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst            4852                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data           53703                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst            6898                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data           60448                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst            4489                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data           62657                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst            4822                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data           57842                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu8.inst            4252                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu8.data           59854                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              510106                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.895262                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.587209                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.023256                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.334868                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.028153                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.342038                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.013720                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.343274                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.028854                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.357432                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.007828                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.270283                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.007797                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.287131                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.007258                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.278466                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu8.inst       0.025165                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu8.data       0.278816                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.286414                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999156                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999064                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.999111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.998987                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.998855                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.998934                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.999198                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu8.data     0.999411                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999087                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999906                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999968                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.999224                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.999854                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu8.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999872                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.991770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.911765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.973753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.911483                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.921760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.672165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.396607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.932432                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu8.data     0.887139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.807216                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.895262                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.930944                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.023256                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.339020                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.028153                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.346090                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.013720                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.347545                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.028854                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.361730                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.007828                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.273508                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.007797                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.288779                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.007258                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.282649                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu8.inst        0.025165                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu8.data        0.282688                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.291281                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.895262                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.930944                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.023256                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.339020                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.028153                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.346090                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.013720                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.347545                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.028854                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.361730                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.007828                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.273508                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.007797                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.288779                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.007258                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.282649                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu8.inst       0.025165                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu8.data       0.282688                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.291281                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53452.646240                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 54217.821782                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 50647.482014                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 52974.022183                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 50605.263158                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 52981.891597                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 48916.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 52976.091202                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 52389.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 52978.791538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 52546.296296                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data 52984.327760                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst 52485.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data 52984.396163                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 51642.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data 52977.630592                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu8.inst 52612.149533                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu8.data 52972.319382                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52972.360021                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data     0.895028                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data     0.919213                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data     3.629578                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data     5.559441                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu5.data     3.375474                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu6.data     1.787197                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu7.data     0.904761                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu8.data     0.868141                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     2.235468                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data    13.259651                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu3.data     1.692912                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu4.data    13.715025                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu5.data     3.086060                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu8.data    41.999390                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     9.256132                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53062.759336                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53857.526882                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 54117.250674                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 53763.779528                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 53445.620690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 53546.012270                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 53208.556150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 53156.521739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu8.data 53174.556213                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53421.517412                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53452.646240                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53172.300469                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 50647.482014                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 52991.126724                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 50605.263158                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53002.383848                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 48916.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 52991.618377                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 52389.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 52987.851282                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 52546.296296                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 52995.403133                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 52485.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 52989.029513                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 51642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 52981.405591                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu8.inst 52612.149533                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu8.data 52976.359338                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52983.992213                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53452.646240                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53172.300469                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 50647.482014                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 52991.126724                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 50605.263158                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53002.383848                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 48916.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 52991.618377                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 52389.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 52987.851282                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 52546.296296                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 52995.403133                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 52485.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 52989.029513                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 51642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 52981.405591                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu8.inst 52612.149533                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu8.data 52976.359338                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52983.992213                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 47                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         2                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.500000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15316                       # number of writebacks
system.l2.writebacks::total                     15316                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.inst              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             68                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             76                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             57                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             31                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu8.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                285                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu8.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 285                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu8.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                285                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          358                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           71                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data        18839                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           76                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data        20182                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data        18946                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data        19048                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.inst           51                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.data        16207                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.data        17718                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.data        16001                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu8.inst          102                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu8.data        16582                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           144451                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        59216                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        57658                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data        58409                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data        57200                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu5.data        62806                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu6.data        59031                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu7.data        58579                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu8.data        61050                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        473950                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data        31939                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        31697                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data        31307                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data        30915                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu5.data        34348                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu6.data        32328                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data        32269                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu8.data        32810                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       257613                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          964                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          372                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          371                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          381                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          377                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          374                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          345                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu8.data          338                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3848                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1056                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data         19211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data         20553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst            21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data         19327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst           109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data         19425                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst            51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data         16533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst            21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data         18092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst            27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data         16346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu8.inst           102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu8.data         16920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            148299                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1056                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data        19211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data        20553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data        19327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data        19425                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data        16533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data        18092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data        16346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu8.inst          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu8.data        16920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           148299                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14693500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3896500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      2898500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data    763324000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      3099500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data    817782000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       855500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data    767661000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst      4457500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data    771794000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.inst      2127500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.data    656790500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst       859000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.data    717929500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst      1128000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.data    648381000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu8.inst      4141500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu8.data    671880500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5853699500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        44000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data   2416929066                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   2352976538                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data   2383644751                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data   2334381696                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu5.data   2562891679                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu6.data   2408663687                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu7.data   2390684559                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu8.data   2494267395                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  19344483371                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data   1295441839                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data   1285531359                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data   1269766367                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data   1253889886                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu5.data   1393087277                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu6.data   1311242199                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data   1308796175                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu8.data   1330698903                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  10448454005                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     39111500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     15413500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     15466500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     15748500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     15455999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data     13401500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data     15241500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data     14048000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu8.data     13771000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    157657999                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14693500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     43008000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      2898500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data    778737500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      3099500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data    833248500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       855500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data    783409500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst      4457500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data    787249999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst      2127500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data    670192000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst       859000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data    733171000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst      1128000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data    662429000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu8.inst      4141500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu8.data    685651500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6011357499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14693500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     43008000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      2898500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data    778737500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      3099500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data    833248500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       855500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data    783409500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst      4457500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data    787249999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst      2127500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data    670192000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst       859000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data    733171000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst      1128000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data    662429000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu8.inst      4141500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu8.data    685651500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6011357499                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.892768                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.534884                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.011879                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.334797                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.014077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.342004                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.003694                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.343256                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.022465                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.357414                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.inst     0.007393                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.data     0.270283                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.004678                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.data     0.287099                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.005599                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.data     0.278414                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu8.inst     0.023989                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu8.data     0.278816                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.285850                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999156                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999064                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.999111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.998987                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu5.data     0.998855                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu6.data     0.998934                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu7.data     0.999198                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu8.data     0.999411                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999087                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999906                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999968                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data     0.999224                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu5.data     0.999854                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu8.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999872                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.991770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.911765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.973753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.911483                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.921760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.672165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.396607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.932432                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu8.data     0.887139                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.807216                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.892768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.923077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.011879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.338950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.014077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.346057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.003694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.347527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.022465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.361712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.007393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.273508                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.004678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.288747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.005599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.282597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu8.inst     0.023989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu8.data     0.282688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.290722                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.892768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.923077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.011879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.338950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.014077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.346057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.003694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.347527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.022465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.361712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.007393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.273508                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.004678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.288747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.005599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.282597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu8.inst     0.023989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu8.data     0.282688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.290722                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41043.296089                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42353.260870                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40823.943662                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40518.286533                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40782.894737                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40520.364681                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 40738.095238                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 40518.367993                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 40894.495413                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 40518.374633                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.inst 41715.686275                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.data 40525.112606                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst 40904.761905                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.data 40519.782142                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst 41777.777778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.data 40521.279920                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu8.inst 40602.941176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu8.data 40518.664817                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40523.772767                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        44000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40815.473284                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40809.194526                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40809.545635                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 40810.868811                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu5.data 40806.478346                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu6.data 40803.369196                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu7.data 40811.290036                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu8.data 40856.140786                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40815.451780                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40559.874730                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40556.877906                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 40558.544958                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 40559.271745                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu5.data 40558.031821                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu6.data 40560.572847                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data 40558.931947                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu8.data 40557.723347                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40558.721823                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40572.095436                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 41434.139785                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 41688.679245                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 41334.645669                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 40997.344828                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 41108.895706                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 40752.673797                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 40718.840580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu8.data 40742.603550                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40971.413462                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41043.296089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 40727.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40823.943662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40536.021030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40782.894737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40541.453802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 40738.095238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 40534.459564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 40894.495413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 40527.670476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst 41715.686275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 40536.623722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst 40904.761905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 40524.596507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst 41777.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 40525.449651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu8.inst 40602.941176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu8.data 40523.138298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40535.387959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41043.296089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 40727.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40823.943662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40536.021030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40782.894737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40541.453802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 40738.095238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 40534.459564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 40894.495413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 40527.670476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst 41715.686275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 40536.623722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst 40904.761905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 40524.596507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst 41777.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 40525.449651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu8.inst 40602.941176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu8.data 40523.138298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40535.387959                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              144451                       # Transaction distribution
system.membus.trans_dist::ReadResp             144451                       # Transaction distribution
system.membus.trans_dist::Writeback             15316                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           650009                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         970736                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          731570                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         1283                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28830                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3841                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      2690487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2690487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port     10470912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10470912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           915447                       # Total snoops (count)
system.membus.snoop_fanout::samples           1819531                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1819531    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1819531                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1340069849                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1832432583                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            8309031                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8280354                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        28677                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           110085                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          650435                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        970769                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1621204                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq       291110                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp       291110                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           328488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          328488                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        11955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1453048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        10798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1543048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1487873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         9704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      1500439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        13796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      1520897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         8978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      1559091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         9645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      1526298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.icache.mem_side::system.l2.cpu_side         8504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.dcache.mem_side::system.l2.cpu_side      1222970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11902053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        25664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       107008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       382528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      4391616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       345536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      4705088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       363840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      4315904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       310528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      4277696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       441472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      4799296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       287296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      5020736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       308608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      4595072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.icache.mem_side::system.l2.cpu_side       272128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.dcache.mem_side::system.l2.cpu_side      4742208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               39692224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9307698                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         10659920                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  17                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17              10659920    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10659920                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5534613291                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            601999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1741491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9000895                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1977358984                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           8137852                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        2125939049                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          8559879                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       2047459661                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.9                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          7294937                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       2072029420                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.9                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         10350979                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy       2051938118                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            2.9                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          6742481                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy       2131817304                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            3.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          7241474                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy       2093083419                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            2.9                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          6382987                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy       1576376025                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            2.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
