$date
	Mon May 23 14:39:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var wire 7 ! HEX0 [6:0] $end
$var reg 4 " SW [3:0] $end
$scope module dut $end
$var wire 4 # SW [3:0] $end
$var wire 7 $ HEX0 [6:0] $end
$scope module dec $end
$var wire 4 % i_binary_number [3:0] $end
$var reg 7 & o_display [6:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111000 &
b111 %
b1111000 $
b111 #
b111 "
b1111000 !
$end
#10
b1000 !
b1000 $
b1000 &
b1010 "
b1010 #
b1010 %
#20
b110 !
b110 $
b110 &
b1110 "
b1110 #
b1110 %
#30
