
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1547742                       # Simulator instruction rate (inst/s)
host_mem_usage                              201517008                       # Number of bytes of host memory used
host_op_rate                                  1745382                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3705.17                       # Real time elapsed on the host
host_tick_rate                              289017853                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5734650509                       # Number of instructions simulated
sim_ops                                    6466939296                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   64                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   41                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       723696                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1447340                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                151006026                       # Number of branches fetched
system.switch_cpus0.committedInsts          875685741                       # Number of instructions committed
system.switch_cpus0.committedOps            997179151                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              2568011240                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles        2568011240                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    246250791                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    237975864                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts    119019942                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls           18689741                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    828004085                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           828004085                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1413175894                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    714136735                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          196052519                       # Number of load instructions
system.switch_cpus0.num_mem_refs            343931413                       # number of memory refs
system.switch_cpus0.num_store_insts         147878894                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses    153616692                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts           153616692                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads    191541640                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes    112671454                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        547278387     54.88%     54.88% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        18671043      1.87%     56.76% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     56.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       17202532      1.73%     58.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       11377984      1.14%     59.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        4682967      0.47%     60.09% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      15515290      1.56%     61.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc     18671966      1.87%     63.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        2613031      0.26%     63.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc      16200297      1.62%     65.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     65.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     65.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         1034305      0.10%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       196052519     19.66%     85.17% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      147878894     14.83%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         997179215                       # Class of executed instruction
system.switch_cpus1.Branches                135952314                       # Number of branches fetched
system.switch_cpus1.committedInsts          910077267                       # Number of instructions committed
system.switch_cpus1.committedOps           1013866996                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              2568011240                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles        2568011240                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    261808722                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    256320629                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts    116050965                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls           11023256                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    867436424                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           867436424                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1375408665                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    801647257                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          215036337                       # Number of load instructions
system.switch_cpus1.num_mem_refs            301837046                       # number of memory refs
system.switch_cpus1.num_store_insts          86800709                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses     90849064                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts            90849064                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads    118785598                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes     71927275                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        616430290     60.80%     60.80% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        35677073      3.52%     64.32% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv           685959      0.07%     64.39% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       11404721      1.12%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        7546194      0.74%     66.26% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        3104875      0.31%     66.56% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      10290169      1.01%     67.58% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc     12382028      1.22%     68.80% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        1732137      0.17%     68.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc      12090561      1.19%     70.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     70.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     70.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     70.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu          685984      0.07%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       215036337     21.21%     91.44% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       86800709      8.56%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1013867037                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests          165                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5425811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          195                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10851622                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            206                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             708847                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311583                       # Transaction distribution
system.membus.trans_dist::CleanEvict           412059                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14851                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14851                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        708847                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1084593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1086445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2171038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2171038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     66172800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     66343168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    132515968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               132515968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            723698                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  723698    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              723698                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2307926006                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2315018716                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6856031276                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.data     19561088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     26714240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          46275328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     19897472                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       19897472                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       152821                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       208705                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             361526                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       155449                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            155449                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.data     18266697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     24946513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             43213210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      18580822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            18580822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      18580822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     18266697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     24946513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            61794032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    310898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples    305514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples    417295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001259842386                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        17377                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        17377                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1512936                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            293704                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     361526                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    155449                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   723052                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  310898                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   243                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            44019                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            45550                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            47668                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            48996                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            47087                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            45654                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            47014                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            49225                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            49868                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            45802                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           41538                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           41159                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           42768                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           41454                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           42667                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           42340                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            19736                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            19672                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            20130                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            19737                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            19720                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            18222                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            19620                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            21470                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            21732                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            21104                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           17824                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           17158                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           18778                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           17612                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           18968                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           19386                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 14199684968                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                3614045000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            27752353718                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    19645.14                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               38395.14                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  423722                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 141726                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                58.62                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.59                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               723052                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              310898                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 358965                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 359238                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   2447                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   2159                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 16300                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 16326                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 17387                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 17393                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 17394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 17393                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 17396                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 17393                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 17386                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 17389                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 17389                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 17389                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 17393                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 17402                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 17393                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 17378                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 17377                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 17377                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    27                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       468230                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   141.288239                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   129.982697                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    88.599833                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        33170      7.08%      7.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       409956     87.55%     94.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         8554      1.83%     96.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         4719      1.01%     97.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         4301      0.92%     98.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         3748      0.80%     99.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         3769      0.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       468230                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        17377                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     41.594004                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    39.550670                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    13.117884                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              1      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11             6      0.03%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15           54      0.31%      0.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          246      1.42%      1.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23          643      3.70%      5.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         1129      6.50%     11.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         1659      9.55%     21.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         2092     12.04%     33.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         2251     12.95%     46.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         2109     12.14%     58.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         1849     10.64%     69.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         1528      8.79%     78.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1196      6.88%     84.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          857      4.93%     89.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          625      3.60%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          426      2.45%     95.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          266      1.53%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          176      1.01%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          103      0.59%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           82      0.47%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           32      0.18%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           16      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95           15      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            4      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103            6      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::108-111            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-115            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::116-119            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        17377                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        17377                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.889682                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.882102                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.506605                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1057      6.08%      6.08% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              21      0.12%      6.20% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           16180     93.11%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              22      0.13%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              96      0.55%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        17377                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              46259776                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  15552                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               19895616                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               46275328                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            19897472                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       43.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       18.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    43.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    18.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.48                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070843459142                       # Total gap between requests
system.mem_ctrls0.avgGap                   2071364.11                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     19552896                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     26706880                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     19895616                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 18259047.347753137350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 24939639.960789505392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 18579088.977751165628                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data       305642                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data       417410                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       310898                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  12497546568                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  15254807150                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24706047836178                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     40889.49                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     36546.34                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  79466731.33                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   54.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1647462180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           875646915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         2481835440                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         796373640                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    212299196100                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    232429302240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      535062484995                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       499.656483                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 602031809645                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 433070558079                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1695700020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           901285935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         2679020820                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         826362540                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    216528175440                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    228867997920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      536031211155                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       500.561107                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 592735799065                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 442366568659                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.data     19678080                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     26679936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          46358016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     19985152                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       19985152                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       153735                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       208437                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             362172                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       156134                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            156134                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.data     18375948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     24914479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             43290427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      18662700                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            18662700                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      18662700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     18375948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     24914479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            61953127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    312268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples    307315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples    416734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001041422446                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        17460                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        17460                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1515451                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            294990                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     362172                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    156134                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   724344                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  312268                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   295                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            44243                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            45392                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            47588                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            49244                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            47330                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            45531                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            46846                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            49478                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            50096                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            46063                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           41248                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           41316                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           43163                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           41266                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           42991                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           42254                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            19942                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            19656                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            19990                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            20371                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            19884                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            18016                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            19348                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            21484                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            21990                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            21110                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           17654                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           17300                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           19086                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           17734                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           19136                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           19538                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.04                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 14318089007                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                3620245000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            27894007757                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    19775.03                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               38525.03                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  424309                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 142355                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                58.60                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.59                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               724344                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              312268                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 359574                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 359835                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   2454                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   2186                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 16326                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 16353                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 17481                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 17481                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 17475                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 17474                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 17466                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 17465                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 17468                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 17471                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 17476                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 17478                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 17482                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 17484                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 17469                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 17460                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 17460                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 17460                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       469623                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   141.224565                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   129.951529                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    88.376869                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        33393      7.11%      7.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       411014     87.52%     94.63% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         8639      1.84%     96.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         4825      1.03%     97.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         4244      0.90%     98.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         3760      0.80%     99.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         3732      0.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       469623                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        17460                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     41.468099                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    39.360628                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    13.351614                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-7              1      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            67      0.38%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          913      5.23%      5.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         2937     16.82%     22.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         4370     25.03%     47.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         3831     21.94%     69.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         2697     15.45%     84.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         1483      8.49%     93.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71          692      3.96%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79          287      1.64%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          128      0.73%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95           34      0.19%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103           13      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        17460                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        17460                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.883104                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.875259                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.514992                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1114      6.38%      6.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              20      0.11%      6.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           16212     92.85%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              21      0.12%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              93      0.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        17460                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              46339136                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  18880                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               19983296                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               46358016                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            19985152                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       43.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       18.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    43.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    18.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.48                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070858135457                       # Total gap between requests
system.mem_ctrls1.avgGap                   2066073.20                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     19668160                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     26670976                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     19983296                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 18366684.131250139326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 24906111.790027808398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 18660967.041821625084                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data       307470                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data       416874                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       312268                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  12609512205                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  15284495552                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24700674060618                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     41010.54                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     36664.55                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  79100881.49                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   54.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1656372900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           880383075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         2487554580                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         801520560                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    212511208170                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    232253292000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      535122999765                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       499.712993                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 601563625161                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 433538742563                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1696742460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           901836210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         2682155280                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         828367020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    216746775000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    228683914080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      536072458530                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       500.599625                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 592257195701                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 442845172023                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1949091886                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    875685806                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2824777692                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1949091886                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    875685806                       # number of overall hits
system.cpu0.icache.overall_hits::total     2824777692                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          886                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           886                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          886                       # number of overall misses
system.cpu0.icache.overall_misses::total          886                       # number of overall misses
system.cpu0.icache.demand_accesses::.cpu0.inst   1949092772                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    875685806                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2824778578                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1949092772                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    875685806                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2824778578                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          262                       # number of writebacks
system.cpu0.icache.writebacks::total              262                       # number of writebacks
system.cpu0.icache.replacements                   262                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1949091886                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    875685806                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2824777692                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1949092772                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    875685806                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2824778578                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.952106                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2824778578                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              886                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         3188237.672686                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   623.952106                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999923                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999923                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses     110166365428                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses    110166365428                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    729843505                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    324719871                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1054563376                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    729843505                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    324719871                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1054563376                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6833277                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2758445                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9591722                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6833277                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      2758445                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9591722                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  55438833531                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  55438833531                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  55438833531                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  55438833531                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    736676782                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    327478316                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1064155098                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    736676782                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    327478316                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1064155098                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.009276                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.008423                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009013                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.009276                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.008423                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009013                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 20097.857137                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  5779.862420                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 20097.857137                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  5779.862420                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4512312                       # number of writebacks
system.cpu0.dcache.writebacks::total          4512312                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      2758445                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2758445                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2758445                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2758445                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  53138290401                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  53138290401                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  53138290401                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  53138290401                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.008423                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002592                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.008423                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002592                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 19263.857137                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19263.857137                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 19263.857137                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19263.857137                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9593584                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    415604239                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    186151487                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      601755726                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6165495                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2757121                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8922616                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  55397535936                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  55397535936                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    421769734                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    188908608                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    610678342                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.014618                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.014595                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014611                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 20092.529829                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  6208.665254                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2757121                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2757121                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  53098097022                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  53098097022                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.014595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004515                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 19258.529829                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19258.529829                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    314239266                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    138568384                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     452807650                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       667782                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         1324                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       669106                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     41297595                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     41297595                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    314907048                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    138569708                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    453476756                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.002121                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001476                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 31191.537009                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total    61.720557                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         1324                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1324                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     40193379                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     40193379                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 30357.537009                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30357.537009                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     19717861                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data      9309083                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     29026944                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2015                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          103                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2118                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1356084                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1356084                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     19719876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data      9309186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     29029062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000102                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000073                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 13165.864078                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total   640.266289                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          103                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          103                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1270182                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1270182                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 12331.864078                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12331.864078                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     19719876                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data      9309186                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     29029062                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     19719876                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data      9309186                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     29029062                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1122213222                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9593840                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           116.972268                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   144.251699                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   111.747620                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.563483                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.436514                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      35920416944                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     35920416944                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2000204364                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    910077309                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2910281673                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2000204364                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    910077309                       # number of overall hits
system.cpu1.icache.overall_hits::total     2910281673                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          874                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           874                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          874                       # number of overall misses
system.cpu1.icache.overall_misses::total          874                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu1.inst   2000205238                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    910077309                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2910282547                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2000205238                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    910077309                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2910282547                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          250                       # number of writebacks
system.cpu1.icache.writebacks::total              250                       # number of writebacks
system.cpu1.icache.replacements                   250                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2000204364                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    910077309                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2910281673                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          874                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          874                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    910077309                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2910282547                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.933965                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2910282547                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              874                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         3329842.731121                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   623.933965                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999894                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses     113501020207                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses    113501020207                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    633374898                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    288312688                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       921687586                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    633374898                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    288312688                       # number of overall hits
system.cpu1.dcache.overall_hits::total      921687586                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6166974                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2667232                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8834206                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6166974                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2667232                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8834206                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  61726493805                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  61726493805                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  61726493805                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  61726493805                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    639541872                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    290979920                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    930521792                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    639541872                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    290979920                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    930521792                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.009643                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.009166                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009494                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.009643                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.009166                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009494                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 23142.528961                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  6987.214675                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 23142.528961                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  6987.214675                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2758967                       # number of writebacks
system.cpu1.dcache.writebacks::total          2758967                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2667232                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2667232                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2667232                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2667232                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  59502022317                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  59502022317                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  59502022317                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  59502022317                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.009166                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002866                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.009166                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002866                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22308.528961                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22308.528961                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22308.528961                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22308.528961                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8834054                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    453489019                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    207694171                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      661183190                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5828617                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2619491                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8448108                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  60006310425                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  60006310425                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    210313662                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    669631298                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.012690                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.012455                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012616                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 22907.622292                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7102.928895                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2619491                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2619491                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  57821654931                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  57821654931                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.012455                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003912                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 22073.622292                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22073.622292                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    179885879                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     80618517                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     260504396                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       338357                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        47741                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       386098                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1720183380                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1720183380                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     80666258                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    260890494                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.001877                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000592                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001480                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 36031.574119                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  4455.302488                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        47741                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        47741                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1680367386                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1680367386                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000592                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000183                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 35197.574119                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 35197.574119                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     13495618                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data      6174071                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     19669689                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           73                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           31                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          104                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       339438                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       339438                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data      6174102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     19669793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 10949.612903                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  3263.826923                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           31                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       313584                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       313584                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10115.612903                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10115.612903                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     13495691                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data      6174102                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     19669793                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data      6174102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     19669793                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          969861378                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8834310                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           109.783489                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   136.730607                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   119.268705                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.534104                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.465893                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      31044398406                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     31044398406                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      2451992                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      2250121                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4702113                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      2451992                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      2250121                       # number of overall hits
system.l2.overall_hits::total                 4702113                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.data       306556                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       417142                       # number of demand (read+write) misses
system.l2.demand_misses::total                 723698                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.data       306556                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       417142                       # number of overall misses
system.l2.overall_misses::total                723698                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.data  28144852467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  36454607457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64599459924                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  28144852467                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  36454607457                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64599459924                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.data      2758548                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      2667263                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5425811                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      2758548                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      2667263                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5425811                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.111129                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.156393                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133381                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.111129                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.156393                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133381                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.data 91809.824199                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 87391.361831                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89263.007393                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 91809.824199                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 87391.361831                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89263.007393                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              311583                       # number of writebacks
system.l2.writebacks::total                    311583                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.data       306556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       417142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            723698                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data       306556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       417142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           723698                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  25520023365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  32885090757                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  58405114122                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  25520023365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  32885090757                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  58405114122                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.111129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.156393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133381                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.111129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.156393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133381                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 83247.508987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 78834.283666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80703.710832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 83247.508987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 78834.283666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80703.710832                       # average overall mshr miss latency
system.l2.replacements                         723764                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1892665                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1892665                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1892665                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1892665                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           84                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            84                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus0.data          962                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data        33252                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 34214                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data          362                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data        14489                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14851                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data     30110319                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data   1328651655                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1358761974                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         1324                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data        47741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             49065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.273414                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.303492                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.302680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 83177.676796                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 91700.714680                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91492.961686                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data          362                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data        14489                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14851                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data     27022420                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1204464436                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1231486856                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.273414                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.303492                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.302680                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 74647.569061                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 83129.576644                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82922.823783                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      2451030                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      2216869                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4667899                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       306194                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       402653                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          708847                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  28114742148                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  35125955802                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  63240697950                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      2757224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      2619522                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5376746                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.111052                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.153712                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.131836                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 91820.029615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 87236.294780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89216.287788                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       306194                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       402653                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       708847                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  25493000945                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  31680626321                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  57173627266                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.111052                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.153712                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131836                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 83257.676326                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 78679.722543                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80657.218364                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    26708812                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    756532                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     35.304273                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.776660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     2582.773722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2013.526380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 12535.913599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 15621.009639                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.078820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.061448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.382566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.476715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          588                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        26026                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 174347076                       # Number of tag accesses
system.l2.tags.data_accesses                174347076                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5376746                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2204248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3945327                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            49065                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           49065                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5376746                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8275644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8001789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16277433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    500903296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    435861632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              936764928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          723764                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39882624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6149575                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000062                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008105                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6149204     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    360      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6149575                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7682091594                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        5561520827                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5751689892                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
