// Seed: 1629767347
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  input wire id_3;
  output wor id_2;
  output wire id_1;
  always @(id_3) id_4[-1] = 1'b0 == id_3;
  logic id_5[-1 'b0 : -1];
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout tri1 id_5;
  output wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  assign id_4 = id_1;
  assign id_2[-1] = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2
  );
  assign id_5 = 1 == -1;
endmodule
