verilog xil_defaultlib --include "../../../../cpu.srcs/sources_1/ip/vga_controller_0/src/clk_wiz_ip" \
"../../../../cpu.srcs/sources_1/ip/vga_controller_0/src/clk_wiz_ip/clk_wiz_ip_clk_wiz.v" \
"../../../../cpu.srcs/sources_1/ip/vga_controller_0/src/clk_wiz_ip/clk_wiz_ip.v" \
"../../../../cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v" \
"../../../../cpu.srcs/sources_1/ip/vga_controller_0/sim/vga_controller_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
