<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_gpio_0_gpio_io_o"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/BusController16_1_Ready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/BusController16_1_InD[15]"/>
        <net name="design_1_i/BusController16_1_InD[14]"/>
        <net name="design_1_i/BusController16_1_InD[13]"/>
        <net name="design_1_i/BusController16_1_InD[12]"/>
        <net name="design_1_i/BusController16_1_InD[11]"/>
        <net name="design_1_i/BusController16_1_InD[10]"/>
        <net name="design_1_i/BusController16_1_InD[9]"/>
        <net name="design_1_i/BusController16_1_InD[8]"/>
        <net name="design_1_i/BusController16_1_InD[7]"/>
        <net name="design_1_i/BusController16_1_InD[6]"/>
        <net name="design_1_i/BusController16_1_InD[5]"/>
        <net name="design_1_i/BusController16_1_InD[4]"/>
        <net name="design_1_i/BusController16_1_InD[3]"/>
        <net name="design_1_i/BusController16_1_InD[2]"/>
        <net name="design_1_i/BusController16_1_InD[1]"/>
        <net name="design_1_i/BusController16_1_InD[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/OutDA_1[15]"/>
        <net name="design_1_i/OutDA_1[14]"/>
        <net name="design_1_i/OutDA_1[13]"/>
        <net name="design_1_i/OutDA_1[12]"/>
        <net name="design_1_i/OutDA_1[11]"/>
        <net name="design_1_i/OutDA_1[10]"/>
        <net name="design_1_i/OutDA_1[9]"/>
        <net name="design_1_i/OutDA_1[8]"/>
        <net name="design_1_i/OutDA_1[7]"/>
        <net name="design_1_i/OutDA_1[6]"/>
        <net name="design_1_i/OutDA_1[5]"/>
        <net name="design_1_i/OutDA_1[4]"/>
        <net name="design_1_i/OutDA_1[3]"/>
        <net name="design_1_i/OutDA_1[2]"/>
        <net name="design_1_i/OutDA_1[1]"/>
        <net name="design_1_i/OutDA_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/clk_wiz_0_clk_out1"/>
      </nets>
    </probe>
  </probeset>
</probeData>
