/*
   Copyright (C) 2004 - 2018 Universit√© de Versailles Saint-Quentin-en-Yvelines (UVSQ)

   This file is part of MAQAO.

  MAQAO is free software; you can redistribute it and/or
   modify it under the terms of the GNU Lesser General Public License
   as published by the Free Software Foundation; either version 3
   of the License, or (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU Lesser General Public License for more details.

   You should have received a copy of the GNU Lesser General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */


/**
* \file arm64_fct_9.c
* \brief This file contains the bodies of functions corresponding to semantic actions
* \warning This file has been automatically generated by MINJAG from file arm64_6bf96bbfcca0afd1af78d50ba75869a8.bdf and should not be modified
* */
#include <stdlib.h>
#include "fsmutils.h"
#include "arm64_arch.h"
#include "arm64_sym.h"
#include "arm64_macros.h"
#include "arm64_fct.h"
#ifdef INSN_OPCODE_3b01
void arm64_coder__1193(void** vars) {
	/*Reduction for line 276 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_BIT_ARM64_FM_MOV_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_BIT,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1194(void** vars) {
	/*Reduction for line 277 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_BSL_ARM64_FM_MOV_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_BSL,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1195(void** vars) {
	/*Reduction for line 385 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_EOR_ARM64_FM_XOR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_EOR,ISET_ARM64,FM_XOR,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1196(void** vars) {
	/*Reduction for line 397 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FABD_ARM64_FM_ABS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FABD,ISET_ARM64,FM_ABS,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1197(void** vars) {
	/*Reduction for line 405 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FACGE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FACGE,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1198(void** vars) {
	/*Reduction for line 409 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FACGT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FACGT,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1199(void** vars) {
	/*Reduction for line 411 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FADD_ARM64_FM_ADD_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FADD,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1200(void** vars) {
	/*Reduction for line 417 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FADDP_ARM64_FM_ADD_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FADDP,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1201(void** vars) {
	/*Reduction for line 425 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FCMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FCMEQ,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_BIT,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1202(void** vars) {
	/*Reduction for line 429 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FCMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_FCMEQ,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_BIT,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1203(void** vars) {
	/*Reduction for line 433 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FCMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FCMGE,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_BIT,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1204(void** vars) {
	/*Reduction for line 437 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FCMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_FCMGE,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_BIT,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1205(void** vars) {
	/*Reduction for line 441 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FCMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FCMGT,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_BIT,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1206(void** vars) {
	/*Reduction for line 445 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FCMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_FCMGT,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_BIT,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1207(void** vars) {
	/*Reduction for line 449 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FCMLE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_FCMLE,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_BIT,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1208(void** vars) {
	/*Reduction for line 453 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FCMLT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_FCMLT,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_BIT,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1209(void** vars) {
	/*Reduction for line 544 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FCVTZS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SFXP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_FCVTZS,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_SFXP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1210(void** vars) {
	/*Reduction for line 560 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FCVTZU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UFXP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_FCVTZU,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_UFXP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1211(void** vars) {
	/*Reduction for line 574 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FDIV_ARM64_FM_DIV_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FDIV,ISET_ARM64,FM_DIV,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1212(void** vars) {
	/*Reduction for line 580 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FMAX_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMAX,ISET_ARM64,FM_MAX,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1213(void** vars) {
	/*Reduction for line 584 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FMAXNM_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMAXNM,ISET_ARM64,FM_MAX,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1214(void** vars) {
	/*Reduction for line 590 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FMAXNMP_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMAXNMP,ISET_ARM64,FM_MAX,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1215(void** vars) {
	/*Reduction for line 595 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FMAXP_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMAXP,ISET_ARM64,FM_MAX,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1216(void** vars) {
	/*Reduction for line 598 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FMIN_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMIN,ISET_ARM64,FM_MIN,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1217(void** vars) {
	/*Reduction for line 602 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FMINNM_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMINNM,ISET_ARM64,FM_MIN,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1218(void** vars) {
	/*Reduction for line 608 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FMINNMP_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMINNMP,ISET_ARM64,FM_MIN,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1219(void** vars) {
	/*Reduction for line 613 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FMINP_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMINP,ISET_ARM64,FM_MIN,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1220(void** vars) {
	/*Reduction for line 620 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FMLA_ARM64_FM_FMA_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMLA,ISET_ARM64,FM_FMA,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1221(void** vars) {
	/*Reduction for line 626 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FMLS_ARM64_FM_FMS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMLS,ISET_ARM64,FM_FMS,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1222(void** vars) {
	/*Reduction for line 646 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FMUL_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMUL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1223(void** vars) {
	/*Reduction for line 656 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FMULX_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMULX,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1224(void** vars) {
	/*Reduction for line 674 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FRECPS_ARM64_FM_RCP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FRECPS,ISET_ARM64,FM_RCP,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1225(void** vars) {
	/*Reduction for line 712 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FRSQRTS_ARM64_FM_SQRT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FRSQRTS,ISET_ARM64,FM_SQRT,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1226(void** vars) {
	/*Reduction for line 718 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_FSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FSUB,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1227(void** vars) {
	/*Reduction for line 1041 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_MUL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_MUL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_INT,T_INT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1228(void** vars) {
	/*Reduction for line 1042 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_MUL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_MUL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_INT,T_INT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1229(void** vars) {
	/*Reduction for line 1043 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_MUL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_MUL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_INT,T_INT,DATASZ_64b,DATASZ_64b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1230(void** vars) {
	/*Reduction for line 1060 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_ORN_ARM64_FM_OR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_ORN,ISET_ARM64,FM_OR,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1231(void** vars) {
	/*Reduction for line 1067 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_ORR_ARM64_FM_OR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_ORR,ISET_ARM64,FM_OR,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1232(void** vars) {
	/*Reduction for line 1068 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_PMUL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_PMUL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_INT,T_INT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1233(void** vars) {
	/*Reduction for line 1152 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_SFXP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SCVTF,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_FP,T_SFXP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1234(void** vars) {
	/*Reduction for line 1180 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_INT,T_INT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1235(void** vars) {
	/*Reduction for line 1181 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_INT,T_INT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,RW4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1236(void** vars) {
	/*Reduction for line 1182 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_INT,T_INT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1237(void** vars) {
	/*Reduction for line 1198 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SLI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SLI,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_INT,T_INT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1238(void** vars) {
	/*Reduction for line 1199 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SLI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SLI,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_INT,T_INT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,RW4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1239(void** vars) {
	/*Reduction for line 1200 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SLI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SLI,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_INT,T_INT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1240(void** vars) {
	/*Reduction for line 1295 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SQDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQDMULH,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,RW4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1241(void** vars) {
	/*Reduction for line 1296 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SQDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQDMULH,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1242(void** vars) {
	/*Reduction for line 1323 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SQRDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQRDMULH,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,RW4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1243(void** vars) {
	/*Reduction for line 1324 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SQRDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQRDMULH,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
#endif
#ifdef INSN_OPCODE_3b11
void arm64_coder__1244(void** vars) {
	/*Reduction for line 1927 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_ZIP2_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_ZIP2,ISET_ARM64,FM_CRYPTO,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1245(void** vars) {
	/*Reduction for line 1925 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_ZIP1_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_ZIP1,ISET_ARM64,FM_CRYPTO,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1246(void** vars) {
	/*Reduction for line 1917 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_UZP2_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UZP2,ISET_ARM64,FM_CRYPTO,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1247(void** vars) {
	/*Reduction for line 1915 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_UZP1_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UZP1,ISET_ARM64,FM_CRYPTO,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1248(void** vars) {
	/*Reduction for line 1879 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_USHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_USHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1249(void** vars) {
	/*Reduction for line 1865 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_URSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_URSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1250(void** vars) {
	/*Reduction for line 1863 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_URHADD_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_URHADD,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1251(void** vars) {
	/*Reduction for line 1851 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_UQSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UQSUB,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1252(void** vars) {
	/*Reduction for line 1836 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_UQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UQSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1253(void** vars) {
	/*Reduction for line 1813 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_UQRSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UQRSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1254(void** vars) {
	/*Reduction for line 1807 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_UQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UQADD,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1255(void** vars) {
	/*Reduction for line 1765 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_UMINP_ARM64_FM_MIN_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMINP,ISET_ARM64,FM_MIN,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1256(void** vars) {
	/*Reduction for line 1764 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_UMIN_ARM64_FM_MIN_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMIN,ISET_ARM64,FM_MIN,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1257(void** vars) {
	/*Reduction for line 1760 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_UMAXP_ARM64_FM_MAX_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMAXP,ISET_ARM64,FM_MAX,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1258(void** vars) {
	/*Reduction for line 1759 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_UMAX_ARM64_FM_MAX_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMAX,ISET_ARM64,FM_MAX,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1259(void** vars) {
	/*Reduction for line 1757 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_UHSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UHSUB,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1260(void** vars) {
	/*Reduction for line 1756 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_UHADD_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UHADD,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1261(void** vars) {
	/*Reduction for line 1712 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_UABD_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UABD,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1262(void** vars) {
	/*Reduction for line 1705 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_UABA_ARM64_FM_SUB_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UABA,ISET_ARM64,FM_SUB,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1263(void** vars) {
	/*Reduction for line 1703 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_TRN2_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TRN2,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1264(void** vars) {
	/*Reduction for line 1701 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_TRN1_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TRN1,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1265(void** vars) {
	/*Reduction for line 1654 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_SUB_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SUB,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_INT,T_INT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1266(void** vars) {
	/*Reduction for line 1433 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_SSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1267(void** vars) {
	/*Reduction for line 1420 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_SRSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SRSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1268(void** vars) {
	/*Reduction for line 1413 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_SRHADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SRHADD,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1269(void** vars) {
	/*Reduction for line 1393 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_SQSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQSUB,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1270(void** vars) {
	/*Reduction for line 1361 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_SQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1271(void** vars) {
	/*Reduction for line 219 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_ADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_ADD,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1272(void** vars) {
	/*Reduction for line 233 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_ADDP_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_ADDP,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1273(void** vars) {
	/*Reduction for line 302 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_CMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_CMEQ,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1274(void** vars) {
	/*Reduction for line 305 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_CMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_CMEQ,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1275(void** vars) {
	/*Reduction for line 308 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_CMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_CMGE,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1276(void** vars) {
	/*Reduction for line 311 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_CMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_CMGE,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1277(void** vars) {
	/*Reduction for line 314 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_CMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_CMGT,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1278(void** vars) {
	/*Reduction for line 317 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_CMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_CMGT,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1279(void** vars) {
	/*Reduction for line 320 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_CMHI_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_CMHI,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1280(void** vars) {
	/*Reduction for line 323 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_CMHS_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_CMHS,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1281(void** vars) {
	/*Reduction for line 326 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_CMLE_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_CMLE,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1282(void** vars) {
	/*Reduction for line 329 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_CMLT_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_CMLT,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1283(void** vars) {
	/*Reduction for line 332 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_CMTST_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_CMTST,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1284(void** vars) {
	/*Reduction for line 1009 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_MLA_ARM64_FM_ADD_A_NA_S_SIMD_T_INT_T_INT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_MLA,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_INT,T_INT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1285(void** vars) {
	/*Reduction for line 1012 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_MLS_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_MLS,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_INT,T_INT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1286(void** vars) {
	/*Reduction for line 1113 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_SABA_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SABA,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1287(void** vars) {
	/*Reduction for line 1120 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_SABD_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SABD,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1288(void** vars) {
	/*Reduction for line 1178 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_SHADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SHADD,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1289(void** vars) {
	/*Reduction for line 1196 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_SHSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SHSUB,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1290(void** vars) {
	/*Reduction for line 1203 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_SMAX_ARM64_FM_MAX_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMAX,ISET_ARM64,FM_MAX,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1291(void** vars) {
	/*Reduction for line 1204 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_SMAXP_ARM64_FM_MAX_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMAXP,ISET_ARM64,FM_MAX,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1292(void** vars) {
	/*Reduction for line 1209 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_SMIN_ARM64_FM_MIN_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMIN,ISET_ARM64,FM_MIN,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1293(void** vars) {
	/*Reduction for line 1210 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_SMINP_ARM64_FM_MIN_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMINP,ISET_ARM64,FM_MIN,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1294(void** vars) {
	/*Reduction for line 1261 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_SQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQADD,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1295(void** vars) {
	/*Reduction for line 1329 from the ISA description file*/
	INSN_OPCODE_3b11(vars[BDFVar__template],arm64_VARIANTID_SQRSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQRSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
#endif
#ifdef INSN_OPCODE_3c00
void arm64_coder__1296(void** vars) {
	/*Reduction for line 1908 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_USUBL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_USUBL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R4S);
}
void arm64_coder__1297(void** vars) {
	/*Reduction for line 1907 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_USUBL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_USUBL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R8H);
}
void arm64_coder__1298(void** vars) {
	/*Reduction for line 1906 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_USUBL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_USUBL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R16B);
}
void arm64_coder__1299(void** vars) {
	/*Reduction for line 1905 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_USUBL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_USUBL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R2S);
}
void arm64_coder__1300(void** vars) {
	/*Reduction for line 1904 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_USUBL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_USUBL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R4H);
}
void arm64_coder__1301(void** vars) {
	/*Reduction for line 1903 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_USUBL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_USUBL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R8B);
}
void arm64_coder__1302(void** vars) {
	/*Reduction for line 1886 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_USHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_USHLL2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R4S);
}
void arm64_coder__1303(void** vars) {
	/*Reduction for line 1885 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_USHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_USHLL2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R8H);
}
void arm64_coder__1304(void** vars) {
	/*Reduction for line 1884 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_USHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_USHLL2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R16B);
}
void arm64_coder__1305(void** vars) {
	/*Reduction for line 1883 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_USHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_USHLL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R2S);
}
void arm64_coder__1306(void** vars) {
	/*Reduction for line 1882 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_USHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_USHLL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R4H);
}
void arm64_coder__1307(void** vars) {
	/*Reduction for line 1881 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_USHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_USHLL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R8B);
}
void arm64_coder__1308(void** vars) {
	/*Reduction for line 1846 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UQSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_UQSHRN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W4S,R2D);
}
void arm64_coder__1309(void** vars) {
	/*Reduction for line 1845 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UQSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_UQSHRN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W8H,R4S);
}
void arm64_coder__1310(void** vars) {
	/*Reduction for line 1844 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UQSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_UQSHRN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W16B,R8H);
}
void arm64_coder__1311(void** vars) {
	/*Reduction for line 1843 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UQSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_UQSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W2S,R2D);
}
void arm64_coder__1312(void** vars) {
	/*Reduction for line 1842 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UQSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_UQSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W4H,R4S);
}
void arm64_coder__1313(void** vars) {
	/*Reduction for line 1841 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UQSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_UQSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W8B,R8H);
}
void arm64_coder__1314(void** vars) {
	/*Reduction for line 1823 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UQRSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_UQRSHRN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W4S,R2D);
}
void arm64_coder__1315(void** vars) {
	/*Reduction for line 1822 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UQRSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_UQRSHRN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W8H,R4S);
}
void arm64_coder__1316(void** vars) {
	/*Reduction for line 1821 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UQRSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_UQRSHRN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W16B,R8H);
}
void arm64_coder__1317(void** vars) {
	/*Reduction for line 1820 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UQRSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_UQRSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W2S,R2D);
}
void arm64_coder__1318(void** vars) {
	/*Reduction for line 1819 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UQRSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_UQRSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W4H,R4S);
}
void arm64_coder__1319(void** vars) {
	/*Reduction for line 1818 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UQRSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_UQRSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W8B,R8H);
}
void arm64_coder__1320(void** vars) {
	/*Reduction for line 1802 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMULL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R4S);
}
void arm64_coder__1321(void** vars) {
	/*Reduction for line 1801 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMULL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R8H);
}
void arm64_coder__1322(void** vars) {
	/*Reduction for line 1800 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMULL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R16B);
}
void arm64_coder__1323(void** vars) {
	/*Reduction for line 1799 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMULL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R2S);
}
void arm64_coder__1324(void** vars) {
	/*Reduction for line 1798 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMULL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R4H);
}
void arm64_coder__1325(void** vars) {
	/*Reduction for line 1797 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMULL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R8B);
}
void arm64_coder__1326(void** vars) {
	/*Reduction for line 1788 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMLSL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R4S);
}
void arm64_coder__1327(void** vars) {
	/*Reduction for line 1787 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMLSL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R8H);
}
void arm64_coder__1328(void** vars) {
	/*Reduction for line 1786 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMLSL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R16B);
}
void arm64_coder__1329(void** vars) {
	/*Reduction for line 1785 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMLSL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R2S);
}
void arm64_coder__1330(void** vars) {
	/*Reduction for line 1784 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMLSL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R4H);
}
void arm64_coder__1331(void** vars) {
	/*Reduction for line 1783 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMLSL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R8B);
}
#endif
