# PLCT开源进展·第44期·2023年04月01日

## 卷首语


## 本期亮点


## V8 for RISC-V

## OpenJDK for RV32GC（史宁宁）


## OpenJDK upstream (Mostly RV64-related)

## OpenJDK upstream（张定立）

## OpenJDK upstream（曹贵）

## OpenJDK8 backporting （章翔）

## Clang/LLVM for RISC-V 相关工作

## gollvm 相关工作

## mold 相关工作

本期没有新的进展

## GNU Toolchain for RISC-V 相关工作

## Arch Linux for RISC-V

## Gentoo for RISC-V

## Nixpkgs for RISC-V

## Firefox (Spidermonkey) on RV64GCV

## Enable DynamoRIO running on RV64GC

## OpenCV for RV64GCV

## Experimental/simd in LIBCXX

## LuaJIT RV64G porting

## gem5

## Spike

## QEMU

## box64

3 月份开始给 box64 增加 RISC-V JIT backend，以下是相关的已合并 PR：

### xctan

- [Added DF F0+i FCOMIP and DF /0 FILD opcodes](https://github.com/ptitSeb/box64/pull/649) 
- [Added more D8 opcodes](https://github.com/ptitSeb/box64/pull/646) 
- [Added D8 /0 FADD opcode](https://github.com/ptitSeb/box64/pull/642) 
- [Added more opcodes and optimize printer output](https://github.com/ptitSeb/box64/pull/630) 
- [Fixed register name of float load/store in printer](https://github.com/ptitSeb/box64/pull/621) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/617) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/614) 
- [Added some opcodes](https://github.com/ptitSeb/box64/pull/608) 
- [Added B0 MOV opcode and small optim](https://github.com/ptitSeb/box64/pull/607) 
- [Fixed lr.d and sc.d instruction name in printer](https://github.com/ptitSeb/box64/pull/606) 
- [Added 6B IMUL opcode](https://github.com/ptitSeb/box64/pull/603) 
- [Added {21,23} AND opcode](https://github.com/ptitSeb/box64/pull/602) 
- [Added C0 /{4,5,6,7} opcode](https://github.com/ptitSeb/box64/pull/601) 
- [Added FF /0 INC opcode](https://github.com/ptitSeb/box64/pull/592) 
- [Enable test for RV64 and ARM64 in CI](https://github.com/ptitSeb/box64/pull/583) (co-author)
- [Added 03 ADD opcode](https://github.com/ptitSeb/box64/pull/582) 
- [Added 2B SUB opcode](https://github.com/ptitSeb/box64/pull/580) 
- [Added 3B CMP opcode](https://github.com/ptitSeb/box64/pull/578) 
- [Added 68 PUSH opcode](https://github.com/ptitSeb/box64/pull/575) 
- [Added 98 CWDE opcode](https://github.com/ptitSeb/box64/pull/574) 
- [Added 01 ADD opcode](https://github.com/ptitSeb/box64/pull/573) 
- [Added {C1,D1} /{5,7} opcode and some fixes](https://github.com/ptitSeb/box64/pull/569) 
- [Added {81,83} /0 ADD opcode](https://github.com/ptitSeb/box64/pull/564) 
- [Added C1 /7 SAR opcode](https://github.com/ptitSeb/box64/pull/559) 
- [Added 8B MOV opcode](https://github.com/ptitSeb/box64/pull/555) 

### ksco

- [Added more opcodes](https://github.com/ptitSeb/box64/pull/656) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/655) 
- [Added more SS opcodes](https://github.com/ptitSeb/box64/pull/654) 
- [Added 0F 2E,2F opcode & some fixes in printer](https://github.com/ptitSeb/box64/pull/653) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/651)
- [Added some 66 0F Pxxx opcodes](https://github.com/ptitSeb/box64/pull/650) 
- [Fixed more issues caught by cosim](https://github.com/ptitSeb/box64/pull/647) 
- [Fixed issues caught by newly added cosim framework](https://github.com/ptitSeb/box64/pull/645) 
- [Fixes and some optims](https://github.com/ptitSeb/box64/pull/638) 
- [Fixed minor issues](https://github.com/ptitSeb/box64/pull/636) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/633) 
- [Added more opcodes & some fixes & some optimizations](https://github.com/ptitSeb/box64/pull/632) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/631) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/629) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/628) 
- [Update README](https://github.com/ptitSeb/box64/pull/626)
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/625) 
- [Fixed F7 /6 DIV opcode](https://github.com/ptitSeb/box64/pull/624) 
- [Fixed UFLAG_OP12 helper macro](https://github.com/ptitSeb/box64/pull/623) 
- [Added A5 REP MOVSD opcode](https://github.com/ptitSeb/box64/pull/622) 
- [Added more opcodes and some fixes](https://github.com/ptitSeb/box64/pull/619) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/618) 
- [Fixed 88 MOV opcode](https://github.com/ptitSeb/box64/pull/613) 
- [Added more opcode](https://github.com/ptitSeb/box64/pull/612) 
- [Added AB STOSD opcode](https://github.com/ptitSeb/box64/pull/611) 
- [Added 19 SBB opcode](https://github.com/ptitSeb/box64/pull/605) 
- [Added F0 0F C1 LOCK XADD opcode](https://github.com/ptitSeb/box64/pull/604) 
- [Added more opcode](https://github.com/ptitSeb/box64/pull/600) 
- [Added 66 89 MOV opcode](https://github.com/ptitSeb/box64/pull/599) 
- [Added 66 3D CMP opcode](https://github.com/ptitSeb/box64/pull/598) 
- [Added 80 /3 SBB opcode](https://github.com/ptitSeb/box64/pull/597) 
- [Added 80 /4 AND opcode](https://github.com/ptitSeb/box64/pull/594) 
- [Added more opcode](https://github.com/ptitSeb/box64/pull/591) 
- [Fixed BF MOVSX opcode](https://github.com/ptitSeb/box64/pull/590) 
- [Fixed 63 MOVSXD opcode](https://github.com/ptitSeb/box64/pull/589) 
- [Fixed B6 MOVZX opcode](https://github.com/ptitSeb/box64/pull/588) 
- [Added 33 XOR opcode](https://github.com/ptitSeb/box64/pull/587) 
- [A8 TEST opcode](https://github.com/ptitSeb/box64/pull/586) 
- [Avoid copying files](https://github.com/ptitSeb/box64/pull/584) 
- [Enable test for RV64 and ARM64 in CI](https://github.com/ptitSeb/box64/pull/583) (co-author)
- [Added 0F AF IMUL opcode](https://github.com/ptitSeb/box64/pull/579) 
- [Added C1 /(4/6) SHL opcode](https://github.com/ptitSeb/box64/pull/577) 
- [Optimize MOV64 emitter](https://github.com/ptitSeb/box64/pull/572) 
- [Added (81/83) /7 CMP opcode](https://github.com/ptitSeb/box64/pull/571) 
- [Added F3 0F 1E NOP opcode](https://github.com/ptitSeb/box64/pull/570) 
- [Added 80 /7 CMP opcode](https://github.com/ptitSeb/box64/pull/567) 
- [Added C6 MOV opcode](https://github.com/ptitSeb/box64/pull/566) 
- [Added 39 CMP opcode and some fixes](https://github.com/ptitSeb/box64/pull/565) 
- [Added 85 TEST opcode](https://github.com/ptitSeb/box64/pull/563) 
- [Small optimization for 31 XOR opcode](https://github.com/ptitSeb/box64/pull/561) 
- [Added 31 XOR opcode](https://github.com/ptitSeb/box64/pull/560) 
- [Fixed scratch register conflict for SUB](https://github.com/ptitSeb/box64/pull/556) 
- [Added (81/83) SUB opcode](https://github.com/ptitSeb/box64/pull/554) 
- [Added 29 SUB opcode](https://github.com/ptitSeb/box64/pull/553) 
- [Added POP reg opcode](https://github.com/ptitSeb/box64/pull/552) 
- [Add a disassembler for RV64 instructions](https://github.com/ptitSeb/box64/pull/551) 
- [Rv64 dynarec](https://github.com/ptitSeb/box64/pull/550) (co-author)
- [Add initial support for atomic functions](https://github.com/ptitSeb/box64/pull/549) 
- [Simplify arm64 lock file](https://github.com/ptitSeb/box64/pull/544) 
- [Fixed a typo in arm64_lock_incif0](https://github.com/ptitSeb/box64/pull/543) 
- [Get pc from ucontext_t for RV64](https://github.com/ptitSeb/box64/pull/536) 

### 其他（issue）

- [Introducing differential testing to box64 JIT](https://github.com/ptitSeb/box64/issues/634)
- [JIT of vector instructions](https://github.com/ptitSeb/box64/issues/595)
- [Problematic handling of overflow flag with ORI instruction](https://github.com/ptitSeb/box64/issues/568)
- [Running Stardew Valley on VisionFive 2](https://github.com/ptitSeb/box64/issues/635)


## Other Support for RISC-V International

### SAIL/ACT

## 在方舟开源编译器社区的工作

## MLIR

### Upstream RVV Dialect Proposal


### Buddy Compiler


## Chisel / FIRRTL （CAAT小队）

## coreboot for riscv

## openocd

## opensbi

## u-boot

## Aya Theorem Prover

## RISCV平台测试测评工作

## RVLab相关工作

## 参考链接

- PLCT2022年开源路线图 https://github.com/plctlab/PLCT-Weekly/blob/master/PLCT-Roadmap-2022.md
- PLCT实验室的开放职位(社招) https://github.com/plctlab/PLCT-Weekly/blob/master/Jobs.md
- PLCT实验室的开放职位(实习生) https://github.com/plctlab/weloveinterns/blob/master/open-internships.md
- PLCT Weekly https://github.com/isrc-cas/PLCT-Weekly
- PLCT公开报告的Slides（部分） https://github.com/isrc-cas/PLCT-Open-Reports
