<html><body>
<pre>
 
cpldfit:  version P.28xd                            Xilinx Inc.
                                  Fitter Report
Design Name: top                                 Date: 12-16-2012, 11:43PM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
48 /72  ( 67%) 202 /360  ( 56%) 97 /216 ( 45%)   38 /72  ( 53%) 24 /34  ( 71%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          16/18       30/54       82/90       8/ 9
FB2           2/18        9/54        6/90       3/ 9
FB3          15/18       32/54       80/90       9/ 9*
FB4          15/18       26/54       34/90       4/ 7
             -----       -----       -----      -----    
             48/72       97/216     202/360     24/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Signal 'rst' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    8           8    |  I/O              :    21      28
Output        :   14          14    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     24          24

** Power Data **

There are 48 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'top.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P5'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'trig' based upon the LOC
   constraint 'P6'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'trig_IBUF' is
   ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 14 Outputs **

Signal                                    Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                      Pts   Inps          No.  Type    Use     Mode Rate State
resetChecker                              3     5     FB1_2   1    I/O     O       STD  FAST RESET
lastkey                                   3     5     FB1_5   2    I/O     O       STD  FAST 
okLmp                                     17    13    FB1_6   3    I/O     O       STD  FAST RESET
larm                                      2     5     FB1_8   4    I/O     O       STD  FAST RESET
resp<3>                                   4     6     FB1_15  8    I/O     O       STD  FAST RESET
resp<2>                                   4     6     FB1_17  9    I/O     O       STD  FAST RESET
rcvEnable                                 3     4     FB2_2   35   I/O     O       STD  FAST RESET
rcvDone                                   3     6     FB2_5   36   I/O     O       STD  FAST RESET
nextKey                                   2     5     FB3_2   11   I/O     O       STD  FAST RESET
found                                     16    12    FB3_5   12   I/O     O       STD  FAST 
sendEnable                                2     4     FB3_16  24   I/O     O       STD  FAST RESET
getRand                                   2     4     FB4_5   26   I/O     O       STD  FAST RESET
resp<0>                                   4     6     FB4_15  33   I/O     O       STD  FAST RESET
resp<1>                                   4     7     FB4_17  34   I/O     O       STD  FAST RESET

** 34 Buried Nodes **

Signal                                    Total Total Loc     Pwr  Reg Init
Name                                      Pts   Inps          Mode State
XLXI_2/XLXN_31<2>/XLXI_2/XLXN_31<2>_SETF  2     5     FB1_3   STD  
XLXI_2/XLXN_31<1>/XLXI_2/XLXN_31<1>_RSTF  2     5     FB1_4   STD  
XLXI_2/XLXN_31<0>/XLXI_2/XLXN_31<0>_RSTF  2     5     FB1_9   STD  
$OpTx$FX_SC$16                            2     5     FB1_10  STD  
XLXI_12/state_FSM_FFd5                    6     8     FB1_11  STD  RESET
XLXI_12/state_FSM_FFd4                    6     8     FB1_12  STD  RESET
XLXI_2/XLXN_31<3>/XLXI_2/XLXN_31<3>_RSTF  2     5     FB1_13  STD  
XLXI_12/state_FSM_FFd3                    8     8     FB1_14  STD  RESET
XLXI_12/state_FSM_FFd2                    9     8     FB1_16  STD  RESET
XLXI_12/state_FSM_FFd1                    10    8     FB1_18  STD  RESET
XLXI_14/nextSig                           1     3     FB3_3   STD  RESET
XLXN_30                                   3     4     FB3_6   STD  RESET
XLXI_9/timer<5>                           3     7     FB3_7   STD  RESET
XLXI_9/timer<4>                           3     6     FB3_8   STD  RESET
XLXI_9/timer<3>                           3     5     FB3_9   STD  RESET
XLXI_9/timer<2>                           3     4     FB3_10  STD  RESET
XLXI_14/tstate<2>                         3     10    FB3_11  STD  RESET
XLXI_14/count<1>                          4     13    FB3_12  STD  RESET
XLXI_14/count<0>                          5     13    FB3_13  STD  RESET
XLXI_14/tstate<1>                         6     13    FB3_14  STD  RESET
XLXI_14/tstate<0>                         6     12    FB3_15  STD  RESET
XLXI_14/alarm                             20    26    FB3_18  STD  RESET
resp_3_OBUF/resp_3_OBUF_RSTF__$INT        1     2     FB4_4   STD  
XLXI_13/state_FSM_FFd2                    1     3     FB4_6   STD  RESET
XLXN_110                                  2     4     FB4_7   STD  RESET
XLXI_9/timer<0>                           2     2     FB4_8   STD  RESET
XLXI_2/XLXI_12/tstate<0>                  2     3     FB4_9   STD  
XLXI_13/state_FSM_FFd1                    2     3     FB4_10  STD  RESET
XLXI_9/timer<1>                           3     3     FB4_11  STD  RESET
XLXI_2/XLXN_31<3>                         2     3     FB4_12  STD  RESET
XLXI_2/XLXN_31<2>                         2     3     FB4_13  STD  RESET
XLXI_2/XLXN_31<1>                         2     3     FB4_14  STD  RESET
XLXI_2/XLXN_31<0>                         2     3     FB4_16  STD  RESET
XLXI_2/XLXI_12/tstate<1>                  3     4     FB4_18  STD  

** 10 Inputs **

Signal                                    Loc     Pin  Pin     Pin     
Name                                              No.  Type    Use     
clk                                       FB1_9   5    GCK/I/O GCK
trig                                      FB1_11  6    GCK/I/O I
rst                                       FB2_9   39   GSR/I/O GSR/I
rcv                                       FB3_8   13   I/O     I
lowClk                                    FB3_9   14   I/O     I
data<0>                                   FB3_11  18   I/O     I
data<1>                                   FB3_14  19   I/O     I
data<2>                                   FB3_15  20   I/O     I
data<3>                                   FB3_17  22   I/O     I
sendDone                                  FB4_2   25   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               30/24
Number of signals used by logic mapping into function block:  30
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB1_1         (b)     (b)
resetChecker          3       0   /\1   1     FB1_2   1     I/O     O
XLXI_2/XLXN_31<2>/XLXI_2/XLXN_31<2>_SETF
                      2       0     0   3     FB1_3         (b)     (b)
XLXI_2/XLXN_31<1>/XLXI_2/XLXN_31<1>_RSTF
                      2       0   \/2   1     FB1_4         (b)     (b)
lastkey               3       2<- \/4   0     FB1_5   2     I/O     O
okLmp                17      12<-   0   0     FB1_6   3     I/O     O
(unused)              0       0   /\5   0     FB1_7         (b)     (b)
larm                  2       0   /\3   0     FB1_8   4     I/O     O
XLXI_2/XLXN_31<0>/XLXI_2/XLXN_31<0>_RSTF
                      2       0     0   3     FB1_9   5     GCK/I/O GCK
$OpTx$FX_SC$16        2       0   \/3   0     FB1_10        (b)     (b)
XLXI_12/state_FSM_FFd5
                      6       3<- \/2   0     FB1_11  6     GCK/I/O I
XLXI_12/state_FSM_FFd4
                      6       2<- \/1   0     FB1_12        (b)     (b)
XLXI_2/XLXN_31<3>/XLXI_2/XLXN_31<3>_RSTF
                      2       1<- \/4   0     FB1_13        (b)     (b)
XLXI_12/state_FSM_FFd3
                      8       4<- \/1   0     FB1_14  7     GCK/I/O (b)
resp<3>               4       1<- \/2   0     FB1_15  8     I/O     O
XLXI_12/state_FSM_FFd2
                      9       4<-   0   0     FB1_16        (b)     (b)
resp<2>               4       1<- /\2   0     FB1_17  9     I/O     O
XLXI_12/state_FSM_FFd1
                     10       6<- /\1   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_12/state_FSM_FFd1    11: XLXI_2/XLXI_12/tstate<1>  21: lowClk 
  2: XLXI_12/state_FSM_FFd2    12: XLXI_2/XLXN_31<0>         22: nextKey 
  3: XLXI_12/state_FSM_FFd3    13: XLXI_2/XLXN_31<1>         23: rcv 
  4: XLXI_12/state_FSM_FFd4    14: XLXI_2/XLXN_31<2>         24: resetChecker 
  5: XLXI_12/state_FSM_FFd5    15: XLXI_2/XLXN_31<3>         25: resp<0> 
  6: XLXI_14/alarm             16: data<0>                   26: resp<1> 
  7: XLXI_14/tstate<0>         17: data<1>                   27: resp<2> 
  8: XLXI_14/tstate<1>         18: data<2>                   28: resp<3> 
  9: XLXI_14/tstate<2>         19: data<3>                   29: resp_3_OBUF/resp_3_OBUF_RSTF__$INT 
 10: XLXI_2/XLXI_12/tstate<0>  20: lastkey                   30: rst 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
resetChecker         ......XXX..............X.....X.......... 5
XLXI_2/XLXN_31<2>/XLXI_2/XLXN_31<2>_SETF 
                     .........XX..X.......X.X................ 5
XLXI_2/XLXN_31<1>/XLXI_2/XLXN_31<1>_RSTF 
                     .........XX.X........X.X................ 5
lastkey              .........XX........X.X.X................ 5
okLmp                ...........XXXXXXXX.....XXXX.X.......... 13
larm                 .....XXXX....................X.......... 5
XLXI_2/XLXN_31<0>/XLXI_2/XLXN_31<0>_RSTF 
                     .........XXX.........X.X................ 5
$OpTx$FX_SC$16       .....XXXX..........X.................... 5
XLXI_12/state_FSM_FFd5 
                     XXXXX...............X.X.....X........... 8
XLXI_12/state_FSM_FFd4 
                     XXXXX...............X.X.....X........... 8
XLXI_2/XLXN_31<3>/XLXI_2/XLXN_31<3>_RSTF 
                     .........XX...X......X.X................ 5
XLXI_12/state_FSM_FFd3 
                     XXXXX...............X.X.....X........... 8
resp<3>              .XX.X...............X.X.....X........... 6
XLXI_12/state_FSM_FFd2 
                     XXXXX...............X.X.....X........... 8
resp<2>              .XX.X...............X.X.....X........... 6
XLXI_12/state_FSM_FFd1 
                     XXXXX...............X.X.....X........... 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
rcvEnable             3       0     0   2     FB2_2   35    I/O     O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
rcvDone               3       0     0   2     FB2_5   36    I/O     O
(unused)              0       0     0   5     FB2_6   37    I/O     
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     
(unused)              0       0     0   5     FB2_9   39    GSR/I/O GSR/I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O 
(unused)              0       0     0   5     FB2_15  43    I/O     
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  44    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: XLXI_12/state_FSM_FFd1   4: XLXI_14/tstate<0>   7: lowClk 
  2: XLXI_12/state_FSM_FFd2   5: XLXI_14/tstate<1>   8: rcvEnable 
  3: XLXI_12/state_FSM_FFd4   6: XLXI_14/tstate<2>   9: rst 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
rcvEnable            ...XXX..X............................... 4
rcvDone              XXX...XXX............................... 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               32/22
Number of signals used by logic mapping into function block:  32
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB3_1         (b)     (b)
nextKey               2       0   /\2   1     FB3_2   11    I/O     O
XLXI_14/nextSig       1       0   \/4   0     FB3_3         (b)     (b)
(unused)              0       0   \/5   0     FB3_4         (b)     (b)
found                16      11<-   0   0     FB3_5   12    I/O     O
XLXN_30               3       0   /\2   0     FB3_6         (b)     (b)
XLXI_9/timer<5>       3       0     0   2     FB3_7         (b)     (b)
XLXI_9/timer<4>       3       0     0   2     FB3_8   13    I/O     I
XLXI_9/timer<3>       3       0     0   2     FB3_9   14    I/O     I
XLXI_9/timer<2>       3       0     0   2     FB3_10        (b)     (b)
XLXI_14/tstate<2>     3       0   \/1   1     FB3_11  18    I/O     I
XLXI_14/count<1>      4       1<- \/2   0     FB3_12        (b)     (b)
XLXI_14/count<0>      5       2<- \/2   0     FB3_13        (b)     (b)
XLXI_14/tstate<1>     6       2<- \/1   0     FB3_14  19    I/O     I
XLXI_14/tstate<0>     6       1<-   0   0     FB3_15  20    I/O     I
sendEnable            2       0   \/3   0     FB3_16  24    I/O     O
(unused)              0       0   \/5   0     FB3_17  22    I/O     I
XLXI_14/alarm        20      15<-   0   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_SC$16     12: XLXI_2/XLXN_31<3>  23: data<2> 
  2: XLXI_14/alarm      13: XLXI_9/timer<0>    24: data<3> 
  3: XLXI_14/count<0>   14: XLXI_9/timer<1>    25: lowClk 
  4: XLXI_14/count<1>   15: XLXI_9/timer<2>    26: rcvDone 
  5: XLXI_14/nextSig    16: XLXI_9/timer<3>    27: resp<0> 
  6: XLXI_14/tstate<0>  17: XLXI_9/timer<4>    28: resp<1> 
  7: XLXI_14/tstate<1>  18: XLXI_9/timer<5>    29: resp<2> 
  8: XLXI_14/tstate<2>  19: XLXN_110           30: resp<3> 
  9: XLXI_2/XLXN_31<0>  20: XLXN_30            31: rst 
 10: XLXI_2/XLXN_31<1>  21: data<0>            32: sendDone 
 11: XLXI_2/XLXN_31<2>  22: data<1>           

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nextKey              ....XXXX......................X......... 5
XLXI_14/nextSig      .....XXX................................ 3
found                ........XXXX........XXXX..XXXX.......... 12
XLXN_30              .....XXX......................X......... 4
XLXI_9/timer<5>      ............XXXXX..X....X............... 7
XLXI_9/timer<4>      ............XXXX...X....X............... 6
XLXI_9/timer<3>      ............XXX....X....X............... 5
XLXI_9/timer<2>      ............XX.....X....X............... 4
XLXI_14/tstate<2>    .....XXX....XXXXXX.......X.............. 10
XLXI_14/count<1>     ..XX.XXX....XXXXXX.......X....X......... 13
XLXI_14/count<0>     ..XX.XXX....XXXXXX.......X....X......... 13
XLXI_14/tstate<1>    ..XX.XXX....XXXXXXX......X.............. 13
XLXI_14/tstate<0>    .....XXX....XXXXXXX......X.....X........ 12
sendEnable           .....XXX......................X......... 4
XLXI_14/alarm        XXXX.XXXXXXXXXXXXX..XXXX.XXXXX.......... 26
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     I
(unused)              0       0     0   5     FB4_3         (b)     
resp_3_OBUF/resp_3_OBUF_RSTF__$INT
                      1       0     0   4     FB4_4         (b)     (b)
getRand               2       0     0   3     FB4_5   26    I/O     O
XLXI_13/state_FSM_FFd2
                      1       0     0   4     FB4_6         (b)     (b)
XLXN_110              2       0     0   3     FB4_7         (b)     (b)
XLXI_9/timer<0>       2       0     0   3     FB4_8   27    I/O     (b)
XLXI_2/XLXI_12/tstate<0>
                      2       0     0   3     FB4_9         (b)     (b)
XLXI_13/state_FSM_FFd1
                      2       0     0   3     FB4_10        (b)     (b)
XLXI_9/timer<1>       3       0     0   2     FB4_11  28    I/O     (b)
XLXI_2/XLXN_31<3>     2       0     0   3     FB4_12        (b)     (b)
XLXI_2/XLXN_31<2>     2       0     0   3     FB4_13        (b)     (b)
XLXI_2/XLXN_31<1>     2       0     0   3     FB4_14  29    I/O     (b)
resp<0>               4       0     0   1     FB4_15  33    I/O     O
XLXI_2/XLXN_31<0>     2       0     0   3     FB4_16        (b)     (b)
resp<1>               4       0     0   1     FB4_17  34    I/O     O
XLXI_2/XLXI_12/tstate<1>
                      3       0     0   2     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_12/state_FSM_FFd1  10: XLXI_2/XLXI_12/tstate<0>                  19: lowClk 
  2: XLXI_12/state_FSM_FFd2  11: XLXI_2/XLXI_12/tstate<1>                  20: nextKey 
  3: XLXI_12/state_FSM_FFd3  12: XLXI_2/XLXN_31<0>/XLXI_2/XLXN_31<0>_RSTF  21: rcvEnable 
  4: XLXI_12/state_FSM_FFd5  13: XLXI_2/XLXN_31<1>/XLXI_2/XLXN_31<1>_RSTF  22: rcv 
  5: XLXI_13/state_FSM_FFd1  14: XLXI_2/XLXN_31<2>/XLXI_2/XLXN_31<2>_SETF  23: resetChecker 
  6: XLXI_13/state_FSM_FFd2  15: XLXI_2/XLXN_31<3>/XLXI_2/XLXN_31<3>_RSTF  24: resp_3_OBUF/resp_3_OBUF_RSTF__$INT 
  7: XLXI_14/tstate<0>       16: XLXI_9/timer<0>                           25: rst 
  8: XLXI_14/tstate<1>       17: XLXN_110                                  26: trig 
  9: XLXI_14/tstate<2>       18: XLXN_30                                  

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
resp_3_OBUF/resp_3_OBUF_RSTF__$INT 
                     ....................X...X............... 2
getRand              ......XXX...............X............... 4
XLXI_13/state_FSM_FFd2 
                     ....XX...................X.............. 3
XLXN_110             ....XX..........X........X.............. 4
XLXI_9/timer<0>      .................XX..................... 2
XLXI_2/XLXI_12/tstate<0> 
                     .........X.........X..X................. 3
XLXI_13/state_FSM_FFd1 
                     ....XX...................X.............. 3
XLXI_9/timer<1>      ...............X.XX..................... 3
XLXI_2/XLXN_31<3>    ..............X....X..X................. 3
XLXI_2/XLXN_31<2>    .............X.....X..X................. 3
XLXI_2/XLXN_31<1>    ............X......X..X................. 3
resp<0>              XX.X..............X..X.X................ 6
XLXI_2/XLXN_31<0>    ...........X.......X..X................. 3
resp<1>              XXXX..............X..X.X................ 7
XLXI_2/XLXI_12/tstate<1> 
                     .........XX........X..X................. 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

$OpTx$FX_SC$16 = !XLXI_14/tstate<0> & XLXI_14/alarm
	# lastkey & !XLXI_14/tstate<0> & !XLXI_14/tstate<1> & 
	XLXI_14/tstate<2>;    

XLXI_12/state_FSM_FFd1.D = rcv & !XLXI_12/state_FSM_FFd1 & 
	!XLXI_12/state_FSM_FFd2
	# XLXI_12/state_FSM_FFd1 & XLXI_12/state_FSM_FFd5 & 
	XLXI_12/state_FSM_FFd3
;Imported pterms FB1_1
	# rcv & !XLXI_12/state_FSM_FFd5 & 
	XLXI_12/state_FSM_FFd3
	# rcv & !XLXI_12/state_FSM_FFd5 & 
	!XLXI_12/state_FSM_FFd4
	# XLXI_12/state_FSM_FFd2 & !XLXI_12/state_FSM_FFd5 & 
	XLXI_12/state_FSM_FFd3
	# !XLXI_12/state_FSM_FFd2 & XLXI_12/state_FSM_FFd5 & 
	XLXI_12/state_FSM_FFd3
	# !XLXI_12/state_FSM_FFd1 & XLXI_12/state_FSM_FFd2 & 
	!XLXI_12/state_FSM_FFd5 & !XLXI_12/state_FSM_FFd4
;Imported pterms FB1_2
	# XLXI_12/state_FSM_FFd1 & !XLXI_12/state_FSM_FFd2 & 
	!XLXI_12/state_FSM_FFd5 & !XLXI_12/state_FSM_FFd3 & !XLXI_12/state_FSM_FFd4;
   XLXI_12/state_FSM_FFd1.CLK = lowClk;
   XLXI_12/state_FSM_FFd1.AR = !resp_3_OBUF/resp_3_OBUF_RSTF__$INT;    

XLXI_12/state_FSM_FFd2.T = !XLXI_12/state_FSM_FFd2 & XLXI_12/state_FSM_FFd5 & 
	XLXI_12/state_FSM_FFd3
	# rcv & XLXI_12/state_FSM_FFd1 & 
	!XLXI_12/state_FSM_FFd2 & XLXI_12/state_FSM_FFd4
	# rcv & !XLXI_12/state_FSM_FFd1 & 
	!XLXI_12/state_FSM_FFd2 & XLXI_12/state_FSM_FFd5
;Imported pterms FB1_15
	# rcv & XLXI_12/state_FSM_FFd2 & 
	!XLXI_12/state_FSM_FFd5 & !XLXI_12/state_FSM_FFd4
	# !XLXI_12/state_FSM_FFd1 & XLXI_12/state_FSM_FFd2 & 
	!XLXI_12/state_FSM_FFd5 & !XLXI_12/state_FSM_FFd3 & !XLXI_12/state_FSM_FFd4
;Imported pterms FB1_17
	# !XLXI_12/state_FSM_FFd1 & XLXI_12/state_FSM_FFd5 & 
	XLXI_12/state_FSM_FFd3 & !XLXI_12/state_FSM_FFd4
	# !rcv & XLXI_12/state_FSM_FFd1 & 
	XLXI_12/state_FSM_FFd2 & !XLXI_12/state_FSM_FFd5 & !XLXI_12/state_FSM_FFd3 & 
	XLXI_12/state_FSM_FFd4;
   XLXI_12/state_FSM_FFd2.CLK = lowClk;
   XLXI_12/state_FSM_FFd2.AR = !resp_3_OBUF/resp_3_OBUF_RSTF__$INT;    

XLXI_12/state_FSM_FFd3.D = !XLXI_12/state_FSM_FFd1 & XLXI_12/state_FSM_FFd2 & 
	XLXI_12/state_FSM_FFd5
	# XLXI_12/state_FSM_FFd2 & XLXI_12/state_FSM_FFd5 & 
	XLXI_12/state_FSM_FFd3
;Imported pterms FB1_13
	# rcv & XLXI_12/state_FSM_FFd1 & 
	XLXI_12/state_FSM_FFd2 & XLXI_12/state_FSM_FFd4
	# rcv & XLXI_12/state_FSM_FFd1 & 
	!XLXI_12/state_FSM_FFd2 & XLXI_12/state_FSM_FFd5
	# rcv & !XLXI_12/state_FSM_FFd1 & 
	!XLXI_12/state_FSM_FFd2 & XLXI_12/state_FSM_FFd4
	# rcv & !XLXI_12/state_FSM_FFd2 & 
	XLXI_12/state_FSM_FFd5 & !XLXI_12/state_FSM_FFd3;
   XLXI_12/state_FSM_FFd3.CLK = lowClk;
   XLXI_12/state_FSM_FFd3.AR = !resp_3_OBUF/resp_3_OBUF_RSTF__$INT;    

XLXI_12/state_FSM_FFd4.D = !XLXI_12/state_FSM_FFd1 & XLXI_12/state_FSM_FFd2 & 
	XLXI_12/state_FSM_FFd4
	# !rcv & XLXI_12/state_FSM_FFd1 & 
	XLXI_12/state_FSM_FFd2 & XLXI_12/state_FSM_FFd3
;Imported pterms FB1_11
	# !rcv & XLXI_12/state_FSM_FFd1 & 
	!XLXI_12/state_FSM_FFd5 & !XLXI_12/state_FSM_FFd3 & !XLXI_12/state_FSM_FFd4
	# !rcv & !XLXI_12/state_FSM_FFd1 & 
	!XLXI_12/state_FSM_FFd2 & !XLXI_12/state_FSM_FFd5 & XLXI_12/state_FSM_FFd3;
   XLXI_12/state_FSM_FFd4.CLK = lowClk;
   XLXI_12/state_FSM_FFd4.AR = !resp_3_OBUF/resp_3_OBUF_RSTF__$INT;    

XLXI_12/state_FSM_FFd5.D = XLXI_12/state_FSM_FFd2 & XLXI_12/state_FSM_FFd5
;Imported pterms FB1_10
	# !rcv & XLXI_12/state_FSM_FFd1 & 
	!XLXI_12/state_FSM_FFd2 & XLXI_12/state_FSM_FFd3
	# !rcv & !XLXI_12/state_FSM_FFd1 & 
	XLXI_12/state_FSM_FFd2 & XLXI_12/state_FSM_FFd3
	# !rcv & !XLXI_12/state_FSM_FFd1 & 
	XLXI_12/state_FSM_FFd2 & !XLXI_12/state_FSM_FFd4;
   XLXI_12/state_FSM_FFd5.CLK = lowClk;
   XLXI_12/state_FSM_FFd5.AR = !resp_3_OBUF/resp_3_OBUF_RSTF__$INT;    

XLXI_13/state_FSM_FFd1.D = XLXI_13/state_FSM_FFd2
	# XLXI_13/state_FSM_FFd1 & !trig;
   XLXI_13/state_FSM_FFd1.CLK = clk;	// GCK
   !XLXI_13/state_FSM_FFd1.AR = rst;	// GSR    

XLXI_13/state_FSM_FFd2.D = !XLXI_13/state_FSM_FFd1 & !trig & 
	!XLXI_13/state_FSM_FFd2;
   XLXI_13/state_FSM_FFd2.CLK = clk;	// GCK
   !XLXI_13/state_FSM_FFd2.AR = rst;	// GSR    

XLXI_14/alarm.D = !XLXI_14/tstate<2> & XLXI_14/alarm
	# XLXI_14/tstate<0> & !XLXI_14/tstate<1> & 
	XLXI_14/alarm
	# !XLXI_14/tstate<0> & XLXI_14/tstate<1> & 
	XLXI_14/alarm
	# resp<0> & XLXI_2/XLXN_31<0> & data<0> & 
	$OpTx$FX_SC$16
	# resp<0> & !XLXI_2/XLXN_31<0> & !data<0> & 
	$OpTx$FX_SC$16
;Imported pterms FB3_1
	# !resp<1> & !XLXI_2/XLXN_31<1> & data<1> & 
	$OpTx$FX_SC$16
	# resp<2> & XLXI_2/XLXN_31<2> & data<2> & 
	$OpTx$FX_SC$16
	# resp<2> & !XLXI_2/XLXN_31<2> & !data<2> & 
	$OpTx$FX_SC$16
	# !resp<2> & XLXI_2/XLXN_31<2> & !data<2> & 
	$OpTx$FX_SC$16
	# !resp<2> & !XLXI_2/XLXN_31<2> & data<2> & 
	$OpTx$FX_SC$16
;Imported pterms FB3_2
	# !resp<3> & !XLXI_2/XLXN_31<3> & data<3> & 
	$OpTx$FX_SC$16
	# !rcvDone & XLXI_14/tstate<0> & XLXI_14/tstate<1> & 
	!XLXI_14/tstate<2> & XLXI_14/count<0> & XLXI_14/count<1> & 
	XLXI_9/timer<0> & XLXI_9/timer<1> & XLXI_9/timer<2> & 
	XLXI_9/timer<3> & XLXI_9/timer<4> & XLXI_9/timer<5>
;Imported pterms FB3_17
	# !resp<0> & XLXI_2/XLXN_31<0> & !data<0> & 
	$OpTx$FX_SC$16
	# !resp<0> & !XLXI_2/XLXN_31<0> & data<0> & 
	$OpTx$FX_SC$16
	# resp<1> & XLXI_2/XLXN_31<1> & data<1> & 
	$OpTx$FX_SC$16
	# resp<1> & !XLXI_2/XLXN_31<1> & !data<1> & 
	$OpTx$FX_SC$16
	# !resp<1> & XLXI_2/XLXN_31<1> & !data<1> & 
	$OpTx$FX_SC$16
;Imported pterms FB3_16
	# resp<3> & XLXI_2/XLXN_31<3> & data<3> & 
	$OpTx$FX_SC$16
	# resp<3> & !XLXI_2/XLXN_31<3> & !data<3> & 
	$OpTx$FX_SC$16
	# !resp<3> & XLXI_2/XLXN_31<3> & !data<3> & 
	$OpTx$FX_SC$16;
   XLXI_14/alarm.CLK = clk;	// GCK
   !XLXI_14/alarm.AR = rst;	// GSR    

XLXI_14/count<0>.T = XLXI_14/tstate<0> & XLXI_14/tstate<1> & 
	XLXI_14/tstate<2> & XLXI_14/count<0>
	# XLXI_14/tstate<0> & !XLXI_14/tstate<1> & 
	!XLXI_14/tstate<2> & XLXI_14/count<0>
;Imported pterms FB3_12
	# !rcvDone & XLXI_14/tstate<0> & XLXI_14/tstate<1> & 
	!XLXI_14/tstate<2> & !XLXI_14/count<0> & XLXI_9/timer<0> & 
	XLXI_9/timer<1> & XLXI_9/timer<2> & XLXI_9/timer<3> & 
	XLXI_9/timer<4> & XLXI_9/timer<5>
	# !rcvDone & XLXI_14/tstate<0> & XLXI_14/tstate<1> & 
	XLXI_14/count<0> & !XLXI_14/count<1> & XLXI_9/timer<0> & 
	XLXI_9/timer<1> & XLXI_9/timer<2> & XLXI_9/timer<3> & 
	XLXI_9/timer<4> & XLXI_9/timer<5>;
   XLXI_14/count<0>.CLK = clk;	// GCK
   XLXI_14/count<0>.CE = rst;    

XLXI_14/count<1>.T = XLXI_14/tstate<0> & XLXI_14/tstate<1> & 
	XLXI_14/tstate<2> & XLXI_14/count<1>
	# XLXI_14/tstate<0> & !XLXI_14/tstate<1> & 
	!XLXI_14/tstate<2> & XLXI_14/count<1>
;Imported pterms FB3_11
	# !rcvDone & XLXI_14/tstate<0> & XLXI_14/tstate<1> & 
	!XLXI_14/tstate<2> & XLXI_14/count<0> & !XLXI_14/count<1> & 
	XLXI_9/timer<0> & XLXI_9/timer<1> & XLXI_9/timer<2> & 
	XLXI_9/timer<3> & XLXI_9/timer<4> & XLXI_9/timer<5>;
   XLXI_14/count<1>.CLK = clk;	// GCK
   XLXI_14/count<1>.CE = rst;    

XLXI_14/nextSig.T = Vcc;
   XLXI_14/nextSig.CLK = clk;	// GCK
   !XLXI_14/nextSig.AR = rst;	// GSR
   XLXI_14/nextSig.CE = !XLXI_14/tstate<0> & !XLXI_14/tstate<1> & 
	XLXI_14/tstate<2>;    

XLXI_14/tstate<0>.T = rcvDone & XLXI_14/tstate<0> & XLXI_14/tstate<1>
	# XLXI_14/tstate<0> & XLXI_14/tstate<1> & 
	XLXI_14/tstate<2>
	# XLXI_14/tstate<0> & !XLXI_14/tstate<1> & !XLXN_110
	# !XLXI_14/tstate<1> & !XLXI_14/tstate<2> & XLXN_110
	# !XLXI_14/tstate<0> & XLXI_14/tstate<1> & 
	!XLXI_14/tstate<2> & sendDone
;Imported pterms FB3_14
	# XLXI_14/tstate<0> & XLXI_14/tstate<1> & 
	XLXI_9/timer<0> & XLXI_9/timer<1> & XLXI_9/timer<2> & 
	XLXI_9/timer<3> & XLXI_9/timer<4> & XLXI_9/timer<5>;
   XLXI_14/tstate<0>.CLK = clk;	// GCK
   !XLXI_14/tstate<0>.AR = rst;	// GSR    

!XLXI_14/tstate<1>.D = !XLXI_14/tstate<0> & !XLXI_14/tstate<1>
	# rcvDone & XLXI_14/tstate<0> & XLXI_14/tstate<1>
	# XLXI_14/tstate<0> & XLXI_14/tstate<2> & XLXN_110
	# !XLXI_14/tstate<0> & XLXI_14/tstate<2> & 
	XLXI_9/timer<0> & XLXI_9/timer<1> & XLXI_9/timer<2> & 
	XLXI_9/timer<3> & XLXI_9/timer<4> & XLXI_9/timer<5>
;Imported pterms FB3_13
	# XLXI_14/tstate<0> & XLXI_14/tstate<1> & 
	XLXI_14/tstate<2>
	# XLXI_14/tstate<0> & XLXI_14/tstate<1> & 
	XLXI_14/count<0> & XLXI_14/count<1> & XLXI_9/timer<0> & 
	XLXI_9/timer<1> & XLXI_9/timer<2> & XLXI_9/timer<3> & 
	XLXI_9/timer<4> & XLXI_9/timer<5>;
   XLXI_14/tstate<1>.CLK = clk;	// GCK
   !XLXI_14/tstate<1>.AR = rst;	// GSR    

XLXI_14/tstate<2>.T = rcvDone & XLXI_14/tstate<0> & XLXI_14/tstate<1>
	# XLXI_14/tstate<0> & XLXI_14/tstate<1> & 
	XLXI_14/tstate<2>
	# XLXI_14/tstate<1> & XLXI_14/tstate<2> & 
	XLXI_9/timer<0> & XLXI_9/timer<1> & XLXI_9/timer<2> & 
	XLXI_9/timer<3> & XLXI_9/timer<4> & XLXI_9/timer<5>;
   XLXI_14/tstate<2>.CLK = clk;	// GCK
   !XLXI_14/tstate<2>.AR = rst;	// GSR    

XLXI_2/XLXI_12/tstate<0> = !resetChecker & nextKey & 
	!XLXI_2/XLXI_12/tstate<0>
	# !resetChecker & !nextKey & 
	XLXI_2/XLXI_12/tstate<0>;    

XLXI_2/XLXI_12/tstate<1> = !resetChecker & !nextKey & 
	XLXI_2/XLXI_12/tstate<1>
	# !resetChecker & XLXI_2/XLXI_12/tstate<1> & 
	!XLXI_2/XLXI_12/tstate<0>
	# !resetChecker & nextKey & 
	!XLXI_2/XLXI_12/tstate<1> & XLXI_2/XLXI_12/tstate<0>;    

XLXI_2/XLXN_31<0>/XLXI_2/XLXN_31<0>_RSTF = !resetChecker & nextKey & 
	!XLXI_2/XLXI_12/tstate<0>
	# !resetChecker & nextKey & 
	XLXI_2/XLXI_12/tstate<1> & !XLXI_2/XLXN_31<0>;    

XLXI_2/XLXN_31<0>.D = Gnd;
   XLXI_2/XLXN_31<0>.CLK = Gnd;
   XLXI_2/XLXN_31<0>.AP = !resetChecker & nextKey & 
	!XLXI_2/XLXN_31<0>/XLXI_2/XLXN_31<0>_RSTF;
   XLXI_2/XLXN_31<0>.AR = XLXI_2/XLXN_31<0>/XLXI_2/XLXN_31<0>_RSTF;    

XLXI_2/XLXN_31<1>/XLXI_2/XLXN_31<1>_RSTF = !resetChecker & nextKey & 
	XLXI_2/XLXI_12/tstate<1> & !XLXI_2/XLXI_12/tstate<0>
	# !resetChecker & nextKey & 
	XLXI_2/XLXI_12/tstate<1> & !XLXI_2/XLXN_31<1>;    

XLXI_2/XLXN_31<1>.D = Gnd;
   XLXI_2/XLXN_31<1>.CLK = Gnd;
   XLXI_2/XLXN_31<1>.AP = !resetChecker & nextKey & 
	!XLXI_2/XLXN_31<1>/XLXI_2/XLXN_31<1>_RSTF;
   XLXI_2/XLXN_31<1>.AR = XLXI_2/XLXN_31<1>/XLXI_2/XLXN_31<1>_RSTF;    

XLXI_2/XLXN_31<2>/XLXI_2/XLXN_31<2>_SETF = !resetChecker & nextKey & 
	!XLXI_2/XLXI_12/tstate<1> & !XLXI_2/XLXI_12/tstate<0>
	# !resetChecker & nextKey & 
	XLXI_2/XLXI_12/tstate<1> & XLXI_2/XLXI_12/tstate<0> & XLXI_2/XLXN_31<2>;    

XLXI_2/XLXN_31<2>.D = Gnd;
   XLXI_2/XLXN_31<2>.CLK = Gnd;
   XLXI_2/XLXN_31<2>.AP = XLXI_2/XLXN_31<2>/XLXI_2/XLXN_31<2>_SETF;
   XLXI_2/XLXN_31<2>.AR = !resetChecker & nextKey & 
	!XLXI_2/XLXN_31<2>/XLXI_2/XLXN_31<2>_SETF;    

XLXI_2/XLXN_31<3>/XLXI_2/XLXN_31<3>_RSTF = !resetChecker & nextKey & 
	!XLXI_2/XLXI_12/tstate<0>
;Imported pterms FB1_12
	# !resetChecker & nextKey & 
	XLXI_2/XLXI_12/tstate<1> & !XLXI_2/XLXN_31<3>;    

XLXI_2/XLXN_31<3>.D = Gnd;
   XLXI_2/XLXN_31<3>.CLK = Gnd;
   XLXI_2/XLXN_31<3>.AP = !resetChecker & nextKey & 
	!XLXI_2/XLXN_31<3>/XLXI_2/XLXN_31<3>_RSTF;
   XLXI_2/XLXN_31<3>.AR = XLXI_2/XLXN_31<3>/XLXI_2/XLXN_31<3>_RSTF;    

XLXI_9/timer<0>.T = Vcc;
   XLXI_9/timer<0>.CLK = lowClk;
   XLXI_9/timer<0>.AR = XLXN_30;    

XLXI_9/timer<1>.T = XLXI_9/timer<0>;
   XLXI_9/timer<1>.CLK = lowClk;
   XLXI_9/timer<1>.AR = XLXN_30;    

XLXI_9/timer<2>.T = XLXI_9/timer<0> & XLXI_9/timer<1>;
   XLXI_9/timer<2>.CLK = lowClk;
   XLXI_9/timer<2>.AR = XLXN_30;    

XLXI_9/timer<3>.T = XLXI_9/timer<0> & XLXI_9/timer<1> & 
	XLXI_9/timer<2>;
   XLXI_9/timer<3>.CLK = lowClk;
   XLXI_9/timer<3>.AR = XLXN_30;    

XLXI_9/timer<4>.T = XLXI_9/timer<0> & XLXI_9/timer<1> & 
	XLXI_9/timer<2> & XLXI_9/timer<3>;
   XLXI_9/timer<4>.CLK = lowClk;
   XLXI_9/timer<4>.AR = XLXN_30;    

XLXI_9/timer<5>.T = XLXI_9/timer<0> & XLXI_9/timer<1> & 
	XLXI_9/timer<2> & XLXI_9/timer<3> & XLXI_9/timer<4>;
   XLXI_9/timer<5>.CLK = lowClk;
   XLXI_9/timer<5>.AR = XLXN_30;    

XLXN_110.D = XLXI_13/state_FSM_FFd1 & XLXN_110
	# !XLXI_13/state_FSM_FFd1 & !trig & 
	!XLXI_13/state_FSM_FFd2;
   XLXN_110.CLK = clk;	// GCK
   !XLXN_110.AR = rst;	// GSR    

XLXN_30.D = XLXI_14/tstate<0> & !XLXI_14/tstate<1> & 
	XLXI_14/tstate<2>
	# !XLXI_14/tstate<0> & XLXI_14/tstate<1> & 
	!XLXI_14/tstate<2>;
   XLXN_30.CLK = clk;	// GCK
   XLXN_30.CE = rst;    

!found = resp<0> & XLXI_2/XLXN_31<0> & data<0>
	# resp<3> & XLXI_2/XLXN_31<3> & data<3>
	# resp<3> & !XLXI_2/XLXN_31<3> & !data<3>
	# !resp<3> & XLXI_2/XLXN_31<3> & !data<3>
	# !resp<3> & !XLXI_2/XLXN_31<3> & data<3>
;Imported pterms FB3_4
	# resp<0> & !XLXI_2/XLXN_31<0> & !data<0>
	# !resp<0> & XLXI_2/XLXN_31<0> & !data<0>
	# !resp<0> & !XLXI_2/XLXN_31<0> & data<0>
	# resp<1> & XLXI_2/XLXN_31<1> & data<1>
	# resp<1> & !XLXI_2/XLXN_31<1> & !data<1>
;Imported pterms FB3_3
	# resp<2> & XLXI_2/XLXN_31<2> & data<2>
	# resp<2> & !XLXI_2/XLXN_31<2> & !data<2>
	# !resp<2> & XLXI_2/XLXN_31<2> & !data<2>
	# !resp<2> & !XLXI_2/XLXN_31<2> & data<2>
;Imported pterms FB3_6
	# !resp<1> & XLXI_2/XLXN_31<1> & !data<1>
	# !resp<1> & !XLXI_2/XLXN_31<1> & data<1>;    

getRand.D = XLXI_14/tstate<0> & !XLXI_14/tstate<1> & 
	!XLXI_14/tstate<2>;
   getRand.CLK = clk;	// GCK
   getRand.CE = rst;    

larm.D = !XLXI_14/tstate<0> & !XLXI_14/tstate<1> & 
	!XLXI_14/tstate<2> & XLXI_14/alarm;
   larm.CLK = clk;	// GCK
   larm.CE = rst;    

lastkey = !resetChecker & !nextKey & lastkey
;Imported pterms FB1_4
	# !resetChecker & nextKey & 
	!XLXI_2/XLXI_12/tstate<1> & !XLXI_2/XLXI_12/tstate<0>
	# !resetChecker & lastkey & 
	!XLXI_2/XLXI_12/tstate<1> & !XLXI_2/XLXI_12/tstate<0>;    

nextKey.D = !XLXI_14/nextSig & !XLXI_14/tstate<0> & 
	!XLXI_14/tstate<1> & XLXI_14/tstate<2>;
   nextKey.CLK = clk;	// GCK
   nextKey.CE = rst;    

!okLmp.D = resp<3> & XLXI_2/XLXN_31<3> & data<3>
	# resp<3> & !XLXI_2/XLXN_31<3> & !data<3>
	# !resp<3> & XLXI_2/XLXN_31<3> & !data<3>
	# !resp<3> & !XLXI_2/XLXN_31<3> & data<3>
;Imported pterms FB1_5
	# resp<0> & XLXI_2/XLXN_31<0> & data<0>
	# resp<0> & !XLXI_2/XLXN_31<0> & !data<0>
	# !resp<0> & XLXI_2/XLXN_31<0> & !data<0>
	# !resp<0> & !XLXI_2/XLXN_31<0> & data<0>
;Imported pterms FB1_7
	# resp<1> & XLXI_2/XLXN_31<1> & data<1>
	# resp<1> & !XLXI_2/XLXN_31<1> & !data<1>
	# !resp<1> & XLXI_2/XLXN_31<1> & !data<1>
	# !resp<1> & !XLXI_2/XLXN_31<1> & data<1>
	# resp<2> & XLXI_2/XLXN_31<2> & data<2>
;Imported pterms FB1_8
	# resp<2> & !XLXI_2/XLXN_31<2> & !data<2>
	# !resp<2> & XLXI_2/XLXN_31<2> & !data<2>
	# !resp<2> & !XLXI_2/XLXN_31<2> & data<2>;
   okLmp.CLK = clk;	// GCK
   okLmp.CE = rst;    

rcvDone.D = !XLXI_12/state_FSM_FFd1 & XLXI_12/state_FSM_FFd2 & 
	XLXI_12/state_FSM_FFd4;
   rcvDone.CLK = lowClk;
   rcvDone.CE = rst & rcvEnable;    

rcvEnable.D = XLXI_14/tstate<0> & XLXI_14/tstate<1> & 
	!XLXI_14/tstate<2>
	# !XLXI_14/tstate<0> & !XLXI_14/tstate<1> & 
	XLXI_14/tstate<2>;
   rcvEnable.CLK = clk;	// GCK
   rcvEnable.CE = rst;    

resetChecker.T = resetChecker & XLXI_14/tstate<0> & 
	XLXI_14/tstate<1>
	# !resetChecker & !XLXI_14/tstate<0> & 
	XLXI_14/tstate<1> & !XLXI_14/tstate<2>;
   resetChecker.CLK = clk;	// GCK
   resetChecker.CE = rst;    

resp<0>.D = rcv;
   resp<0>.CLK = lowClk;
   resp<0>.AR = !resp_3_OBUF/resp_3_OBUF_RSTF__$INT;
   resp<0>.CE = XLXI_12/state_FSM_FFd1 & XLXI_12/state_FSM_FFd2 & 
	XLXI_12/state_FSM_FFd5;    

resp<1>.D = rcv;
   resp<1>.CLK = lowClk;
   resp<1>.AR = !resp_3_OBUF/resp_3_OBUF_RSTF__$INT;
   resp<1>.CE = !XLXI_12/state_FSM_FFd1 & XLXI_12/state_FSM_FFd2 & 
	XLXI_12/state_FSM_FFd5 & !XLXI_12/state_FSM_FFd3;    

resp<2>.D = ;Imported pterms FB1_18
	  rcv;
   resp<2>.CLK = lowClk;
   resp<2>.AR = !resp_3_OBUF/resp_3_OBUF_RSTF__$INT;
   resp<2>.CE = XLXI_12/state_FSM_FFd2 & XLXI_12/state_FSM_FFd5 & 
	XLXI_12/state_FSM_FFd3;    

resp<3>.D = ;Imported pterms FB1_14
	  rcv;
   resp<3>.CLK = lowClk;
   resp<3>.AR = !resp_3_OBUF/resp_3_OBUF_RSTF__$INT;
   resp<3>.CE = !XLXI_12/state_FSM_FFd2 & XLXI_12/state_FSM_FFd5 & 
	XLXI_12/state_FSM_FFd3;    

resp_3_OBUF/resp_3_OBUF_RSTF__$INT = rst & rcvEnable;    

sendEnable.D = !XLXI_14/tstate<0> & XLXI_14/tstate<1> & 
	!XLXI_14/tstate<2>;
   sendEnable.CLK = clk;	// GCK
   sendEnable.CE = rst;    

******************************  Device Pin Out *****************************

Device : XC9572XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 resetChecker                     23 GND                           
  2 lastkey                          24 sendEnable                    
  3 okLmp                            25 sendDone                      
  4 larm                             26 getRand                       
  5 clk                              27 KPR                           
  6 trig                             28 KPR                           
  7 KPR                              29 KPR                           
  8 resp<3>                          30 TDO                           
  9 resp<2>                          31 GND                           
 10 GND                              32 VCC                           
 11 nextKey                          33 resp<0>                       
 12 found                            34 resp<1>                       
 13 rcv                              35 rcvEnable                     
 14 lowClk                           36 rcvDone                       
 15 TDI                              37 KPR                           
 16 TMS                              38 KPR                           
 17 TCK                              39 rst                           
 18 data<0>                          40 KPR                           
 19 data<1>                          41 VCC                           
 20 data<2>                          42 KPR                           
 21 VCC                              43 KPR                           
 22 data<3>                          44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
