============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 04 2025  02:16:54 pm
  Module:                 square_root
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-11 ps) Setup Check with Pin CONTROL_PATH_CurrentState_reg[0]/CK->D
          Group: clk
     Startpoint: (R) CONTROL_PATH_CurrentState_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) CONTROL_PATH_CurrentState_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2360            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2460          100     
                                              
             Setup:-     254                  
       Uncertainty:-      50                  
     Required Time:=    2156                  
      Launch Clock:-     100                  
         Data Path:-    2067                  
             Slack:=     -11                  

#------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  CONTROL_PATH_CurrentState_reg[1]/CK -       -     R     (arrival)     56    -     0     0     100    (-,-) 
  CONTROL_PATH_CurrentState_reg[1]/Q  -       CK->Q F     DFFRHQX4       2 11.6    91   267     367    (-,-) 
  g9370/Y                             -       A->Y  R     CLKINVX12      5 26.4    70    74     441    (-,-) 
  g9336/Y                             -       A->Y  F     CLKINVX6       6 14.9    86    79     520    (-,-) 
  g9333/Y                             -       A->Y  F     BUFX6          2  6.0    44   108     628    (-,-) 
  g9244__2346/Y                       -       B->Y  R     MXI2X4         2  8.4    62   220     848    (-,-) 
  g9164__1666/Y                       -       B->Y  F     NAND2X8        4 10.0   112    98     946    (-,-) 
  g9132/Y                             -       A->Y  R     INVX3          2  5.6    61    84    1030    (-,-) 
  g9087__2883/Y                       -       A2->Y F     OAI32X2        1  4.3   200   165    1196    (-,-) 
  g8986__9315/Y                       -       C0->Y R     AOI221X4       1  5.3   167   194    1390    (-,-) 
  g8973__5107/Y                       -       B->Y  F     NAND2X6        1  4.4    96   128    1518    (-,-) 
  g8958__4733/Y                       -       A1->Y R     AOI21X4        2  5.6   100   113    1631    (-,-) 
  g8952/Y                             -       A->Y  F     INVX2          1  3.3    66    87    1717    (-,-) 
  g8941__2883/Y                       -       B->Y  F     XNOR2X2        3  7.1   119   213    1930    (-,-) 
  g8898__7410/Y                       -       A2->Y R     OAI31X1        1  3.1   277   236    2167    (-,-) 
  CONTROL_PATH_CurrentState_reg[0]/D  <<<     -     R     DFFRX1         1    -     -     0    2167    (-,-) 
#------------------------------------------------------------------------------------------------------------

