

================================================================
== Vitis HLS Report for 'accelerator'
================================================================
<<<<<<< HEAD
* Date:           Sat Oct 19 10:54:28 2024
=======
* Date:           Tue Oct 29 09:34:15 2024
>>>>>>> main

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
<<<<<<< HEAD
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.30 ns|  20.707 ns|     6.00 ns|
    +--------+----------+-----------+------------+
=======
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.182 ns|     2.00 ns|
    +--------+----------+----------+------------+
>>>>>>> main

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
<<<<<<< HEAD
    |       97|    41098|  2.939 us|  1.245 ms|   98|  41099|       no|
=======
    |      162|    72663|  1.620 us|  0.727 ms|  163|  72664|       no|
>>>>>>> main
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
<<<<<<< HEAD
* Number of FSM states : 7
=======
* Number of FSM states : 9
>>>>>>> main
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
<<<<<<< HEAD
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%retval_1_0_0_0_0_0_load153_loc = alloca i64 1"   --->   Operation 8 'alloca' 'retval_1_0_0_0_0_0_load153_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%retval_1_0_1_0_0_0_load155_loc = alloca i64 1"   --->   Operation 9 'alloca' 'retval_1_0_1_0_0_0_load155_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%retval_1_1_0_0_0_0_load157_loc = alloca i64 1"   --->   Operation 10 'alloca' 'retval_1_1_0_0_0_0_load157_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%retval_1_1_1_0_0_0_load159_loc = alloca i64 1"   --->   Operation 11 'alloca' 'retval_1_1_1_0_0_0_load159_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%retval_2_0_0_0_0_0_load161_loc = alloca i64 1"   --->   Operation 12 'alloca' 'retval_2_0_0_0_0_0_load161_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%retval_2_0_1_0_0_0_load163_loc = alloca i64 1"   --->   Operation 13 'alloca' 'retval_2_0_1_0_0_0_load163_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%retval_2_1_0_0_0_0_load165_loc = alloca i64 1"   --->   Operation 14 'alloca' 'retval_2_1_0_0_0_0_load165_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%retval_2_1_1_0_0_0_load167_loc = alloca i64 1"   --->   Operation 15 'alloca' 'retval_2_1_1_0_0_0_load167_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%retval_3_0_0_0_0_load169_loc = alloca i64 1"   --->   Operation 16 'alloca' 'retval_3_0_0_0_0_load169_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%retval_3_1_0_0_0_load171_loc = alloca i64 1"   --->   Operation 17 'alloca' 'retval_3_1_0_0_0_load171_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%retval_4_0_0_0_0_load173_loc = alloca i64 1"   --->   Operation 18 'alloca' 'retval_4_0_0_0_0_load173_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%retval_4_1_0_0_0_load175_loc = alloca i64 1"   --->   Operation 19 'alloca' 'retval_4_1_0_0_0_load175_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%array_back1_bias_change_9_loc = alloca i64 1"   --->   Operation 20 'alloca' 'array_back1_bias_change_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%array_back1_bias_change_8_loc = alloca i64 1"   --->   Operation 21 'alloca' 'array_back1_bias_change_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_27_loc = alloca i64 1"   --->   Operation 22 'alloca' 'array_back1_weight_changes_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_26_loc = alloca i64 1"   --->   Operation 23 'alloca' 'array_back1_weight_changes_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_25_loc = alloca i64 1"   --->   Operation 24 'alloca' 'array_back1_weight_changes_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_24_loc = alloca i64 1"   --->   Operation 25 'alloca' 'array_back1_weight_changes_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%array_back2_bias_change_9_loc = alloca i64 1"   --->   Operation 26 'alloca' 'array_back2_bias_change_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%array_back2_bias_change_8_loc = alloca i64 1"   --->   Operation 27 'alloca' 'array_back2_bias_change_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_27_loc = alloca i64 1"   --->   Operation 28 'alloca' 'array_back2_weight_changes_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_26_loc = alloca i64 1"   --->   Operation 29 'alloca' 'array_back2_weight_changes_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_25_loc = alloca i64 1"   --->   Operation 30 'alloca' 'array_back2_weight_changes_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_24_loc = alloca i64 1"   --->   Operation 31 'alloca' 'array_back2_weight_changes_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_array_inference_7_loc = alloca i64 1"   --->   Operation 32 'alloca' 'output_array_inference_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%output_array_inference_6_loc = alloca i64 1"   --->   Operation 33 'alloca' 'output_array_inference_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_array_inference_5_loc = alloca i64 1"   --->   Operation 34 'alloca' 'output_array_inference_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_array_inference_4_loc = alloca i64 1"   --->   Operation 35 'alloca' 'output_array_inference_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_array_inference_loc = alloca i64 1"   --->   Operation 36 'alloca' 'output_array_inference_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_array_inference_1_loc = alloca i64 1"   --->   Operation 37 'alloca' 'output_array_inference_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%output_array_inference_2_loc = alloca i64 1"   --->   Operation 38 'alloca' 'output_array_inference_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_array_inference_3_loc = alloca i64 1"   --->   Operation 39 'alloca' 'output_array_inference_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%bias_1_local_idx_val107_loc = alloca i64 1"   --->   Operation 40 'alloca' 'bias_1_local_idx_val107_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%bias_1_local_idx1_val108_loc = alloca i64 1"   --->   Operation 41 'alloca' 'bias_1_local_idx1_val108_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bias_2_local_idx_val109_loc = alloca i64 1"   --->   Operation 42 'alloca' 'bias_2_local_idx_val109_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bias_2_local_idx4_val110_loc = alloca i64 1"   --->   Operation 43 'alloca' 'bias_2_local_idx4_val110_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%w1_local_0_loc = alloca i64 1"   --->   Operation 44 'alloca' 'w1_local_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%w1_local_1_0_loc = alloca i64 1"   --->   Operation 45 'alloca' 'w1_local_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%w1_local_2_0_loc = alloca i64 1"   --->   Operation 46 'alloca' 'w1_local_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%w1_local_3_0_loc = alloca i64 1"   --->   Operation 47 'alloca' 'w1_local_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%w2_local_0_loc = alloca i64 1"   --->   Operation 48 'alloca' 'w2_local_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%w2_local_1_0_loc = alloca i64 1"   --->   Operation 49 'alloca' 'w2_local_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%w2_local_2_0_loc = alloca i64 1"   --->   Operation 50 'alloca' 'w2_local_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%w2_local_3_0_loc = alloca i64 1"   --->   Operation 51 'alloca' 'w2_local_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%bias_1_local_idx_promoted145_loc = alloca i64 1"   --->   Operation 52 'alloca' 'bias_1_local_idx_promoted145_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%bias_1_local_idx1_promoted147_loc = alloca i64 1"   --->   Operation 53 'alloca' 'bias_1_local_idx1_promoted147_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%bias_2_local_idx_promoted149_loc = alloca i64 1"   --->   Operation 54 'alloca' 'bias_2_local_idx_promoted149_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%bias_2_local_idx4_promoted151_loc = alloca i64 1"   --->   Operation 55 'alloca' 'bias_2_local_idx4_promoted151_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%w1_local_loc = alloca i64 1"   --->   Operation 56 'alloca' 'w1_local_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%w1_local_1_loc = alloca i64 1"   --->   Operation 57 'alloca' 'w1_local_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%w2_local_loc = alloca i64 1"   --->   Operation 58 'alloca' 'w2_local_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%w2_local_1_loc = alloca i64 1"   --->   Operation 59 'alloca' 'w2_local_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%w1_local_2_loc = alloca i64 1"   --->   Operation 60 'alloca' 'w1_local_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%w1_local_3_loc = alloca i64 1"   --->   Operation 61 'alloca' 'w1_local_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%w2_local_2_loc = alloca i64 1"   --->   Operation 62 'alloca' 'w2_local_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%w2_local_3_loc = alloca i64 1"   --->   Operation 63 'alloca' 'w2_local_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln0 = call void @accelerator_Pipeline_VITIS_LOOP_47_1, i16 %w1, i16 %w2, i16 %bias_1, i16 %bias_2, i16 %w2_local_3_loc, i16 %w2_local_2_loc, i16 %w1_local_3_loc, i16 %w1_local_2_loc, i16 %w2_local_1_loc, i16 %w2_local_loc, i16 %w1_local_1_loc, i16 %w1_local_loc, i16 %bias_2_local_idx4_promoted151_loc, i16 %bias_2_local_idx_promoted149_loc, i16 %bias_1_local_idx1_promoted147_loc, i16 %bias_1_local_idx_promoted145_loc"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.60>
ST_2 : Operation 65 [1/2] (1.60ns)   --->   "%call_ln0 = call void @accelerator_Pipeline_VITIS_LOOP_47_1, i16 %w1, i16 %w2, i16 %bias_1, i16 %bias_2, i16 %w2_local_3_loc, i16 %w2_local_2_loc, i16 %w1_local_3_loc, i16 %w1_local_2_loc, i16 %w2_local_1_loc, i16 %w2_local_loc, i16 %w1_local_1_loc, i16 %w1_local_loc, i16 %bias_2_local_idx4_promoted151_loc, i16 %bias_2_local_idx_promoted149_loc, i16 %bias_1_local_idx1_promoted147_loc, i16 %bias_1_local_idx_promoted145_loc"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 1.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.50>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%training_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training"   --->   Operation 66 'read' 'training_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%w2_local_3_loc_load = load i16 %w2_local_3_loc"   --->   Operation 67 'load' 'w2_local_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%w2_local_2_loc_load = load i16 %w2_local_2_loc"   --->   Operation 68 'load' 'w2_local_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%w1_local_3_loc_load = load i16 %w1_local_3_loc"   --->   Operation 69 'load' 'w1_local_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%w1_local_2_loc_load = load i16 %w1_local_2_loc"   --->   Operation 70 'load' 'w1_local_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%w2_local_1_loc_load = load i16 %w2_local_1_loc"   --->   Operation 71 'load' 'w2_local_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%w2_local_loc_load = load i16 %w2_local_loc"   --->   Operation 72 'load' 'w2_local_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%w1_local_1_loc_load = load i16 %w1_local_1_loc"   --->   Operation 73 'load' 'w1_local_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%w1_local_loc_load = load i16 %w1_local_loc"   --->   Operation 74 'load' 'w1_local_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%bias_2_local_idx4_promoted151_loc_load = load i16 %bias_2_local_idx4_promoted151_loc"   --->   Operation 75 'load' 'bias_2_local_idx4_promoted151_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%bias_2_local_idx_promoted149_loc_load = load i16 %bias_2_local_idx_promoted149_loc"   --->   Operation 76 'load' 'bias_2_local_idx_promoted149_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%bias_1_local_idx1_promoted147_loc_load = load i16 %bias_1_local_idx1_promoted147_loc"   --->   Operation 77 'load' 'bias_1_local_idx1_promoted147_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%bias_1_local_idx_promoted145_loc_load = load i16 %bias_1_local_idx_promoted145_loc"   --->   Operation 78 'load' 'bias_1_local_idx_promoted145_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.01ns)   --->   "%cmp_i_i = icmp_eq  i16 %training_read, i16 0"   --->   Operation 79 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [2/2] (0.48ns)   --->   "%targetBlock = call i1 @accelerator_Pipeline_VITIS_LOOP_65_3, i16 %w2_local_1_loc_load, i16 %w2_local_loc_load, i16 %w2_local_3_loc_load, i16 %w2_local_2_loc_load, i16 %w1_local_1_loc_load, i16 %w1_local_loc_load, i16 %w1_local_3_loc_load, i16 %w1_local_2_loc_load, i16 %bias_2_local_idx4_promoted151_loc_load, i16 %bias_2_local_idx_promoted149_loc_load, i16 %bias_1_local_idx1_promoted147_loc_load, i16 %bias_1_local_idx_promoted145_loc_load, i16 %training_read, i1 %cmp_i_i, i16 %w2_local_3_0_loc, i16 %w2_local_2_0_loc, i16 %w2_local_1_0_loc, i16 %w2_local_0_loc, i16 %w1_local_3_0_loc, i16 %w1_local_2_0_loc, i16 %w1_local_1_0_loc, i16 %w1_local_0_loc, i16 %bias_2_local_idx4_val110_loc, i16 %bias_2_local_idx_val109_loc, i16 %bias_1_local_idx1_val108_loc, i16 %bias_1_local_idx_val107_loc, i16 %output_array_inference_3_loc, i16 %output_array_inference_2_loc, i16 %output_array_inference_1_loc, i16 %output_array_inference_loc, i16 %output_array_inference_4_loc, i16 %output_array_inference_5_loc, i16 %output_array_inference_6_loc, i16 %output_array_inference_7_loc, i16 %array_back2_weight_changes_24_loc, i16 %array_back2_weight_changes_25_loc, i16 %array_back2_weight_changes_26_loc, i16 %array_back2_weight_changes_27_loc, i16 %array_back2_bias_change_8_loc, i16 %array_back2_bias_change_9_loc, i16 %array_back1_weight_changes_24_loc, i16 %array_back1_weight_changes_25_loc, i16 %array_back1_weight_changes_26_loc, i16 %array_back1_weight_changes_27_loc, i16 %array_back1_bias_change_8_loc, i16 %array_back1_bias_change_9_loc"   --->   Operation 80 'call' 'targetBlock' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.97>
ST_4 : Operation 81 [1/2] (0.97ns)   --->   "%targetBlock = call i1 @accelerator_Pipeline_VITIS_LOOP_65_3, i16 %w2_local_1_loc_load, i16 %w2_local_loc_load, i16 %w2_local_3_loc_load, i16 %w2_local_2_loc_load, i16 %w1_local_1_loc_load, i16 %w1_local_loc_load, i16 %w1_local_3_loc_load, i16 %w1_local_2_loc_load, i16 %bias_2_local_idx4_promoted151_loc_load, i16 %bias_2_local_idx_promoted149_loc_load, i16 %bias_1_local_idx1_promoted147_loc_load, i16 %bias_1_local_idx_promoted145_loc_load, i16 %training_read, i1 %cmp_i_i, i16 %w2_local_3_0_loc, i16 %w2_local_2_0_loc, i16 %w2_local_1_0_loc, i16 %w2_local_0_loc, i16 %w1_local_3_0_loc, i16 %w1_local_2_0_loc, i16 %w1_local_1_0_loc, i16 %w1_local_0_loc, i16 %bias_2_local_idx4_val110_loc, i16 %bias_2_local_idx_val109_loc, i16 %bias_1_local_idx1_val108_loc, i16 %bias_1_local_idx_val107_loc, i16 %output_array_inference_3_loc, i16 %output_array_inference_2_loc, i16 %output_array_inference_1_loc, i16 %output_array_inference_loc, i16 %output_array_inference_4_loc, i16 %output_array_inference_5_loc, i16 %output_array_inference_6_loc, i16 %output_array_inference_7_loc, i16 %array_back2_weight_changes_24_loc, i16 %array_back2_weight_changes_25_loc, i16 %array_back2_weight_changes_26_loc, i16 %array_back2_weight_changes_27_loc, i16 %array_back2_bias_change_8_loc, i16 %array_back2_bias_change_9_loc, i16 %array_back1_weight_changes_24_loc, i16 %array_back1_weight_changes_25_loc, i16 %array_back1_weight_changes_26_loc, i16 %array_back1_weight_changes_27_loc, i16 %array_back1_bias_change_8_loc, i16 %array_back1_bias_change_9_loc"   --->   Operation 81 'call' 'targetBlock' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.26>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%w2_local_3_0_loc_load = load i16 %w2_local_3_0_loc"   --->   Operation 82 'load' 'w2_local_3_0_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%w2_local_2_0_loc_load = load i16 %w2_local_2_0_loc"   --->   Operation 83 'load' 'w2_local_2_0_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%w2_local_1_0_loc_load = load i16 %w2_local_1_0_loc"   --->   Operation 84 'load' 'w2_local_1_0_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%w2_local_0_loc_load = load i16 %w2_local_0_loc"   --->   Operation 85 'load' 'w2_local_0_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%w1_local_3_0_loc_load = load i16 %w1_local_3_0_loc"   --->   Operation 86 'load' 'w1_local_3_0_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%w1_local_2_0_loc_load = load i16 %w1_local_2_0_loc"   --->   Operation 87 'load' 'w1_local_2_0_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%w1_local_1_0_loc_load = load i16 %w1_local_1_0_loc"   --->   Operation 88 'load' 'w1_local_1_0_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%w1_local_0_loc_load = load i16 %w1_local_0_loc"   --->   Operation 89 'load' 'w1_local_0_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%bias_2_local_idx4_val110_loc_load = load i16 %bias_2_local_idx4_val110_loc"   --->   Operation 90 'load' 'bias_2_local_idx4_val110_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%bias_2_local_idx_val109_loc_load = load i16 %bias_2_local_idx_val109_loc"   --->   Operation 91 'load' 'bias_2_local_idx_val109_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%bias_1_local_idx1_val108_loc_load = load i16 %bias_1_local_idx1_val108_loc"   --->   Operation 92 'load' 'bias_1_local_idx1_val108_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%bias_1_local_idx_val107_loc_load = load i16 %bias_1_local_idx_val107_loc"   --->   Operation 93 'load' 'bias_1_local_idx_val107_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_24_loc_load = load i16 %array_back2_weight_changes_24_loc"   --->   Operation 94 'load' 'array_back2_weight_changes_24_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_25_loc_load = load i16 %array_back2_weight_changes_25_loc"   --->   Operation 95 'load' 'array_back2_weight_changes_25_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_26_loc_load = load i16 %array_back2_weight_changes_26_loc"   --->   Operation 96 'load' 'array_back2_weight_changes_26_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_27_loc_load = load i16 %array_back2_weight_changes_27_loc"   --->   Operation 97 'load' 'array_back2_weight_changes_27_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%array_back2_bias_change_8_loc_load = load i16 %array_back2_bias_change_8_loc"   --->   Operation 98 'load' 'array_back2_bias_change_8_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%array_back2_bias_change_9_loc_load = load i16 %array_back2_bias_change_9_loc"   --->   Operation 99 'load' 'array_back2_bias_change_9_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_24_loc_load = load i16 %array_back1_weight_changes_24_loc"   --->   Operation 100 'load' 'array_back1_weight_changes_24_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_25_loc_load = load i16 %array_back1_weight_changes_25_loc"   --->   Operation 101 'load' 'array_back1_weight_changes_25_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_26_loc_load = load i16 %array_back1_weight_changes_26_loc"   --->   Operation 102 'load' 'array_back1_weight_changes_26_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_27_loc_load = load i16 %array_back1_weight_changes_27_loc"   --->   Operation 103 'load' 'array_back1_weight_changes_27_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%array_back1_bias_change_8_loc_load = load i16 %array_back1_bias_change_8_loc"   --->   Operation 104 'load' 'array_back1_bias_change_8_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%array_back1_bias_change_9_loc_load = load i16 %array_back1_bias_change_9_loc"   --->   Operation 105 'load' 'array_back1_bias_change_9_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.42ns)   --->   "%select_ln65 = select i1 %targetBlock, i16 %w2_local_3_0_loc_load, i16 %array_back2_weight_changes_27_loc_load" [../accelerator.cpp:65]   --->   Operation 106 'select' 'select_ln65' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.42ns)   --->   "%select_ln65_1 = select i1 %targetBlock, i16 %w2_local_1_0_loc_load, i16 %array_back2_weight_changes_25_loc_load" [../accelerator.cpp:65]   --->   Operation 107 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.42ns)   --->   "%select_ln65_2 = select i1 %targetBlock, i16 %w2_local_2_0_loc_load, i16 %array_back2_weight_changes_26_loc_load" [../accelerator.cpp:65]   --->   Operation 108 'select' 'select_ln65_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.42ns)   --->   "%select_ln65_3 = select i1 %targetBlock, i16 %w2_local_0_loc_load, i16 %array_back2_weight_changes_24_loc_load" [../accelerator.cpp:65]   --->   Operation 109 'select' 'select_ln65_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.42ns)   --->   "%select_ln65_4 = select i1 %targetBlock, i16 %w1_local_3_0_loc_load, i16 %array_back1_weight_changes_27_loc_load" [../accelerator.cpp:65]   --->   Operation 110 'select' 'select_ln65_4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.42ns)   --->   "%select_ln65_5 = select i1 %targetBlock, i16 %w1_local_1_0_loc_load, i16 %array_back1_weight_changes_25_loc_load" [../accelerator.cpp:65]   --->   Operation 111 'select' 'select_ln65_5' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.42ns)   --->   "%select_ln65_6 = select i1 %targetBlock, i16 %w1_local_2_0_loc_load, i16 %array_back1_weight_changes_26_loc_load" [../accelerator.cpp:65]   --->   Operation 112 'select' 'select_ln65_6' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.42ns)   --->   "%select_ln65_7 = select i1 %targetBlock, i16 %w1_local_0_loc_load, i16 %array_back1_weight_changes_24_loc_load" [../accelerator.cpp:65]   --->   Operation 113 'select' 'select_ln65_7' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.42ns)   --->   "%select_ln65_9 = select i1 %targetBlock, i16 %bias_2_local_idx_val109_loc_load, i16 %array_back2_bias_change_8_loc_load" [../accelerator.cpp:65]   --->   Operation 114 'select' 'select_ln65_9' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.42ns)   --->   "%select_ln65_10 = select i1 %targetBlock, i16 %bias_2_local_idx4_val110_loc_load, i16 %array_back2_bias_change_9_loc_load" [../accelerator.cpp:65]   --->   Operation 115 'select' 'select_ln65_10' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.42ns)   --->   "%select_ln65_11 = select i1 %targetBlock, i16 %bias_1_local_idx_val107_loc_load, i16 %array_back1_bias_change_8_loc_load" [../accelerator.cpp:65]   --->   Operation 116 'select' 'select_ln65_11' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.42ns)   --->   "%select_ln65_12 = select i1 %targetBlock, i16 %bias_1_local_idx1_val108_loc_load, i16 %array_back1_bias_change_9_loc_load" [../accelerator.cpp:65]   --->   Operation 117 'select' 'select_ln65_12' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [2/2] (0.84ns)   --->   "%call_ln65 = call void @accelerator_Pipeline_VITIS_LOOP_157_9, i16 %select_ln65_12, i16 %select_ln65_11, i16 %select_ln65_10, i16 %select_ln65_9, i16 %select_ln65_6, i16 %select_ln65_7, i16 %select_ln65_4, i16 %select_ln65_5, i16 %select_ln65_2, i16 %select_ln65_3, i16 %select_ln65, i16 %select_ln65_1, i16 %retval_4_1_0_0_0_load175_loc, i16 %retval_4_0_0_0_0_load173_loc, i16 %retval_3_1_0_0_0_load171_loc, i16 %retval_3_0_0_0_0_load169_loc, i16 %retval_2_1_1_0_0_0_load167_loc, i16 %retval_2_1_0_0_0_0_load165_loc, i16 %retval_2_0_1_0_0_0_load163_loc, i16 %retval_2_0_0_0_0_0_load161_loc, i16 %retval_1_1_1_0_0_0_load159_loc, i16 %retval_1_1_0_0_0_0_load157_loc, i16 %retval_1_0_1_0_0_0_load155_loc, i16 %retval_1_0_0_0_0_0_load153_loc" [../accelerator.cpp:65]   --->   Operation 118 'call' 'call_ln65' <Predicate = true> <Delay = 0.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.60>
ST_6 : Operation 119 [1/2] (1.60ns)   --->   "%call_ln65 = call void @accelerator_Pipeline_VITIS_LOOP_157_9, i16 %select_ln65_12, i16 %select_ln65_11, i16 %select_ln65_10, i16 %select_ln65_9, i16 %select_ln65_6, i16 %select_ln65_7, i16 %select_ln65_4, i16 %select_ln65_5, i16 %select_ln65_2, i16 %select_ln65_3, i16 %select_ln65, i16 %select_ln65_1, i16 %retval_4_1_0_0_0_load175_loc, i16 %retval_4_0_0_0_0_load173_loc, i16 %retval_3_1_0_0_0_load171_loc, i16 %retval_3_0_0_0_0_load169_loc, i16 %retval_2_1_1_0_0_0_load167_loc, i16 %retval_2_1_0_0_0_0_load165_loc, i16 %retval_2_0_1_0_0_0_load163_loc, i16 %retval_2_0_0_0_0_0_load161_loc, i16 %retval_1_1_1_0_0_0_load159_loc, i16 %retval_1_1_0_0_0_0_load157_loc, i16 %retval_1_0_1_0_0_0_load155_loc, i16 %retval_1_0_0_0_0_0_load153_loc" [../accelerator.cpp:65]   --->   Operation 119 'call' 'call_ln65' <Predicate = true> <Delay = 1.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.42>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 0"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../accelerator.cpp:7]   --->   Operation 121 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w1"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w2"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_1"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_2"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %training"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %training, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%output_array_inference_3_loc_load = load i16 %output_array_inference_3_loc"   --->   Operation 132 'load' 'output_array_inference_3_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%output_array_inference_2_loc_load = load i16 %output_array_inference_2_loc"   --->   Operation 133 'load' 'output_array_inference_2_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%output_array_inference_1_loc_load = load i16 %output_array_inference_1_loc"   --->   Operation 134 'load' 'output_array_inference_1_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%output_array_inference_loc_load = load i16 %output_array_inference_loc"   --->   Operation 135 'load' 'output_array_inference_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%output_array_inference_4_loc_load = load i16 %output_array_inference_4_loc"   --->   Operation 136 'load' 'output_array_inference_4_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%output_array_inference_5_loc_load = load i16 %output_array_inference_5_loc"   --->   Operation 137 'load' 'output_array_inference_5_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%output_array_inference_6_loc_load = load i16 %output_array_inference_6_loc"   --->   Operation 138 'load' 'output_array_inference_6_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%output_array_inference_7_loc_load = load i16 %output_array_inference_7_loc"   --->   Operation 139 'load' 'output_array_inference_7_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.42ns)   --->   "%select_ln65_8 = select i1 %targetBlock, i16 %output_array_inference_loc_load, i16 %output_array_inference_7_loc_load" [../accelerator.cpp:65]   --->   Operation 140 'select' 'select_ln65_8' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.42ns)   --->   "%select_ln65_13 = select i1 %targetBlock, i16 %output_array_inference_1_loc_load, i16 %output_array_inference_6_loc_load" [../accelerator.cpp:65]   --->   Operation 141 'select' 'select_ln65_13' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.42ns)   --->   "%select_ln65_14 = select i1 %targetBlock, i16 %output_array_inference_2_loc_load, i16 %output_array_inference_5_loc_load" [../accelerator.cpp:65]   --->   Operation 142 'select' 'select_ln65_14' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.42ns)   --->   "%select_ln65_15 = select i1 %targetBlock, i16 %output_array_inference_3_loc_load, i16 %output_array_inference_4_loc_load" [../accelerator.cpp:65]   --->   Operation 143 'select' 'select_ln65_15' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%retval_4_1_0_0_0_load = load i16 %retval_4_1_0_0_0_load175_loc"   --->   Operation 144 'load' 'retval_4_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%retval_4_0_0_0_0_load = load i16 %retval_4_0_0_0_0_load173_loc"   --->   Operation 145 'load' 'retval_4_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%retval_3_1_0_0_0_load = load i16 %retval_3_1_0_0_0_load171_loc"   --->   Operation 146 'load' 'retval_3_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%retval_3_0_0_0_0_load = load i16 %retval_3_0_0_0_0_load169_loc"   --->   Operation 147 'load' 'retval_3_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%retval_2_1_1_0_0_0_load = load i16 %retval_2_1_1_0_0_0_load167_loc"   --->   Operation 148 'load' 'retval_2_1_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%retval_2_1_0_0_0_0_load = load i16 %retval_2_1_0_0_0_0_load165_loc"   --->   Operation 149 'load' 'retval_2_1_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%retval_2_0_1_0_0_0_load = load i16 %retval_2_0_1_0_0_0_load163_loc"   --->   Operation 150 'load' 'retval_2_0_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%retval_2_0_0_0_0_0_load = load i16 %retval_2_0_0_0_0_0_load161_loc"   --->   Operation 151 'load' 'retval_2_0_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%retval_1_1_1_0_0_0_load = load i16 %retval_1_1_1_0_0_0_load159_loc"   --->   Operation 152 'load' 'retval_1_1_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%retval_1_1_0_0_0_0_load = load i16 %retval_1_1_0_0_0_0_load157_loc"   --->   Operation 153 'load' 'retval_1_1_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%retval_1_0_1_0_0_0_load = load i16 %retval_1_0_1_0_0_0_load155_loc"   --->   Operation 154 'load' 'retval_1_0_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%retval_1_0_0_0_0_0_load = load i16 %retval_1_0_0_0_0_0_load153_loc"   --->   Operation 155 'load' 'retval_1_0_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%or_ln167_6 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %retval_4_1_0_0_0_load, i16 %retval_4_0_0_0_0_load, i16 %retval_3_1_0_0_0_load, i16 %retval_3_0_0_0_0_load, i16 %retval_2_1_1_0_0_0_load, i16 %retval_2_1_0_0_0_0_load, i16 %retval_2_0_1_0_0_0_load, i16 %retval_2_0_0_0_0_0_load, i16 %retval_1_1_1_0_0_0_load, i16 %retval_1_1_0_0_0_0_load, i16 %retval_1_0_1_0_0_0_load, i16 %retval_1_0_0_0_0_0_load, i16 %select_ln65_8, i16 %select_ln65_13, i16 %select_ln65_14, i16 %select_ln65_15" [../accelerator.cpp:167]   --->   Operation 156 'bitconcatenate' 'or_ln167_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln167 = ret i256 %or_ln167_6" [../accelerator.cpp:167]   --->   Operation 157 'ret' 'ret_ln167' <Predicate = true> <Delay = 0.00>
=======
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%retval_1_0_0_0_0_0_load159_loc = alloca i64 1"   --->   Operation 10 'alloca' 'retval_1_0_0_0_0_0_load159_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%retval_1_0_1_0_0_0_load161_loc = alloca i64 1"   --->   Operation 11 'alloca' 'retval_1_0_1_0_0_0_load161_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%retval_1_1_0_0_0_0_load163_loc = alloca i64 1"   --->   Operation 12 'alloca' 'retval_1_1_0_0_0_0_load163_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%retval_1_1_1_0_0_0_load165_loc = alloca i64 1"   --->   Operation 13 'alloca' 'retval_1_1_1_0_0_0_load165_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%retval_2_0_0_0_0_0_load167_loc = alloca i64 1"   --->   Operation 14 'alloca' 'retval_2_0_0_0_0_0_load167_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%retval_2_0_1_0_0_0_load169_loc = alloca i64 1"   --->   Operation 15 'alloca' 'retval_2_0_1_0_0_0_load169_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%retval_2_1_0_0_0_0_load171_loc = alloca i64 1"   --->   Operation 16 'alloca' 'retval_2_1_0_0_0_0_load171_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%retval_2_1_1_0_0_0_load173_loc = alloca i64 1"   --->   Operation 17 'alloca' 'retval_2_1_1_0_0_0_load173_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%retval_3_0_0_0_0_load175_loc = alloca i64 1"   --->   Operation 18 'alloca' 'retval_3_0_0_0_0_load175_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%retval_3_1_0_0_0_load177_loc = alloca i64 1"   --->   Operation 19 'alloca' 'retval_3_1_0_0_0_load177_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%retval_4_0_0_0_0_load179_loc = alloca i64 1"   --->   Operation 20 'alloca' 'retval_4_0_0_0_0_load179_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%retval_4_1_0_0_0_load181_loc = alloca i64 1"   --->   Operation 21 'alloca' 'retval_4_1_0_0_0_load181_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%array_back1_bias_change_9_loc = alloca i64 1"   --->   Operation 22 'alloca' 'array_back1_bias_change_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%array_back1_bias_change_8_loc = alloca i64 1"   --->   Operation 23 'alloca' 'array_back1_bias_change_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_27_loc = alloca i64 1"   --->   Operation 24 'alloca' 'array_back1_weight_changes_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_26_loc = alloca i64 1"   --->   Operation 25 'alloca' 'array_back1_weight_changes_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_25_loc = alloca i64 1"   --->   Operation 26 'alloca' 'array_back1_weight_changes_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_24_loc = alloca i64 1"   --->   Operation 27 'alloca' 'array_back1_weight_changes_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%array_back2_bias_change_9_loc = alloca i64 1"   --->   Operation 28 'alloca' 'array_back2_bias_change_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%array_back2_bias_change_8_loc = alloca i64 1"   --->   Operation 29 'alloca' 'array_back2_bias_change_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_27_loc = alloca i64 1"   --->   Operation 30 'alloca' 'array_back2_weight_changes_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_26_loc = alloca i64 1"   --->   Operation 31 'alloca' 'array_back2_weight_changes_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_25_loc = alloca i64 1"   --->   Operation 32 'alloca' 'array_back2_weight_changes_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_24_loc = alloca i64 1"   --->   Operation 33 'alloca' 'array_back2_weight_changes_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_array_inference_7_loc = alloca i64 1"   --->   Operation 34 'alloca' 'output_array_inference_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_array_inference_6_loc = alloca i64 1"   --->   Operation 35 'alloca' 'output_array_inference_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_array_inference_5_loc = alloca i64 1"   --->   Operation 36 'alloca' 'output_array_inference_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_array_inference_4_loc = alloca i64 1"   --->   Operation 37 'alloca' 'output_array_inference_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%output_array_inference_loc = alloca i64 1"   --->   Operation 38 'alloca' 'output_array_inference_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_array_inference_1_loc = alloca i64 1"   --->   Operation 39 'alloca' 'output_array_inference_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%output_array_inference_2_loc = alloca i64 1"   --->   Operation 40 'alloca' 'output_array_inference_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%output_array_inference_3_loc = alloca i64 1"   --->   Operation 41 'alloca' 'output_array_inference_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bias_1_local_idx96_val107_loc = alloca i64 1"   --->   Operation 42 'alloca' 'bias_1_local_idx96_val107_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bias_1_local_idx97_val108_loc = alloca i64 1"   --->   Operation 43 'alloca' 'bias_1_local_idx97_val108_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%bias_2_local_idx89_val109_loc = alloca i64 1"   --->   Operation 44 'alloca' 'bias_2_local_idx89_val109_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%bias_2_local_idx90_val110_loc = alloca i64 1"   --->   Operation 45 'alloca' 'bias_2_local_idx90_val110_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%w1_local_0_loc = alloca i64 1"   --->   Operation 46 'alloca' 'w1_local_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%w1_local_1_0_loc = alloca i64 1"   --->   Operation 47 'alloca' 'w1_local_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%w1_local_2_0_loc = alloca i64 1"   --->   Operation 48 'alloca' 'w1_local_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%w1_local_3_0_loc = alloca i64 1"   --->   Operation 49 'alloca' 'w1_local_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%w2_local_0_loc = alloca i64 1"   --->   Operation 50 'alloca' 'w2_local_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%w2_local_1_0_loc = alloca i64 1"   --->   Operation 51 'alloca' 'w2_local_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%w2_local_2_0_loc = alloca i64 1"   --->   Operation 52 'alloca' 'w2_local_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%w2_local_3_0_loc = alloca i64 1"   --->   Operation 53 'alloca' 'w2_local_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%bias_1_local_idx96_promoted151_loc = alloca i64 1"   --->   Operation 54 'alloca' 'bias_1_local_idx96_promoted151_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%bias_1_local_idx97_promoted153_loc = alloca i64 1"   --->   Operation 55 'alloca' 'bias_1_local_idx97_promoted153_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%bias_2_local_idx89_promoted155_loc = alloca i64 1"   --->   Operation 56 'alloca' 'bias_2_local_idx89_promoted155_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%bias_2_local_idx90_promoted157_loc = alloca i64 1"   --->   Operation 57 'alloca' 'bias_2_local_idx90_promoted157_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%w1_local_loc = alloca i64 1"   --->   Operation 58 'alloca' 'w1_local_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%w1_local_1_loc = alloca i64 1"   --->   Operation 59 'alloca' 'w1_local_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%w2_local_loc = alloca i64 1"   --->   Operation 60 'alloca' 'w2_local_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%w2_local_1_loc = alloca i64 1"   --->   Operation 61 'alloca' 'w2_local_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%w1_local_2_loc = alloca i64 1"   --->   Operation 62 'alloca' 'w1_local_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%w1_local_3_loc = alloca i64 1"   --->   Operation 63 'alloca' 'w1_local_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%w2_local_2_loc = alloca i64 1"   --->   Operation 64 'alloca' 'w2_local_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%w2_local_3_loc = alloca i64 1"   --->   Operation 65 'alloca' 'w2_local_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%w1_0_addr = getelementptr i16 %w1_0, i64 0, i64 0"   --->   Operation 66 'getelementptr' 'w1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (0.79ns)   --->   "%w1_0_load = load i1 %w1_0_addr"   --->   Operation 67 'load' 'w1_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%w1_1_addr = getelementptr i16 %w1_1, i64 0, i64 0"   --->   Operation 68 'getelementptr' 'w1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (0.79ns)   --->   "%w1_1_load = load i1 %w1_1_addr"   --->   Operation 69 'load' 'w1_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%w2_0_addr = getelementptr i16 %w2_0, i64 0, i64 0"   --->   Operation 70 'getelementptr' 'w2_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (0.79ns)   --->   "%w2_0_load = load i1 %w2_0_addr"   --->   Operation 71 'load' 'w2_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%w2_1_addr = getelementptr i16 %w2_1, i64 0, i64 0"   --->   Operation 72 'getelementptr' 'w2_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (0.79ns)   --->   "%w2_1_load = load i1 %w2_1_addr"   --->   Operation 73 'load' 'w2_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 74 [1/2] (0.79ns)   --->   "%w1_0_load = load i1 %w1_0_addr"   --->   Operation 74 'load' 'w1_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%w1_0_addr_1 = getelementptr i16 %w1_0, i64 0, i64 1"   --->   Operation 75 'getelementptr' 'w1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (0.79ns)   --->   "%w1_0_load_1 = load i1 %w1_0_addr_1"   --->   Operation 76 'load' 'w1_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 77 [1/2] (0.79ns)   --->   "%w1_1_load = load i1 %w1_1_addr"   --->   Operation 77 'load' 'w1_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%w1_1_addr_1 = getelementptr i16 %w1_1, i64 0, i64 1"   --->   Operation 78 'getelementptr' 'w1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (0.79ns)   --->   "%w1_1_load_1 = load i1 %w1_1_addr_1"   --->   Operation 79 'load' 'w1_1_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 80 [1/2] (0.79ns)   --->   "%w2_0_load = load i1 %w2_0_addr"   --->   Operation 80 'load' 'w2_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%w2_0_addr_1 = getelementptr i16 %w2_0, i64 0, i64 1"   --->   Operation 81 'getelementptr' 'w2_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (0.79ns)   --->   "%w2_0_load_1 = load i1 %w2_0_addr_1"   --->   Operation 82 'load' 'w2_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 83 [1/2] (0.79ns)   --->   "%w2_1_load = load i1 %w2_1_addr"   --->   Operation 83 'load' 'w2_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%w2_1_addr_1 = getelementptr i16 %w2_1, i64 0, i64 1"   --->   Operation 84 'getelementptr' 'w2_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (0.79ns)   --->   "%w2_1_load_1 = load i1 %w2_1_addr_1"   --->   Operation 85 'load' 'w2_1_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 86 [1/2] (0.79ns)   --->   "%w1_0_load_1 = load i1 %w1_0_addr_1"   --->   Operation 86 'load' 'w1_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 87 [1/2] (0.79ns)   --->   "%w1_1_load_1 = load i1 %w1_1_addr_1"   --->   Operation 87 'load' 'w1_1_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 88 [1/2] (0.79ns)   --->   "%w2_0_load_1 = load i1 %w2_0_addr_1"   --->   Operation 88 'load' 'w2_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 89 [1/2] (0.79ns)   --->   "%w2_1_load_1 = load i1 %w2_1_addr_1"   --->   Operation 89 'load' 'w2_1_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln0 = call void @accelerator_Pipeline_VITIS_LOOP_55_1, i16 %bias_1, i16 %bias_2, i16 %w1_1_load, i16 %w1_0_load, i16 %w1_1_load_1, i16 %w1_0_load_1, i16 %w2_1_load, i16 %w2_0_load, i16 %w2_1_load_1, i16 %w2_0_load_1, i16 %w2_local_3_loc, i16 %w2_local_2_loc, i16 %w1_local_3_loc, i16 %w1_local_2_loc, i16 %w2_local_1_loc, i16 %w2_local_loc, i16 %w1_local_1_loc, i16 %w1_local_loc, i16 %bias_2_local_idx90_promoted157_loc, i16 %bias_2_local_idx89_promoted155_loc, i16 %bias_1_local_idx97_promoted153_loc, i16 %bias_1_local_idx96_promoted151_loc"   --->   Operation 90 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.11>
ST_4 : Operation 91 [1/2] (1.11ns)   --->   "%call_ln0 = call void @accelerator_Pipeline_VITIS_LOOP_55_1, i16 %bias_1, i16 %bias_2, i16 %w1_1_load, i16 %w1_0_load, i16 %w1_1_load_1, i16 %w1_0_load_1, i16 %w2_1_load, i16 %w2_0_load, i16 %w2_1_load_1, i16 %w2_0_load_1, i16 %w2_local_3_loc, i16 %w2_local_2_loc, i16 %w1_local_3_loc, i16 %w1_local_2_loc, i16 %w2_local_1_loc, i16 %w2_local_loc, i16 %w1_local_1_loc, i16 %w1_local_loc, i16 %bias_2_local_idx90_promoted157_loc, i16 %bias_2_local_idx89_promoted155_loc, i16 %bias_1_local_idx97_promoted153_loc, i16 %bias_1_local_idx96_promoted151_loc"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 1.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.50>
ST_5 : Operation 92 [1/1] (1.00ns)   --->   "%training_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %training"   --->   Operation 92 'read' 'training_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%w2_local_3_loc_load = load i16 %w2_local_3_loc"   --->   Operation 93 'load' 'w2_local_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%w2_local_2_loc_load = load i16 %w2_local_2_loc"   --->   Operation 94 'load' 'w2_local_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%w1_local_3_loc_load = load i16 %w1_local_3_loc"   --->   Operation 95 'load' 'w1_local_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%w1_local_2_loc_load = load i16 %w1_local_2_loc"   --->   Operation 96 'load' 'w1_local_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%w2_local_1_loc_load = load i16 %w2_local_1_loc"   --->   Operation 97 'load' 'w2_local_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%w2_local_loc_load = load i16 %w2_local_loc"   --->   Operation 98 'load' 'w2_local_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%w1_local_1_loc_load = load i16 %w1_local_1_loc"   --->   Operation 99 'load' 'w1_local_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%w1_local_loc_load = load i16 %w1_local_loc"   --->   Operation 100 'load' 'w1_local_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%bias_2_local_idx90_promoted157_loc_load = load i16 %bias_2_local_idx90_promoted157_loc"   --->   Operation 101 'load' 'bias_2_local_idx90_promoted157_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%bias_2_local_idx89_promoted155_loc_load = load i16 %bias_2_local_idx89_promoted155_loc"   --->   Operation 102 'load' 'bias_2_local_idx89_promoted155_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%bias_1_local_idx97_promoted153_loc_load = load i16 %bias_1_local_idx97_promoted153_loc"   --->   Operation 103 'load' 'bias_1_local_idx97_promoted153_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%bias_1_local_idx96_promoted151_loc_load = load i16 %bias_1_local_idx96_promoted151_loc"   --->   Operation 104 'load' 'bias_1_local_idx96_promoted151_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (1.01ns)   --->   "%cmp_i_i = icmp_eq  i16 %training_read, i16 0"   --->   Operation 105 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [2/2] (0.48ns)   --->   "%targetBlock = call i1 @accelerator_Pipeline_VITIS_LOOP_73_3, i16 %w2_local_1_loc_load, i16 %w2_local_loc_load, i16 %w2_local_3_loc_load, i16 %w2_local_2_loc_load, i16 %w1_local_1_loc_load, i16 %w1_local_loc_load, i16 %w1_local_3_loc_load, i16 %w1_local_2_loc_load, i16 %bias_2_local_idx90_promoted157_loc_load, i16 %bias_2_local_idx89_promoted155_loc_load, i16 %bias_1_local_idx97_promoted153_loc_load, i16 %bias_1_local_idx96_promoted151_loc_load, i16 %training_read, i1 %cmp_i_i, i16 %w2_local_3_0_loc, i16 %w2_local_2_0_loc, i16 %w2_local_1_0_loc, i16 %w2_local_0_loc, i16 %w1_local_3_0_loc, i16 %w1_local_2_0_loc, i16 %w1_local_1_0_loc, i16 %w1_local_0_loc, i16 %bias_2_local_idx90_val110_loc, i16 %bias_2_local_idx89_val109_loc, i16 %bias_1_local_idx97_val108_loc, i16 %bias_1_local_idx96_val107_loc, i16 %output_array_inference_3_loc, i16 %output_array_inference_2_loc, i16 %output_array_inference_1_loc, i16 %output_array_inference_loc, i16 %output_array_inference_4_loc, i16 %output_array_inference_5_loc, i16 %output_array_inference_6_loc, i16 %output_array_inference_7_loc, i16 %array_back2_weight_changes_24_loc, i16 %array_back2_weight_changes_25_loc, i16 %array_back2_weight_changes_26_loc, i16 %array_back2_weight_changes_27_loc, i16 %array_back2_bias_change_8_loc, i16 %array_back2_bias_change_9_loc, i16 %array_back1_weight_changes_24_loc, i16 %array_back1_weight_changes_25_loc, i16 %array_back1_weight_changes_26_loc, i16 %array_back1_weight_changes_27_loc, i16 %array_back1_bias_change_8_loc, i16 %array_back1_bias_change_9_loc"   --->   Operation 106 'call' 'targetBlock' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.97>
ST_6 : Operation 107 [1/2] (0.97ns)   --->   "%targetBlock = call i1 @accelerator_Pipeline_VITIS_LOOP_73_3, i16 %w2_local_1_loc_load, i16 %w2_local_loc_load, i16 %w2_local_3_loc_load, i16 %w2_local_2_loc_load, i16 %w1_local_1_loc_load, i16 %w1_local_loc_load, i16 %w1_local_3_loc_load, i16 %w1_local_2_loc_load, i16 %bias_2_local_idx90_promoted157_loc_load, i16 %bias_2_local_idx89_promoted155_loc_load, i16 %bias_1_local_idx97_promoted153_loc_load, i16 %bias_1_local_idx96_promoted151_loc_load, i16 %training_read, i1 %cmp_i_i, i16 %w2_local_3_0_loc, i16 %w2_local_2_0_loc, i16 %w2_local_1_0_loc, i16 %w2_local_0_loc, i16 %w1_local_3_0_loc, i16 %w1_local_2_0_loc, i16 %w1_local_1_0_loc, i16 %w1_local_0_loc, i16 %bias_2_local_idx90_val110_loc, i16 %bias_2_local_idx89_val109_loc, i16 %bias_1_local_idx97_val108_loc, i16 %bias_1_local_idx96_val107_loc, i16 %output_array_inference_3_loc, i16 %output_array_inference_2_loc, i16 %output_array_inference_1_loc, i16 %output_array_inference_loc, i16 %output_array_inference_4_loc, i16 %output_array_inference_5_loc, i16 %output_array_inference_6_loc, i16 %output_array_inference_7_loc, i16 %array_back2_weight_changes_24_loc, i16 %array_back2_weight_changes_25_loc, i16 %array_back2_weight_changes_26_loc, i16 %array_back2_weight_changes_27_loc, i16 %array_back2_bias_change_8_loc, i16 %array_back2_bias_change_9_loc, i16 %array_back1_weight_changes_24_loc, i16 %array_back1_weight_changes_25_loc, i16 %array_back1_weight_changes_26_loc, i16 %array_back1_weight_changes_27_loc, i16 %array_back1_bias_change_8_loc, i16 %array_back1_bias_change_9_loc"   --->   Operation 107 'call' 'targetBlock' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.26>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%w2_local_3_0_loc_load = load i16 %w2_local_3_0_loc"   --->   Operation 108 'load' 'w2_local_3_0_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%w2_local_2_0_loc_load = load i16 %w2_local_2_0_loc"   --->   Operation 109 'load' 'w2_local_2_0_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%w2_local_1_0_loc_load = load i16 %w2_local_1_0_loc"   --->   Operation 110 'load' 'w2_local_1_0_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%w2_local_0_loc_load = load i16 %w2_local_0_loc"   --->   Operation 111 'load' 'w2_local_0_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%w1_local_3_0_loc_load = load i16 %w1_local_3_0_loc"   --->   Operation 112 'load' 'w1_local_3_0_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%w1_local_2_0_loc_load = load i16 %w1_local_2_0_loc"   --->   Operation 113 'load' 'w1_local_2_0_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%w1_local_1_0_loc_load = load i16 %w1_local_1_0_loc"   --->   Operation 114 'load' 'w1_local_1_0_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%w1_local_0_loc_load = load i16 %w1_local_0_loc"   --->   Operation 115 'load' 'w1_local_0_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%bias_2_local_idx90_val110_loc_load = load i16 %bias_2_local_idx90_val110_loc"   --->   Operation 116 'load' 'bias_2_local_idx90_val110_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%bias_2_local_idx89_val109_loc_load = load i16 %bias_2_local_idx89_val109_loc"   --->   Operation 117 'load' 'bias_2_local_idx89_val109_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%bias_1_local_idx97_val108_loc_load = load i16 %bias_1_local_idx97_val108_loc"   --->   Operation 118 'load' 'bias_1_local_idx97_val108_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%bias_1_local_idx96_val107_loc_load = load i16 %bias_1_local_idx96_val107_loc"   --->   Operation 119 'load' 'bias_1_local_idx96_val107_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_24_loc_load = load i16 %array_back2_weight_changes_24_loc"   --->   Operation 120 'load' 'array_back2_weight_changes_24_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_25_loc_load = load i16 %array_back2_weight_changes_25_loc"   --->   Operation 121 'load' 'array_back2_weight_changes_25_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_26_loc_load = load i16 %array_back2_weight_changes_26_loc"   --->   Operation 122 'load' 'array_back2_weight_changes_26_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_27_loc_load = load i16 %array_back2_weight_changes_27_loc"   --->   Operation 123 'load' 'array_back2_weight_changes_27_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%array_back2_bias_change_8_loc_load = load i16 %array_back2_bias_change_8_loc"   --->   Operation 124 'load' 'array_back2_bias_change_8_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%array_back2_bias_change_9_loc_load = load i16 %array_back2_bias_change_9_loc"   --->   Operation 125 'load' 'array_back2_bias_change_9_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_24_loc_load = load i16 %array_back1_weight_changes_24_loc"   --->   Operation 126 'load' 'array_back1_weight_changes_24_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_25_loc_load = load i16 %array_back1_weight_changes_25_loc"   --->   Operation 127 'load' 'array_back1_weight_changes_25_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_26_loc_load = load i16 %array_back1_weight_changes_26_loc"   --->   Operation 128 'load' 'array_back1_weight_changes_26_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_27_loc_load = load i16 %array_back1_weight_changes_27_loc"   --->   Operation 129 'load' 'array_back1_weight_changes_27_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%array_back1_bias_change_8_loc_load = load i16 %array_back1_bias_change_8_loc"   --->   Operation 130 'load' 'array_back1_bias_change_8_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%array_back1_bias_change_9_loc_load = load i16 %array_back1_bias_change_9_loc"   --->   Operation 131 'load' 'array_back1_bias_change_9_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.42ns)   --->   "%select_ln73 = select i1 %targetBlock, i16 %w2_local_3_0_loc_load, i16 %array_back2_weight_changes_27_loc_load" [../accelerator.cpp:73]   --->   Operation 132 'select' 'select_ln73' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.42ns)   --->   "%select_ln73_1 = select i1 %targetBlock, i16 %w2_local_1_0_loc_load, i16 %array_back2_weight_changes_25_loc_load" [../accelerator.cpp:73]   --->   Operation 133 'select' 'select_ln73_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.42ns)   --->   "%select_ln73_2 = select i1 %targetBlock, i16 %w2_local_2_0_loc_load, i16 %array_back2_weight_changes_26_loc_load" [../accelerator.cpp:73]   --->   Operation 134 'select' 'select_ln73_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.42ns)   --->   "%select_ln73_3 = select i1 %targetBlock, i16 %w2_local_0_loc_load, i16 %array_back2_weight_changes_24_loc_load" [../accelerator.cpp:73]   --->   Operation 135 'select' 'select_ln73_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.42ns)   --->   "%select_ln73_4 = select i1 %targetBlock, i16 %w1_local_3_0_loc_load, i16 %array_back1_weight_changes_27_loc_load" [../accelerator.cpp:73]   --->   Operation 136 'select' 'select_ln73_4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.42ns)   --->   "%select_ln73_5 = select i1 %targetBlock, i16 %w1_local_1_0_loc_load, i16 %array_back1_weight_changes_25_loc_load" [../accelerator.cpp:73]   --->   Operation 137 'select' 'select_ln73_5' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.42ns)   --->   "%select_ln73_6 = select i1 %targetBlock, i16 %w1_local_2_0_loc_load, i16 %array_back1_weight_changes_26_loc_load" [../accelerator.cpp:73]   --->   Operation 138 'select' 'select_ln73_6' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.42ns)   --->   "%select_ln73_7 = select i1 %targetBlock, i16 %w1_local_0_loc_load, i16 %array_back1_weight_changes_24_loc_load" [../accelerator.cpp:73]   --->   Operation 139 'select' 'select_ln73_7' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.42ns)   --->   "%select_ln73_9 = select i1 %targetBlock, i16 %bias_2_local_idx89_val109_loc_load, i16 %array_back2_bias_change_8_loc_load" [../accelerator.cpp:73]   --->   Operation 140 'select' 'select_ln73_9' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.42ns)   --->   "%select_ln73_10 = select i1 %targetBlock, i16 %bias_2_local_idx90_val110_loc_load, i16 %array_back2_bias_change_9_loc_load" [../accelerator.cpp:73]   --->   Operation 141 'select' 'select_ln73_10' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.42ns)   --->   "%select_ln73_11 = select i1 %targetBlock, i16 %bias_1_local_idx96_val107_loc_load, i16 %array_back1_bias_change_8_loc_load" [../accelerator.cpp:73]   --->   Operation 142 'select' 'select_ln73_11' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.42ns)   --->   "%select_ln73_12 = select i1 %targetBlock, i16 %bias_1_local_idx97_val108_loc_load, i16 %array_back1_bias_change_9_loc_load" [../accelerator.cpp:73]   --->   Operation 143 'select' 'select_ln73_12' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 144 [2/2] (0.84ns)   --->   "%call_ln73 = call void @accelerator_Pipeline_VITIS_LOOP_165_9, i16 %select_ln73_12, i16 %select_ln73_11, i16 %select_ln73_10, i16 %select_ln73_9, i16 %select_ln73_6, i16 %select_ln73_7, i16 %select_ln73_4, i16 %select_ln73_5, i16 %select_ln73_2, i16 %select_ln73_3, i16 %select_ln73, i16 %select_ln73_1, i16 %retval_4_1_0_0_0_load181_loc, i16 %retval_4_0_0_0_0_load179_loc, i16 %retval_3_1_0_0_0_load177_loc, i16 %retval_3_0_0_0_0_load175_loc, i16 %retval_2_1_1_0_0_0_load173_loc, i16 %retval_2_1_0_0_0_0_load171_loc, i16 %retval_2_0_1_0_0_0_load169_loc, i16 %retval_2_0_0_0_0_0_load167_loc, i16 %retval_1_1_1_0_0_0_load165_loc, i16 %retval_1_1_0_0_0_0_load163_loc, i16 %retval_1_0_1_0_0_0_load161_loc, i16 %retval_1_0_0_0_0_0_load159_loc" [../accelerator.cpp:73]   --->   Operation 144 'call' 'call_ln73' <Predicate = true> <Delay = 0.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.60>
ST_8 : Operation 145 [1/2] (1.60ns)   --->   "%call_ln73 = call void @accelerator_Pipeline_VITIS_LOOP_165_9, i16 %select_ln73_12, i16 %select_ln73_11, i16 %select_ln73_10, i16 %select_ln73_9, i16 %select_ln73_6, i16 %select_ln73_7, i16 %select_ln73_4, i16 %select_ln73_5, i16 %select_ln73_2, i16 %select_ln73_3, i16 %select_ln73, i16 %select_ln73_1, i16 %retval_4_1_0_0_0_load181_loc, i16 %retval_4_0_0_0_0_load179_loc, i16 %retval_3_1_0_0_0_load177_loc, i16 %retval_3_0_0_0_0_load175_loc, i16 %retval_2_1_1_0_0_0_load173_loc, i16 %retval_2_1_0_0_0_0_load171_loc, i16 %retval_2_0_1_0_0_0_load169_loc, i16 %retval_2_0_0_0_0_0_load167_loc, i16 %retval_1_1_1_0_0_0_load165_loc, i16 %retval_1_1_0_0_0_0_load163_loc, i16 %retval_1_0_1_0_0_0_load161_loc, i16 %retval_1_0_0_0_0_0_load159_loc" [../accelerator.cpp:73]   --->   Operation 145 'call' 'call_ln73' <Predicate = true> <Delay = 1.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.42>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 0"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [../accelerator.cpp:7]   --->   Operation 147 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1_0, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w1_0, i64 666, i64 207, i64 1"   --->   Operation 150 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w1_0"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1_1, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w1_1, i64 666, i64 207, i64 1"   --->   Operation 154 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w1_1"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2_0, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w2_0, i64 666, i64 207, i64 1"   --->   Operation 158 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w2_0"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2_1, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w2_1, i64 666, i64 207, i64 1"   --->   Operation 162 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w2_1"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_1, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bias_1, i64 666, i64 207, i64 1"   --->   Operation 166 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_1"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_2, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bias_2, i64 666, i64 207, i64 1"   --->   Operation 170 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_2"   --->   Operation 171 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %training"   --->   Operation 172 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %training, void @empty, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %training, void @empty_11, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%output_array_inference_3_loc_load = load i16 %output_array_inference_3_loc"   --->   Operation 176 'load' 'output_array_inference_3_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%output_array_inference_2_loc_load = load i16 %output_array_inference_2_loc"   --->   Operation 177 'load' 'output_array_inference_2_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%output_array_inference_1_loc_load = load i16 %output_array_inference_1_loc"   --->   Operation 178 'load' 'output_array_inference_1_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%output_array_inference_loc_load = load i16 %output_array_inference_loc"   --->   Operation 179 'load' 'output_array_inference_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%output_array_inference_4_loc_load = load i16 %output_array_inference_4_loc"   --->   Operation 180 'load' 'output_array_inference_4_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%output_array_inference_5_loc_load = load i16 %output_array_inference_5_loc"   --->   Operation 181 'load' 'output_array_inference_5_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%output_array_inference_6_loc_load = load i16 %output_array_inference_6_loc"   --->   Operation 182 'load' 'output_array_inference_6_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%output_array_inference_7_loc_load = load i16 %output_array_inference_7_loc"   --->   Operation 183 'load' 'output_array_inference_7_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.42ns)   --->   "%select_ln73_8 = select i1 %targetBlock, i16 %output_array_inference_loc_load, i16 %output_array_inference_7_loc_load" [../accelerator.cpp:73]   --->   Operation 184 'select' 'select_ln73_8' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (0.42ns)   --->   "%select_ln73_13 = select i1 %targetBlock, i16 %output_array_inference_1_loc_load, i16 %output_array_inference_6_loc_load" [../accelerator.cpp:73]   --->   Operation 185 'select' 'select_ln73_13' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.42ns)   --->   "%select_ln73_14 = select i1 %targetBlock, i16 %output_array_inference_2_loc_load, i16 %output_array_inference_5_loc_load" [../accelerator.cpp:73]   --->   Operation 186 'select' 'select_ln73_14' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (0.42ns)   --->   "%select_ln73_15 = select i1 %targetBlock, i16 %output_array_inference_3_loc_load, i16 %output_array_inference_4_loc_load" [../accelerator.cpp:73]   --->   Operation 187 'select' 'select_ln73_15' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%retval_4_1_0_0_0_load = load i16 %retval_4_1_0_0_0_load181_loc"   --->   Operation 188 'load' 'retval_4_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%retval_4_0_0_0_0_load = load i16 %retval_4_0_0_0_0_load179_loc"   --->   Operation 189 'load' 'retval_4_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%retval_3_1_0_0_0_load = load i16 %retval_3_1_0_0_0_load177_loc"   --->   Operation 190 'load' 'retval_3_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%retval_3_0_0_0_0_load = load i16 %retval_3_0_0_0_0_load175_loc"   --->   Operation 191 'load' 'retval_3_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%retval_2_1_1_0_0_0_load = load i16 %retval_2_1_1_0_0_0_load173_loc"   --->   Operation 192 'load' 'retval_2_1_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%retval_2_1_0_0_0_0_load = load i16 %retval_2_1_0_0_0_0_load171_loc"   --->   Operation 193 'load' 'retval_2_1_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%retval_2_0_1_0_0_0_load = load i16 %retval_2_0_1_0_0_0_load169_loc"   --->   Operation 194 'load' 'retval_2_0_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%retval_2_0_0_0_0_0_load = load i16 %retval_2_0_0_0_0_0_load167_loc"   --->   Operation 195 'load' 'retval_2_0_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%retval_1_1_1_0_0_0_load = load i16 %retval_1_1_1_0_0_0_load165_loc"   --->   Operation 196 'load' 'retval_1_1_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%retval_1_1_0_0_0_0_load = load i16 %retval_1_1_0_0_0_0_load163_loc"   --->   Operation 197 'load' 'retval_1_1_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%retval_1_0_1_0_0_0_load = load i16 %retval_1_0_1_0_0_0_load161_loc"   --->   Operation 198 'load' 'retval_1_0_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%retval_1_0_0_0_0_0_load = load i16 %retval_1_0_0_0_0_0_load159_loc"   --->   Operation 199 'load' 'retval_1_0_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%or_ln175_6 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %retval_4_1_0_0_0_load, i16 %retval_4_0_0_0_0_load, i16 %retval_3_1_0_0_0_load, i16 %retval_3_0_0_0_0_load, i16 %retval_2_1_1_0_0_0_load, i16 %retval_2_1_0_0_0_0_load, i16 %retval_2_0_1_0_0_0_load, i16 %retval_2_0_0_0_0_0_load, i16 %retval_1_1_1_0_0_0_load, i16 %retval_1_1_0_0_0_0_load, i16 %retval_1_0_1_0_0_0_load, i16 %retval_1_0_0_0_0_0_load, i16 %select_ln73_8, i16 %select_ln73_13, i16 %select_ln73_14, i16 %select_ln73_15" [../accelerator.cpp:175]   --->   Operation 200 'bitconcatenate' 'or_ln175_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%ret_ln175 = ret i256 %or_ln175_6" [../accelerator.cpp:175]   --->   Operation 201 'ret' 'ret_ln175' <Predicate = true> <Delay = 0.00>
>>>>>>> main


============================================================
+ Verbose Summary: Timing violations
============================================================
<<<<<<< HEAD
Target clock period: 30.303ns, clock uncertainty: 6.000ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 1.603ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'accelerator_Pipeline_VITIS_LOOP_47_1' [75]  (1.603 ns)

 <State 3>: 1.505ns
The critical path consists of the following:
	wire read operation ('training_read') on port 'training' [6]  (0.000 ns)
	'icmp' operation 1 bit ('cmp_i_i') [88]  (1.016 ns)
	'call' operation 1 bit ('targetBlock') to 'accelerator_Pipeline_VITIS_LOOP_65_3' [89]  (0.489 ns)

 <State 4>: 0.978ns
The critical path consists of the following:
	'call' operation 1 bit ('targetBlock') to 'accelerator_Pipeline_VITIS_LOOP_65_3' [89]  (0.978 ns)

 <State 5>: 1.260ns
The critical path consists of the following:
	'load' operation 16 bit ('w2_local_3_0_loc_load') on local variable 'w2_local_3_0_loc' [90]  (0.000 ns)
	'select' operation 16 bit ('select_ln65', ../accelerator.cpp:65) [122]  (0.420 ns)
	'call' operation 0 bit ('call_ln65', ../accelerator.cpp:65) to 'accelerator_Pipeline_VITIS_LOOP_157_9' [138]  (0.840 ns)

 <State 6>: 1.603ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln65', ../accelerator.cpp:65) to 'accelerator_Pipeline_VITIS_LOOP_157_9' [138]  (1.603 ns)

 <State 7>: 0.420ns
The critical path consists of the following:
	'load' operation 16 bit ('output_array_inference_loc_load') on local variable 'output_array_inference_loc' [105]  (0.000 ns)
	'select' operation 16 bit ('select_ln65_8', ../accelerator.cpp:65) [130]  (0.420 ns)
=======
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 1 bit ('w1_0_addr') [95]  (0.000 ns)
	'load' operation 16 bit ('w1_0_load') on array 'w1_0' [96]  (0.790 ns)

 <State 2>: 0.790ns
The critical path consists of the following:
	'load' operation 16 bit ('w1_0_load') on array 'w1_0' [96]  (0.790 ns)

 <State 3>: 0.790ns
The critical path consists of the following:
	'load' operation 16 bit ('w1_0_load_1') on array 'w1_0' [98]  (0.790 ns)

 <State 4>: 1.114ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'accelerator_Pipeline_VITIS_LOOP_55_1' [111]  (1.114 ns)

 <State 5>: 2.505ns
The critical path consists of the following:
	s_axi read operation ('training_read') on port 'training' [8]  (1.000 ns)
	'icmp' operation 1 bit ('cmp_i_i') [124]  (1.016 ns)
	'call' operation 1 bit ('targetBlock') to 'accelerator_Pipeline_VITIS_LOOP_73_3' [125]  (0.489 ns)

 <State 6>: 0.978ns
The critical path consists of the following:
	'call' operation 1 bit ('targetBlock') to 'accelerator_Pipeline_VITIS_LOOP_73_3' [125]  (0.978 ns)

 <State 7>: 1.260ns
The critical path consists of the following:
	'load' operation 16 bit ('w2_local_3_0_loc_load') on local variable 'w2_local_3_0_loc' [126]  (0.000 ns)
	'select' operation 16 bit ('select_ln73', ../accelerator.cpp:73) [158]  (0.420 ns)
	'call' operation 0 bit ('call_ln73', ../accelerator.cpp:73) to 'accelerator_Pipeline_VITIS_LOOP_165_9' [174]  (0.840 ns)

 <State 8>: 1.603ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln73', ../accelerator.cpp:73) to 'accelerator_Pipeline_VITIS_LOOP_165_9' [174]  (1.603 ns)

 <State 9>: 0.420ns
The critical path consists of the following:
	'load' operation 16 bit ('output_array_inference_loc_load') on local variable 'output_array_inference_loc' [141]  (0.000 ns)
	'select' operation 16 bit ('select_ln73_8', ../accelerator.cpp:73) [166]  (0.420 ns)
>>>>>>> main


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
<<<<<<< HEAD
=======
	State 8
	State 9
>>>>>>> main


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
