INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/014_SevenSeg_CTRL/014_SevenSeg_CTRL.srcs/sources_1/new/BCD_to_7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/014_SevenSeg_CTRL/014_SevenSeg_CTRL.srcs/sources_1/new/binary_to_bcd_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_bcd_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/014_SevenSeg_CTRL/014_SevenSeg_CTRL.srcs/sources_1/new/linedecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linedecoder
