part=xc7z020clg484-1

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.top=RNG
clock=10ns
syn.file=RNG.cpp
syn.file=RNG.h
tb.file=RNG_tb.cpp
csim.code_analyzer=1