(edif RAM_B
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2024 5 15 19 4 42)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure RAM_B.ngc RAM_B.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB18E1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKARDCLK
              (direction INPUT)
            )
            (port CLKBWRCLK
              (direction INPUT)
            )
            (port ENARDEN
              (direction INPUT)
            )
            (port ENBWREN
              (direction INPUT)
            )
            (port REGCEAREGCE
              (direction INPUT)
            )
            (port REGCEB
              (direction INPUT)
            )
            (port RSTRAMARSTRAM
              (direction INPUT)
            )
            (port RSTRAMB
              (direction INPUT)
            )
            (port RSTREGARSTREG
              (direction INPUT)
            )
            (port RSTREGB
              (direction INPUT)
            )
            (port (array (rename ADDRARDADDR "ADDRARDADDR<13:0>") 14)
              (direction INPUT))
            (port (array (rename ADDRBWRADDR "ADDRBWRADDR<13:0>") 14)
              (direction INPUT))
            (port (array (rename DIADI "DIADI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DIBDI "DIBDI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DIPADIP "DIPADIP<1:0>") 2)
              (direction INPUT))
            (port (array (rename DIPBDIP "DIPBDIP<1:0>") 2)
              (direction INPUT))
            (port (array (rename DOADO "DOADO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DOBDO "DOBDO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DOPADOP "DOPADOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename DOPBDOP "DOPBDOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename WEA "WEA<1:0>") 2)
              (direction INPUT))
            (port (array (rename WEBWE "WEBWE<3:0>") 4)
              (direction INPUT))
          )
      )
    )
  )

  (library RAM_B_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell RAM_B
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port (array (rename wea "wea<0:0>") 1)
              (direction INPUT))
            (port (array (rename addra "addra<5:0>") 6)
              (direction INPUT))
            (port (array (rename dina "dina<31:0>") 32)
              (direction INPUT))
            (port (array (rename douta "douta<31:0>") 32)
              (direction OUTPUT))
            (designator "7a100tfgg484-2l")
            (property TYPE (string "RAM_B") (owner "Xilinx"))
            (property BUS_INFO (string "1:INPUT:wea<0:0>") (owner "Xilinx"))
            (property BUS_INFO (string "6:INPUT:addra<5:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:dina<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:douta<31:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_3, Xilinx CORE Generator 14.7") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "RAM_B,blk_mem_gen_v7_3,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "RAM_B,blk_mem_gen_v7_3,{c_addra_width=6,c_addrb_width=6,c_algorithm=1,c_axi_id_width=4,c_axi_slave_type=0,c_axi_type=1,c_byte_size=9,c_common_clk=0,c_default_data=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0,c_elaboration_dir=D_/gaga/work/test/exp5/ipcore_dir/tmp/_cg/,c_enable_32bit_address=0,c_family=artix7,c_has_axi_id=0,c_has_ena=0,c_has_enb=0,c_has_injecterr=0,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_has_regcea=0,c_has_regceb=0,c_has_rsta=0,c_has_rstb=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_init_file=BlankString,c_init_file_name=RAM_B.mif,c_inita_val=0,c_initb_val=0,c_interface_type=0,c_load_init_file=1,c_mem_type=0,c_mux_pipeline_stages=0,c_prim_type=1,c_read_depth_a=64,c_read_depth_b=64,c_read_width_a=32,c_read_width_b=32,c_rst_priority_a=CE,c_rst_priority_b=CE,c_rst_type=SYNC,c_rstram_a=0,c_rstram_b=0,c_sim_collision_check=ALL,c_use_bram_block=0,c_use_byte_wea=0,c_use_byte_web=0,c_use_default_data=0,c_use_ecc=0,c_use_softecc=0,c_wea_width=1,c_web_width=1,c_write_depth_a=64,c_write_depth_b=64,c_write_mode_a=WRITE_FIRST,c_write_mode_b=WRITE_FIRST,c_write_width_a=32,c_write_width_b=32,c_xdevicefamily=artix7}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "RAM_B_RAM_B") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB18E1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:ADDRATIEHIGH<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:ADDRBTIEHIGH<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRARDADDR<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRBWRADDR<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBWE<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000020240513555566668899AABB11223344") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RDADDR_COLLISION_HWCONFIG (string "DELAYED_WRITE") (owner "Xilinx"))
              (property READ_WIDTH_A (integer 18) (owner "Xilinx"))
              (property READ_WIDTH_B (integer 18) (owner "Xilinx"))
              (property RSTREG_PRIORITY_A (string "REGCE") (owner "Xilinx"))
              (property RSTREG_PRIORITY_B (string "REGCE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "7SERIES") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_WIDTH_A (integer 18) (owner "Xilinx"))
              (property WRITE_WIDTH_B (integer 18) (owner "Xilinx"))
              (property EN_PWRGATE (string "NONE") (owner "Xilinx"))
              (property EN_SDBITERR_INIT_V6 (string "FALSE") (owner "Xilinx"))
              (property SAVEDATA (string "FALSE") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef (member ADDRBWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef ENARDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef ENBWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member ADDRARDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRARDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRARDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRARDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRARDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRARDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRARDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRARDADDR 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member WEBWE 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member WEBWE 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef REGCEAREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef RSTRAMARSTRAM
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef RSTRAMB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef RSTREGARSTREG
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef RSTREGB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_0_ "douta<0>")
              (joined
                (portRef (member douta 31))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_1_ "douta<1>")
              (joined
                (portRef (member douta 30))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_2_ "douta<2>")
              (joined
                (portRef (member douta 29))
                (portRef (member DOADO 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_3_ "douta<3>")
              (joined
                (portRef (member douta 28))
                (portRef (member DOADO 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_4_ "douta<4>")
              (joined
                (portRef (member douta 27))
                (portRef (member DOADO 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_5_ "douta<5>")
              (joined
                (portRef (member douta 26))
                (portRef (member DOADO 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_6_ "douta<6>")
              (joined
                (portRef (member douta 25))
                (portRef (member DOADO 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_7_ "douta<7>")
              (joined
                (portRef (member douta 24))
                (portRef (member DOADO 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_8_ "douta<8>")
              (joined
                (portRef (member douta 23))
                (portRef (member DOADO 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_9_ "douta<9>")
              (joined
                (portRef (member douta 22))
                (portRef (member DOADO 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_10_ "douta<10>")
              (joined
                (portRef (member douta 21))
                (portRef (member DOADO 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_11_ "douta<11>")
              (joined
                (portRef (member douta 20))
                (portRef (member DOADO 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_12_ "douta<12>")
              (joined
                (portRef (member douta 19))
                (portRef (member DOADO 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_13_ "douta<13>")
              (joined
                (portRef (member douta 18))
                (portRef (member DOADO 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_14_ "douta<14>")
              (joined
                (portRef (member douta 17))
                (portRef (member DOADO 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_15_ "douta<15>")
              (joined
                (portRef (member douta 16))
                (portRef (member DOADO 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_16_ "douta<16>")
              (joined
                (portRef (member douta 15))
                (portRef (member DOBDO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_17_ "douta<17>")
              (joined
                (portRef (member douta 14))
                (portRef (member DOBDO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_18_ "douta<18>")
              (joined
                (portRef (member douta 13))
                (portRef (member DOBDO 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_19_ "douta<19>")
              (joined
                (portRef (member douta 12))
                (portRef (member DOBDO 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_20_ "douta<20>")
              (joined
                (portRef (member douta 11))
                (portRef (member DOBDO 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_21_ "douta<21>")
              (joined
                (portRef (member douta 10))
                (portRef (member DOBDO 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_22_ "douta<22>")
              (joined
                (portRef (member douta 9))
                (portRef (member DOBDO 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_23_ "douta<23>")
              (joined
                (portRef (member douta 8))
                (portRef (member DOBDO 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_24_ "douta<24>")
              (joined
                (portRef (member douta 7))
                (portRef (member DOBDO 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_25_ "douta<25>")
              (joined
                (portRef (member douta 6))
                (portRef (member DOBDO 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_26_ "douta<26>")
              (joined
                (portRef (member douta 5))
                (portRef (member DOBDO 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_27_ "douta<27>")
              (joined
                (portRef (member douta 4))
                (portRef (member DOBDO 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_28_ "douta<28>")
              (joined
                (portRef (member douta 3))
                (portRef (member DOBDO 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_29_ "douta<29>")
              (joined
                (portRef (member douta 2))
                (portRef (member DOBDO 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_30_ "douta<30>")
              (joined
                (portRef (member douta 1))
                (portRef (member DOBDO 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_31_ "douta<31>")
              (joined
                (portRef (member douta 0))
                (portRef (member DOBDO 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net clka
              (joined
                (portRef clka)
                (portRef CLKARDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef CLKBWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_0_ "dina<0>")
              (joined
                (portRef (member dina 31))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_1_ "dina<1>")
              (joined
                (portRef (member dina 30))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_2_ "dina<2>")
              (joined
                (portRef (member dina 29))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_3_ "dina<3>")
              (joined
                (portRef (member dina 28))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_4_ "dina<4>")
              (joined
                (portRef (member dina 27))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_5_ "dina<5>")
              (joined
                (portRef (member dina 26))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_6_ "dina<6>")
              (joined
                (portRef (member dina 25))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_7_ "dina<7>")
              (joined
                (portRef (member dina 24))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_8_ "dina<8>")
              (joined
                (portRef (member dina 23))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_9_ "dina<9>")
              (joined
                (portRef (member dina 22))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_10_ "dina<10>")
              (joined
                (portRef (member dina 21))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_11_ "dina<11>")
              (joined
                (portRef (member dina 20))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_12_ "dina<12>")
              (joined
                (portRef (member dina 19))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_13_ "dina<13>")
              (joined
                (portRef (member dina 18))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_14_ "dina<14>")
              (joined
                (portRef (member dina 17))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_15_ "dina<15>")
              (joined
                (portRef (member dina 16))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_16_ "dina<16>")
              (joined
                (portRef (member dina 15))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_17_ "dina<17>")
              (joined
                (portRef (member dina 14))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_18_ "dina<18>")
              (joined
                (portRef (member dina 13))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_19_ "dina<19>")
              (joined
                (portRef (member dina 12))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_20_ "dina<20>")
              (joined
                (portRef (member dina 11))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_21_ "dina<21>")
              (joined
                (portRef (member dina 10))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_22_ "dina<22>")
              (joined
                (portRef (member dina 9))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_23_ "dina<23>")
              (joined
                (portRef (member dina 8))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_24_ "dina<24>")
              (joined
                (portRef (member dina 7))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_25_ "dina<25>")
              (joined
                (portRef (member dina 6))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_26_ "dina<26>")
              (joined
                (portRef (member dina 5))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_27_ "dina<27>")
              (joined
                (portRef (member dina 4))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_28_ "dina<28>")
              (joined
                (portRef (member dina 3))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_29_ "dina<29>")
              (joined
                (portRef (member dina 2))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_30_ "dina<30>")
              (joined
                (portRef (member dina 1))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename dina_31_ "dina<31>")
              (joined
                (portRef (member dina 0))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_0_ "addra<0>")
              (joined
                (portRef (member addra 5))
                (portRef (member ADDRARDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_1_ "addra<1>")
              (joined
                (portRef (member addra 4))
                (portRef (member ADDRARDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_2_ "addra<2>")
              (joined
                (portRef (member addra 3))
                (portRef (member ADDRARDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_3_ "addra<3>")
              (joined
                (portRef (member addra 2))
                (portRef (member ADDRARDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_4_ "addra<4>")
              (joined
                (portRef (member addra 1))
                (portRef (member ADDRARDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_5_ "addra<5>")
              (joined
                (portRef (member addra 0))
                (portRef (member ADDRARDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename wea_0_ "wea<0>")
              (joined
                (portRef (member wea 0))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member WEBWE 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member WEBWE 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
          )
      )
    )
  )

  (design RAM_B
    (cellRef RAM_B
      (libraryRef RAM_B_lib)
    )
    (property PART (string "7a100tfgg484-2l") (owner "Xilinx"))
  )
)

