//Product = 
//Doc rev = 
//Version = Internal
//Date = 1/14/2020
$Name:  $  $HiBit$  $LoBit$  $Address$  $$$  $Read/Write$  $Default$  $Description$
$$RESERVED$  $31$  $8$  $R0h$  $$  $RW$  $0h$  $$
$$accap_disable_left_lane$  $7$  $7$  $R0h$  $$  $RW$  $0h$  $Disable Clock Pulse For The Left Switch$
$$accap_disable_right_lane$  $6$  $6$  $R0h$  $$  $RW$  $0h$  $Disable Clock Pulse For The Right Switch$
$$accap_rftime_sel_lane[2:0]$  $5$  $3$  $R0h$  $$  $RW$  $4h$  $Set The Rise Fall Time Of The Clock Pulse For Switchcap&#xd;&#xa;Bigger Code Means Slower Rise Fall Time$
$$clkfw_lane$  $2$  $2$  $R0h$  $$  $RW$  $0h$  $Clock Generated Using Firmware For Ac Switch Cap$
$$accap_clk_sel_lane[1:0]$  $1$  $0$  $R0h$  $$  $RW$  $0h$  $Select Clock Source For Ac Switch Cap&#xd;&#xa;00: Select Demux1 Output Clock For Switchcap Clock Source&#xd;&#xa;01: Select Refclk Clock For Switchcap Clock Source&#xd;&#xa;10: Select Firmware Clock For Switchcap Clock Source&#xd;&#xa;11: Select Demux1 Output Clock For Switchcap Clock Source$
$$RESERVED$  $31$  $8$  $R4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R4h$  $$  $RW$  $0h$  $$
$$align90_ref_filt_bw_lane$  $2$  $2$  $R4h$  $$  $RW$  $0h$  $Control The Filter Bandwidth Of Gate Voltage&#xd;&#xa;0: Low Bandwidth&#xd;&#xa;1: High Bandwidth$
$$RESERVED$  $1$  $1$  $R4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R8h$  $$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_lane$  $0$  $0$  $R8h$  $$  $RW$  $0h$  $Disables P1P3 Edge Samplers Clock Mux To Save Power.&#xd;&#xa;Set To 1 In Half Rate$
$$RESERVED$  $31$  $8$  $RCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RCh$  $$  $RW$  $0h$  $$
$$ctle_cap1_sel_pre_lane[5:0]$  $5$  $0$  $RCh$  $$  $RW$  $15h$  $Select CTLE First Stage Pre Branch Degeneration Capacitor$
$$RESERVED$  $31$  $8$  $R10h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10h$  $$  $RW$  $0h$  $$
$$ctle_cap1_sel_post_lane[5:0]$  $5$  $0$  $R10h$  $$  $RW$  $15h$  $Select CTLE First Stage Post Branch Degeneration Capacitor$
$$RESERVED$  $31$  $8$  $R14h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R14h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R14h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R14h$  $$  $RW$  $0h$  $$
$$ctle_cl1_ctrl_lane[2:0]$  $2$  $0$  $R14h$  $$  $RW$  $0h$  $Select 1st Stage CTLE Loading Cap$
$$RESERVED$  $31$  $8$  $R18h$  $$  $RW$  $0h$  $$
$$ana_rsvd0_lane[7:0]$  $7$  $0$  $R18h$  $$  $RW$  $0h$  $Reserved Registers&#xd;&#xa;[3] TX_CMP_OUT_FORCE&#xd;&#xa;Force TX Align90 and DCC comparator output&#xd;&#xa;[2:0] TX_CKDRV_DLY[2:0]&#xd;&#xa;Fine adjustment of  driver clk path delay. 0 = minimum delay.$
$$RESERVED$  $31$  $8$  $R1Ch$  $$  $RW$  $0h$  $$
$$ana_rsvd1_lane[7:0]$  $7$  $0$  $R1Ch$  $$  $RW$  $0h$  $Reserved Registers&#xd;&#xa;[1:0] PLL_GND_SWITCH_EN[1:0]$
$$RESERVED$  $31$  $8$  $R20h$  $$  $RW$  $0h$  $$
$$ana_rsvd2_lane[7:0]$  $7$  $0$  $R20h$  $$  $RW$  $0h$  $Reserved Registers&#xd;&#xa;[3:0] CTLE_RL2_SEL2_G_P1[3:0]&#xd;&#xa;Gray control for Path 1 CTLE 2nd stage load resistor$
$$RESERVED$  $31$  $8$  $R24h$  $$  $RW$  $0h$  $$
$$ana_rsvd3_lane[7:0]$  $7$  $0$  $R24h$  $$  $RW$  $0h$  $Reserved Registers&#xd;&#xa;[3:0] CTLE_RL2_SEL2_G_P3[3:0]&#xd;&#xa;Gray control for Path 3 CTLE 2nd stage load resistor$
$$RESERVED$  $31$  $8$  $R28h$  $$  $RW$  $0h$  $$
$$ana_rsvd4_lane[7:0]$  $7$  $0$  $R28h$  $$  $RW$  $0h$  $Reserved Registers&#xd;&#xa;[5:3] TX_CKPOM_DLY[2:0]&#xd;&#xa;Fine adjustment of  post mux clk path delay. 0 = minimum delay&#xd;&#xa;[2:0] TX_CKRET_DLY[2:0]&#xd;&#xa;Fine adjustment of  pre driver clk path delay. 0 = minimum delay.$
$$RESERVED$  $31$  $8$  $R2Ch$  $$  $RW$  $0h$  $$
$$ana_rsvd5_lane[7:0]$  $7$  $0$  $R2Ch$  $$  $RW$  $0h$  $Reserved Registers&#xd;&#xa;[1:0] PLL_PWR_SWITCH_EN[1:0]$
$$RESERVED$  $31$  $8$  $R30h$  $$  $RW$  $0h$  $$
$$ana_rsvd6_lane[7:0]$  $7$  $0$  $R30h$  $$  $RW$  $0h$  $Reserved Registers&#xd;&#xa;[3:0] CTLE_RL2_SEL2_G_P4[3:0]&#xd;&#xa;Gray control for Path 4 CTLE 2nd stage load resistor$
$$RESERVED$  $31$  $8$  $R34h$  $$  $RW$  $0h$  $$
$$ana_rsvd7_lane[7:0]$  $7$  $0$  $R34h$  $$  $RW$  $0h$  $Reserved Registers&#xd;&#xa;[7:4] CTLE_RL2_SEL2_G_P2[3:0]&#xd;&#xa;Gray control for Path 2 CTLE 2nd stage load resistor&#xd;&#xa;[3:2] INNET_TCOIL_CL[1:0]&#xd;&#xa;Controls input network load capacitor&#xd;&#xa;[1:0] HPF_BW[1:0]&#xd;&#xa;00: Smallest Bandwidth&#xd;&#xa;11: Largest Bandwidth$
$$RESERVED$  $31$  $8$  $R38h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R38h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R38h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R38h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R38h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R38h$  $$  $RW$  $0h$  $$
$$cdr_mode_lane[2:0]$  $2$  $0$  $R38h$  $$  $RW$  $0h$  $Choose CDR Pattern Protection For PAM4&#xd;&#xa;000: Up/Dn Valid When There Is Msb Transitions Just Like Pam2&#xd;&#xa;001: Up/Dn Valid Only For 00 <-> 11 Transition&#xd;&#xa;010: Up/Dn Valid Only For 00 <-> 11 And 01 <-> 10 Transition&#xd;&#xa;011: Same As 010 Setting&#xd;&#xa;100: Up/Dn Valid Only For (1X -> 11 -> 00) And (0X -> 00 -> 11) Transition&#xd;&#xa;101: Up/Dn Valid Only For (11 -> 11 -> 00) And (00 -> 00 -> 11) Transition&#xd;&#xa;110: Up/Dn Valid Only For (1X -> 11/10 -> 00/01) And (0X -> 00/01 -> 11/10) Transition&#xd;&#xa;111: Up/Dn Valid Only For (11/10 -> 11/10 -> 00/01) And (00/01 -> 00/01 -> 11/10) Transition$
$$RESERVED$  $31$  $8$  $R3Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R3Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R3Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R3Ch$  $$  $RW$  $0h$  $$
$$calen_vdda_rxdataclk_lane$  $4$  $4$  $R3Ch$  $$  $RW$  $0h$  $Calibration Enable Of Vdda_rxdataclk$
$$calen_vdda_rxeomclk_lane$  $3$  $3$  $R3Ch$  $$  $RW$  $0h$  $Calibration Enable Of Vdda_rxeomclk$
$$calen_vdda_rxsampler_lane$  $2$  $2$  $R3Ch$  $$  $RW$  $0h$  $Enable Calibration Of Vdda_rxsampler$
$$calen_vdda_txclk_lane$  $1$  $1$  $R3Ch$  $$  $RW$  $0h$  $Calibration Enable Of Vdda_txclk$
$$calen_vdda_txdata_lane$  $0$  $0$  $R3Ch$  $$  $RW$  $0h$  $Calibration Enable Of Vdda_txdata$
$$RESERVED$  $31$  $8$  $R40h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R40h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R40h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R40h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R40h$  $$  $RW$  $0h$  $$
$$txintp_clk_det_en_lane$  $3$  $3$  $R40h$  $$  $RW$  $1h$  $Enable TX PI Clock Monitoring Circuit.$
$$clk_det_en_lane$  $2$  $2$  $R40h$  $$  $RW$  $1h$  $Enable RX PI And EOM PI Clock Monitoring Circuit.$
$$txintp_dpherck_dly_sel_lane[1:0]$  $1$  $0$  $R40h$  $$  $RW$  $1h$  $Select DPHER Clock Delay Into TX Phase Interpolator$
$$RESERVED$  $31$  $8$  $R44h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R44h$  $$  $RW$  $0h$  $$
$$ctle_rl1_extra_lane[2:0]$  $6$  $4$  $R44h$  $$  $RW$  $0h$  $Select CTLE First Stage Main Branch Extra Load Resistor$
$$ctle_vicm1_lane[1:0]$  $3$  $2$  $R44h$  $$  $RW$  $1h$  $Select CTLE First Stage Input Common Mode Generated From NMOS Diode&#xd;&#xa;Bigger Code, Higher Common Mode. Each Step is 25mV$
$$ctle_vicm2_lane[1:0]$  $1$  $0$  $R44h$  $$  $RW$  $1h$  $Select CTLE Second Stage Input Common Mode Generated From NMOS Diode&#xd;&#xa;Bigger Code, Higher Common Mode. Each Step is 25mV$
$$RESERVED$  $31$  $8$  $R48h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R48h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R48h$  $$  $RW$  $0h$  $$
$$ctle_cap1_sel_lane[5:0]$  $5$  $0$  $R48h$  $$  $RW$  $15h$  $Select CTLE First Stage Main Branch Degeneration Capacitor$
$$RESERVED$  $31$  $8$  $R4Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R4Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R4Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R4Ch$  $$  $RW$  $0h$  $$
$$ctle_cap2_sel_lane[4:0]$  $4$  $0$  $R4Ch$  $$  $RW$  $7h$  $Select CTLE Second Stage Degeneration Capacitor$
$$RESERVED$  $31$  $8$  $R50h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R50h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R50h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R50h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R50h$  $$  $RW$  $0h$  $$
$$ctle_current1_sel_lane[3:0]$  $3$  $0$  $R50h$  $$  $RW$  $Fh$  $Select CTLE First Stage Main Branch Current$
$$RESERVED$  $31$  $8$  $R54h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R54h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R54h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R54h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R54h$  $$  $RW$  $0h$  $$
$$ctle_res1_sel_post_lane[3:0]$  $3$  $0$  $R54h$  $$  $RW$  $0h$  $Select CTLE First Stage Post Branch Degeneration Resistor$
$$RESERVED$  $31$  $8$  $R58h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R58h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R58h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R58h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R58h$  $$  $RW$  $0h$  $$
$$ctle_res1_sel_lane[3:0]$  $3$  $0$  $R58h$  $$  $RW$  $0h$  $Select CTLE First Stage Main Branch Degeneration Resistor$
$$RESERVED$  $31$  $8$  $R5Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R5Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R5Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R5Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R5Ch$  $$  $RW$  $0h$  $$
$$ctle_res1_sel_pre_lane[3:0]$  $3$  $0$  $R5Ch$  $$  $RW$  $0h$  $Select CTLE First Stage Pre Branch Degeneration Resistor$
$$RESERVED$  $31$  $8$  $R60h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R60h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R60h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R60h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R60h$  $$  $RW$  $0h$  $$
$$ctle_rl1_sel_lane[3:0]$  $3$  $0$  $R60h$  $$  $RW$  $Fh$  $Select CTLE First Stage Main Branch Load Resistor$
$$RESERVED$  $31$  $8$  $R64h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R64h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R64h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R64h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R64h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R64h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R64h$  $$  $RW$  $0h$  $$
$$ctle_rl1_extra_post_lane[1:0]$  $1$  $0$  $R64h$  $$  $RW$  $0h$  $Select CTLE First Stage Post Branch Extra Load Resistor$
$$RESERVED$  $31$  $8$  $R68h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R68h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R68h$  $$  $RW$  $0h$  $$
$$en_dfe_f23to30_lane$  $5$  $5$  $R68h$  $$  $RW$  $1h$  $Enable DFE F23 To F30 In QuarterRate, F12 To F15 In HalfRate$
$$dfe_f0_res_double_lane$  $4$  $4$  $R68h$  $$  $RW$  $0h$  $Double F0 Resolution And Range For PAM2$
$$en_dfe_f3to4_lane$  $3$  $3$  $R68h$  $$  $RW$  $1h$  $Enable DFE F3 To F4 In QuarterRate, F2 In HalfRate$
$$demux2_sync_en_lane$  $2$  $2$  $R68h$  $$  $RW$  $0h$  $Enables Synchronization Of Dividers In DEMUX2&#xd;&#xa;When DEMUX2_SYNC_EN Is 0, Synchronization Only Happens If EOM Is NOT Enabled. Synchronization = !EOM_EN | (EOM_EN & SYNC_EN).$
$$dfe_clk_dly_lane[1:0]$  $1$  $0$  $R68h$  $$  $RW$  $0h$  $Select DFE Clock Delay For More Sampler Hold Time&#xd;&#xa;Bigger Code Means More Delay$
$$RESERVED$  $31$  $8$  $R6Ch$  $$  $RW$  $0h$  $$
$$dfe_res_double_lane[1:0]$  $7$  $6$  $R6Ch$  $$  $RW$  $0h$  $Increase F5 To F30 Resolution By 0, 50, 75 Or 100%&#xd;&#xa;00: No increase&#xd;&#xa;01: 50% Increase&#xd;&#xa;10: 75% Increase&#xd;&#xa;11: 100% Increase$
$$dfe_res_f0_lane[1:0]$  $5$  $4$  $R6Ch$  $$  $RW$  $0h$  $Select F0 Resolution$
$$dfe_res_f2_lane[1:0]$  $3$  $2$  $R6Ch$  $$  $RW$  $0h$  $Select F2 Resolution$
$$dfe_res_f3to4_lane[1:0]$  $1$  $0$  $R6Ch$  $$  $RW$  $0h$  $Select F3 And F4 Resolution$
$$RESERVED$  $31$  $8$  $R70h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R70h$  $$  $RW$  $0h$  $$
$$dfe_res_f23252729_lane$  $6$  $6$  $R70h$  $$  $RW$  $0h$  $Select F23, F25, F27, F29 Resolution&#xd;&#xa;0: 0.16mV/3 for 112G&#xd;&#xa;1: 0.25mV/3 for 112G$
$$dfe_res_f24262830_lane$  $5$  $5$  $R70h$  $$  $RW$  $0h$  $Select F24, F26, F28, F30 Resolution&#xd;&#xa;0: 0.16mV/3 for 112G&#xd;&#xa;1: 0.25mV/3 for 112G$
$$dfe_res_f5to8_lane$  $4$  $4$  $R70h$  $$  $RW$  $0h$  $Select F5 To F8 Resolution&#xd;&#xa;0: 0.23mV/3 for 112G&#xd;&#xa;1: 0.41mV/3 for 112G$
$$dfe_res_f9to14_lane$  $3$  $3$  $R70h$  $$  $RW$  $0h$  $Select F9 To F14 Resolution&#xd;&#xa;0: 0.23mV/3 for 112G&#xd;&#xa;1: 0.32mV/3 for 112G$
$$dfe_res_f15171921_lane$  $2$  $2$  $R70h$  $$  $RW$  $0h$  $Select F15, F17, F19, F21 Resolution&#xd;&#xa;0: 0.16mV/3 for 112G&#xd;&#xa;1: 0.25mV/3 for 112G$
$$dfe_res_f16182022_lane$  $1$  $1$  $R70h$  $$  $RW$  $0h$  $Select F16, F18, F20, F22 Resolution&#xd;&#xa;0: 0.16mV/3 for 112G&#xd;&#xa;1: 0.25mV/3 for 112G$
$$ofst_res_lane$  $0$  $0$  $R70h$  $$  $RW$  $0h$  $Select Sampler Offset Resolution&#xd;&#xa;Edge Sampler Resolution Is Always 1mV$
$$RESERVED$  $31$  $8$  $R74h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R74h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R74h$  $$  $RW$  $0h$  $$
$$dfe_res_vref_lane[1:0]$  $5$  $4$  $R74h$  $$  $RW$  $0h$  $Select Sampler Vref Resolution&#xd;&#xa;00: 1mV&#xd;&#xa;01: 1.67mV&#xd;&#xa;01: 2mV&#xd;&#xa;11: 2.67mV$
$$en_dfe_f0_lane$  $3$  $3$  $R74h$  $$  $RW$  $1h$  $Enable Dfe F0$
$$en_dfe_f15to22_lane$  $2$  $2$  $R74h$  $$  $RW$  $1h$  $Enable Dfe F15 To F22 in QR, F8 to F11 In HR$
$$en_dfe_f5to14_lane$  $1$  $1$  $R74h$  $$  $RW$  $1h$  $Enable Dfe F5 To F14 in QR, F3 to F7 In HR$
$$en_dfe_f2_lane$  $0$  $0$  $R74h$  $$  $RW$  $1h$  $Enable Dfe F2 in QR, F1 in HR$
$$RESERVED$  $31$  $8$  $R78h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R78h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R78h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R78h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R78h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R78h$  $$  $RW$  $0h$  $$
$$ctle_vicm1_tia_lane[2:0]$  $2$  $0$  $R78h$  $$  $RW$  $3h$  $Select TIA Input Common Mode$
$$RESERVED$  $31$  $8$  $R7Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R7Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R7Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R7Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R7Ch$  $$  $RW$  $0h$  $$
$$ctle_rf_ctrl_lane[3:0]$  $3$  $0$  $R7Ch$  $$  $RW$  $Ch$  $Select CTLE 1st Stage Feedback Resistor For TIA$
$$RESERVED$  $31$  $8$  $R80h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R80h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R80h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R80h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R80h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R80h$  $$  $RW$  $0h$  $$
$$dll_freq_sel_lane[2:0]$  $2$  $0$  $R80h$  $$  $RW$  $7h$  $Coarse Control Of The Delay Of DLL$
$$RESERVED$  $31$  $8$  $R84h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R84h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R84h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R84h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R84h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R84h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R84h$  $$  $RW$  $0h$  $$
$$en_ctle_post_tap_lane$  $1$  $1$  $R84h$  $$  $RW$  $0h$  $Enable CTLE 1st Stage Post Branch For FIR$
$$en_ctle_pre_tap_lane$  $0$  $0$  $R84h$  $$  $RW$  $0h$  $Enable CTLE 1st Stage Pre Branch For FIR$
$$RESERVED$  $31$  $8$  $R88h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R88h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R88h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R88h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R88h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R88h$  $$  $RW$  $0h$  $$
$$dtl_clk_speedup_lane[2:0]$  $2$  $0$  $R88h$  $$  $RW$  $4h$  $Controls Up-conversion Or Down-conversion Of DTL UP/DN Signals&#xd;&#xa;000: No conversion&#xd;&#xa;001: X2&#xd;&#xa;010: X4&#xd;&#xa;011: X8&#xd;&#xa;100: ??2&#xd;&#xa;Others are not valid$
$$RESERVED$  $31$  $8$  $R8Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R8Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R8Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R8Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R8Ch$  $$  $RW$  $0h$  $$
$$en_dfe_floating_lane$  $3$  $3$  $R8Ch$  $$  $RW$  $1h$  $Enable DFE Floating Taps In Halfrate (HR)$
$$en_dfe_vref_lane$  $2$  $2$  $R8Ch$  $$  $RW$  $1h$  $Enable Sampler VREF$
$$en_f0_d_lane$  $1$  $1$  $R8Ch$  $$  $RW$  $1h$  $Turn On Or Off F0 Branch In Data Samplers When Use As Error Sampler (DFE_F0_POL_EN_D = 1)$
$$en_f0_s_lane$  $0$  $0$  $R8Ch$  $$  $RW$  $1h$  $Turn On Or Off F0 Branch In Slicer Samplers When Use As Error Sampler (DFE_F0_POL_EN_S = 1)$
$$RESERVED$  $31$  $8$  $R90h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R90h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R90h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R90h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R90h$  $$  $RW$  $0h$  $$
$$eom_clk_en_lane$  $3$  $3$  $R90h$  $$  $RW$  $0h$  $Enable EOM Clock$
$$eom_dpherck_dly_sel_lane[1:0]$  $2$  $1$  $R90h$  $$  $RW$  $1h$  $Select DPHER Clock Delay Into EOM Phase Interpolator$
$$eom_reset_intp_ext_lane$  $0$  $0$  $R90h$  $$  $RW$  $0h$  $Reset The EOM Interpolator's Digital Phase Select Circuitry Into A Valid State.$
$$RESERVED$  $31$  $8$  $R94h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R94h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R94h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R94h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R94h$  $$  $RW$  $0h$  $$
$$dpherck_dly_sel_lane[1:0]$  $3$  $2$  $R94h$  $$  $RW$  $1h$  $Select DPHER Clock Delay Into Phase Interpolator$
$$dtl_dly_ctrl_lane[1:0]$  $1$  $0$  $R94h$  $$  $RW$  $1h$  $Select DTL Clock Delay For Timing$
$$RESERVED$  $31$  $8$  $R98h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R98h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R98h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R98h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R98h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R98h$  $$  $RW$  $0h$  $$
$$eom_dll_freq_sel_lane[2:0]$  $2$  $0$  $R98h$  $$  $RW$  $7h$  $Coarse Control Of The Delay Of EOM DLL$
$$RESERVED$  $31$  $8$  $R9Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R9Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R9Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R9Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R9Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R9Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R9Ch$  $$  $RW$  $0h$  $$
$$rxintp_bias_short_en_lane$  $1$  $1$  $R9Ch$  $$  $RW$  $0h$  $Short RX PI NBIAS_HIGH and NBIAS_LOW$
$$eom_intp_bias_short_en_lane$  $0$  $0$  $R9Ch$  $$  $RW$  $0h$  $Short EOM PI NBIAS_HIGH and NBIAS_LOW$
$$RESERVED$  $31$  $8$  $RA0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RA0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RA0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RA0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RA0h$  $$  $RW$  $0h$  $$
$$txintpi_lane[3:0]$  $3$  $0$  $RA0h$  $$  $RW$  $9h$  $Select TX Phase Interpolator Bias Current$
$$RESERVED$  $31$  $8$  $RA4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RA4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RA4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RA4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RA4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $RA4h$  $$  $RW$  $0h$  $$
$$eom_en_d_lane$  $2$  $2$  $RA4h$  $$  $RW$  $0h$  $Enable EOM Clock For Data Sampler$
$$eom_en_e_lane$  $1$  $1$  $RA4h$  $$  $RW$  $0h$  $Enable EOM Clock For Edge Sampler$
$$eom_en_s_lane$  $0$  $0$  $RA4h$  $$  $RW$  $0h$  $Enable EOM Clock For Slicer Sampler$
$$RESERVED$  $31$  $8$  $RA8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RA8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RA8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RA8h$  $$  $RW$  $0h$  $$
$$idcon_vddadata_lane$  $4$  $4$  $RA8h$  $$  $RW$  $0h$  $Enable VDDA_DATA Bleeding Current$
$$local_ana_tx2rx_lpbk_en_lane$  $3$  $3$  $RA8h$  $$  $RW$  $0h$  $Enable Internal TX To RX Analog Loopback.&#xd;&#xa;Also Need To Set PU_LB_LANE=1 For Internal Loopback$
$$rximp_cal_en_lane$  $2$  $2$  $RA8h$  $$  $RW$  $0h$  $Enable RX Impedance Calibration$
$$idcon_cur_lane[1:0]$  $1$  $0$  $RA8h$  $$  $RW$  $0h$  $Select VDDA_DATA Bleeding Current$
$$RESERVED$  $31$  $8$  $RACh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RACh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RACh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RACh$  $$  $RW$  $0h$  $$
$$impcal_rx_lane[4:0]$  $4$  $0$  $RACh$  $$  $RW$  $Fh$  $RX Impedance Calibration Code&#xd;&#xa;[4]: Controls 8 Parallel 1K Ohm Resistor&#xd;&#xa;[3]: Controls 4 Parallel 1K Ohm Resistor&#xd;&#xa;[2]: Controls 2 Parallel 1K Ohm Resistor&#xd;&#xa;[1]: Controls 1 Parallel 1K Ohm Resistor&#xd;&#xa;[0]: Controls 0.5 Parallel 1K Ohm Resistor$
$$RESERVED$  $31$  $8$  $RB0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RB0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RB0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RB0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RB0h$  $$  $RW$  $0h$  $$
$$rxintpi_lane[3:0]$  $3$  $0$  $RB0h$  $$  $RW$  $Eh$  $Select RX Phase Interpolator Bias Current$
$$RESERVED$  $31$  $8$  $RB4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RB4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RB4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RB4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RB4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $RB4h$  $$  $RW$  $0h$  $$
$$rxintpi_diff_lane[2:0]$  $2$  $0$  $RB4h$  $$  $RW$  $4h$  $Select The Current Difference Between NBIAS_HIGH And NBIAS_LOW&#xd;&#xa;000: 0&#xd;&#xa;001: 10uA&#xd;&#xa;010: 20uA&#xd;&#xa;011:30uA&#xd;&#xa;100: 40uA&#xd;&#xa;101: 50uA&#xd;&#xa;110: 60uA&#xd;&#xa;111: 70uA$
$$RESERVED$  $31$  $8$  $RB8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RB8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RB8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RB8h$  $$  $RW$  $0h$  $$
$$path_disable_d_p2p4_lane$  $4$  $4$  $RB8h$  $$  $RW$  $0h$  $Disables P2P4 Data Samplers Clock Mux To Save Power.$
$$path_disable_s_p2p4_lane$  $3$  $3$  $RB8h$  $$  $RW$  $0h$  $Disables P2P4 Slicer Samplers Clock Mux To Save Power.$
$$pu_lb_lane$  $2$  $2$  $RB8h$  $$  $RW$  $0h$  $Enable RX For Internal Loopback&#xd;&#xa;Also Need To Set LOCAL_ANA_TX2RX_LPBK_EN_LANE=1 For Internal Loopback$
$$pu_os_lane$  $1$  $1$  $RB8h$  $$  $RW$  $1h$  $Power Up Sampler Offset Bias Circuits$
$$pu_vcm_lane$  $0$  $0$  $RB8h$  $$  $RW$  $1h$  $Power Up Sampler Input Common Mode Buffer$
$$RESERVED$  $31$  $8$  $RBCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RBCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RBCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RBCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RBCh$  $$  $RW$  $0h$  $$
$$reg_floop_en_lane$  $3$  $3$  $RBCh$  $$  $RW$  $1h$  $Enables DTL Frequency Loop$
$$reg_sq_det_lane$  $2$  $2$  $RBCh$  $$  $RW$  $1h$  $For DTL Test Purpose Only&#xd;&#xa;0: SQ_OUT_LPF From Digital to DTL Always 0&#xd;&#xa;1: Pass SQ_OUT_LPF From Digital To DTL$
$$reg_squelch_ploop_on_lane$  $1$  $1$  $RBCh$  $$  $RW$  $1h$  $Enable The Squelch Signal To Only Freeze The Frequency Loop But Not Phase Loop&#xd;&#xa;This Bit Is Added For Testing The RX Sensitivity. It Is Taken As Asynchronous Signal.$
$$reset_intp_ext_lane$  $0$  $0$  $RBCh$  $$  $RW$  $0h$  $Reset The Phase Interpolator's Digital Phase Select Circuitry Into A Valid State.$
$$RESERVED$  $31$  $8$  $RC0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RC0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RC0h$  $$  $RW$  $0h$  $$
$$pu_smplr_d_p1_lane[2:0]$  $5$  $3$  $RC0h$  $$  $RW$  $7h$  $Power Control For Top, Mid And Bot P1 Data Samplers$
$$pu_smplr_d_p3_lane[2:0]$  $2$  $0$  $RC0h$  $$  $RW$  $7h$  $Power Control For Top, Mid And Bot P3 Data Samplers$
$$RESERVED$  $31$  $8$  $RC4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RC4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RC4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RC4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RC4h$  $$  $RW$  $0h$  $$
$$reg_selmupf_lane[3:0]$  $3$  $0$  $RC4h$  $$  $RW$  $5h$  $Phase Loop Final Coefficient. MSB Not Used&#xd;&#xa;X000: 0&#xd;&#xa;X001: 2&#xd;&#xa;X010: 1&#xd;&#xa;X011: 1/2&#xd;&#xa;X100: 1/4&#xd;&#xa;X101: 1/8&#xd;&#xa;X110: 1/16&#xd;&#xa;X111: 1/32$
$$RESERVED$  $31$  $8$  $RC8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RC8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RC8h$  $$  $RW$  $0h$  $$
$$pu_smplr_s_p1_lane[2:0]$  $5$  $3$  $RC8h$  $$  $RW$  $7h$  $Power Control For Top, Mid And Bot P1 Slicer Samplers$
$$pu_smplr_s_p3_lane[2:0]$  $2$  $0$  $RC8h$  $$  $RW$  $7h$  $Power Control For Top, Mid And Bot P3 Slicer Samplers$
$$RESERVED$  $31$  $8$  $RCCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RCCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RCCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RCCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RCCh$  $$  $RW$  $0h$  $$
$$reg_selmupi_lane[3:0]$  $3$  $0$  $RCCh$  $$  $RW$  $3h$  $Phase Loop Initial Coefficient. MSB Not Used&#xd;&#xa;X000: 0&#xd;&#xa;X001: 2&#xd;&#xa;X010: 1&#xd;&#xa;X011: 1/2&#xd;&#xa;X100: 1/4&#xd;&#xa;X101: 1/8&#xd;&#xa;X110: 1/16&#xd;&#xa;X111: 1/32$
$$RESERVED$  $31$  $8$  $RD0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RD0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RD0h$  $$  $RW$  $0h$  $$
$$rxdcc_en_dataclk_lane$  $5$  $5$  $RD0h$  $$  $RW$  $1h$  $Enable RX DCC DAC For Data CLK$
$$rxdcc_en_dllclk_lane$  $4$  $4$  $RD0h$  $$  $RW$  $1h$  $Enable RX DCC DAC For DLL CLK$
$$rxdcc_en_eomclk_lane$  $3$  $3$  $RD0h$  $$  $RW$  $1h$  $Enable RX DCC DAC For EOM CLK$
$$rxdcc_hg_dataclk_lane$  $2$  $2$  $RD0h$  $$  $RW$  $0h$  $Enable High Gain Setting For DATA CLK DCC$
$$rxdcc_hg_dllclk_lane$  $1$  $1$  $RD0h$  $$  $RW$  $0h$  $Enable High Gain Setting For DLL CLK DCC$
$$rxdcc_hg_eomclk_lane$  $0$  $0$  $RD0h$  $$  $RW$  $0h$  $Enable High Gain Setting For EOM CLK DCC$
$$RESERVED$  $31$  $8$  $RD4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RD4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RD4h$  $$  $RW$  $0h$  $$
$$pu_smplr_d_p2_lane[2:0]$  $5$  $3$  $RD4h$  $$  $RW$  $7h$  $Power Control For Top, Mid And Bot P2 Data Samplers$
$$pu_smplr_d_p4_lane[2:0]$  $2$  $0$  $RD4h$  $$  $RW$  $7h$  $Power Control For Top, Mid And Bot P4 Data Samplers$
$$RESERVED$  $31$  $8$  $RD8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RD8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RD8h$  $$  $RW$  $0h$  $$
$$pu_smplr_s_p2_lane[2:0]$  $5$  $3$  $RD8h$  $$  $RW$  $7h$  $Power Control For Top, Mid And Bot P2 Slicer Samplers$
$$pu_smplr_s_p4_lane[2:0]$  $2$  $0$  $RD8h$  $$  $RW$  $7h$  $Power Control For Top, Mid And Bot P4 Slicer Samplers$
$$RESERVED$  $31$  $8$  $RDCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RDCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RDCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RDCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RDCh$  $$  $RW$  $0h$  $$
$$txintpr_lane[1:0]$  $3$  $2$  $RDCh$  $$  $RW$  $0h$  $Select TX Phase Interpolator Resistor&#xd;&#xa;00: 333 Ohm&#xd;&#xa;01: 400 Ohm&#xd;&#xa;10: 500 Ohm&#xd;&#xa;11: 667 Ohm$
$$RESERVED$  $1$  $1$  $RDCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $RDCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $RE0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RE0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RE0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RE0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RE0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $RE0h$  $$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_lane[2:0]$  $2$  $0$  $RE0h$  $$  $RW$  $7h$  $Select Slave Regulator Size For RX Clock Path&#xd;&#xa;Bigger Code Means More Slave Branches$
$$RESERVED$  $31$  $8$  $RE4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RE4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RE4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RE4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RE4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $RE4h$  $$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_lane[2:0]$  $2$  $0$  $RE4h$  $$  $RW$  $7h$  $Select Slave Regulator Size For RX Data Path&#xd;&#xa;Bigger Code Means More Slave Branches$
$$RESERVED$  $31$  $8$  $RE8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RE8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RE8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RE8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RE8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $RE8h$  $$  $RW$  $0h$  $$
$$rxspeed_div_lane[2:0]$  $2$  $0$  $RE8h$  $$  $RW$  $0h$  $Control RX Speed Divider&#xd;&#xa;[2]: 1=RX PLL CLK Divide By 2. 0=RX PLL CLK Divide By 1&#xd;&#xa;[1:0]: Controls Oversampling Ratio For Decimation&#xd;&#xa;00: No Oversampling&#xd;&#xa;01: 2X Oversampling&#xd;&#xa;10: 4X Oversampling&#xd;&#xa;11: 8X Oversampling$
$$RESERVED$  $31$  $8$  $RECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $RECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $RECh$  $$  $RW$  $0h$  $$
$$intpr_lane[1:0]$  $1$  $0$  $RECh$  $$  $RW$  $0h$  $Select RX Phase Interpolator Resistor&#xd;&#xa;00: 333 Ohm&#xd;&#xa;01: 400 Ohm&#xd;&#xa;10: 500 Ohm&#xd;&#xa;11: 667 Ohm$
$$RESERVED$  $31$  $8$  $RF0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RF0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RF0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RF0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RF0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $RF0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $RF0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $RF0h$  $$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_lane$  $0$  $0$  $RF0h$  $$  $RW$  $0h$  $Reduce Slave Regulator Size When Clock Speed Is Halved$
$$RESERVED$  $31$  $8$  $RF4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RF4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RF4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RF4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RF4h$  $$  $RW$  $0h$  $$
$$sq_linear_disable_lane$  $3$  $3$  $RF4h$  $$  $RW$  $0h$  $Disable Squelch Linearity Boost&#xd;&#xa;0: Enable Boost&#xd;&#xa;1: Diable Boost$
$$sq_cal_en_lane$  $2$  $2$  $RF4h$  $$  $RW$  $0h$  $Power Up SQ Calibration$
$$sq_ampbw_lane[1:0]$  $1$  $0$  $RF4h$  $$  $RW$  $0h$  $Select SQ Amplifier Bandwidth&#xd;&#xa;00: Lowest Bandwidth, Highest Boosting&#xd;&#xa;11: Highest Bandwidth, Lowest Boosting$
$$RESERVED$  $31$  $8$  $RFCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RFCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RFCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RFCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RFCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $RFCh$  $$  $RW$  $0h$  $$
$$txintp_ssc_clk_en_lane$  $2$  $2$  $RFCh$  $$  $RW$  $0h$  $No Use$
$$txdcc_en_lane$  $1$  $1$  $RFCh$  $$  $RW$  $1h$  $Enable TX DCC DAC For TX CLK$
$$txdcc_hg_lane$  $0$  $0$  $RFCh$  $$  $RW$  $0h$  $Enable High Gain Setting For TX CLK DCC$
$$RESERVED$  $31$  $8$  $R100h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R100h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R100h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R100h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R100h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R100h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R100h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R100h$  $$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_lane$  $0$  $0$  $R100h$  $$  $RW$  $0h$  $Disables P2P4 Edge Samplers Clock Mux To Save Power.$
$$RESERVED$  $31$  $8$  $R104h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R104h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R104h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R104h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R104h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R104h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R104h$  $$  $RW$  $0h$  $$
$$path_disable_d_p1p3_lane$  $1$  $1$  $R104h$  $$  $RW$  $0h$  $Disables P1P3 Data Samplers Clock Mux To Save Power.&#xd;&#xa;Set To 1 In Half Rate$
$$path_disable_s_p1p3_lane$  $0$  $0$  $R104h$  $$  $RW$  $0h$  $Disables P1P3 Slicer Samplers Clock Mux To Save Power.&#xd;&#xa;Set To 1 In Half Rate$
$$RESERVED$  $31$  $8$  $R108h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R108h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R108h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R108h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R108h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R108h$  $$  $RW$  $0h$  $$
$$sel_edge_eq_lane$  $2$  $2$  $R108h$  $$  $RW$  $0h$  $Enable Edge Information Sent to Digital Through Error Path&#xd;&#xa;0: Send Error Information To Digital&#xd;&#xa;1: Send Edge Information To Digital$
$$sel_edge_dly_lane[1:0]$  $1$  $0$  $R108h$  $$  $RW$  $1h$  $Changes The Timing For Edge Path Inside DEMUX1. This Depends On Phase Difference Between Edge Clock (leads) And Data Clock$
$$RESERVED$  $31$  $8$  $R10Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R10Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R10Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R10Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R10Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R10Ch$  $$  $RW$  $0h$  $$
$$txcal_en_lane$  $0$  $0$  $R10Ch$  $$  $RW$  $0h$  $Enable TX Comparator For DCC AND TX ALIGN90$
$$RESERVED$  $31$  $8$  $R110h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R110h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R110h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R110h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R110h$  $$  $RW$  $0h$  $$
$$sq_offset_cal_en_lane$  $3$  $3$  $R110h$  $$  $RW$  $0h$  $Enable SQ Offset Calibration$
$$sq_thresh_cal_en_lane$  $2$  $2$  $R110h$  $$  $RW$  $0h$  $Enable SQ Threshold Calibration$
$$sq_thriptat_lane[1:0]$  $1$  $0$  $R110h$  $$  $RW$  $2h$  $Select The IPTAT Current For SQ Threshold Temperature Compensation&#xd;&#xa;00: No IPTAT Current, No Temperate Compensation&#xd;&#xa;11: Max IPTAT Current, Max Temperate Compensation$
$$RESERVED$  $31$  $8$  $R114h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R114h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R114h$  $$  $RW$  $0h$  $$
$$sq_offsetcal_sel_lane[1:0]$  $5$  $4$  $R114h$  $$  $RW$  $3h$  $Select Different Peak Detector Branches For Offset Calibration$
$$sq_pkdetcap_lane[1:0]$  $3$  $2$  $R114h$  $$  $RW$  $3h$  $Squelch Peak Detector Capacitor Setting&#xd;&#xa;Bigger Code Means Bigger Cap, Lower Bandwidth$
$$sq_pkdeti_lane[1:0]$  $1$  $0$  $R114h$  $$  $RW$  $0h$  $Squelch Peak Detector Current Setting&#xd;&#xa;Bigger Code Means Bigger Current$
$$RESERVED$  $31$  $8$  $R118h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R118h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R118h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R118h$  $$  $RW$  $0h$  $$
$$sq_refthr_lane[4:0]$  $4$  $0$  $R118h$  $$  $RW$  $6h$  $Squelch Detector Threshold Setting Single Ended Vpp$
$$RESERVED$  $31$  $8$  $R11Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R11Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R11Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R11Ch$  $$  $RW$  $0h$  $$
$$sq_offset_lane[4:0]$  $4$  $0$  $R11Ch$  $$  $RW$  $0h$  $SQ Offset Calibration Result$
$$RESERVED$  $31$  $8$  $R120h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R120h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R120h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R120h$  $$  $RW$  $0h$  $$
$$txalign90_ref_filt_bw_lane$  $4$  $4$  $R120h$  $$  $RW$  $0h$  $Control The Filter Bandwidth Of Gate Voltage&#xd;&#xa;0: Low Bandwidth&#xd;&#xa;1: High Bandwidth$
$$tsen_sel_lane$  $3$  $3$  $R120h$  $$  $RW$  $0h$  $Temperature Sensor Selection&#xd;&#xa;0: Select Sensor Inside RX&#xd;&#xa;1: Select Sensor Inside TX$
$$txclk_align_en_lane$  $2$  $2$  $R120h$  $$  $RW$  $0h$  $Enable TXCLK Alignment Between Different Lanes$
$$test_lane[9:8]$  $1$  $0$  $R120h$  $$  $RW$  $0h$  $Select TRX Test Point&#xd;&#xa;MSB Is Enable Signal$
$$RESERVED$  $31$  $8$  $R124h$  $$  $RW$  $0h$  $$
$$test_lane[7:0]$  $7$  $0$  $R124h$  $$  $RW$  $0h$  $Select TRX Test Point$
$$RESERVED$  $31$  $8$  $R128h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R128h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R128h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R128h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R128h$  $$  $RW$  $0h$  $$
$$eom_pi_ini_en_lane$  $3$  $3$  $R128h$  $$  $RW$  $0h$  $Enable EOM Phase Interpolator Initial Calibration$
$$dll_vdda_ini_en_lane$  $2$  $2$  $R128h$  $$  $RW$  $0h$  $Enable VDDA_DLL Initial Calibration$
$$pu_eom_align90_dcc_cmp_lane$  $1$  $1$  $R128h$  $$  $RW$  $0h$  $Enable Comparator For EOM Align90 And DCC Calibration$
$$pu_align90_dcc_cmp_lane$  $0$  $0$  $R128h$  $$  $RW$  $1h$  $Enable Comparator For Align90 And DCC Calibration$
$$RESERVED$  $31$  $8$  $R12Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R12Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R12Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R12Ch$  $$  $RW$  $0h$  $$
$$rcal_2nd_en_lane$  $4$  $4$  $R12Ch$  $$  $RW$  $0h$  $Swap The Current Mirror For TXIMP Calibration$
$$txdcc_pdiv_en_lane$  $3$  $3$  $R12Ch$  $$  $RW$  $0h$  $Enable TX Post Divider Duty Cycle Correction$
$$tximpcal_bot_lane$  $2$  $2$  $R12Ch$  $$  $RW$  $0h$  $Select TX Impedance Calibration&#xd;&#xa;0: Calibrate The Impedance Of PMOS (Top) Branches&#xd;&#xa;1: Calibrate The Impedance Of NMOS (Bottom) Branches$
$$tximpcal_en_lane$  $1$  $1$  $R12Ch$  $$  $RW$  $0h$  $Enable TX Impedance Calibration$
$$tximpcal_side_lane$  $0$  $0$  $R12Ch$  $$  $RW$  $0h$  $Switch The Side During Impedance Calibration, Either For PMOS (top) Or NMOS (bottom)&#xd;&#xa;Each Time, Only Half Of The PMOS Branches (or NMOS Branches) are Used During Calibration.$
$$RESERVED$  $31$  $8$  $R130h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R130h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R130h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R130h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R130h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R130h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R130h$  $$  $RW$  $0h$  $$
$$ctle_low_speed_sel_lane[1:0]$  $1$  $0$  $R130h$  $$  $RW$  $0h$  $Select CTLE Loading Resistor Based On Bandwidth$
$$RESERVED$  $31$  $8$  $R134h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R134h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R134h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R134h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R134h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R134h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R134h$  $$  $RW$  $0h$  $$
$$ctle_bypass1_en_lane$  $1$  $1$  $R134h$  $$  $RW$  $1h$  $Enable Bypass Of CTLE First Stage 56G Inductor&#xd;&#xa;0: 28G and 56G Data Rate&#xd;&#xa;1: 112G and Lower Than 28G Data Rate$
$$ctle_bypass2_en_lane$  $0$  $0$  $R134h$  $$  $RW$  $1h$  $Enable Bypass Of CTLE Second Stage 56G Inductor&#xd;&#xa;0: 28G and 56G Data Rate&#xd;&#xa;1: 112G and Lower Than 28G Data Rate$
$$RESERVED$  $31$  $8$  $R138h$  $$  $RW$  $0h$  $$
$$rxfir_capselp_esd_lane[3:0]$  $7$  $4$  $R138h$  $$  $RW$  $7h$  $Select The Loading Cap At The ESD P-Input$
$$rxfir_capselp_dly1_lane[3:0]$  $3$  $0$  $R138h$  $$  $RW$  $7h$  $Select The FIR P-Input Delay Cells Capacitor To Change Delay&#xd;&#xa;Bigger Code Means Bigger Delay$
$$RESERVED$  $31$  $8$  $R13Ch$  $$  $RW$  $0h$  $$
$$rxfir_capselp_f1_lane[3:0]$  $7$  $4$  $R13Ch$  $$  $RW$  $7h$  $Select The Loading Cap At The Post Branch CTLE P-Input$
$$rxfir_capselp_f0_lane[3:0]$  $3$  $0$  $R13Ch$  $$  $RW$  $7h$  $Select The Loading Cap At The Main Branch CTLE P-Input$
$$RESERVED$  $31$  $8$  $R140h$  $$  $RW$  $0h$  $$
$$rxfir_capselp_term_lane[3:0]$  $7$  $4$  $R140h$  $$  $RW$  $7h$  $Select The Loading Cap At The Termination P-Input$
$$rxfir_capselp_fn1_lane[3:0]$  $3$  $0$  $R140h$  $$  $RW$  $7h$  $Select The Loading Cap At The Pre Branch CTLE P-Input$
$$RESERVED$  $31$  $8$  $R144h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R144h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R144h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R144h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R144h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R144h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R144h$  $$  $RW$  $0h$  $$
$$smplr_cal_en_p2p4_lane$  $1$  $1$  $R144h$  $$  $RW$  $0h$  $Enable P2P4 Sampler Calibration$
$$smplr_cal_en_p1p3_lane$  $0$  $0$  $R144h$  $$  $RW$  $0h$  $Enable P1P3 Sampler Calibration$
$$RESERVED$  $31$  $8$  $R148h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R148h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R148h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R148h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R148h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R148h$  $$  $RW$  $0h$  $$
$$vdda_rxsampler_half_en_lane$  $2$  $2$  $R148h$  $$  $RW$  $0h$  $Enable Half VDDA_RXSAMPLER Generation For VDDA Calibration$
$$vcm_smplr_gen_ctrl_lane[1:0]$  $1$  $0$  $R148h$  $$  $RW$  $1h$  $Select Input Common Mode Of Sampler Generated From IPP And Diode&#xd;&#xa;Bigger Code Means Higher Common Mode$
$$RESERVED$  $31$  $8$  $R14Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R14Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R14Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R14Ch$  $$  $RW$  $0h$  $$
$$txspeed_div_lane[2:0]$  $2$  $0$  $R14Ch$  $$  $RW$  $0h$  $Control TX Speed Divider&#xd;&#xa;000: PLL CLK??1&#xd;&#xa;001: PLL CLK??2&#xd;&#xa;010: PLL CLK??4&#xd;&#xa;011: PLL CLK??8&#xd;&#xa;1XX: PLL CLK??16$
$$RESERVED$  $31$  $8$  $R150h$  $$  $RW$  $0h$  $$
$$vicm_dfe_f23252729_ctrl_lane[1:0]$  $7$  $6$  $R150h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F23,F25,F27,F29&#xd;&#xa;00: CTLE VICM2 + 50mV&#xd;&#xa;01: CTLE VICM2&#xd;&#xa;10: CTLE VICM2 ??? 50mV&#xd;&#xa;11: CTLE VICM2 ??? 100mV$
$$vicm_dfe_f16182022_ctrl_lane[1:0]$  $5$  $4$  $R150h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F16,F18,F20,F22&#xd;&#xa;00: CTLE VICM2 + 50mV&#xd;&#xa;01: CTLE VICM2&#xd;&#xa;10: CTLE VICM2 ??? 50mV&#xd;&#xa;11: CTLE VICM2 ??? 100mV$
$$vicm_dfe_f15171921_ctrl_lane[1:0]$  $3$  $2$  $R150h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F15,F17,F19,F21&#xd;&#xa;00: CTLE VICM2 + 50mV&#xd;&#xa;01: CTLE VICM2&#xd;&#xa;10: CTLE VICM2 ??? 50mV&#xd;&#xa;11: CTLE VICM2 ??? 100mV$
$$vicm_dfe_f9to14_ctrl_lane[1:0]$  $1$  $0$  $R150h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F9 To F14&#xd;&#xa;00: CTLE VICM2 + 50mV&#xd;&#xa;01: CTLE VICM2&#xd;&#xa;10: CTLE VICM2 ??? 50mV&#xd;&#xa;11: CTLE VICM2 ??? 100mV$
$$RESERVED$  $31$  $8$  $R154h$  $$  $RW$  $0h$  $$
$$vicm_dfe_f5_ctrl_lane[1:0]$  $7$  $6$  $R154h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F5&#xd;&#xa;00: CTLE VICM2 + 50mV&#xd;&#xa;01: CTLE VICM2&#xd;&#xa;10: CTLE VICM2 ??? 50mV&#xd;&#xa;11: CTLE VICM2 ??? 100mV$
$$vicm_dfe_f6_ctrl_lane[1:0]$  $5$  $4$  $R154h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F6&#xd;&#xa;00: CTLE VICM2 + 50mV&#xd;&#xa;01: CTLE VICM2&#xd;&#xa;10: CTLE VICM2 ??? 50mV&#xd;&#xa;11: CTLE VICM2 ??? 100mV$
$$vicm_dfe_f7_ctrl_lane[1:0]$  $3$  $2$  $R154h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F7&#xd;&#xa;00: CTLE VICM2 + 50mV&#xd;&#xa;01: CTLE VICM2&#xd;&#xa;10: CTLE VICM2 ??? 50mV&#xd;&#xa;11: CTLE VICM2 ??? 100mV$
$$vicm_dfe_f8_ctrl_lane[1:0]$  $1$  $0$  $R154h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F8&#xd;&#xa;00: CTLE VICM2 + 50mV&#xd;&#xa;01: CTLE VICM2&#xd;&#xa;10: CTLE VICM2 ??? 50mV&#xd;&#xa;11: CTLE VICM2 ??? 100mV$
$$RESERVED$  $31$  $8$  $R158h$  $$  $RW$  $0h$  $$
$$vicm_dfe_f24262830_ctrl_lane[1:0]$  $7$  $6$  $R158h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F24,F26,F28,F30&#xd;&#xa;00: CTLE VICM2 + 50mV&#xd;&#xa;01: CTLE VICM2&#xd;&#xa;10: CTLE VICM2 ??? 50mV&#xd;&#xa;11: CTLE VICM2 ??? 100mV$
$$vref_shift_lane[1:0]$  $5$  $4$  $R158h$  $$  $RW$  $0h$  $Select Sampler VREF DC Shift&#xd;&#xa;00/01: No DC Shift&#xd;&#xa;10: 80mV DC Shift&#xd;&#xa;11: 160mV DC Shift$
$$vcm_smplr_sel_lane$  $3$  $3$  $R158h$  $$  $RW$  $0h$  $Select Constant Or Process And Temperature Tracking Sampler Input Common Mode&#xd;&#xa;0: Select Constant Common Mode&#xd;&#xa;1: Select Temperature Tracking Common Mode$
$$vdda_rxdataclk_half_en_lane$  $2$  $2$  $R158h$  $$  $RW$  $0h$  $Enable Half VDDA_RXDATACLK Generation For VDDA Calibration$
$$vdda_rxdll_half_en_lane$  $1$  $1$  $R158h$  $$  $RW$  $0h$  $Enable Half VDDA_RXDLL Generation For VDDA Calibration$
$$vdda_rxeomclk_half_en_lane$  $0$  $0$  $R158h$  $$  $RW$  $0h$  $Enable Half VDDA_RXEOMCLK Generation For VDDA Calibration$
$$RESERVED$  $31$  $8$  $R15Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R15Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R15Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R15Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R15Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R15Ch$  $$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_lane[2:0]$  $2$  $0$  $R15Ch$  $$  $RW$  $7h$  $Select Slave Regulator Size For TX Clock Path&#xd;&#xa;Bigger Code Means More Slave Branches$
$$RESERVED$  $31$  $8$  $R160h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R160h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R160h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R160h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R160h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R160h$  $$  $RW$  $0h$  $$
$$txreg_speedtrk_data_lane[2:0]$  $2$  $0$  $R160h$  $$  $RW$  $7h$  $Select Slave Regulator Size For TX Data Path&#xd;&#xa;Bigger Code Means More Slave Branches$
$$RESERVED$  $31$  $8$  $R164h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R164h$  $$  $RW$  $0h$  $$
$$ctle_2nd_comp_ana_en_lane$  $6$  $6$  $R164h$  $$  $RW$  $1h$  $Enable Analog Controlled IPTAT Compensation For 2nd Stage CTLE$
$$ctle_2nd_comp_dig_en_lane$  $5$  $5$  $R164h$  $$  $RW$  $0h$  $Enable Digital Controlled IPTAT Compensation For 2nd Stage CTLE$
$$ctle_1st_comp_ana_en_lane$  $4$  $4$  $R164h$  $$  $RW$  $1h$  $Enable Analog Controlled IPTAT Compensation For 1st Stage CTLE$
$$ctle_1st_comp_dig_en_lane$  $3$  $3$  $R164h$  $$  $RW$  $0h$  $Enable Digital Controlled IPTAT Compensation For 1st Stage CTLE$
$$accap_clkdiv_sel_lane[2:0]$  $2$  $0$  $R164h$  $$  $RW$  $1h$  $Select AC Cap Clock Divider&#xd;&#xa;000: Divide by 1&#xd;&#xa;111: Divide by 128$
$$RESERVED$  $31$  $8$  $R168h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R168h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R168h$  $$  $RW$  $0h$  $$
$$ctle_hpf_rsel_2nd_lane[1:0]$  $5$  $4$  $R168h$  $$  $RW$  $0h$  $Select HPF Bandwidth Inside 2nd Stage CTLE&#xd;&#xa;00: R=1.6MOhm. C=3pF&#xd;&#xa;01: R=544KOhm. C=3pF&#xd;&#xa;10: R=272KOhm. C=3pF&#xd;&#xa;11: R=136KOhm. C=3pF$
$$ctle_hpf_rsel_1st_lane[1:0]$  $3$  $2$  $R168h$  $$  $RW$  $0h$  $Select HPF Bandwidth Inside 1st Stage CTLE&#xd;&#xa;00: R=1.44MOhm. C =3pF&#xd;&#xa;01: R=720KOhm. C =3pF&#xd;&#xa;10: R=360KOhm. C =3pF&#xd;&#xa;00: R=180KOhm. C =3pF$
$$RESERVED$  $1$  $1$  $R168h$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R168h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R16Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R16Ch$  $$  $RW$  $0h$  $$
$$ctle_iptat_1st_gm_lane[1:0]$  $6$  $5$  $R16Ch$  $$  $RW$  $1h$  $Select IPTAT Master Current For CTLE First Stage GM&#xd;&#xa;If CTLE_1ST_COMP_ANA_EN=0, IPTAT=0 Always&#xd;&#xa;If CTLE_1ST_COMP_ANA_EN=1, CTLE_1ST_COMP_DIG_EN=0 :&#xd;&#xa;00: IPP=40uA, IPTAT=10uA&#xd;&#xa;01: IPP=30uA, IPTAT=20uA&#xd;&#xa;10: IPP=20uA, IPTAT=30uA&#xd;&#xa;11: IPP=10uA, IPTAT=40uA&#xd;&#xa;If CTLE_1ST_COMP_ANA_EN = 1, CTLE_1ST_COMP_DIG_EN = 1 :&#xd;&#xa;00: IPTAT=10uA&#xd;&#xa;01: IPTAT=20uA&#xd;&#xa;10: IPTAT=30uA&#xd;&#xa;11: IPTAT=40uA$
$$ctle_ipp_1st_gm_lane[4:0]$  $4$  $0$  $R16Ch$  $$  $RW$  $0h$  $Select IPP Master Current For CTLE First Stage GM&#xd;&#xa;If CTLE_1ST_COMP_ANA_EN = 0, CTLE_1ST_COMP_DIG_EN = 0, Then IPP=50uA Always&#xd;&#xa;If CTLE_1ST_COMP_ANA_EN=1, CTLE_1ST_COMP_DIG_EN=0, then current is only controlled by CTLE_IPTAT_1ST_GM[1:0]&#xd;&#xa;If CTLE_1ST_COMP_ANA_EN=0, CTLE_1ST_COMP_DIG_EN=1 :&#xd;&#xa;IPP=50uA+(15uA/16 * (CTLE_IPP_1ST_GM[3:0]+1)) If  CTLE_IPP_1ST_GM[4]=0&#xd;&#xa;IPP=50uA-(15uA/16 * (CTLE_IPP_1ST_GM[3:0]+1)) If  CTLE_IPP_1ST_GM[4]=1&#xd;&#xa;If CTLE_1ST_COMP_ANA_EN=1, CTLE_1ST_COMP_DIG_EN=1 :&#xd;&#xa;IPP=40uA-(10uA*CTLE_IPTAT_1ST_GM[1:0])+(15uA/16 X (CTLE_IPP_1ST_GM[3:0]+1)) If  CTLE_IPP_1ST_GM[4]=0&#xd;&#xa;IPP=40uA-(10uA*CTLE_IPTAT_1ST_GM[1:0])-(15uA/16 X (CTLE_IPP_1ST_GM[3:0]+1)) If  CTLE_IPP_1ST_GM[4]=1$
$$RESERVED$  $31$  $8$  $R170h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R170h$  $$  $RW$  $0h$  $$
$$ctle_iptat_2nd_p1_lane[1:0]$  $6$  $5$  $R170h$  $$  $RW$  $1h$  $Select IPTAT Master Current For P1 CTLE Second Stage$
$$ctle_ipp_2nd_p1_lane[4:0]$  $4$  $0$  $R170h$  $$  $RW$  $0h$  $Select IPP Master Current For P1 CTLE Second Stage$
$$RESERVED$  $31$  $8$  $R174h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R174h$  $$  $RW$  $0h$  $$
$$ctle_iptat_2nd_p2_lane[1:0]$  $6$  $5$  $R174h$  $$  $RW$  $1h$  $Select IPTAT Master Current For P2 CTLE Second Stage$
$$ctle_ipp_2nd_p2_lane[4:0]$  $4$  $0$  $R174h$  $$  $RW$  $0h$  $Select IPP Master Current For P2 CTLE Second Stage$
$$RESERVED$  $31$  $8$  $R178h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R178h$  $$  $RW$  $0h$  $$
$$ctle_iptat_2nd_p3_lane[1:0]$  $6$  $5$  $R178h$  $$  $RW$  $1h$  $Select IPTAT Master Current For P3 CTLE Second Stage$
$$ctle_ipp_2nd_p3_lane[4:0]$  $4$  $0$  $R178h$  $$  $RW$  $0h$  $Select IPP Master Current For P3 CTLE Second Stage$
$$RESERVED$  $31$  $8$  $R17Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R17Ch$  $$  $RW$  $0h$  $$
$$ctle_iptat_2nd_p4_lane[1:0]$  $6$  $5$  $R17Ch$  $$  $RW$  $1h$  $Select IPTAT Master Current For P4 CTLE Second Stage$
$$ctle_ipp_2nd_p4_lane[4:0]$  $4$  $0$  $R17Ch$  $$  $RW$  $0h$  $Select IPP Master Current For P4 CTLE Second Stage$
$$RESERVED$  $31$  $8$  $R180h$  $$  $RW$  $0h$  $$
$$rxfir_capseln_esd_lane[3:0]$  $7$  $4$  $R180h$  $$  $RW$  $7h$  $Select The Loading Cap At The ESD N-Input$
$$rxfir_capseln_dly1_lane[3:0]$  $3$  $0$  $R180h$  $$  $RW$  $7h$  $Select The FIR N-Input Delay Cells Capacitor To Change Delay&#xd;&#xa;Bigger Code Means Bigger Delay$
$$RESERVED$  $31$  $8$  $R184h$  $$  $RW$  $0h$  $$
$$rxfir_capseln_f1_lane[3:0]$  $7$  $4$  $R184h$  $$  $RW$  $7h$  $Select The Loading Cap At The Post Branch CTLE N-Input$
$$rxfir_capseln_f0_lane[3:0]$  $3$  $0$  $R184h$  $$  $RW$  $7h$  $Select The Loading Cap At The Main Branch CTLE N-Input$
$$RESERVED$  $31$  $8$  $R188h$  $$  $RW$  $0h$  $$
$$rxfir_capseln_term_lane[3:0]$  $7$  $4$  $R188h$  $$  $RW$  $7h$  $Select The Loading Cap At The Termination N-Input$
$$rxfir_capseln_fn1_lane[3:0]$  $3$  $0$  $R188h$  $$  $RW$  $7h$  $Select The Loading Cap At The Pre Branch CTLE N-Input$
$$RESERVED$  $31$  $8$  $R18Ch$  $$  $RW$  $0h$  $$
$$rxfir_capselp_dly2_lane[3:0]$  $7$  $4$  $R18Ch$  $$  $RW$  $7h$  $Select The FIR P-Input Delay Cells Capacitor To Change Delay&#xd;&#xa;Bigger Code Means Bigger Delay$
$$rxfir_capseln_dly2_lane[3:0]$  $3$  $0$  $R18Ch$  $$  $RW$  $7h$  $Select The FIR N-Input Delay Cells Capacitor To Change Delay&#xd;&#xa;Bigger Code Means Bigger Delay$
$$RESERVED$  $31$  $8$  $R190h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R190h$  $$  $RW$  $0h$  $$
$$ctle_iptat_1st_tia_lane[1:0]$  $6$  $5$  $R190h$  $$  $RW$  $1h$  $Select IPTAT Master Current For CTLE First Stage TIA&#xd;&#xa;If CTLE_1ST_COMP_ANA_EN=0, IPTAT=0 Always&#xd;&#xa;If CTLE_1ST_COMP_ANA_EN=1, CTLE_1ST_COMP_DIG_EN=0 :&#xd;&#xa;00: IPP=40uA, IPTAT=10uA&#xd;&#xa;01: IPP=30uA, IPTAT=20uA&#xd;&#xa;10: IPP=20uA, IPTAT=30uA&#xd;&#xa;11: IPP=10uA, IPTAT=40uA&#xd;&#xa;If CTLE_1ST_COMP_ANA_EN = 1, CTLE_1ST_COMP_DIG_EN = 1 :&#xd;&#xa;00: IPTAT=10uA&#xd;&#xa;01: IPTAT=20uA&#xd;&#xa;10: IPTAT=30uA&#xd;&#xa;11: IPTAT=40uA$
$$ctle_ipp_1st_tia_lane[4:0]$  $4$  $0$  $R190h$  $$  $RW$  $0h$  $Select IPP Master Current For CTLE First Stage TIA&#xd;&#xa;If CTLE_1ST_COMP_ANA_EN = 0, CTLE_1ST_COMP_DIG_EN = 0, Then IPP=50uA Always&#xd;&#xa;If CTLE_1ST_COMP_ANA_EN=1, CTLE_1ST_COMP_DIG_EN=0, then current is only controlled by CTLE_IPTAT_1ST_TIA[1:0]&#xd;&#xa;If CTLE_1ST_COMP_ANA_EN=0, CTLE_1ST_COMP_DIG_EN=1 :&#xd;&#xa;IPP=50uA+(15uA/16 * (CTLE_IPP_1ST_TIA[3:0]+1)) If  CTLE_IPP_1ST_TIA[4]=0&#xd;&#xa;IPP=50uA-(15uA/16 * (CTLE_IPP_1ST_TIA[3:0]+1)) If  CTLE_IPP_1ST_TIA[4]=1&#xd;&#xa;If CTLE_1ST_COMP_ANA_EN=1, CTLE_1ST_COMP_DIG_EN=1 :&#xd;&#xa;IPP=40uA-(10uA*CTLE_IPTAT_1ST_TIA[1:0])+(15uA/16 X (CTLE_IPP_1ST_TIA[3:0]+1)) If  CTLE_IPP_1ST_TIA[4]=0&#xd;&#xa;IPP=40uA-(10uA*CTLE_IPTAT_1ST_TIA[1:0])-(15uA/16 X (CTLE_IPP_1ST_TIA[3:0]+1)) If  CTLE_IPP_1ST_TIA[4]=1$
$$RESERVED$  $31$  $8$  $R194h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R194h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R194h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R194h$  $$  $RW$  $0h$  $$
$$en_ctle_mid_freq_lane$  $4$  $4$  $R194h$  $$  $RW$  $0h$  $Enable CTLE Middle Frequency Boosting$
$$ctle_cs1_mid_lane[1:0]$  $3$  $2$  $R194h$  $$  $RW$  $0h$  $Select 1st Stage Middle Frequency Boosting Cap$
$$ctle_rs1_mid_lane[1:0]$  $1$  $0$  $R194h$  $$  $RW$  $0h$  $Select 1st Stage Middle Frequency Boosting Res$
$$RESERVED$  $31$  $8$  $R198h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R198h$  $$  $RW$  $0h$  $$
$$ctle_rl1_tia_extra_lane[2:0]$  $6$  $4$  $R198h$  $$  $RW$  $0h$  $Select 1st Stage CTLE TIA Extra Load Resistor$
$$ctle_rl1_tia_sel_lane[3:0]$  $3$  $0$  $R198h$  $$  $RW$  $Fh$  $Select 1st Stage CTLE TIA Load Resistor$
$$RESERVED$  $31$  $8$  $R19Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R19Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R19Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R19Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R19Ch$  $$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_lane[3:0]$  $3$  $0$  $R19Ch$  $$  $RW$  $Fh$  $Select 1st Stage CTLE TIA Current$
$$RESERVED$  $31$  $8$  $R1A0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1A0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1A0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1A0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R1A0h$  $$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p1_lane[3:0]$  $3$  $0$  $R1A0h$  $$  $RW$  $2h$  $Select P1 2nd Stage CTLE Current In Gray Code&#xd;&#xa;Need To Set RL2_SEL_G_P1 To Same Code To Maintain Common Mode$
$$RESERVED$  $31$  $8$  $R1A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R1A4h$  $$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_lane[3:0]$  $3$  $0$  $R1A4h$  $$  $RW$  $2h$  $Select P2 2nd Stage CTLE Current In Gray Code&#xd;&#xa;Need To Set RL2_SEL_G_P2 To Same Code To Maintain Common Mode$
$$RESERVED$  $31$  $8$  $R1E8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1E8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1E8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1E8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R1E8h$  $$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p3_lane[3:0]$  $3$  $0$  $R1E8h$  $$  $RW$  $2h$  $Select P3 2nd Stage CTLE Current In Gray Code&#xd;&#xa;Need To Set RL2_SEL_G_P3 To Same Code To Maintain Common Mode$
$$RESERVED$  $31$  $8$  $R1ECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1ECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1ECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1ECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R1ECh$  $$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_lane[3:0]$  $3$  $0$  $R1ECh$  $$  $RW$  $2h$  $Select P4 2nd Stage CTLE Current In Gray Code&#xd;&#xa;Need To Set RL2_SEL_G_P4 To Same Code To Maintain Common Mode$
$$RESERVED$  $31$  $8$  $R1F0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1F0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1F0h$  $$  $RW$  $0h$  $$
$$txdrv_reg_gm_lane[1:0]$  $5$  $4$  $R1F0h$  $$  $RW$  $3h$  $Select TX Driver Regulator Branch Size$
$$txdrv_comp_en_lane$  $3$  $3$  $R1F0h$  $$  $RW$  $0h$  $Turn On Current Compensation Function$
$$txdrv_comp_current_lane[2:0]$  $2$  $0$  $R1F0h$  $$  $RW$  $0h$  $Set Different Compensation Current&#xd;&#xa;000: 1.7mA&#xd;&#xa;001: 2.3mA&#xd;&#xa;010: 2.6mA&#xd;&#xa;011: 3.2mA&#xd;&#xa;100: 3.5mA&#xd;&#xa;101: 4mA&#xd;&#xa;110: 4.3mA&#xd;&#xa;111: 4.9mA$
$$RESERVED$  $31$  $8$  $R1F4h$  $$  $RW$  $0h$  $$
$$div_1g_lane[9:8]$  $7$  $6$  $R1F4h$  $$  $RW$  $0h$  $ADC CLK Divider Ratio$
$$lb_res_sel_lane[3:0]$  $5$  $2$  $R1F4h$  $$  $RW$  $Ch$  $Select The Resistor Divider For Loopback Eye Size In CTLE$
$$div_1g_en_lane$  $1$  $1$  $R1F4h$  $$  $RW$  $1h$  $ADC CLK Enable$
$$ring_ref_div_sel_lane$  $0$  $0$  $R1F4h$  $$  $RW$  $0h$  $Ring Reference Divider Select$
$$RESERVED$  $31$  $8$  $R1F8h$  $$  $RW$  $0h$  $$
$$div_1g_lane[7:0]$  $7$  $0$  $R1F8h$  $$  $RW$  $38h$  $ADC CLK Divider Ratio$
$$RESERVED$  $31$  $8$  $R200h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R200h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R200h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R200h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R200h$  $$  $RW$  $0h$  $$
$$lcpll_dcc_cal_en_lane$  $3$  $3$  $R200h$  $$  $RW$  $0h$  $Enable LCPLL DCC Calibration Comparator$
$$clk1g_refclk_sel_lane$  $2$  $2$  $R200h$  $$  $RW$  $0h$  $Select ADC Clock Source&#xd;&#xa;0: Clock From VCO Based On DIV_1G[9:0]&#xd;&#xa;1: Reference Clock$
$$vind_band_sel_lane$  $1$  $1$  $R200h$  $$  $RW$  $1h$  $LC Tank Inductor Freqeuncy Band Select&#xd;&#xa;1: High Frequency Band. Above 12.5G&#xd;&#xa;0: Low Frequency Band. Below 12.5G$
$$force_no_dll_rst_lane$  $0$  $0$  $R200h$  $$  $RW$  $0h$  $Not Used$
$$RESERVED$  $31$  $8$  $R204h$  $$  $RW$  $0h$  $$
$$pllcal_en_lane$  $7$  $7$  $R204h$  $$  $RW$  $0h$  $PLL Calibration Enable$
$$RESERVED$  $6$  $6$  $R204h$  $$  $RW$  $0h$  $$
$$fbdiv_lane[9:8]$  $5$  $4$  $R204h$  $$  $RW$  $0h$  $PLL Feed-back Divider Ratio$
$$RESERVED$  $3$  $3$  $R204h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R204h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R204h$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R204h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R208h$  $$  $RW$  $0h$  $$
$$fbdiv_lane[7:0]$  $7$  $0$  $R208h$  $$  $RW$  $2Dh$  $PLL Feed-back Divider Ratio$
$$RESERVED$  $31$  $8$  $R20Ch$  $$  $RW$  $0h$  $$
$$refdiv_lane[3:0]$  $7$  $4$  $R20Ch$  $$  $RW$  $2h$  $PLL Reference Divider Ratio$
$$pll_lpfc_lane[1:0]$  $3$  $2$  $R20Ch$  $$  $RW$  $1h$  $PLL Loop C2 Value Selection$
$$pll_lpfr_lane[1:0]$  $1$  $0$  $R20Ch$  $$  $RW$  $0h$  $PLL Loop R Value Selection$
$$RESERVED$  $31$  $8$  $R210h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R210h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R210h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R210h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R210h$  $$  $RW$  $0h$  $$
$$pwexp_dis_lane$  $3$  $3$  $R210h$  $$  $RW$  $0h$  $Feed-back Divider Pulse Width Expansion Disable$
$$pwexp_dis_div1g_lane$  $2$  $2$  $R210h$  $$  $RW$  $0h$  $1G Divider Pulse Width Expansion Disable$
$$vind_bias_sel_lane[1:0]$  $1$  $0$  $R210h$  $$  $RW$  $1h$  $Inductor Bias Voltage Selection$
$$RESERVED$  $31$  $8$  $R214h$  $$  $RW$  $0h$  $$
$$vcon_ref_sel_lane[2:0]$  $7$  $5$  $R214h$  $$  $RW$  $3h$  $VCON Reference Voltage Selection$
$$vcap_off_sel_lane[1:0]$  $4$  $3$  $R214h$  $$  $RW$  $1h$  $Capacitance Off Voltage Selection$
$$lcvco_sf_icptat_sel_lane[2:0]$  $2$  $0$  $R214h$  $$  $RW$  $2h$  $Current Setting For IPP_20U_LCVCO And IPTAT20U_NSOURCE_LCVCO$
$$RESERVED$  $31$  $8$  $R218h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R218h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R218h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R218h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R218h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R218h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R218h$  $$  $RW$  $0h$  $$
$$pllampcal_en_lane$  $1$  $1$  $R218h$  $$  $RW$  $0h$  $Enable PLL Amplitude Calibration$
$$lcpll_clkbuf_en_lane$  $0$  $0$  $R218h$  $$  $RW$  $1h$  $Enable the Clock Buffer From LCPLL To RX and TX$
$$RESERVED$  $31$  $8$  $R21Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R21Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R21Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R21Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R21Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R21Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R21Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R21Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R21Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R220h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R220h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R220h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R220h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R220h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R220h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R220h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R220h$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R220h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R224h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R224h$  $$  $RW$  $0h$  $$
$$tempc_rshrt_en_lane$  $6$  $6$  $R224h$  $$  $RW$  $0h$  $Temperature Compensation Short Resistance Enable$
$$tempc_rshrt_sel_lane$  $5$  $5$  $R224h$  $$  $RW$  $0h$  $Temperature Compensation Short Resistance Selection$
$$lccap_usb_lane$  $4$  $4$  $R224h$  $$  $RW$  $0h$  $LCVCO Capacitance USB$
$$RESERVED$  $3$  $3$  $R224h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R224h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R224h$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R224h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R228h$  $$  $RW$  $0h$  $$
$$lccap_lsb_lane[4:0]$  $7$  $3$  $R228h$  $$  $RW$  $10h$  $LCVCO Capacitance LSB$
$$RESERVED$  $2$  $2$  $R228h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R228h$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R228h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R22Ch$  $$  $RW$  $0h$  $$
$$lccap_msb_lane[3:0]$  $7$  $4$  $R22Ch$  $$  $RW$  $0h$  $LCVCO Capacitance MSB$
$$vcoamp_vth_sel_lane[3:0]$  $3$  $0$  $R22Ch$  $$  $RW$  $Ch$  $VCO Amplitude Threshold Selection$
$$RESERVED$  $31$  $8$  $R230h$  $$  $RW$  $0h$  $$
$$vcon_max_sel_lane[2:0]$  $7$  $5$  $R230h$  $$  $RW$  $3h$  $VCON Voltage Max Value Selection$
$$vcon_min_sel_lane[2:0]$  $4$  $2$  $R230h$  $$  $RW$  $5h$  $VCON Voltage Min Value Selection$
$$ind_sw_dac_sel_lane[1:0]$  $1$  $0$  $R230h$  $$  $RW$  $2h$  $Inductor Switch Dac Value Selection$
$$RESERVED$  $31$  $8$  $R234h$  $$  $RW$  $0h$  $$
$$varac_bias_sel_lane[2:0]$  $7$  $5$  $R234h$  $$  $RW$  $5h$  $Varactor Bias Voltage Selection$
$$ind_sw_mode_lane$  $4$  $4$  $R234h$  $$  $RW$  $0h$  $Inductor Switch Mode Selection$
$$vind_bias_en_lane$  $3$  $3$  $R234h$  $$  $RW$  $1h$  $Inductor Bias Voltage Enable$
$$ind_gate_mode_lane$  $2$  $2$  $R234h$  $$  $RW$  $0h$  $Inductor Gate Mode Selection$
$$lcvcocal_buf_en_lane$  $1$  $1$  $R234h$  $$  $RW$  $0h$  $LCVCO Calibration Buffer Enable$
$$lcvco_nsf_iptat_en_lane$  $0$  $0$  $R234h$  $$  $RW$  $1h$  $Enable IPTAT Current  For LCVCO Regulator Gate Voltage Generation$
$$RESERVED$  $31$  $8$  $R238h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R238h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R238h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R238h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R238h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R238h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R238h$  $$  $RW$  $0h$  $$
$$lcpll_dcc_hg_lane$  $1$  $1$  $R238h$  $$  $RW$  $0h$  $LCPLL DCC High Gain Enable$
$$lcpll_dcc_en_lane$  $0$  $0$  $R238h$  $$  $RW$  $1h$  $LCPLL DCC Enable$
$$RESERVED$  $31$  $8$  $R23Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R23Ch$  $$  $RW$  $0h$  $$
$$pll_reg_sel_lane[2:0]$  $6$  $4$  $R23Ch$  $$  $RW$  $4h$  $Regulator Output Voltage High/low Speed Mode Selection$
$$vco_slave_adj_lane[2:0]$  $3$  $1$  $R23Ch$  $$  $RW$  $3h$  $VCO Slave Regualtor Output Selection$
$$RESERVED$  $0$  $0$  $R23Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R244h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R244h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R244h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R244h$  $$  $RW$  $0h$  $$
$$pll_icp_lane[4:0]$  $4$  $0$  $R244h$  $$  $RW$  $9h$  $PLL Charge Pump Current Control$
$$RESERVED$  $31$  $8$  $R248h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R248h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R248h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R248h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R248h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R248h$  $$  $RW$  $0h$  $$
$$vco_reg_mid_sel_lane[2:0]$  $2$  $0$  $R248h$  $$  $RW$  $4h$  $VCO 2nd Stage Regulator Gate Voltage Selection$
$$RESERVED$  $31$  $8$  $R24Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R24Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R24Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R24Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R24Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R24Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R24Ch$  $$  $RW$  $0h$  $$
$$txintp_reset_ext_lane$  $1$  $1$  $R24Ch$  $$  $RW$  $0h$  $Interpolator External Reset$
$$pll_openloop_en_lane$  $0$  $0$  $R24Ch$  $$  $RW$  $0h$  $PLL Open Loop Mode Enable$
$$RESERVED$  $31$  $8$  $R250h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R250h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R250h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R250h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R250h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R250h$  $$  $RW$  $0h$  $$
$$vddr_dac_adj_lane[2:0]$  $2$  $0$  $R250h$  $$  $RW$  $4h$  $Temperature Compensation Dac Regulator Output Selection$
$$RESERVED$  $31$  $8$  $R254h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R254h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R254h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R254h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R254h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R254h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R254h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R254h$  $$  $RW$  $0h$  $$
$$shrtr_trxpll_lane$  $0$  $0$  $R254h$  $$  $RW$  $0h$  $Short Resistor Of LPF Of Slave Regulator Gate Voltage For Fast Startup$
$$RESERVED$  $31$  $8$  $R258h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R258h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R258h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R258h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R258h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R258h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R258h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R258h$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R258h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R25Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R25Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R25Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R25Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R25Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R25Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R25Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R25Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R25Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R260h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R260h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R260h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R260h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R260h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R260h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R260h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R260h$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R260h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R264h$  $$  $RW$  $0h$  $$
$$rxclk_25m_div_lane[7:0]$  $7$  $0$  $R264h$  $$  $RW$  $F0h$  $Select 25MHz N-Divider (N=32~255)$
$$RESERVED$  $31$  $8$  $R268h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R268h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R268h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R268h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R268h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R268h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R268h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R268h$  $$  $RW$  $0h$  $$
$$lcpll_ind_range_sel_lane$  $0$  $0$  $R268h$  $$  $RW$  $0h$  $Select LCPLL Inductor Range$
$$RESERVED$  $31$  $8$  $R26Ch$  $$  $RW$  $0h$  $$
$$txclk_nt_div_lane[4:0]$  $7$  $3$  $R26Ch$  $$  $RW$  $1Eh$  $Select N-Divider For NT Clock Path (N=4~31)$
$$txclk_nt_fix_div_en_lane$  $2$  $2$  $R26Ch$  $$  $RW$  $0h$  $Select Divider Operation for NT Clock N-Divider (N=4~31)&#xd;&#xa;0: Divide By N+0.5&#xd;&#xa;1: Divide By N$
$$txclk_nt_ctrl_lane[1:0]$  $1$  $0$  $R26Ch$  $$  $RW$  $0h$  $Select Divider For NT Clock Path&#xd;&#xa;[1]: 1 = Divide By 2. 0 = Divide By 1&#xd;&#xa;[0]: 1 = Divide By 1.5. 0 = Divide By 1$
$$RESERVED$  $31$  $8$  $R270h$  $$  $RW$  $0h$  $$
$$rxclk_nt_div_lane[4:0]$  $7$  $3$  $R270h$  $$  $RW$  $1Eh$  $Select N-Divider For NT Clock Path (N=4~31)$
$$txclk_nt_div_reset_lane$  $2$  $2$  $R270h$  $$  $RW$  $0h$  $Reset N-Divider For NT Clock Path$
$$rxclk_nt_ctrl_lane[1:0]$  $1$  $0$  $R270h$  $$  $RW$  $0h$  $Select Divider For NT Clock Path&#xd;&#xa;[1]: 1 = Divide By 2. 0 = Divide By 1&#xd;&#xa;[0]: 1 = Divide By 1.5. 0 = Divide By 1$
$$RESERVED$  $31$  $8$  $R274h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R274h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R274h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R274h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R274h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R274h$  $$  $RW$  $0h$  $$
$$rxclk_nt_div_reset_lane$  $2$  $2$  $R274h$  $$  $RW$  $0h$  $Reset N-Divider For NT Clock Path$
$$rxclk_25m_div_reset_lane$  $1$  $1$  $R274h$  $$  $RW$  $0h$  $Reset N-Divider For 25MHz Clock Path$
$$rxclk_nt_fix_div_en_lane$  $0$  $0$  $R274h$  $$  $RW$  $0h$  $Select Divider Operation for NT Clock N-Divider (N=4~31)&#xd;&#xa;0: Divide By N+0.5&#xd;&#xa;1: Divide By N$
$$RESERVED$  $31$  $8$  $R278h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R278h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R278h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R278h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R278h$  $$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_lane$  $3$  $3$  $R278h$  $$  $RW$  $0h$  $Select Divider Operation for 25MHz N-Divider (N=32~255)&#xd;&#xa;0: Divide By N+0.5&#xd;&#xa;1: Divide By N$
$$rxclk_25m_ctrl_lane[1:0]$  $2$  $1$  $R278h$  $$  $RW$  $0h$  $Select Divider For 25MHz Clock Path&#xd;&#xa;[1]: 1 = Divide By 2. 0 = Divide By 1&#xd;&#xa;[0]: 1 = Divide By 2 or 1.5 Depending On RXCLK_25M_DIV1P5_EN. 0 = Divide By 1$
$$rxclk_25m_div1p5_en_lane$  $0$  $0$  $R278h$  $$  $RW$  $0h$  $Enable Divide By 1.5 For 25MHz Clock Path&#xd;&#xa;0: Divide By 2&#xd;&#xa;1: Divide By 1.5$
$$RESERVED$  $31$  $8$  $R27Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R27Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R27Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R27Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R27Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R27Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R27Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R27Ch$  $$  $RW$  $0h$  $$
$$pll_pfd_pw_dly_lane$  $0$  $0$  $R27Ch$  $$  $RW$  $1h$  $Increase PFD Pulse Width$
$$RESERVED$  $31$  $8$  $R280h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R280h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R280h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R280h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R280h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R280h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R280h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R280h$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R280h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R284h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R284h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R284h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R284h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R284h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R284h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R284h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R284h$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R284h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R288h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R288h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R288h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R288h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R288h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R288h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R288h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R288h$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R288h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R28Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R28Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R28Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R28Ch$  $$  $RW$  $0h$  $$
$$ckp1_da_tune_code_lane[4:0]$  $4$  $0$  $R28Ch$  $$  $RW$  $0h$  $Control P1 Data Sampler Strobe Delay&#xd;&#xa;Bigger Code Means Longer Delay$
$$RESERVED$  $31$  $8$  $R290h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R290h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R290h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R290h$  $$  $RW$  $0h$  $$
$$ckp1_er_tune_code_lane[4:0]$  $4$  $0$  $R290h$  $$  $RW$  $0h$  $Control P1 Slicer Sampler Strobe Delay&#xd;&#xa;Bigger Code Means Longer Delay$
$$RESERVED$  $31$  $8$  $R294h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R294h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R294h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R294h$  $$  $RW$  $0h$  $$
$$ckp2_da_tune_code_lane[4:0]$  $4$  $0$  $R294h$  $$  $RW$  $0h$  $Control P2 Data Sampler Strobe Delay&#xd;&#xa;Bigger Code Means Longer Delay$
$$RESERVED$  $31$  $8$  $R298h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R298h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R298h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R298h$  $$  $RW$  $0h$  $$
$$ckp2_er_tune_code_lane[4:0]$  $4$  $0$  $R298h$  $$  $RW$  $0h$  $Control P2 Slicer Sampler Strobe Delay&#xd;&#xa;Bigger Code Means Longer Delay$
$$RESERVED$  $31$  $8$  $R29Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R29Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R29Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R29Ch$  $$  $RW$  $0h$  $$
$$ckp3_da_tune_code_lane[4:0]$  $4$  $0$  $R29Ch$  $$  $RW$  $0h$  $Control P3 Data Sampler Strobe Delay&#xd;&#xa;Bigger Code Means Longer Delay$
$$RESERVED$  $31$  $8$  $R2A0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2A0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2A0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2A0h$  $$  $RW$  $0h$  $$
$$ckp3_er_tune_code_lane[4:0]$  $4$  $0$  $R2A0h$  $$  $RW$  $0h$  $Control P3 Slicer Sampler Strobe Delay&#xd;&#xa;Bigger Code Means Longer Delay$
$$RESERVED$  $31$  $8$  $R2A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2A4h$  $$  $RW$  $0h$  $$
$$ckp4_da_tune_code_lane[4:0]$  $4$  $0$  $R2A4h$  $$  $RW$  $0h$  $Control P4 Data Sampler Strobe Delay&#xd;&#xa;Bigger Code Means Longer Delay$
$$RESERVED$  $31$  $8$  $R2A8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2A8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2A8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2A8h$  $$  $RW$  $0h$  $$
$$ckp4_er_tune_code_lane[4:0]$  $4$  $0$  $R2A8h$  $$  $RW$  $0h$  $Control P4 Slicer Sampler Strobe Delay&#xd;&#xa;Bigger Code Means Longer Delay$
$$RESERVED$  $31$  $8$  $R2ACh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2ACh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2ACh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2ACh$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2ACh$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2ACh$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2ACh$  $$  $RW$  $0h$  $$
$$ctle_rl1_extra_pre_lane[1:0]$  $1$  $0$  $R2ACh$  $$  $RW$  $0h$  $Select CTLE First Stage Pre Branch Extra Load Resistor$
$$RESERVED$  $31$  $8$  $R2B0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2B0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2B0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2B0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2B0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2B0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2B0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2B0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2B0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R2B4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2B4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2B4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2B4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2B4h$  $$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p1_lane[3:0]$  $3$  $0$  $R2B4h$  $$  $RW$  $2h$  $Fine Select P1 CTLE 2nd Stage Load Resistor in Gray Code&#xd;&#xa;Need To Set CURRENT2_SEL_G_P1 To Same Code To Maintain Common Mode$
$$RESERVED$  $31$  $8$  $R2B8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2B8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2B8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2B8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2B8h$  $$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_lane[3:0]$  $3$  $0$  $R2B8h$  $$  $RW$  $2h$  $Fine Select P2 CTLE 2nd Stage Load Resistor in Gray Code&#xd;&#xa;Need To Set CURRENT2_SEL_G_P2 To Same Code To Maintain Common Mode$
$$RESERVED$  $31$  $8$  $R2BCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2BCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2BCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2BCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2BCh$  $$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p3_lane[3:0]$  $3$  $0$  $R2BCh$  $$  $RW$  $2h$  $Fine Select P3 CTLE 2nd Stage Load Resistor in Gray Code&#xd;&#xa;Need To Set CURRENT2_SEL_G_P3 To Same Code To Maintain Common Mode$
$$RESERVED$  $31$  $8$  $R2C0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2C0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2C0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2C0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2C0h$  $$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_lane[3:0]$  $3$  $0$  $R2C0h$  $$  $RW$  $2h$  $Fine Select P4 CTLE 2nd Stage Load Resistor in Gray Code&#xd;&#xa;Need To Set CURRENT2_SEL_G_P4 To Same Code To Maintain Common Mode$
$$RESERVED$  $31$  $8$  $R2C4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2C4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2C4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2C4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2C4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2C4h$  $$  $RW$  $0h$  $$
$$ctle_rl2_tune_p1_lane[2:0]$  $2$  $0$  $R2C4h$  $$  $RW$  $3h$  $Coarse Select P1 CTLE 2nd Stage Load Resistor&#xd;&#xa;2nd Stage Current Will Change Accordingly To Maintain Common Mode$
$$RESERVED$  $31$  $8$  $R2C8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2C8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2C8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2C8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2C8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2C8h$  $$  $RW$  $0h$  $$
$$ctle_rl2_tune_p2_lane[2:0]$  $2$  $0$  $R2C8h$  $$  $RW$  $3h$  $Coarse Select P2 CTLE 2nd Stage Load Resistor&#xd;&#xa;2nd Stage Current Will Change Accordingly To Maintain Common Mode$
$$RESERVED$  $31$  $8$  $R2CCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2CCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2CCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2CCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2CCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2CCh$  $$  $RW$  $0h$  $$
$$ctle_rl2_tune_p3_lane[2:0]$  $2$  $0$  $R2CCh$  $$  $RW$  $3h$  $Coarse Select P3 CTLE 2nd Stage Load Resistor&#xd;&#xa;2nd Stage Current Will Change Accordingly To Maintain Common Mode$
$$RESERVED$  $31$  $8$  $R2D0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2D0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2D0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2D0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2D0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2D0h$  $$  $RW$  $0h$  $$
$$ctle_rl2_tune_p4_lane[2:0]$  $2$  $0$  $R2D0h$  $$  $RW$  $3h$  $Coarse Select P4 CTLE 2nd Stage Load Resistor&#xd;&#xa;2nd Stage Current Will Change Accordingly To Maintain Common Mode$
$$RESERVED$  $31$  $8$  $R2D4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2D4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2D4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2D4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2D4h$  $$  $RW$  $0h$  $$
$$ctle_rs2_sel_g_p1_lane[3:0]$  $3$  $0$  $R2D4h$  $$  $RW$  $1h$  $Fine Select P1 CTLE 2nd Stage Degeneration Resistor in Gray Code$
$$RESERVED$  $31$  $8$  $R2D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2D8h$  $$  $RW$  $0h$  $$
$$ctle_rs2_sel_g_p2_lane[3:0]$  $3$  $0$  $R2D8h$  $$  $RW$  $1h$  $Fine Select P2 CTLE 2nd Stage Degeneration Resistor in Gray Code$
$$RESERVED$  $31$  $8$  $R2DCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2DCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2DCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2DCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2DCh$  $$  $RW$  $0h$  $$
$$ctle_rs2_sel_g_p3_lane[3:0]$  $3$  $0$  $R2DCh$  $$  $RW$  $1h$  $Fine Select P3 CTLE 2nd Stage Degeneration Resistor in Gray Code$
$$RESERVED$  $31$  $8$  $R2E0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2E0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2E0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2E0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2E0h$  $$  $RW$  $0h$  $$
$$ctle_rs2_sel_g_p4_lane[3:0]$  $3$  $0$  $R2E0h$  $$  $RW$  $1h$  $Fine Select P4 CTLE 2nd Stage Degeneration Resistor in Gray Code$
$$RESERVED$  $31$  $8$  $R2E4h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $$
$$trx_dig_cal_clk_en_top_lane$  $7$  $7$  $R2E4h$  $Digital TRX Calibration Register 0$  $RW$  $1h$  $TRX Calibration Reference Clock Enable$
$$trx_dig_cal_clk_rst_top_lane$  $6$  $6$  $R2E4h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $TRX Calibration Reference Clock Reset$
$$trx_dig_cal_clk_en_bot_lane$  $5$  $5$  $R2E4h$  $Digital TRX Calibration Register 0$  $RW$  $1h$  $TRX Calibration Reference Clock Enable$
$$trx_dig_cal_clk_rst_bot_lane$  $4$  $4$  $R2E4h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $TRX Calibration Reference Clock Reset$
$$RESERVED$  $3$  $3$  $R2E4h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2E4h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2E4h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2E4h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R2E8h$  $Digital TRX Calibration Register 1$  $RW$  $0h$  $$
$$trx_dig_cal2m_div_top_lane[7:0]$  $7$  $0$  $R2E8h$  $Digital TRX Calibration Register 1$  $RW$  $9Ch$  $TRX Calibration Reference Clock Divide Ratio$
$$RESERVED$  $31$  $8$  $R2ECh$  $Digital TRX Calibration Register 2$  $RW$  $0h$  $$
$$trx_dig_cal2m_div_bot_lane[7:0]$  $7$  $0$  $R2ECh$  $Digital TRX Calibration Register 2$  $RW$  $9Ch$  $TRX Calibration Reference Clock Divide Ratio$
$$RESERVED$  $31$  $8$  $R2F0h$  $Digital TRX Calibration Register 3$  $RW$  $0h$  $$
$$trx_dig_testbus_sel_top_lane[3:0]$  $7$  $4$  $R2F0h$  $Digital TRX Calibration Register 3$  $RW$  $0h$  $TRX Calibration Testbus Selection$
$$trx_dig_testbus_sel_bot_lane[3:0]$  $3$  $0$  $R2F0h$  $Digital TRX Calibration Register 3$  $RW$  $0h$  $TRX Calibration Testbus Selection$
$$RESERVED$  $31$  $8$  $R2F4h$  $$  $RW$  $0h$  $$
$$txfirscan_o0_lane[7:0]$  $7$  $0$  $R2F4h$  $$  $R$  $0h$  $TX FIR Scan Output$
$$RESERVED$  $31$  $8$  $R2F8h$  $$  $RW$  $0h$  $$
$$txfirscan_o1_lane[7:0]$  $7$  $0$  $R2F8h$  $$  $R$  $0h$  $TX FIR Scan Output$
$$RESERVED$  $31$  $8$  $R2FCh$  $$  $RW$  $0h$  $$
$$txfirscan_o2_lane[7:0]$  $7$  $0$  $R2FCh$  $$  $R$  $0h$  $TX FIR Scan Output$
$$RESERVED$  $31$  $8$  $R300h$  $$  $RW$  $0h$  $$
$$txfirscan_o3_lane[7:0]$  $7$  $0$  $R300h$  $$  $R$  $0h$  $TX FIR Scan Output$
$$RESERVED$  $31$  $8$  $R304h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R304h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R304h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R304h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R304h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R304h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R304h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R304h$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R304h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R308h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R308h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R308h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R308h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R308h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R308h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R308h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R308h$  $$  $RW$  $0h$  $$
$$txfir_scan_lane$  $0$  $0$  $R308h$  $$  $RW$  $0h$  $TX FIR Scan Enable$
$$RESERVED$  $31$  $8$  $R30Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R30Ch$  $$  $RW$  $0h$  $$
$$dfe_cur_tune_ctrl_lane[2:0]$  $6$  $4$  $R30Ch$  $$  $RW$  $3h$  $Fine Control Of DFE Master Current&#xd;&#xa;Need To Set Same Code As CTLE_RL2_TUNE_*[2:0] To Maintain DFE Range And Resolution$
$$dfe_cur_sel_g_lane[3:0]$  $3$  $0$  $R30Ch$  $$  $RW$  $2h$  $DFE Master Current Control. Gray Coded&#xd;&#xa;Need To Set The Same Code As RL2_SEL_G_* To Maintain DFE Range And Resolution$
$$RESERVED$  $31$  $8$  $R400h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_dcc_comn_ext_en_lane$  $7$  $7$  $R400h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_dcc_cmp_ctrl_ext_lane[1:0]$  $6$  $5$  $R400h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_dcc_auto_zero_clk_ext_lane$  $4$  $4$  $R400h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_dcc_updn_rd_lane$  $3$  $3$  $R400h$  $TBD$  $R$  $0h$  $TBD$
$$tx_align90_dcc_top_start_lane$  $2$  $2$  $R400h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_dcc_top_cont_start_lane$  $1$  $1$  $R400h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_dcc_top_done_lane$  $0$  $0$  $R400h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R404h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_dcc_testbus_core_sel_lane[2:0]$  $7$  $5$  $R404h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_dcc_top_cont_done_lane$  $4$  $4$  $R404h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $3$  $0$  $R404h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R408h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_single_en_lane$  $7$  $7$  $R408h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_align90_cal_cont_en_lane$  $6$  $6$  $R408h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_align90_cal_bypass_en_lane$  $5$  $5$  $R408h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_cont_num_lane[3:0]$  $4$  $1$  $R408h$  $TBD$  $RW$  $2h$  $TBD$
$$tx_align90_cal_dir_inv_lane$  $0$  $0$  $R408h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R40Ch$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_cmp_ctrl_lane[1:0]$  $7$  $6$  $R40Ch$  $TBD$  $RW$  $3h$  $TBD$
$$tx_align90_cal_single_mode_stepsize_lane[2:0]$  $5$  $3$  $R40Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_cont_mode_stepsize_lane[2:0]$  $2$  $0$  $R40Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $8$  $R410h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_bin_search_enable_lane$  $7$  $7$  $R410h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_updn_toggle_dir_sel_lane[1:0]$  $6$  $5$  $R410h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_toggle_times_lane[2:0]$  $4$  $2$  $R410h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_align90_cal_result_avg_en_lane$  $1$  $1$  $R410h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_timeout_chk_dis_lane$  $0$  $0$  $R410h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R414h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R414h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $8$  $R418h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R418h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_align90_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R418h$  $TBD$  $RW$  $6h$  $TBD$
$$tx_align90_cal_indv_ext_en_lane$  $1$  $1$  $R418h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_cal_en_ext_lane$  $0$  $0$  $R418h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R41Ch$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_val_max_msb_lane[2:0]$  $7$  $5$  $R41Ch$  $TBD$  $RW$  $7h$  $TBD$
$$tx_align90_cal_val_min_msb_lane[2:0]$  $4$  $2$  $R41Ch$  $TBD$  $RW$  $1h$  $TBD$
$$tx_align90_cal_dummy_clk_ext_lane$  $1$  $1$  $R41Ch$  $TBD$  $RW$  $1h$  $TBD$
$$tx_align90_cal_cal_done_rd_lane$  $0$  $0$  $R41Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R420h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_val_max_lsb_lane[6:0]$  $7$  $1$  $R420h$  $TBD$  $RW$  $6Eh$  $TBD$
$$tx_align90_cal_timeout_rd_lane$  $0$  $0$  $R420h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R424h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_val_min_lsb_lane[6:0]$  $7$  $1$  $R424h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_overflow_rd_lane$  $0$  $0$  $R424h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R428h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_result_msb_ext_lane[2:0]$  $7$  $5$  $R428h$  $TBD$  $RW$  $6h$  $TBD$
$$tx_align90_cal_underflow_rd_lane$  $4$  $4$  $R428h$  $TBD$  $R$  $0h$  $TBD$
$$tx_align90_cal_dummy_clk_rd_lane$  $3$  $3$  $R428h$  $TBD$  $R$  $0h$  $TBD$
$$tx_align90_cal_result_msb_rd_lane[2:0]$  $2$  $0$  $R428h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R42Ch$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_result_lsb_ext_lane[6:0]$  $7$  $1$  $R42Ch$  $TBD$  $RW$  $50h$  $TBD$
$$RESERVED$  $0$  $0$  $R42Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R430h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_result_lsb_rd_lane[6:0]$  $7$  $1$  $R430h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R430h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R434h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_single_en_lane$  $7$  $7$  $R434h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc1_cal_bypass_en_lane$  $6$  $6$  $R434h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_cmp_ctrl_lane[1:0]$  $5$  $4$  $R434h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_dir_inv_lane$  $3$  $3$  $R434h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_single_mode_stepsize_lane[2:0]$  $2$  $0$  $R434h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R438h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_bin_search_enable_lane$  $7$  $7$  $R438h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_updn_toggle_dir_sel_lane[1:0]$  $6$  $5$  $R438h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_toggle_times_lane[2:0]$  $4$  $2$  $R438h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc1_cal_result_avg_en_lane$  $1$  $1$  $R438h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_timeout_chk_dis_lane$  $0$  $0$  $R438h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R43Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_timeout_steps_lane[2:0]$  $7$  $5$  $R43Ch$  $TBD$  $RW$  $6h$  $TBD$
$$tx_dcc1_cal_indv_ext_en_lane$  $4$  $4$  $R43Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_cal_en_ext_lane$  $3$  $3$  $R43Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_cal_done_rd_lane$  $2$  $2$  $R43Ch$  $TBD$  $R$  $0h$  $TBD$
$$tx_dcc1_cal_timeout_rd_lane$  $1$  $1$  $R43Ch$  $TBD$  $R$  $0h$  $TBD$
$$tx_dcc1_cal_overflow_rd_lane$  $0$  $0$  $R43Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R440h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_val_max_lane[5:0]$  $7$  $2$  $R440h$  $TBD$  $RW$  $1Fh$  $TBD$
$$tx_dcc1_cal_underflow_rd_lane$  $1$  $1$  $R440h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R440h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R444h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_val_min_lane[5:0]$  $7$  $2$  $R444h$  $TBD$  $RW$  $3Fh$  $TBD$
$$RESERVED$  $1$  $0$  $R444h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R448h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_result_ext_lane[5:0]$  $7$  $2$  $R448h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R448h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R44Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_result_rd_lane[5:0]$  $7$  $2$  $R44Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R44Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R450h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc2_cal_single_en_lane$  $7$  $7$  $R450h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc2_cal_bypass_en_lane$  $6$  $6$  $R450h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc2_cal_cmp_ctrl_lane[1:0]$  $5$  $4$  $R450h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc2_cal_dir_inv_lane$  $3$  $3$  $R450h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc2_cal_toggle_times_lane[2:0]$  $2$  $0$  $R450h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $8$  $R454h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc2_cal_result_avg_en_lane$  $7$  $7$  $R454h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc2_cal_timeout_chk_dis_lane$  $6$  $6$  $R454h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc2_cal_val_max_lane[5:0]$  $5$  $0$  $R454h$  $TBD$  $RW$  $3Fh$  $TBD$
$$RESERVED$  $31$  $8$  $R458h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc2_cal_val_min_lane[5:0]$  $7$  $2$  $R458h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc2_cal_indv_ext_en_lane$  $1$  $1$  $R458h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc2_cal_cal_en_ext_lane$  $0$  $0$  $R458h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R45Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc2_cal_result_ext_lane[5:0]$  $7$  $2$  $R45Ch$  $TBD$  $RW$  $20h$  $TBD$
$$tx_dcc2_cal_cal_done_rd_lane$  $1$  $1$  $R45Ch$  $TBD$  $R$  $0h$  $TBD$
$$tx_dcc2_cal_timeout_rd_lane$  $0$  $0$  $R45Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R460h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc2_cal_overflow_rd_lane$  $7$  $7$  $R460h$  $TBD$  $R$  $0h$  $TBD$
$$tx_dcc2_cal_underflow_rd_lane$  $6$  $6$  $R460h$  $TBD$  $R$  $0h$  $TBD$
$$tx_dcc2_cal_result_rd_lane[5:0]$  $5$  $0$  $R460h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R464h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_single_en_lane$  $7$  $7$  $R464h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc3_cal_cont_en_lane$  $6$  $6$  $R464h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc3_cal_bypass_en_lane$  $5$  $5$  $R464h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_cont_num_lane[3:0]$  $4$  $1$  $R464h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_dir_inv_lane$  $0$  $0$  $R464h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R468h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_cmp_ctrl_lane[1:0]$  $7$  $6$  $R468h$  $TBD$  $RW$  $2h$  $TBD$
$$tx_dcc3_cal_single_mode_stepsize_lane[2:0]$  $5$  $3$  $R468h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_cont_mode_stepsize_lane[2:0]$  $2$  $0$  $R468h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $8$  $R46Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_toggle_times_lane[2:0]$  $7$  $5$  $R46Ch$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc3_cal_result_avg_en_lane$  $4$  $4$  $R46Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_timeout_steps_lane[2:0]$  $3$  $1$  $R46Ch$  $TBD$  $RW$  $6h$  $TBD$
$$tx_dcc3_cal_timeout_chk_dis_lane$  $0$  $0$  $R46Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R470h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_val_max_msb_lane[2:0]$  $7$  $5$  $R470h$  $TBD$  $RW$  $3h$  $TBD$
$$tx_dcc3_cal_val_min_msb_lane[2:0]$  $4$  $2$  $R470h$  $TBD$  $RW$  $4h$  $TBD$
$$tx_dcc3_cal_indv_ext_en_lane$  $1$  $1$  $R470h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_cal_en_ext_lane$  $0$  $0$  $R470h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R474h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_val_max_lsb_lane[5:0]$  $7$  $2$  $R474h$  $TBD$  $RW$  $2Fh$  $TBD$
$$tx_dcc3_cal_dummy_clk_ext_lane$  $1$  $1$  $R474h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc3_cal_cal_done_rd_lane$  $0$  $0$  $R474h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R478h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_val_min_lsb_lane[5:0]$  $7$  $2$  $R478h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_timeout_rd_lane$  $1$  $1$  $R478h$  $TBD$  $R$  $0h$  $TBD$
$$tx_dcc3_cal_overflow_rd_lane$  $0$  $0$  $R478h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R47Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_result_msb_ext_lane[2:0]$  $7$  $5$  $R47Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_underflow_rd_lane$  $4$  $4$  $R47Ch$  $TBD$  $R$  $0h$  $TBD$
$$tx_dcc3_cal_dummy_clk_rd_lane$  $3$  $3$  $R47Ch$  $TBD$  $R$  $0h$  $TBD$
$$tx_dcc3_cal_result_msb_rd_lane[2:0]$  $2$  $0$  $R47Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R480h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_result_lsb_ext_lane[5:0]$  $7$  $2$  $R480h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R480h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R484h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_result_lsb_rd_lane[5:0]$  $7$  $2$  $R484h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R484h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R488h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_single_en_lane$  $7$  $7$  $R488h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc4_cal_cont_en_lane$  $6$  $6$  $R488h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc4_cal_bypass_en_lane$  $5$  $5$  $R488h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc4_cal_cont_num_lane[3:0]$  $4$  $1$  $R488h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc4_cal_dir_inv_lane$  $0$  $0$  $R488h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R48Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_cmp_ctrl_lane[1:0]$  $7$  $6$  $R48Ch$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc4_cal_cont_mode_stepsize_lane[2:0]$  $5$  $3$  $R48Ch$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc4_cal_toggle_times_lane[2:0]$  $2$  $0$  $R48Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $8$  $R490h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_result_avg_en_lane$  $7$  $7$  $R490h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc4_cal_val_max_msb_lane[2:0]$  $6$  $4$  $R490h$  $TBD$  $RW$  $3h$  $TBD$
$$tx_dcc4_cal_val_min_msb_lane[2:0]$  $3$  $1$  $R490h$  $TBD$  $RW$  $4h$  $TBD$
$$tx_dcc4_cal_indv_ext_en_lane$  $0$  $0$  $R490h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R494h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_val_max_lsb_lane[5:0]$  $7$  $2$  $R494h$  $TBD$  $RW$  $2Fh$  $TBD$
$$tx_dcc4_cal_cal_en_ext_lane$  $1$  $1$  $R494h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc4_cal_dummy_clk_ext_lane$  $0$  $0$  $R494h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $8$  $R498h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_val_min_lsb_lane[5:0]$  $7$  $2$  $R498h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc4_cal_cal_done_rd_lane$  $1$  $1$  $R498h$  $TBD$  $R$  $0h$  $TBD$
$$tx_dcc4_cal_timeout_rd_lane$  $0$  $0$  $R498h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R49Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_result_msb_ext_lane[2:0]$  $7$  $5$  $R49Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc4_cal_overflow_rd_lane$  $4$  $4$  $R49Ch$  $TBD$  $R$  $0h$  $TBD$
$$tx_dcc4_cal_underflow_rd_lane$  $3$  $3$  $R49Ch$  $TBD$  $R$  $0h$  $TBD$
$$tx_dcc4_cal_dummy_clk_rd_lane$  $2$  $2$  $R49Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R49Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4A0h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_result_lsb_ext_lane[5:0]$  $7$  $2$  $R4A0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R4A0h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4A4h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_result_msb_rd_lane[2:0]$  $7$  $5$  $R4A4h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $4$  $0$  $R4A4h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4A8h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_result_lsb_rd_lane[5:0]$  $7$  $2$  $R4A8h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R4A8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4ACh$  $TBD$  $RW$  $0h$  $$
$$smplr_p2p4_overflow_all_rd_lane$  $7$  $7$  $R4ACh$  $TBD$  $R$  $0h$  $TBD$
$$smplr_p2p4_underflow_all_rd_lane$  $6$  $6$  $R4ACh$  $TBD$  $R$  $0h$  $TBD$
$$smplr_p2p4_updn_rd_lane$  $5$  $5$  $R4ACh$  $TBD$  $R$  $0h$  $TBD$
$$smplr_p2p4_top_start_lane$  $4$  $4$  $R4ACh$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_p2p4_testbus_core_sel_lane[2:0]$  $3$  $1$  $R4ACh$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_p2p4_top_done_lane$  $0$  $0$  $R4ACh$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R4B0h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_p2_cal_single_en_lane$  $7$  $7$  $R4B0h$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_d_top_p2_cal_bypass_en_lane$  $6$  $6$  $R4B0h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_top_p2_cal_dir_inv_lane$  $5$  $5$  $R4B0h$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_d_top_p2_cal_toggle_times_lane[2:0]$  $4$  $2$  $R4B0h$  $TBD$  $RW$  $4h$  $TBD$
$$smplr_d_top_p2_cal_result_avg_en_lane$  $1$  $1$  $R4B0h$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_d_top_p2_cal_timeout_chk_dis_lane$  $0$  $0$  $R4B0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R4B4h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_p2_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R4B4h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $8$  $R4B8h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_p2_cal_timeout_steps_lane[2:0]$  $7$  $5$  $R4B8h$  $TBD$  $RW$  $4h$  $TBD$
$$smplr_d_top_p2_cal_indv_ext_en_lane$  $4$  $4$  $R4B8h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_top_p2_cal_cal_en_ext_lane$  $3$  $3$  $R4B8h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_top_p2_cal_cal_done_rd_lane$  $2$  $2$  $R4B8h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_top_p2_cal_timeout_rd_lane$  $1$  $1$  $R4B8h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_top_p2_cal_overflow_rd_lane$  $0$  $0$  $R4B8h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R4BCh$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_p2_cal_val_max_lane[5:0]$  $7$  $2$  $R4BCh$  $TBD$  $RW$  $1Fh$  $TBD$
$$smplr_d_top_p2_cal_underflow_rd_lane$  $1$  $1$  $R4BCh$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R4BCh$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4C0h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_p2_cal_val_min_lane[5:0]$  $7$  $2$  $R4C0h$  $TBD$  $RW$  $3Fh$  $TBD$
$$RESERVED$  $1$  $0$  $R4C0h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4C4h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_p2_cal_result_rd_lane[5:0]$  $7$  $2$  $R4C4h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R4C4h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4C8h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_mid_p2_cal_bypass_en_lane$  $7$  $7$  $R4C8h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_mid_p2_cal_indv_ext_en_lane$  $6$  $6$  $R4C8h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_mid_p2_cal_cal_en_ext_lane$  $5$  $5$  $R4C8h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_mid_p2_cal_cal_done_rd_lane$  $4$  $4$  $R4C8h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_mid_p2_cal_timeout_rd_lane$  $3$  $3$  $R4C8h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_mid_p2_cal_overflow_rd_lane$  $2$  $2$  $R4C8h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_mid_p2_cal_underflow_rd_lane$  $1$  $1$  $R4C8h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R4C8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4CCh$  $TBD$  $RW$  $0h$  $$
$$smplr_d_mid_p2_cal_result_rd_lane[5:0]$  $7$  $2$  $R4CCh$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R4CCh$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4D0h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_bot_p2_cal_bypass_en_lane$  $7$  $7$  $R4D0h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_bot_p2_cal_indv_ext_en_lane$  $6$  $6$  $R4D0h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_bot_p2_cal_cal_en_ext_lane$  $5$  $5$  $R4D0h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_bot_p2_cal_cal_done_rd_lane$  $4$  $4$  $R4D0h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_bot_p2_cal_timeout_rd_lane$  $3$  $3$  $R4D0h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_bot_p2_cal_overflow_rd_lane$  $2$  $2$  $R4D0h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_bot_p2_cal_underflow_rd_lane$  $1$  $1$  $R4D0h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R4D0h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4D4h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_bot_p2_cal_result_rd_lane[5:0]$  $7$  $2$  $R4D4h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R4D4h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4D8h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_p4_cal_bypass_en_lane$  $7$  $7$  $R4D8h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_top_p4_cal_indv_ext_en_lane$  $6$  $6$  $R4D8h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_top_p4_cal_cal_en_ext_lane$  $5$  $5$  $R4D8h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_top_p4_cal_cal_done_rd_lane$  $4$  $4$  $R4D8h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_top_p4_cal_timeout_rd_lane$  $3$  $3$  $R4D8h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_top_p4_cal_overflow_rd_lane$  $2$  $2$  $R4D8h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_top_p4_cal_underflow_rd_lane$  $1$  $1$  $R4D8h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R4D8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4DCh$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_p4_cal_result_rd_lane[5:0]$  $7$  $2$  $R4DCh$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R4DCh$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4E0h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_mid_p4_cal_bypass_en_lane$  $7$  $7$  $R4E0h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_mid_p4_cal_indv_ext_en_lane$  $6$  $6$  $R4E0h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_mid_p4_cal_cal_en_ext_lane$  $5$  $5$  $R4E0h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_mid_p4_cal_cal_done_rd_lane$  $4$  $4$  $R4E0h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_mid_p4_cal_timeout_rd_lane$  $3$  $3$  $R4E0h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_mid_p4_cal_overflow_rd_lane$  $2$  $2$  $R4E0h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_mid_p4_cal_underflow_rd_lane$  $1$  $1$  $R4E0h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R4E0h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4E4h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_mid_p4_cal_result_rd_lane[5:0]$  $7$  $2$  $R4E4h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R4E4h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4E8h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_bot_p4_cal_bypass_en_lane$  $7$  $7$  $R4E8h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_bot_p4_cal_indv_ext_en_lane$  $6$  $6$  $R4E8h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_bot_p4_cal_cal_en_ext_lane$  $5$  $5$  $R4E8h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_bot_p4_cal_cal_done_rd_lane$  $4$  $4$  $R4E8h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_bot_p4_cal_timeout_rd_lane$  $3$  $3$  $R4E8h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_bot_p4_cal_overflow_rd_lane$  $2$  $2$  $R4E8h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_bot_p4_cal_underflow_rd_lane$  $1$  $1$  $R4E8h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R4E8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4ECh$  $TBD$  $RW$  $0h$  $$
$$smplr_d_bot_p4_cal_result_rd_lane[5:0]$  $7$  $2$  $R4ECh$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R4ECh$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4F0h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_top_p2_cal_bypass_en_lane$  $7$  $7$  $R4F0h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_top_p2_cal_indv_ext_en_lane$  $6$  $6$  $R4F0h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_top_p2_cal_cal_en_ext_lane$  $5$  $5$  $R4F0h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_top_p2_cal_cal_done_rd_lane$  $4$  $4$  $R4F0h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_top_p2_cal_timeout_rd_lane$  $3$  $3$  $R4F0h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_top_p2_cal_overflow_rd_lane$  $2$  $2$  $R4F0h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_top_p2_cal_underflow_rd_lane$  $1$  $1$  $R4F0h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R4F0h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4F4h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_top_p2_cal_result_rd_lane[5:0]$  $7$  $2$  $R4F4h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R4F4h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4F8h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_mid_p2_cal_bypass_en_lane$  $7$  $7$  $R4F8h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_mid_p2_cal_indv_ext_en_lane$  $6$  $6$  $R4F8h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_mid_p2_cal_cal_en_ext_lane$  $5$  $5$  $R4F8h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_mid_p2_cal_cal_done_rd_lane$  $4$  $4$  $R4F8h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_mid_p2_cal_timeout_rd_lane$  $3$  $3$  $R4F8h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_mid_p2_cal_overflow_rd_lane$  $2$  $2$  $R4F8h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_mid_p2_cal_underflow_rd_lane$  $1$  $1$  $R4F8h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R4F8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4FCh$  $TBD$  $RW$  $0h$  $$
$$smplr_s_mid_p2_cal_result_rd_lane[5:0]$  $7$  $2$  $R4FCh$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R4FCh$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R500h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_bot_p2_cal_bypass_en_lane$  $7$  $7$  $R500h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_bot_p2_cal_indv_ext_en_lane$  $6$  $6$  $R500h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_bot_p2_cal_cal_en_ext_lane$  $5$  $5$  $R500h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_bot_p2_cal_cal_done_rd_lane$  $4$  $4$  $R500h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_bot_p2_cal_timeout_rd_lane$  $3$  $3$  $R500h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_bot_p2_cal_overflow_rd_lane$  $2$  $2$  $R500h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_bot_p2_cal_underflow_rd_lane$  $1$  $1$  $R500h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R500h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R504h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_bot_p2_cal_result_rd_lane[5:0]$  $7$  $2$  $R504h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R504h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R508h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_top_p4_cal_bypass_en_lane$  $7$  $7$  $R508h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_top_p4_cal_indv_ext_en_lane$  $6$  $6$  $R508h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_top_p4_cal_cal_en_ext_lane$  $5$  $5$  $R508h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_top_p4_cal_cal_done_rd_lane$  $4$  $4$  $R508h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_top_p4_cal_timeout_rd_lane$  $3$  $3$  $R508h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_top_p4_cal_overflow_rd_lane$  $2$  $2$  $R508h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_top_p4_cal_underflow_rd_lane$  $1$  $1$  $R508h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R508h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R50Ch$  $TBD$  $RW$  $0h$  $$
$$smplr_s_top_p4_cal_result_rd_lane[5:0]$  $7$  $2$  $R50Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R50Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R510h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_mid_p4_cal_bypass_en_lane$  $7$  $7$  $R510h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_mid_p4_cal_indv_ext_en_lane$  $6$  $6$  $R510h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_mid_p4_cal_cal_en_ext_lane$  $5$  $5$  $R510h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_mid_p4_cal_cal_done_rd_lane$  $4$  $4$  $R510h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_mid_p4_cal_timeout_rd_lane$  $3$  $3$  $R510h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_mid_p4_cal_overflow_rd_lane$  $2$  $2$  $R510h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_mid_p4_cal_underflow_rd_lane$  $1$  $1$  $R510h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R510h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R514h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_mid_p4_cal_result_rd_lane[5:0]$  $7$  $2$  $R514h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R514h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R518h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_bot_p4_cal_bypass_en_lane$  $7$  $7$  $R518h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_bot_p4_cal_indv_ext_en_lane$  $6$  $6$  $R518h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_bot_p4_cal_cal_en_ext_lane$  $5$  $5$  $R518h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_bot_p4_cal_cal_done_rd_lane$  $4$  $4$  $R518h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_bot_p4_cal_timeout_rd_lane$  $3$  $3$  $R518h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_bot_p4_cal_overflow_rd_lane$  $2$  $2$  $R518h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_bot_p4_cal_underflow_rd_lane$  $1$  $1$  $R518h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R518h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R51Ch$  $TBD$  $RW$  $0h$  $$
$$smplr_s_bot_p4_cal_result_rd_lane[5:0]$  $7$  $2$  $R51Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R51Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R520h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_p2_cal_bypass_en_lane$  $7$  $7$  $R520h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_p2_cal_dir_inv_lane$  $6$  $6$  $R520h$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_edge_p2_cal_val_max_pn_sign_lane$  $5$  $5$  $R520h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_p2_cal_val_max_pn_lane[4:0]$  $4$  $0$  $R520h$  $TBD$  $RW$  $1Fh$  $TBD$
$$RESERVED$  $31$  $8$  $R524h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_p2_cal_val_min_pn_sign_lane$  $7$  $7$  $R524h$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_edge_p2_cal_val_min_pn_lane[4:0]$  $6$  $2$  $R524h$  $TBD$  $RW$  $1Fh$  $TBD$
$$smplr_edge_p2_cal_indv_ext_en_lane$  $1$  $1$  $R524h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_p2_cal_cal_en_ext_lane$  $0$  $0$  $R524h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R528h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_p2_cal_cal_done_rd_lane$  $7$  $7$  $R528h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_edge_p2_cal_timeout_rd_lane$  $6$  $6$  $R528h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_edge_p2_cal_overflow_rd_lane$  $5$  $5$  $R528h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_edge_p2_cal_underflow_rd_lane$  $4$  $4$  $R528h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_edge_p2_cal_result_pn_sign_rd_lane$  $3$  $3$  $R528h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $2$  $0$  $R528h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R52Ch$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_p2_cal_result_p_rd_lane[4:0]$  $7$  $3$  $R52Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $2$  $0$  $R52Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R530h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_p2_cal_result_n_rd_lane[4:0]$  $7$  $3$  $R530h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $2$  $0$  $R530h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R534h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_p4_cal_bypass_en_lane$  $7$  $7$  $R534h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_p4_cal_indv_ext_en_lane$  $6$  $6$  $R534h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_p4_cal_cal_en_ext_lane$  $5$  $5$  $R534h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_p4_cal_cal_done_rd_lane$  $4$  $4$  $R534h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_edge_p4_cal_timeout_rd_lane$  $3$  $3$  $R534h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_edge_p4_cal_overflow_rd_lane$  $2$  $2$  $R534h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_edge_p4_cal_underflow_rd_lane$  $1$  $1$  $R534h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_edge_p4_cal_result_pn_sign_rd_lane$  $0$  $0$  $R534h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R538h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_p4_cal_result_p_rd_lane[4:0]$  $7$  $3$  $R538h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $2$  $0$  $R538h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R53Ch$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_p4_cal_result_n_rd_lane[4:0]$  $7$  $3$  $R53Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $2$  $0$  $R53Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R540h$  $TBD$  $RW$  $0h$  $$
$$dll_comn_ext_en_lane$  $7$  $7$  $R540h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_cmp_ctrl_ext_lane[1:0]$  $6$  $5$  $R540h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_auto_zero_clk_ext_lane$  $4$  $4$  $R540h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_updn_rd_lane$  $3$  $3$  $R540h$  $TBD$  $R$  $0h$  $TBD$
$$dll_top_start_lane$  $2$  $2$  $R540h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_top_cont_start_lane$  $1$  $1$  $R540h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_top_done_lane$  $0$  $0$  $R540h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R544h$  $TBD$  $RW$  $0h$  $$
$$dll_testbus_core_sel_lane[2:0]$  $7$  $5$  $R544h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_top_cont_done_lane$  $4$  $4$  $R544h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $3$  $0$  $R544h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R548h$  $TBD$  $RW$  $0h$  $$
$$dll_gm_cal_single_en_lane$  $7$  $7$  $R548h$  $TBD$  $RW$  $1h$  $TBD$
$$dll_gm_cal_bypass_en_lane$  $6$  $6$  $R548h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_gm_cal_cmp_ctrl_lane[1:0]$  $5$  $4$  $R548h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_gm_cal_dir_inv_lane$  $3$  $3$  $R548h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_gm_cal_single_mode_stepsize_lane[2:0]$  $2$  $0$  $R548h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R54Ch$  $TBD$  $RW$  $0h$  $$
$$dll_gm_cal_bin_search_enable_lane$  $7$  $7$  $R54Ch$  $TBD$  $RW$  $0h$  $TBD$
$$dll_gm_cal_updn_toggle_dir_sel_lane[1:0]$  $6$  $5$  $R54Ch$  $TBD$  $RW$  $2h$  $TBD$
$$dll_gm_cal_toggle_times_lane[2:0]$  $4$  $2$  $R54Ch$  $TBD$  $RW$  $1h$  $TBD$
$$dll_gm_cal_result_avg_en_lane$  $1$  $1$  $R54Ch$  $TBD$  $RW$  $0h$  $TBD$
$$dll_gm_cal_timeout_chk_dis_lane$  $0$  $0$  $R54Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R550h$  $TBD$  $RW$  $0h$  $$
$$dll_gm_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R550h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $8$  $R554h$  $TBD$  $RW$  $0h$  $$
$$dll_gm_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R554h$  $TBD$  $RW$  $1h$  $TBD$
$$dll_gm_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R554h$  $TBD$  $RW$  $6h$  $TBD$
$$dll_gm_cal_indv_ext_en_lane$  $1$  $1$  $R554h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_gm_cal_cal_en_ext_lane$  $0$  $0$  $R554h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R558h$  $TBD$  $RW$  $0h$  $$
$$dll_gm_cal_val_max_lane[2:0]$  $7$  $5$  $R558h$  $TBD$  $RW$  $7h$  $TBD$
$$dll_gm_cal_val_min_lane[2:0]$  $4$  $2$  $R558h$  $TBD$  $RW$  $3h$  $TBD$
$$dll_gm_cal_dummy_clk_ext_lane$  $1$  $1$  $R558h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_gm_cal_cal_done_rd_lane$  $0$  $0$  $R558h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R55Ch$  $TBD$  $RW$  $0h$  $$
$$dll_gm_cal_result_ext_lane[2:0]$  $7$  $5$  $R55Ch$  $TBD$  $RW$  $4h$  $TBD$
$$dll_gm_cal_timeout_rd_lane$  $4$  $4$  $R55Ch$  $TBD$  $R$  $0h$  $TBD$
$$dll_gm_cal_overflow_rd_lane$  $3$  $3$  $R55Ch$  $TBD$  $R$  $0h$  $TBD$
$$dll_gm_cal_underflow_rd_lane$  $2$  $2$  $R55Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R55Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R560h$  $TBD$  $RW$  $0h$  $$
$$dll_gm_cal_result_rd_lane[2:0]$  $7$  $5$  $R560h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $4$  $0$  $R560h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R564h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_gm_cal_single_en_lane$  $7$  $7$  $R564h$  $TBD$  $RW$  $1h$  $TBD$
$$eom_dll_gm_cal_bypass_en_lane$  $6$  $6$  $R564h$  $TBD$  $RW$  $0h$  $TBD$
$$eom_dll_gm_cal_cmp_ctrl_lane[1:0]$  $5$  $4$  $R564h$  $TBD$  $RW$  $1h$  $TBD$
$$eom_dll_gm_cal_dir_inv_lane$  $3$  $3$  $R564h$  $TBD$  $RW$  $0h$  $TBD$
$$eom_dll_gm_cal_indv_ext_en_lane$  $2$  $2$  $R564h$  $TBD$  $RW$  $0h$  $TBD$
$$eom_dll_gm_cal_cal_en_ext_lane$  $1$  $1$  $R564h$  $TBD$  $RW$  $0h$  $TBD$
$$eom_dll_gm_cal_dummy_clk_ext_lane$  $0$  $0$  $R564h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R568h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_gm_cal_result_ext_lane[2:0]$  $7$  $5$  $R568h$  $TBD$  $RW$  $4h$  $TBD$
$$eom_dll_gm_cal_cal_done_rd_lane$  $4$  $4$  $R568h$  $TBD$  $R$  $0h$  $TBD$
$$eom_dll_gm_cal_timeout_rd_lane$  $3$  $3$  $R568h$  $TBD$  $R$  $0h$  $TBD$
$$eom_dll_gm_cal_overflow_rd_lane$  $2$  $2$  $R568h$  $TBD$  $R$  $0h$  $TBD$
$$eom_dll_gm_cal_underflow_rd_lane$  $1$  $1$  $R568h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R568h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R56Ch$  $TBD$  $RW$  $0h$  $$
$$eom_dll_gm_cal_result_rd_lane[2:0]$  $7$  $5$  $R56Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $4$  $0$  $R56Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R570h$  $TBD$  $RW$  $0h$  $$
$$dll_vdda_cal_single_en_lane$  $7$  $7$  $R570h$  $TBD$  $RW$  $1h$  $TBD$
$$dll_vdda_cal_cont_en_lane$  $6$  $6$  $R570h$  $TBD$  $RW$  $1h$  $TBD$
$$dll_vdda_cal_bypass_en_lane$  $5$  $5$  $R570h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_vdda_cal_cont_num_lane[3:0]$  $4$  $1$  $R570h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_vdda_cal_dir_inv_lane$  $0$  $0$  $R570h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $8$  $R574h$  $TBD$  $RW$  $0h$  $$
$$dll_vdda_cal_cmp_ctrl_lane[1:0]$  $7$  $6$  $R574h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_vdda_cal_single_mode_stepsize_lane[2:0]$  $5$  $3$  $R574h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_vdda_cal_cont_mode_stepsize_lane[2:0]$  $2$  $0$  $R574h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $8$  $R578h$  $TBD$  $RW$  $0h$  $$
$$dll_vdda_cal_bin_search_enable_lane$  $7$  $7$  $R578h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_vdda_cal_updn_toggle_dir_sel_lane[1:0]$  $6$  $5$  $R578h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_vdda_cal_toggle_times_lane[2:0]$  $4$  $2$  $R578h$  $TBD$  $RW$  $1h$  $TBD$
$$dll_vdda_cal_result_avg_en_lane$  $1$  $1$  $R578h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_vdda_cal_timeout_chk_dis_lane$  $0$  $0$  $R578h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R57Ch$  $TBD$  $RW$  $0h$  $$
$$dll_vdda_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R57Ch$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $8$  $R580h$  $TBD$  $RW$  $0h$  $$
$$dll_vdda_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R580h$  $TBD$  $RW$  $7h$  $TBD$
$$dll_vdda_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R580h$  $TBD$  $RW$  $6h$  $TBD$
$$dll_vdda_cal_indv_ext_en_lane$  $1$  $1$  $R580h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_vdda_cal_cal_en_ext_lane$  $0$  $0$  $R580h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R584h$  $TBD$  $RW$  $0h$  $$
$$dll_vdda_cal_val_max_lane[5:0]$  $7$  $2$  $R584h$  $TBD$  $RW$  $2Bh$  $TBD$
$$dll_vdda_cal_dummy_clk_ext_lane$  $1$  $1$  $R584h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_vdda_cal_cal_done_rd_lane$  $0$  $0$  $R584h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R588h$  $TBD$  $RW$  $0h$  $$
$$dll_vdda_cal_val_min_lane[5:0]$  $7$  $2$  $R588h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_vdda_cal_timeout_rd_lane$  $1$  $1$  $R588h$  $TBD$  $R$  $0h$  $TBD$
$$dll_vdda_cal_overflow_rd_lane$  $0$  $0$  $R588h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R58Ch$  $TBD$  $RW$  $0h$  $$
$$dll_vdda_cal_result_ext_lane[5:0]$  $7$  $2$  $R58Ch$  $TBD$  $RW$  $1Bh$  $TBD$
$$dll_vdda_cal_underflow_rd_lane$  $1$  $1$  $R58Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R58Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R590h$  $TBD$  $RW$  $0h$  $$
$$dll_vdda_cal_result_rd_lane[5:0]$  $7$  $2$  $R590h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R590h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R594h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_vdda_cal_single_en_lane$  $7$  $7$  $R594h$  $TBD$  $RW$  $1h$  $TBD$
$$eom_dll_vdda_cal_cont_en_lane$  $6$  $6$  $R594h$  $TBD$  $RW$  $1h$  $TBD$
$$eom_dll_vdda_cal_bypass_en_lane$  $5$  $5$  $R594h$  $TBD$  $RW$  $0h$  $TBD$
$$eom_dll_vdda_cal_cont_num_lane[3:0]$  $4$  $1$  $R594h$  $TBD$  $RW$  $0h$  $TBD$
$$eom_dll_vdda_cal_dir_inv_lane$  $0$  $0$  $R594h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $8$  $R598h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_vdda_cal_cmp_ctrl_lane[1:0]$  $7$  $6$  $R598h$  $TBD$  $RW$  $1h$  $TBD$
$$eom_dll_vdda_cal_cont_mode_stepsize_lane[2:0]$  $5$  $3$  $R598h$  $TBD$  $RW$  $1h$  $TBD$
$$eom_dll_vdda_cal_indv_ext_en_lane$  $2$  $2$  $R598h$  $TBD$  $RW$  $0h$  $TBD$
$$eom_dll_vdda_cal_cal_en_ext_lane$  $1$  $1$  $R598h$  $TBD$  $RW$  $0h$  $TBD$
$$eom_dll_vdda_cal_dummy_clk_ext_lane$  $0$  $0$  $R598h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R59Ch$  $TBD$  $RW$  $0h$  $$
$$eom_dll_vdda_cal_val_max_lane[5:0]$  $7$  $2$  $R59Ch$  $TBD$  $RW$  $2Bh$  $TBD$
$$eom_dll_vdda_cal_cal_done_rd_lane$  $1$  $1$  $R59Ch$  $TBD$  $R$  $0h$  $TBD$
$$eom_dll_vdda_cal_timeout_rd_lane$  $0$  $0$  $R59Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R5A0h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_vdda_cal_result_ext_lane[5:0]$  $7$  $2$  $R5A0h$  $TBD$  $RW$  $1Bh$  $TBD$
$$eom_dll_vdda_cal_overflow_rd_lane$  $1$  $1$  $R5A0h$  $TBD$  $R$  $0h$  $TBD$
$$eom_dll_vdda_cal_underflow_rd_lane$  $0$  $0$  $R5A0h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R5A4h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_vdda_cal_result_rd_lane[5:0]$  $7$  $2$  $R5A4h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R5A4h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R5A8h$  $TBD$  $RW$  $0h$  $$
$$dll_dcc_cal_single_en_lane$  $7$  $7$  $R5A8h$  $TBD$  $RW$  $1h$  $TBD$
$$dll_dcc_cal_cont_en_lane$  $6$  $6$  $R5A8h$  $TBD$  $RW$  $1h$  $TBD$
$$dll_dcc_cal_bypass_en_lane$  $5$  $5$  $R5A8h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_dcc_cal_cont_num_lane[3:0]$  $4$  $1$  $R5A8h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_dcc_cal_dir_inv_lane$  $0$  $0$  $R5A8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $8$  $R5ACh$  $TBD$  $RW$  $0h$  $$
$$dll_dcc_cal_cmp_ctrl_lane[1:0]$  $7$  $6$  $R5ACh$  $TBD$  $RW$  $2h$  $TBD$
$$dll_dcc_cal_cont_mode_stepsize_lane[2:0]$  $5$  $3$  $R5ACh$  $TBD$  $RW$  $1h$  $TBD$
$$dll_dcc_cal_updn_toggle_dir_sel_lane[1:0]$  $2$  $1$  $R5ACh$  $TBD$  $RW$  $0h$  $TBD$
$$dll_dcc_cal_result_avg_en_lane$  $0$  $0$  $R5ACh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R5B0h$  $TBD$  $RW$  $0h$  $$
$$dll_dcc_cal_toggle_times_lane[2:0]$  $7$  $5$  $R5B0h$  $TBD$  $RW$  $1h$  $TBD$
$$dll_dcc_cal_indv_ext_en_lane$  $4$  $4$  $R5B0h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_dcc_cal_cal_en_ext_lane$  $3$  $3$  $R5B0h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_dcc_cal_dummy_clk_ext_lane$  $2$  $2$  $R5B0h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_dcc_cal_cal_done_rd_lane$  $1$  $1$  $R5B0h$  $TBD$  $R$  $0h$  $TBD$
$$dll_dcc_cal_timeout_rd_lane$  $0$  $0$  $R5B0h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R5B4h$  $TBD$  $RW$  $0h$  $$
$$dll_dcc_cal_val_max_lane[6:0]$  $7$  $1$  $R5B4h$  $TBD$  $RW$  $3Fh$  $TBD$
$$dll_dcc_cal_overflow_rd_lane$  $0$  $0$  $R5B4h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R5B8h$  $TBD$  $RW$  $0h$  $$
$$dll_dcc_cal_val_min_lane[6:0]$  $7$  $1$  $R5B8h$  $TBD$  $RW$  $7Fh$  $TBD$
$$dll_dcc_cal_underflow_rd_lane$  $0$  $0$  $R5B8h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R5BCh$  $TBD$  $RW$  $0h$  $$
$$dll_dcc_cal_result_ext_lane[6:0]$  $7$  $1$  $R5BCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R5BCh$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R5C0h$  $TBD$  $RW$  $0h$  $$
$$dll_dcc_cal_result_rd_lane[6:0]$  $7$  $1$  $R5C0h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R5C0h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R5C4h$  $TBD$  $RW$  $0h$  $$
$$rx_clk_comn_ext_en_lane$  $7$  $7$  $R5C4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_clk_cmp_ctrl_ext_lane[2:0]$  $6$  $4$  $R5C4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_clk_auto_zero_clk_ext_lane$  $3$  $3$  $R5C4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_clk_setting_ext_lane[12:10]$  $2$  $0$  $R5C4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R5C8h$  $TBD$  $RW$  $0h$  $$
$$rx_clk_setting_ext_lane[9:2]$  $7$  $0$  $R5C8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R5CCh$  $TBD$  $RW$  $0h$  $$
$$rx_clk_setting_ext_lane[1:0]$  $7$  $6$  $R5CCh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_clk_updn_rd_lane$  $5$  $5$  $R5CCh$  $TBD$  $R$  $0h$  $TBD$
$$rx_clk_top_start_lane$  $4$  $4$  $R5CCh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_clk_top_cont_start_lane$  $3$  $3$  $R5CCh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_clk_testbus_core_sel_lane[2:0]$  $2$  $0$  $R5CCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R5D0h$  $TBD$  $RW$  $0h$  $$
$$rx_clk_top_done_lane$  $7$  $7$  $R5D0h$  $TBD$  $R$  $0h$  $TBD$
$$rx_clk_top_cont_done_lane$  $6$  $6$  $R5D0h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $5$  $0$  $R5D0h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R5D4h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_dd_cal_single_en_lane$  $7$  $7$  $R5D4h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_dd_cal_cont_en_lane$  $6$  $6$  $R5D4h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_dd_cal_bypass_en_lane$  $5$  $5$  $R5D4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_dd_cal_cont_num_lane[3:0]$  $4$  $1$  $R5D4h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_align90_dd_cal_dir_inv_lane$  $0$  $0$  $R5D4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R5D8h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_dd_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R5D8h$  $TBD$  $RW$  $6h$  $TBD$
$$rx_align90_dd_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R5D8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_dd_cal_bin_search_enable_lane$  $1$  $1$  $R5D8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_dd_cal_result_avg_en_lane$  $0$  $0$  $R5D8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R5DCh$  $TBD$  $RW$  $0h$  $$
$$rx_align90_dd_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R5DCh$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_dd_cal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R5DCh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_dd_cal_toggle_times_lane[2:0]$  $2$  $0$  $R5DCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $8$  $R5E0h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_dd_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R5E0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $8$  $R5E4h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_dd_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R5E4h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_dd_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R5E4h$  $TBD$  $RW$  $6h$  $TBD$
$$rx_align90_dd_cal_timeout_chk_dis_lane$  $1$  $1$  $R5E4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_dd_cal_setting_lane[12]$  $0$  $0$  $R5E4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R5E8h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_dd_cal_setting_lane[11:4]$  $7$  $0$  $R5E8h$  $TBD$  $RW$  $18h$  $TBD$
$$RESERVED$  $31$  $8$  $R5ECh$  $TBD$  $RW$  $0h$  $$
$$rx_align90_dd_cal_setting_lane[3:0]$  $7$  $4$  $R5ECh$  $TBD$  $RW$  $4h$  $TBD$
$$rx_align90_dd_cal_indv_ext_en_lane$  $3$  $3$  $R5ECh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_dd_cal_cal_en_ext_lane$  $2$  $2$  $R5ECh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_dd_cal_dummy_clk_ext_lane$  $1$  $1$  $R5ECh$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_dd_cal_cal_done_rd_lane$  $0$  $0$  $R5ECh$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R5F0h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_dd_cal_val_max_msb_lane[2:0]$  $7$  $5$  $R5F0h$  $TBD$  $RW$  $7h$  $TBD$
$$rx_align90_dd_cal_val_min_msb_lane[2:0]$  $4$  $2$  $R5F0h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_align90_dd_cal_timeout_rd_lane$  $1$  $1$  $R5F0h$  $TBD$  $R$  $0h$  $TBD$
$$rx_align90_dd_cal_overflow_rd_lane$  $0$  $0$  $R5F0h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R5F4h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_dd_cal_val_max_lsb_lane[6:0]$  $7$  $1$  $R5F4h$  $TBD$  $RW$  $6Eh$  $TBD$
$$rx_align90_dd_cal_underflow_rd_lane$  $0$  $0$  $R5F4h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R5F8h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_dd_cal_val_min_lsb_lane[6:0]$  $7$  $1$  $R5F8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_dd_cal_dummy_clk_rd_lane$  $0$  $0$  $R5F8h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R5FCh$  $TBD$  $RW$  $0h$  $$
$$rx_align90_dd_cal_result_msb_ext_lane[2:0]$  $7$  $5$  $R5FCh$  $TBD$  $RW$  $6h$  $TBD$
$$rx_align90_dd_cal_result_msb_rd_lane[2:0]$  $4$  $2$  $R5FCh$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R5FCh$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R600h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_dd_cal_result_lsb_ext_lane[6:0]$  $7$  $1$  $R600h$  $TBD$  $RW$  $6Eh$  $TBD$
$$RESERVED$  $0$  $0$  $R600h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R604h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_dd_cal_result_lsb_rd_lane[6:0]$  $7$  $1$  $R604h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R604h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R608h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_de_cal_single_en_lane$  $7$  $7$  $R608h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_de_cal_cont_en_lane$  $6$  $6$  $R608h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_de_cal_bypass_en_lane$  $5$  $5$  $R608h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_de_cal_cont_num_lane[3:0]$  $4$  $1$  $R608h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_align90_de_cal_dir_inv_lane$  $0$  $0$  $R608h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R60Ch$  $TBD$  $RW$  $0h$  $$
$$rx_align90_de_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R60Ch$  $TBD$  $RW$  $4h$  $TBD$
$$rx_align90_de_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R60Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_de_cal_setting_lane[12:11]$  $1$  $0$  $R60Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R610h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_de_cal_setting_lane[10:3]$  $7$  $0$  $R610h$  $TBD$  $RW$  $24h$  $TBD$
$$RESERVED$  $31$  $8$  $R614h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_de_cal_setting_lane[2:0]$  $7$  $5$  $R614h$  $TBD$  $RW$  $7h$  $TBD$
$$rx_align90_de_cal_indv_ext_en_lane$  $4$  $4$  $R614h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_de_cal_cal_en_ext_lane$  $3$  $3$  $R614h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_de_cal_dummy_clk_ext_lane$  $2$  $2$  $R614h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_de_cal_cal_done_rd_lane$  $1$  $1$  $R614h$  $TBD$  $R$  $0h$  $TBD$
$$rx_align90_de_cal_timeout_rd_lane$  $0$  $0$  $R614h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R618h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_de_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R618h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_de_cal_val_max_msb_lane[2:0]$  $4$  $2$  $R618h$  $TBD$  $RW$  $4h$  $TBD$
$$rx_align90_de_cal_overflow_rd_lane$  $1$  $1$  $R618h$  $TBD$  $R$  $0h$  $TBD$
$$rx_align90_de_cal_underflow_rd_lane$  $0$  $0$  $R618h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R61Ch$  $TBD$  $RW$  $0h$  $$
$$rx_align90_de_cal_val_min_msb_lane[2:0]$  $7$  $5$  $R61Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_de_cal_result_msb_ext_lane[2:0]$  $4$  $2$  $R61Ch$  $TBD$  $RW$  $6h$  $TBD$
$$rx_align90_de_cal_dummy_clk_rd_lane$  $1$  $1$  $R61Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R61Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R620h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_de_cal_val_max_lsb_lane[6:0]$  $7$  $1$  $R620h$  $TBD$  $RW$  $6Eh$  $TBD$
$$RESERVED$  $0$  $0$  $R620h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R624h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_de_cal_val_min_lsb_lane[6:0]$  $7$  $1$  $R624h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R624h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R628h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_de_cal_result_lsb_ext_lane[6:0]$  $7$  $1$  $R628h$  $TBD$  $RW$  $6Eh$  $TBD$
$$RESERVED$  $0$  $0$  $R628h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R62Ch$  $TBD$  $RW$  $0h$  $$
$$rx_align90_de_cal_result_msb_rd_lane[2:0]$  $7$  $5$  $R62Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $4$  $0$  $R62Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R630h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_de_cal_result_lsb_rd_lane[6:0]$  $7$  $1$  $R630h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R630h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R634h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_ee_cal_single_en_lane$  $7$  $7$  $R634h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_ee_cal_cont_en_lane$  $6$  $6$  $R634h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_ee_cal_bypass_en_lane$  $5$  $5$  $R634h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_ee_cal_cont_num_lane[3:0]$  $4$  $1$  $R634h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_align90_ee_cal_dir_inv_lane$  $0$  $0$  $R634h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R638h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_ee_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R638h$  $TBD$  $RW$  $5h$  $TBD$
$$rx_align90_ee_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R638h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_ee_cal_setting_lane[12:11]$  $1$  $0$  $R638h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R63Ch$  $TBD$  $RW$  $0h$  $$
$$rx_align90_ee_cal_setting_lane[10:3]$  $7$  $0$  $R63Ch$  $TBD$  $RW$  $30h$  $TBD$
$$RESERVED$  $31$  $8$  $R640h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_ee_cal_setting_lane[2:0]$  $7$  $5$  $R640h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_ee_cal_indv_ext_en_lane$  $4$  $4$  $R640h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_ee_cal_cal_en_ext_lane$  $3$  $3$  $R640h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_ee_cal_dummy_clk_ext_lane$  $2$  $2$  $R640h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_ee_cal_cal_done_rd_lane$  $1$  $1$  $R640h$  $TBD$  $R$  $0h$  $TBD$
$$rx_align90_ee_cal_timeout_rd_lane$  $0$  $0$  $R640h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R644h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_ee_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R644h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_ee_cal_val_max_msb_lane[2:0]$  $4$  $2$  $R644h$  $TBD$  $RW$  $7h$  $TBD$
$$rx_align90_ee_cal_overflow_rd_lane$  $1$  $1$  $R644h$  $TBD$  $R$  $0h$  $TBD$
$$rx_align90_ee_cal_underflow_rd_lane$  $0$  $0$  $R644h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R648h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_ee_cal_val_min_msb_lane[2:0]$  $7$  $5$  $R648h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_align90_ee_cal_result_msb_ext_lane[2:0]$  $4$  $2$  $R648h$  $TBD$  $RW$  $6h$  $TBD$
$$rx_align90_ee_cal_dummy_clk_rd_lane$  $1$  $1$  $R648h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R648h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R64Ch$  $TBD$  $RW$  $0h$  $$
$$rx_align90_ee_cal_val_max_lsb_lane[6:0]$  $7$  $1$  $R64Ch$  $TBD$  $RW$  $6Eh$  $TBD$
$$RESERVED$  $0$  $0$  $R64Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R650h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_ee_cal_val_min_lsb_lane[6:0]$  $7$  $1$  $R650h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R650h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R654h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_ee_cal_result_lsb_ext_lane[6:0]$  $7$  $1$  $R654h$  $TBD$  $RW$  $6Eh$  $TBD$
$$RESERVED$  $0$  $0$  $R654h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R658h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_ee_cal_result_msb_rd_lane[2:0]$  $7$  $5$  $R658h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $4$  $0$  $R658h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R65Ch$  $TBD$  $RW$  $0h$  $$
$$rx_align90_ee_cal_result_lsb_rd_lane[6:0]$  $7$  $1$  $R65Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R65Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R660h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc1_cal_single_en_lane$  $7$  $7$  $R660h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc1_cal_cont_en_lane$  $6$  $6$  $R660h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc1_cal_bypass_en_lane$  $5$  $5$  $R660h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc1_cal_cont_num_lane[3:0]$  $4$  $1$  $R660h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_dcc1_cal_dir_inv_lane$  $0$  $0$  $R660h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $8$  $R664h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc1_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R664h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc1_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R664h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc1_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R664h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R668h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc1_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R668h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc1_cal_toggle_times_lane[2:0]$  $4$  $2$  $R668h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc1_cal_result_avg_en_lane$  $1$  $1$  $R668h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc1_cal_timeout_chk_dis_lane$  $0$  $0$  $R668h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R66Ch$  $TBD$  $RW$  $0h$  $$
$$rx_dcc1_cal_timeout_steps_lane[2:0]$  $7$  $5$  $R66Ch$  $TBD$  $RW$  $6h$  $TBD$
$$rx_dcc1_cal_val_max_msb_lane[2:0]$  $4$  $2$  $R66Ch$  $TBD$  $RW$  $3h$  $TBD$
$$rx_dcc1_cal_setting_lane[12:11]$  $1$  $0$  $R66Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R670h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc1_cal_setting_lane[10:3]$  $7$  $0$  $R670h$  $TBD$  $RW$  $1Ch$  $TBD$
$$RESERVED$  $31$  $8$  $R674h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc1_cal_setting_lane[2:0]$  $7$  $5$  $R674h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc1_cal_indv_ext_en_lane$  $4$  $4$  $R674h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc1_cal_cal_en_ext_lane$  $3$  $3$  $R674h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc1_cal_dummy_clk_ext_lane$  $2$  $2$  $R674h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc1_cal_cal_done_rd_lane$  $1$  $1$  $R674h$  $TBD$  $R$  $0h$  $TBD$
$$rx_dcc1_cal_timeout_rd_lane$  $0$  $0$  $R674h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R678h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc1_cal_val_min_msb_lane[2:0]$  $7$  $5$  $R678h$  $TBD$  $RW$  $7h$  $TBD$
$$rx_dcc1_cal_result_msb_ext_lane[2:0]$  $4$  $2$  $R678h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc1_cal_overflow_rd_lane$  $1$  $1$  $R678h$  $TBD$  $R$  $0h$  $TBD$
$$rx_dcc1_cal_underflow_rd_lane$  $0$  $0$  $R678h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R67Ch$  $TBD$  $RW$  $0h$  $$
$$rx_dcc1_cal_val_max_lsb_lane[5:0]$  $7$  $2$  $R67Ch$  $TBD$  $RW$  $2Fh$  $TBD$
$$rx_dcc1_cal_dummy_clk_rd_lane$  $1$  $1$  $R67Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R67Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R680h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc1_cal_val_min_lsb_lane[5:0]$  $7$  $2$  $R680h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R680h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R684h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc1_cal_result_lsb_ext_lane[5:0]$  $7$  $2$  $R684h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R684h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R688h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc1_cal_result_msb_rd_lane[2:0]$  $7$  $5$  $R688h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $4$  $0$  $R688h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R68Ch$  $TBD$  $RW$  $0h$  $$
$$rx_dcc1_cal_result_lsb_rd_lane[5:0]$  $7$  $2$  $R68Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R68Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R690h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc2_cal_single_en_lane$  $7$  $7$  $R690h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc2_cal_cont_en_lane$  $6$  $6$  $R690h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc2_cal_bypass_en_lane$  $5$  $5$  $R690h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc2_cal_cont_num_lane[3:0]$  $4$  $1$  $R690h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_dcc2_cal_dir_inv_lane$  $0$  $0$  $R690h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $8$  $R694h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc2_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R694h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_dcc2_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R694h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc2_cal_setting_lane[12:11]$  $1$  $0$  $R694h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R698h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc2_cal_setting_lane[10:3]$  $7$  $0$  $R698h$  $TBD$  $RW$  $1Ch$  $TBD$
$$RESERVED$  $31$  $8$  $R69Ch$  $TBD$  $RW$  $0h$  $$
$$rx_dcc2_cal_setting_lane[2:0]$  $7$  $5$  $R69Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc2_cal_indv_ext_en_lane$  $4$  $4$  $R69Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc2_cal_cal_en_ext_lane$  $3$  $3$  $R69Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc2_cal_dummy_clk_ext_lane$  $2$  $2$  $R69Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc2_cal_cal_done_rd_lane$  $1$  $1$  $R69Ch$  $TBD$  $R$  $0h$  $TBD$
$$rx_dcc2_cal_timeout_rd_lane$  $0$  $0$  $R69Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R6A0h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc2_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R6A0h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc2_cal_val_max_msb_lane[2:0]$  $4$  $2$  $R6A0h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_dcc2_cal_overflow_rd_lane$  $1$  $1$  $R6A0h$  $TBD$  $R$  $0h$  $TBD$
$$rx_dcc2_cal_underflow_rd_lane$  $0$  $0$  $R6A0h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R6A4h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc2_cal_val_min_msb_lane[2:0]$  $7$  $5$  $R6A4h$  $TBD$  $RW$  $7h$  $TBD$
$$rx_dcc2_cal_result_msb_ext_lane[2:0]$  $4$  $2$  $R6A4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc2_cal_dummy_clk_rd_lane$  $1$  $1$  $R6A4h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R6A4h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R6A8h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc2_cal_val_max_lsb_lane[5:0]$  $7$  $2$  $R6A8h$  $TBD$  $RW$  $2Fh$  $TBD$
$$RESERVED$  $1$  $0$  $R6A8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R6ACh$  $TBD$  $RW$  $0h$  $$
$$rx_dcc2_cal_val_min_lsb_lane[5:0]$  $7$  $2$  $R6ACh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R6ACh$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R6B0h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc2_cal_result_lsb_ext_lane[5:0]$  $7$  $2$  $R6B0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R6B0h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R6B4h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc2_cal_result_msb_rd_lane[2:0]$  $7$  $5$  $R6B4h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $4$  $0$  $R6B4h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R6B8h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc2_cal_result_lsb_rd_lane[5:0]$  $7$  $2$  $R6B8h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R6B8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R6BCh$  $TBD$  $RW$  $0h$  $$
$$rx_dcc3_cal_single_en_lane$  $7$  $7$  $R6BCh$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc3_cal_cont_en_lane$  $6$  $6$  $R6BCh$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc3_cal_bypass_en_lane$  $5$  $5$  $R6BCh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc3_cal_cont_num_lane[3:0]$  $4$  $1$  $R6BCh$  $TBD$  $RW$  $2h$  $TBD$
$$rx_dcc3_cal_dir_inv_lane$  $0$  $0$  $R6BCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R6C0h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc3_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R6C0h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_dcc3_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R6C0h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc3_cal_setting_lane[12:11]$  $1$  $0$  $R6C0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R6C4h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc3_cal_setting_lane[10:3]$  $7$  $0$  $R6C4h$  $TBD$  $RW$  $1Ch$  $TBD$
$$RESERVED$  $31$  $8$  $R6C8h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc3_cal_setting_lane[2:0]$  $7$  $5$  $R6C8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc3_cal_indv_ext_en_lane$  $4$  $4$  $R6C8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc3_cal_cal_en_ext_lane$  $3$  $3$  $R6C8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc3_cal_dummy_clk_ext_lane$  $2$  $2$  $R6C8h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc3_cal_cal_done_rd_lane$  $1$  $1$  $R6C8h$  $TBD$  $R$  $0h$  $TBD$
$$rx_dcc3_cal_timeout_rd_lane$  $0$  $0$  $R6C8h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R6CCh$  $TBD$  $RW$  $0h$  $$
$$rx_dcc3_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R6CCh$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc3_cal_val_max_msb_lane[2:0]$  $4$  $2$  $R6CCh$  $TBD$  $RW$  $3h$  $TBD$
$$rx_dcc3_cal_overflow_rd_lane$  $1$  $1$  $R6CCh$  $TBD$  $R$  $0h$  $TBD$
$$rx_dcc3_cal_underflow_rd_lane$  $0$  $0$  $R6CCh$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R6D0h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc3_cal_val_min_msb_lane[2:0]$  $7$  $5$  $R6D0h$  $TBD$  $RW$  $7h$  $TBD$
$$rx_dcc3_cal_result_msb_ext_lane[2:0]$  $4$  $2$  $R6D0h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc3_cal_dummy_clk_rd_lane$  $1$  $1$  $R6D0h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R6D0h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R6D4h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc3_cal_val_max_lsb_lane[5:0]$  $7$  $2$  $R6D4h$  $TBD$  $RW$  $2Fh$  $TBD$
$$RESERVED$  $1$  $0$  $R6D4h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R6D8h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc3_cal_val_min_lsb_lane[5:0]$  $7$  $2$  $R6D8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R6D8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R6DCh$  $TBD$  $RW$  $0h$  $$
$$rx_dcc3_cal_result_lsb_ext_lane[5:0]$  $7$  $2$  $R6DCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R6DCh$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R6E0h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc3_cal_result_msb_rd_lane[2:0]$  $7$  $5$  $R6E0h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $4$  $0$  $R6E0h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R6E4h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc3_cal_result_lsb_rd_lane[5:0]$  $7$  $2$  $R6E4h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R6E4h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R6E8h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc4_cal_single_en_lane$  $7$  $7$  $R6E8h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc4_cal_cont_en_lane$  $6$  $6$  $R6E8h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc4_cal_bypass_en_lane$  $5$  $5$  $R6E8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc4_cal_cont_num_lane[3:0]$  $4$  $1$  $R6E8h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_dcc4_cal_dir_inv_lane$  $0$  $0$  $R6E8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $8$  $R6ECh$  $TBD$  $RW$  $0h$  $$
$$rx_dcc4_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R6ECh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc4_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R6ECh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc4_cal_setting_lane[12:11]$  $1$  $0$  $R6ECh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R6F0h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc4_cal_setting_lane[10:3]$  $7$  $0$  $R6F0h$  $TBD$  $RW$  $1Ch$  $TBD$
$$RESERVED$  $31$  $8$  $R6F4h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc4_cal_setting_lane[2:0]$  $7$  $5$  $R6F4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc4_cal_indv_ext_en_lane$  $4$  $4$  $R6F4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc4_cal_cal_en_ext_lane$  $3$  $3$  $R6F4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc4_cal_dummy_clk_ext_lane$  $2$  $2$  $R6F4h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc4_cal_cal_done_rd_lane$  $1$  $1$  $R6F4h$  $TBD$  $R$  $0h$  $TBD$
$$rx_dcc4_cal_timeout_rd_lane$  $0$  $0$  $R6F4h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R6F8h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc4_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R6F8h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc4_cal_val_max_msb_lane[2:0]$  $4$  $2$  $R6F8h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_dcc4_cal_overflow_rd_lane$  $1$  $1$  $R6F8h$  $TBD$  $R$  $0h$  $TBD$
$$rx_dcc4_cal_underflow_rd_lane$  $0$  $0$  $R6F8h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R6FCh$  $TBD$  $RW$  $0h$  $$
$$rx_dcc4_cal_val_min_msb_lane[2:0]$  $7$  $5$  $R6FCh$  $TBD$  $RW$  $7h$  $TBD$
$$rx_dcc4_cal_result_msb_ext_lane[2:0]$  $4$  $2$  $R6FCh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc4_cal_dummy_clk_rd_lane$  $1$  $1$  $R6FCh$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R6FCh$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R700h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc4_cal_val_max_lsb_lane[5:0]$  $7$  $2$  $R700h$  $TBD$  $RW$  $2Fh$  $TBD$
$$RESERVED$  $1$  $0$  $R700h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R704h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc4_cal_val_min_lsb_lane[5:0]$  $7$  $2$  $R704h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R704h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R708h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc4_cal_result_lsb_ext_lane[5:0]$  $7$  $2$  $R708h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R708h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R70Ch$  $TBD$  $RW$  $0h$  $$
$$rx_dcc4_cal_result_msb_rd_lane[2:0]$  $7$  $5$  $R70Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $4$  $0$  $R70Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R710h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc4_cal_result_lsb_rd_lane[5:0]$  $7$  $2$  $R710h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R710h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R714h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc5_cal_single_en_lane$  $7$  $7$  $R714h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc5_cal_bypass_en_lane$  $6$  $6$  $R714h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc5_cal_cmp_ctrl_lane[2:0]$  $5$  $3$  $R714h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc5_cal_dir_inv_lane$  $2$  $2$  $R714h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc5_cal_setting_lane[12:11]$  $1$  $0$  $R714h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R718h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc5_cal_setting_lane[10:3]$  $7$  $0$  $R718h$  $TBD$  $RW$  $9Ch$  $TBD$
$$RESERVED$  $31$  $8$  $R71Ch$  $TBD$  $RW$  $0h$  $$
$$rx_dcc5_cal_setting_lane[2:0]$  $7$  $5$  $R71Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc5_cal_indv_ext_en_lane$  $4$  $4$  $R71Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc5_cal_cal_en_ext_lane$  $3$  $3$  $R71Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc5_cal_cal_done_rd_lane$  $2$  $2$  $R71Ch$  $TBD$  $R$  $0h$  $TBD$
$$rx_dcc5_cal_timeout_rd_lane$  $1$  $1$  $R71Ch$  $TBD$  $R$  $0h$  $TBD$
$$rx_dcc5_cal_overflow_rd_lane$  $0$  $0$  $R71Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R720h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc5_cal_single_mode_stepsize_lane[2:0]$  $7$  $5$  $R720h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc5_cal_underflow_rd_lane$  $4$  $4$  $R720h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $3$  $0$  $R720h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R724h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc5_cal_val_max_lane[6:0]$  $7$  $1$  $R724h$  $TBD$  $RW$  $3Fh$  $TBD$
$$RESERVED$  $0$  $0$  $R724h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R728h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc5_cal_val_min_lane[6:0]$  $7$  $1$  $R728h$  $TBD$  $RW$  $7Fh$  $TBD$
$$RESERVED$  $0$  $0$  $R728h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R72Ch$  $TBD$  $RW$  $0h$  $$
$$rx_dcc5_cal_result_ext_lane[6:0]$  $7$  $1$  $R72Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R72Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R730h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc5_cal_result_rd_lane[6:0]$  $7$  $1$  $R730h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R730h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R734h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_comn_ext_en_lane$  $7$  $7$  $R734h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_cmp_ctrl_ext_lane$  $6$  $6$  $R734h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_auto_zero_clk_ext_lane$  $5$  $5$  $R734h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_updn_rd_lane$  $4$  $4$  $R734h$  $TBD$  $R$  $0h$  $TBD$
$$tx_imp_top_start_lane$  $3$  $3$  $R734h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_testbus_core_sel_lane[2:0]$  $2$  $0$  $R734h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R738h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_top_done_lane$  $7$  $7$  $R738h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $6$  $0$  $R738h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R73Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_single_en_lane$  $7$  $7$  $R73Ch$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_n_cal_bypass_en_lane$  $6$  $6$  $R73Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_dir_inv_lane$  $5$  $5$  $R73Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R73Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_toggle_times_lane[2:0]$  $2$  $0$  $R73Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $8$  $R740h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_result_avg_en_lane$  $7$  $7$  $R740h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $6$  $4$  $R740h$  $TBD$  $RW$  $6h$  $TBD$
$$tx_imp_n_cal_timeout_steps_lane[2:0]$  $3$  $1$  $R740h$  $TBD$  $RW$  $2h$  $TBD$
$$tx_imp_n_cal_timeout_chk_dis_lane$  $0$  $0$  $R740h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R744h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R744h$  $TBD$  $RW$  $14h$  $TBD$
$$RESERVED$  $31$  $8$  $R748h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_val_max_lane[5:0]$  $7$  $2$  $R748h$  $TBD$  $RW$  $3Fh$  $TBD$
$$tx_imp_n_cal_indv_ext_en_lane$  $1$  $1$  $R748h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_cal_en_ext_lane$  $0$  $0$  $R748h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R74Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_val_min_lane[5:0]$  $7$  $2$  $R74Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_cal_done_rd_lane$  $1$  $1$  $R74Ch$  $TBD$  $R$  $0h$  $TBD$
$$tx_imp_n_cal_timeout_rd_lane$  $0$  $0$  $R74Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R750h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_result_ext_lane[5:0]$  $7$  $2$  $R750h$  $TBD$  $RW$  $20h$  $TBD$
$$tx_imp_n_cal_overflow_rd_lane$  $1$  $1$  $R750h$  $TBD$  $R$  $0h$  $TBD$
$$tx_imp_n_cal_underflow_rd_lane$  $0$  $0$  $R750h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R754h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_result_rd_lane[5:0]$  $7$  $2$  $R754h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R754h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R758h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_single_en_lane$  $7$  $7$  $R758h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_p_cal_bypass_en_lane$  $6$  $6$  $R758h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_dir_inv_lane$  $5$  $5$  $R758h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R758h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_toggle_times_lane[2:0]$  $2$  $0$  $R758h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $8$  $R75Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_result_avg_en_lane$  $7$  $7$  $R75Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_timeout_steps_lane[2:0]$  $6$  $4$  $R75Ch$  $TBD$  $RW$  $2h$  $TBD$
$$tx_imp_p_cal_timeout_chk_dis_lane$  $3$  $3$  $R75Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_indv_ext_en_lane$  $2$  $2$  $R75Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_cal_en_ext_lane$  $1$  $1$  $R75Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_cal_done_rd_lane$  $0$  $0$  $R75Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R760h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_val_max_lane[5:0]$  $7$  $2$  $R760h$  $TBD$  $RW$  $3Fh$  $TBD$
$$tx_imp_p_cal_timeout_rd_lane$  $1$  $1$  $R760h$  $TBD$  $R$  $0h$  $TBD$
$$tx_imp_p_cal_overflow_rd_lane$  $0$  $0$  $R760h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R764h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_val_min_lane[5:0]$  $7$  $2$  $R764h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_underflow_rd_lane$  $1$  $1$  $R764h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R764h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R768h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_result_ext_lane[5:0]$  $7$  $2$  $R768h$  $TBD$  $RW$  $20h$  $TBD$
$$RESERVED$  $1$  $0$  $R768h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R76Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_result_rd_lane[5:0]$  $7$  $2$  $R76Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R76Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R770h$  $TBD$  $RW$  $0h$  $$
$$pll_amp_comn_ext_en_lane$  $7$  $7$  $R770h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_cmp_ctrl_ext_lane$  $6$  $6$  $R770h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_updn_rd_lane$  $5$  $5$  $R770h$  $TBD$  $R$  $0h$  $TBD$
$$pll_amp_top_start_lane$  $4$  $4$  $R770h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_top_cont_start_lane$  $3$  $3$  $R770h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_testbus_core_sel_lane[2:0]$  $2$  $0$  $R770h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R774h$  $TBD$  $RW$  $0h$  $$
$$pll_amp_top_done_lane$  $7$  $7$  $R774h$  $TBD$  $R$  $0h$  $TBD$
$$pll_amp_top_cont_done_lane$  $6$  $6$  $R774h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $5$  $0$  $R774h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R778h$  $TBD$  $RW$  $0h$  $$
$$pll_amp_cal_single_en_lane$  $7$  $7$  $R778h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_amp_cal_cont_en_lane$  $6$  $6$  $R778h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_amp_cal_bypass_en_lane$  $5$  $5$  $R778h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_cal_cont_num_lane[3:0]$  $4$  $1$  $R778h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_cal_dir_inv_lane$  $0$  $0$  $R778h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $8$  $R77Ch$  $TBD$  $RW$  $0h$  $$
$$pll_amp_cal_single_mode_stepsize_lane[2:0]$  $7$  $5$  $R77Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_cal_cont_mode_stepsize_lane[2:0]$  $4$  $2$  $R77Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R77Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R780h$  $TBD$  $RW$  $0h$  $$
$$pll_amp_cal_toggle_times_lane[2:0]$  $7$  $5$  $R780h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_amp_cal_result_avg_en_lane$  $4$  $4$  $R780h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_cal_timeout_steps_lane[2:0]$  $3$  $1$  $R780h$  $TBD$  $RW$  $5h$  $TBD$
$$pll_amp_cal_timeout_chk_dis_lane$  $0$  $0$  $R780h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R784h$  $TBD$  $RW$  $0h$  $$
$$pll_amp_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R784h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $8$  $R788h$  $TBD$  $RW$  $0h$  $$
$$pll_amp_cal_val_max_lane[7:0]$  $7$  $0$  $R788h$  $TBD$  $RW$  $FFh$  $TBD$
$$RESERVED$  $31$  $8$  $R78Ch$  $TBD$  $RW$  $0h$  $$
$$pll_amp_cal_val_min_lane[7:0]$  $7$  $0$  $R78Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R790h$  $TBD$  $RW$  $0h$  $$
$$pll_amp_cal_indv_ext_en_lane$  $7$  $7$  $R790h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_cal_cal_en_ext_lane$  $6$  $6$  $R790h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_cal_dummy_clk_ext_lane$  $5$  $5$  $R790h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_cal_cal_done_rd_lane$  $4$  $4$  $R790h$  $TBD$  $R$  $0h$  $TBD$
$$pll_amp_cal_timeout_rd_lane$  $3$  $3$  $R790h$  $TBD$  $R$  $0h$  $TBD$
$$pll_amp_cal_overflow_rd_lane$  $2$  $2$  $R790h$  $TBD$  $R$  $0h$  $TBD$
$$pll_amp_cal_underflow_rd_lane$  $1$  $1$  $R790h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R790h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R794h$  $TBD$  $RW$  $0h$  $$
$$pll_amp_cal_result_ext_lane[7:0]$  $7$  $0$  $R794h$  $TBD$  $RW$  $4Fh$  $TBD$
$$RESERVED$  $31$  $8$  $R798h$  $TBD$  $RW$  $0h$  $$
$$pll_amp_cal_result_rd_lane[7:0]$  $7$  $0$  $R798h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R79Ch$  $TBD$  $RW$  $0h$  $$
$$rx_sq_comn_ext_en_lane$  $7$  $7$  $R79Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_sq_cmp_ctrl_ext_lane$  $6$  $6$  $R79Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_sq_updn_rd_lane$  $5$  $5$  $R79Ch$  $TBD$  $R$  $0h$  $TBD$
$$rx_sq_top_start_lane$  $4$  $4$  $R79Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_sq_testbus_core_sel_lane[2:0]$  $3$  $1$  $R79Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_sq_top_done_lane$  $0$  $0$  $R79Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R7A0h$  $TBD$  $RW$  $0h$  $$
$$sq_cal_single_en_lane$  $7$  $7$  $R7A0h$  $TBD$  $RW$  $1h$  $TBD$
$$sq_cal_bypass_en_lane$  $6$  $6$  $R7A0h$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_dir_inv_lane$  $5$  $5$  $R7A0h$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R7A0h$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_bin_search_enable_lane$  $1$  $1$  $R7A0h$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_result_avg_en_lane$  $0$  $0$  $R7A0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R7A4h$  $TBD$  $RW$  $0h$  $$
$$sq_cal_updn_toggle_dir_sel_lane[1:0]$  $7$  $6$  $R7A4h$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_toggle_times_lane[2:0]$  $5$  $3$  $R7A4h$  $TBD$  $RW$  $2h$  $TBD$
$$sq_cal_timeout_steps_lane[2:0]$  $2$  $0$  $R7A4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $8$  $R7A8h$  $TBD$  $RW$  $0h$  $$
$$sq_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R7A8h$  $TBD$  $RW$  $14h$  $TBD$
$$RESERVED$  $31$  $8$  $R7ACh$  $TBD$  $RW$  $0h$  $$
$$sq_cal_timeout_chk_dis_lane$  $7$  $7$  $R7ACh$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_val_max_lane[5:0]$  $6$  $1$  $R7ACh$  $TBD$  $RW$  $1Fh$  $TBD$
$$sq_cal_indv_ext_en_lane$  $0$  $0$  $R7ACh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R7B0h$  $TBD$  $RW$  $0h$  $$
$$sq_cal_val_min_lane[5:0]$  $7$  $2$  $R7B0h$  $TBD$  $RW$  $3Fh$  $TBD$
$$sq_cal_cal_en_ext_lane$  $1$  $1$  $R7B0h$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_cal_done_rd_lane$  $0$  $0$  $R7B0h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R7B4h$  $TBD$  $RW$  $0h$  $$
$$sq_cal_result_ext_lane[5:0]$  $7$  $2$  $R7B4h$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_timeout_rd_lane$  $1$  $1$  $R7B4h$  $TBD$  $R$  $0h$  $TBD$
$$sq_cal_overflow_rd_lane$  $0$  $0$  $R7B4h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R7B8h$  $TBD$  $RW$  $0h$  $$
$$sq_cal_underflow_rd_lane$  $7$  $7$  $R7B8h$  $TBD$  $R$  $0h$  $TBD$
$$sq_cal_result_rd_lane[5:0]$  $6$  $1$  $R7B8h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R7B8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R800h$  $TBD$  $RW$  $0h$  $$
$$smplr_p1p3_overflow_all_rd_lane$  $7$  $7$  $R800h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_p1p3_underflow_all_rd_lane$  $6$  $6$  $R800h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_p1p3_updn_rd_lane$  $5$  $5$  $R800h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_p1p3_top_start_lane$  $4$  $4$  $R800h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_p1p3_testbus_core_sel_lane[2:0]$  $3$  $1$  $R800h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_p1p3_top_done_lane$  $0$  $0$  $R800h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R804h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_p1_cal_single_en_lane$  $7$  $7$  $R804h$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_d_top_p1_cal_bypass_en_lane$  $6$  $6$  $R804h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_top_p1_cal_dir_inv_lane$  $5$  $5$  $R804h$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_d_top_p1_cal_toggle_times_lane[2:0]$  $4$  $2$  $R804h$  $TBD$  $RW$  $4h$  $TBD$
$$smplr_d_top_p1_cal_result_avg_en_lane$  $1$  $1$  $R804h$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_d_top_p1_cal_timeout_chk_dis_lane$  $0$  $0$  $R804h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R808h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_p1_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R808h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $8$  $R80Ch$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_p1_cal_timeout_steps_lane[2:0]$  $7$  $5$  $R80Ch$  $TBD$  $RW$  $4h$  $TBD$
$$smplr_d_top_p1_cal_indv_ext_en_lane$  $4$  $4$  $R80Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_top_p1_cal_cal_en_ext_lane$  $3$  $3$  $R80Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_top_p1_cal_cal_done_rd_lane$  $2$  $2$  $R80Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_top_p1_cal_timeout_rd_lane$  $1$  $1$  $R80Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_top_p1_cal_overflow_rd_lane$  $0$  $0$  $R80Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R810h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_p1_cal_val_max_lane[5:0]$  $7$  $2$  $R810h$  $TBD$  $RW$  $1Fh$  $TBD$
$$smplr_d_top_p1_cal_underflow_rd_lane$  $1$  $1$  $R810h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R810h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R814h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_p1_cal_val_min_lane[5:0]$  $7$  $2$  $R814h$  $TBD$  $RW$  $3Fh$  $TBD$
$$RESERVED$  $1$  $0$  $R814h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R818h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_p1_cal_result_rd_lane[5:0]$  $7$  $2$  $R818h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R818h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R81Ch$  $TBD$  $RW$  $0h$  $$
$$smplr_d_mid_p1_cal_bypass_en_lane$  $7$  $7$  $R81Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_mid_p1_cal_indv_ext_en_lane$  $6$  $6$  $R81Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_mid_p1_cal_cal_en_ext_lane$  $5$  $5$  $R81Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_mid_p1_cal_cal_done_rd_lane$  $4$  $4$  $R81Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_mid_p1_cal_timeout_rd_lane$  $3$  $3$  $R81Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_mid_p1_cal_overflow_rd_lane$  $2$  $2$  $R81Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_mid_p1_cal_underflow_rd_lane$  $1$  $1$  $R81Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R81Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R820h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_mid_p1_cal_result_rd_lane[5:0]$  $7$  $2$  $R820h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R820h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R824h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_bot_p1_cal_bypass_en_lane$  $7$  $7$  $R824h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_bot_p1_cal_indv_ext_en_lane$  $6$  $6$  $R824h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_bot_p1_cal_cal_en_ext_lane$  $5$  $5$  $R824h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_bot_p1_cal_cal_done_rd_lane$  $4$  $4$  $R824h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_bot_p1_cal_timeout_rd_lane$  $3$  $3$  $R824h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_bot_p1_cal_overflow_rd_lane$  $2$  $2$  $R824h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_bot_p1_cal_underflow_rd_lane$  $1$  $1$  $R824h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R824h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R828h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_bot_p1_cal_result_rd_lane[5:0]$  $7$  $2$  $R828h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R828h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R82Ch$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_p3_cal_bypass_en_lane$  $7$  $7$  $R82Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_top_p3_cal_indv_ext_en_lane$  $6$  $6$  $R82Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_top_p3_cal_cal_en_ext_lane$  $5$  $5$  $R82Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_top_p3_cal_cal_done_rd_lane$  $4$  $4$  $R82Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_top_p3_cal_timeout_rd_lane$  $3$  $3$  $R82Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_top_p3_cal_overflow_rd_lane$  $2$  $2$  $R82Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_top_p3_cal_underflow_rd_lane$  $1$  $1$  $R82Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R82Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R830h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_p3_cal_result_rd_lane[5:0]$  $7$  $2$  $R830h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R830h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R834h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_mid_p3_cal_bypass_en_lane$  $7$  $7$  $R834h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_mid_p3_cal_indv_ext_en_lane$  $6$  $6$  $R834h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_mid_p3_cal_cal_en_ext_lane$  $5$  $5$  $R834h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_mid_p3_cal_cal_done_rd_lane$  $4$  $4$  $R834h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_mid_p3_cal_timeout_rd_lane$  $3$  $3$  $R834h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_mid_p3_cal_overflow_rd_lane$  $2$  $2$  $R834h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_mid_p3_cal_underflow_rd_lane$  $1$  $1$  $R834h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R834h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R838h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_mid_p3_cal_result_rd_lane[5:0]$  $7$  $2$  $R838h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R838h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R83Ch$  $TBD$  $RW$  $0h$  $$
$$smplr_d_bot_p3_cal_bypass_en_lane$  $7$  $7$  $R83Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_bot_p3_cal_indv_ext_en_lane$  $6$  $6$  $R83Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_bot_p3_cal_cal_en_ext_lane$  $5$  $5$  $R83Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_bot_p3_cal_cal_done_rd_lane$  $4$  $4$  $R83Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_bot_p3_cal_timeout_rd_lane$  $3$  $3$  $R83Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_bot_p3_cal_overflow_rd_lane$  $2$  $2$  $R83Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_d_bot_p3_cal_underflow_rd_lane$  $1$  $1$  $R83Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R83Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R840h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_bot_p3_cal_result_rd_lane[5:0]$  $7$  $2$  $R840h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R840h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R844h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_top_p1_cal_bypass_en_lane$  $7$  $7$  $R844h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_top_p1_cal_indv_ext_en_lane$  $6$  $6$  $R844h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_top_p1_cal_cal_en_ext_lane$  $5$  $5$  $R844h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_top_p1_cal_cal_done_rd_lane$  $4$  $4$  $R844h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_top_p1_cal_timeout_rd_lane$  $3$  $3$  $R844h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_top_p1_cal_overflow_rd_lane$  $2$  $2$  $R844h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_top_p1_cal_underflow_rd_lane$  $1$  $1$  $R844h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R844h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R848h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_top_p1_cal_result_rd_lane[5:0]$  $7$  $2$  $R848h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R848h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R84Ch$  $TBD$  $RW$  $0h$  $$
$$smplr_s_mid_p1_cal_bypass_en_lane$  $7$  $7$  $R84Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_mid_p1_cal_indv_ext_en_lane$  $6$  $6$  $R84Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_mid_p1_cal_cal_en_ext_lane$  $5$  $5$  $R84Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_mid_p1_cal_cal_done_rd_lane$  $4$  $4$  $R84Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_mid_p1_cal_timeout_rd_lane$  $3$  $3$  $R84Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_mid_p1_cal_overflow_rd_lane$  $2$  $2$  $R84Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_mid_p1_cal_underflow_rd_lane$  $1$  $1$  $R84Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R84Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R850h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_mid_p1_cal_result_rd_lane[5:0]$  $7$  $2$  $R850h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R850h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R854h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_bot_p1_cal_bypass_en_lane$  $7$  $7$  $R854h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_bot_p1_cal_indv_ext_en_lane$  $6$  $6$  $R854h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_bot_p1_cal_cal_en_ext_lane$  $5$  $5$  $R854h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_bot_p1_cal_cal_done_rd_lane$  $4$  $4$  $R854h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_bot_p1_cal_timeout_rd_lane$  $3$  $3$  $R854h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_bot_p1_cal_overflow_rd_lane$  $2$  $2$  $R854h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_bot_p1_cal_underflow_rd_lane$  $1$  $1$  $R854h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R854h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R858h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_bot_p1_cal_result_rd_lane[5:0]$  $7$  $2$  $R858h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R858h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R85Ch$  $TBD$  $RW$  $0h$  $$
$$smplr_s_top_p3_cal_bypass_en_lane$  $7$  $7$  $R85Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_top_p3_cal_indv_ext_en_lane$  $6$  $6$  $R85Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_top_p3_cal_cal_en_ext_lane$  $5$  $5$  $R85Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_top_p3_cal_cal_done_rd_lane$  $4$  $4$  $R85Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_top_p3_cal_timeout_rd_lane$  $3$  $3$  $R85Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_top_p3_cal_overflow_rd_lane$  $2$  $2$  $R85Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_top_p3_cal_underflow_rd_lane$  $1$  $1$  $R85Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R85Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R860h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_top_p3_cal_result_rd_lane[5:0]$  $7$  $2$  $R860h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R860h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R864h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_mid_p3_cal_bypass_en_lane$  $7$  $7$  $R864h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_mid_p3_cal_indv_ext_en_lane$  $6$  $6$  $R864h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_mid_p3_cal_cal_en_ext_lane$  $5$  $5$  $R864h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_mid_p3_cal_cal_done_rd_lane$  $4$  $4$  $R864h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_mid_p3_cal_timeout_rd_lane$  $3$  $3$  $R864h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_mid_p3_cal_overflow_rd_lane$  $2$  $2$  $R864h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_mid_p3_cal_underflow_rd_lane$  $1$  $1$  $R864h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R864h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R868h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_mid_p3_cal_result_rd_lane[5:0]$  $7$  $2$  $R868h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R868h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R86Ch$  $TBD$  $RW$  $0h$  $$
$$smplr_s_bot_p3_cal_bypass_en_lane$  $7$  $7$  $R86Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_bot_p3_cal_indv_ext_en_lane$  $6$  $6$  $R86Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_bot_p3_cal_cal_en_ext_lane$  $5$  $5$  $R86Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_bot_p3_cal_cal_done_rd_lane$  $4$  $4$  $R86Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_bot_p3_cal_timeout_rd_lane$  $3$  $3$  $R86Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_bot_p3_cal_overflow_rd_lane$  $2$  $2$  $R86Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_s_bot_p3_cal_underflow_rd_lane$  $1$  $1$  $R86Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R86Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R870h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_bot_p3_cal_result_rd_lane[5:0]$  $7$  $2$  $R870h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R870h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R874h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_p1_cal_bypass_en_lane$  $7$  $7$  $R874h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_p1_cal_dir_inv_lane$  $6$  $6$  $R874h$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_edge_p1_cal_val_max_pn_sign_lane$  $5$  $5$  $R874h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_p1_cal_val_max_pn_lane[4:0]$  $4$  $0$  $R874h$  $TBD$  $RW$  $1Fh$  $TBD$
$$RESERVED$  $31$  $8$  $R878h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_p1_cal_val_min_pn_sign_lane$  $7$  $7$  $R878h$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_edge_p1_cal_val_min_pn_lane[4:0]$  $6$  $2$  $R878h$  $TBD$  $RW$  $1Fh$  $TBD$
$$smplr_edge_p1_cal_indv_ext_en_lane$  $1$  $1$  $R878h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_p1_cal_cal_en_ext_lane$  $0$  $0$  $R878h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R87Ch$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_p1_cal_cal_done_rd_lane$  $7$  $7$  $R87Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_edge_p1_cal_timeout_rd_lane$  $6$  $6$  $R87Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_edge_p1_cal_overflow_rd_lane$  $5$  $5$  $R87Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_edge_p1_cal_underflow_rd_lane$  $4$  $4$  $R87Ch$  $TBD$  $R$  $0h$  $TBD$
$$smplr_edge_p1_cal_result_pn_sign_rd_lane$  $3$  $3$  $R87Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $2$  $0$  $R87Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R880h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_p1_cal_result_p_rd_lane[4:0]$  $7$  $3$  $R880h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $2$  $0$  $R880h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R884h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_p1_cal_result_n_rd_lane[4:0]$  $7$  $3$  $R884h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $2$  $0$  $R884h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R888h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_p3_cal_bypass_en_lane$  $7$  $7$  $R888h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_p3_cal_indv_ext_en_lane$  $6$  $6$  $R888h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_p3_cal_cal_en_ext_lane$  $5$  $5$  $R888h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_p3_cal_cal_done_rd_lane$  $4$  $4$  $R888h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_edge_p3_cal_timeout_rd_lane$  $3$  $3$  $R888h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_edge_p3_cal_overflow_rd_lane$  $2$  $2$  $R888h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_edge_p3_cal_underflow_rd_lane$  $1$  $1$  $R888h$  $TBD$  $R$  $0h$  $TBD$
$$smplr_edge_p3_cal_result_pn_sign_rd_lane$  $0$  $0$  $R888h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R88Ch$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_p3_cal_result_p_rd_lane[4:0]$  $7$  $3$  $R88Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $2$  $0$  $R88Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R890h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_p3_cal_result_n_rd_lane[4:0]$  $7$  $3$  $R890h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $2$  $0$  $R890h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R894h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_comn_ext_en_lane$  $7$  $7$  $R894h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_cmp_ctrl_ext_lane[1:0]$  $6$  $5$  $R894h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_auto_zero_clk_ext_lane$  $4$  $4$  $R894h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_setting_ext_lane[12:9]$  $3$  $0$  $R894h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R898h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_setting_ext_lane[8:1]$  $7$  $0$  $R898h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R89Ch$  $TBD$  $RW$  $0h$  $$
$$rx_eom_setting_ext_lane[0]$  $7$  $7$  $R89Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_updn_rd_lane$  $6$  $6$  $R89Ch$  $TBD$  $R$  $0h$  $TBD$
$$rx_eom_top_start_lane$  $5$  $5$  $R89Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_top_cont_start_lane$  $4$  $4$  $R89Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_testbus_core_sel_lane[2:0]$  $3$  $1$  $R89Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_top_done_lane$  $0$  $0$  $R89Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R8A0h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_top_cont_done_lane$  $7$  $7$  $R8A0h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $6$  $0$  $R8A0h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8A4h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dcc_cal_single_en_lane$  $7$  $7$  $R8A4h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_eom_dcc_cal_cont_en_lane$  $6$  $6$  $R8A4h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_eom_dcc_cal_bypass_en_lane$  $5$  $5$  $R8A4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dcc_cal_cont_num_lane[3:0]$  $4$  $1$  $R8A4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dcc_cal_dir_inv_lane$  $0$  $0$  $R8A4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R8A8h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dcc_cal_cmp_ctrl_lane[1:0]$  $7$  $6$  $R8A8h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_eom_dcc_cal_single_mode_stepsize_lane[2:0]$  $5$  $3$  $R8A8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dcc_cal_cont_mode_stepsize_lane[2:0]$  $2$  $0$  $R8A8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $8$  $R8ACh$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dcc_cal_bin_search_enable_lane$  $7$  $7$  $R8ACh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dcc_cal_updn_toggle_dir_sel_lane[1:0]$  $6$  $5$  $R8ACh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dcc_cal_toggle_times_lane[2:0]$  $4$  $2$  $R8ACh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dcc_cal_result_avg_en_lane$  $1$  $1$  $R8ACh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dcc_cal_timeout_chk_dis_lane$  $0$  $0$  $R8ACh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R8B0h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dcc_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R8B0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $8$  $R8B4h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R8B4h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_eom_dcc_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R8B4h$  $TBD$  $RW$  $7h$  $TBD$
$$rx_eom_dcc_cal_setting_lane[12:11]$  $1$  $0$  $R8B4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R8B8h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dcc_cal_setting_lane[10:3]$  $7$  $0$  $R8B8h$  $TBD$  $RW$  $89h$  $TBD$
$$RESERVED$  $31$  $8$  $R8BCh$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dcc_cal_setting_lane[2:0]$  $7$  $5$  $R8BCh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dcc_cal_indv_ext_en_lane$  $4$  $4$  $R8BCh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dcc_cal_cal_en_ext_lane$  $3$  $3$  $R8BCh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dcc_cal_dummy_clk_ext_lane$  $2$  $2$  $R8BCh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dcc_cal_cal_done_rd_lane$  $1$  $1$  $R8BCh$  $TBD$  $R$  $0h$  $TBD$
$$rx_eom_dcc_cal_timeout_rd_lane$  $0$  $0$  $R8BCh$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R8C0h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dcc_cal_val_max_lane[6:0]$  $7$  $1$  $R8C0h$  $TBD$  $RW$  $3Fh$  $TBD$
$$rx_eom_dcc_cal_overflow_rd_lane$  $0$  $0$  $R8C0h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R8C4h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dcc_cal_val_min_lane[6:0]$  $7$  $1$  $R8C4h$  $TBD$  $RW$  $7Fh$  $TBD$
$$rx_eom_dcc_cal_underflow_rd_lane$  $0$  $0$  $R8C4h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R8C8h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dcc_cal_result_ext_lane[6:0]$  $7$  $1$  $R8C8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R8C8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8CCh$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dcc_cal_result_rd_lane[6:0]$  $7$  $1$  $R8CCh$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R8CCh$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8D0h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_single_en_lane$  $7$  $7$  $R8D0h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_eom_pi_cal_bypass_en_lane$  $6$  $6$  $R8D0h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_pi_cal_cmp_ctrl_lane[1:0]$  $5$  $4$  $R8D0h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_eom_pi_cal_dir_inv_lane$  $3$  $3$  $R8D0h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_eom_pi_cal_single_mode_stepsize_lane[2:0]$  $2$  $0$  $R8D0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R8D4h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_toggle_times_lane[2:0]$  $7$  $5$  $R8D4h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_eom_pi_cal_result_avg_en_lane$  $4$  $4$  $R8D4h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_eom_pi_cal_val_max_lane[10:7]$  $3$  $0$  $R8D4h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $8$  $R8D8h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_val_max_lane[6:0]$  $7$  $1$  $R8D8h$  $TBD$  $RW$  $7Fh$  $TBD$
$$rx_eom_pi_cal_val_min_lane[10]$  $0$  $0$  $R8D8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R8DCh$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_val_min_lane[9:2]$  $7$  $0$  $R8DCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R8E0h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_val_min_lane[1:0]$  $7$  $6$  $R8E0h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_pi_cal_setting_lane[12:7]$  $5$  $0$  $R8E0h$  $TBD$  $RW$  $9h$  $TBD$
$$RESERVED$  $31$  $8$  $R8E4h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_setting_lane[6:0]$  $7$  $1$  $R8E4h$  $TBD$  $RW$  $14h$  $TBD$
$$rx_eom_pi_cal_indv_ext_en_lane$  $0$  $0$  $R8E4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R8E8h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_cal_en_ext_lane$  $7$  $7$  $R8E8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_pi_cal_dummy_clk_ext_lane$  $6$  $6$  $R8E8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_pi_cal_result_ext_lane[10:5]$  $5$  $0$  $R8E8h$  $TBD$  $RW$  $20h$  $TBD$
$$RESERVED$  $31$  $8$  $R8ECh$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_result_ext_lane[4:0]$  $7$  $3$  $R8ECh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_pi_cal_cal_done_rd_lane$  $2$  $2$  $R8ECh$  $TBD$  $R$  $0h$  $TBD$
$$rx_eom_pi_cal_timeout_rd_lane$  $1$  $1$  $R8ECh$  $TBD$  $R$  $0h$  $TBD$
$$rx_eom_pi_cal_overflow_rd_lane$  $0$  $0$  $R8ECh$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R8F0h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_underflow_rd_lane$  $7$  $7$  $R8F0h$  $TBD$  $R$  $0h$  $TBD$
$$rx_eom_pi_cal_result_rd_lane[10:4]$  $6$  $0$  $R8F0h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R8F4h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_result_rd_lane[3:0]$  $7$  $4$  $R8F4h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $3$  $0$  $R8F4h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8F8h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_align90_cal_single_en_lane$  $7$  $7$  $R8F8h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_eom_align90_cal_cont_en_lane$  $6$  $6$  $R8F8h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_eom_align90_cal_bypass_en_lane$  $5$  $5$  $R8F8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_align90_cal_cont_num_lane[3:0]$  $4$  $1$  $R8F8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_align90_cal_dir_inv_lane$  $0$  $0$  $R8F8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R8FCh$  $TBD$  $RW$  $0h$  $$
$$rx_eom_align90_cal_cmp_ctrl_lane[1:0]$  $7$  $6$  $R8FCh$  $TBD$  $RW$  $3h$  $TBD$
$$rx_eom_align90_cal_single_mode_stepsize_lane[2:0]$  $5$  $3$  $R8FCh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_align90_cal_cont_mode_stepsize_lane[2:0]$  $2$  $0$  $R8FCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $8$  $R900h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_align90_cal_toggle_times_lane[2:0]$  $7$  $5$  $R900h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_eom_align90_cal_result_avg_en_lane$  $4$  $4$  $R900h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_align90_cal_val_max_msb_lane[2:0]$  $3$  $1$  $R900h$  $TBD$  $RW$  $7h$  $TBD$
$$rx_eom_align90_cal_setting_lane[12]$  $0$  $0$  $R900h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R904h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_align90_cal_setting_lane[11:4]$  $7$  $0$  $R904h$  $TBD$  $RW$  $49h$  $TBD$
$$RESERVED$  $31$  $8$  $R908h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_align90_cal_setting_lane[3:0]$  $7$  $4$  $R908h$  $TBD$  $RW$  $4h$  $TBD$
$$rx_eom_align90_cal_indv_ext_en_lane$  $3$  $3$  $R908h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_align90_cal_cal_en_ext_lane$  $2$  $2$  $R908h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_align90_cal_dummy_clk_ext_lane$  $1$  $1$  $R908h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_align90_cal_cal_done_rd_lane$  $0$  $0$  $R908h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R90Ch$  $TBD$  $RW$  $0h$  $$
$$rx_eom_align90_cal_val_min_msb_lane[2:0]$  $7$  $5$  $R90Ch$  $TBD$  $RW$  $3h$  $TBD$
$$rx_eom_align90_cal_result_msb_ext_lane[2:0]$  $4$  $2$  $R90Ch$  $TBD$  $RW$  $7h$  $TBD$
$$rx_eom_align90_cal_timeout_rd_lane$  $1$  $1$  $R90Ch$  $TBD$  $R$  $0h$  $TBD$
$$rx_eom_align90_cal_overflow_rd_lane$  $0$  $0$  $R90Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R910h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_align90_cal_val_max_lsb_lane[6:0]$  $7$  $1$  $R910h$  $TBD$  $RW$  $6Eh$  $TBD$
$$rx_eom_align90_cal_underflow_rd_lane$  $0$  $0$  $R910h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R914h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_align90_cal_val_min_lsb_lane[6:0]$  $7$  $1$  $R914h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_align90_cal_dummy_clk_rd_lane$  $0$  $0$  $R914h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R918h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_align90_cal_result_lsb_ext_lane[6:0]$  $7$  $1$  $R918h$  $TBD$  $RW$  $5Eh$  $TBD$
$$RESERVED$  $0$  $0$  $R918h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R91Ch$  $TBD$  $RW$  $0h$  $$
$$rx_eom_align90_cal_result_msb_rd_lane[2:0]$  $7$  $5$  $R91Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $4$  $0$  $R91Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R920h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_align90_cal_result_lsb_rd_lane[6:0]$  $7$  $1$  $R920h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $0$  $0$  $R920h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R924h$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_comn_ext_en_lane$  $7$  $7$  $R924h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_cmp_ctrl_ext_lane$  $6$  $6$  $R924h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_auto_zero_clk_ext_lane$  $5$  $5$  $R924h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_updn_rd_lane$  $4$  $4$  $R924h$  $TBD$  $R$  $0h$  $TBD$
$$pll_dcc_top_start_lane$  $3$  $3$  $R924h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_top_cont_start_lane$  $2$  $2$  $R924h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_top_done_lane$  $1$  $1$  $R924h$  $TBD$  $R$  $0h$  $TBD$
$$pll_dcc_top_cont_done_lane$  $0$  $0$  $R924h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R928h$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_testbus_core_sel_lane[2:0]$  $7$  $5$  $R928h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $4$  $0$  $R928h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R92Ch$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_cal_single_en_lane$  $7$  $7$  $R92Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_dcc_cal_cont_en_lane$  $6$  $6$  $R92Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_dcc_cal_bypass_en_lane$  $5$  $5$  $R92Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_cal_cont_num_lane[3:0]$  $4$  $1$  $R92Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_cal_dir_inv_lane$  $0$  $0$  $R92Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R930h$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_cal_single_mode_stepsize_lane[2:0]$  $7$  $5$  $R930h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_cal_cont_mode_stepsize_lane[2:0]$  $4$  $2$  $R930h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_dcc_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R930h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R934h$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_cal_toggle_times_lane[2:0]$  $7$  $5$  $R934h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_dcc_cal_result_avg_en_lane$  $4$  $4$  $R934h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $3$  $1$  $R934h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_dcc_cal_timeout_chk_dis_lane$  $0$  $0$  $R934h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R938h$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R938h$  $TBD$  $RW$  $14h$  $TBD$
$$RESERVED$  $31$  $8$  $R93Ch$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_cal_timeout_steps_lane[2:0]$  $7$  $5$  $R93Ch$  $TBD$  $RW$  $3h$  $TBD$
$$pll_dcc_cal_indv_ext_en_lane$  $4$  $4$  $R93Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_cal_cal_en_ext_lane$  $3$  $3$  $R93Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_cal_dummy_clk_ext_lane$  $2$  $2$  $R93Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_cal_result_msb_ext_lane$  $1$  $1$  $R93Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_cal_result_lsb_ext_lane$  $0$  $0$  $R93Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R940h$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_cal_val_max_lane[5:0]$  $7$  $2$  $R940h$  $TBD$  $RW$  $1Fh$  $TBD$
$$pll_dcc_cal_cal_done_rd_lane$  $1$  $1$  $R940h$  $TBD$  $R$  $0h$  $TBD$
$$pll_dcc_cal_timeout_rd_lane$  $0$  $0$  $R940h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R944h$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_cal_val_min_lane[5:0]$  $7$  $2$  $R944h$  $TBD$  $RW$  $3Fh$  $TBD$
$$pll_dcc_cal_overflow_rd_lane$  $1$  $1$  $R944h$  $TBD$  $R$  $0h$  $TBD$
$$pll_dcc_cal_underflow_rd_lane$  $0$  $0$  $R944h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R948h$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_cal_result_ext_lane[5:0]$  $7$  $2$  $R948h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R948h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R94Ch$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_cal_result_rd_lane[5:0]$  $7$  $2$  $R94Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $1$  $0$  $R94Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R1000h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1000h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1000h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_bot_p1_lane[5:0]$  $5$  $0$  $R1000h$  $$  $RW$  $0h$  $F0 Control For P1 Bot Data Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1004h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1004h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1004h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_mid_p1_lane[5:0]$  $5$  $0$  $R1004h$  $$  $RW$  $0h$  $F0 Control For P1 Mid Data Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1008h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1008h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1008h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_top_p1_lane[5:0]$  $5$  $0$  $R1008h$  $$  $RW$  $0h$  $F0 Control For P1 Top Data Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R100Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R100Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R100Ch$  $$  $RW$  $0h$  $$
$$dfe_f0_s_bot_p1_lane[5:0]$  $5$  $0$  $R100Ch$  $$  $RW$  $0h$  $F0 Control For P1 Bot Slicer Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1010h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1010h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1010h$  $$  $RW$  $0h$  $$
$$dfe_f0_s_mid_p1_lane[5:0]$  $5$  $0$  $R1010h$  $$  $RW$  $0h$  $F0 Control For P1 Mid Slicer Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1014h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1014h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1014h$  $$  $RW$  $0h$  $$
$$dfe_f0_s_top_p1_lane[5:0]$  $5$  $0$  $R1014h$  $$  $RW$  $0h$  $F0 Control For P1 Top Slicer Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1018h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1018h$  $$  $RW$  $0h$  $$
$$dfe_f2_d_bot_p1_lane[6:0]$  $6$  $0$  $R1018h$  $$  $RW$  $0h$  $F2 Control For P1 Bot Data Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R101Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R101Ch$  $$  $RW$  $0h$  $$
$$dfe_f2_d_mid_p1_lane[6:0]$  $6$  $0$  $R101Ch$  $$  $RW$  $0h$  $F2 Control For P1 Mid Data Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R1020h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1020h$  $$  $RW$  $0h$  $$
$$dfe_f2_d_top_p1_lane[6:0]$  $6$  $0$  $R1020h$  $$  $RW$  $0h$  $F2 Control For P1 Top Data Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R1024h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1024h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_bot_p1_lane[6:0]$  $6$  $0$  $R1024h$  $$  $RW$  $0h$  $F2 Control For P1 Bot Slicer Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R1028h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1028h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_mid_p1_lane[6:0]$  $6$  $0$  $R1028h$  $$  $RW$  $0h$  $F2 Control For P1 Mid Slicer Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R102Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R102Ch$  $$  $RW$  $0h$  $$
$$dfe_f2_s_top_p1_lane[6:0]$  $6$  $0$  $R102Ch$  $$  $RW$  $0h$  $F2 Control For P1 Top Slicer Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R1030h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1030h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1030h$  $$  $RW$  $0h$  $$
$$dfe_f3_d_bot_p1_lane[5:0]$  $5$  $0$  $R1030h$  $$  $RW$  $0h$  $F3 Control For P1 Bot Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1034h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1034h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1034h$  $$  $RW$  $0h$  $$
$$dfe_f3_d_mid_p1_lane[5:0]$  $5$  $0$  $R1034h$  $$  $RW$  $0h$  $F3 Control For P1 Mid Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1038h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1038h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1038h$  $$  $RW$  $0h$  $$
$$dfe_f3_d_top_p1_lane[5:0]$  $5$  $0$  $R1038h$  $$  $RW$  $0h$  $F3 Control For P1 Top Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R103Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R103Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R103Ch$  $$  $RW$  $0h$  $$
$$dfe_f3_s_bot_p1_lane[5:0]$  $5$  $0$  $R103Ch$  $$  $RW$  $0h$  $F3 Control For P1 Bot Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1040h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1040h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1040h$  $$  $RW$  $0h$  $$
$$dfe_f3_s_mid_p1_lane[5:0]$  $5$  $0$  $R1040h$  $$  $RW$  $0h$  $F3 Control For P1 Mid Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1044h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1044h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1044h$  $$  $RW$  $0h$  $$
$$dfe_f3_s_top_p1_lane[5:0]$  $5$  $0$  $R1044h$  $$  $RW$  $0h$  $F3 Control For P1 Top Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1048h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1048h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1048h$  $$  $RW$  $0h$  $$
$$dfe_f4_d_bot_p1_lane[5:0]$  $5$  $0$  $R1048h$  $$  $RW$  $0h$  $F4 Control For P1 Bot Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R104Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R104Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R104Ch$  $$  $RW$  $0h$  $$
$$dfe_f4_d_mid_p1_lane[5:0]$  $5$  $0$  $R104Ch$  $$  $RW$  $0h$  $F4 Control For P1 Mid Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1050h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1050h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1050h$  $$  $RW$  $0h$  $$
$$dfe_f4_d_top_p1_lane[5:0]$  $5$  $0$  $R1050h$  $$  $RW$  $0h$  $F4 Control For P1 Top Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1054h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1054h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1054h$  $$  $RW$  $0h$  $$
$$dfe_f4_s_bot_p1_lane[5:0]$  $5$  $0$  $R1054h$  $$  $RW$  $0h$  $F4 Control For P1 Bot Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1058h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1058h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1058h$  $$  $RW$  $0h$  $$
$$dfe_f4_s_mid_p1_lane[5:0]$  $5$  $0$  $R1058h$  $$  $RW$  $0h$  $F4 Control For P1 Mid Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R105Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R105Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R105Ch$  $$  $RW$  $0h$  $$
$$dfe_f4_s_top_p1_lane[5:0]$  $5$  $0$  $R105Ch$  $$  $RW$  $0h$  $F4 Control For P1 Top Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1060h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1060h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1060h$  $$  $RW$  $0h$  $$
$$dfe_f5_bot_p1_lane[5:0]$  $5$  $0$  $R1060h$  $$  $RW$  $0h$  $P1 F5 Magnitude Control. This Tap Is Controlled By The Output Of P1 Bot Samplers$
$$RESERVED$  $31$  $8$  $R1064h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1064h$  $$  $RW$  $0h$  $$
$$dfe_f5_sign_p1_lane$  $6$  $6$  $R1064h$  $$  $RW$  $0h$  $Sign For P1 F5. 0: Positive. 1: Negative$
$$dfe_f5_mid_p1_lane[5:0]$  $5$  $0$  $R1064h$  $$  $RW$  $0h$  $P1 F5 Magnitude Control. This Tap Is Controlled By The Output Of P1 Mid Samplers$
$$RESERVED$  $31$  $8$  $R1068h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1068h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1068h$  $$  $RW$  $0h$  $$
$$dfe_f5_top_p1_lane[5:0]$  $5$  $0$  $R1068h$  $$  $RW$  $0h$  $P1 F5 Magnitude Control. This Tap Is Controlled By The Output Of P1 Top Samplers$
$$RESERVED$  $31$  $8$  $R106Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R106Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R106Ch$  $$  $RW$  $0h$  $$
$$dfe_f6_bot_p1_lane[5:0]$  $5$  $0$  $R106Ch$  $$  $RW$  $0h$  $P1 F6 Magnitude Control. This Tap Is Controlled By The Output Of P1 Bot Samplers$
$$RESERVED$  $31$  $8$  $R1070h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1070h$  $$  $RW$  $0h$  $$
$$dfe_f6_sign_p1_lane$  $6$  $6$  $R1070h$  $$  $RW$  $0h$  $Sign For P1 F6. 0: Positive. 1: Negative$
$$dfe_f6_mid_p1_lane[5:0]$  $5$  $0$  $R1070h$  $$  $RW$  $0h$  $P1 F6 Magnitude Control. This Tap Is Controlled By The Output Of P1 Mid Samplers$
$$RESERVED$  $31$  $8$  $R1074h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1074h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1074h$  $$  $RW$  $0h$  $$
$$dfe_f6_top_p1_lane[5:0]$  $5$  $0$  $R1074h$  $$  $RW$  $0h$  $P1 F6 Magnitude Control. This Tap Is Controlled By The Output Of P1 Top Samplers$
$$RESERVED$  $31$  $8$  $R1078h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1078h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1078h$  $$  $RW$  $0h$  $$
$$dfe_f7_bot_p1_lane[5:0]$  $5$  $0$  $R1078h$  $$  $RW$  $0h$  $P1 F7 Magnitude Control. This Tap Is Controlled By The Output Of P1 Bot Samplers$
$$RESERVED$  $31$  $8$  $R107Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R107Ch$  $$  $RW$  $0h$  $$
$$dfe_f7_sign_p1_lane$  $6$  $6$  $R107Ch$  $$  $RW$  $0h$  $Sign For P1 F7. 0: Positive. 1: Negative$
$$dfe_f7_mid_p1_lane[5:0]$  $5$  $0$  $R107Ch$  $$  $RW$  $0h$  $P1 F7 Magnitude Control. This Tap Is Controlled By The Output Of P1 Mid Samplers$
$$RESERVED$  $31$  $8$  $R1080h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1080h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1080h$  $$  $RW$  $0h$  $$
$$dfe_f7_top_p1_lane[5:0]$  $5$  $0$  $R1080h$  $$  $RW$  $0h$  $P1 F7 Magnitude Control. This Tap Is Controlled By The Output Of P1 Top Samplers$
$$RESERVED$  $31$  $8$  $R1084h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1084h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1084h$  $$  $RW$  $0h$  $$
$$dfe_f8_bot_p1_lane[5:0]$  $5$  $0$  $R1084h$  $$  $RW$  $0h$  $P1 F8 Magnitude Control. This Tap Is Controlled By The Output Of P1 Bot Samplers$
$$RESERVED$  $31$  $8$  $R1088h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1088h$  $$  $RW$  $0h$  $$
$$dfe_f8_sign_p1_lane$  $6$  $6$  $R1088h$  $$  $RW$  $0h$  $Sign For P1 F8. 0: Positive. 1: Negative$
$$dfe_f8_mid_p1_lane[5:0]$  $5$  $0$  $R1088h$  $$  $RW$  $0h$  $P1 F8 Magnitude Control. This Tap Is Controlled By The Output Of P1 Mid Samplers$
$$RESERVED$  $31$  $8$  $R108Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R108Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R108Ch$  $$  $RW$  $0h$  $$
$$dfe_f8_top_p1_lane[5:0]$  $5$  $0$  $R108Ch$  $$  $RW$  $0h$  $P1 F8 Magnitude Control. This Tap Is Controlled By The Output Of P1 Top Samplers$
$$RESERVED$  $31$  $8$  $R1090h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1090h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1090h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1090h$  $$  $RW$  $0h$  $$
$$dfe_f9_lsb_p1_lane[4:0]$  $4$  $0$  $R1090h$  $$  $RW$  $0h$  $P1 F9 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1094h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1094h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1094h$  $$  $RW$  $0h$  $$
$$dfe_f9_sign_p1_lane$  $5$  $5$  $R1094h$  $$  $RW$  $0h$  $Sign For P1 F9. 0: Positive. 1: Negative$
$$dfe_f9_msb_p1_lane[4:0]$  $4$  $0$  $R1094h$  $$  $RW$  $0h$  $P1 F9 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1098h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1098h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1098h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1098h$  $$  $RW$  $0h$  $$
$$dfe_f10_lsb_p1_lane[4:0]$  $4$  $0$  $R1098h$  $$  $RW$  $0h$  $P1 F10 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R109Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R109Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R109Ch$  $$  $RW$  $0h$  $$
$$dfe_f10_sign_p1_lane$  $5$  $5$  $R109Ch$  $$  $RW$  $0h$  $Sign For P1 F10. 0: Positive. 1: Negative$
$$dfe_f10_msb_p1_lane[4:0]$  $4$  $0$  $R109Ch$  $$  $RW$  $0h$  $P1 F10 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R10A0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10A0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10A0h$  $$  $RW$  $0h$  $$
$$dfe_f11_sign_p1_lane$  $5$  $5$  $R10A0h$  $$  $RW$  $0h$  $Sign For P1 F11. 0: Positive. 1: Negative$
$$dfe_f11_p1_lane[4:0]$  $4$  $0$  $R10A0h$  $$  $RW$  $0h$  $P1 F11 Magnitude Control$
$$RESERVED$  $31$  $8$  $R10A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R10A4h$  $$  $RW$  $0h$  $$
$$dfe_f12_lsb_p1_lane[4:0]$  $4$  $0$  $R10A4h$  $$  $RW$  $0h$  $P1 F12 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R10A8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10A8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10A8h$  $$  $RW$  $0h$  $$
$$dfe_f12_sign_p1_lane$  $5$  $5$  $R10A8h$  $$  $RW$  $0h$  $Sign For P1 F12. 0: Positive. 1: Negative$
$$dfe_f12_msb_p1_lane[4:0]$  $4$  $0$  $R10A8h$  $$  $RW$  $0h$  $P1 F12 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R10ACh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10ACh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10ACh$  $$  $RW$  $0h$  $$
$$dfe_f13_sign_p1_lane$  $5$  $5$  $R10ACh$  $$  $RW$  $0h$  $Sign For P1 F13. 0: Positive. 1: Negative$
$$dfe_f13_p1_lane[4:0]$  $4$  $0$  $R10ACh$  $$  $RW$  $0h$  $P1 F13 Magnitude Control$
$$RESERVED$  $31$  $8$  $R10B0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10B0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10B0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R10B0h$  $$  $RW$  $0h$  $$
$$dfe_f14_lsb_p1_lane[4:0]$  $4$  $0$  $R10B0h$  $$  $RW$  $0h$  $P1 F14 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R10B4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10B4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10B4h$  $$  $RW$  $0h$  $$
$$dfe_f14_sign_p1_lane$  $5$  $5$  $R10B4h$  $$  $RW$  $0h$  $Sign For P1 F14. 0: Positive. 1: Negative$
$$dfe_f14_msb_p1_lane[4:0]$  $4$  $0$  $R10B4h$  $$  $RW$  $0h$  $P1 F14 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R10B8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10B8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10B8h$  $$  $RW$  $0h$  $$
$$dfe_f15_sign_p1_lane$  $5$  $5$  $R10B8h$  $$  $RW$  $0h$  $Sign For P1 F15. 0: Positive. 1: Negative$
$$dfe_f15_p1_lane[4:0]$  $4$  $0$  $R10B8h$  $$  $RW$  $0h$  $P1 F15 Magnitude Control$
$$RESERVED$  $31$  $8$  $R10BCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10BCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10BCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R10BCh$  $$  $RW$  $0h$  $$
$$dfe_f16_lsb_p1_lane[4:0]$  $4$  $0$  $R10BCh$  $$  $RW$  $0h$  $P1 F16 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R10C0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10C0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10C0h$  $$  $RW$  $0h$  $$
$$dfe_f16_sign_p1_lane$  $5$  $5$  $R10C0h$  $$  $RW$  $0h$  $Sign For P1 F16. 0: Positive. 1: Negative$
$$dfe_f16_msb_p1_lane[4:0]$  $4$  $0$  $R10C0h$  $$  $RW$  $0h$  $P1 F16 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R10C4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10C4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10C4h$  $$  $RW$  $0h$  $$
$$dfe_f17_sign_p1_lane$  $5$  $5$  $R10C4h$  $$  $RW$  $0h$  $Sign For P1 F17. 0: Positive. 1: Negative$
$$dfe_f17_p1_lane[4:0]$  $4$  $0$  $R10C4h$  $$  $RW$  $0h$  $P1 F17 Magnitude Control$
$$RESERVED$  $31$  $8$  $R10C8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10C8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10C8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R10C8h$  $$  $RW$  $0h$  $$
$$dfe_f18_lsb_p1_lane[4:0]$  $4$  $0$  $R10C8h$  $$  $RW$  $0h$  $P1 F18 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R10CCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10CCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10CCh$  $$  $RW$  $0h$  $$
$$dfe_f18_sign_p1_lane$  $5$  $5$  $R10CCh$  $$  $RW$  $0h$  $Sign For P1 F18. 0: Positive. 1: Negative$
$$dfe_f18_msb_p1_lane[4:0]$  $4$  $0$  $R10CCh$  $$  $RW$  $0h$  $P1 F18 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R10D0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10D0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10D0h$  $$  $RW$  $0h$  $$
$$dfe_f19_sign_p1_lane$  $5$  $5$  $R10D0h$  $$  $RW$  $0h$  $Sign For P1 F19. 0: Positive. 1: Negative$
$$dfe_f19_p1_lane[4:0]$  $4$  $0$  $R10D0h$  $$  $RW$  $0h$  $P1 F19 Magnitude Control$
$$RESERVED$  $31$  $8$  $R10D4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10D4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10D4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R10D4h$  $$  $RW$  $0h$  $$
$$dfe_f20_lsb_p1_lane[4:0]$  $4$  $0$  $R10D4h$  $$  $RW$  $0h$  $P1 F20 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R10D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10D8h$  $$  $RW$  $0h$  $$
$$dfe_f20_sign_p1_lane$  $5$  $5$  $R10D8h$  $$  $RW$  $0h$  $Sign For P1 F20. 0: Positive. 1: Negative$
$$dfe_f20_msb_p1_lane[4:0]$  $4$  $0$  $R10D8h$  $$  $RW$  $0h$  $P1 F20 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R10DCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10DCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10DCh$  $$  $RW$  $0h$  $$
$$dfe_f21_sign_p1_lane$  $5$  $5$  $R10DCh$  $$  $RW$  $0h$  $Sign For P1 F21. 0: Positive. 1: Negative$
$$dfe_f21_p1_lane[4:0]$  $4$  $0$  $R10DCh$  $$  $RW$  $0h$  $P1 F21 Magnitude Control$
$$RESERVED$  $31$  $8$  $R10E0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10E0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10E0h$  $$  $RW$  $0h$  $$
$$dfe_f22_sign_p1_lane$  $5$  $5$  $R10E0h$  $$  $RW$  $0h$  $Sign For P1 F22. 0: Positive. 1: Negative$
$$dfe_f22_p1_lane[4:0]$  $4$  $0$  $R10E0h$  $$  $RW$  $0h$  $P1 F22 Magnitude Control$
$$RESERVED$  $31$  $8$  $R10E4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10E4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10E4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R10E4h$  $$  $RW$  $0h$  $$
$$dfe_f23_sign_p1_lane$  $4$  $4$  $R10E4h$  $$  $RW$  $0h$  $Sign For P1 F23. 0: Positive. 1: Negative$
$$dfe_f23_p1_lane[3:0]$  $3$  $0$  $R10E4h$  $$  $RW$  $0h$  $P1 F23 Magnitude Control$
$$RESERVED$  $31$  $8$  $R10E8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10E8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10E8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R10E8h$  $$  $RW$  $0h$  $$
$$dfe_f24_sign_p1_lane$  $4$  $4$  $R10E8h$  $$  $RW$  $0h$  $Sign For P1 F24. 0: Positive. 1: Negative$
$$dfe_f24_p1_lane[3:0]$  $3$  $0$  $R10E8h$  $$  $RW$  $0h$  $P1 F24 Magnitude Control$
$$RESERVED$  $31$  $8$  $R10ECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10ECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10ECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R10ECh$  $$  $RW$  $0h$  $$
$$dfe_f25_sign_p1_lane$  $4$  $4$  $R10ECh$  $$  $RW$  $0h$  $Sign For P1 F25. 0: Positive. 1: Negative$
$$dfe_f25_p1_lane[3:0]$  $3$  $0$  $R10ECh$  $$  $RW$  $0h$  $P1 F25 Magnitude Control$
$$RESERVED$  $31$  $8$  $R10F0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10F0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10F0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R10F0h$  $$  $RW$  $0h$  $$
$$dfe_f26_sign_p1_lane$  $4$  $4$  $R10F0h$  $$  $RW$  $0h$  $Sign For P1 F26. 0: Positive. 1: Negative$
$$dfe_f26_p1_lane[3:0]$  $3$  $0$  $R10F0h$  $$  $RW$  $0h$  $P1 F26 Magnitude Control$
$$RESERVED$  $31$  $8$  $R10F4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10F4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10F4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R10F4h$  $$  $RW$  $0h$  $$
$$dfe_f27_sign_p1_lane$  $4$  $4$  $R10F4h$  $$  $RW$  $0h$  $Sign For P1 F27. 0: Positive. 1: Negative$
$$dfe_f27_p1_lane[3:0]$  $3$  $0$  $R10F4h$  $$  $RW$  $0h$  $P1 F27 Magnitude Control$
$$RESERVED$  $31$  $8$  $R10F8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10F8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10F8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R10F8h$  $$  $RW$  $0h$  $$
$$dfe_f28_sign_p1_lane$  $4$  $4$  $R10F8h$  $$  $RW$  $0h$  $Sign For P1 F28. 0: Positive. 1: Negative$
$$dfe_f28_p1_lane[3:0]$  $3$  $0$  $R10F8h$  $$  $RW$  $0h$  $P1 F28 Magnitude Control$
$$RESERVED$  $31$  $8$  $R10FCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R10FCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R10FCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R10FCh$  $$  $RW$  $0h$  $$
$$dfe_f29_sign_p1_lane$  $4$  $4$  $R10FCh$  $$  $RW$  $0h$  $Sign For P1 F29. 0: Positive. 1: Negative$
$$dfe_f29_p1_lane[3:0]$  $3$  $0$  $R10FCh$  $$  $RW$  $0h$  $P1 F29 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1100h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1100h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1100h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1100h$  $$  $RW$  $0h$  $$
$$dfe_f30_sign_p1_lane$  $4$  $4$  $R1100h$  $$  $RW$  $0h$  $Sign For P1 F30. 0: Positive. 1: Negative$
$$dfe_f30_p1_lane[3:0]$  $3$  $0$  $R1100h$  $$  $RW$  $0h$  $P1 F30 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1104h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1104h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1104h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1104h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R1104h$  $$  $RW$  $0h$  $$
$$f2_tune_bot_d_p1_lane[3:0]$  $3$  $0$  $R1104h$  $$  $RW$  $6h$  $Scale The Weighting Of F2 In Each P1 Data Sampler Controlled By The Output Of P3 Bot Data Sampler&#xd;&#xa;LSB Not Used. Bigger Code Means Bigger Scaling$
$$RESERVED$  $31$  $8$  $R1108h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1108h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1108h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1108h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R1108h$  $$  $RW$  $0h$  $$
$$f2_tune_bot_s_p1_lane[3:0]$  $3$  $0$  $R1108h$  $$  $RW$  $6h$  $Scale The Weighting Of F2 In Each P1 Slicer Sampler Controlled By The Output Of P3 Bot Slicer Sampler.&#xd;&#xa;LSB Not Used. Bigger Code Means Bigger Scaling$
$$RESERVED$  $31$  $8$  $R110Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R110Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R110Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R110Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R110Ch$  $$  $RW$  $0h$  $$
$$f2_tune_top_d_p1_lane[3:0]$  $3$  $0$  $R110Ch$  $$  $RW$  $6h$  $Scale The Weighting Of F2 In Each P1 Data Sampler Controlled By The Output Of P3 Top Data Sampler.&#xd;&#xa;LSB Not Used. Bigger Code Means Bigger Scaling$
$$RESERVED$  $31$  $8$  $R1110h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1110h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1110h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1110h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R1110h$  $$  $RW$  $0h$  $$
$$f2_tune_top_s_p1_lane[3:0]$  $3$  $0$  $R1110h$  $$  $RW$  $6h$  $Scale The Weighting Of F2 In Each P1 Slicer Sampler Controlled By The Output Of P3 Top Slicer Sampler.&#xd;&#xa;LSB Not Used. Bigger Code Means Bigger Scaling$
$$RESERVED$  $31$  $8$  $R1114h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1114h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1114h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1114h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_bot_p1_lane[4:0]$  $4$  $0$  $R1114h$  $$  $RW$  $0h$  $N Side Vref Control For Bot P1 Sampler$
$$RESERVED$  $31$  $8$  $R1118h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1118h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1118h$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_bot_p1_lane$  $5$  $5$  $R1118h$  $$  $RW$  $0h$  $Sign Control Of Vref For Bottom Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_bot_p1_lane[4:0]$  $4$  $0$  $R1118h$  $$  $RW$  $0h$  $P Side Vref Control For Bot P1 Sampler$
$$RESERVED$  $31$  $8$  $R111Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R111Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R111Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R111Ch$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_mid_p1_lane[4:0]$  $4$  $0$  $R111Ch$  $$  $RW$  $0h$  $N Side Vref Control For Mid P1 Sampler$
$$RESERVED$  $31$  $8$  $R1120h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1120h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1120h$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_mid_p1_lane$  $5$  $5$  $R1120h$  $$  $RW$  $0h$  $Sign Control Of Vref For Middle Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_mid_p1_lane[4:0]$  $4$  $0$  $R1120h$  $$  $RW$  $0h$  $P Side Vref Control For Mid P1 Sampler$
$$RESERVED$  $31$  $8$  $R1124h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1124h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1124h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1124h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_top_p1_lane[4:0]$  $4$  $0$  $R1124h$  $$  $RW$  $0h$  $N Side Vref Control For Top P1 Sampler$
$$RESERVED$  $31$  $8$  $R1128h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1128h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1128h$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_top_p1_lane$  $5$  $5$  $R1128h$  $$  $RW$  $0h$  $Sign Control Of Vref For Top P1 Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_top_p1_lane[4:0]$  $4$  $0$  $R1128h$  $$  $RW$  $0h$  $P Side Vref Control For Top P1 Sampler$
$$RESERVED$  $31$  $8$  $R112Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R112Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R112Ch$  $$  $RW$  $0h$  $$
$$ofst_d_bot_p1_lane[5:0]$  $5$  $0$  $R112Ch$  $$  $RW$  $0h$  $Offset Control For P1 Bot Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1130h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1130h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1130h$  $$  $RW$  $0h$  $$
$$ofst_d_mid_p1_lane[5:0]$  $5$  $0$  $R1130h$  $$  $RW$  $0h$  $Offset Control For P1 Mid Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1134h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1134h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1134h$  $$  $RW$  $0h$  $$
$$ofst_d_top_p1_lane[5:0]$  $5$  $0$  $R1134h$  $$  $RW$  $0h$  $Offset Control For P1 Top Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1138h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1138h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1138h$  $$  $RW$  $0h$  $$
$$ofst_s_bot_p1_lane[5:0]$  $5$  $0$  $R1138h$  $$  $RW$  $0h$  $Offset Control For P1 Bot Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R113Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R113Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R113Ch$  $$  $RW$  $0h$  $$
$$ofst_s_mid_p1_lane[5:0]$  $5$  $0$  $R113Ch$  $$  $RW$  $0h$  $Offset Control For P1 Mid Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1140h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1140h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1140h$  $$  $RW$  $0h$  $$
$$ofst_s_top_p1_lane[5:0]$  $5$  $0$  $R1140h$  $$  $RW$  $0h$  $Offset Control For P1 Top Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1144h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1144h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1144h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1144h$  $$  $RW$  $0h$  $$
$$ofst_edge_neg_p1_lane[4:0]$  $4$  $0$  $R1144h$  $$  $RW$  $0h$  $N Side Offset Control For P1 Edge Sampler$
$$RESERVED$  $31$  $8$  $R1148h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1148h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1148h$  $$  $RW$  $0h$  $$
$$ofst_edge_sign_p1_lane$  $5$  $5$  $R1148h$  $$  $RW$  $0h$  $Offset Sign Control For P1 Edge Sampler$
$$ofst_edge_pos_p1_lane[4:0]$  $4$  $0$  $R1148h$  $$  $RW$  $0h$  $P Side Offset Control For P1 Edge Sampler$
$$RESERVED$  $31$  $8$  $R114Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R114Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R114Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R114Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R114Ch$  $$  $RW$  $0h$  $$
$$ctle_current1_sel_pre_lane[3:0]$  $3$  $0$  $R114Ch$  $$  $RW$  $0h$  $Select CTLE First Stage Pre Branch Current&#xd;&#xa;Control It The Same As CTLE_RL1_SEL_PRE[3:0] To Keep Common Mode Constant$
$$RESERVED$  $31$  $8$  $R1400h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1400h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1400h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_bot_p2_lane[5:0]$  $5$  $0$  $R1400h$  $$  $RW$  $0h$  $F0 Control For P2 Bot Data Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1404h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1404h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1404h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_mid_p2_lane[5:0]$  $5$  $0$  $R1404h$  $$  $RW$  $0h$  $F0 Control For P2 Mid Data Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1408h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1408h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1408h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_top_p2_lane[5:0]$  $5$  $0$  $R1408h$  $$  $RW$  $0h$  $F0 Control For P2 Top Data Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R140Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R140Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R140Ch$  $$  $RW$  $0h$  $$
$$dfe_f0_s_bot_p2_lane[5:0]$  $5$  $0$  $R140Ch$  $$  $RW$  $0h$  $F0 Control For P2 Bot Slicer Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1410h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1410h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1410h$  $$  $RW$  $0h$  $$
$$dfe_f0_s_mid_p2_lane[5:0]$  $5$  $0$  $R1410h$  $$  $RW$  $0h$  $F0 Control For P2 Mid Slicer Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1414h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1414h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1414h$  $$  $RW$  $0h$  $$
$$dfe_f0_s_top_p2_lane[5:0]$  $5$  $0$  $R1414h$  $$  $RW$  $0h$  $F0 Control For P2 Top Slicer Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1418h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1418h$  $$  $RW$  $0h$  $$
$$dfe_f2_d_bot_p2_lane[6:0]$  $6$  $0$  $R1418h$  $$  $RW$  $0h$  $F2 Control For P2 Bot Data Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R141Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R141Ch$  $$  $RW$  $0h$  $$
$$dfe_f2_d_mid_p2_lane[6:0]$  $6$  $0$  $R141Ch$  $$  $RW$  $0h$  $F2 Control For P2 Mid Data Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R1420h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1420h$  $$  $RW$  $0h$  $$
$$dfe_f2_d_top_p2_lane[6:0]$  $6$  $0$  $R1420h$  $$  $RW$  $0h$  $F2 Control For P2 Top Data Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R1424h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1424h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_bot_p2_lane[6:0]$  $6$  $0$  $R1424h$  $$  $RW$  $0h$  $F2 Control For P2 Bot Slicer Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R1428h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1428h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_mid_p2_lane[6:0]$  $6$  $0$  $R1428h$  $$  $RW$  $0h$  $F2 Control For P2 Mid Slicer Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R142Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R142Ch$  $$  $RW$  $0h$  $$
$$dfe_f2_s_top_p2_lane[6:0]$  $6$  $0$  $R142Ch$  $$  $RW$  $0h$  $F2 Control For P2 Top Slicer Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R1430h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1430h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1430h$  $$  $RW$  $0h$  $$
$$dfe_f3_d_bot_p2_lane[5:0]$  $5$  $0$  $R1430h$  $$  $RW$  $0h$  $F3 Control For P2 Bot Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1434h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1434h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1434h$  $$  $RW$  $0h$  $$
$$dfe_f3_d_mid_p2_lane[5:0]$  $5$  $0$  $R1434h$  $$  $RW$  $0h$  $F3 Control For P2 Mid Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1438h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1438h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1438h$  $$  $RW$  $0h$  $$
$$dfe_f3_d_top_p2_lane[5:0]$  $5$  $0$  $R1438h$  $$  $RW$  $0h$  $F3 Control For P2 Top Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R143Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R143Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R143Ch$  $$  $RW$  $0h$  $$
$$dfe_f3_s_bot_p2_lane[5:0]$  $5$  $0$  $R143Ch$  $$  $RW$  $0h$  $F3 Control For P2 Bot Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1440h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1440h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1440h$  $$  $RW$  $0h$  $$
$$dfe_f3_s_mid_p2_lane[5:0]$  $5$  $0$  $R1440h$  $$  $RW$  $0h$  $F3 Control For P2 Mid Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1444h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1444h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1444h$  $$  $RW$  $0h$  $$
$$dfe_f3_s_top_p2_lane[5:0]$  $5$  $0$  $R1444h$  $$  $RW$  $0h$  $F3 Control For P2 Top Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1448h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1448h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1448h$  $$  $RW$  $0h$  $$
$$dfe_f4_d_bot_p2_lane[5:0]$  $5$  $0$  $R1448h$  $$  $RW$  $0h$  $F4 Control For P2 Bot Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R144Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R144Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R144Ch$  $$  $RW$  $0h$  $$
$$dfe_f4_d_mid_p2_lane[5:0]$  $5$  $0$  $R144Ch$  $$  $RW$  $0h$  $F4 Control For P2 Mid Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1450h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1450h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1450h$  $$  $RW$  $0h$  $$
$$dfe_f4_d_top_p2_lane[5:0]$  $5$  $0$  $R1450h$  $$  $RW$  $0h$  $F4 Control For P2 Top Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1454h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1454h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1454h$  $$  $RW$  $0h$  $$
$$dfe_f4_s_bot_p2_lane[5:0]$  $5$  $0$  $R1454h$  $$  $RW$  $0h$  $F4 Control For P2 Bot Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1458h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1458h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1458h$  $$  $RW$  $0h$  $$
$$dfe_f4_s_mid_p2_lane[5:0]$  $5$  $0$  $R1458h$  $$  $RW$  $0h$  $F4 Control For P2 Mid Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R145Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R145Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R145Ch$  $$  $RW$  $0h$  $$
$$dfe_f4_s_top_p2_lane[5:0]$  $5$  $0$  $R145Ch$  $$  $RW$  $0h$  $F4 Control For P2 Top Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1460h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1460h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1460h$  $$  $RW$  $0h$  $$
$$dfe_f5_bot_p2_lane[5:0]$  $5$  $0$  $R1460h$  $$  $RW$  $0h$  $P2 F5 Magnitude Control. This Tap Is Controlled By The Output Of P2 Bot Samplers$
$$RESERVED$  $31$  $8$  $R1464h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1464h$  $$  $RW$  $0h$  $$
$$dfe_f5_sign_p2_lane$  $6$  $6$  $R1464h$  $$  $RW$  $0h$  $Sign For P2 F5. 0: Positive. 1: Negative$
$$dfe_f5_mid_p2_lane[5:0]$  $5$  $0$  $R1464h$  $$  $RW$  $0h$  $P2 F5 Magnitude Control. This Tap Is Controlled By The Output Of P2 Mid Samplers$
$$RESERVED$  $31$  $8$  $R1468h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1468h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1468h$  $$  $RW$  $0h$  $$
$$dfe_f5_top_p2_lane[5:0]$  $5$  $0$  $R1468h$  $$  $RW$  $0h$  $P2 F5 Magnitude Control. This Tap Is Controlled By The Output Of P2 Top Samplers$
$$RESERVED$  $31$  $8$  $R146Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R146Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R146Ch$  $$  $RW$  $0h$  $$
$$dfe_f6_bot_p2_lane[5:0]$  $5$  $0$  $R146Ch$  $$  $RW$  $0h$  $P2 F6 Magnitude Control. This Tap Is Controlled By The Output Of P2 Bot Samplers$
$$RESERVED$  $31$  $8$  $R1470h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1470h$  $$  $RW$  $0h$  $$
$$dfe_f6_sign_p2_lane$  $6$  $6$  $R1470h$  $$  $RW$  $0h$  $Sign For P2 F6. 0: Positive. 1: Negative$
$$dfe_f6_mid_p2_lane[5:0]$  $5$  $0$  $R1470h$  $$  $RW$  $0h$  $P2 F6 Magnitude Control. This Tap Is Controlled By The Output Of P2 Mid Samplers$
$$RESERVED$  $31$  $8$  $R1474h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1474h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1474h$  $$  $RW$  $0h$  $$
$$dfe_f6_top_p2_lane[5:0]$  $5$  $0$  $R1474h$  $$  $RW$  $0h$  $P2 F6 Magnitude Control. This Tap Is Controlled By The Output Of P2 Top Samplers$
$$RESERVED$  $31$  $8$  $R1478h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1478h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1478h$  $$  $RW$  $0h$  $$
$$dfe_f7_bot_p2_lane[5:0]$  $5$  $0$  $R1478h$  $$  $RW$  $0h$  $P2 F7 Magnitude Control. This Tap Is Controlled By The Output Of P2 Bot Samplers$
$$RESERVED$  $31$  $8$  $R147Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R147Ch$  $$  $RW$  $0h$  $$
$$dfe_f7_sign_p2_lane$  $6$  $6$  $R147Ch$  $$  $RW$  $0h$  $Sign For P2 F7. 0: Positive. 1: Negative$
$$dfe_f7_mid_p2_lane[5:0]$  $5$  $0$  $R147Ch$  $$  $RW$  $0h$  $P2 F7 Magnitude Control. This Tap Is Controlled By The Output Of P2 Mid Samplers$
$$RESERVED$  $31$  $8$  $R1480h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1480h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1480h$  $$  $RW$  $0h$  $$
$$dfe_f7_top_p2_lane[5:0]$  $5$  $0$  $R1480h$  $$  $RW$  $0h$  $P2 F7 Magnitude Control. This Tap Is Controlled By The Output Of P2 Top Samplers$
$$RESERVED$  $31$  $8$  $R1484h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1484h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1484h$  $$  $RW$  $0h$  $$
$$dfe_f8_bot_p2_lane[5:0]$  $5$  $0$  $R1484h$  $$  $RW$  $0h$  $P2 F8 Magnitude Control. This Tap Is Controlled By The Output Of P2 Bot Samplers$
$$RESERVED$  $31$  $8$  $R1488h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1488h$  $$  $RW$  $0h$  $$
$$dfe_f8_sign_p2_lane$  $6$  $6$  $R1488h$  $$  $RW$  $0h$  $Sign For P2 F8. 0: Positive. 1: Negative$
$$dfe_f8_mid_p2_lane[5:0]$  $5$  $0$  $R1488h$  $$  $RW$  $0h$  $P2 F8 Magnitude Control. This Tap Is Controlled By The Output Of P2 Mid Samplers$
$$RESERVED$  $31$  $8$  $R148Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R148Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R148Ch$  $$  $RW$  $0h$  $$
$$dfe_f8_top_p2_lane[5:0]$  $5$  $0$  $R148Ch$  $$  $RW$  $0h$  $P2 F8 Magnitude Control. This Tap Is Controlled By The Output Of P2 Top Samplers$
$$RESERVED$  $31$  $8$  $R1490h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1490h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1490h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1490h$  $$  $RW$  $0h$  $$
$$dfe_f9_lsb_p2_lane[4:0]$  $4$  $0$  $R1490h$  $$  $RW$  $0h$  $P2 F9 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1494h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1494h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1494h$  $$  $RW$  $0h$  $$
$$dfe_f9_sign_p2_lane$  $5$  $5$  $R1494h$  $$  $RW$  $0h$  $Sign For P2 F9. 0: Positive. 1: Negative$
$$dfe_f9_msb_p2_lane[4:0]$  $4$  $0$  $R1494h$  $$  $RW$  $0h$  $P2 F9 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1498h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1498h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1498h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1498h$  $$  $RW$  $0h$  $$
$$dfe_f10_lsb_p2_lane[4:0]$  $4$  $0$  $R1498h$  $$  $RW$  $0h$  $P2 F10 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R149Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R149Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R149Ch$  $$  $RW$  $0h$  $$
$$dfe_f10_sign_p2_lane$  $5$  $5$  $R149Ch$  $$  $RW$  $0h$  $Sign For P2 F10. 0: Positive. 1: Negative$
$$dfe_f10_msb_p2_lane[4:0]$  $4$  $0$  $R149Ch$  $$  $RW$  $0h$  $P2 F10 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R14A0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14A0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14A0h$  $$  $RW$  $0h$  $$
$$dfe_f11_sign_p2_lane$  $5$  $5$  $R14A0h$  $$  $RW$  $0h$  $Sign For P2 F11. 0: Positive. 1: Negative$
$$dfe_f11_p2_lane[4:0]$  $4$  $0$  $R14A0h$  $$  $RW$  $0h$  $P2 F11 Magnitude Control$
$$RESERVED$  $31$  $8$  $R14A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R14A4h$  $$  $RW$  $0h$  $$
$$dfe_f12_lsb_p2_lane[4:0]$  $4$  $0$  $R14A4h$  $$  $RW$  $0h$  $P2 F12 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R14A8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14A8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14A8h$  $$  $RW$  $0h$  $$
$$dfe_f12_sign_p2_lane$  $5$  $5$  $R14A8h$  $$  $RW$  $0h$  $Sign For P2 F12. 0: Positive. 1: Negative$
$$dfe_f12_msb_p2_lane[4:0]$  $4$  $0$  $R14A8h$  $$  $RW$  $0h$  $P2 F12 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R14ACh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14ACh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14ACh$  $$  $RW$  $0h$  $$
$$dfe_f13_sign_p2_lane$  $5$  $5$  $R14ACh$  $$  $RW$  $0h$  $Sign For P2 F13. 0: Positive. 1: Negative$
$$dfe_f13_p2_lane[4:0]$  $4$  $0$  $R14ACh$  $$  $RW$  $0h$  $P2 F13 Magnitude Control$
$$RESERVED$  $31$  $8$  $R14B0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14B0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14B0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R14B0h$  $$  $RW$  $0h$  $$
$$dfe_f14_lsb_p2_lane[4:0]$  $4$  $0$  $R14B0h$  $$  $RW$  $0h$  $P2 F14 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R14B4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14B4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14B4h$  $$  $RW$  $0h$  $$
$$dfe_f14_sign_p2_lane$  $5$  $5$  $R14B4h$  $$  $RW$  $0h$  $Sign For P2 F14. 0: Positive. 1: Negative$
$$dfe_f14_msb_p2_lane[4:0]$  $4$  $0$  $R14B4h$  $$  $RW$  $0h$  $P2 F14 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R14B8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14B8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14B8h$  $$  $RW$  $0h$  $$
$$dfe_f15_sign_p2_lane$  $5$  $5$  $R14B8h$  $$  $RW$  $0h$  $Sign For P2 F15. 0: Positive. 1: Negative$
$$dfe_f15_p2_lane[4:0]$  $4$  $0$  $R14B8h$  $$  $RW$  $0h$  $P2 F15 Magnitude Control$
$$RESERVED$  $31$  $8$  $R14BCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14BCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14BCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R14BCh$  $$  $RW$  $0h$  $$
$$dfe_f16_lsb_p2_lane[4:0]$  $4$  $0$  $R14BCh$  $$  $RW$  $0h$  $P2 F16 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R14C0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14C0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14C0h$  $$  $RW$  $0h$  $$
$$dfe_f16_sign_p2_lane$  $5$  $5$  $R14C0h$  $$  $RW$  $0h$  $Sign For P2 F16. 0: Positive. 1: Negative$
$$dfe_f16_msb_p2_lane[4:0]$  $4$  $0$  $R14C0h$  $$  $RW$  $0h$  $P2 F16 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R14C4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14C4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14C4h$  $$  $RW$  $0h$  $$
$$dfe_f17_sign_p2_lane$  $5$  $5$  $R14C4h$  $$  $RW$  $0h$  $Sign For P2 F17. 0: Positive. 1: Negative$
$$dfe_f17_p2_lane[4:0]$  $4$  $0$  $R14C4h$  $$  $RW$  $0h$  $P2 F17 Magnitude Control$
$$RESERVED$  $31$  $8$  $R14C8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14C8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14C8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R14C8h$  $$  $RW$  $0h$  $$
$$dfe_f18_lsb_p2_lane[4:0]$  $4$  $0$  $R14C8h$  $$  $RW$  $0h$  $P2 F18 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R14CCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14CCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14CCh$  $$  $RW$  $0h$  $$
$$dfe_f18_sign_p2_lane$  $5$  $5$  $R14CCh$  $$  $RW$  $0h$  $Sign For P2 F18. 0: Positive. 1: Negative$
$$dfe_f18_msb_p2_lane[4:0]$  $4$  $0$  $R14CCh$  $$  $RW$  $0h$  $P2 F18 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R14D0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14D0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14D0h$  $$  $RW$  $0h$  $$
$$dfe_f19_sign_p2_lane$  $5$  $5$  $R14D0h$  $$  $RW$  $0h$  $Sign For P2 F19. 0: Positive. 1: Negative$
$$dfe_f19_p2_lane[4:0]$  $4$  $0$  $R14D0h$  $$  $RW$  $0h$  $P2 F19 Magnitude Control$
$$RESERVED$  $31$  $8$  $R14D4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14D4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14D4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R14D4h$  $$  $RW$  $0h$  $$
$$dfe_f20_lsb_p2_lane[4:0]$  $4$  $0$  $R14D4h$  $$  $RW$  $0h$  $P2 F20 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R14D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14D8h$  $$  $RW$  $0h$  $$
$$dfe_f20_sign_p2_lane$  $5$  $5$  $R14D8h$  $$  $RW$  $0h$  $Sign For P2 F20. 0: Positive. 1: Negative$
$$dfe_f20_msb_p2_lane[4:0]$  $4$  $0$  $R14D8h$  $$  $RW$  $0h$  $P2 F20 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R14DCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14DCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14DCh$  $$  $RW$  $0h$  $$
$$dfe_f21_sign_p2_lane$  $5$  $5$  $R14DCh$  $$  $RW$  $0h$  $Sign For P2 F21. 0: Positive. 1: Negative$
$$dfe_f21_p2_lane[4:0]$  $4$  $0$  $R14DCh$  $$  $RW$  $0h$  $P2 F21 Magnitude Control$
$$RESERVED$  $31$  $8$  $R14E0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14E0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14E0h$  $$  $RW$  $0h$  $$
$$dfe_f22_sign_p2_lane$  $5$  $5$  $R14E0h$  $$  $RW$  $0h$  $Sign For P2 F22. 0: Positive. 1: Negative$
$$dfe_f22_p2_lane[4:0]$  $4$  $0$  $R14E0h$  $$  $RW$  $0h$  $P2 F22 Magnitude Control$
$$RESERVED$  $31$  $8$  $R14E4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14E4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14E4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R14E4h$  $$  $RW$  $0h$  $$
$$dfe_f23_sign_p2_lane$  $4$  $4$  $R14E4h$  $$  $RW$  $0h$  $Sign For P2 F23. 0: Positive. 1: Negative$
$$dfe_f23_p2_lane[3:0]$  $3$  $0$  $R14E4h$  $$  $RW$  $0h$  $P2 F23 Magnitude Control$
$$RESERVED$  $31$  $8$  $R14E8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14E8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14E8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R14E8h$  $$  $RW$  $0h$  $$
$$dfe_f24_sign_p2_lane$  $4$  $4$  $R14E8h$  $$  $RW$  $0h$  $Sign For P2 F24. 0: Positive. 1: Negative$
$$dfe_f24_p2_lane[3:0]$  $3$  $0$  $R14E8h$  $$  $RW$  $0h$  $P2 F24 Magnitude Control$
$$RESERVED$  $31$  $8$  $R14ECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14ECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14ECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R14ECh$  $$  $RW$  $0h$  $$
$$dfe_f25_sign_p2_lane$  $4$  $4$  $R14ECh$  $$  $RW$  $0h$  $Sign For P2 F25. 0: Positive. 1: Negative$
$$dfe_f25_p2_lane[3:0]$  $3$  $0$  $R14ECh$  $$  $RW$  $0h$  $P2 F25 Magnitude Control$
$$RESERVED$  $31$  $8$  $R14F0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14F0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14F0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R14F0h$  $$  $RW$  $0h$  $$
$$dfe_f26_sign_p2_lane$  $4$  $4$  $R14F0h$  $$  $RW$  $0h$  $Sign For P2 F26. 0: Positive. 1: Negative$
$$dfe_f26_p2_lane[3:0]$  $3$  $0$  $R14F0h$  $$  $RW$  $0h$  $P2 F26 Magnitude Control$
$$RESERVED$  $31$  $8$  $R14F4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14F4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14F4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R14F4h$  $$  $RW$  $0h$  $$
$$dfe_f27_sign_p2_lane$  $4$  $4$  $R14F4h$  $$  $RW$  $0h$  $Sign For P2 F27. 0: Positive. 1: Negative$
$$dfe_f27_p2_lane[3:0]$  $3$  $0$  $R14F4h$  $$  $RW$  $0h$  $P2 F27 Magnitude Control$
$$RESERVED$  $31$  $8$  $R14F8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14F8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14F8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R14F8h$  $$  $RW$  $0h$  $$
$$dfe_f28_sign_p2_lane$  $4$  $4$  $R14F8h$  $$  $RW$  $0h$  $Sign For P2 F28. 0: Positive. 1: Negative$
$$dfe_f28_p2_lane[3:0]$  $3$  $0$  $R14F8h$  $$  $RW$  $0h$  $P2 F28 Magnitude Control$
$$RESERVED$  $31$  $8$  $R14FCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R14FCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R14FCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R14FCh$  $$  $RW$  $0h$  $$
$$dfe_f29_sign_p2_lane$  $4$  $4$  $R14FCh$  $$  $RW$  $0h$  $Sign For P2 F29. 0: Positive. 1: Negative$
$$dfe_f29_p2_lane[3:0]$  $3$  $0$  $R14FCh$  $$  $RW$  $0h$  $P2 F29 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1500h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1500h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1500h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1500h$  $$  $RW$  $0h$  $$
$$dfe_f30_sign_p2_lane$  $4$  $4$  $R1500h$  $$  $RW$  $0h$  $Sign For P2 F30. 0: Positive. 1: Negative$
$$dfe_f30_p2_lane[3:0]$  $3$  $0$  $R1500h$  $$  $RW$  $0h$  $P2 F30 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1504h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1504h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1504h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1504h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R1504h$  $$  $RW$  $0h$  $$
$$f2_tune_bot_d_p2_lane[3:0]$  $3$  $0$  $R1504h$  $$  $RW$  $6h$  $Scale The Weighting Of F2 In Each P2 Data Sampler Controlled By The Output Of P3 Bot Data Sampler&#xd;&#xa;LSB Not Used. Bigger Code Means Bigger Scaling$
$$RESERVED$  $31$  $8$  $R1508h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1508h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1508h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1508h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R1508h$  $$  $RW$  $0h$  $$
$$f2_tune_bot_s_p2_lane[3:0]$  $3$  $0$  $R1508h$  $$  $RW$  $6h$  $Scale The Weighting Of F2 In Each P2 Slicer Sampler Controlled By The Output Of P3 Bot Slicer Sampler.&#xd;&#xa;LSB Not Used. Bigger Code Means Bigger Scaling$
$$RESERVED$  $31$  $8$  $R150Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R150Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R150Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R150Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R150Ch$  $$  $RW$  $0h$  $$
$$f2_tune_top_d_p2_lane[3:0]$  $3$  $0$  $R150Ch$  $$  $RW$  $6h$  $Scale The Weighting Of F2 In Each P2 Data Sampler Controlled By The Output Of P3 Top Data Sampler.&#xd;&#xa;LSB Not Used. Bigger Code Means Bigger Scaling$
$$RESERVED$  $31$  $8$  $R1510h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1510h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1510h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1510h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R1510h$  $$  $RW$  $0h$  $$
$$f2_tune_top_s_p2_lane[3:0]$  $3$  $0$  $R1510h$  $$  $RW$  $6h$  $Scale The Weighting Of F2 In Each P2 Slicer Sampler Controlled By The Output Of P3 Top Slicer Sampler.&#xd;&#xa;LSB Not Used. Bigger Code Means Bigger Scaling$
$$RESERVED$  $31$  $8$  $R1514h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1514h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1514h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1514h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_bot_p2_lane[4:0]$  $4$  $0$  $R1514h$  $$  $RW$  $0h$  $N Side Vref Control For Bot P2 Sampler$
$$RESERVED$  $31$  $8$  $R1518h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1518h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1518h$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_bot_p2_lane$  $5$  $5$  $R1518h$  $$  $RW$  $0h$  $Sign Control Of Vref For Bottom Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_bot_p2_lane[4:0]$  $4$  $0$  $R1518h$  $$  $RW$  $0h$  $P Side Vref Control For Bot P2 Sampler$
$$RESERVED$  $31$  $8$  $R151Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R151Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R151Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R151Ch$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_mid_p2_lane[4:0]$  $4$  $0$  $R151Ch$  $$  $RW$  $0h$  $N Side Vref Control For Mid P2 Sampler$
$$RESERVED$  $31$  $8$  $R1520h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1520h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1520h$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_mid_p2_lane$  $5$  $5$  $R1520h$  $$  $RW$  $0h$  $Sign Control Of Vref For Middle Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_mid_p2_lane[4:0]$  $4$  $0$  $R1520h$  $$  $RW$  $0h$  $P Side Vref Control For Mid P2 Sampler$
$$RESERVED$  $31$  $8$  $R1524h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1524h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1524h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1524h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_top_p2_lane[4:0]$  $4$  $0$  $R1524h$  $$  $RW$  $0h$  $N Side Vref Control For Top P2 Sampler$
$$RESERVED$  $31$  $8$  $R1528h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1528h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1528h$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_top_p2_lane$  $5$  $5$  $R1528h$  $$  $RW$  $0h$  $Sign Control Of Vref For Top P2 Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_top_p2_lane[4:0]$  $4$  $0$  $R1528h$  $$  $RW$  $0h$  $P Side Vref Control For Top P2 Sampler$
$$RESERVED$  $31$  $8$  $R152Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R152Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R152Ch$  $$  $RW$  $0h$  $$
$$ofst_d_bot_p2_lane[5:0]$  $5$  $0$  $R152Ch$  $$  $RW$  $0h$  $Offset Control For P2 Bot Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1530h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1530h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1530h$  $$  $RW$  $0h$  $$
$$ofst_d_mid_p2_lane[5:0]$  $5$  $0$  $R1530h$  $$  $RW$  $0h$  $Offset Control For P2 Mid Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1534h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1534h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1534h$  $$  $RW$  $0h$  $$
$$ofst_d_top_p2_lane[5:0]$  $5$  $0$  $R1534h$  $$  $RW$  $0h$  $Offset Control For P2 Top Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1538h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1538h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1538h$  $$  $RW$  $0h$  $$
$$ofst_s_bot_p2_lane[5:0]$  $5$  $0$  $R1538h$  $$  $RW$  $0h$  $Offset Control For P2 Bot Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R153Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R153Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R153Ch$  $$  $RW$  $0h$  $$
$$ofst_s_mid_p2_lane[5:0]$  $5$  $0$  $R153Ch$  $$  $RW$  $0h$  $Offset Control For P2 Mid Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1540h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1540h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1540h$  $$  $RW$  $0h$  $$
$$ofst_s_top_p2_lane[5:0]$  $5$  $0$  $R1540h$  $$  $RW$  $0h$  $Offset Control For P2 Top Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1544h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1544h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1544h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1544h$  $$  $RW$  $0h$  $$
$$ofst_edge_neg_p2_lane[4:0]$  $4$  $0$  $R1544h$  $$  $RW$  $0h$  $N Side Offset Control For P2 Edge Sampler$
$$RESERVED$  $31$  $8$  $R1548h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1548h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1548h$  $$  $RW$  $0h$  $$
$$ofst_edge_sign_p2_lane$  $5$  $5$  $R1548h$  $$  $RW$  $0h$  $Offset Sign Control For P2 Edge Sampler$
$$ofst_edge_pos_p2_lane[4:0]$  $4$  $0$  $R1548h$  $$  $RW$  $0h$  $P Side Offset Control For P2 Edge Sampler$
$$RESERVED$  $31$  $8$  $R154Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R154Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R154Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R154Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R154Ch$  $$  $RW$  $0h$  $$
$$ctle_rl1_sel_pre_lane[3:0]$  $3$  $0$  $R154Ch$  $$  $RW$  $0h$  $Select CTLE First Stage Pre Branch Load Resistor&#xd;&#xa;Control It The Same As CTLE_CURRENT1_SEL_PRE[3:0] To Keep Common Mode Constant$
$$RESERVED$  $31$  $8$  $R1800h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1800h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1800h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_bot_p3_lane[5:0]$  $5$  $0$  $R1800h$  $$  $RW$  $0h$  $F0 Control For P3 Bot Data Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1804h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1804h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1804h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_mid_p3_lane[5:0]$  $5$  $0$  $R1804h$  $$  $RW$  $0h$  $F0 Control For P3 Mid Data Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1808h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1808h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1808h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_top_p3_lane[5:0]$  $5$  $0$  $R1808h$  $$  $RW$  $0h$  $F0 Control For P3 Top Data Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R180Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R180Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R180Ch$  $$  $RW$  $0h$  $$
$$dfe_f0_s_bot_p3_lane[5:0]$  $5$  $0$  $R180Ch$  $$  $RW$  $0h$  $F0 Control For P3 Bot Slicer Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1810h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1810h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1810h$  $$  $RW$  $0h$  $$
$$dfe_f0_s_mid_p3_lane[5:0]$  $5$  $0$  $R1810h$  $$  $RW$  $0h$  $F0 Control For P3 Mid Slicer Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1814h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1814h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1814h$  $$  $RW$  $0h$  $$
$$dfe_f0_s_top_p3_lane[5:0]$  $5$  $0$  $R1814h$  $$  $RW$  $0h$  $F0 Control For P3 Top Slicer Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1818h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1818h$  $$  $RW$  $0h$  $$
$$dfe_f2_d_bot_p3_lane[6:0]$  $6$  $0$  $R1818h$  $$  $RW$  $0h$  $F2 Control For P3 Bot Data Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R181Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R181Ch$  $$  $RW$  $0h$  $$
$$dfe_f2_d_mid_p3_lane[6:0]$  $6$  $0$  $R181Ch$  $$  $RW$  $0h$  $F2 Control For P3 Mid Data Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R1820h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1820h$  $$  $RW$  $0h$  $$
$$dfe_f2_d_top_p3_lane[6:0]$  $6$  $0$  $R1820h$  $$  $RW$  $0h$  $F2 Control For P3 Top Data Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R1824h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1824h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_bot_p3_lane[6:0]$  $6$  $0$  $R1824h$  $$  $RW$  $0h$  $F2 Control For P3 Bot Slicer Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R1828h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1828h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_mid_p3_lane[6:0]$  $6$  $0$  $R1828h$  $$  $RW$  $0h$  $F2 Control For P3 Mid Slicer Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R182Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R182Ch$  $$  $RW$  $0h$  $$
$$dfe_f2_s_top_p3_lane[6:0]$  $6$  $0$  $R182Ch$  $$  $RW$  $0h$  $F2 Control For P3 Top Slicer Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R1830h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1830h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1830h$  $$  $RW$  $0h$  $$
$$dfe_f3_d_bot_p3_lane[5:0]$  $5$  $0$  $R1830h$  $$  $RW$  $0h$  $F3 Control For P3 Bot Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1834h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1834h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1834h$  $$  $RW$  $0h$  $$
$$dfe_f3_d_mid_p3_lane[5:0]$  $5$  $0$  $R1834h$  $$  $RW$  $0h$  $F3 Control For P3 Mid Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1838h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1838h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1838h$  $$  $RW$  $0h$  $$
$$dfe_f3_d_top_p3_lane[5:0]$  $5$  $0$  $R1838h$  $$  $RW$  $0h$  $F3 Control For P3 Top Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R183Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R183Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R183Ch$  $$  $RW$  $0h$  $$
$$dfe_f3_s_bot_p3_lane[5:0]$  $5$  $0$  $R183Ch$  $$  $RW$  $0h$  $F3 Control For P3 Bot Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1840h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1840h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1840h$  $$  $RW$  $0h$  $$
$$dfe_f3_s_mid_p3_lane[5:0]$  $5$  $0$  $R1840h$  $$  $RW$  $0h$  $F3 Control For P3 Mid Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1844h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1844h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1844h$  $$  $RW$  $0h$  $$
$$dfe_f3_s_top_p3_lane[5:0]$  $5$  $0$  $R1844h$  $$  $RW$  $0h$  $F3 Control For P3 Top Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1848h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1848h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1848h$  $$  $RW$  $0h$  $$
$$dfe_f4_d_bot_p3_lane[5:0]$  $5$  $0$  $R1848h$  $$  $RW$  $0h$  $F4 Control For P3 Bot Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R184Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R184Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R184Ch$  $$  $RW$  $0h$  $$
$$dfe_f4_d_mid_p3_lane[5:0]$  $5$  $0$  $R184Ch$  $$  $RW$  $0h$  $F4 Control For P3 Mid Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1850h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1850h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1850h$  $$  $RW$  $0h$  $$
$$dfe_f4_d_top_p3_lane[5:0]$  $5$  $0$  $R1850h$  $$  $RW$  $0h$  $F4 Control For P3 Top Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1854h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1854h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1854h$  $$  $RW$  $0h$  $$
$$dfe_f4_s_bot_p3_lane[5:0]$  $5$  $0$  $R1854h$  $$  $RW$  $0h$  $F4 Control For P3 Bot Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1858h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1858h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1858h$  $$  $RW$  $0h$  $$
$$dfe_f4_s_mid_p3_lane[5:0]$  $5$  $0$  $R1858h$  $$  $RW$  $0h$  $F4 Control For P3 Mid Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R185Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R185Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R185Ch$  $$  $RW$  $0h$  $$
$$dfe_f4_s_top_p3_lane[5:0]$  $5$  $0$  $R185Ch$  $$  $RW$  $0h$  $F4 Control For P3 Top Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1860h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1860h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1860h$  $$  $RW$  $0h$  $$
$$dfe_f5_bot_p3_lane[5:0]$  $5$  $0$  $R1860h$  $$  $RW$  $0h$  $P3 F5 Magnitude Control. This Tap Is Controlled By The Output Of P3 Bot Samplers$
$$RESERVED$  $31$  $8$  $R1864h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1864h$  $$  $RW$  $0h$  $$
$$dfe_f5_sign_p3_lane$  $6$  $6$  $R1864h$  $$  $RW$  $0h$  $Sign For P3 F5. 0: Positive. 1: Negative$
$$dfe_f5_mid_p3_lane[5:0]$  $5$  $0$  $R1864h$  $$  $RW$  $0h$  $P3 F5 Magnitude Control. This Tap Is Controlled By The Output Of P3 Mid Samplers$
$$RESERVED$  $31$  $8$  $R1868h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1868h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1868h$  $$  $RW$  $0h$  $$
$$dfe_f5_top_p3_lane[5:0]$  $5$  $0$  $R1868h$  $$  $RW$  $0h$  $P3 F5 Magnitude Control. This Tap Is Controlled By The Output Of P3 Top Samplers$
$$RESERVED$  $31$  $8$  $R186Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R186Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R186Ch$  $$  $RW$  $0h$  $$
$$dfe_f6_bot_p3_lane[5:0]$  $5$  $0$  $R186Ch$  $$  $RW$  $0h$  $P3 F6 Magnitude Control. This Tap Is Controlled By The Output Of P3 Bot Samplers$
$$RESERVED$  $31$  $8$  $R1870h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1870h$  $$  $RW$  $0h$  $$
$$dfe_f6_sign_p3_lane$  $6$  $6$  $R1870h$  $$  $RW$  $0h$  $Sign For P3 F6. 0: Positive. 1: Negative$
$$dfe_f6_mid_p3_lane[5:0]$  $5$  $0$  $R1870h$  $$  $RW$  $0h$  $P3 F6 Magnitude Control. This Tap Is Controlled By The Output Of P3 Mid Samplers$
$$RESERVED$  $31$  $8$  $R1874h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1874h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1874h$  $$  $RW$  $0h$  $$
$$dfe_f6_top_p3_lane[5:0]$  $5$  $0$  $R1874h$  $$  $RW$  $0h$  $P3 F6 Magnitude Control. This Tap Is Controlled By The Output Of P3 Top Samplers$
$$RESERVED$  $31$  $8$  $R1878h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1878h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1878h$  $$  $RW$  $0h$  $$
$$dfe_f7_bot_p3_lane[5:0]$  $5$  $0$  $R1878h$  $$  $RW$  $0h$  $P3 F7 Magnitude Control. This Tap Is Controlled By The Output Of P3 Bot Samplers$
$$RESERVED$  $31$  $8$  $R187Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R187Ch$  $$  $RW$  $0h$  $$
$$dfe_f7_sign_p3_lane$  $6$  $6$  $R187Ch$  $$  $RW$  $0h$  $Sign For P3 F7. 0: Positive. 1: Negative$
$$dfe_f7_mid_p3_lane[5:0]$  $5$  $0$  $R187Ch$  $$  $RW$  $0h$  $P3 F7 Magnitude Control. This Tap Is Controlled By The Output Of P3 Mid Samplers$
$$RESERVED$  $31$  $8$  $R1880h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1880h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1880h$  $$  $RW$  $0h$  $$
$$dfe_f7_top_p3_lane[5:0]$  $5$  $0$  $R1880h$  $$  $RW$  $0h$  $P3 F7 Magnitude Control. This Tap Is Controlled By The Output Of P3 Top Samplers$
$$RESERVED$  $31$  $8$  $R1884h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1884h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1884h$  $$  $RW$  $0h$  $$
$$dfe_f8_bot_p3_lane[5:0]$  $5$  $0$  $R1884h$  $$  $RW$  $0h$  $P3 F8 Magnitude Control. This Tap Is Controlled By The Output Of P3 Bot Samplers$
$$RESERVED$  $31$  $8$  $R1888h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1888h$  $$  $RW$  $0h$  $$
$$dfe_f8_sign_p3_lane$  $6$  $6$  $R1888h$  $$  $RW$  $0h$  $Sign For P3 F8. 0: Positive. 1: Negative$
$$dfe_f8_mid_p3_lane[5:0]$  $5$  $0$  $R1888h$  $$  $RW$  $0h$  $P3 F8 Magnitude Control. This Tap Is Controlled By The Output Of P3 Mid Samplers$
$$RESERVED$  $31$  $8$  $R188Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R188Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R188Ch$  $$  $RW$  $0h$  $$
$$dfe_f8_top_p3_lane[5:0]$  $5$  $0$  $R188Ch$  $$  $RW$  $0h$  $P3 F8 Magnitude Control. This Tap Is Controlled By The Output Of P3 Top Samplers$
$$RESERVED$  $31$  $8$  $R1890h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1890h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1890h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1890h$  $$  $RW$  $0h$  $$
$$dfe_f9_lsb_p3_lane[4:0]$  $4$  $0$  $R1890h$  $$  $RW$  $0h$  $P3 F9 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1894h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1894h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1894h$  $$  $RW$  $0h$  $$
$$dfe_f9_sign_p3_lane$  $5$  $5$  $R1894h$  $$  $RW$  $0h$  $Sign For P3 F9. 0: Positive. 1: Negative$
$$dfe_f9_msb_p3_lane[4:0]$  $4$  $0$  $R1894h$  $$  $RW$  $0h$  $P3 F9 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1898h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1898h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1898h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1898h$  $$  $RW$  $0h$  $$
$$dfe_f10_lsb_p3_lane[4:0]$  $4$  $0$  $R1898h$  $$  $RW$  $0h$  $P3 F10 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R189Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R189Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R189Ch$  $$  $RW$  $0h$  $$
$$dfe_f10_sign_p3_lane$  $5$  $5$  $R189Ch$  $$  $RW$  $0h$  $Sign For P3 F10. 0: Positive. 1: Negative$
$$dfe_f10_msb_p3_lane[4:0]$  $4$  $0$  $R189Ch$  $$  $RW$  $0h$  $P3 F10 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R18A0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18A0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18A0h$  $$  $RW$  $0h$  $$
$$dfe_f11_sign_p3_lane$  $5$  $5$  $R18A0h$  $$  $RW$  $0h$  $Sign For P3 F11. 0: Positive. 1: Negative$
$$dfe_f11_p3_lane[4:0]$  $4$  $0$  $R18A0h$  $$  $RW$  $0h$  $P3 F11 Magnitude Control$
$$RESERVED$  $31$  $8$  $R18A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R18A4h$  $$  $RW$  $0h$  $$
$$dfe_f12_lsb_p3_lane[4:0]$  $4$  $0$  $R18A4h$  $$  $RW$  $0h$  $P3 F12 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R18A8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18A8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18A8h$  $$  $RW$  $0h$  $$
$$dfe_f12_sign_p3_lane$  $5$  $5$  $R18A8h$  $$  $RW$  $0h$  $Sign For P3 F12. 0: Positive. 1: Negative$
$$dfe_f12_msb_p3_lane[4:0]$  $4$  $0$  $R18A8h$  $$  $RW$  $0h$  $P3 F12 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R18ACh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18ACh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18ACh$  $$  $RW$  $0h$  $$
$$dfe_f13_sign_p3_lane$  $5$  $5$  $R18ACh$  $$  $RW$  $0h$  $Sign For P3 F13. 0: Positive. 1: Negative$
$$dfe_f13_p3_lane[4:0]$  $4$  $0$  $R18ACh$  $$  $RW$  $0h$  $P3 F13 Magnitude Control$
$$RESERVED$  $31$  $8$  $R18B0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18B0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18B0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R18B0h$  $$  $RW$  $0h$  $$
$$dfe_f14_lsb_p3_lane[4:0]$  $4$  $0$  $R18B0h$  $$  $RW$  $0h$  $P3 F14 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R18B4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18B4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18B4h$  $$  $RW$  $0h$  $$
$$dfe_f14_sign_p3_lane$  $5$  $5$  $R18B4h$  $$  $RW$  $0h$  $Sign For P3 F14. 0: Positive. 1: Negative$
$$dfe_f14_msb_p3_lane[4:0]$  $4$  $0$  $R18B4h$  $$  $RW$  $0h$  $P3 F14 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R18B8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18B8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18B8h$  $$  $RW$  $0h$  $$
$$dfe_f15_sign_p3_lane$  $5$  $5$  $R18B8h$  $$  $RW$  $0h$  $Sign For P3 F15. 0: Positive. 1: Negative$
$$dfe_f15_p3_lane[4:0]$  $4$  $0$  $R18B8h$  $$  $RW$  $0h$  $P3 F15 Magnitude Control$
$$RESERVED$  $31$  $8$  $R18BCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18BCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18BCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R18BCh$  $$  $RW$  $0h$  $$
$$dfe_f16_lsb_p3_lane[4:0]$  $4$  $0$  $R18BCh$  $$  $RW$  $0h$  $P3 F16 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R18C0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18C0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18C0h$  $$  $RW$  $0h$  $$
$$dfe_f16_sign_p3_lane$  $5$  $5$  $R18C0h$  $$  $RW$  $0h$  $Sign For P3 F16. 0: Positive. 1: Negative$
$$dfe_f16_msb_p3_lane[4:0]$  $4$  $0$  $R18C0h$  $$  $RW$  $0h$  $P3 F16 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R18C4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18C4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18C4h$  $$  $RW$  $0h$  $$
$$dfe_f17_sign_p3_lane$  $5$  $5$  $R18C4h$  $$  $RW$  $0h$  $Sign For P3 F17. 0: Positive. 1: Negative$
$$dfe_f17_p3_lane[4:0]$  $4$  $0$  $R18C4h$  $$  $RW$  $0h$  $P3 F17 Magnitude Control$
$$RESERVED$  $31$  $8$  $R18C8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18C8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18C8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R18C8h$  $$  $RW$  $0h$  $$
$$dfe_f18_lsb_p3_lane[4:0]$  $4$  $0$  $R18C8h$  $$  $RW$  $0h$  $P3 F18 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R18CCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18CCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18CCh$  $$  $RW$  $0h$  $$
$$dfe_f18_sign_p3_lane$  $5$  $5$  $R18CCh$  $$  $RW$  $0h$  $Sign For P3 F18. 0: Positive. 1: Negative$
$$dfe_f18_msb_p3_lane[4:0]$  $4$  $0$  $R18CCh$  $$  $RW$  $0h$  $P3 F18 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R18D0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18D0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18D0h$  $$  $RW$  $0h$  $$
$$dfe_f19_sign_p3_lane$  $5$  $5$  $R18D0h$  $$  $RW$  $0h$  $Sign For P3 F19. 0: Positive. 1: Negative$
$$dfe_f19_p3_lane[4:0]$  $4$  $0$  $R18D0h$  $$  $RW$  $0h$  $P3 F19 Magnitude Control$
$$RESERVED$  $31$  $8$  $R18D4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18D4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18D4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R18D4h$  $$  $RW$  $0h$  $$
$$dfe_f20_lsb_p3_lane[4:0]$  $4$  $0$  $R18D4h$  $$  $RW$  $0h$  $P3 F20 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R18D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18D8h$  $$  $RW$  $0h$  $$
$$dfe_f20_sign_p3_lane$  $5$  $5$  $R18D8h$  $$  $RW$  $0h$  $Sign For P3 F20. 0: Positive. 1: Negative$
$$dfe_f20_msb_p3_lane[4:0]$  $4$  $0$  $R18D8h$  $$  $RW$  $0h$  $P3 F20 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R18DCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18DCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18DCh$  $$  $RW$  $0h$  $$
$$dfe_f21_sign_p3_lane$  $5$  $5$  $R18DCh$  $$  $RW$  $0h$  $Sign For P3 F21. 0: Positive. 1: Negative$
$$dfe_f21_p3_lane[4:0]$  $4$  $0$  $R18DCh$  $$  $RW$  $0h$  $P3 F21 Magnitude Control$
$$RESERVED$  $31$  $8$  $R18E0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18E0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18E0h$  $$  $RW$  $0h$  $$
$$dfe_f22_sign_p3_lane$  $5$  $5$  $R18E0h$  $$  $RW$  $0h$  $Sign For P3 F22. 0: Positive. 1: Negative$
$$dfe_f22_p3_lane[4:0]$  $4$  $0$  $R18E0h$  $$  $RW$  $0h$  $P3 F22 Magnitude Control$
$$RESERVED$  $31$  $8$  $R18E4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18E4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18E4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R18E4h$  $$  $RW$  $0h$  $$
$$dfe_f23_sign_p3_lane$  $4$  $4$  $R18E4h$  $$  $RW$  $0h$  $Sign For P3 F23. 0: Positive. 1: Negative$
$$dfe_f23_p3_lane[3:0]$  $3$  $0$  $R18E4h$  $$  $RW$  $0h$  $P3 F23 Magnitude Control$
$$RESERVED$  $31$  $8$  $R18E8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18E8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18E8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R18E8h$  $$  $RW$  $0h$  $$
$$dfe_f24_sign_p3_lane$  $4$  $4$  $R18E8h$  $$  $RW$  $0h$  $Sign For P3 F24. 0: Positive. 1: Negative$
$$dfe_f24_p3_lane[3:0]$  $3$  $0$  $R18E8h$  $$  $RW$  $0h$  $P3 F24 Magnitude Control$
$$RESERVED$  $31$  $8$  $R18ECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18ECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18ECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R18ECh$  $$  $RW$  $0h$  $$
$$dfe_f25_sign_p3_lane$  $4$  $4$  $R18ECh$  $$  $RW$  $0h$  $Sign For P3 F25. 0: Positive. 1: Negative$
$$dfe_f25_p3_lane[3:0]$  $3$  $0$  $R18ECh$  $$  $RW$  $0h$  $P3 F25 Magnitude Control$
$$RESERVED$  $31$  $8$  $R18F0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18F0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18F0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R18F0h$  $$  $RW$  $0h$  $$
$$dfe_f26_sign_p3_lane$  $4$  $4$  $R18F0h$  $$  $RW$  $0h$  $Sign For P3 F26. 0: Positive. 1: Negative$
$$dfe_f26_p3_lane[3:0]$  $3$  $0$  $R18F0h$  $$  $RW$  $0h$  $P3 F26 Magnitude Control$
$$RESERVED$  $31$  $8$  $R18F4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18F4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18F4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R18F4h$  $$  $RW$  $0h$  $$
$$dfe_f27_sign_p3_lane$  $4$  $4$  $R18F4h$  $$  $RW$  $0h$  $Sign For P3 F27. 0: Positive. 1: Negative$
$$dfe_f27_p3_lane[3:0]$  $3$  $0$  $R18F4h$  $$  $RW$  $0h$  $P3 F27 Magnitude Control$
$$RESERVED$  $31$  $8$  $R18F8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18F8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18F8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R18F8h$  $$  $RW$  $0h$  $$
$$dfe_f28_sign_p3_lane$  $4$  $4$  $R18F8h$  $$  $RW$  $0h$  $Sign For P3 F28. 0: Positive. 1: Negative$
$$dfe_f28_p3_lane[3:0]$  $3$  $0$  $R18F8h$  $$  $RW$  $0h$  $P3 F28 Magnitude Control$
$$RESERVED$  $31$  $8$  $R18FCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R18FCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R18FCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R18FCh$  $$  $RW$  $0h$  $$
$$dfe_f29_sign_p3_lane$  $4$  $4$  $R18FCh$  $$  $RW$  $0h$  $Sign For P3 F29. 0: Positive. 1: Negative$
$$dfe_f29_p3_lane[3:0]$  $3$  $0$  $R18FCh$  $$  $RW$  $0h$  $P3 F29 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1900h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1900h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1900h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1900h$  $$  $RW$  $0h$  $$
$$dfe_f30_sign_p3_lane$  $4$  $4$  $R1900h$  $$  $RW$  $0h$  $Sign For P3 F30. 0: Positive. 1: Negative$
$$dfe_f30_p3_lane[3:0]$  $3$  $0$  $R1900h$  $$  $RW$  $0h$  $P3 F30 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1904h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1904h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1904h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1904h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R1904h$  $$  $RW$  $0h$  $$
$$f2_tune_bot_d_p3_lane[3:0]$  $3$  $0$  $R1904h$  $$  $RW$  $6h$  $Scale The Weighting Of F2 In Each P3 Data Sampler Controlled By The Output Of P3 Bot Data Sampler&#xd;&#xa;LSB Not Used. Bigger Code Means Bigger Scaling$
$$RESERVED$  $31$  $8$  $R1908h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1908h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1908h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1908h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R1908h$  $$  $RW$  $0h$  $$
$$f2_tune_bot_s_p3_lane[3:0]$  $3$  $0$  $R1908h$  $$  $RW$  $6h$  $Scale The Weighting Of F2 In Each P3 Slicer Sampler Controlled By The Output Of P3 Bot Slicer Sampler.&#xd;&#xa;LSB Not Used. Bigger Code Means Bigger Scaling$
$$RESERVED$  $31$  $8$  $R190Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R190Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R190Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R190Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R190Ch$  $$  $RW$  $0h$  $$
$$f2_tune_top_d_p3_lane[3:0]$  $3$  $0$  $R190Ch$  $$  $RW$  $6h$  $Scale The Weighting Of F2 In Each P3 Data Sampler Controlled By The Output Of P3 Top Data Sampler.&#xd;&#xa;LSB Not Used. Bigger Code Means Bigger Scaling$
$$RESERVED$  $31$  $8$  $R1910h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1910h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1910h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1910h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R1910h$  $$  $RW$  $0h$  $$
$$f2_tune_top_s_p3_lane[3:0]$  $3$  $0$  $R1910h$  $$  $RW$  $6h$  $Scale The Weighting Of F2 In Each P3 Slicer Sampler Controlled By The Output Of P3 Top Slicer Sampler.&#xd;&#xa;LSB Not Used. Bigger Code Means Bigger Scaling$
$$RESERVED$  $31$  $8$  $R1914h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1914h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1914h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1914h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_bot_p3_lane[4:0]$  $4$  $0$  $R1914h$  $$  $RW$  $0h$  $N Side Vref Control For Bot P3 Sampler$
$$RESERVED$  $31$  $8$  $R1918h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1918h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1918h$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_bot_p3_lane$  $5$  $5$  $R1918h$  $$  $RW$  $0h$  $Sign Control Of Vref For Bottom Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_bot_p3_lane[4:0]$  $4$  $0$  $R1918h$  $$  $RW$  $0h$  $P Side Vref Control For Bot P3 Sampler$
$$RESERVED$  $31$  $8$  $R191Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R191Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R191Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R191Ch$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_mid_p3_lane[4:0]$  $4$  $0$  $R191Ch$  $$  $RW$  $0h$  $N Side Vref Control For Mid P3 Sampler$
$$RESERVED$  $31$  $8$  $R1920h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1920h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1920h$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_mid_p3_lane$  $5$  $5$  $R1920h$  $$  $RW$  $0h$  $Sign Control Of Vref For Middle Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_mid_p3_lane[4:0]$  $4$  $0$  $R1920h$  $$  $RW$  $0h$  $P Side Vref Control For Mid P3 Sampler$
$$RESERVED$  $31$  $8$  $R1924h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1924h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1924h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1924h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_top_p3_lane[4:0]$  $4$  $0$  $R1924h$  $$  $RW$  $0h$  $N Side Vref Control For Top P3 Sampler$
$$RESERVED$  $31$  $8$  $R1928h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1928h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1928h$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_top_p3_lane$  $5$  $5$  $R1928h$  $$  $RW$  $0h$  $Sign Control Of Vref For Top P3 Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_top_p3_lane[4:0]$  $4$  $0$  $R1928h$  $$  $RW$  $0h$  $P Side Vref Control For Top P3 Sampler$
$$RESERVED$  $31$  $8$  $R192Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R192Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R192Ch$  $$  $RW$  $0h$  $$
$$ofst_d_bot_p3_lane[5:0]$  $5$  $0$  $R192Ch$  $$  $RW$  $0h$  $Offset Control For P3 Bot Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1930h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1930h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1930h$  $$  $RW$  $0h$  $$
$$ofst_d_mid_p3_lane[5:0]$  $5$  $0$  $R1930h$  $$  $RW$  $0h$  $Offset Control For P3 Mid Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1934h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1934h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1934h$  $$  $RW$  $0h$  $$
$$ofst_d_top_p3_lane[5:0]$  $5$  $0$  $R1934h$  $$  $RW$  $0h$  $Offset Control For P3 Top Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1938h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1938h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1938h$  $$  $RW$  $0h$  $$
$$ofst_s_bot_p3_lane[5:0]$  $5$  $0$  $R1938h$  $$  $RW$  $0h$  $Offset Control For P3 Bot Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R193Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R193Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R193Ch$  $$  $RW$  $0h$  $$
$$ofst_s_mid_p3_lane[5:0]$  $5$  $0$  $R193Ch$  $$  $RW$  $0h$  $Offset Control For P3 Mid Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1940h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1940h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1940h$  $$  $RW$  $0h$  $$
$$ofst_s_top_p3_lane[5:0]$  $5$  $0$  $R1940h$  $$  $RW$  $0h$  $Offset Control For P3 Top Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1944h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1944h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1944h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1944h$  $$  $RW$  $0h$  $$
$$ofst_edge_neg_p3_lane[4:0]$  $4$  $0$  $R1944h$  $$  $RW$  $0h$  $N Side Offset Control For P3 Edge Sampler$
$$RESERVED$  $31$  $8$  $R1948h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1948h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1948h$  $$  $RW$  $0h$  $$
$$ofst_edge_sign_p3_lane$  $5$  $5$  $R1948h$  $$  $RW$  $0h$  $Offset Sign Control For P3 Edge Sampler$
$$ofst_edge_pos_p3_lane[4:0]$  $4$  $0$  $R1948h$  $$  $RW$  $0h$  $P Side Offset Control For P3 Edge Sampler$
$$RESERVED$  $31$  $8$  $R194Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R194Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R194Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R194Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R194Ch$  $$  $RW$  $0h$  $$
$$ctle_current1_sel_post_lane[3:0]$  $3$  $0$  $R194Ch$  $$  $RW$  $0h$  $Select CTLE First Stage Post Branch Current&#xd;&#xa;Control It The Same As CTLE_RL1_SEL_POST[3:0] To Keep Common Mode Constant$
$$RESERVED$  $31$  $8$  $R1C00h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C00h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C00h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_bot_p4_lane[5:0]$  $5$  $0$  $R1C00h$  $$  $RW$  $0h$  $F0 Control For P4 Bot Data Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1C04h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C04h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C04h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_mid_p4_lane[5:0]$  $5$  $0$  $R1C04h$  $$  $RW$  $0h$  $F0 Control For P4 Mid Data Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1C08h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C08h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C08h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_top_p4_lane[5:0]$  $5$  $0$  $R1C08h$  $$  $RW$  $0h$  $F0 Control For P4 Top Data Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1C0Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C0Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C0Ch$  $$  $RW$  $0h$  $$
$$dfe_f0_s_bot_p4_lane[5:0]$  $5$  $0$  $R1C0Ch$  $$  $RW$  $0h$  $F0 Control For P4 Bot Slicer Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1C10h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C10h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C10h$  $$  $RW$  $0h$  $$
$$dfe_f0_s_mid_p4_lane[5:0]$  $5$  $0$  $R1C10h$  $$  $RW$  $0h$  $F0 Control For P4 Mid Slicer Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1C14h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C14h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C14h$  $$  $RW$  $0h$  $$
$$dfe_f0_s_top_p4_lane[5:0]$  $5$  $0$  $R1C14h$  $$  $RW$  $0h$  $F0 Control For P4 Top Slicer Samplers. No Sign$
$$RESERVED$  $31$  $8$  $R1C18h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C18h$  $$  $RW$  $0h$  $$
$$dfe_f2_d_bot_p4_lane[6:0]$  $6$  $0$  $R1C18h$  $$  $RW$  $0h$  $F2 Control For P4 Bot Data Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R1C1Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C1Ch$  $$  $RW$  $0h$  $$
$$dfe_f2_d_mid_p4_lane[6:0]$  $6$  $0$  $R1C1Ch$  $$  $RW$  $0h$  $F2 Control For P4 Mid Data Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R1C20h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C20h$  $$  $RW$  $0h$  $$
$$dfe_f2_d_top_p4_lane[6:0]$  $6$  $0$  $R1C20h$  $$  $RW$  $0h$  $F2 Control For P4 Top Data Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R1C24h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C24h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_bot_p4_lane[6:0]$  $6$  $0$  $R1C24h$  $$  $RW$  $0h$  $F2 Control For P4 Bot Slicer Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R1C28h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C28h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_mid_p4_lane[6:0]$  $6$  $0$  $R1C28h$  $$  $RW$  $0h$  $F2 Control For P4 Mid Slicer Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R1C2Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C2Ch$  $$  $RW$  $0h$  $$
$$dfe_f2_s_top_p4_lane[6:0]$  $6$  $0$  $R1C2Ch$  $$  $RW$  $0h$  $F2 Control For P4 Top Slicer Samplers. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R1C30h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C30h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C30h$  $$  $RW$  $0h$  $$
$$dfe_f3_d_bot_p4_lane[5:0]$  $5$  $0$  $R1C30h$  $$  $RW$  $0h$  $F3 Control For P4 Bot Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1C34h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C34h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C34h$  $$  $RW$  $0h$  $$
$$dfe_f3_d_mid_p4_lane[5:0]$  $5$  $0$  $R1C34h$  $$  $RW$  $0h$  $F3 Control For P4 Mid Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1C38h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C38h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C38h$  $$  $RW$  $0h$  $$
$$dfe_f3_d_top_p4_lane[5:0]$  $5$  $0$  $R1C38h$  $$  $RW$  $0h$  $F3 Control For P4 Top Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1C3Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C3Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C3Ch$  $$  $RW$  $0h$  $$
$$dfe_f3_s_bot_p4_lane[5:0]$  $5$  $0$  $R1C3Ch$  $$  $RW$  $0h$  $F3 Control For P4 Bot Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1C40h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C40h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C40h$  $$  $RW$  $0h$  $$
$$dfe_f3_s_mid_p4_lane[5:0]$  $5$  $0$  $R1C40h$  $$  $RW$  $0h$  $F3 Control For P4 Mid Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1C44h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C44h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C44h$  $$  $RW$  $0h$  $$
$$dfe_f3_s_top_p4_lane[5:0]$  $5$  $0$  $R1C44h$  $$  $RW$  $0h$  $F3 Control For P4 Top Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1C48h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C48h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C48h$  $$  $RW$  $0h$  $$
$$dfe_f4_d_bot_p4_lane[5:0]$  $5$  $0$  $R1C48h$  $$  $RW$  $0h$  $F4 Control For P4 Bot Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1C4Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C4Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C4Ch$  $$  $RW$  $0h$  $$
$$dfe_f4_d_mid_p4_lane[5:0]$  $5$  $0$  $R1C4Ch$  $$  $RW$  $0h$  $F4 Control For P4 Mid Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1C50h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C50h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C50h$  $$  $RW$  $0h$  $$
$$dfe_f4_d_top_p4_lane[5:0]$  $5$  $0$  $R1C50h$  $$  $RW$  $0h$  $F4 Control For P4 Top Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1C54h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C54h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C54h$  $$  $RW$  $0h$  $$
$$dfe_f4_s_bot_p4_lane[5:0]$  $5$  $0$  $R1C54h$  $$  $RW$  $0h$  $F4 Control For P4 Bot Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1C58h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C58h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C58h$  $$  $RW$  $0h$  $$
$$dfe_f4_s_mid_p4_lane[5:0]$  $5$  $0$  $R1C58h$  $$  $RW$  $0h$  $F4 Control For P4 Mid Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1C5Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C5Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C5Ch$  $$  $RW$  $0h$  $$
$$dfe_f4_s_top_p4_lane[5:0]$  $5$  $0$  $R1C5Ch$  $$  $RW$  $0h$  $F4 Control For P4 Top Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1C60h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C60h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C60h$  $$  $RW$  $0h$  $$
$$dfe_f5_bot_p4_lane[5:0]$  $5$  $0$  $R1C60h$  $$  $RW$  $0h$  $P4 F5 Magnitude Control. This Tap Is Controlled By The Output Of P4 Bot Samplers$
$$RESERVED$  $31$  $8$  $R1C64h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C64h$  $$  $RW$  $0h$  $$
$$dfe_f5_sign_p4_lane$  $6$  $6$  $R1C64h$  $$  $RW$  $0h$  $Sign For P4 F5. 0: Positive. 1: Negative$
$$dfe_f5_mid_p4_lane[5:0]$  $5$  $0$  $R1C64h$  $$  $RW$  $0h$  $P4 F5 Magnitude Control. This Tap Is Controlled By The Output Of P4 Mid Samplers$
$$RESERVED$  $31$  $8$  $R1C68h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C68h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C68h$  $$  $RW$  $0h$  $$
$$dfe_f5_top_p4_lane[5:0]$  $5$  $0$  $R1C68h$  $$  $RW$  $0h$  $P4 F5 Magnitude Control. This Tap Is Controlled By The Output Of P4 Top Samplers$
$$RESERVED$  $31$  $8$  $R1C6Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C6Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C6Ch$  $$  $RW$  $0h$  $$
$$dfe_f6_bot_p4_lane[5:0]$  $5$  $0$  $R1C6Ch$  $$  $RW$  $0h$  $P4 F6 Magnitude Control. This Tap Is Controlled By The Output Of P4 Bot Samplers$
$$RESERVED$  $31$  $8$  $R1C70h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C70h$  $$  $RW$  $0h$  $$
$$dfe_f6_sign_p4_lane$  $6$  $6$  $R1C70h$  $$  $RW$  $0h$  $Sign For P4 F6. 0: Positive. 1: Negative$
$$dfe_f6_mid_p4_lane[5:0]$  $5$  $0$  $R1C70h$  $$  $RW$  $0h$  $P4 F6 Magnitude Control. This Tap Is Controlled By The Output Of P4 Mid Samplers$
$$RESERVED$  $31$  $8$  $R1C74h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C74h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C74h$  $$  $RW$  $0h$  $$
$$dfe_f6_top_p4_lane[5:0]$  $5$  $0$  $R1C74h$  $$  $RW$  $0h$  $P4 F6 Magnitude Control. This Tap Is Controlled By The Output Of P4 Top Samplers$
$$RESERVED$  $31$  $8$  $R1C78h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C78h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C78h$  $$  $RW$  $0h$  $$
$$dfe_f7_bot_p4_lane[5:0]$  $5$  $0$  $R1C78h$  $$  $RW$  $0h$  $P4 F7 Magnitude Control. This Tap Is Controlled By The Output Of P4 Bot Samplers$
$$RESERVED$  $31$  $8$  $R1C7Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C7Ch$  $$  $RW$  $0h$  $$
$$dfe_f7_sign_p4_lane$  $6$  $6$  $R1C7Ch$  $$  $RW$  $0h$  $Sign For P4 F7. 0: Positive. 1: Negative$
$$dfe_f7_mid_p4_lane[5:0]$  $5$  $0$  $R1C7Ch$  $$  $RW$  $0h$  $P4 F7 Magnitude Control. This Tap Is Controlled By The Output Of P4 Mid Samplers$
$$RESERVED$  $31$  $8$  $R1C80h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C80h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C80h$  $$  $RW$  $0h$  $$
$$dfe_f7_top_p4_lane[5:0]$  $5$  $0$  $R1C80h$  $$  $RW$  $0h$  $P4 F7 Magnitude Control. This Tap Is Controlled By The Output Of P4 Top Samplers$
$$RESERVED$  $31$  $8$  $R1C84h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C84h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C84h$  $$  $RW$  $0h$  $$
$$dfe_f8_bot_p4_lane[5:0]$  $5$  $0$  $R1C84h$  $$  $RW$  $0h$  $P4 F8 Magnitude Control. This Tap Is Controlled By The Output Of P4 Bot Samplers$
$$RESERVED$  $31$  $8$  $R1C88h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C88h$  $$  $RW$  $0h$  $$
$$dfe_f8_sign_p4_lane$  $6$  $6$  $R1C88h$  $$  $RW$  $0h$  $Sign For P4 F8. 0: Positive. 1: Negative$
$$dfe_f8_mid_p4_lane[5:0]$  $5$  $0$  $R1C88h$  $$  $RW$  $0h$  $P4 F8 Magnitude Control. This Tap Is Controlled By The Output Of P4 Mid Samplers$
$$RESERVED$  $31$  $8$  $R1C8Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C8Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C8Ch$  $$  $RW$  $0h$  $$
$$dfe_f8_top_p4_lane[5:0]$  $5$  $0$  $R1C8Ch$  $$  $RW$  $0h$  $P4 F8 Magnitude Control. This Tap Is Controlled By The Output Of P4 Top Samplers$
$$RESERVED$  $31$  $8$  $R1C90h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C90h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C90h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1C90h$  $$  $RW$  $0h$  $$
$$dfe_f9_lsb_p4_lane[4:0]$  $4$  $0$  $R1C90h$  $$  $RW$  $0h$  $P4 F9 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1C94h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C94h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C94h$  $$  $RW$  $0h$  $$
$$dfe_f9_sign_p4_lane$  $5$  $5$  $R1C94h$  $$  $RW$  $0h$  $Sign For P4 F9. 0: Positive. 1: Negative$
$$dfe_f9_msb_p4_lane[4:0]$  $4$  $0$  $R1C94h$  $$  $RW$  $0h$  $P4 F9 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1C98h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C98h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C98h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1C98h$  $$  $RW$  $0h$  $$
$$dfe_f10_lsb_p4_lane[4:0]$  $4$  $0$  $R1C98h$  $$  $RW$  $0h$  $P4 F10 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1C9Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1C9Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1C9Ch$  $$  $RW$  $0h$  $$
$$dfe_f10_sign_p4_lane$  $5$  $5$  $R1C9Ch$  $$  $RW$  $0h$  $Sign For P4 F10. 0: Positive. 1: Negative$
$$dfe_f10_msb_p4_lane[4:0]$  $4$  $0$  $R1C9Ch$  $$  $RW$  $0h$  $P4 F10 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1CA0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CA0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CA0h$  $$  $RW$  $0h$  $$
$$dfe_f11_sign_p4_lane$  $5$  $5$  $R1CA0h$  $$  $RW$  $0h$  $Sign For P4 F11. 0: Positive. 1: Negative$
$$dfe_f11_p4_lane[4:0]$  $4$  $0$  $R1CA0h$  $$  $RW$  $0h$  $P4 F11 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1CA4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CA4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CA4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1CA4h$  $$  $RW$  $0h$  $$
$$dfe_f12_lsb_p4_lane[4:0]$  $4$  $0$  $R1CA4h$  $$  $RW$  $0h$  $P4 F12 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1CA8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CA8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CA8h$  $$  $RW$  $0h$  $$
$$dfe_f12_sign_p4_lane$  $5$  $5$  $R1CA8h$  $$  $RW$  $0h$  $Sign For P4 F12. 0: Positive. 1: Negative$
$$dfe_f12_msb_p4_lane[4:0]$  $4$  $0$  $R1CA8h$  $$  $RW$  $0h$  $P4 F12 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1CACh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CACh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CACh$  $$  $RW$  $0h$  $$
$$dfe_f13_sign_p4_lane$  $5$  $5$  $R1CACh$  $$  $RW$  $0h$  $Sign For P4 F13. 0: Positive. 1: Negative$
$$dfe_f13_p4_lane[4:0]$  $4$  $0$  $R1CACh$  $$  $RW$  $0h$  $P4 F13 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1CB0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CB0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CB0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1CB0h$  $$  $RW$  $0h$  $$
$$dfe_f14_lsb_p4_lane[4:0]$  $4$  $0$  $R1CB0h$  $$  $RW$  $0h$  $P4 F14 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1CB4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CB4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CB4h$  $$  $RW$  $0h$  $$
$$dfe_f14_sign_p4_lane$  $5$  $5$  $R1CB4h$  $$  $RW$  $0h$  $Sign For P4 F14. 0: Positive. 1: Negative$
$$dfe_f14_msb_p4_lane[4:0]$  $4$  $0$  $R1CB4h$  $$  $RW$  $0h$  $P4 F14 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1CB8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CB8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CB8h$  $$  $RW$  $0h$  $$
$$dfe_f15_sign_p4_lane$  $5$  $5$  $R1CB8h$  $$  $RW$  $0h$  $Sign For P4 F15. 0: Positive. 1: Negative$
$$dfe_f15_p4_lane[4:0]$  $4$  $0$  $R1CB8h$  $$  $RW$  $0h$  $P4 F15 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1CBCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CBCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CBCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1CBCh$  $$  $RW$  $0h$  $$
$$dfe_f16_lsb_p4_lane[4:0]$  $4$  $0$  $R1CBCh$  $$  $RW$  $0h$  $P4 F16 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1CC0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CC0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CC0h$  $$  $RW$  $0h$  $$
$$dfe_f16_sign_p4_lane$  $5$  $5$  $R1CC0h$  $$  $RW$  $0h$  $Sign For P4 F16. 0: Positive. 1: Negative$
$$dfe_f16_msb_p4_lane[4:0]$  $4$  $0$  $R1CC0h$  $$  $RW$  $0h$  $P4 F16 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1CC4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CC4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CC4h$  $$  $RW$  $0h$  $$
$$dfe_f17_sign_p4_lane$  $5$  $5$  $R1CC4h$  $$  $RW$  $0h$  $Sign For P4 F17. 0: Positive. 1: Negative$
$$dfe_f17_p4_lane[4:0]$  $4$  $0$  $R1CC4h$  $$  $RW$  $0h$  $P4 F17 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1CC8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CC8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CC8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1CC8h$  $$  $RW$  $0h$  $$
$$dfe_f18_lsb_p4_lane[4:0]$  $4$  $0$  $R1CC8h$  $$  $RW$  $0h$  $P4 F18 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1CCCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CCCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CCCh$  $$  $RW$  $0h$  $$
$$dfe_f18_sign_p4_lane$  $5$  $5$  $R1CCCh$  $$  $RW$  $0h$  $Sign For P4 F18. 0: Positive. 1: Negative$
$$dfe_f18_msb_p4_lane[4:0]$  $4$  $0$  $R1CCCh$  $$  $RW$  $0h$  $P4 F18 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1CD0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CD0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CD0h$  $$  $RW$  $0h$  $$
$$dfe_f19_sign_p4_lane$  $5$  $5$  $R1CD0h$  $$  $RW$  $0h$  $Sign For P4 F19. 0: Positive. 1: Negative$
$$dfe_f19_p4_lane[4:0]$  $4$  $0$  $R1CD0h$  $$  $RW$  $0h$  $P4 F19 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1CD4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CD4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CD4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1CD4h$  $$  $RW$  $0h$  $$
$$dfe_f20_lsb_p4_lane[4:0]$  $4$  $0$  $R1CD4h$  $$  $RW$  $0h$  $P4 F20 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1CD8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CD8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CD8h$  $$  $RW$  $0h$  $$
$$dfe_f20_sign_p4_lane$  $5$  $5$  $R1CD8h$  $$  $RW$  $0h$  $Sign For P4 F20. 0: Positive. 1: Negative$
$$dfe_f20_msb_p4_lane[4:0]$  $4$  $0$  $R1CD8h$  $$  $RW$  $0h$  $P4 F20 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$RESERVED$  $31$  $8$  $R1CDCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CDCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CDCh$  $$  $RW$  $0h$  $$
$$dfe_f21_sign_p4_lane$  $5$  $5$  $R1CDCh$  $$  $RW$  $0h$  $Sign For P4 F21. 0: Positive. 1: Negative$
$$dfe_f21_p4_lane[4:0]$  $4$  $0$  $R1CDCh$  $$  $RW$  $0h$  $P4 F21 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1CE0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CE0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CE0h$  $$  $RW$  $0h$  $$
$$dfe_f22_sign_p4_lane$  $5$  $5$  $R1CE0h$  $$  $RW$  $0h$  $Sign For P4 F22. 0: Positive. 1: Negative$
$$dfe_f22_p4_lane[4:0]$  $4$  $0$  $R1CE0h$  $$  $RW$  $0h$  $P4 F22 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1CE4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CE4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CE4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1CE4h$  $$  $RW$  $0h$  $$
$$dfe_f23_sign_p4_lane$  $4$  $4$  $R1CE4h$  $$  $RW$  $0h$  $Sign For P4 F23. 0: Positive. 1: Negative$
$$dfe_f23_p4_lane[3:0]$  $3$  $0$  $R1CE4h$  $$  $RW$  $0h$  $P4 F23 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1CE8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CE8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CE8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1CE8h$  $$  $RW$  $0h$  $$
$$dfe_f24_sign_p4_lane$  $4$  $4$  $R1CE8h$  $$  $RW$  $0h$  $Sign For P4 F24. 0: Positive. 1: Negative$
$$dfe_f24_p4_lane[3:0]$  $3$  $0$  $R1CE8h$  $$  $RW$  $0h$  $P4 F24 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1CECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1CECh$  $$  $RW$  $0h$  $$
$$dfe_f25_sign_p4_lane$  $4$  $4$  $R1CECh$  $$  $RW$  $0h$  $Sign For P4 F25. 0: Positive. 1: Negative$
$$dfe_f25_p4_lane[3:0]$  $3$  $0$  $R1CECh$  $$  $RW$  $0h$  $P4 F25 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1CF0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CF0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CF0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1CF0h$  $$  $RW$  $0h$  $$
$$dfe_f26_sign_p4_lane$  $4$  $4$  $R1CF0h$  $$  $RW$  $0h$  $Sign For P4 F26. 0: Positive. 1: Negative$
$$dfe_f26_p4_lane[3:0]$  $3$  $0$  $R1CF0h$  $$  $RW$  $0h$  $P4 F26 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1CF4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CF4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CF4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1CF4h$  $$  $RW$  $0h$  $$
$$dfe_f27_sign_p4_lane$  $4$  $4$  $R1CF4h$  $$  $RW$  $0h$  $Sign For P4 F27. 0: Positive. 1: Negative$
$$dfe_f27_p4_lane[3:0]$  $3$  $0$  $R1CF4h$  $$  $RW$  $0h$  $P4 F27 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1CF8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CF8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CF8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1CF8h$  $$  $RW$  $0h$  $$
$$dfe_f28_sign_p4_lane$  $4$  $4$  $R1CF8h$  $$  $RW$  $0h$  $Sign For P4 F28. 0: Positive. 1: Negative$
$$dfe_f28_p4_lane[3:0]$  $3$  $0$  $R1CF8h$  $$  $RW$  $0h$  $P4 F28 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1CFCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1CFCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1CFCh$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1CFCh$  $$  $RW$  $0h$  $$
$$dfe_f29_sign_p4_lane$  $4$  $4$  $R1CFCh$  $$  $RW$  $0h$  $Sign For P4 F29. 0: Positive. 1: Negative$
$$dfe_f29_p4_lane[3:0]$  $3$  $0$  $R1CFCh$  $$  $RW$  $0h$  $P4 F29 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1D00h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D00h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D00h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1D00h$  $$  $RW$  $0h$  $$
$$dfe_f30_sign_p4_lane$  $4$  $4$  $R1D00h$  $$  $RW$  $0h$  $Sign For P4 F30. 0: Positive. 1: Negative$
$$dfe_f30_p4_lane[3:0]$  $3$  $0$  $R1D00h$  $$  $RW$  $0h$  $P4 F30 Magnitude Control$
$$RESERVED$  $31$  $8$  $R1D04h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D04h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D04h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1D04h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R1D04h$  $$  $RW$  $0h$  $$
$$f2_tune_bot_d_p4_lane[3:0]$  $3$  $0$  $R1D04h$  $$  $RW$  $6h$  $Scale The Weighting Of F2 In Each P4 Data Sampler Controlled By The Output Of P4 Bot Data Sampler&#xd;&#xa;LSB Not Used. Bigger Code Means Bigger Scaling$
$$RESERVED$  $31$  $8$  $R1D08h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D08h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D08h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1D08h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R1D08h$  $$  $RW$  $0h$  $$
$$f2_tune_bot_s_p4_lane[3:0]$  $3$  $0$  $R1D08h$  $$  $RW$  $6h$  $Scale The Weighting Of F2 In Each P4 Slicer Sampler Controlled By The Output Of P4 Bot Slicer Sampler.&#xd;&#xa;LSB Not Used. Bigger Code Means Bigger Scaling$
$$RESERVED$  $31$  $8$  $R1D0Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D0Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D0Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1D0Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R1D0Ch$  $$  $RW$  $0h$  $$
$$f2_tune_top_d_p4_lane[3:0]$  $3$  $0$  $R1D0Ch$  $$  $RW$  $6h$  $Scale The Weighting Of F2 In Each P4 Data Sampler Controlled By The Output Of P4 Top Data Sampler.&#xd;&#xa;LSB Not Used. Bigger Code Means Bigger Scaling$
$$RESERVED$  $31$  $8$  $R1D10h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D10h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D10h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1D10h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R1D10h$  $$  $RW$  $0h$  $$
$$f2_tune_top_s_p4_lane[3:0]$  $3$  $0$  $R1D10h$  $$  $RW$  $6h$  $Scale The Weighting Of F2 In Each P4 Slicer Sampler Controlled By The Output Of P4 Top Slicer Sampler.&#xd;&#xa;LSB Not Used. Bigger Code Means Bigger Scaling$
$$RESERVED$  $31$  $8$  $R1D14h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D14h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D14h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1D14h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_bot_p4_lane[4:0]$  $4$  $0$  $R1D14h$  $$  $RW$  $0h$  $N Side Vref Control For Bot P4 Sampler$
$$RESERVED$  $31$  $8$  $R1D18h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D18h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D18h$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_bot_p4_lane$  $5$  $5$  $R1D18h$  $$  $RW$  $0h$  $Sign Control Of Vref For Bottom Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_bot_p4_lane[4:0]$  $4$  $0$  $R1D18h$  $$  $RW$  $0h$  $P Side Vref Control For Bot P4 Sampler$
$$RESERVED$  $31$  $8$  $R1D1Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D1Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D1Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1D1Ch$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_mid_p4_lane[4:0]$  $4$  $0$  $R1D1Ch$  $$  $RW$  $0h$  $N Side Vref Control For Mid P4 Sampler$
$$RESERVED$  $31$  $8$  $R1D20h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D20h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D20h$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_mid_p4_lane$  $5$  $5$  $R1D20h$  $$  $RW$  $0h$  $Sign Control Of Vref For Middle Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_mid_p4_lane[4:0]$  $4$  $0$  $R1D20h$  $$  $RW$  $0h$  $P Side Vref Control For Mid P4 Sampler$
$$RESERVED$  $31$  $8$  $R1D24h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D24h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D24h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1D24h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_top_p4_lane[4:0]$  $4$  $0$  $R1D24h$  $$  $RW$  $0h$  $N Side Vref Control For Top P4 Sampler$
$$RESERVED$  $31$  $8$  $R1D28h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D28h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D28h$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_top_p4_lane$  $5$  $5$  $R1D28h$  $$  $RW$  $0h$  $Sign Control Of Vref For Top P4 Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_top_p4_lane[4:0]$  $4$  $0$  $R1D28h$  $$  $RW$  $0h$  $P Side Vref Control For Top P4 Sampler$
$$RESERVED$  $31$  $8$  $R1D2Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D2Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D2Ch$  $$  $RW$  $0h$  $$
$$ofst_d_bot_p4_lane[5:0]$  $5$  $0$  $R1D2Ch$  $$  $RW$  $0h$  $Offset Control For P4 Bot Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1D30h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D30h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D30h$  $$  $RW$  $0h$  $$
$$ofst_d_mid_p4_lane[5:0]$  $5$  $0$  $R1D30h$  $$  $RW$  $0h$  $Offset Control For P4 Mid Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1D34h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D34h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D34h$  $$  $RW$  $0h$  $$
$$ofst_d_top_p4_lane[5:0]$  $5$  $0$  $R1D34h$  $$  $RW$  $0h$  $Offset Control For P4 Top Data Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1D38h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D38h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D38h$  $$  $RW$  $0h$  $$
$$ofst_s_bot_p4_lane[5:0]$  $5$  $0$  $R1D38h$  $$  $RW$  $0h$  $Offset Control For P4 Bot Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1D3Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D3Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D3Ch$  $$  $RW$  $0h$  $$
$$ofst_s_mid_p4_lane[5:0]$  $5$  $0$  $R1D3Ch$  $$  $RW$  $0h$  $Offset Control For P4 Mid Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1D40h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D40h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D40h$  $$  $RW$  $0h$  $$
$$ofst_s_top_p4_lane[5:0]$  $5$  $0$  $R1D40h$  $$  $RW$  $0h$  $Offset Control For P4 Top Slicer Samplers. [5] Is Sign$
$$RESERVED$  $31$  $8$  $R1D44h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D44h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D44h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1D44h$  $$  $RW$  $0h$  $$
$$ofst_edge_neg_p4_lane[4:0]$  $4$  $0$  $R1D44h$  $$  $RW$  $0h$  $N Side Offset Control For P4 Edge Sampler$
$$RESERVED$  $31$  $8$  $R1D48h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D48h$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D48h$  $$  $RW$  $0h$  $$
$$ofst_edge_sign_p4_lane$  $5$  $5$  $R1D48h$  $$  $RW$  $0h$  $Offset Sign Control For P4 Edge Sampler$
$$ofst_edge_pos_p4_lane[4:0]$  $4$  $0$  $R1D48h$  $$  $RW$  $0h$  $P Side Offset Control For P4 Edge Sampler$
$$RESERVED$  $31$  $8$  $R1D4Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R1D4Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R1D4Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R1D4Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R1D4Ch$  $$  $RW$  $0h$  $$
$$ctle_rl1_sel_post_lane[3:0]$  $3$  $0$  $R1D4Ch$  $$  $RW$  $0h$  $Select CTLE First Stage Post Branch Load Resistor&#xd;&#xa;Control It The Same As CTLE_CURRENT1_SEL_POST[3:0] To Keep Common Mode Constant$
$$ana_pu_tx_force_lane$  $31$  $31$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Force PU_TX To Use Register Value Ana_pu_tx internal&#xd;&#xa;0: controlled by internal logic. PU_TX is gated by PU_PLL.&#xd;&#xa;1: use register ana_pu_tx$
$$ana_pu_tx_lane$  $30$  $30$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Powre Up TX. internal&#xd;&#xa;Power up analog Tx block. This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$RESERVED$  $29$  $29$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ana_tx_idle_force_lane$  $26$  $26$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $TX Idle Signals Force. internal&#xd;&#xa;This bit forces tx_idle to use the register settings instead of the internal logic result.$
$$RESERVED$  $25$  $25$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ANA_TX_IDLE_LANE$  $24$  $24$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $1h$  $Transmitter Driver Idle.&#xd;&#xa;This bit must follow power control or speed change sequence and it is controlled by firmware.&#xd;&#xa;0: Driver is not at common mode voltage, such as transmitting data&#xd;&#xa;1: Driver is at common mode voltage&#xd;&#xa;The common mode voltage varies by the transmitter amplitude setting.$
$$RESERVED$  $23$  $23$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $internal$
$$RESERVED$  $21$  $21$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$PLL_READY_TX_LANE$  $20$  $20$  $R2000h$  $Power Control Tx Lane Register 1$  $R$  $0h$  $PLL Ready Tx Read&#xd;&#xa;Register read out value of PHY output port PIN_PLL_READY_TX$
$$RESERVED$  $19$  $19$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$pin_pll_ready_tx_lane$  $18$  $18$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $PLL Ready Tx internal&#xd;&#xa;PHY output port PIN_PLL_READY_TX. This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$RESERVED$  $17$  $17$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $internal$
$$RESERVED$  $16$  $16$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $internal$
$$RESERVED$  $15$  $15$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $internal$
$$RESERVED$  $14$  $14$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $internal$
$$RESERVED$  $13$  $13$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ana_tx_hiz_en_lane$  $31$  $31$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Analog TX HiZ Enable internal&#xd;&#xa;Tx high-Z  enable. This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$RESERVED$  $30$  $30$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$pin_pu_pll_rd_lane$  $29$  $29$  $R2004h$  $Power Control Tx Lane Register 2$  $R$  $0h$  $PIN PU_PLL Value Read internal$
$$pin_pu_tx_rd_lane$  $28$  $28$  $R2004h$  $Power Control Tx Lane Register 2$  $R$  $0h$  $PIN PU_TX Value Read internal$
$$RESERVED$  $27$  $27$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$pin_tx_idle_rd_lane$  $26$  $26$  $R2004h$  $Power Control Tx Lane Register 2$  $R$  $0h$  $PIN TX_IDLE Value Read internal$
$$RESERVED$  $25$  $25$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ana_tx_txclk_sync_en_lane$  $22$  $22$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Tx Clock Sync Enable internal&#xd;&#xa;This signal is used for analog lane alignment. This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$rx_init_rd_lane$  $21$  $21$  $R2004h$  $Power Control Tx Lane Register 2$  $R$  $0h$  $RX INIT Read Value internal$
$$RESERVED$  $20$  $20$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$PHY_GEN_TX_LANE[4:0]$  $31$  $27$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $9h$  $PHY Tx Speed Generation&#xd;&#xa;Set value of phy_gen_tx when register phy_gen_tx_fm_reg is 1 or in isolation/scan mode.&#xd;&#xa;ENUM SerDes mode:&#xd;&#xa;0h: 1.25 Gbps&#xd;&#xa;1h: 3.125 Gbps&#xd;&#xa;2h: 5.15625 Gbps&#xd;&#xa;3h: 6.25 Gbps&#xd;&#xa;4h: 10.3125 Gbps&#xd;&#xa;5h: 12.1875 Gbps&#xd;&#xa;6h: 12.5 Gbps&#xd;&#xa;7h: 25.78125 Gbps&#xd;&#xa;8h: 27.5 Gbps&#xd;&#xa;9h: 28.125 Gbps&#xd;&#xa;ah: 53.125 Gbps&#xd;&#xa;bh: 56.25 Gbps&#xd;&#xa;ch: 2.5 Gbps&#xd;&#xa;dh: 20.625 Gbps&#xd;&#xa;eh: 106.25 Gbps&#xd;&#xa;fh: 112 Gbps&#xd;&#xa;10h: 26.5625 Gpbs&#xd;&#xa;11h: 12.890625 Gbps&#xd;&#xa;12h: 51.5625 Gbps&#xd;&#xa;13h: 103.125 Gbps$
$$phy_gen_tx_fm_reg_lane$  $26$  $26$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Phy_gen_tx From Register internal$
$$RESERVED$  $25$  $25$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $$
$$remote_status_field_reset_lane$  $24$  $24$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Remote Status Field Reset internal&#xd;&#xa;0: Not Updated&#xd;&#xa;1: Updated$
$$remote_status_field_reset_fm_reg_lane$  $23$  $23$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_status_field_reset_lane From Register internal$
$$remote_ctrl_field_reset_lane[3:0]$  $22$  $19$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Remote Countrol Field Reset internal&#xd;&#xa;Set value of remote_ctrl_field_reset when register remote_ctrl_field_reset_fm_reg is 1 or in isolation/scan mode.$
$$remote_ctrl_field_reset_fm_reg_lane$  $18$  $18$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_ctrl_field_reset From Register internal$
$$pu_pll_lane$  $17$  $17$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Power Up Pll internal&#xd;&#xa;Set value of pu_pll when register pu_pll_fm_reg is 1 or in isolation/scan mode.$
$$pu_pll_fm_reg_lane$  $16$  $16$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Pu_pll From Register internal$
$$remote_ctrl_field_lane[5:0]$  $15$  $10$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Remote Countrol Field internal&#xd;&#xa;Set value of remote_ctrl_field when register remote_ctrl_field_fm_reg is 1 or in isolation/scan mode.$
$$remote_ctrl_field_fm_reg_lane$  $9$  $9$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_ctrl_field From Register internal$
$$pu_tx_lane$  $8$  $8$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Power Up Tx internal&#xd;&#xa;Set value of pu_tx when register pu_tx_fm_reg is 1 or in isolation/scan mode.$
$$pu_tx_fm_reg_lane$  $7$  $7$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Pu_tx From Register internal$
$$remote_status_field_lane[5:0]$  $6$  $1$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Remote Status Field internal&#xd;&#xa;Set value of remote_status_field when register remote_status_field_fm_reg is 1 or in isolation/scan mode.$
$$remote_status_field_fm_reg_lane$  $0$  $0$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_status_field From Register internal$
$$gpi_lane[7:0]$  $31$  $24$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $GPI internal&#xd;&#xa;Set value of GPI when register gpi_fm_reg is 1 or in isolation/scan mode.$
$$gpi_fm_reg_lane$  $23$  $23$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Gpi From Register internal$
$$reserved_input_tx_lane[15:0]$  $22$  $7$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Tx Reserved Input internal&#xd;&#xa;Set value of reserved_input_tx when register reserved_input_tx_fm_reg is 1 or in isolation/scan mode.$
$$reserved_input_tx_fm_reg_lane$  $6$  $6$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Reserved_input_tx From Register internal$
$$RESERVED$  $5$  $5$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $$
$$SSC_EN_LANE$  $2$  $2$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $SSC Enable&#xd;&#xa;Set value of ssc_en when register ssc_en_fm_reg is 1 or in isolation/scan mode.$
$$SSC_EN_FM_REG_LANE$  $1$  $1$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of SSC_EN From Register$
$$RESERVED$  $0$  $0$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $$
$$repeat_mode_en_fm_reg_lane$  $31$  $31$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Repeat_mode_en From Register internal$
$$RESERVED$  $30$  $30$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ana_trx_ana_rsvd_out_lane[15:0]$  $27$  $12$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Analog TRx Reserved Output internal&#xd;&#xa;Set value of ana_trx_ana_rsvd_out when register ana_trx_ana_rsvd_out_fm_reg is 1 or in isolation/scan mode.$
$$ana_trx_ana_rsvd_out_fm_reg_lane$  $11$  $11$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Ana_trx_ana_rsvd_out From Registe internal$
$$RESERVED$  $10$  $10$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$tx_acjtag_en_fm_reg_lane$  $8$  $8$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_acjtag_en From Register internal$
$$tx_acjtag_en_lane$  $7$  $7$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Acjtag Mode Enable internal&#xd;&#xa;Set value of tx_acjtag_en when register tx_acjtag_en_fm_reg is 1 or in isolation/scan mode.$
$$tx_train_enable_fm_reg_lane$  $6$  $6$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_train_enable From Register internal$
$$tx_train_enable_lane$  $5$  $5$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Training Enable internal&#xd;&#xa;Set value of tx_train_enable when register tx_train_enable_fm_reg is 1 or in isolation/scan mode.$
$$RESERVED$  $4$  $4$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$tx_train_frame_lock_enable_lane$  $3$  $3$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Training Frame Lock Enable internal&#xd;&#xa;Set value of tx_train_frame_lock_enable when register tx_train_frame_lock_enable_fm_reg is 1 or in isolation/scan mode.$
$$tx_train_frame_lock_enable_fm_reg_lane$  $2$  $2$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_train_frame_lock_enable From Register internal$
$$local_ctrl_field_ready_lane$  $1$  $1$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Local Control Filed Ready internal&#xd;&#xa;Set value of local_ctrl_field_ready when register local_ctrl_field_ready_fm_reg is 1 or in isolation/scan mode.$
$$local_ctrl_field_ready_fm_reg_lane$  $0$  $0$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Local_ctrl_field_ready From Register internal$
$$txdclk_nt_sel_lane[2:0]$  $31$  $29$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Txdclk_nt_sel From Register Value internal$
$$txdclk_nt_sel_fm_reg_lane$  $28$  $28$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Txdclk_nt_sel_lane From Register internal$
$$RESERVED$  $27$  $27$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$remote_ctrl_field_pat_lane[1:0]$  $25$  $24$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Control Field Pattern internal&#xd;&#xa;It is only used for Ethernet PAM4&#xd;&#xa;0: PAM2&#xd;&#xa;1: Reserved&#xd;&#xa;2: PAM4&#xd;&#xa;3: PAM4 with precoding$
$$remote_ctrl_field_pat_fm_reg_lane$  $23$  $23$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Remote_ctrl_field_pat_lane From Register internal$
$$remote_ctrl_field_valid_lane$  $22$  $22$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Control Feld Valid internal&#xd;&#xa;Set value of remote_ctrl_field_valid when register remote_ctrl_field_valid_fm_reg is 1 or in isolation/scan mode.$
$$remote_ctrl_field_valid_fm_reg_lane$  $21$  $21$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Remote_ctrl_field_valid From Register internal$
$$remote_status_field_valid_lane$  $20$  $20$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Status Field Valid internal&#xd;&#xa;Set value of remote_status_field_valid when register remote_status_field_valid_fm_reg is 1 or in isolation/scan mode.$
$$remote_status_field_valid_fm_reg_lane$  $19$  $19$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Remote_status_field_valid From Register internal$
$$TX_IDLE_LANE$  $18$  $18$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Idle From Pin&#xd;&#xa;Set value of tx_idle when register tx_idle_fm_reg is 1 or in isolation/scan mode.$
$$tx_idle_fm_reg_lane$  $17$  $17$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_idle From Register internal$
$$RESERVED$  $16$  $16$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $internal$
$$RESERVED$  $15$  $15$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $internal$
$$RESERVED$  $14$  $14$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $internal$
$$RESERVED$  $13$  $13$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $internal$
$$RESERVED$  $12$  $12$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $internal$
$$RESERVED$  $11$  $11$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $internal$
$$RESERVED$  $10$  $10$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $internal$
$$RESERVED$  $9$  $9$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $internal$
$$RESERVED$  $8$  $8$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$tx_acjtag_in_lane$  $6$  $6$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Acjtag Input internal&#xd;&#xa;Set value of tx_acjtag_in when register tx_acjtag_in_fm_reg is 1 or in isolation/scan mode.$
$$tx_acjtag_in_fm_reg_lane$  $5$  $5$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_acjtag_in From Register internal$
$$RESERVED$  $4$  $4$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$remote_status_field_pat_lane[1:0]$  $2$  $1$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Status Field Pattern internal&#xd;&#xa;It is only used for Ethernet PAM4&#xd;&#xa;0: PAM2&#xd;&#xa;1: Reserved&#xd;&#xa;2: PAM4&#xd;&#xa;3: PAM4 with precoding$
$$remote_status_field_pat_fm_reg_lane$  $0$  $0$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Remote_status_field_pat_lane From Register internal$
$$int_pu_pll_chg_isr_lane$  $31$  $31$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_pll_chg Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_PU_PLL change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_pu_tx_chg_isr_lane$  $30$  $30$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_tx_chg Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_PU_TX change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_pu_rx_chg_isr_lane$  $29$  $29$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_rx_chg Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_PU_RX change. In isolation mode, this interrupt is triggered by corresponding register.$
$$RESERVED$  $28$  $28$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$int_rx_init_rise_isr_lane$  $27$  $27$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Rx_init_rise Interrupt internal&#xd;&#xa;Interrupt to indicate PIN_RX_INIT change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_pu_ivref_chg_isr_lane$  $26$  $26$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_ivref_chg Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_PU_IVREF change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_refclk_dis_chg_isr_lane$  $25$  $25$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Refclk_dis_chg Interrupt internal&#xd;&#xa;Interrupt to indicate PIN_REFCLK_DIS change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_pu_pll_or_chg_isr_lane$  $24$  $24$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_pll_or_chg Interrupt  internal&#xd;&#xa;Signal PU_PLL_OR is the OR function output of all pu_pll signals from all lanes.$
$$RESERVED$  $23$  $23$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $internal$
$$RESERVED$  $22$  $22$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $internal$
$$RESERVED$  $21$  $21$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $internal$
$$int_tx_idle_chg_isr_lane$  $20$  $20$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Tx_idle_chg Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_TX_IDLE change. In isolation mode, this interrupt is triggered by corresponding register.$
$$RESERVED$  $19$  $19$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $internal$
$$RESERVED$  $17$  $17$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$int_pu_pll_chg_mask_lane$  $31$  $31$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_pll_chg Interrupt Mask  internal$
$$int_pu_tx_chg_mask_lane$  $30$  $30$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_tx_chg Interrupt Mask  internal$
$$int_pu_rx_chg_mask_lane$  $29$  $29$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_rx_chg Interrupt Mask  internal$
$$RESERVED$  $28$  $28$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$int_rx_init_rise_mask_lane$  $27$  $27$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Rx_init_rise Interrupt Mask internal$
$$int_pu_ivref_chg_mask_lane$  $26$  $26$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_ivref_chg Interrupt Mask  internal$
$$int_refclk_dis_chg_mask_lane$  $25$  $25$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Refclk_dis_chg Interrupt Mask internal$
$$int_pu_pll_or_chg_mask_lane$  $24$  $24$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_pll_or_chg Interrupt Mask  internal$
$$RESERVED$  $23$  $23$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $internal$
$$RESERVED$  $22$  $22$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $internal$
$$RESERVED$  $21$  $21$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $internal$
$$int_tx_idle_chg_mask_lane$  $20$  $20$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $1h$  $Tx_idle_chg Interrupt Mask  internal$
$$RESERVED$  $19$  $19$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $internal$
$$RESERVED$  $17$  $17$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $31$  $31$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$pin_tx_clk_on_lane$  $29$  $29$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $1h$  $Clock Enable For PIN_TXDCLK internal&#xd;&#xa;huide 0: Not enabled&#xd;&#xa;1: Enabled$
$$REFCLK_ON_DCLK_DIS_LANE$  $28$  $28$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Referenc Clock On TXDCLK/RXDCLK Disable&#xd;&#xa;0: Enable reference clock on PIN_TXDCLK and PIN_RXDCLK when PIN_PLL_READY is low&#xd;&#xa;1: Disable reference clock on PIN_TXDCLK and PIN_RXDCLK when PIN_PLL_READY is low$
$$ref_clk_en_lane$  $27$  $27$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Force Reference Clock Enable Lane.  internal&#xd;&#xa;This register has highest priority and ignores the PIN_REFCLK_DIS value.$
$$rst_ref_clk_lane$  $26$  $26$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Reset Reference Clock Lane internal&#xd;&#xa;1: Reset&#xd;&#xa;0: Not reset$
$$RESERVED$  $25$  $25$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ana_txclk_inv_lane$  $24$  $24$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Analog Transmit Data Clock Active High. internal&#xd;&#xa;0: Normal (rising edge strobes parallel data).&#xd;&#xa;1: Inverted (falling edge strobes parallel data).&#xd;&#xa;This control selects a normal or inverted clock to be used for the parallel transmit data bus in digital wrapper.$
$$txdclk_ah_lane$  $23$  $23$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Transmit Data Clock Active High. internal&#xd;&#xa;0: Normal (rising edge strobes parallel data).&#xd;&#xa;1: Inverted (falling edge strobes parallel data).&#xd;&#xa;This control selects a normal or inverted clock to be used for the parallel transmit data bus. This provides some ability to fix timing related problems at the parallel interface.$
$$pt_tx_clk_en_lane$  $22$  $22$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Force Phytest TX Clock Enable. internal&#xd;&#xa;This bit has highest priority.$
$$rx2tx_lpbk_tx_clk_en_lane$  $21$  $21$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Force RX To TX Loop Back TX Clock Enable. internal&#xd;&#xa;Force RX to TX loop back TX clock enable. This bit has highest priority.$
$$rst_rx2tx_lpbk_tx_clk_lane$  $20$  $20$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Reset RX To TX Loop Back TX Clock internal$
$$RESERVED$  $19$  $19$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$LOCAL_DIG_RX2TX_LPBK_EN_LANE$  $31$  $31$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback Enable (Receiver To Transmitter In Local PHY).&#xd;&#xa;0: loopback not enabled.&#xd;&#xa;1: Send received data back through the transmitter.$
$$TXD_INV_LANE$  $30$  $30$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit Polarity Invert.&#xd;&#xa;It is transmit polarity swap enable.&#xd;&#xa;0: No polarity swap&#xd;&#xa;1: Polarity Swap (1 = 0 and 0 = 1)&#xd;&#xa;This control allows PCB to select a layout where the plus and minus signals are swapped. Internally the logic  inverts the polarity.&#xd;&#xa;This inversion comes after PHY Test so the PHY Test patterns would also be inverted.$
$$add_err_en_lane$  $29$  $29$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $TXDATA Error Injection Enable internal&#xd;&#xa;0: Disable&#xd;&#xa;1: Enable&#xd;&#xa;Rising edge triggers error injection. Only inject pt_add_err_num of error in one cycle.$
$$add_err_num_lane[2:0]$  $28$  $26$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $TXDATA Error Injection Number internal&#xd;&#xa;3'b000-3'b111 represent 1 bit - 8 bit error accordingly$
$$rx2tx_fifo_no_stop_lane$  $25$  $25$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Not Stop internal&#xd;&#xa;0: Write stops when FIFO is full, Read stops when FIFO is empty&#xd;&#xa;1: FIFO does not stop at all&#xd;&#xa;This register bit can be set to high when local PHY and remote PHY have same reference clock source&#xd;&#xa;This register bit can also be set to high when DTX frequency loop is stable$
$$rx2tx_fifo_rd_start_point_lane$  $24$  $24$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Read Start Point internal&#xd;&#xa;0: in the middle of FIFO&#xd;&#xa;1: 4 cycles delay of write point&#xd;&#xa;This register bit can be set to high when local PHY and remote PHY have same reference clock source. Thus it has short latency. In this case, rx2tx_fifo_no_stop_lane must be set to high.$
$$rx2tx_fifo_full_lane$  $23$  $23$  $R2024h$  $TX Clock and Data Speed Convert$  $R$  $0h$  $Far End Loopback FIFO Is Full internal&#xd;&#xa;When FIFO is full, this register bit is asserted&#xd;&#xa;When rx2tx_fifo_status_clear is high, this register bit is de-asserted$
$$rx2tx_fifo_empty_lane$  $22$  $22$  $R2024h$  $TX Clock and Data Speed Convert$  $R$  $0h$  $Far End Loopback FIFO Is Empty internal&#xd;&#xa;When FIFO is empty, this register bit is asserted&#xd;&#xa;When rx2tx_fifo_status_clear is high, this register bit is de-asserted$
$$rx2tx_fifo_status_clear_lane$  $21$  $21$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Status Clear internal&#xd;&#xa;When this register is high, rx2tx_fifo_full and rx2tx_fifo_empty flags are cleared$
$$rx2tx_fifo_full_force_lane$  $20$  $20$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Full Force internal&#xd;&#xa;Rising edge of this register stops write operation for 4 cycles&#xd;&#xa;It is used to make FIFO count close to the middle when rx2tx_w_fifo_cnt is close to 16$
$$rx2tx_fifo_empty_force_lane$  $19$  $19$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Empty Force internal&#xd;&#xa;Rising edge of this register stops read operation for 4 cycles.&#xd;&#xa;It is used to make FIFO count close to the middle when rx2tx_r_fifo_cnt is close to 0$
$$txd_msb_lsb_swap_lane$  $18$  $18$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 Symbol Of Analog Data MSB LSB Swap internal$
$$txdata_gray_code_en_lane$  $17$  $17$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 Gray Code Enable internal$
$$txdata_pre_code_en_lane$  $16$  $16$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 PRE Code Enable internal$
$$txdata_msb_lsb_swap_lane$  $15$  $15$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 Symbol Of PIN Data MSB LSB Swap internal$
$$txdata_pre_code_msb_lsb_swap_lane$  $14$  $14$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 Symbol of PRE Code MSB LSB Swap internal$
$$rx2tx_fifo_cnt_rd_req_lane$  $13$  $13$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $1h$  $Far End Loopback FIFO Count Read Request internal&#xd;&#xa;0: rx2tx_w_fifo_cnt and rx2tx_r_fifo_cnt are not updated&#xd;&#xa;0: rx2tx_w_fifo_cnt and rx2tx_r_fifo_cnt are updated$
$$rx2tx_w_fifo_cnt_lane[4:0]$  $12$  $8$  $R2024h$  $TX Clock and Data Speed Convert$  $R$  $0h$  $Far End Loopback FIFO Count In Write Side internal&#xd;&#xa;This register is updated when rx2tx_fifo_cnt_rd_req is high$
$$RESERVED$  $7$  $7$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$rx2tx_r_fifo_cnt_lane[4:0]$  $4$  $0$  $R2024h$  $TX Clock and Data Speed Convert$  $R$  $0h$  $Far End Loopback FIFO Count In Write Side internal&#xd;&#xa;This register is updated when rx2tx_fifo_cnt_rd_req is high$
$$int_phy_gen_tx_chg_isr_lane$  $31$  $31$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $Tx Speed Change Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_PHY_GEN_TX change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_phy_gen_rx_chg_isr_lane$  $30$  $30$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $Rx Speed Change Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_PHY_GEN_RX change. In isolation mode, this interrupt is triggered by corresponding register.$
$$RESERVED$  $29$  $29$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$int_phy_gen_tx_chg_mask_lane$  $31$  $31$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $Tx Speed Change Interrupt Mask internal$
$$int_phy_gen_rx_chg_mask_lane$  $30$  $30$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $Rx Speed Change Interrupt Mask internal$
$$RESERVED$  $29$  $29$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$pin_phy_gen_tx_rd_lane[4:0]$  $31$  $27$  $R2030h$  $Speed Control Tx Lane Register 1$  $R$  $0h$  $Tx GEN Value Read internal$
$$pin_txdclk_nt_sel_rd_lane[2:0]$  $26$  $24$  $R2030h$  $Speed Control Tx Lane Register 1$  $R$  $0h$  $PIN_TXDCLK_NT_SEL Read Register internal&#xd;&#xa;3'b000: output 8T&#xd;&#xa;3'b001: output 32T&#xd;&#xa;3'b010: output 33T&#xd;&#xa;3'b011: output 34T&#xd;&#xa;3'b100: output 16T&#xd;&#xa;Others: reserved$
$$RESERVED$  $23$  $23$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$TXDCLK_NT_EN_LANE$  $1$  $1$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $Clock Enable For PIN_TXDCLK_NT$
$$TXDCLK_4X_EN_LANE$  $0$  $0$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $Clock Enable For PIN_TXDCLK_4X$
$$TX_SEL_BITS_LANE$  $31$  $31$  $R2034h$  $$  $RW$  $0h$  $Select Tx Data Bus Width&#xd;&#xa;1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit&#xd;&#xa;1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit$
$$TX_HALFRATE_EN_LANE$  $30$  $30$  $R2034h$  $$  $RW$  $0h$  $Tx Half Rate Enable&#xd;&#xa;0: Quad Rate&#xd;&#xa;1: Half Rate$
$$TX_PAM2_EN_LANE$  $29$  $29$  $R2034h$  $$  $RW$  $0h$  $Tx PAM2 Enable&#xd;&#xa;0: PAM4&#xd;&#xa;1: PAM2$
$$train_tx_sel_bits_lane$  $28$  $28$  $R2034h$  $$  $RW$  $1h$  $Select Tx Data Bus Width For Tx Training internal&#xd;&#xa;1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit&#xd;&#xa;1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit$
$$an_tx_sel_bits_lane$  $27$  $27$  $R2034h$  $$  $RW$  $0h$  $Select Tx Data Bus Width For Auto-Negotiation internal&#xd;&#xa;1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit&#xd;&#xa;1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit$
$$RESERVED$  $26$  $0$  $R2034h$  $$  $RW$  $0h$  $$
$$DIG_TX_RSVD0_LANE[15:0]$  $31$  $16$  $R2044h$  $Digital TX Reserved Register0$  $RW$  $0h$  $Digital TX Reserved Register0$
$$dig_tx_int_rsvd0_lane[15:0]$  $15$  $0$  $R2044h$  $Digital TX Reserved Register0$  $RW$  $0h$  $Internal Digital TX Reserved Register0 internal$
$$fbc_pllcal_cnt_lane[15:0]$  $31$  $16$  $R2048h$  $PLL Calibration Related Register Lane 0$  $R$  $0h$  $Analog Feedback Clock Count Result internal&#xd;&#xa;This value is used to compare feedback clock frequency against speed_thresh$
$$fbc_cnt_timer_lane[15:0]$  $15$  $0$  $R2048h$  $PLL Calibration Related Register Lane 0$  $RW$  $4Fh$  $Analog Feedback Clock Count Timer internal&#xd;&#xa;The counters are based on reference clock. Count period is 1us or 4us&#xd;&#xa;If reference clock is 20M, set 20*4us -1 = 79(dec) to count for 4us, set 19 for 1us&#xd;&#xa;If reference clock is 62.5M, set 63*4us -1 = 251(dec) to count for 4us, set 63 for 1us$
$$reset_ana_lane$  $31$  $31$  $R204Ch$  $PLL Calibration Related Register Lane 1$  $RW$  $1h$  $Reset Analog Circuitry internal&#xd;&#xa;This register controls analog input RESET_ANA. This register must follow power control and speed change sequence. It is controlled by firmware.$
$$ana_ld_cal_data_lane$  $30$  $30$  $R204Ch$  $PLL Calibration Related Register Lane 1$  $RW$  $0h$  $Analog Load Calibration Data internal$
$$RESERVED$  $29$  $29$  $R204Ch$  $PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R204Ch$  $PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$fbc_pllcal_cnt_ready_lane$  $27$  $27$  $R204Ch$  $PLL Calibration Related Register Lane 1$  $R$  $0h$  $Feedback Clock Count Result Ready internal&#xd;&#xa;This register is set to 1 to indicate the feedback clock count result fbc_pllcal_cnt[] is ready to read$
$$rst_fbc_pllcal_clk_lane$  $26$  $26$  $R204Ch$  $PLL Calibration Related Register Lane 1$  $RW$  $0h$  $Reset FBC PLL Calibration Clock internal&#xd;&#xa;1: Reset&#xd;&#xa;0: Not reset$
$$fbc_cnt_start_lane$  $25$  $25$  $R204Ch$  $PLL Calibration Related Register Lane 1$  $RW$  $0h$  $Feedback Clock Count Start internal&#xd;&#xa;Set to 1 to start feedback clock counter. The count result can be read at register fbc_pllcal_cnt$
$$RESERVED$  $24$  $24$  $R204Ch$  $PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ana_trx_pll_lock_lane$  $23$  $23$  $R204Ch$  $PLL Calibration Related Register Lane 1$  $RW$  $0h$  $Set Value Of Ana_pll_lock  internal&#xd;&#xa;This register is valid when register ana_pll_lock_fm_reg is 1 or PHY is in isolation/scan Mode.$
$$ana_trx_pll_lock_fm_reg_lane$  $22$  $22$  $R204Ch$  $PLL Calibration Related Register Lane 1$  $RW$  $0h$  $Value Of Ana_pll_lock Control From Register Selection. internal&#xd;&#xa;This register is used with register ana_pll_lock$
$$ana_trx_pll_tempc_level_todig_lane[1:0]$  $21$  $20$  $R204Ch$  $PLL Calibration Related Register Lane 1$  $RW$  $0h$  $Analog Temp Calibration Level To Digital internal&#xd;&#xa;Set value of ana_tempc_level_todig when register ana_tempc_level_todig_fm_reg is 1 or PHY is in isolation/scan mode.$
$$ana_trx_pll_tempc_level_todig_fm_reg_lane$  $19$  $19$  $R204Ch$  $PLL Calibration Related Register Lane 1$  $RW$  $0h$  $Analog Temp Calibration Level To Digital Control From Register Selection internal&#xd;&#xa;Force value of ana_tempc_level_todig from register ana_tempc_level_todig.$
$$ana_trx_pll_tempc_level_todig_rd_req_lane$  $18$  $18$  $R204Ch$  $PLL Calibration Related Register Lane 1$  $RW$  $1h$  $Temperature Calibration Analog Feedback Read Request internal&#xd;&#xa;0: Freeze ana_tempc_level_todig_rd&#xd;&#xa;1: Keep updating ana_tempc_level_todig_rd$
$$ana_trx_pll_tempc_level_todig_rd_lane[1:0]$  $17$  $16$  $R204Ch$  $PLL Calibration Related Register Lane 1$  $R$  $0h$  $Analog Temp Calibration Level To Digital Indicator internal&#xd;&#xa;Analog output flag ANA_TEMPC_LEVEL_TODIG valid during temp calibration$
$$ana_trx_ana_rsvd_in_lane[15:0]$  $15$  $0$  $R204Ch$  $PLL Calibration Related Register Lane 1$  $RW$  $FF00h$  $Analog TRX Reserved PIN Control internal&#xd;&#xa;Connect To Analog Trx_ana_rsvd_in Lane-based PIN$
$$tx_vref_txdrv_sel_lane[2:0]$  $31$  $29$  $R2050h$  $Tx Emphasis Control0$  $RW$  $4h$  $Tx Margin Voltage internal&#xd;&#xa;Selected when PIPE PIN tx_margin is 0&#xd;&#xa;000: TX amp=0.88V&#xd;&#xa;001:0.9V&#xd;&#xa;010: 0.92V&#xd;&#xa;011: 0.94V&#xd;&#xa;100: 0.96V (default)&#xd;&#xa;101: 0.98V&#xd;&#xa;110: 1.00V&#xd;&#xa;111: 1.02V$
$$tx_em_pre2_ctrl_lane[4:0]$  $28$  $24$  $R2050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Second Pre-cursor Emphasis Control internal$
$$RESERVED$  $23$  $23$  $R2050h$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2050h$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$tx_em_pre2_ctrl_force_lane$  $21$  $21$  $R2050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Second Pre-cursor Emphasis Control Force internal&#xd;&#xa;0: use internal logic&#xd;&#xa;1: use register$
$$tx_em_post_ctrl_lane[4:0]$  $20$  $16$  $R2050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Post-cursor Emphasis Control internal$
$$tx_em_post_ctrl_force_lane$  $15$  $15$  $R2050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Post-cursor Emphasis Control Force internal&#xd;&#xa;0: use internal logic&#xd;&#xa;1: use register$
$$RESERVED$  $14$  $14$  $R2050h$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$tx_em_main_ctrl_force_lane$  $13$  $13$  $R2050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Main-cursor Emphasis Control Force internal&#xd;&#xa;0: use internal logic&#xd;&#xa;1: use register$
$$tx_em_pre_ctrl_lane[4:0]$  $12$  $8$  $R2050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx First Pre-cursor Emphasis Control internal$
$$tx_em_pre_ctrl_force_lane$  $7$  $7$  $R2050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx First Pre-cursor Emphasis Control Force internal&#xd;&#xa;0: use internal logic&#xd;&#xa;1: use register$
$$tx_em_main_ctrl_lane[6:0]$  $6$  $0$  $R2050h$  $Tx Emphasis Control0$  $RW$  $3Fh$  $Tx Main-cursor Emphasis Control internal$
$$RESERVED$  $31$  $31$  $R2054h$  $Tx Emphasis Control1$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2054h$  $Tx Emphasis Control1$  $RW$  $0h$  $$
$$tx_fir_c_ctrl3_lane[5:0]$  $29$  $24$  $R2054h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Control 3 internal$
$$tx_fir_sel_lane[1:0]$  $23$  $22$  $R2054h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Select internal$
$$tx_fir_c_ctrl2_lane[5:0]$  $21$  $16$  $R2054h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Control 2 internal$
$$tx_fir_c_ctrl1_lane[5:0]$  $15$  $10$  $R2054h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Control 1 internal$
$$RESERVED$  $9$  $9$  $R2054h$  $Tx Emphasis Control1$  $RW$  $0h$  $$
$$tx_fir_update_lane$  $8$  $8$  $R2054h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Update internal$
$$tx_fir_update_force_lane$  $7$  $7$  $R2054h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Update Force internal&#xd;&#xa;0: use internal logic&#xd;&#xa;1: use register$
$$tx_fir_tap_pol_lane[5:0]$  $6$  $1$  $R2054h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Polarity Control internal$
$$tx_fir_tap_pol_force_lane$  $0$  $0$  $R2054h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Polarity Control Force internal&#xd;&#xa;0: use internal logic&#xd;&#xa;1: use register$
$$RESERVED$  $31$  $31$  $R2058h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2058h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$to_ana_tx_fir_c0_lane[5:0]$  $29$  $24$  $R2058h$  $Tx Emphasis Control2$  $R$  $0h$  $Tx FIR Tap 0 Readout internal$
$$RESERVED$  $23$  $23$  $R2058h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2058h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$to_ana_tx_fir_c1_lane[5:0]$  $21$  $16$  $R2058h$  $Tx Emphasis Control2$  $R$  $0h$  $Tx FIR Tap 1 Readout internal$
$$RESERVED$  $15$  $15$  $R2058h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2058h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$to_ana_tx_fir_c2_lane[5:0]$  $13$  $8$  $R2058h$  $Tx Emphasis Control2$  $R$  $0h$  $Tx FIR Tap 2 Readout internal$
$$RESERVED$  $7$  $7$  $R2058h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2058h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$to_ana_tx_fir_c3_lane[5:0]$  $5$  $0$  $R2058h$  $Tx Emphasis Control2$  $R$  $0h$  $Tx FIR Tap 3 Readout internal$
$$trx_ana_rsvd_out_rd_lane[15:0]$  $31$  $16$  $R205Ch$  $Tx Reserved Register 1$  $R$  $0h$  $TRX_ANA_RSVD_OUT Value internal$
$$pin_reserved_input_tx_rd_lane[15:0]$  $15$  $0$  $R205Ch$  $Tx Reserved Register 1$  $R$  $0h$  $PIN_RESERVED_INPUT_TX Value internal$
$$RESERVED$  $31$  $31$  $R2060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R2060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R2060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R2060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R2060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$pin_reserved_output_tx_lane[15:0]$  $15$  $0$  $R2060h$  $Tx Reserved Register 2$  $RW$  $0h$  $PIN_RESERVED_OUTPUT_TX Value internal$
$$int_pu_pll_chg_isr_clear_lane$  $31$  $31$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_pll_chg Interrupt Clear internal$
$$int_pu_tx_chg_isr_clear_lane$  $30$  $30$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_tx_chg Interrupt Clear internal$
$$int_pu_rx_chg_isr_clear_lane$  $29$  $29$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_rx_chg Interrupt Clear internal$
$$RESERVED$  $28$  $28$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$int_rx_init_rise_isr_clear_lane$  $27$  $27$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Rx_init_rise Interrupt Clear internal$
$$int_pu_ivref_chg_isr_clear_lane$  $26$  $26$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_ivref_chg Interrupt Clear internal$
$$int_refclk_dis_chg_isr_clear_lane$  $25$  $25$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Refclk_dis_chg Interrupt Clear internal$
$$int_pu_pll_or_chg_isr_clear_lane$  $24$  $24$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_pll_or_chg Interrupt Clear internal$
$$RESERVED$  $23$  $23$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$int_tx_idle_chg_isr_clear_lane$  $20$  $20$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx_idle_chg Interrupt Clear internal$
$$RESERVED$  $19$  $19$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$int_phy_gen_tx_chg_isr_clear_lane$  $31$  $31$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx Speed Change Interrupt Clear internal$
$$int_phy_gen_rx_chg_isr_clear_lane$  $30$  $30$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $Rx Speed Change Interrupt Clear internal$
$$RESERVED$  $29$  $29$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $31$  $31$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ana_pu_pll_lane$  $26$  $26$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $Power Up Analog PLL internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.&#xd;&#xa;1: Power up analog PLL&#xd;&#xa;0: Power down analog PLL$
$$RESERVED$  $25$  $25$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ana_pu_pll_dly_lane$  $24$  $24$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $Power Up Analog PLL Delay internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.&#xd;&#xa;1: Power up analog PLL Delay&#xd;&#xa;0: Power down analog PLL Delay$
$$RESERVED$  $23$  $23$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ana_pu_pll_force_lane$  $22$  $22$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $PU_PLL/PU_PLL2/PU_PLL_DELAY Force Selection internal&#xd;&#xa;0: Controlled by internal logic&#xd;&#xa;1: Use registers ana_pu_pll to control ana_pu_pll&#xd;&#xa;ana_pu_pll_dly to control ana_pu_pll_dly$
$$RESERVED$  $21$  $21$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ANA_PLL_LOCK_RD_LANE$  $14$  $14$  $R206Ch$  $Power Control PLL Register 1$  $R$  $0h$  $PLL Lock Indicator&#xd;&#xa;0: PLL is not locked. Real time signal.&#xd;&#xa;1: PLL is locked.&#xd;&#xa;It is a real time signal and is only used for debug purpose. Do not use this bit for the hardware and firmware designs. Use PLL_READY_TX and PLL_READY_RX instead.$
$$RESERVED$  $13$  $13$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ANA_TRX_PLL_FBCK_SEL_LANE$  $9$  $9$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $1h$  $PLL Feedback Clock Selection&#xd;&#xa;Select the feedback clock source from phase interpolator or not. If SSC is required or there is any Tx frequency offset, this register shall be set to 1. Otherwise the phase interpolator is not taking effect.&#xd;&#xa;0: Feedback clock is not from phase interpolator. The phase interpolator is off.&#xd;&#xa;1: Feedback clock is from phase interpolator. The phase interpolator is on, which consumes extra power.$
$$dtx_clk_off_lane$  $8$  $8$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $1h$  $DTX Clock Off internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$RESERVED$  $7$  $7$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$pwron_seq_lane$  $5$  $5$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $1h$  $Power Up Sequence Status internal&#xd;&#xa;This register indicates the power up sequence is done or not. This register is controlled by PHY firmware.&#xd;&#xa;0: Power up sequence is done.&#xd;&#xa;1: Power up sequence is not done.$
$$RESERVED$  $4$  $4$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$RESERVED$  $31$  $29$  $R2070h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R2070h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R2070h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2070h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2070h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ana_pll_clk_ready_lane$  $24$  $24$  $R2070h$  $Power Control PLL register 2$  $RW$  $0h$  $PLL_CLK_READY Sigal Value For LC PLL internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$RESERVED$  $23$  $8$  $R2070h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ref1m_gen_div_lane[7:0]$  $7$  $0$  $R2070h$  $Power Control PLL register 2$  $RW$  $18h$  $Reference 1 MHz Generation Divider internal$
$$auto_tx_foffset_lane$  $31$  $31$  $R2074h$  $DTX Register 0$  $RW$  $0h$  $Auto Transmitter Frequency Offset. internal&#xd;&#xa;Takes the extracted clock offset from the receiver and applies this offset to the transmitter automatically.&#xd;&#xa;0: No clock offset update to the transmitter&#xd;&#xa;1: Transmitter gets frequency offset from the receiver offset extraction logic$
$$SSC_DSPREAD_TX_LANE$  $30$  $30$  $R2074h$  $DTX Register 0$  $RW$  $1h$  $TX Spread Spectrum Clock Down-spread Select.&#xd;&#xa;0: Center-spread&#xd;&#xa;1: Down-spread$
$$tx_foff_inv_lane$  $29$  $29$  $R2074h$  $DTX Register 0$  $RW$  $0h$  $TX Frequency Offset Invert internal&#xd;&#xa;Invert TX frequency offset value when "tx_foff_inv_force == 1"&#xd;&#xa;0: TX frequency offset value is non-inverted.&#xd;&#xa;1: TX frequency offset value is inverted.$
$$tx_foff_inv_force_lane$  $28$  $28$  $R2074h$  $DTX Register 0$  $RW$  $0h$  $TX Frequency Offset Invert Force Control internal&#xd;&#xa;TX frequency offset value is inverted or not is decided by register bit "tx_foff_inv" or "fbck_sel"&#xd;&#xa;0: TX frequency offset value is inverted or not is decided by register bit "fbck_sel"&#xd;&#xa;1: TX frequency offset value is inverted or not is decided by register bit "tx_foff_inv"$
$$RESERVED$  $27$  $27$  $R2074h$  $DTX Register 0$  $RW$  $0h$  $$
$$ssc_acc_factor_lane$  $26$  $26$  $R2074h$  $DTX Register 0$  $RW$  $0h$  $SSC Accumulator Factor internal&#xd;&#xa;It is used as a SSC Amplitude gain setting. This setting is used to keep the SSC amplitude the same for different bit rates. As the bit rates change, the clock rate may change, this signals setting compensates for the change in clock rate. Firmware sets this register based on value in speed table.&#xd;&#xa;0: SSC is updated every two clock cycle&#xd;&#xa;1: SSC is updated every four clock cycle$
$$RESERVED$  $25$  $25$  $R2074h$  $DTX Register 0$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2074h$  $DTX Register 0$  $RW$  $0h$  $$
$$reset_dtx_lane$  $23$  $23$  $R2074h$  $DTX Register 0$  $RW$  $1h$  $Reset DTX internal&#xd;&#xa;Reset DTX function. This signal is a part of power control sequence. It is controlled by firmware.$
$$RESERVED$  $22$  $22$  $R2074h$  $DTX Register 0$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2074h$  $DTX Register 0$  $RW$  $0h$  $$
$$dpher_cal_mode_lane$  $20$  $20$  $R2074h$  $DTX Register 0$  $RW$  $1h$  $Tx Phase Calculation Mode internal&#xd;&#xa;Decide how to calculate the Tx phase value&#xd;&#xa;0: Tx phase is calculated based on old analog circuit design for fractional bits.&#xd;&#xa;1: Tx phase is calculated based on 2's compliment values for fractional bits.$
$$lcpll_ssc_dis_lane$  $19$  $19$  $R2074h$  $DTX Register 0$  $RW$  $0h$  $LC PLL SSC Disable internal&#xd;&#xa;Disable LC PLL SSC function. This register has highest priority.$
$$RESERVED$  $18$  $18$  $R2074h$  $DTX Register 0$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2074h$  $DTX Register 0$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2074h$  $DTX Register 0$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2074h$  $DTX Register 0$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2074h$  $DTX Register 0$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2074h$  $DTX Register 0$  $RW$  $0h$  $$
$$INIT_TXFOFFS_LANE[12:0]$  $12$  $0$  $R2074h$  $DTX Register 0$  $RW$  $0h$  $Initial TX Frequency Offset&#xd;&#xa;User Initial Transmitter Frequency Offset. Firmware sets this register based on value in speed table. Unit is 1.9ppm$
$$RESERVED$  $31$  $31$  $R2078h$  $DTX Register 1$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2078h$  $DTX Register 1$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R2078h$  $DTX Register 1$  $RW$  $0h$  $$
$$ssc_m_lane[12:0]$  $28$  $16$  $R2078h$  $DTX Register 1$  $RW$  $5CFh$  $SSC Parameter internal&#xd;&#xa;This field indicates how many clock cycles are contained in one 31.5 KHz period of SSC. Firmware sets this register based on value in speed table.$
$$RESERVED$  $15$  $15$  $R2078h$  $DTX Register 1$  $RW$  $0h$  $$
$$SSC_AMP_LANE[6:0]$  $14$  $8$  $R2078h$  $DTX Register 1$  $RW$  $0h$  $SSC Amplitude Setting&#xd;&#xa;SSC Amplitude, Unit is around 125ppm, check user manual for detail$
$$RESERVED$  $7$  $7$  $R2078h$  $DTX Register 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2078h$  $DTX Register 1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2078h$  $DTX Register 1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2078h$  $DTX Register 1$  $RW$  $0h$  $$
$$ssc_step_125ppm_lane[3:0]$  $3$  $0$  $R2078h$  $DTX Register 1$  $RW$  $0h$  $SSC Step Value For 125PPM internal$
$$RESERVED$  $31$  $31$  $R207Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R207Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R207Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R207Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$rx2tx_ratio_force_lane$  $27$  $27$  $R207Ch$  $DTX Register 2$  $RW$  $0h$  $Rx Clock To Tx Clock Frequency Ratio Force internal&#xd;&#xa;Force value of rx2tx_ratio with register.$
$$rx2tx_ratio_lane[2:0]$  $26$  $24$  $R207Ch$  $DTX Register 2$  $RW$  $0h$  $Rx Clock To Tx Clock Frequency Ratio internal&#xd;&#xa;This register defines the clock frequency ratio between line PHY Rx clock and host PHY Tx clock.&#xd;&#xa;Only valid in repeater mode. Only valid when rx2tx_ratio_force is high.&#xd;&#xa;3'b000: Rx clock is the same as Tx clock;&#xd;&#xa;3'b001: Rx clock is X2 of Tx clock.&#xd;&#xa;3'b010: Rx clock is X4 of Tx clock.&#xd;&#xa;3'b011: Rx clock is the same as Tx clock;&#xd;&#xa;3'b100: Tx clock is the same as Rx clock;&#xd;&#xa;3'b101: Tx clock is X2 of Rx clock.&#xd;&#xa;3'b110: Tx clock is X4 of Rx clock.&#xd;&#xa;3'b111: Tx clock is the same as Rx clock;$
$$RESERVED$  $23$  $23$  $R207Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R207Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$dtx_floop_step_size_lane[1:0]$  $21$  $20$  $R207Ch$  $DTX Register 2$  $RW$  $0h$  $DTX Frequency Loop Step Size For LC PLL internal&#xd;&#xa;0: 1/512&#xd;&#xa;1: 1/1024&#xd;&#xa;2: 1/2048&#xd;&#xa;3: 1/4096$
$$RESERVED$  $19$  $19$  $R207Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$DTX_FOFFSET_SEL_LANE$  $18$  $18$  $R207Ch$  $DTX Register 2$  $RW$  $1h$  $DTX Frequency Offset Selection For LC PLL internal&#xd;&#xa;0: Use Rx Frequency Offset&#xd;&#xa;1: Use Far End Loopback FIFO information generated frequency offset$
$$RESERVED$  $17$  $17$  $R207Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$RX2TX_FREQ_TRAN_EN_LANE$  $16$  $16$  $R207Ch$  $DTX Register 2$  $RW$  $0h$  $DTX Rx to Tx Frequency Transfer Enable&#xd;&#xa;0: use other frequency offset source, such as SSC and initial frequency offset&#xd;&#xa;1: use DTX frequency offset.$
$$DTX_CLAMPING_SEL_LANE[1:0]$  $15$  $14$  $R207Ch$  $DTX Register 2$  $RW$  $1h$  $DTX Clamping Select&#xd;&#xa;DTX Clamping Select. This is valid only in repeat mode.&#xd;&#xa;2'b00: Clamp at +/- 122 ppm.&#xd;&#xa;2'b01: Clamp at +/- 244 ppm.&#xd;&#xa;2'b10: Clamp at +/- 488 ppm.&#xd;&#xa;2'b11: Clamp at +/- 976 ppm.$
$$DTX_CLAMPING_EN_LANE$  $13$  $13$  $R207Ch$  $DTX Register 2$  $RW$  $1h$  $DTX Clamping Enable&#xd;&#xa;Enable DTX clamping protection logic. This is valid only in repeat mode.$
$$DTX_CLAMPING_TRIGGER_CLEAR_LANE$  $12$  $12$  $R207Ch$  $DTX Register 2$  $RW$  $0h$  $DTX Clamping Trigger Clear&#xd;&#xa;Manually clear DTX Clamping trigger flag.$
$$DTX_CLAMPING_TRIGGER_LANE$  $11$  $11$  $R207Ch$  $DTX Register 2$  $R$  $0h$  $DTX Clamping Trigger&#xd;&#xa;A value of 1 in this register indicates the DTX clamping is triggered.$
$$repeat_mode_en_lane$  $10$  $10$  $R207Ch$  $DTX Register 2$  $RW$  $0h$  $Repeat Mode Enable internal&#xd;&#xa;0: Repeat mode is disable. The input signal repeat mode enable is ignored.&#xd;&#xa;1: Repeat mode is enable. The input signal repeat mode enable is valid$
$$repeat_mode_dis_lane$  $9$  $9$  $R207Ch$  $DTX Register 2$  $RW$  $0h$  $Repeat Mode Disable internal$
$$RESERVED$  $8$  $8$  $R207Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$lane_align_poffset_force_lane$  $7$  $7$  $R207Ch$  $DTX Register 2$  $RW$  $0h$  $Lane Alignment Phase Offset Force internal$
$$lane_align_poffset_lane[6:0]$  $6$  $0$  $R207Ch$  $DTX Register 2$  $RW$  $0h$  $Lane Alignment Phase Offset internal$
$$RESERVED$  $31$  $31$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $$
$$dtx_floop_foffset_rd_req_lane$  $27$  $27$  $R2080h$  $DTX Register 3$  $RW$  $1h$  $DTX Frequency Loop Offset Read Request internal&#xd;&#xa;when this bit is high, dtx_floop_foffset read value is updated.$
$$dtx_floop_foffset_lane[10:0]$  $26$  $16$  $R2080h$  $DTX Register 3$  $R$  $0h$  $DTX Frequency Loop Offset internal&#xd;&#xa;It is 2's complement value. This is from far end loopback FIFO status&#xd;&#xa;The unit is 15.2588ppm$
$$RESERVED$  $15$  $15$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $$
$$force_couple_mode_en_low_lane$  $9$  $9$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $Force Couple Mode Enable Low internal&#xd;&#xa;0: Input PIN_COUPLE_MODE_EN value is passed in and couple mode will be enabled or disabled regarding the pin value.&#xd;&#xa;1: Input PIN_COUPLE_MODE_EN value is ignored and couple mode is not enabled.$
$$ana_tx_txclk_sync_en_force_lane$  $8$  $8$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $Force Txclk_sync_en To Use Register Value internal&#xd;&#xa;0: To_ana_tx_txclk_sync_en is controlled by internal logic value&#xd;&#xa;1: To_ana_tx_txclk_sync_en is forced to value of reg_ana_tx_txclk_sync_en$
$$ana_trx_pll_txclk_sync_en_force_lane$  $7$  $7$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $Force Txclk_sync_en_pll to Use Register Value internal&#xd;&#xa;0: To_ana_trx_pll_txclk_sync_en is controlled by internal logic value&#xd;&#xa;1: To_ana_trx_pll_txclk_sync_en is forced to value of reg_ana_trx_pll_txclk_sync_en$
$$ana_trx_pll_txclk_sync_en_lane$  $6$  $6$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $Tx Sync Clock Gating Enable internal&#xd;&#xa;Register version of txclk_sync_en_pll controlled by FW$
$$RESERVED$  $5$  $5$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2080h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $31$  $30$  $R2084h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$TESTBUS_SEL_HI0_LANE[5:0]$  $29$  $24$  $R2084h$  $Test Bus Control Register$  $RW$  $0h$  $First Level Test Bus Selection For Testbus Result&#xd;&#xa;Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details$
$$RESERVED$  $23$  $22$  $R2084h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$testbus_sel_hi1_lane[5:0]$  $21$  $16$  $R2084h$  $Test Bus Control Register$  $RW$  $0h$  $First Level Test Bus Selection For Optional Testbus Result.  internal&#xd;&#xa;Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details$
$$RESERVED$  $15$  $14$  $R2084h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$TESTBUS_SEL_LO0_LANE[5:0]$  $13$  $8$  $R2084h$  $Test Bus Control Register$  $RW$  $0h$  $Second Level Test Bus Selection For Testbus Result&#xd;&#xa;Selects Module Level Signals. Refer To The Testbus Structure Document For Details$
$$RESERVED$  $7$  $6$  $R2084h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$testbus_sel_lo1_lane[5:0]$  $5$  $0$  $R2084h$  $Test Bus Control Register$  $RW$  $0h$  $Second Level Test Bus Selection For Optional Testbus Result internal&#xd;&#xa;Selects Module Level Signals. Refer To The Testbus Structure Document For Details$
$$lcpll_tempc_cal_en_lane$  $31$  $31$  $R2088h$  $LCPLL TEMPC Calibration Control 0$  $RW$  $0h$  $LCPLL Temperature Compensation Calibration Enable internal$
$$lcpll_tempc_cal_done_lane$  $30$  $30$  $R2088h$  $LCPLL TEMPC Calibration Control 0$  $R$  $0h$  $LCPLL Temperature Compensation Calibration Done internal$
$$lcpll_tempc_step_lane$  $29$  $29$  $R2088h$  $LCPLL TEMPC Calibration Control 0$  $RW$  $0h$  $LCPLL Calibration Code Step internal&#xd;&#xa;1'b0 : 1 LSB&#xd;&#xa;1'b1 : 2 LSB$
$$lcpll_todig_tempc_polarity_lane$  $28$  $28$  $R2088h$  $LCPLL TEMPC Calibration Control 0$  $RW$  $0h$  $LCPLL Temperature Compensation TODIG Polarity internal$
$$lcpll_tempc_dis_lane$  $27$  $27$  $R2088h$  $LCPLL TEMPC Calibration Control 0$  $RW$  $0h$  $LCPLL Temperature Calibration External Disable internal$
$$lcpll_tempc_dac_max_min_overwrite_lane$  $26$  $26$  $R2088h$  $LCPLL TEMPC Calibration Control 0$  $RW$  $0h$  $LCPLL Temperature Calibration Dac Max Min Value Overwrite internal$
$$RESERVED$  $25$  $20$  $R2088h$  $LCPLL TEMPC Calibration Control 0$  $RW$  $0h$  $$
$$lcpll_tempc_mux_hold_sel_min_lane[3:0]$  $19$  $16$  $R2088h$  $LCPLL TEMPC Calibration Control 0$  $RW$  $0h$  $LCPLL Temperature Compensation Mux_hold_sel Min Value internal$
$$lcpll_tempc_mux_hold_sel_max_lane[3:0]$  $15$  $12$  $R2088h$  $LCPLL TEMPC Calibration Control 0$  $RW$  $Ah$  $LCPLL Temperature Compensation Mux_hold_sel Max Value internal$
$$lcpll_cal_wait_tempc_5us_lane[3:0]$  $11$  $8$  $R2088h$  $LCPLL TEMPC Calibration Control 0$  $RW$  $5h$  $LCPLL  Temperature Compensation 5us Timer For Analog Settle internal$
$$lcpll_cal_wait_tempc_40us_lane[3:0]$  $7$  $4$  $R2088h$  $LCPLL TEMPC Calibration Control 0$  $RW$  $5h$  $LCPLL  Temperature Compensation 40us Timer For Analog Settle internal$
$$lcpll_cal_wait_tempc_100us_lane[3:0]$  $3$  $0$  $R2088h$  $LCPLL TEMPC Calibration Control 0$  $RW$  $6h$  $LCPLL  Temperature Compensation 100us Timer For Analog Settle internal$
$$lcpll_tempc_dac_min_lane[7:0]$  $31$  $24$  $R208Ch$  $LCPLL TEMPC Calibration Control 1$  $RW$  $0h$  $LCPLL Temperature Compensation DAC MIN Valve internal$
$$lcpll_tempc_dac_min_p2_lane[7:0]$  $23$  $16$  $R208Ch$  $LCPLL TEMPC Calibration Control 1$  $RW$  $2h$  $LCPLL Temperature Compensation DAC MIN Valve Plus 2 internal$
$$lcpll_tempc_dac_max_lane[7:0]$  $15$  $8$  $R208Ch$  $LCPLL TEMPC Calibration Control 1$  $RW$  $FFh$  $LCPLL Temperature Compensation DAC MAX Valve internal$
$$lcpll_tempc_dac_max_m2_lane[7:0]$  $7$  $0$  $R208Ch$  $LCPLL TEMPC Calibration Control 1$  $RW$  $FDh$  $LCPLL Temperature Compensation DAC MAX Valve Minus 2 internal$
$$lcpll_tempc_mux_sel_ext_lane[3:0]$  $31$  $28$  $R2090h$  $LCPLL TEMPC Calibration Control 2$  $RW$  $2h$  $LCPLL Temperature Compensation  Mux_hold_sel Ext Value internal$
$$lcpll_tempc_mux_hold_sel_ext_lane[3:0]$  $27$  $24$  $R2090h$  $LCPLL TEMPC Calibration Control 2$  $RW$  $2h$  $LCPLL Temperature Compensation Mux_sel Ext Value internal$
$$lcpll_tempc_dac_sel_ext_lane[7:0]$  $23$  $16$  $R2090h$  $LCPLL TEMPC Calibration Control 2$  $RW$  $0h$  $LCPLL Temperature Compensation DAC Ext Valve internal$
$$lcpll_tempc_dac_valid_ext_lane$  $15$  $15$  $R2090h$  $LCPLL TEMPC Calibration Control 2$  $RW$  $0h$  $LCPLL Temperature Compensation DAC VALID Ext Value internal$
$$lcpll_tempc_ext_en_lane$  $14$  $14$  $R2090h$  $LCPLL TEMPC Calibration Control 2$  $RW$  $1h$  $LCPLL Temperature Compensation  Ext Value Enable internal$
$$RESERVED$  $13$  $0$  $R2090h$  $LCPLL TEMPC Calibration Control 2$  $RW$  $0h$  $$
$$lcpll_tempc_mux_sel_lane[3:0]$  $31$  $28$  $R2094h$  $LCPLL TEMPC Calibration Control 3$  $R$  $3h$  $LCPLL Temperature Compensation  Mux_hold_sel  Read Value internal$
$$lcpll_tempc_mux_hold_sel_lane[3:0]$  $27$  $24$  $R2094h$  $LCPLL TEMPC Calibration Control 3$  $R$  $3h$  $LCPLL Temperature Compensation Mux_sel  Read Value internal$
$$lcpll_tempc_dac_sel_lane[7:0]$  $23$  $16$  $R2094h$  $LCPLL TEMPC Calibration Control 3$  $R$  $0h$  $LCPLL Temperature Compensation DAC  Read Valve internal$
$$lcpll_tempc_dac_valid_lane$  $15$  $15$  $R2094h$  $LCPLL TEMPC Calibration Control 3$  $R$  $0h$  $LCPLL Temperature Compensation DAC Read VALID  Value internal$
$$lcpll_tempc_level_todig_lane[1:0]$  $14$  $13$  $R2094h$  $LCPLL TEMPC Calibration Control 3$  $R$  $0h$  $LCPLL Temperature Compensation  TODIG Read Value internal$
$$RESERVED$  $12$  $0$  $R2094h$  $LCPLL TEMPC Calibration Control 3$  $RW$  $0h$  $$
$$RESERVED$  $31$  $31$  $R2098h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2098h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$to_ana_tx_fir_c4_lane[5:0]$  $29$  $24$  $R2098h$  $Tx Emphasis Control3$  $R$  $0h$  $Tx FIR Tap 4 Readout internal$
$$RESERVED$  $23$  $23$  $R2098h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2098h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$to_ana_tx_fir_c5_lane[5:0]$  $21$  $16$  $R2098h$  $Tx Emphasis Control3$  $R$  $0h$  $Tx FIR Tap 5 Readout internal$
$$RESERVED$  $15$  $15$  $R2098h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2098h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$to_ana_tx_fir_tap_pol_lane[5:0]$  $13$  $8$  $R2098h$  $Tx Emphasis Control3$  $R$  $0h$  $Tx FIR Tap Polarity Readout internal$
$$RESERVED$  $7$  $7$  $R2098h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2098h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2098h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2098h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2098h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2098h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2098h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$to_ana_tx_fir_update_lane$  $0$  $0$  $R2098h$  $Tx Emphasis Control3$  $R$  $0h$  $Tx FIR Tap Update Readout internal$
$$ana_pu_rx_force_lane$  $31$  $31$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Force PU_RX To Use Register Value Ana_pu_rx internal&#xd;&#xa;0: controlled by internal logic. PU_RX is gated by PU_PLL.&#xd;&#xa;1: use register ana_pu_rx$
$$ana_pu_rx_lane$  $30$  $30$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Powre Up RX. internal&#xd;&#xa;This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$ana_pu_sq_lane$  $29$  $29$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Analog Power Up Squetch Detector internal&#xd;&#xa;This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$pu_sq_force_lane$  $28$  $28$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Force ANA_PU_SQ To Use Register Value internal&#xd;&#xa;0: controlled by logic&#xd;&#xa;1: use register ana_pu_sq value$
$$RESERVED$  $27$  $27$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$PLL_READY_RX_LANE$  $24$  $24$  $R2100h$  $Power Control RX Lane Register1$  $R$  $0h$  $Register Read Out Value Of PHY Output Port PIN_PLL_READY_RX$
$$reset_dtl_sync_lane$  $23$  $23$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Sync Reset DTL internal&#xd;&#xa;Reset DTL function. This bit must follow CDS setting and it is controlled by firmware. It generates sync reset signal.$
$$pin_pll_ready_rx_lane$  $22$  $22$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $PHY Output Port PIN_PLL_READY_RX internal&#xd;&#xa;This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$reset_dtl_lane$  $21$  $21$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $1h$  $Reset DTL internal&#xd;&#xa;Reset DTL function. This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$dtl_clk_off_lane$  $20$  $20$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $1h$  $DTL Clock Off internal&#xd;&#xa;Turn off DTL clock. This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$RX_INIT_DONE_LANE$  $19$  $19$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Rx Initial Sequence Done.&#xd;&#xa;Indicate Rx initial sequence is done. This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$pin_pu_rx_rd_lane$  $18$  $18$  $R2100h$  $Power Control RX Lane Register1$  $R$  $0h$  $PIN PU_RX Value Read internal$
$$RESERVED$  $17$  $17$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ana_rx_dtl_loop_freeze_lane$  $16$  $16$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Analog DTL Loop Freeze internal&#xd;&#xa;0: analog DTL loop is on&#xd;&#xa;1: analog DTL loop is freeze$
$$ana_pu_rx_dly_lane$  $15$  $15$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Powre Up RX Delay internal&#xd;&#xa;This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$RESERVED$  $14$  $14$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RX_SELMUFF_LANE[3:0]$  $7$  $4$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $2h$  $Select Final Multiple Frequency.&#xd;&#xa;Sets final coefficient value for receiver CDR frequency loop. The bandwidth setting can be managed with respect to the data rate.&#xd;&#xa;4'b0000: 1/64 (largest bandwidth)&#xd;&#xa;4'b0001: 1/128&#xd;&#xa;4'b0010: 1/256&#xd;&#xa;4'b0011: 1/512&#xd;&#xa;4'b0100: 1/1024&#xd;&#xa;4'b0101: 1/2048&#xd;&#xa;4'b0110: 1/4096&#xd;&#xa;4'b0111: 1/8192&#xd;&#xa;4'b1000: 1/16384&#xd;&#xa;4'b1001: 1/32768(smallest bandwidth)&#xd;&#xa;Others reserved&#xd;&#xa;This setting is used for PHY_GEN_RX=0$
$$RX_SELMUFI_LANE[3:0]$  $3$  $0$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $1h$  $Select Initia Multiple Frequencyl.&#xd;&#xa;Sets the initial bandwidth value for the receiver CDR frequency loop. This bandwidth is used during acquisition. The bandwidth setting can be managed with respect to the data rate.&#xd;&#xa;4'b0000: 1/64 (largest bandwidth)&#xd;&#xa;4'b0001: 1/128&#xd;&#xa;4'b0010: 1/256&#xd;&#xa;4'b0011: 1/512&#xd;&#xa;4'b0100: 1/1024&#xd;&#xa;4'b0101: 1/2048&#xd;&#xa;4'b0110: 1/4096&#xd;&#xa;4'b0111: 1/8192&#xd;&#xa;4'b1000: 1/16384&#xd;&#xa;4'b1001: 1/32768(smallest bandwidth)&#xd;&#xa;Others reserved&#xd;&#xa;When the training mode is disabled, RX_SETMUFI_LANE controls the CDR frequency loop setting, and RX_SELMUFF_LANE is not used.&#xd;&#xa;RX_SELMUFI and RX_SELMUFF must be programmed to the same values.&#xd;&#xa;A smaller number gives a higher loop bandwidth.&#xd;&#xa;The ratio between RX_SELMUPF_LANE and RX_SELMUFF_LANE provides a damping factor.&#xd;&#xa;This setting is used for PHY_GEN_RX=0$
$$RX_SEL_BITS_LANE$  $31$  $31$  $R2104h$  $$  $RW$  $0h$  $Select Rx Data Bus Width&#xd;&#xa;1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit&#xd;&#xa;1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit$
$$RX_HALFRATE_EN_LANE$  $30$  $30$  $R2104h$  $$  $RW$  $0h$  $Rx Half Rate Enable&#xd;&#xa;0: Quad Rate&#xd;&#xa;1: Half Rate$
$$RX_PAM2_EN_LANE$  $29$  $29$  $R2104h$  $$  $RW$  $0h$  $Rx PAM2 Enable&#xd;&#xa;0: PAM4&#xd;&#xa;1: PAM2$
$$train_rx_sel_bits_lane$  $28$  $28$  $R2104h$  $$  $RW$  $1h$  $Select Rx Data Bus Width For Tx Training internal&#xd;&#xa;1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit&#xd;&#xa;1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit$
$$an_rx_sel_bits_lane$  $27$  $27$  $R2104h$  $$  $RW$  $0h$  $Select Rx Data Bus Width For Auto-Negotiation internal&#xd;&#xa;1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit&#xd;&#xa;1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit$
$$RESERVED$  $26$  $0$  $R2104h$  $$  $RW$  $0h$  $$
$$PHY_GEN_RX_LANE[4:0]$  $31$  $27$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $9h$  $PHY Rx Speed Generation&#xd;&#xa;Set value of phy_gen_rx when register phy_gen_rx_fm_reg is 1 or in isolation/scan mode.&#xd;&#xa;ENUM SerDes mode:?&#xd;&#xa;0h: 1.25 Gbps&#xd;&#xa;1h: 3.125 Gbps&#xd;&#xa;2h: 5.15625 Gbps&#xd;&#xa;3h: 6.25 Gbps&#xd;&#xa;4h: 10.3125 Gbps&#xd;&#xa;5h: 12.1875 Gbps&#xd;&#xa;6h: 12.5 Gbps&#xd;&#xa;7h: 25.78125 Gbps&#xd;&#xa;8h: 27.5 Gbps&#xd;&#xa;9h: 28.125 Gbps&#xd;&#xa;ah: 53.125 Gbps&#xd;&#xa;bh: 56.25 Gbps&#xd;&#xa;ch: 2.5 Gbps&#xd;&#xa;dh: 20.625 Gbps&#xd;&#xa;eh: 106.25 Gbps&#xd;&#xa;fh: 112 Gbps&#xd;&#xa;10h: 26.5625 Gpbs&#xd;&#xa;11h: 12.890625 Gbps&#xd;&#xa;12h: 51.5625 Gbps&#xd;&#xa;13h: 103.125 Gbps$
$$phy_gen_rx_fm_reg_lane$  $26$  $26$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Phy_gen_rx From Register internal$
$$reserved_input_rx_lane[15:0]$  $25$  $10$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Rx Reserved Input internal&#xd;&#xa;Set value of reserved_input_rx when register reserved_input_rx_fm_reg is 1 or in isolation/scan mode.$
$$reserved_input_rx_fm_reg_lane$  $9$  $9$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Reserved_input_rx From Register internal$
$$RESERVED$  $8$  $8$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $$
$$rx_acjtag_hyst_lane[2:0]$  $7$  $5$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Rx Acjtage Hyst internal&#xd;&#xa;Set value of rx_acjtag_hyst when register rx_acjtag_hyst_fm_reg is 1 or in isolation/scan mode.$
$$rx_acjtag_hyst_fm_reg_lane$  $4$  $4$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Rx_acjtag_hyst From Register internal$
$$RESERVED$  $3$  $3$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $$
$$pu_rx_lane$  $1$  $1$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Power Up Rx internal&#xd;&#xa;Set value of pu_rx when register pu_rx_fm_reg is 1 or in isolation/scan mode.$
$$pu_rx_fm_reg_lane$  $0$  $0$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Pu_rx From Register internal$
$$RESERVED$  $31$  $31$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$rx_dc_term_en_lane$  $29$  $29$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Enable Analog Dc Termination During Normal Function Model internal$
$$rxdclk_nt_sel_lane[2:0]$  $28$  $26$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rxdclk_nt_sel From Register Value internal$
$$rxdclk_nt_sel_fm_reg_lane$  $25$  $25$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rxdclk_nt_sel_lane From Register internal$
$$rx_dc_term_en_fm_reg_lane$  $24$  $24$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Using Register Rx_dc_term_en_lane internal$
$$ana_rx_dn2floop_p1p3_lane[3:0]$  $23$  $20$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX P1 P3 DN Indicator To Frequency Loop internal&#xd;&#xa;Set value of ana_rx_dn2floop_p1p3 when register ana_rx_dn2floop_p1p3_fm_reg is 1 or in isolation/scan mode.$
$$ana_rx_up2floop_p1p3_lane[3:0]$  $19$  $16$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX P1 P3 UP Indicator To Frequency Loop internal&#xd;&#xa;Set value of ana_rx_up2floop_p1p3 when register ana_rx_up2floop_p1p3_fm_reg is 1 or in isolation/scan mode.$
$$ana_rx_dn2floop_p1p3_fm_reg_lane$  $15$  $15$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX P1 P3 DN Indicator To Frequency Loop From Register internal&#xd;&#xa;Force value of ana_rx_dn2floop_p1p3 from register ana_rx_dn2floop_p1p3.$
$$ana_rx_up2floop_p1p3_fm_reg_lane$  $14$  $14$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX P1 P3 UP Indicator To Frequency Loop From Register internal&#xd;&#xa;Force value of ana_rx_up2floop_p1p3 from register ana_rx_up2floop_p1p3.$
$$rx_acjtag_initn_fm_reg_lane$  $13$  $13$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_acjtag_initn From Register internal$
$$rx_acjtag_initn_lane$  $12$  $12$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Acjtage Initn internal&#xd;&#xa;Set value of rx_acjtag_initn when register rx_acjtag_initn_fm_reg is 1 or in isolation/scan mode.$
$$rx_acjtag_initp_fm_reg_lane$  $11$  $11$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_acjtag_initp From Register internal$
$$rx_acjtag_initp_lane$  $10$  $10$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Acjtage Initp internal&#xd;&#xa;Set value of rx_acjtag_initp when register rx_acjtag_initp_fm_reg is 1 or in isolation/scan mode.$
$$rx_acjtag_mode_fm_reg_lane$  $9$  $9$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_acjtag_mode From Register internal$
$$rx_acjtag_mode_lane$  $8$  $8$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Acjtag Mode internal&#xd;&#xa;Set value of rx_acjtag_mode when register rx_acjtag_mode_fm_reg is 1 or in isolation/scan mode.$
$$RX_INIT_LANE$  $7$  $7$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Initial&#xd;&#xa;Set value of rx_init when register rx_init_fm_reg is 1 or in isolation/scan mode.$
$$rx_init_fm_reg_lane$  $6$  $6$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_init From Register internal$
$$RESERVED$  $5$  $5$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$rx_train_enable_lane$  $3$  $3$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Training Enable internal&#xd;&#xa;Set value of rx_train_enable when register rx_train_enable_fm_reg is 1 or in isolation/scan mode.$
$$rx_train_enable_fm_reg_lane$  $2$  $2$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_train_enable From Register internal$
$$rx_hiz_lane$  $1$  $1$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx High-Z internal&#xd;&#xa;Set value of rx_hiz when register rx_hiz_fm_reg is 1 or in isolation/scan mode.$
$$RESERVED$  $0$  $0$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$rx_acjtag_dcbias_lane[2:0]$  $31$  $29$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtag Dc Bias Selection internal$
$$rx_acjtag_dcbias_fm_reg_lane$  $28$  $28$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Using Register Rx_acjtag_dcbias_lane internal$
$$RESERVED$  $27$  $25$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$rx_acjtag_init_clk_lane$  $24$  $24$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage Init Clock internal&#xd;&#xa;Set value of rx_acjtag_init_clk when register rx_acjtag_init_clk_fm_reg is 1 or in isolation/scan mode.$
$$rx_acjtag_init_clk_fm_reg_lane$  $23$  $23$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_acjtag_init_clk From Register internal$
$$RESERVED$  $22$  $22$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$RESERVED$  $18$  $13$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ana_rx_sq_out_lane$  $10$  $10$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Sq Output internal&#xd;&#xa;Set value of ana_rx_sq_out when register ana_rx_sq_out_fm_reg is 1 or in isolation/scan mode.$
$$ana_rx_sq_out_fm_reg_lane$  $9$  $9$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Ana_rx_sq_out From Register internal$
$$RESERVED$  $8$  $8$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$rx_acjtag_ac_fm_reg_lane$  $4$  $4$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_acjtag_ac From Register internal$
$$rx_acjtag_ac_lane$  $3$  $3$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage AC internal&#xd;&#xa;Set value of rx_acjtag_ac when register rx_acjtag_ac_fm_reg is 1 or in isolation/scan mode.$
$$rx_acjtag_en_fm_reg_lane$  $2$  $2$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_acjtag_en From Register internal$
$$rx_acjtag_en_lane$  $1$  $1$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage Enable internal&#xd;&#xa;Set value of rx_acjtag_en when register rx_acjtag_en_fm_reg is 1 or in isolation/scan mode.$
$$RESERVED$  $0$  $0$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$pin_phy_gen_rx_rd_lane[4:0]$  $31$  $27$  $R2114h$  $Speed Control Rx Lane Register 1$  $R$  $0h$  $Rx GEN Value Read internal$
$$pin_rxdclk_nt_sel_rd_lane[2:0]$  $26$  $24$  $R2114h$  $Speed Control Rx Lane Register 1$  $R$  $0h$  $PIN_RXDCLK_NT_SEL Read Register internal&#xd;&#xa;3'b000: output 8T&#xd;&#xa;3'b001: output 32T&#xd;&#xa;3'b010: output 33T&#xd;&#xa;3'b011: output 34T&#xd;&#xa;3'b100: output 16T&#xd;&#xa;Others: reserved$
$$RESERVED$  $23$  $23$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RXDCLK_25M_EN_LANE$  $2$  $2$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_25M$
$$RXDCLK_NT_EN_LANE$  $1$  $1$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_NT$
$$RXDCLK_4X_EN_LANE$  $0$  $0$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_4X$
$$dig_rx_rsvd0_lane[15:0]$  $31$  $16$  $R2118h$  $Digital RX Reserved Register 0$  $RW$  $0h$  $Digital RX Reserved Register 0 internal$
$$dig_rx_int_rsvd0_lane[15:0]$  $15$  $0$  $R2118h$  $Digital RX Reserved Register 0$  $RW$  $0h$  $Digital RX Internal Reserved Register 0 internal$
$$RESERVED$  $31$  $31$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ana_rxclk_inv_lane$  $30$  $30$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Analog Receiver Data Clock Active High. internal&#xd;&#xa;0: Normal (rising edge strobes parallel data).&#xd;&#xa;1: Inverted (falling edge strobes parallel data).&#xd;&#xa;This control selects a normal or inverted clock to be used for the parallel receive data bus in digital wrapper.$
$$pin_rx_clk_on_lane$  $29$  $29$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Clock Enable For PIN_RXDCLK internal&#xd;&#xa;0: Not enabled&#xd;&#xa;1: Enabled$
$$RESERVED$  $28$  $28$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$frame_sync_det_clk_en_lane$  $27$  $27$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Clock Enable For Frame_sync_det  Clock internal&#xd;&#xa;0: Not enabled&#xd;&#xa;1: Enabled$
$$rst_frame_sync_det_clk_lane$  $26$  $26$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Software Reset For Frame_sync_de_clk Clock Domain internal&#xd;&#xa;0: Not reset&#xd;&#xa;1: Reset$
$$rxdclk_ah_lane$  $25$  $25$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Receiver Data Clock Active High. internal&#xd;&#xa;0: Normal (rising edge strobes parallel data).&#xd;&#xa;1: Inverted (falling edge strobes parallel data).&#xd;&#xa;This control selects a normal or inverted clock to be used for the parallel receive data bus. This provides some ability to fix timing related problems at the parallel interface. The clock loading is often higher than the data bus loading which affects the clock to data timing$
$$RESERVED$  $24$  $24$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$pt_rx_clk_en_lane$  $22$  $22$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force Phytest RX Clock Enable. internal&#xd;&#xa;Force phytest RX clock enable. This bit has highest priority.$
$$rx2tx_lpbk_rx_clk_en_lane$  $21$  $21$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force RX To TX Loop Back Clock Enable. internal&#xd;&#xa;Force RX to TX loop back clock enable. This bit has highest priority.$
$$rst_rx2tx_lpbk_rx_clk_lane$  $20$  $20$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Reset RX To TX Loop Back Clock internal$
$$RESERVED$  $19$  $19$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$rst_sq_mcu_clk_lane$  $18$  $18$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Reset SQ Filter Clock  internal$
$$dtl_floop_clk_off_lane$  $17$  $17$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $DTL Frequency Loop Clock Off internal&#xd;&#xa;Turn off DTL frequency loop clock$
$$dtl_floop_clk_en_lane$  $16$  $16$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $DTL Frequency Loop Clock Enable internal&#xd;&#xa;Force DTL frequency loop clock enable. This bit has highest priority.$
$$RESERVED$  $15$  $15$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ana_rx_dn2floop_p2p4_lane[3:0]$  $12$  $9$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Analog RX P2 P4 DN Indicator To Frequency Loop internal&#xd;&#xa;Set value of ana_rx_dn2floop_p2p4 when register ana_rx_dn2floop_p2p4_fm_reg is 1 or in isolation/scan mode.$
$$ana_rx_dn2floop_p2p4_fm_reg_lane$  $8$  $8$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Analog RX P2 P4 DN Indicator To Frequency Loop From Register internal&#xd;&#xa;Force value of ana_rx_dn2floop_p2p4 from register ana_rx_dn2floop_p2p4.$
$$RESERVED$  $7$  $7$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ana_rx_up2floop_p2p4_lane[3:0]$  $4$  $1$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Analog RX P2 P4 UP Indicator To Frequency Loop internal&#xd;&#xa;Set value of ana_rx_up2floop_p2p4 when register ana_rx_up2floop_p2p4_fm_reg is 1 or in isolation/scan mode.$
$$ana_rx_up2floop_p2p4_fm_reg_lane$  $0$  $0$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Analog RX P2 P4 UP Indicator To Frequency Loop From Register internal&#xd;&#xa;Force value of ana_rx_up2floop_p2p4 from register ana_rx_up2floop_p2p4.$
$$frame_det_midd_level_lane[1:0]$  $31$  $30$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $3h$  $Middle Level For Frame Detection internal&#xd;&#xa;0: all bits are used for checking&#xd;&#xa;1: 1 bit is ignored&#xd;&#xa;2: 2 bits are ignored&#xd;&#xa;3: 3 bits are ignored$
$$frame_det_side_level_lane[1:0]$  $29$  $28$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $3h$  $Side Level For Frame Detection internal&#xd;&#xa;0: all bits are used for checking&#xd;&#xa;1: 1 bit is ignored&#xd;&#xa;2: 2 bits are ignored&#xd;&#xa;3: 3 bits are ignored$
$$FRAME_LOCK_SEL_LANE$  $27$  $27$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Frame Lock Select&#xd;&#xa;0: use internal generated frame lock signal&#xd;&#xa;1: use PIN_TX_TRAIN_ENABLE as frame_lock$
$$good_marker_num_lane[2:0]$  $26$  $24$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Good Frame Marker Number internal&#xd;&#xa;When good marker number is reached, frame is locked$
$$bad_marker_num_lane[2:0]$  $23$  $21$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $4h$  $Bad Frame Marker Number internal&#xd;&#xa;When bad marker number is reached, frame is unlocked$
$$RESERVED$  $20$  $12$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$frame_end_sel_lane$  $11$  $11$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Frame End Selection For Frame Detection internal&#xd;&#xa;0: use one cycle frame end&#xd;&#xa;1: use three cycle frame end$
$$FRAME_REALIGN_MODE_LANE$  $10$  $10$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Realign Mode Select&#xd;&#xa;0: realign any time&#xd;&#xa;1: realign when frame_det_window is high$
$$FRAME_DET_MODE_LANE$  $9$  $9$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Frame Lock Detection Mode&#xd;&#xa;0: good_marker_num_lane and bad_marker_num_lane are used&#xd;&#xa;1: PIN_TX_TRAIN_FRAME_LOCK_DETECTED is high when frame marker is detected$
$$align_stat_rd_req_lane$  $8$  $8$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Align Status Read Request internal&#xd;&#xa;The frame_sync detect status is saved to register for read at the rising edge of this signal.$
$$word_found_lane$  $7$  $7$  $R2120h$  $Frame Sync Detection Reg0$  $R$  $0h$  $Word Align Found Indicator internal&#xd;&#xa;0: Word not found&#xd;&#xa;1: Word found&#xd;&#xa;This is a latched version of word detected. Toggle ALIGN_STAT_RD_REQ from 0 to 1 to 0 to clear this flag.$
$$FRAME_FOUND_LANE$  $6$  $6$  $R2120h$  $Frame Sync Detection Reg0$  $R$  $0h$  $Frame Found Indicator&#xd;&#xa;Indicates that a TX training frame marker has been found. It can be cleared by register align_stat_rd_req$
$$frame_lock_lane$  $5$  $5$  $R2120h$  $Frame Sync Detection Reg0$  $R$  $0h$  $Frame Lock Indicator internal&#xd;&#xa;Indicates that frame lock$
$$RESERVED$  $4$  $4$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$frame_align_level_lane[15:0]$  $31$  $16$  $R2124h$  $Frame Sync Detection Reg1$  $R$  $0h$  $Frame Alignment Level Register Readout internal$
$$RESERVED$  $15$  $15$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$align_pos_lane[31:0]$  $31$  $0$  $R2128h$  $Frame Sync Detection Reg2$  $R$  $0h$  $Data Alignment Position internal&#xd;&#xa;Alignment position for frame marker detection, sync detection or word alignment$
$$align_pos_lane[63:32]$  $31$  $0$  $R212Ch$  $Frame Sync Detection Reg3$  $R$  $0h$  $Data Alignment Position internal&#xd;&#xa;Alignment position for frame marker detection, sync detection or word alignment$
$$align_pos_lane[95:64]$  $31$  $0$  $R2130h$  $Frame Sync Detection Reg4$  $R$  $0h$  $Data Alignment Position internal&#xd;&#xa;Alignment position for frame marker detection, sync detection or word alignment$
$$align_pos_lane[127:96]$  $31$  $0$  $R2134h$  $Frame Sync Detection Reg5$  $R$  $0h$  $Data Alignment Position internal&#xd;&#xa;Alignment position for frame marker detection, sync detection or word alignment$
$$align_pos_lane[159:128]$  $31$  $0$  $R2138h$  $Frame Sync Detection Reg6$  $R$  $0h$  $Data Alignment Position internal&#xd;&#xa;Alignment position for frame marker detection, sync detection or word alignment$
$$RESERVED$  $31$  $31$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$frame_lock_isr_lane$  $30$  $30$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $Frame Lock Interrupt To MCU internal&#xd;&#xa;To indicate frame marker lock after detecting reg_good_marker_num of frame marker$
$$frame_unlock_isr_lane$  $29$  $29$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $Frame Unlock Interrupt To MCU internal&#xd;&#xa;To indicate frame lock lost after detecting reg_bad_marker_num_lane of frame marker$
$$RESERVED$  $28$  $28$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $31$  $31$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$frame_lock_mask_lane$  $30$  $30$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $Frame Lock Interupt Disable internal&#xd;&#xa;0: Disable&#xd;&#xa;1: Enable$
$$frame_unlock_mask_lane$  $29$  $29$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $Frame Unlock Interupt Disable internal&#xd;&#xa;0: Disable&#xd;&#xa;1: Enable$
$$RESERVED$  $28$  $28$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$LOCAL_DIG_TX2RX_LPBK_EN_LANE$  $31$  $31$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $Parallel Transmit To Receive Loopback Enable&#xd;&#xa;0: Not enabled&#xd;&#xa;1: Enabled&#xd;&#xa;The parallel data received on the transmit data bus for the transmission is looped back to the receive parallel bus and bypasses the majority of the PHY circuits.$
$$DET_BYPASS_LANE$  $30$  $30$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $Bypass Frame Detection And Sync Detection For RXDATA&#xd;&#xa;0: Frame detection or sync detection is enabled, PIN_RXDATA has cycle delay from analog, if sync detection is used or frame marker detection is used, this bit must be set to 0&#xd;&#xa;1: Directly output analog data, PIN_RXDATA has no cycle delay from analog$
$$RXD_INV_LANE$  $29$  $29$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receive Polarity Invert&#xd;&#xa;It is receive polarity swap enable.&#xd;&#xa;0: No polarity swap&#xd;&#xa;1: Polarity Swap (1 becomes 0 and 0 becomes 1)&#xd;&#xa;This control allows PCB to select a layout where the plus and minus signals are swapped. Internally the logic can invert the polarity.&#xd;&#xa;This inversion comes before the PHY Test logic so the PHY Test module also sees the inversion.$
$$rxd_msb_lsb_swap_lane$  $28$  $28$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 Symbol Of Analog Data MSB LSB Swap internal$
$$rxdata_gray_code_en_lane$  $27$  $27$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 Gray Code Enable internal$
$$rxdata_pre_code_en_lane$  $26$  $26$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 PRE Code Enable internal$
$$rxdata_msb_lsb_swap_lane$  $25$  $25$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 Symbol Of PIN Data MSB LSB Swap internal$
$$rxdata_pre_code_msb_lsb_swap_lane$  $24$  $24$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 Symbol Of PRE Code MSB LSB Swap internal$
$$RESERVED$  $23$  $23$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$pin_reserved_output_rx_lane[15:0]$  $31$  $16$  $R214Ch$  $RX Reserved Register$  $RW$  $0h$  $PIN_RESERVED_OUTPUT_RX Value internal$
$$pin_reserved_input_rx_rd_lane[15:0]$  $15$  $0$  $R214Ch$  $RX Reserved Register$  $R$  $0h$  $PIN_RESERVED_INPUT_RX Value internal$
$$RESERVED$  $31$  $31$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$frame_lock_isr_clear_lane$  $30$  $30$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $Frame Lock Interrupt Clear internal$
$$frame_unlock_isr_clear_lane$  $29$  $29$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $Frame Unlock Interrupt Clear internal$
$$RESERVED$  $28$  $28$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$align90ee_acc_cycle_cnt_lane[15:0]$  $31$  $16$  $R215Ch$  $DTL related register 4$  $RW$  $400h$  $Align90EE Accumulator Count Cycle Threshold internal$
$$RESERVED$  $15$  $15$  $R215Ch$  $DTL related register 4$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R215Ch$  $DTL related register 4$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R215Ch$  $DTL related register 4$  $RW$  $0h$  $$
$$dtl_clamp_foffs_lane[12:0]$  $12$  $0$  $R215Ch$  $DTL related register 4$  $RW$  $0h$  $DTL Frequency Offset Clamping Reset Value internal&#xd;&#xa;When dtl_clamping_en_lane = 0 and dtl_clamp_rst_mode_lane[1:0] = 0, frequency offset is reset to dtl_clamp_foffs[9:0]. unit is 1.9ppm$
$$sel_mu_f_lane$  $31$  $31$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $Select Mu Phase Selector And Frequency Selector internal&#xd;&#xa;0: select initial u Phase selector and u Frequency selector&#xd;&#xa;1: select final u Phase selector and u Frequency selector&#xd;&#xa;This field is taken as asynchronous signal.$
$$dtl_floop_freeze_lane$  $30$  $30$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $DTL Frequency Loop Freeze internal&#xd;&#xa;This signal freezes the update of CDR phase and frequency loops.&#xd;&#xa;0: Not freeze&#xd;&#xa;1: Freeze&#xd;&#xa;This field is taken as asynchronous signal.$
$$dtl_clk_mode_lane[1:0]$  $29$  $28$  $R2160h$  $DTL related register 0$  $RW$  $2h$  $DTL Clock Mode internal&#xd;&#xa;2'b00: Digital DTL clock is same as PLL frequency&#xd;&#xa;2'b01: Digital DTL clock is 1/2 PLL frequency&#xd;&#xa;2'b10: Digital DTL clock is 1/4 PLL frequency&#xd;&#xa;2'b11: Digital DTL clock is 1/8 PLL frequency&#xd;&#xa;This field is taken as asynchronous signal.$
$$dtl_clamping_en_lane$  $27$  $27$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $DTL Frequency Offset Clamping Enable internal&#xd;&#xa;0: when saturated, foffset is reset to the value which is determined by reg_dtl_clamp_rst_mode_lane[1:0]&#xd;&#xa;1: when saturated, foffset is hold&#xd;&#xa;This field is taken as asynchronous signal.$
$$dtl_clamping_sel_lane[2:0]$  $26$  $24$  $R2160h$  $DTL related register 0$  $RW$  $6h$  $DTL Frequency Offset Clamping Setting internal&#xd;&#xa;ENUM When reg_dtl_clamping_scale_lane is 0&#xd;&#xa;3'b000: 14000ppm (14/1024)&#xd;&#xa;3'b001: 12000ppm (12/1024)&#xd;&#xa;3'b010: 11000ppm (11/1024)&#xd;&#xa;3'b011: 10000ppm (10/1024)&#xd;&#xa;3'b100: 9000ppm (9/1024)&#xd;&#xa;3'b101: 8000ppm (8/1024)&#xd;&#xa;3'b110: 7000ppm (7/1024)&#xd;&#xa;3'b111: 6000ppm (6/1024)&#xd;&#xa;ENUM When reg_dtl_clamping_scale_lane is 1&#xd;&#xa;3'b000: 7000ppm (14/2048)&#xd;&#xa;3'b001: 6000ppm (12/2048)&#xd;&#xa;3'b010: 5500ppm (11/2048)&#xd;&#xa;3'b011: 5000ppm (10/2048)&#xd;&#xa;3'b100: 4500ppm (9/2048)&#xd;&#xa;3'b101: 4000ppm (8/2048)&#xd;&#xa;3'b110: 3500ppm (7/2048)&#xd;&#xa;3'b111: 3000ppm (6/2048)&#xd;&#xa;This field is taken as static signal.$
$$dtl_clamping_scale_lane$  $23$  $23$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $DTL Clamping Value Scale internal&#xd;&#xa;0: not scaled (default)&#xd;&#xa;1: 1/2 down scale&#xd;&#xa;This field is taken as asynchronous signal.$
$$DTL_CLAMPING_RATIO_NEG_LANE[1:0]$  $22$  $21$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $DTL Negitive Side Amplitude Clamping Ratio&#xd;&#xa;Scale DTL clamping value for negative side from positive side.&#xd;&#xa;2'b00: negative side dtl clamping value is same as positive side&#xd;&#xa;2'b01: negative side dtl clamping value is1/2 of positive side&#xd;&#xa;2'b10: negative side dtl clamping value is 1/4 of positive side&#xd;&#xa;2'b11: negative side dtl clamping value is 1/8 of positive side&#xd;&#xa;This field is taken as static signal.$
$$rx_foffset_extraction_en_lane$  $20$  $20$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $Receiver Frequency Offset Extraction Enable. internal&#xd;&#xa;0: Not enabled&#xd;&#xa;1: Enabled$
$$rx_foffset_extraction_rst_lane$  $19$  $19$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $Receiver Frequency Offset Extraction Reset.  internal&#xd;&#xa;It is OR'ed with sft_rst_no_reg and reset_dtl&#xd;&#xa;0: not reset&#xd;&#xa;1: Reset$
$$avg_window_lane[1:0]$  $18$  $17$  $R2160h$  $DTL related register 0$  $RW$  $2h$  $Average Window. internal&#xd;&#xa;Defines the number of peaks to be averaged for each update during RX offset extraction.&#xd;&#xa;2'b00: 256&#xd;&#xa;2'b01: 512&#xd;&#xa;2'b10: 1024&#xd;&#xa;2'b11: 2048&#xd;&#xa;The default value is 2h.$
$$rx_foffset_rd_req_lane$  $16$  $16$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $RX Frequency Offset Read Request internal&#xd;&#xa;Request to update rx_foffset for register read&#xd;&#xa;Rising edge: the frequency offset detector circuit updates the RX frequency offset value for register read.&#xd;&#xa;The rx_foffset_rdy goes high when the offset value is ready.$
$$SSC_DSPREAD_RX_LANE$  $15$  $15$  $R2160h$  $DTL related register 0$  $RW$  $1h$  $Spread Spectrum Clock Down-spread For RX Frequency Offset Extraction&#xd;&#xa;This field sets the incoming RX signal SSC type for RX frequency offset extraction which can be read out from register rx_foffset_rd. It may have different setting than SSC_DSPREAD_TX.&#xd;&#xa;0: Center-spread&#xd;&#xa;1: Down-spread$
$$DTL_FLOOP_EN_LANE$  $14$  $14$  $R2160h$  $DTL related register 0$  $RW$  $1h$  $DTL Frequency Loop Enable.&#xd;&#xa;This configures the CDR to turn on the frequency loop.&#xd;&#xa;This is required to support the reception of SSC, or to handle large frequency offsets between the incoming data and the local clock.&#xd;&#xa;0: frequency loop set to initial value&#xd;&#xa;1: frequency loop is enabled$
$$DTL_SQ_DET_EN_LANE$  $13$  $13$  $R2160h$  $DTL related register 0$  $RW$  $1h$  $Squelch Detector Enable For DTL&#xd;&#xa;This bit gates the squelch detect signal from the analog logic. This is a test mode feature only.&#xd;&#xa;0: CDR tracking works as usual where it depends on the squelch detector signal.&#xd;&#xa;1: CDR keeps tracking regardless of squelch detector signal.$
$$clear_dtl_clamping_triggered_lane$  $12$  $12$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $Clear DTL Clamping Status Register internal&#xd;&#xa;0: Don't clear&#xd;&#xa;1: Clear$
$$dtl_clamp_rst_mode_lane[1:0]$  $11$  $10$  $R2160h$  $DTL related register 0$  $RW$  $2h$  $DTL Clamping Reset Mode internal&#xd;&#xa;When dtl_clamping_en_lane = 0 , frequency offset is reset to:&#xd;&#xa;2'b00: dtl_clamp_foffs_lane[12:0]&#xd;&#xa;2'b01: init_rxfoffs_lane[12:0]&#xd;&#xa;2'b10: wrap around within two clamping value&#xd;&#xa;2'b11: wrap around within all range$
$$dtl_clamping_div16_en_lane$  $9$  $9$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $DTL Clamping Value Divided By 16 Enable internal&#xd;&#xa;0: backward compatible to previous setting&#xd;&#xa;1: clamping point divided by 16$
$$dtl_halfrate_en_gate_bypass_lane$  $8$  $8$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $DTL Half Rate Enable Gating P1P3 Bypass internal&#xd;&#xa;0: use halfrate_en to gate P1P3 UP/DN signal&#xd;&#xa;1: don't use halfrate_en to gate P1P3 UP/DN signal$
$$rx_foffset_ssc_bias_lane[7:0]$  $7$  $0$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $Receiver Frequency Offset Spread Spectrum Clock Bias. internal&#xd;&#xa;SSC BIAS adds additional frequency offset on top of the SSC and value from frequency offset detector circuit.&#xd;&#xa;Unit is 1.9 ppm$
$$rx_foffset_ready_cnt_lane[3:0]$  $31$  $28$  $R2164h$  $DTL related register 1$  $RW$  $0h$  $SSC Detection Window Count.  internal&#xd;&#xa;SSC detection result is ready after (rx_foffset_ready_cnt_lane +1) x 4) windows.$
$$rx_foffset_ready_thres_lane[3:0]$  $27$  $24$  $R2164h$  $DTL related register 1$  $RW$  $2h$  $SSC Detection Threshold. internal&#xd;&#xa;If error count < rx_foffset_ready_thres_lane[3:0] during the SSC detection window, SSC is found.$
$$RESERVED$  $23$  $23$  $R2164h$  $DTL related register 1$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2164h$  $DTL related register 1$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2164h$  $DTL related register 1$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2164h$  $DTL related register 1$  $RW$  $0h$  $$
$$rx_foffset_ssc_detect_thres_lane[3:0]$  $19$  $16$  $R2164h$  $DTL related register 1$  $RW$  $2h$  $Receiver Frequency Offset Spread Spectrum Clock Detect Threshold.  internal$
$$RESERVED$  $15$  $15$  $R2164h$  $DTL related register 1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2164h$  $DTL related register 1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2164h$  $DTL related register 1$  $RW$  $0h$  $$
$$init_rxfoffs_lane[12:0]$  $12$  $0$  $R2164h$  $DTL related register 1$  $RW$  $0h$  $Initial RX Frequency Offset internal&#xd;&#xa;The unit is 1.9ppm$
$$rx_foffset_rdy_lane$  $31$  $31$  $R2168h$  $DTL related register 2$  $R$  $0h$  $Receiver Frequency Offset Ready. internal&#xd;&#xa;0: RX frequency offset is not ready to read&#xd;&#xa;1: The frequency offset value is ready.$
$$rx_foffset_rd_lane[12:0]$  $30$  $18$  $R2168h$  $DTL related register 2$  $R$  $0h$  $Receiver Frequency Offset Read Value. internal&#xd;&#xa;To read extracted frequency offset, rx_foffset_rd_req_lane should be toggled.$
$$DTL_STEP_MODE_LANE$  $17$  $17$  $R2168h$  $DTL related register 2$  $RW$  $0h$  $DTL Step Mode&#xd;&#xa;0: Use real step.&#xd;&#xa;1: Use majority vote.$
$$RX_FOFFSET_DISABLE_LANE$  $16$  $16$  $R2168h$  $DTL related register 2$  $RW$  $0h$  $Disable Rx Frequency Offset&#xd;&#xa;0: frequency offset is added to RX phase interpolator&#xd;&#xa;1: frequency offset is added to PLL phase interpolator$
$$dtl_clamping_triggered_lane$  $15$  $15$  $R2168h$  $DTL related register 2$  $R$  $0h$  $DTL Frequency Offset Clamping Triggered internal&#xd;&#xa;0: DTL frequency offset never reaches the clamping range&#xd;&#xa;1: DTL frequency offset reaches the clamping range&#xd;&#xa;This register bit is used to indicate if the frequency offset ever reaches the DTL clamping range. It is a level signal and can be cleared by register clear_dtl_clamping_triggered_lane.$
$$rx_ssc_found_lane$  $14$  $14$  $R2168h$  $DTL related register 2$  $R$  $0h$  $Spread Spectrum Clock Found. internal&#xd;&#xa;0: No SSC detected on received data&#xd;&#xa;1: SSC was detected on received data$
$$rx_foffset_extra_m_lane[13:0]$  $13$  $0$  $R2168h$  $DTL related register 2$  $RW$  $64Fh$  $RX Frequency Offset Exctraction SSC Frequency.  internal$
$$align90ee_acc_lane[15:0]$  $31$  $16$  $R216Ch$  $DTL related register 3$  $R$  $0h$  $Align90EE Accumulator Read Value internal$
$$RESERVED$  $15$  $15$  $R216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$align90ee_acc_done_lane$  $14$  $14$  $R216Ch$  $DTL related register 3$  $R$  $0h$  $Align90EE Accumulator Count Done internal$
$$align90ee_acc_start_lane$  $13$  $13$  $R216Ch$  $DTL related register 3$  $RW$  $0h$  $Align90EE Accumulator Count Start internal$
$$rx_extra_ssc_amp_rd_lane[12:0]$  $12$  $0$  $R216Ch$  $DTL related register 3$  $R$  $0h$  $RX SSC Amplitude Extracted internal&#xd;&#xa;To read extracted SSC amplitude, rx_foffset_rd_req should be toggled.$
$$SQ_LPF_LANE[15:0]$  $31$  $16$  $R2170h$  $squelch glitch filter control$  $RW$  $7h$  $Squelch Glitch Filter Delay For SQ_OUT High Level&#xd;&#xa;When SQ_OUT from analog maintains high level longer than (sq_lpf[15:0]+3)*T_PIN_RXDCLK, SQ_DETECTED becomes high. When SQ_OUT from analog maintains high level shorter than (sq_lpf[15:0]+1)*T_PIN_RXDCLK, SQ_DETECTED stays low, the high pulse of SQ_OUT is filtered out.$
$$PIN_RX_SQ_OUT_RD_LANE$  $15$  $15$  $R2170h$  $squelch glitch filter control$  $R$  $0h$  $Pin Rx Sq Output Read&#xd;&#xa;To read value of pin_rx_sq_out$
$$PIN_RX_SQ_OUT_LPF_RD_LANE$  $14$  $14$  $R2170h$  $squelch glitch filter control$  $R$  $0h$  $Pin Rx Sq Low Pass Filter Output Read&#xd;&#xa;To read value of pin_rx_sq_out_lpf$
$$SQ_GATE_RXDATA_EN_LANE$  $13$  $13$  $R2170h$  $squelch glitch filter control$  $RW$  $0h$  $Use Filtered SQ Output To Gate PIN_RXDATA_LSB/MSB.&#xd;&#xa;0: do not use sq_out_filtered to gate PIN_RXDATA_LSB/MSB&#xd;&#xa;1: use sq_out_filtered to gate PIN_RXDATA_LSB/MSB$
$$SQ_LPF_EN_LANE$  $12$  $12$  $R2170h$  $squelch glitch filter control$  $RW$  $0h$  $Squelch Glitch Filter Enable&#xd;&#xa;0: SQ_DETECTED from analog SQ_OUT directly&#xd;&#xa;1: SQ_DETECTED is high when SQ_OUT is high for a certain time.$
$$INT_SQ_LPF_EN_LANE$  $11$  $11$  $R2170h$  $squelch glitch filter control$  $RW$  $1h$  $Select Low Pass Filtered Sq Signal For Internal Modules, Not For Interface&#xd;&#xa;0: Select deglitch or non-deglitch analog SQ signal&#xd;&#xa;1: Select filtered SQ signal$
$$sq_detected_gate_en_lane$  $10$  $10$  $R2170h$  $squelch glitch filter control$  $RW$  $1h$  $SQ_DETECTED Gate Enable internal&#xd;&#xa;0: SQ_DETECTED is not gated during power on sequence or SQ calibration&#xd;&#xa;1: SQ_DETECTED is gated during power on sequence or SQ calibration and its value is decided by register "sq_detected_during_cal"$
$$sq_detected_during_cal_lane$  $9$  $9$  $R2170h$  $squelch glitch filter control$  $RW$  $1h$  $SQ_DETECTED Value During Power On Sequence Or SQ Calibration internal&#xd;&#xa;This value is assigned to SQ_DETECTED during power on sequence or SQ calibration$
$$SQ_DEGLITCH_EN_LANE$  $8$  $8$  $R2170h$  $squelch glitch filter control$  $RW$  $0h$  $Sq Deglitch Enable&#xd;&#xa;0: Don't deglitch analog SQ output&#xd;&#xa;1: Deglitch analog SQ output$
$$SQ_DEGLITCH_WIDTH_N_LANE[3:0]$  $7$  $4$  $R2170h$  $squelch glitch filter control$  $RW$  $6h$  $Sq Deglitch Filter Width For Negative Pulse&#xd;&#xa;This register controls glitch width which can be removed. It removes sq_deglitch_width_n cycles of MCU clock.$
$$SQ_DEGLITCH_WIDTH_P_LANE[3:0]$  $3$  $0$  $R2170h$  $squelch glitch filter control$  $RW$  $6h$  $Sq Deglitch Filter Width For Positive Pulse&#xd;&#xa;This register controls glitch width which can be removed. It removes sq_deglitch_width_p cycles of MCU clock.$
$$RESERVED$  $31$  $30$  $R2200h$  $MCU Control Register$  $RW$  $0h$  $$
$$clkcpu_en_lane$  $29$  $29$  $R2200h$  $MCU Control Register$  $R$  $0h$  $MCU Clock Status internal$
$$intoccus_mcu_lane$  $28$  $28$  $R2200h$  $MCU Control Register$  $R$  $0h$  $MCU Interrupt Occurred In Hold Mode internal$
$$holda_mcu_lane$  $27$  $27$  $R2200h$  $MCU Control Register$  $R$  $0h$  $MCU  Hold ACK internal$
$$RESERVED$  $26$  $25$  $R2200h$  $MCU Control Register$  $RW$  $0h$  $$
$$rst_reg_clk_lane$  $24$  $24$  $R2200h$  $MCU Control Register$  $RW$  $0h$  $Reset Lane Control Register internal&#xd;&#xa;1: Reset lane control register&#xd;&#xa;0: Not reset$
$$set_int_to_master_mcu_lane$  $23$  $23$  $R2200h$  $MCU Control Register$  $RW$  $0h$  $Set INT to Master MCU$
$$RESERVED$  $22$  $9$  $R2200h$  $MCU Control Register$  $RW$  $0h$  $$
$$mcu_restart_lane$  $8$  $8$  $R2200h$  $MCU Control Register$  $RW$  $0h$  $MCU Restart internal&#xd;&#xa;Setting this register 0 then 1 resets and restarts MCU$
$$mcu_id_lane[7:0]$  $7$  $0$  $R2200h$  $MCU Control Register$  $R$  $0h$  $MCU Lane ID For Each Lane internal$
$$RESERVED$  $31$  $25$  $R2204h$  $MCU GPIO Control Register$  $RW$  $0h$  $$
$$gpo_sel_lane$  $24$  $24$  $R2204h$  $MCU GPIO Control Register$  $RW$  $0h$  $GPIO Control Select internal&#xd;&#xa;1: PIN_GPO is controlled by MCU output ports&#xd;&#xa;0: PIN_GPO is controlled by registers pin_gpo_lane[7:0]$
$$pin_gpo_lane[7:0]$  $23$  $16$  $R2204h$  $MCU GPIO Control Register$  $RW$  $0h$  $PIN_GPO_LANE Control Register internal&#xd;&#xa;Set PIN_GPO value when register gpo_sel_lane=1$
$$pin_gpo_rd_lane[7:0]$  $15$  $8$  $R2204h$  $MCU GPIO Control Register$  $R$  $0h$  $PIN_GPO Read Back Value internal$
$$pin_gpi_rd_lane[7:0]$  $7$  $0$  $R2204h$  $MCU GPIO Control Register$  $R$  $0h$  $PIN_GPI Read Back Value internal$
$$int_enable_all_lane$  $31$  $31$  $R2208h$  $Cache Control Debug Register 0$  $RW$  $1h$  $Overall MCU INT Enable internal$
$$RESERVED$  $30$  $29$  $R2208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $$
$$mem_line_sel1_lane[4:0]$  $28$  $24$  $R2208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select memory line index for debug$
$$RESERVED$  $23$  $21$  $R2208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $$
$$mem_line_sel0_lane[4:0]$  $20$  $16$  $R2208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select memory line index for debug$
$$RESERVED$  $15$  $14$  $R2208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $$
$$line_tag_sel_lane[4:0]$  $13$  $9$  $R2208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select one of 32 line tags for read back$
$$line_tag_lane[8:0]$  $8$  $0$  $R2208h$  $Cache Control Debug Register 0$  $R$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Cache line tag readback value$
$$RESERVED$  $31$  $27$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $$
$$pin_phy_int_en_lane$  $26$  $26$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $PIN_PHY_INT_OUT Input Enable For Each Lane$
$$mcu_int12_en_lane$  $25$  $25$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT12 Input Enable$
$$mcu_int11_en_lane$  $24$  $24$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT11 Input Enable$
$$mcu_int10_en_lane$  $23$  $23$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT10 Input Enable$
$$mcu_int9_en_lane$  $22$  $22$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT9 Input Enable$
$$mcu_int8_en_lane$  $21$  $21$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT8 Input Enable$
$$mcu_int7_en_lane$  $20$  $20$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT7 Input Enable$
$$mcu_int6_en_lane$  $19$  $19$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT6 Input Enable$
$$mcu_int5_en_lane$  $18$  $18$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT5 Input Enable$
$$mcu_int4_en_lane$  $17$  $17$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT4 Input Enable$
$$mcu_int3_en_lane$  $16$  $16$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT3 Input Enable$
$$mcu_int2_en_lane$  $15$  $15$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT2 Input Enable$
$$mcu_int1_en_lane$  $14$  $14$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT1 Input Enable$
$$mcu_int0_en_lane$  $13$  $13$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT0 Input Enable$
$$miss_line_sel1_lane[4:0]$  $12$  $8$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select memory line index for debug$
$$RESERVED$  $7$  $5$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $$
$$miss_line_sel0_lane[4:0]$  $4$  $0$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select memory line index for debug$
$$RESERVED$  $31$  $5$  $R2210h$  $Lane System Control$  $RW$  $0h$  $$
$$INIT_DONE_LANE$  $4$  $4$  $R2210h$  $Lane System Control$  $RW$  $0h$  $MCU Initialization Done$
$$clear_phy_fm_rst_lane$  $3$  $3$  $R2210h$  $Lane System Control$  $RW$  $0h$  $Clear MCU_PHY_FM_RST_LANE Status internal$
$$phy_fm_rst_lane$  $2$  $2$  $R2210h$  $Lane System Control$  $R$  $0h$  $PHY SFT_RST_NO_REG_LANE is set internal$
$$SFT_RST_NO_REG_FM_REG_LANE$  $1$  $1$  $R2210h$  $Lane System Control$  $RW$  $0h$  $PHY LANE Soft Reset Selection&#xd;&#xa;1: Only From SFT_RST_NO_REG_LANE&#xd;&#xa;0: From SFT_RST_NO_REG_LANE and PIN_RESET_CORE$
$$SFT_RST_NO_REG_LANE$  $0$  $0$  $R2210h$  $Lane System Control$  $RW$  $0h$  $Soft Reset LANE&#xd;&#xa;PHY Control Registers are not reset$
$$mcu_status0_lane[31:0]$  $31$  $0$  $R2230h$  $Lane MCU Status Register 0$  $RW$  $0h$  $For Firmware Only internal$
$$mcu_status1_lane[31:0]$  $31$  $0$  $R2234h$  $Lane MCU Status Register 1$  $RW$  $0h$  $For Firmware Only internal$
$$mcu_status2_lane[31:0]$  $31$  $0$  $R2238h$  $Lane MCU Status Register 2$  $RW$  $0h$  $For Firmware Only internal$
$$mcu_status3_lane[31:0]$  $31$  $0$  $R223Ch$  $Lane MCU Status Register 3$  $RW$  $0h$  $For Firmware Only internal$
$$RESERVED$  $31$  $30$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $$
$$int0_an_receive_idle_int_en_lane$  $29$  $29$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Auto Neg IDLE INT internal$
$$int0_int_cmn_irq_en_lane$  $28$  $28$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq internal$
$$int0_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT0 internal$
$$int0_trx_train_stop_int_en_lane$  $26$  $26$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT0 internal$
$$int0_rx_train_disable_int_en_lane$  $25$  $25$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT0 internal$
$$int0_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int0_tx_train_disable_int_en_lane$  $23$  $23$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT0 internal$
$$int0_an_en_int_en_lane$  $22$  $22$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Auto Neg Enable Interrupt internal$
$$int0_refclk_dis_en_int_en_lane$  $21$  $21$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT0 internal$
$$int0_an_spd_chg_int_en_lane$  $20$  $20$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Auto Neg Speed Change Interrupt internal$
$$int0_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT0 internal$
$$int0_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT0 internal$
$$int0_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT0 internal$
$$int0_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT0 internal$
$$int0_pm_others_chg_int_en_lane$  $15$  $15$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT0 internal$
$$RESERVED$  $14$  $14$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $$
$$int0_dme_dec_error_int_en_lane$  $13$  $13$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT0 internal$
$$int0_remote_balance_err_int_en_lane$  $12$  $12$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT0 internal$
$$int0_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT0 internal$
$$int0_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT0 internal$
$$int0_tx_train_enable_int_en_lane$  $9$  $9$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT0 internal$
$$int0_rx_train_enable_int_en_lane$  $8$  $8$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT0 internal$
$$int0_frame_lock_int_en_lane$  $7$  $7$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT0 internal$
$$int0_frame_unlock_int_en_lane$  $6$  $6$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT0 internal$
$$int0_timer3_int_en_lane$  $5$  $5$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT0 internal$
$$int0_timer2_int_en_lane$  $4$  $4$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT0 internal$
$$int0_timer1_int_en_lane$  $3$  $3$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT0 internal$
$$int0_timer0_int_en_lane$  $2$  $2$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT0 internal$
$$int0_spd_int_gen_en_lane$  $1$  $1$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT0 internal$
$$int0_pm_chg_int_en_lane$  $0$  $0$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pm_chg_int For INT0 internal$
$$RESERVED$  $31$  $30$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $$
$$int1_an_receive_idle_int_en_lane$  $29$  $29$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Auto Neg IDLE INT internal$
$$int1_int_cmn_irq_en_lane$  $28$  $28$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Int_cmn_irq internal$
$$int1_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT1 internal$
$$int1_trx_train_stop_int_en_lane$  $26$  $26$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT1 internal$
$$int1_rx_train_disable_int_en_lane$  $25$  $25$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT1 internal$
$$int1_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int1_tx_train_disable_int_en_lane$  $23$  $23$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT1 internal$
$$int1_an_en_int_en_lane$  $22$  $22$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Auto Neg Enable Interrupt internal$
$$int1_refclk_dis_en_int_en_lane$  $21$  $21$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT1 internal$
$$int1_an_spd_chg_int_en_lane$  $20$  $20$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Auto Neg Speed Change Interrupt internal$
$$int1_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT1 internal$
$$int1_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT1 internal$
$$int1_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT1 internal$
$$int1_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT1 internal$
$$int1_pm_others_chg_int_en_lane$  $15$  $15$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pm_others_chg_int For INT1 internal$
$$RESERVED$  $14$  $14$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $$
$$int1_dme_dec_error_int_en_lane$  $13$  $13$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Dme_dec_error_int For INT1 internal$
$$int1_remote_balance_err_int_en_lane$  $12$  $12$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT1 internal$
$$int1_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT1 internal$
$$int1_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT1 internal$
$$int1_tx_train_enable_int_en_lane$  $9$  $9$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Tx_train_enable_int For INT1 internal$
$$int1_rx_train_enable_int_en_lane$  $8$  $8$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Rx_train_enable_int For INT1 internal$
$$int1_frame_lock_int_en_lane$  $7$  $7$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Frame_lock_int For INT1 internal$
$$int1_frame_unlock_int_en_lane$  $6$  $6$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Frame_unlock_int For INT1 internal$
$$int1_timer3_int_en_lane$  $5$  $5$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Timer4_int For INT1 internal$
$$int1_timer2_int_en_lane$  $4$  $4$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Timer3_int For INT1 internal$
$$int1_timer1_int_en_lane$  $3$  $3$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Timer2_int For INT1 internal$
$$int1_timer0_int_en_lane$  $2$  $2$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Timer1_int For INT1 internal$
$$int1_spd_int_gen_en_lane$  $1$  $1$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT1 internal$
$$int1_pm_chg_int_en_lane$  $0$  $0$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT1 internal$
$$RESERVED$  $31$  $30$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $$
$$int2_an_receive_idle_int_en_lane$  $29$  $29$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Auto Neg IDLE INT internal$
$$int2_int_cmn_irq_en_lane$  $28$  $28$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Int_cmn_irq internal$
$$int2_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT2 internal$
$$int2_trx_train_stop_int_en_lane$  $26$  $26$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT2 internal$
$$int2_rx_train_disable_int_en_lane$  $25$  $25$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT2 internal$
$$int2_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int2_tx_train_disable_int_en_lane$  $23$  $23$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT2 internal$
$$int2_an_en_int_en_lane$  $22$  $22$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Auto Neg Enable Interrupt internal$
$$int2_refclk_dis_en_int_en_lane$  $21$  $21$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT2 internal$
$$int2_an_spd_chg_int_en_lane$  $20$  $20$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Auto Neg Speed Change Interrupt internal$
$$int2_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT2 internal$
$$int2_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT2 internal$
$$int2_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT2 internal$
$$int2_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT2 internal$
$$int2_pm_others_chg_int_en_lane$  $15$  $15$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pm_others_chg_int For INT2 internal$
$$RESERVED$  $14$  $14$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $$
$$int2_dme_dec_error_int_en_lane$  $13$  $13$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Dme_dec_error_int For INT2 internal$
$$int2_remote_balance_err_int_en_lane$  $12$  $12$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT2 internal$
$$int2_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT2 internal$
$$int2_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT2 internal$
$$int2_tx_train_enable_int_en_lane$  $9$  $9$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Tx_train_enable_int For INT2 internal$
$$int2_rx_train_enable_int_en_lane$  $8$  $8$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Tx_train_enable_int For INT2 internal$
$$int2_frame_lock_int_en_lane$  $7$  $7$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Frame_lock_int For INT2 internal$
$$int2_frame_unlock_int_en_lane$  $6$  $6$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Frame_unlock_int For INT2 internal$
$$int2_timer3_int_en_lane$  $5$  $5$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Timer4_int For INT2 internal$
$$int2_timer2_int_en_lane$  $4$  $4$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Timer3_int For INT2 internal$
$$int2_timer1_int_en_lane$  $3$  $3$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Timer2_int For INT2 internal$
$$int2_timer0_int_en_lane$  $2$  $2$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Timer1_int For INT2 internal$
$$int2_spd_int_gen_en_lane$  $1$  $1$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT2 internal$
$$int2_pm_chg_int_en_lane$  $0$  $0$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pm_chg_int For INT2 internal$
$$RESERVED$  $31$  $30$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $$
$$int3_an_receive_idle_int_en_lane$  $29$  $29$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Auto Neg IDLE INT internal$
$$int3_int_cmn_irq_en_lane$  $28$  $28$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Int_cmn_irq internal$
$$int3_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT3 internal$
$$int3_trx_train_stop_int_en_lane$  $26$  $26$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT3 internal$
$$int3_rx_train_disable_int_en_lane$  $25$  $25$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT3 internal$
$$int3_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int3_tx_train_disable_int_en_lane$  $23$  $23$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT3 internal$
$$int3_an_en_int_en_lane$  $22$  $22$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Auto Neg Enable Interrupt internal$
$$int3_refclk_dis_en_int_en_lane$  $21$  $21$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT3 internal$
$$int3_an_spd_chg_int_en_lane$  $20$  $20$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Auto Neg Speed Change Interrupt internal$
$$int3_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT3 internal$
$$int3_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT3 internal$
$$int3_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT3 internal$
$$int3_int_rx_init_rise_int_en_lane$  $16$  $16$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT3 internal$
$$int3_pm_others_chg_int_en_lane$  $15$  $15$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pm_others_chg_int For INT3 internal$
$$RESERVED$  $14$  $14$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $$
$$int3_dme_dec_error_int_en_lane$  $13$  $13$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Dme_dec_error_int For INT3 internal$
$$int3_remote_balance_err_int_en_lane$  $12$  $12$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT3 internal$
$$int3_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT3 internal$
$$int3_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT3 internal$
$$int3_tx_train_enable_int_en_lane$  $9$  $9$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Tx_train_enable_int For INT3 internal$
$$int3_rx_train_enable_int_en_lane$  $8$  $8$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Rx_train_enable_int For INT3 internal$
$$int3_frame_lock_int_en_lane$  $7$  $7$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Frame_lock_int For INT3 internal$
$$int3_frame_unlock_int_en_lane$  $6$  $6$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Frame_unlock_int For INT3 internal$
$$int3_timer3_int_en_lane$  $5$  $5$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Timer4_int For INT3 internal$
$$int3_timer2_int_en_lane$  $4$  $4$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Timer3_int For INT3 internal$
$$int3_timer1_int_en_lane$  $3$  $3$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Timer2_int For INT3 internal$
$$int3_timer0_int_en_lane$  $2$  $2$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Timer1_int For INT3 internal$
$$int3_spd_int_gen_en_lane$  $1$  $1$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT3 internal$
$$int3_pm_chg_int_en_lane$  $0$  $0$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pm_chg_int For INT3 internal$
$$RESERVED$  $31$  $30$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $$
$$int4_an_receive_idle_int_en_lane$  $29$  $29$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Auto Neg IDLE INT internal$
$$int4_int_cmn_irq_en_lane$  $28$  $28$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Int_cmn_irq internal$
$$int4_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT4 internal$
$$int4_trx_train_stop_int_en_lane$  $26$  $26$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT4 internal$
$$int4_rx_train_disable_int_en_lane$  $25$  $25$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT4 internal$
$$int4_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int4_tx_train_disable_int_en_lane$  $23$  $23$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT4 internal$
$$int4_an_en_int_en_lane$  $22$  $22$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Auto Neg Enable Interrupt internal$
$$int4_refclk_dis_en_int_en_lane$  $21$  $21$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT 4 internal$
$$int4_an_spd_chg_int_en_lane$  $20$  $20$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Auto Neg Speed Change Interrupt internal$
$$int4_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT4 internal$
$$int4_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT4 internal$
$$int4_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT4 internal$
$$int4_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT4 internal$
$$int4_pm_others_chg_int_en_lane$  $15$  $15$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pm_others_chg_int For INT4 internal$
$$RESERVED$  $14$  $14$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $$
$$int4_dme_dec_error_int_en_lane$  $13$  $13$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Dme_dec_error_int For INT4 internal$
$$int4_remote_balance_err_int_en_lane$  $12$  $12$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT4 internal$
$$int4_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT4 internal$
$$int4_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT4 internal$
$$int4_tx_train_enable_int_en_lane$  $9$  $9$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Tx_train_enable_int For INT4 internal$
$$int4_rx_train_enable_int_en_lane$  $8$  $8$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Rx_train_enable_int For INT4 internal$
$$int4_frame_lock_int_en_lane$  $7$  $7$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Frame_lock_int For INT4 internal$
$$int4_frame_unlock_int_en_lane$  $6$  $6$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Frame_unlock_int For INT4 internal$
$$int4_timer3_int_en_lane$  $5$  $5$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Timer4_int For INT4 internal$
$$int4_timer2_int_en_lane$  $4$  $4$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Timer3_int For INT4 internal$
$$int4_timer1_int_en_lane$  $3$  $3$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Timer2_int For INT4 internal$
$$int4_timer0_int_en_lane$  $2$  $2$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Timer1_int For INT4 internal$
$$int4_spd_int_gen_en_lane$  $1$  $1$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT4 internal$
$$int4_pm_chg_int_en_lane$  $0$  $0$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pm_chg_int For INT4 internal$
$$RESERVED$  $31$  $30$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $$
$$int5_an_receive_idle_int_en_lane$  $29$  $29$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Auto Neg IDLE INT internal$
$$int5_int_cmn_irq_en_lane$  $28$  $28$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Int_cmn_irq internal$
$$int5_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT5 internal$
$$int5_trx_train_stop_int_en_lane$  $26$  $26$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT5 internal$
$$int5_rx_train_disable_int_en_lane$  $25$  $25$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT5 internal$
$$int5_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int5_tx_train_disable_int_en_lane$  $23$  $23$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT5 internal$
$$int5_an_en_int_en_lane$  $22$  $22$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Auto Neg Enable Interrupt internal$
$$int5_refclk_dis_en_int_en_lane$  $21$  $21$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT5 internal$
$$int5_an_spd_chg_int_en_lane$  $20$  $20$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Auto Neg Speed Change Interrupt internal$
$$int5_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT5 internal$
$$int5_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT5 internal$
$$int5_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT5 internal$
$$int5_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT5 internal$
$$int5_pm_others_chg_int_en_lane$  $15$  $15$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pm_others_chg_int For INT5 internal$
$$RESERVED$  $14$  $14$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $$
$$int5_dme_dec_error_int_en_lane$  $13$  $13$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Dme_dec_error_int For INT5 internal$
$$int5_remote_balance_err_int_en_lane$  $12$  $12$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT5 internal$
$$int5_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT5 internal$
$$int5_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT5 internal$
$$int5_tx_train_enable_int_en_lane$  $9$  $9$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Tx_train_enable_int For INT5 internal$
$$int5_rx_train_enable_int_en_lane$  $8$  $8$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Rx_train_enable_int For INT5 internal$
$$int5_frame_lock_int_en_lane$  $7$  $7$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Frame_lock_int For INT5 internal$
$$int5_frame_unlock_int_en_lane$  $6$  $6$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Frame_unlock_int For INT5 internal$
$$int5_timer3_int_en_lane$  $5$  $5$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Timer4_int For INT5 internal$
$$int5_timer2_int_en_lane$  $4$  $4$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Timer3_int For INT5 internal$
$$int5_timer1_int_en_lane$  $3$  $3$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Timer2_int For INT5 internal$
$$int5_timer0_int_en_lane$  $2$  $2$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Timer1_int For INT5 internal$
$$int5_spd_int_gen_en_lane$  $1$  $1$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT5 internal$
$$int5_pm_chg_int_en_lane$  $0$  $0$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pm_chg_int For INT5 internal$
$$RESERVED$  $31$  $30$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $$
$$int6_an_receive_idle_int_en_lane$  $29$  $29$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Auto Neg IDLE INT internal$
$$int6_int_cmn_irq_en_lane$  $28$  $28$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Int_cmn_irq internal$
$$int6_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT6 internal$
$$int6_trx_train_stop_int_en_lane$  $26$  $26$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT6 internal$
$$int6_rx_train_disable_int_en_lane$  $25$  $25$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT6 internal$
$$int6_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int6_tx_train_disable_int_en_lane$  $23$  $23$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT6 internal$
$$int6_an_en_int_en_lane$  $22$  $22$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Auto Neg Enable Interrupt internal$
$$int6_refclk_dis_en_int_en_lane$  $21$  $21$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT6 internal$
$$int6_an_spd_chg_int_en_lane$  $20$  $20$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Auto Neg Speed Change Interrupt internal$
$$int6_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT6 internal$
$$int6_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT6 internal$
$$int6_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT6 internal$
$$int6_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT6 internal$
$$int6_pm_others_chg_int_en_lane$  $15$  $15$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pm_others_chg_int For INT6 internal$
$$RESERVED$  $14$  $14$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $$
$$int6_dme_dec_error_int_en_lane$  $13$  $13$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Dme_dec_error_int For INT6 internal$
$$int6_remote_balance_err_int_en_lane$  $12$  $12$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT6 internal$
$$int6_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT6 internal$
$$int6_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT6 internal$
$$int6_tx_train_enable_int_en_lane$  $9$  $9$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Tx_train_enable_int For INT6 internal$
$$int6_rx_train_enable_int_en_lane$  $8$  $8$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Rx_train_enable_int For INT6 internal$
$$int6_frame_lock_int_en_lane$  $7$  $7$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Frame_lock_int For INT6 internal$
$$int6_frame_unlock_int_en_lane$  $6$  $6$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Frame_unlock_int For INT6 internal$
$$int6_timer3_int_en_lane$  $5$  $5$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Timer4_int For INT6 internal$
$$int6_timer2_int_en_lane$  $4$  $4$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Timer3_int For INT6 internal$
$$int6_timer1_int_en_lane$  $3$  $3$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Timer2_int For INT6 internal$
$$int6_timer0_int_en_lane$  $2$  $2$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Timer1_int For INT6 internal$
$$int6_spd_int_gen_en_lane$  $1$  $1$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT6 internal$
$$int6_pm_chg_int_en_lane$  $0$  $0$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pm_chg_int For INT6 internal$
$$RESERVED$  $31$  $30$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $$
$$int7_an_receive_idle_int_en_lane$  $29$  $29$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Auto Neg IDLE INT internal$
$$int7_int_cmn_irq_en_lane$  $28$  $28$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Int_cmn_irq internal$
$$int7_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT7 internal$
$$int7_trx_train_stop_int_en_lane$  $26$  $26$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT7 internal$
$$int7_rx_train_disable_int_en_lane$  $25$  $25$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT7 internal$
$$int7_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int7_tx_train_disable_int_en_lane$  $23$  $23$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT7 internal$
$$int7_an_en_int_en_lane$  $22$  $22$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Auto Neg Enable Interrupt internal$
$$int7_refclk_dis_en_int_en_lane$  $21$  $21$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT7 internal$
$$int7_an_spd_chg_int_en_lane$  $20$  $20$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Auto Neg Speed Change Interrupt internal$
$$int7_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT7 internal$
$$int7_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT7 internal$
$$int7_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT7 internal$
$$int7_int_rx_init_rise_int_en_lane$  $16$  $16$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT7 internal$
$$int7_pm_others_chg_int_en_lane$  $15$  $15$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pm_others_chg_int For INT7 internal$
$$RESERVED$  $14$  $14$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $$
$$int7_dme_dec_error_int_en_lane$  $13$  $13$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Dme_dec_error_int For INT7 internal$
$$int7_remote_balance_err_int_en_lane$  $12$  $12$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT7 internal$
$$int7_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT7 internal$
$$int7_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT7 internal$
$$int7_tx_train_enable_int_en_lane$  $9$  $9$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Tx_train_enable_int For INT7 internal$
$$int7_rx_train_enable_int_en_lane$  $8$  $8$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Rx_train_enable_int For INT7 internal$
$$int7_frame_lock_int_en_lane$  $7$  $7$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Frame_lock_int For INT7 internal$
$$int7_frame_unlock_int_en_lane$  $6$  $6$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Frame_unlock_int For INT7 internal$
$$int7_timer3_int_en_lane$  $5$  $5$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Timer4_int For INT7 internal$
$$int7_timer2_int_en_lane$  $4$  $4$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Timer3_int For INT7 internal$
$$int7_timer1_int_en_lane$  $3$  $3$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Timer2_int For INT7 internal$
$$int7_timer0_int_en_lane$  $2$  $2$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Timer1_int For INT7 internal$
$$int7_spd_int_gen_en_lane$  $1$  $1$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT7 internal$
$$int7_pm_chg_int_en_lane$  $0$  $0$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pm_chg_int For INT7 internal$
$$RESERVED$  $31$  $30$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $$
$$int8_an_receive_idle_int_en_lane$  $29$  $29$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Auto Neg IDLE INT internal$
$$int8_int_cmn_irq_en_lane$  $28$  $28$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Int_cmn_irq internal$
$$int8_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT8 internal$
$$int8_trx_train_stop_int_en_lane$  $26$  $26$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT8 internal$
$$int8_rx_train_disable_int_en_lane$  $25$  $25$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT8 internal$
$$int8_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int8_tx_train_disable_int_en_lane$  $23$  $23$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT8 internal$
$$int8_an_en_int_en_lane$  $22$  $22$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Auto Neg Enable Interrupt internal$
$$int8_refclk_dis_en_int_en_lane$  $21$  $21$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT8 internal$
$$int8_an_spd_chg_int_en_lane$  $20$  $20$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Auto Neg Speed Change Interrupt internal$
$$int8_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT8 internal$
$$int8_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT8 internal$
$$int8_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT8 internal$
$$int8_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT8 internal$
$$int8_pm_others_chg_int_en_lane$  $15$  $15$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pm_others_chg_int For INT8 internal$
$$RESERVED$  $14$  $14$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $$
$$int8_dme_dec_error_int_en_lane$  $13$  $13$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Dme_dec_error_int For INT8 internal$
$$int8_remote_balance_err_int_en_lane$  $12$  $12$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT8 internal$
$$int8_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT8 internal$
$$int8_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT8 internal$
$$int8_tx_train_enable_int_en_lane$  $9$  $9$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Tx_train_enable_int For INT8 internal$
$$int8_rx_train_enable_int_en_lane$  $8$  $8$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Rx_train_enable_int For INT8 internal$
$$int8_frame_lock_int_en_lane$  $7$  $7$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Frame_lock_int For INT8 internal$
$$int8_frame_unlock_int_en_lane$  $6$  $6$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Frame_unlock_int For INT8 internal$
$$int8_timer3_int_en_lane$  $5$  $5$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Timer4_int For INT8 internal$
$$int8_timer2_int_en_lane$  $4$  $4$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Timer3_int For INT8 internal$
$$int8_timer1_int_en_lane$  $3$  $3$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Timer2_int For INT8 internal$
$$int8_timer0_int_en_lane$  $2$  $2$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Timer1_int For INT8 internal$
$$int8_spd_int_gen_en_lane$  $1$  $1$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT8 internal$
$$int8_pm_chg_int_en_lane$  $0$  $0$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pm_chg_int For INT8 internal$
$$RESERVED$  $31$  $30$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $$
$$int9_an_receive_idle_int_en_lane$  $29$  $29$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Auto Neg IDLE INT internal$
$$int9_int_cmn_irq_en_lane$  $28$  $28$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Int_cmn_irq internal$
$$int9_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT9 internal$
$$int9_trx_train_stop_int_en_lane$  $26$  $26$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT9 internal$
$$int9_rx_train_disable_int_en_lane$  $25$  $25$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT9 internal$
$$int9_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int9_tx_train_disable_int_en_lane$  $23$  $23$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT9 internal$
$$int9_an_en_int_en_lane$  $22$  $22$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Auto Neg Enable Interrupt internal$
$$int9_refclk_dis_en_int_en_lane$  $21$  $21$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT9 internal$
$$int9_an_spd_chg_int_en_lane$  $20$  $20$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Auto Neg Speed Change Interrupt internal$
$$int9_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT9 internal$
$$int9_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT9 internal$
$$int9_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT9 internal$
$$int9_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT9 internal$
$$int9_pm_others_chg_int_en_lane$  $15$  $15$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pm_others_chg_int For INT9 internal$
$$RESERVED$  $14$  $14$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $$
$$int9_dme_dec_error_int_en_lane$  $13$  $13$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Dme_dec_error_int For INT9 internal$
$$int9_remote_balance_err_int_en_lane$  $12$  $12$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT9 internal$
$$int9_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT9 internal$
$$int9_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT9 internal$
$$int9_tx_train_enable_int_en_lane$  $9$  $9$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Tx_train_enable_int For INT9 internal$
$$int9_rx_train_enable_int_en_lane$  $8$  $8$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Rx_train_enable_int For INT9 internal$
$$int9_frame_lock_int_en_lane$  $7$  $7$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Frame_lock_int For INT9 internal$
$$int9_frame_unlock_int_en_lane$  $6$  $6$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Frame_unlock_int For INT9 internal$
$$int9_timer3_int_en_lane$  $5$  $5$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Timer4_int For INT9 internal$
$$int9_timer2_int_en_lane$  $4$  $4$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Timer3_int For INT9 internal$
$$int9_timer1_int_en_lane$  $3$  $3$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Timer2_int For INT9 internal$
$$int9_timer0_int_en_lane$  $2$  $2$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Timer1_int For INT9 internal$
$$int9_spd_int_gen_en_lane$  $1$  $1$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT9 internal$
$$int9_pm_chg_int_en_lane$  $0$  $0$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pm_chg_int For INT9 internal$
$$RESERVED$  $31$  $30$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $$
$$int10_an_receive_idle_int_en_lane$  $29$  $29$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Auto Neg IDLE INT internal$
$$int10_int_cmn_irq_en_lane$  $28$  $28$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Int_cmn_irq internal$
$$int10_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT10 internal$
$$int10_trx_train_stop_int_en_lane$  $26$  $26$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT10 internal$
$$int10_rx_train_disable_int_en_lane$  $25$  $25$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT10 internal$
$$int10_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int10_tx_train_disable_int_en_lane$  $23$  $23$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT10 internal$
$$int10_an_en_int_en_lane$  $22$  $22$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Auto Neg Enable Interrupt internal$
$$int10_refclk_dis_en_int_en_lane$  $21$  $21$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT10 internal$
$$int10_an_spd_chg_int_en_lane$  $20$  $20$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Auto Neg Speed Change Interrupt internal$
$$int10_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT10 internal$
$$int10_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT10 internal$
$$int10_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT10 internal$
$$int10_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT10 internal$
$$int10_pm_others_chg_int_en_lane$  $15$  $15$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pm_others_chg_int For INT10 internal$
$$RESERVED$  $14$  $14$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $$
$$int10_dme_dec_error_int_en_lane$  $13$  $13$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Dme_dec_error_int For INT10 internal$
$$int10_remote_balance_err_int_en_lane$  $12$  $12$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT10 internal$
$$int10_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT10 internal$
$$int10_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT10 internal$
$$int10_tx_train_enable_int_en_lane$  $9$  $9$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Tx_train_enable_int For INT10 internal$
$$int10_rx_train_enable_int_en_lane$  $8$  $8$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Rx_train_enable_int For INT10 internal$
$$int10_frame_lock_int_en_lane$  $7$  $7$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Frame_lock_int For INT10 internal$
$$int10_frame_unlock_int_en_lane$  $6$  $6$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Frame_unlock_int For INT10 internal$
$$int10_timer3_int_en_lane$  $5$  $5$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Timer4_int For INT10 internal$
$$int10_timer2_int_en_lane$  $4$  $4$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Timer3_int For INT10 internal$
$$int10_timer1_int_en_lane$  $3$  $3$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Timer2_int For INT10 internal$
$$int10_timer0_int_en_lane$  $2$  $2$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Timer1_int For INT10 internal$
$$int10_spd_int_gen_en_lane$  $1$  $1$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT10 internal$
$$int10_pm_chg_int_en_lane$  $0$  $0$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pm_chg_int For INT10 internal$
$$RESERVED$  $31$  $30$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $$
$$int11_an_receive_idle_int_en_lane$  $29$  $29$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Auto Neg IDLE INT internal$
$$int11_int_cmn_irq_en_lane$  $28$  $28$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Int_cmn_irq internal$
$$int11_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT11 internal$
$$int11_trx_train_stop_int_en_lane$  $26$  $26$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT11 internal$
$$int11_rx_train_disable_int_en_lane$  $25$  $25$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT11 internal$
$$int11_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int11_tx_train_disable_int_en_lane$  $23$  $23$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT11 internal$
$$int11_an_en_int_en_lane$  $22$  $22$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Auto Neg Enable Interrupt internal$
$$int11_refclk_dis_en_int_en_lane$  $21$  $21$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT11 internal$
$$int11_an_spd_chg_int_en_lane$  $20$  $20$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Auto Neg Speed Change Interrupt internal$
$$int11_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT11 internal$
$$int11_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT11 internal$
$$int11_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT11 internal$
$$int11_int_rx_init_rise_int_en_lane$  $16$  $16$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT11 internal$
$$int11_pm_others_chg_int_en_lane$  $15$  $15$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pm_others_chg_int For INT11 internal$
$$RESERVED$  $14$  $14$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $$
$$int11_dme_dec_error_int_en_lane$  $13$  $13$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Dme_dec_error_int For INT11 internal$
$$int11_remote_balance_err_int_en_lane$  $12$  $12$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT11 internal$
$$int11_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT11 internal$
$$int11_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT11 internal$
$$int11_tx_train_enable_int_en_lane$  $9$  $9$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Tx_train_enable_int For INT11 internal$
$$int11_rx_train_enable_int_en_lane$  $8$  $8$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Rx_train_enable_int For INT11 internal$
$$int11_frame_lock_int_en_lane$  $7$  $7$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Frame_lock_int For INT11 internal$
$$int11_frame_unlock_int_en_lane$  $6$  $6$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Frame_unlock_int For INT11 internal$
$$int11_timer3_int_en_lane$  $5$  $5$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Timer4_int For INT11 internal$
$$int11_timer2_int_en_lane$  $4$  $4$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Timer3_int For INT11 internal$
$$int11_timer1_int_en_lane$  $3$  $3$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Timer2_int For INT11 internal$
$$int11_timer0_int_en_lane$  $2$  $2$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Timer1_int For INT11 internal$
$$int11_spd_int_gen_en_lane$  $1$  $1$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT11 internal$
$$int11_pm_chg_int_en_lane$  $0$  $0$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pm_chg_int For INT11 internal$
$$RESERVED$  $31$  $30$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $$
$$int12_an_receive_idle_int_en_lane$  $29$  $29$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Auto Neg IDLE INT internal$
$$int12_int_cmn_irq_en_lane$  $28$  $28$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Int_cmn_irq internal$
$$int12_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT12 internal$
$$int12_trx_train_stop_int_en_lane$  $26$  $26$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT12 internal$
$$int12_rx_train_disable_int_en_lane$  $25$  $25$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT12 internal$
$$int12_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int12_tx_train_disable_int_en_lane$  $23$  $23$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT12 internal$
$$int12_an_en_int_en_lane$  $22$  $22$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Auto Neg Enable Interrupt internal$
$$int12_refclk_dis_en_int_en_lane$  $21$  $21$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT12 internal$
$$int12_an_spd_chg_int_en_lane$  $20$  $20$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Auto Neg Speed Change Interrupt internal$
$$int12_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT12 internal$
$$int12_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT12 internal$
$$int12_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT12 internal$
$$int12_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT12 internal$
$$int12_pm_others_chg_int_en_lane$  $15$  $15$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pm_others_chg_int For INT12 internal$
$$RESERVED$  $14$  $14$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $$
$$int12_dme_dec_error_int_en_lane$  $13$  $13$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Dme_dec_error_int For INT12 internal$
$$int12_remote_balance_err_int_en_lane$  $12$  $12$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT12 internal$
$$int12_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT12 internal$
$$int12_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT12 internal$
$$int12_tx_train_enable_int_en_lane$  $9$  $9$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Tx_train_enable_int For INT12 internal$
$$int12_rx_train_enable_int_en_lane$  $8$  $8$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Rx_train_enable_int For INT12 internal$
$$int12_frame_lock_int_en_lane$  $7$  $7$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Frame_lock_int For INT12 internal$
$$int12_frame_unlock_int_en_lane$  $6$  $6$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Frame_unlock_int For INT12 internal$
$$int12_timer3_int_en_lane$  $5$  $5$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Timer4_int For INT12 internal$
$$int12_timer2_int_en_lane$  $4$  $4$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Timer3_int For INT12 internal$
$$int12_timer1_int_en_lane$  $3$  $3$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Timer2_int For INT12 internal$
$$int12_timer0_int_en_lane$  $2$  $2$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Timer1_int For INT12 internal$
$$int12_spd_int_gen_en_lane$  $1$  $1$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT12 internal$
$$int12_pm_chg_int_en_lane$  $0$  $0$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pm_chg_int For INT12 internal$
$$RESERVED$  $31$  $5$  $R2274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $$
$$swd_lane$  $4$  $4$  $R2274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Start Watchdog Timer internal&#xd;&#xa;Setting this register to 1 before MCU is enabled starts the watchdog timer immediately after MCU is enabled&#xd;&#xa;1: Enable MCU watchdog timer&#xd;&#xa;0: Disable MCU watchdog timer$
$$timer_3_en_lane$  $3$  $3$  $R2274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer3 internal&#xd;&#xa;1: Enable Timer 3&#xd;&#xa;0: Disable Timer 3$
$$timer_2_en_lane$  $2$  $2$  $R2274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer2 internal&#xd;&#xa;1: Enable Timer 2&#xd;&#xa;0: Disable Timer 2$
$$timer_1_en_lane$  $1$  $1$  $R2274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer1 internal&#xd;&#xa;1: Enable Timer 1&#xd;&#xa;0: Disable Timer 1$
$$timer_0_en_lane$  $0$  $0$  $R2274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer0 internal&#xd;&#xa;1: Enable Timer 0&#xd;&#xa;0: Disable Timer 0$
$$timer0_lo_cnt_lane[15:0]$  $31$  $16$  $R2278h$  $MCU Ext Timer Control Register 1$  $RW$  $1h$  $Timer 0 Counter Number internal$
$$timer0_hi_cnt_lane[15:0]$  $15$  $0$  $R2278h$  $MCU Ext Timer Control Register 1$  $RW$  $1h$  $Timer 0 Counter Number internal&#xd;&#xa;The number of clock count to generate interrupt$
$$timer1_lo_cnt_lane[15:0]$  $31$  $16$  $R227Ch$  $MCU Ext Timer Control Register 2$  $RW$  $1h$  $Timer 1 Counter Number internal$
$$timer1_hi_cnt_lane[15:0]$  $15$  $0$  $R227Ch$  $MCU Ext Timer Control Register 2$  $RW$  $1h$  $Timer 1 Counter Number internal&#xd;&#xa;The number of clock count to generate interrupt$
$$timer2_lo_cnt_lane[15:0]$  $31$  $16$  $R2280h$  $MCU Ext Timer Control Register 3$  $RW$  $1h$  $Timer 2 Counter Number internal$
$$timer2_hi_cnt_lane[15:0]$  $15$  $0$  $R2280h$  $MCU Ext Timer Control Register 3$  $RW$  $1h$  $Timer 2 Counter Number internal&#xd;&#xa;The number of clock count to generate interrupt$
$$timer3_lo_cnt_lane[15:0]$  $31$  $16$  $R2284h$  $MCU Ext Timer Control Register 4$  $RW$  $1h$  $Timer 3 Counter Number internal$
$$timer3_hi_cnt_lane[15:0]$  $15$  $0$  $R2284h$  $MCU Ext Timer Control Register 4$  $RW$  $1h$  $Timer 3 Counter Number internal&#xd;&#xa;The number of clock count to generate interrupt$
$$RESERVED$  $31$  $6$  $R2288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $$
$$int_cmn_isr_lane$  $5$  $5$  $R2288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $INT Form CMN MCU internal$
$$RESERVED$  $4$  $4$  $R2288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $$
$$int_timer3_isr_lane$  $3$  $3$  $R2288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer3 IRQ ISR internal$
$$int_timer2_isr_lane$  $2$  $2$  $R2288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer2 IRQ ISR internal$
$$int_timer1_isr_lane$  $1$  $1$  $R2288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer1 IRQ ISR internal$
$$int_timer0_isr_lane$  $0$  $0$  $R2288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer0 IRQ ISR internal$
$$RESERVED$  $31$  $6$  $R228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $$
$$int_cmn_mask_lane$  $5$  $5$  $R228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $INT Form CMN MCU Mask internal$
$$RESERVED$  $4$  $4$  $R228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $$
$$int_timer3_mask_lane$  $3$  $3$  $R228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer3 IRQ Mask internal$
$$int_timer2_mask_lane$  $2$  $2$  $R228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer2 IRQ Mask internal$
$$int_timer1_mask_lane$  $1$  $1$  $R228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer1 IRQ Mask internal$
$$int_timer0_mask_lane$  $0$  $0$  $R228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer0 IRQ Mask internal$
$$RESERVED$  $31$  $20$  $R2290h$  $Lane Memory Control Register 0$  $RW$  $0h$  $$
$$iram_rtsel_lane[1:0]$  $19$  $18$  $R2290h$  $Lane Memory Control Register 0$  $RW$  $1h$  $IRAM Read Timing Control internal&#xd;&#xa;RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes$
$$iram_wtsel_lane[1:0]$  $17$  $16$  $R2290h$  $Lane Memory Control Register 0$  $RW$  $1h$  $IRAM Write Timing Control internal&#xd;&#xa;WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.$
$$RESERVED$  $15$  $4$  $R2290h$  $Lane Memory Control Register 0$  $RW$  $0h$  $$
$$xram_rtsel_lane[1:0]$  $3$  $2$  $R2290h$  $Lane Memory Control Register 0$  $RW$  $1h$  $Data Memory Read Timing Control internal&#xd;&#xa;RTC[1:0] is read timing control - Default set to 2'b010. RTC[2] is reserved - Default set to 0. See AC Characteristics table for specific timing information.$
$$xram_wtsel_lane[1:0]$  $1$  $0$  $R2290h$  $Lane Memory Control Register 0$  $RW$  $1h$  $Data Memory Write Timing Control internal&#xd;&#xa;WTC[1:0] is write timing control - Default set to 2'b010. WTC[2] is reserved. Default set to 0. See AC Characteristics table for specific timing information.$
$$RESERVED$  $31$  $30$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $$
$$XDATA_MEM_CHECKSUM_PASS_LANE$  $29$  $29$  $R2294h$  $Lane Memory Control Register 1$  $R$  $0h$  $Reset PHY Xdata Lane Memory Checksum Pass$
$$XDATA_MEM_CHECKSUM_RESET_LANE$  $28$  $28$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Reset PHY Xdata Lane Memory Checksum Calculation Value$
$$IRAM_ECC_2ERR_SET_LANE$  $27$  $27$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set IRAM MEM ECC For 2 Bit Error&#xd;&#xa;Rising edge to set error status$
$$CACHE_ECC_2ERR_SET_LANE$  $26$  $26$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Cache Mem ECC For 2 Bit Error&#xd;&#xa;Rising edge to set error status$
$$XDATA_ECC_2ERR_SET_LANE$  $25$  $25$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Xdata Mem ECC For 2 Bit Error&#xd;&#xa;Rising edge to set error status$
$$IRAM_ECC_1ERR_SET_LANE$  $24$  $24$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set IRAM MEM ECC For 1 Bit Error&#xd;&#xa;Rising edge to set error status$
$$CACHE_ECC_1ERR_SET_LANE$  $23$  $23$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Cache Mem ECC For 1 Bit Error&#xd;&#xa;Rising edge to set error status$
$$XDATA_ECC_1ERR_SET_LANE$  $22$  $22$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Xdata Mem ECC For 1 Bit Error&#xd;&#xa;Rising edge to set error status$
$$IRAM_ECC_2ERR_CLEAR_LANE$  $21$  $21$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC For 2 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$CACHE_ECC_2ERR_CLEAR_LANE$  $20$  $20$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC For 2 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$XDATA_ECC_2ERR_CLEAR_LANE$  $19$  $19$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC For 2 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$IRAM_ECC_1ERR_CLEAR_LANE$  $18$  $18$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC For 1 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$CACHE_ECC_1ERR_CLEAR_LANE$  $17$  $17$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC For 1 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$XDATA_ECC_1ERR_CLEAR_LANE$  $16$  $16$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC For 1 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$IRAM_ECC_2ERR_ENABLE_LANE$  $15$  $15$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC Enable For 2 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$CACHE_ECC_2ERR_ENABLE_LANE$  $14$  $14$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC Enable For 2 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$XDATA_ECC_2ERR_ENABLE_LANE$  $13$  $13$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC Enable For 2 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$IRAM_ECC_1ERR_ENABLE_LANE$  $12$  $12$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC Enable For 1 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$CACHE_ECC_1ERR_ENABLE_LANE$  $11$  $11$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC Enable For 1 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$XDATA_ECC_1ERR_ENABLE_LANE$  $10$  $10$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC Enable For 1 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$IRAM_ECC_2ERR_LANE$  $9$  $9$  $R2294h$  $Lane Memory Control Register 1$  $R$  $0h$  $IRAM MEM ECC 2 Bits Error Detected$
$$CACHE_ECC_2ERR_LANE$  $8$  $8$  $R2294h$  $Lane Memory Control Register 1$  $R$  $0h$  $Cache Mem ECC 2 Bits Error Detected$
$$XDATA_ECC_2ERR_LANE$  $7$  $7$  $R2294h$  $Lane Memory Control Register 1$  $R$  $0h$  $Xdata Mem ECC 2 Bits Error Detected$
$$IRAM_ECC_1ERR_LANE$  $6$  $6$  $R2294h$  $Lane Memory Control Register 1$  $R$  $0h$  $IRAM MEM ECC 1 Bit Error Detected$
$$CACHE_ECC_1ERR_LANE$  $5$  $5$  $R2294h$  $Lane Memory Control Register 1$  $R$  $0h$  $Cache Mem ECC 1 Bit Error Detected$
$$XDATA_ECC_1ERR_LANE$  $4$  $4$  $R2294h$  $Lane Memory Control Register 1$  $R$  $0h$  $Xdata Mem ECC 1 Bit Error Detected$
$$cache_rtsel_lane[1:0]$  $3$  $2$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $1h$  $Cache Memory Read Timing Control internal&#xd;&#xa;RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes$
$$cache_wtsel_lane[1:0]$  $1$  $0$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $1h$  $Cache Memory Write Timing Control internal&#xd;&#xa;WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.$
$$RESERVED$  $31$  $8$  $R2298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $$
$$timer_2ex_sel_lane[1:0]$  $7$  $6$  $R2298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T2EX Input Selection internal&#xd;&#xa;00:Select MCU timer clock source from hardware clock source generation function 0&#xd;&#xa;01:Select MCU timer clock source from hardware clock source generation function 1&#xd;&#xa;10:Select MCU timer clock source from hardware clock source generation function 2&#xd;&#xa;11:Select MCU timer clock source from hardware clock source generation function 3$
$$timer_2_sel_lane[1:0]$  $5$  $4$  $R2298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T2 Input Selection internal&#xd;&#xa;00:Select MCU timer clock source from hardware clock source generation function 0&#xd;&#xa;01:Select MCU timer clock source from hardware clock source generation function 1&#xd;&#xa;10:Select MCU timer clock source from hardware clock source generation function 2&#xd;&#xa;11:Select MCU timer clock source from hardware clock source generation function 3$
$$timer_1_sel_lane[1:0]$  $3$  $2$  $R2298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T1 Input Selection internal&#xd;&#xa;00:Select MCU timer clock source from hardware clock source generation function 0&#xd;&#xa;01:Select MCU timer clock source from hardware clock source generation function 1&#xd;&#xa;10:Select MCU timer clock source from hardware clock source generation function 2&#xd;&#xa;11:Select MCU timer clock source from hardware clock source generation function 3$
$$timer_0_sel_lane[1:0]$  $1$  $0$  $R2298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T0 Input Selection internal&#xd;&#xa;00:Select MCU timer clock source from hardware clock source generation function 0&#xd;&#xa;01:Select MCU timer clock source from hardware clock source generation function 1&#xd;&#xa;10:Select MCU timer clock source from hardware clock source generation function 2&#xd;&#xa;11:Select MCU timer clock source from hardware clock source generation function 3$
$$pwm0_en_lane$  $31$  $31$  $R229Ch$  $MCU Ext Timer Control Register 8$  $RW$  $0h$  $Enable Timer Clock Generation Function0 For CPU Timer internal$
$$pwm0_counter_lane[30:0]$  $30$  $0$  $R229Ch$  $MCU Ext Timer Control Register 8$  $RW$  $Ah$  $Timer Clock Block 0 Control internal&#xd;&#xa;Timer frequency = timer clock frequency/(2 X pwm0_counter[30:0])$
$$pwm1_en_lane$  $31$  $31$  $R22A0h$  $MCU Ext Timer Control Register 9$  $RW$  $0h$  $Enable Timer Clock Generation Function1 For CPU Timer internal$
$$pwm1_counter_lane[30:0]$  $30$  $0$  $R22A0h$  $MCU Ext Timer Control Register 9$  $RW$  $Ah$  $Timer Clock Block 1 Control internal&#xd;&#xa;Timer frequency = timer clock frequency/(2 X pwm1_counter[30:0])$
$$pwm2_en_lane$  $31$  $31$  $R22A4h$  $MCU Ext Timer Control Register 10$  $RW$  $0h$  $Enable Timer Clock Generation Function2 For CPU Timer internal$
$$pwm2_counter_lane[30:0]$  $30$  $0$  $R22A4h$  $MCU Ext Timer Control Register 10$  $RW$  $Ah$  $Timer Clock Block 2 Control internal&#xd;&#xa;Timer frequency = timer clock frequency/(2 X pwm2_counter[30:0])$
$$pwm3_en_lane$  $31$  $31$  $R22A8h$  $MCU Ext Timer Control Register 11$  $RW$  $0h$  $Enable Timer Clock Generation Function3 For CPU Timer internal$
$$pwm3_counter_lane[30:0]$  $30$  $0$  $R22A8h$  $MCU Ext Timer Control Register 11$  $RW$  $Ah$  $Timer Clock Block 3 Control internal&#xd;&#xa;Timer frequency = timer clock frequency/(2 X pwm3_counter[30:0])$
$$RESERVED$  $31$  $8$  $R22ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $$
$$pwm3_clk_sel_lane[1:0]$  $7$  $6$  $R22ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function3 internal&#xd;&#xa;01: MCU clock&#xd;&#xa;10: RX clock&#xd;&#xa;11: TX clock$
$$pwm2_clk_sel_lane[1:0]$  $5$  $4$  $R22ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function2 internal&#xd;&#xa;01: MCU clock&#xd;&#xa;10: RX clock&#xd;&#xa;11: TX clock$
$$pwm1_clk_sel_lane[1:0]$  $3$  $2$  $R22ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function1 internal&#xd;&#xa;01: MCU clock&#xd;&#xa;10: RX clock&#xd;&#xa;11: TX clock$
$$pwm0_clk_sel_lane[1:0]$  $1$  $0$  $R22ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function0 internal&#xd;&#xa;01: MCU clock&#xd;&#xa;10: RX clock&#xd;&#xa;11: TX clock$
$$RESERVED$  $31$  $8$  $R22B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $$
$$timer3_clk_sel_lane[1:0]$  $7$  $6$  $R22B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function3 internal&#xd;&#xa;01: MCU clock&#xd;&#xa;10: RX clock&#xd;&#xa;11: TX clock$
$$timer2_clk_sel_lane[1:0]$  $5$  $4$  $R22B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function2 internal&#xd;&#xa;01: MCU clock&#xd;&#xa;10: RX clock&#xd;&#xa;11: TX clock$
$$timer1_clk_sel_lane[1:0]$  $3$  $2$  $R22B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function1 internal&#xd;&#xa;01: MCU clock&#xd;&#xa;10: RX clock&#xd;&#xa;11: TX clock$
$$timer0_clk_sel_lane[1:0]$  $1$  $0$  $R22B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function0 internal&#xd;&#xa;01: MCU clock&#xd;&#xa;10: RX clock&#xd;&#xa;11: TX clock$
$$mcu_debug3_lane[7:0]$  $31$  $24$  $R22B4h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug2_lane[7:0]$  $23$  $16$  $R22B4h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug1_lane[7:0]$  $15$  $8$  $R22B4h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug0_lane[7:0]$  $7$  $0$  $R22B4h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug7_lane[7:0]$  $31$  $24$  $R22B8h$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug6_lane[7:0]$  $23$  $16$  $R22B8h$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug5_lane[7:0]$  $15$  $8$  $R22B8h$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug4_lane[7:0]$  $7$  $0$  $R22B8h$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debugb_lane[7:0]$  $31$  $24$  $R22BCh$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debuga_lane[7:0]$  $23$  $16$  $R22BCh$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug9_lane[7:0]$  $15$  $8$  $R22BCh$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug8_lane[7:0]$  $7$  $0$  $R22BCh$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debugf_lane[7:0]$  $31$  $24$  $R22C0h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debuge_lane[7:0]$  $23$  $16$  $R22C0h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debugd_lane[7:0]$  $15$  $8$  $R22C0h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debugc_lane[7:0]$  $7$  $0$  $R22C0h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug_lane[31:0]$  $31$  $0$  $R22C4h$  $Lane MCU Debug Register 4$  $RW$  $0h$  $For Debug Only internal$
$$RESERVED$  $31$  $30$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $$
$$extint_an_receive_idle_int_en_lane$  $29$  $29$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Auto Neg IDLE INT internal$
$$extint_int_cmn_irq_en_lane$  $28$  $28$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Int_cmn_irq internal$
$$extint_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For EXT_INT internal$
$$extint_trx_train_stop_int_en_lane$  $26$  $26$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For EXT_INT internal$
$$extint_rx_train_disable_int_en_lane$  $25$  $25$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for EXT_INT internal$
$$extint_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$extint_tx_train_disable_int_en_lane$  $23$  $23$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For EXT_INT internal$
$$extint_an_en_int_en_lane$  $22$  $22$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Auto Neg Enable Interrupt internal$
$$extint_refclk_dis_en_int_en_lane$  $21$  $21$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Refclk_dis_en_int For EXT_INT internal$
$$extint_an_spd_chg_int_en_lane$  $20$  $20$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Auto Neg Speed Change Interrupt internal$
$$extint_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Refclk_dis_chg_int For  EXT_INT internal$
$$extint_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pu_ivref_chg_int For  EXT_INT internal$
$$extint_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Power_state_valid_rise_int For  EXT_INT internal$
$$extint_int_rx_init_rise_int_en_lane$  $16$  $16$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Int_rx_init_rise_int For  EXT_INT internal$
$$extint_pm_others_chg_int_en_lane$  $15$  $15$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pm_others_chg_int For  EXT_INT internal$
$$RESERVED$  $14$  $14$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $$
$$extint_dme_dec_error_int_en_lane$  $13$  $13$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Dme_dec_error_int For  EXT_INT internal$
$$extint_remote_balance_err_int_en_lane$  $12$  $12$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For EXT_INT internal$
$$extint_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For EXT_INT internal$
$$extint_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For EXT_INT internal$
$$extint_tx_train_enable_int_en_lane$  $9$  $9$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Tx_train_enable_int For  EXT_INT internal$
$$extint_rx_train_enable_int_en_lane$  $8$  $8$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Rx_train_enable_int For  EXT_INT internal$
$$extint_frame_lock_int_en_lane$  $7$  $7$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Frame_lock_int For  EXT_INT internal$
$$extint_frame_unlock_int_en_lane$  $6$  $6$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Frame_unlock_int For  EXT_INT internal$
$$extint_timer3_int_en_lane$  $5$  $5$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Timer4_int For  EXT_INT internal$
$$extint_timer2_int_en_lane$  $4$  $4$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Timer3_int For  EXT_INT internal$
$$extint_timer1_int_en_lane$  $3$  $3$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Timer2_int For  EXT_INT internal$
$$extint_timer0_int_en_lane$  $2$  $2$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Timer1_int For  EXT_INT internal$
$$extint_spd_int_gen_en_lane$  $1$  $1$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Spd_int_gen_lane For  EXT_INT internal$
$$extint_pm_chg_int_en_lane$  $0$  $0$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pm_chg_int For  EXT_INT internal$
$$ana_reg_trx_wd_lane[7:0]$  $31$  $24$  $R22CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register WD PIN internal&#xd;&#xa;This register is valid when register ana_reg_trx_force_lane is 1$
$$ana_reg_trx_rd_out_lane[7:0]$  $23$  $16$  $R22CCh$  $Analog Interface Register 0$  $R$  $0h$  $TRX Analog Register RD_OUT Output internal$
$$RESERVED$  $15$  $13$  $R22CCh$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_trx_rst_lane$  $12$  $12$  $R22CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register RST PIN internal&#xd;&#xa;This register is valid when register ana_reg_trx_force_lane is 1$
$$ana_reg_trx_we_lane$  $11$  $11$  $R22CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register WE PIN internal&#xd;&#xa;This register is valid when register ana_reg_trx_force_lane is 1$
$$ana_reg_trx_re_lane$  $10$  $10$  $R22CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register RE PIN internal&#xd;&#xa;This register is valid when register ana_reg_trx_force_lane is 1$
$$ana_reg_trx_force_lane$  $9$  $9$  $R22CCh$  $Analog Interface Register 0$  $RW$  $0h$  $TRX Analog Register Force internal&#xd;&#xa;Force Analog TRX Lane Register PIN Control&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$ana_reg_trx_addr_lane[8:0]$  $8$  $0$  $R22CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register ADDR PIN internal&#xd;&#xa;This register is valid when register ana_reg_trx_force_lane is 1$
$$ana_reg_dfe_addr_lane[7:0]$  $31$  $24$  $R22D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFE Analog Register ADDR PIN internal&#xd;&#xa;This register is valid when register ana_reg_DFE_force_lane is 1$
$$ana_reg_dfe_wd_lane[7:0]$  $23$  $16$  $R22D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFE Analog Register WD PIN internal&#xd;&#xa;This register is valid when register ana_reg_DFE_force_lane is 1$
$$ana_reg_dfe_rd_out_lane[7:0]$  $15$  $8$  $R22D0h$  $Analog Interface Register 0$  $R$  $0h$  $DFE Analog Register RD_OUT Output internal&#xd;&#xa;This register is valid when register ana_reg_DFE_force_lane is 1$
$$ana_reg_dfe_rst_lane$  $7$  $7$  $R22D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFE Analog Register RST PIN internal&#xd;&#xa;This register is valid when register ana_reg_DFE_force_lane is 1$
$$ana_reg_dfe_we_lane$  $6$  $6$  $R22D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFE Analog Register WE PIN internal&#xd;&#xa;This register is valid when register ana_reg_DFE_force_lane is 1$
$$ana_reg_dfe_re_lane$  $5$  $5$  $R22D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFE Analog Register RE PIN internal&#xd;&#xa;This register is valid when register ana_reg_DFE_force_lane is 1$
$$RESERVED$  $4$  $4$  $R22D0h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_dfe_force_lane[3:0]$  $3$  $0$  $R22D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFE Analog Register Force internal&#xd;&#xa;[3]: Force P4&#xd;&#xa;[2]: Force P3&#xd;&#xa;[1]: Force P2&#xd;&#xa;[0]: Force P1$
$$RESERVED$  $31$  $9$  $R22D4h$  $Analog Interface TRX CAL Register 0$  $RW$  $0h$  $$
$$ana_reg_trx_cal_force_lane$  $8$  $8$  $R22D4h$  $Analog Interface TRX CAL Register 0$  $RW$  $0h$  $TRX CAL Analog Register Force internal$
$$ana_reg_trx_cal_rd_out_lane[7:0]$  $7$  $0$  $R22D4h$  $Analog Interface TRX CAL Register 0$  $R$  $0h$  $TRX CAL Analog Register RD_OUT Output internal$
$$RESERVED$  $31$  $6$  $R22D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $$
$$int_cmn_isr_clear_lane$  $5$  $5$  $R22D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $INT Form CMN MCU Clear internal$
$$RESERVED$  $4$  $4$  $R22D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $$
$$int_timer3_isr_clear_lane$  $3$  $3$  $R22D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer3 IRQ ISR Clear internal$
$$int_timer2_isr_clear_lane$  $2$  $2$  $R22D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer2 IRQ ISR Clear internal$
$$int_timer1_isr_clear_lane$  $1$  $1$  $R22D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer1 IRQ ISR Clear internal$
$$int_timer0_isr_clear_lane$  $0$  $0$  $R22D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer0 IRQ ISR Clear internal$
$$mcu_wdt_reset_lane$  $31$  $31$  $R22DCh$  $MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $MCU Watch Dog Timer RESET. internal$
$$RESERVED$  $30$  $16$  $R22DCh$  $MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $$
$$mcu_wdt_en_lane$  $15$  $15$  $R22DCh$  $MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $MCU Watch Dog Timer Enable internal$
$$mcu_wdt_cnt_hi_lane[14:0]$  $14$  $0$  $R22DCh$  $MCU Watch Dong Timer Control Register 1$  $RW$  $400h$  $MCU Watch Dog Timer counter internal$
$$RESERVED$  $31$  $26$  $R22E0h$  $MEMORY LANE ECC ERROR ADDR$  $RW$  $0h$  $$
$$CACHE_ECC_ERR_ADDR_LANE[7:0]$  $25$  $18$  $R22E0h$  $MEMORY LANE ECC ERROR ADDR$  $R$  $0h$  $Cache LANE ECC Error Address$
$$IRAM_ECC_ERR_ADDR_LANE[7:0]$  $17$  $10$  $R22E0h$  $MEMORY LANE ECC ERROR ADDR$  $R$  $0h$  $Iram LANE ECC Error Address$
$$XDATA_ECC_ERR_ADDR_LANE[9:0]$  $9$  $0$  $R22E0h$  $MEMORY LANE ECC ERROR ADDR$  $R$  $0h$  $Xdata LANE ECC Error Address$
$$XDATA_MEM_CHECKSUM_EXP_LANE[31:0]$  $31$  $0$  $R22E4h$  $XDATA MEMORY LANE CHECKSUM Registers 0$  $RW$  $FFFFFFFFh$  $Xdata Memory Checksum Expected Value$
$$XDATA_MEM_CHECKSUM_LANE[31:0]$  $31$  $0$  $R22E8h$  $XDATA MEMORY LANE CHECKSUM Registers 1$  $R$  $0h$  $Xdata Memory Checksum Readback$
$$PT_EN_LANE$  $31$  $31$  $R2300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Enable&#xd;&#xa;0: PHY Test disable&#xd;&#xa;1: PHY Test enable&#xd;&#xa;Pattern should be selected while PT_EN = 0. When set to 1, this signal clears the pattern and error counts and begins looking for pattern lock. When set to zero this stops the testing and freeze the error and pattern counts.$
$$PT_PHYREADY_FORCE_LANE$  $30$  $30$  $R2300h$  $Main Control Register$  $RW$  $0h$  $PHY Test PHY Ready Force&#xd;&#xa;0: Not force&#xd;&#xa;1: Force PHY ready in PHY Test with 1$
$$PT_TX_PATTERN_SEL_LANE[5:0]$  $29$  $24$  $R2300h$  $Main Control Register$  $RW$  $10h$  $PHY Test TX Pattern Select&#xd;&#xa;6'h01: User Pattern 80Bit&#xd;&#xa;6'h08: Jitter Pattern K28.5&#xd;&#xa;6'h09: Jitter Pattern 1T&#xd;&#xa;6'h0a: Jitter Pattern 2T&#xd;&#xa;6'h0b: Jitter Pattern 4T&#xd;&#xa;6'h0c: Jitter Pattern 5T&#xd;&#xa;6'h0d: Jitter Pattern 8T&#xd;&#xa;6'h0e: Jitter Pattern 10T&#xd;&#xa;6'h10: PRBS 7&#xd;&#xa;6'h11: PRBS 9&#xd;&#xa;6'h12: PRBS 11&#xd;&#xa;6'h13: PRBS 11_0&#xd;&#xa;6'h14: PRBS 11_1&#xd;&#xa;6'h15: PRBS 11_2&#xd;&#xa;6'h16: PRBS 11_3&#xd;&#xa;6'h17: PRBS 15&#xd;&#xa;6'h18: PRBS 16&#xd;&#xa;6'h19: PRBS 23&#xd;&#xa;6'h1a: PRBS 31&#xd;&#xa;6'h1b: PRBS 32&#xd;&#xa;Others: Reserved&#xd;&#xa;Refer design spec for detail pattern selection$
$$PT_EN_MODE_LANE[1:0]$  $23$  $22$  $R2300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Enable Mode&#xd;&#xa;2'b00: enable PT after pt_en = 1&#xd;&#xa;2'b01: enable PT after pt_en = 1 and normal_state_ready = 1&#xd;&#xa;2'b10: enable PT after pt_en = 1 and pt_phyready_force = 1&#xd;&#xa;Others: Reserved$
$$PT_RX_PATTERN_SEL_LANE[5:0]$  $21$  $16$  $R2300h$  $Main Control Register$  $RW$  $10h$  $PHY Test RX Pattern Select&#xd;&#xa;6'h01: User Pattern 80Bit&#xd;&#xa;6'h08: Jitter Pattern K28.5&#xd;&#xa;6'h09: Jitter Pattern 1T&#xd;&#xa;6'h0a: Jitter Pattern 2T&#xd;&#xa;6'h0b: Jitter Pattern 4T&#xd;&#xa;6'h0c: Jitter Pattern 5T&#xd;&#xa;6'h0d: Jitter Pattern 8T&#xd;&#xa;6'h0e: Jitter Pattern 10T&#xd;&#xa;6'h10: PRBS 7&#xd;&#xa;6'h11: PRBS 9&#xd;&#xa;6'h12: PRBS 11&#xd;&#xa;6'h13: PRBS 11_0&#xd;&#xa;6'h14: PRBS 11_1&#xd;&#xa;6'h15: PRBS 11_2&#xd;&#xa;6'h16: PRBS 11_3&#xd;&#xa;6'h17: PRBS 15&#xd;&#xa;6'h18: PRBS 16&#xd;&#xa;6'h19: PRBS 23&#xd;&#xa;6'h1a: PRBS 31&#xd;&#xa;6'h1b: PRBS 32&#xd;&#xa;Others: Reserved&#xd;&#xa;Refer design spec for detail pattern selection$
$$PT_LOCK_CNT_LANE[7:0]$  $15$  $8$  $R2300h$  $Main Control Register$  $RW$  $40h$  $PHY Test Pattern Lock Count Thershold&#xd;&#xa;PHY Test comparator begins after pt_lock_cnt cycle's lock$
$$PT_CNT_RST_LANE$  $7$  $7$  $R2300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Pattern Counter Reset&#xd;&#xa;0: not reset&#xd;&#xa;1: reset$
$$TX_TRAIN_POLY_SEL_FM_PIN_LANE$  $6$  $6$  $R2300h$  $Main Control Register$  $RW$  $0h$  $Tx training LFSR Pattern Polynomial Select&#xd;&#xa;0: Fixed LFSR polynomial selection. LANE 0 always uses first LFSR. LANE3 always uses latest LFSR.&#xd;&#xa;1: Control from PIN PIN_TX_TRAIN_POLY_SEL$
$$TX_TRAIN_PAT_SEL_LANE[1:0]$  $5$  $4$  $R2300h$  $Main Control Register$  $RW$  $0h$  $TX Training Pattern Select&#xd;&#xa;2'b00: Scrambler0(LFSR16)&#xd;&#xa;2'b01: LFSR11, each lane with same formula and seed for 10G-KR&#xd;&#xa;2'b10: LFSR11, each lane with different formula and seed for 100G&#xd;&#xa;2'b11: LFSR13, each lane with different formula and seed for 200G&#xd;&#xa;Others: Reserved$
$$tx_train_pat_force_lane$  $3$  $3$  $R2300h$  $Main Control Register$  $RW$  $0h$  $TX Training Pattern Force internal&#xd;&#xa;0: TX pattern is selected by tx_train_pat_sel&#xd;&#xa;1: TX pattern is selected by pt_tx_pattern_sel&#xd;&#xa;This bit is only valid when tx_train_en = 1.$
$$pt_cnt_pause_lane$  $2$  $2$  $R2300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Pattern Counter Pause internal&#xd;&#xa;PT_CNT and PT_ERR_CNT is paused when this register is set$
$$pt_tx_mode2_rst_dis_lane$  $1$  $1$  $R2300h$  $Main Control Register$  $RW$  $0h$  $Disable Tx Pattern Reset When PHY Test Enable Mode 2 internal&#xd;&#xa;0: not disable&#xd;&#xa;1: disable$
$$PT_RST_LANE$  $0$  $0$  $R2300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Reset&#xd;&#xa;0: Not reset mode&#xd;&#xa;1: This is a reset signal to PHY Test. Once its set to 1, all registers in PHY Test are cleared.$
$$pt_relock_lane$  $31$  $31$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $PHY Test Relock Enable internal&#xd;&#xa;0: Disable relock&#xd;&#xa;1: Enable relock,&#xd;&#xa;This bit is only valid for SAS, USER_80B and JITP. Reset state machine for SAS and USER_80B. And enable 40bit sync detection for JITP.$
$$pt_sync_mode_lane$  $30$  $30$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $PHY Test Sync Mode Select internal&#xd;&#xa;For USER 80B Pattern&#xd;&#xa;0: No Sync, just check if received pattern is repeat&#xd;&#xa;1: sync with 283 pattern at beginning and check if received pattern is exactly reg_pt_user_patter[79:0]$
$$RESERVED$  $29$  $26$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$pt_prbs_load_lane$  $25$  $25$  $R2304h$  $Detail Control Register1$  $RW$  $1h$  $PRBS Input Select internal&#xd;&#xa;0: use previous data to calculate next&#xd;&#xa;1: use input rxdata to calculate next$
$$pt_lock_mode_lane$  $24$  $24$  $R2304h$  $Detail Control Register1$  $RW$  $1h$  $Lock Mode Selection internal&#xd;&#xa;0: PRBS and Jitter pattern lock after total reg_pt_lock_cnt cycles match&#xd;&#xa;1: PRBS and Jitter pattern lock after continuous reg_pt_lock_cnt cycles match&#xd;&#xa;This bit is only valid for PRBS and Jitter pattern. Other patterns don't have continuous lock.$
$$pt_prbs_inv_lane$  $23$  $23$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $PRBS Pattern Inversion internal&#xd;&#xa;0: normal output&#xd;&#xa;1: inverted output$
$$pt_prbs_gray_en_lane$  $22$  $22$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $PRBS PAM4 Gray Code Enable internal&#xd;&#xa;0: normal PRBS data&#xd;&#xa;1: Enable 2 bit gray code for PAM4 PRBS13Q and PRBS31Q$
$$pt_prbs_inv_rx_lane$  $21$  $21$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $PRBS Pattern Inversion in PHY RX internal&#xd;&#xa;0: normal output&#xd;&#xa;1: inverted output$
$$RESERVED$  $20$  $20$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$force_pt_lock_lane$  $9$  $9$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $Force PT Lock Indicator internal$
$$pt_lock_set_lane$  $8$  $8$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $Force PT Lock Indicator Value internal$
$$force_prbs_data_set_lane$  $7$  $7$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $Force PHY PRBS Data Selection In TX Train internal$
$$prbs_data_set_lane[1:0]$  $6$  $5$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $PHY PRBS Data Selection In TX Train internal$
$$prbs_data_detected_lane[1:0]$  $4$  $3$  $R2304h$  $Detail Control Register1$  $R$  $0h$  $PHY PRBS Detected In TX Train internal&#xd;&#xa;2'b00 : PRBS11, PRBS_11_0, PRBS_13_0&#xd;&#xa;2'b01 : PRBS_11_1, PRBS_13_1&#xd;&#xa;2'b10 : PRBS_11_2, PRBS_13_2&#xd;&#xa;2'b11 : PRBS_11_3, PRBS_13_3$
$$tx_train_pat_lock_mode_lane$  $2$  $2$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $TX Training Pattern Lock Mode internal&#xd;&#xa;1: Lock and select PRBS pattern for every training packet&#xd;&#xa;0: Only lock and select PRBS once for TX training$
$$TX_TRAIN_PAT_SEL_RX_LANE[1:0]$  $1$  $0$  $R2304h$  $Detail Control Register1$  $RW$  $0h$  $TX Training Pattern Select For RX PRBS Control&#xd;&#xa;2'b00: No use&#xd;&#xa;2'b01: LFSR11, each lane with same formula and seed for 10G-KR&#xd;&#xa;2'b10: LFSR11, each lane with different formula and seed for 100G&#xd;&#xa;2'b11: LFSR13, each lane with different formula and seed for 200G$
$$PT_USER_PATTERN_LANE[79:48]$  $31$  $0$  $R2308h$  $User Defined Pattern0$  $RW$  $0h$  $User Defined Pattern&#xd;&#xa;User defined pattern for both 80bit user pattern$
$$PT_USER_PATTERN_LANE[47:16]$  $31$  $0$  $R230Ch$  $User Defined Pattern1$  $RW$  $0h$  $User Defined Pattern&#xd;&#xa;User defined pattern for both 80bit user pattern$
$$PT_USER_PATTERN_LANE[15:0]$  $31$  $16$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $User Defined Pattern&#xd;&#xa;User defined pattern for both 80bit user pattern$
$$RESERVED$  $15$  $15$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$PT_CNT_READY_LANE$  $2$  $2$  $R2310h$  $User Defined Pattern2$  $R$  $0h$  $PHY TEST Pattern Count Ready&#xd;&#xa;PHY Test Pattern Counter PT_CNT_LANE Reach Maximum Pattern Counter MAX_PT_CNT_LANE$
$$PT_PASS_LANE$  $1$  $1$  $R2310h$  $User Defined Pattern2$  $R$  $0h$  $PHY Test Pass Flag&#xd;&#xa;0: 1 or more errors is found or the pattern is not locked&#xd;&#xa;1: the pattern is locked and no error is detected$
$$PT_LOCK_LANE$  $0$  $0$  $R2310h$  $User Defined Pattern2$  $R$  $0h$  $PHY Test Pattern Lock Flag&#xd;&#xa;0: Pattern detector is not locked onto the pattern&#xd;&#xa;1: Pattern detector is locked onto the pattern&#xd;&#xa;If the pattern doesn't lock then either the signal quality is low or the pattern provided to the receiver doesn't match the programmed pattern.$
$$pt_prbs_seed_lane[31:0]$  $31$  $0$  $R2314h$  $Detail Control Register2$  $RW$  $FFFFFFFFh$  $PRBS Seed internal$
$$PT_CNT_LANE[47:32]$  $31$  $16$  $R2318h$  $Pattern Counter0$  $R$  $0h$  $PHY Test Pattern Count&#xd;&#xa;The number of 40-bit patterns received since acquiring pattern lock$
$$RESERVED$  $15$  $15$  $R2318h$  $Pattern Counter0$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2318h$  $Pattern Counter0$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2318h$  $Pattern Counter0$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2318h$  $Pattern Counter0$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2318h$  $Pattern Counter0$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2318h$  $Pattern Counter0$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2318h$  $Pattern Counter0$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2318h$  $Pattern Counter0$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2318h$  $Pattern Counter0$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2318h$  $Pattern Counter0$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2318h$  $Pattern Counter0$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2318h$  $Pattern Counter0$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2318h$  $Pattern Counter0$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2318h$  $Pattern Counter0$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2318h$  $Pattern Counter0$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2318h$  $Pattern Counter0$  $RW$  $0h$  $$
$$PT_CNT_LANE[31:0]$  $31$  $0$  $R231Ch$  $Pattern Counter1$  $R$  $0h$  $PHY Test Pattern Count&#xd;&#xa;The number of 40-bit patterns received since acquiring pattern lock$
$$PT_ERR_CNT_LANE[47:32]$  $31$  $16$  $R2320h$  $Pattern Counter2$  $R$  $0h$  $PHY Test Error Count&#xd;&#xa;The number of error bits encountered after obtaining pattern lock$
$$RESERVED$  $15$  $15$  $R2320h$  $Pattern Counter2$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2320h$  $Pattern Counter2$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2320h$  $Pattern Counter2$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2320h$  $Pattern Counter2$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2320h$  $Pattern Counter2$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2320h$  $Pattern Counter2$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2320h$  $Pattern Counter2$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2320h$  $Pattern Counter2$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2320h$  $Pattern Counter2$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2320h$  $Pattern Counter2$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2320h$  $Pattern Counter2$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2320h$  $Pattern Counter2$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2320h$  $Pattern Counter2$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2320h$  $Pattern Counter2$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2320h$  $Pattern Counter2$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2320h$  $Pattern Counter2$  $RW$  $0h$  $$
$$PT_ERR_CNT_LANE[31:0]$  $31$  $0$  $R2324h$  $Pattern Counter3$  $R$  $0h$  $PHY Test Error Count&#xd;&#xa;The number of error bits encountered after obtaining pattern lock$
$$PT_CNT_MAX_LANE[47:32]$  $31$  $16$  $R2328h$  $Pattern Counter4$  $RW$  $FFFFh$  $PHY Test Maximum Pattern Count&#xd;&#xa;The number of 40-bit patterns received since acquiring pattern lock$
$$RESERVED$  $15$  $15$  $R2328h$  $Pattern Counter4$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2328h$  $Pattern Counter4$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2328h$  $Pattern Counter4$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2328h$  $Pattern Counter4$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2328h$  $Pattern Counter4$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2328h$  $Pattern Counter4$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2328h$  $Pattern Counter4$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2328h$  $Pattern Counter4$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2328h$  $Pattern Counter4$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2328h$  $Pattern Counter4$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2328h$  $Pattern Counter4$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2328h$  $Pattern Counter4$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2328h$  $Pattern Counter4$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2328h$  $Pattern Counter4$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2328h$  $Pattern Counter4$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2328h$  $Pattern Counter4$  $RW$  $0h$  $$
$$PT_CNT_MAX_LANE[31:0]$  $31$  $0$  $R232Ch$  $Pattern Counter5$  $RW$  $FFFFFFFFh$  $PHY Test Maximum Pattern Count&#xd;&#xa;The number of 40-bit patterns received since acquiring pattern lock$
$$dfe_ec_mode_lane$  $31$  $31$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE Eye Check Mode internal$
$$dfe_ee_mode_lane$  $30$  $30$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE Edge Equalizer Mode internal$
$$RESERVED$  $29$  $29$  $R2400h$  $DFE Control$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R2400h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_vref_mode_lane[1:0]$  $27$  $26$  $R2400h$  $DFE Control$  $RW$  $1h$  $VREF Adaptation Mode Select internal&#xd;&#xa;0: Track Mode&#xd;&#xa;1: Init1 Mode&#xd;&#xa;2: Init2 Mode$
$$dfe_tap_refresh_lane$  $25$  $25$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE Tap Refresh  internal$
$$dfe_tap_restore_lane$  $24$  $24$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE Tap Restore internal$
$$RESERVED$  $23$  $23$  $R2400h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_pam2_mode_lane$  $22$  $22$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE PAM2 Mode internal$
$$dfe_pam2_lp_mode_lane$  $21$  $21$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE PAM2 Low Power Mode internal$
$$dfe_adapt_adj_vref_dc_en_lane$  $20$  $20$  $R2400h$  $DFE Control$  $RW$  $0h$  $Vref/Voff Adjustment Logic Enable internal&#xd;&#xa;0: Disable&#xd;&#xa;1: Enable$
$$dfe_adapt_adj_vref_dc_mid_en_lane$  $19$  $19$  $R2400h$  $DFE Control$  $RW$  $0h$  $Vref/Voff Adjustment Logic For Mid Enable internal&#xd;&#xa;0: Disable&#xd;&#xa;1: Enable$
$$RESERVED$  $18$  $18$  $R2400h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_done_lane$  $17$  $17$  $R2400h$  $DFE Control$  $R$  $0h$  $DFE Done Flag internal&#xd;&#xa;0: DFE adapting&#xd;&#xa;1: DFE adaptation Done$
$$dfe_start_lane$  $16$  $16$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE Start internal&#xd;&#xa;Positive edge trigger DFE Adaptation&#xd;&#xa;Negative  edge clear DFE DONE$
$$dfe_f0x_mode_lane$  $15$  $15$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE F0X Mode internal&#xd;&#xa;0: DFE Adaptation not in F0X Mode&#xd;&#xa;1: DFE Adaptation in F0X Mode$
$$dfe_adapt_abort_lane$  $14$  $14$  $R2400h$  $DFE Control$  $RW$  $0h$  $Abort DFE Adaptation internal&#xd;&#xa;0: No effect&#xd;&#xa;1: Exit Adaptation.$
$$dfe_adapt_cont_lane$  $13$  $13$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE Continuous Adaptation Mode internal&#xd;&#xa;0: DFE Adaptation time controlled by dfe_adapt_lpnum_lane&#xd;&#xa;1: DFE Adaptation in continuous mode$
$$dfe_f0a_mode_lane$  $12$  $12$  $R2400h$  $DFE Control$  $RW$  $1h$  $DFE F0A Mode internal&#xd;&#xa;0: DFE Adaptation not in F0A Mode&#xd;&#xa;1: DFE Adaptation in F0A Mode$
$$dfe_f0k_mode_lane$  $11$  $11$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE F0 Peak Mode internal&#xd;&#xa;0: DFE Adaptation not in F0D Mode&#xd;&#xa;1: DFE Adaptation in F0 Peak Mode$
$$dfe_mmse_mode_lane$  $10$  $10$  $R2400h$  $DFE Control$  $RW$  $1h$  $DFE Adaptation Algorithm internal&#xd;&#xa;0: MAXEO Mode&#xd;&#xa;1: MMSE Mode$
$$dfe_f0b_mode_lane$  $9$  $9$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE F0B Mode internal&#xd;&#xa;0: DFE Adaptation not in F0B Mode&#xd;&#xa;1: DFE Adaptation in F0B Mode$
$$dfe_f0d_mode_lane$  $8$  $8$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE F0D Mode internal&#xd;&#xa;0: DFE Adaptation not in F0D Mode&#xd;&#xa;1: DFE Adaptation in F0D Mode$
$$dfe_adapt_splr_en_lane[7:0]$  $7$  $0$  $R2400h$  $DFE Control$  $RW$  $FFh$  $DFE Adaptation Sampler Selection internal&#xd;&#xa;1: Enable This Sampler&#xd;&#xa;0: Disable This Sampler&#xd;&#xa;[0]: DP1 sampler&#xd;&#xa;[1]: DP2 sampler&#xd;&#xa;[2]: DP3 sampler&#xd;&#xa;[3]: DP4 sampler&#xd;&#xa;[4]: SP1 sampler&#xd;&#xa;[5]: SP2 sampler&#xd;&#xa;[6]: SP3 sampler&#xd;&#xa;[7]: SP4 sampler$
$$dfe_fir_adapt_hp1_en_lane$  $31$  $31$  $R2404h$  $DFE Control$  $RW$  $0h$  $FIR HP1 Close Loop Adapt Enable internal$
$$dfe_fir_adapt_hn1_en_lane$  $30$  $30$  $R2404h$  $DFE Control$  $RW$  $0h$  $FIR HN1 Close Loop Adapt Enable internal$
$$dfe_edge_all_tran_en_lane$  $29$  $29$  $R2404h$  $DFE Control$  $RW$  $0h$  $Edge All Transition Enable internal$
$$dfe_fir_dn1_msb_tran_adapt_en_lane$  $28$  $28$  $R2404h$  $DFE Control$  $RW$  $0h$  $Dn1 MSB Transition Adapt Enable For FIR internal$
$$dfe_fir_dn1_no_tran_adapt_en_lane$  $27$  $27$  $R2404h$  $DFE Control$  $RW$  $0h$  $DN1 No Transition Adapt Enable For FIR internal$
$$dfe_dn1_msb_tran_adapt_en_lane$  $26$  $26$  $R2404h$  $DFE Control$  $RW$  $0h$  $Dn1 MSB Transition Adapt Enable internal$
$$dfe_dn1_no_tran_adapt_en_lane$  $25$  $25$  $R2404h$  $DFE Control$  $RW$  $0h$  $DN1 No Transition Adapt Enable internal$
$$dfe_f0b_dn1_msb_atran_adapt_en_lane$  $24$  $24$  $R2404h$  $DFE Control$  $RW$  $0h$  $Dn1 MSB Transition Adapt Enable For F0B internal$
$$dfe_f0b_dn1_no_tran_adapt_en_lane$  $23$  $23$  $R2404h$  $DFE Control$  $RW$  $1h$  $DN1 No Transition Adapt Enable For F0B internal$
$$dfe_f0d_dn1_msb_tran_adapt_en_lane$  $22$  $22$  $R2404h$  $DFE Control$  $RW$  $0h$  $Dn1 MSB Transition Adapt Enable For F0D internal$
$$dfe_f0d_dn1_no_tran_adapt_en_lane$  $21$  $21$  $R2404h$  $DFE Control$  $RW$  $1h$  $DN1 No Transition Adapt Enable For F0D internal$
$$dfe_cmn_mode_tmb_lane$  $20$  $20$  $R2404h$  $DFE Control$  $RW$  $0h$  $Common Mode Top Mid Bot internal&#xd;&#xa;0: Top Mid Bot adapt independent&#xd;&#xa;1: Top Mid Bot adapt to common mode$
$$dfe_cmn_mode_mlsb_lane$  $19$  $19$  $R2404h$  $DFE Control$  $RW$  $0h$  $Common Mode MSB LSB&#xd;&#xa;0: MSB LSB adapt independent&#xd;&#xa;1: MSB LSB adapt to common mode$
$$dfe_tmb_vld_mode_dc_lane$  $18$  $18$  $R2404h$  $DFE Control$  $RW$  $0h$  $Top Mid Bot Valid Mode For DC internal$
$$dfe_tmb_vld_mode_vref_lane$  $17$  $17$  $R2404h$  $DFE Control$  $RW$  $0h$  $Top Mid Bot Valid Mode For VREF internal$
$$dfe_tmb_vld_mode_f0d_lane$  $16$  $16$  $R2404h$  $DFE Control$  $RW$  $0h$  $Top Mid Bot Valid Mode For F0D internal$
$$dfe_tmb_vld_mode_f4_lane$  $15$  $15$  $R2404h$  $DFE Control$  $RW$  $0h$  $Top Mid Bot Valid Mode For F4 internal$
$$dfe_tmb_vld_mode_f3_lane$  $14$  $14$  $R2404h$  $DFE Control$  $RW$  $0h$  $Top Mid Bot Valid Mode For F3 internal$
$$dfe_tmb_vld_mode_f2_lane$  $13$  $13$  $R2404h$  $DFE Control$  $RW$  $0h$  $Top Mid Bot Valid Mode For F2 internal$
$$dfe_tmb_vld_mode_f0_lane$  $12$  $12$  $R2404h$  $DFE Control$  $RW$  $0h$  $Top Mid Bot Valid Mode For F0 internal$
$$dfe_upper_eo_en_lane$  $11$  $11$  $R2404h$  $DFE Control$  $RW$  $1h$  $F0D Upper Eye Enable internal$
$$dfe_lower_eo_en_lane$  $10$  $10$  $R2404h$  $DFE Control$  $RW$  $1h$  $F0D Lower Eye Enable internal$
$$dfe_fbmd_vref_lane$  $9$  $9$  $R2404h$  $DFE Control$  $RW$  $0h$  $VREF Adaptation Feedback Mode internal&#xd;&#xa;0: Feedback to self&#xd;&#xa;1: Feedback to both even and odd$
$$dfe_fbmd_f0_lane$  $8$  $8$  $R2404h$  $DFE Control$  $RW$  $0h$  $DFE F0 Feedback Mode internal&#xd;&#xa;0: Feedback F0 Based On Dfe_fmbd_f1pn And Dfe_fbmd_dataslicer&#xd;&#xa;1: Feedback F0 to all 4 sampler in even and odd$
$$dfe_fbmd_ds_lane$  $7$  $7$  $R2404h$  $DFE Control$  $RW$  $0h$  $Data/Slicer Feedback Mode internal&#xd;&#xa;0: feedback value to self&#xd;&#xa;1: feedback value to both Data and Slicer$
$$dfe_fbmd_eo_lane$  $6$  $6$  $R2404h$  $DFE Control$  $RW$  $0h$  $Even/Odd Feedback Mode internal&#xd;&#xa;0: feedback to self&#xd;&#xa;1: feedback to both Even and Odd$
$$dfe_fbmd_p12p34_lane$  $5$  $5$  $R2404h$  $DFE Control$  $RW$  $0h$  $P12P34 Feedback Mode internal&#xd;&#xa;Feedback between P1 and P2; P3 and P4.$
$$dfe_fbmd_p14p23_lane$  $4$  $4$  $R2404h$  $DFE Control$  $RW$  $0h$  $P14P23 Feedback Mode internal&#xd;&#xa;Feedback between P1 and P4; P2 and P3.$
$$dfe_fbmd_f0d_lane$  $3$  $3$  $R2404h$  $DFE Control$  $RW$  $0h$  $F0 Feedback Mode During F0D Adaptation internal&#xd;&#xa;0: Feedback to self&#xd;&#xa;1: Feedback to all sampler clusters$
$$dfe_fbmd_f0k_lane$  $2$  $2$  $R2404h$  $DFE Control$  $RW$  $1h$  $F0 Feedback Mode During F0K Adaptation internal&#xd;&#xa;0: Feedback to self&#xd;&#xa;1: Feedback to all sampler clusters$
$$dfe_fbmd_dc_lane$  $1$  $1$  $R2404h$  $DFE Control$  $RW$  $0h$  $DC Feedback Mode internal&#xd;&#xa;0: Feedback to self&#xd;&#xa;1: Feedback to all sampler clusters$
$$dfe_fbmd_dce_lane$  $0$  $0$  $R2404h$  $DFE Control$  $RW$  $0h$  $Edge DC Feedback Mode internal&#xd;&#xa;0: Feedback to self&#xd;&#xa;1: feedback to both Even and Odd&#xd;&#xa;internal$
$$dfe_updated_lane$  $31$  $31$  $R2408h$  $DFE Control$  $R$  $0h$  $DFE Updated&#xd;&#xa;0: DFE is still updating.&#xd;&#xa;1: DFE update finished for all taps, both analog and digital.$
$$DFE_UPDATE_EN_LANE[30:0]$  $30$  $0$  $R2408h$  $DFE Control$  $RW$  $0h$  $DFE Tap Adaptation Enable.&#xd;&#xa;Each bit corresponding to one fix tap.&#xd;&#xa;[0]: F0&#xd;&#xa;[1]: Reserved&#xd;&#xa;[2]: F2&#xd;&#xa;. . .&#xd;&#xa;[30]: F30$
$$RESERVED$  $31$  $31$  $R240Ch$  $DFE Control$  $RW$  $0h$  $$
$$dfe_update_vref_mid_en_lane$  $30$  $30$  $R240Ch$  $DFE Control$  $RW$  $0h$  $VREF Middle Update Enable internal$
$$dfe_update_ut_en_lane$  $29$  $29$  $R240Ch$  $DFE Control$  $RW$  $0h$  $F2 Tune Top Update Enable internal$
$$dfe_update_ub_en_lane$  $28$  $28$  $R240Ch$  $DFE Control$  $RW$  $0h$  $F2 Tune Bot Update Enable internal$
$$dfe_update_hp1_en_lane$  $27$  $27$  $R240Ch$  $DFE Control$  $RW$  $0h$  $FIR HP1 Update Enable internal$
$$dfe_update_hn1_en_lane$  $26$  $26$  $R240Ch$  $DFE Control$  $RW$  $0h$  $FIR HN1 Update Enable internal$
$$dfe_update_vref_en_lane$  $25$  $25$  $R240Ch$  $DFE Control$  $RW$  $0h$  $VREF Update Enable internal$
$$RESERVED$  $24$  $24$  $R240Ch$  $DFE Control$  $RW$  $0h$  $$
$$dfe_update_dce_en_lane$  $23$  $23$  $R240Ch$  $DFE Control$  $RW$  $0h$  $Edge DC Update Enable internal$
$$DFE_UPDATE_DC_EN_LANE$  $22$  $22$  $R240Ch$  $DFE Control$  $RW$  $0h$  $DFE Update Enable For DC&#xd;&#xa;0: Disable&#xd;&#xa;1: Enable$
$$dfe_tmb_err_en_fir_lane[2:0]$  $21$  $19$  $R240Ch$  $DFE Control$  $RW$  $7h$  $Top Mid Bot Error Enable For FIR internal$
$$dfe_tmb_err_en_lane[2:0]$  $18$  $16$  $R240Ch$  $DFE Control$  $RW$  $7h$  $Top Mid Bot Error Enable internal$
$$RESERVED$  $15$  $9$  $R240Ch$  $DFE Control$  $RW$  $0h$  $$
$$dfe_dce_ds_sel_lane$  $8$  $8$  $R240Ch$  $DFE Control$  $RW$  $0h$  $Edge DC Select From Data Or Slicer internal&#xd;&#xa;Used when dfe_fbmd_dce = 1&#xd;&#xa;0: Select Data&#xd;&#xa;1: Select Slicer$
$$dfe_vote_top_bot_outer_lane$  $7$  $7$  $R240Ch$  $DFE Control$  $RW$  $1h$  $Vote Top Bot On Outer Eye Only internal$
$$dfe_clr_frac_en_lane[1:0]$  $6$  $5$  $R240Ch$  $DFE Control$  $RW$  $1h$  $Enable Freg_frac Clear When Switching Sampler internal&#xd;&#xa;0: Disable&#xd;&#xa;1: Enable&#xd;&#xa;[0]: F0,F2,F2,F4,DC,VREF&#xd;&#xa;[1]: Other taps$
$$dfe_data_f0_sel_lane$  $4$  $4$  $R240Ch$  $DFE Control$  $RW$  $1h$  $Set F0 To Be The Following Value When Sampler Selected As Data Path internal&#xd;&#xa;0&#xd;&#xa;1: Average of F1P and F1N divided by 2$
$$dfe_float_sel_lane[3:0]$  $3$  $0$  $R240Ch$  $DFE Control$  $RW$  $1h$  $DFE Floating Tap Select internal&#xd;&#xa;Valid range is 1,2  ... 11$
$$dfe_track_mode_lane$  $31$  $31$  $R2410h$  $DFE Control$  $RW$  $0h$  $DFE Tracking Mode internal&#xd;&#xa;0: Eq Training Mode&#xd;&#xa;1: Data Tracking Mode$
$$dfe_dly_sat_f0_lane$  $30$  $30$  $R2410h$  $DFE Control$  $R$  $0h$  $Delayed Saturation Status, Active High internal&#xd;&#xa;0: Not saturated&#xd;&#xa;1: Saturated$
$$dfe_dly_sat_vref_lane$  $29$  $29$  $R2410h$  $DFE Control$  $R$  $0h$  $Delayed Saturation Status, Active High internal&#xd;&#xa;0: Not saturated&#xd;&#xa;1: Saturated$
$$dfe_lock_lane$  $28$  $28$  $R2410h$  $DFE Control$  $R$  $0h$  $DFE Lock Indicator internal&#xd;&#xa;0: Not locked&#xd;&#xa;1: Locked$
$$dfe_lock_clr_lane$  $27$  $27$  $R2410h$  $DFE Control$  $RW$  $0h$  $Clear The Lock Flag To 1 internal&#xd;&#xa;0: Not clear&#xd;&#xa;1: Clear$
$$dfe_rt_sat_f0_lane$  $26$  $26$  $R2410h$  $DFE Control$  $R$  $0h$  $DFE Realtime F0 Saturation Flag internal$
$$dfe_rt_sat_vref_lane$  $25$  $25$  $R2410h$  $DFE Control$  $R$  $0h$  $DFE Realtime VREF Saturation Flag internal$
$$dfe_tap_settle_scale_lane[1:0]$  $24$  $23$  $R2410h$  $DFE Control$  $RW$  $0h$  $Select Tap Settling Time Scale Factor internal&#xd;&#xa;0: No Scaleing&#xd;&#xa;1: 1/2&#xd;&#xa;2: 1/4&#xd;&#xa;3: 1/8$
$$cdr_edge_path_sel_lane$  $22$  $22$  $R2410h$  $DFE Control$  $RW$  $0h$  $Select Which Path To Use For Edge (even) Samplers In Full Rate Mode internal&#xd;&#xa;0: Data path&#xd;&#xa;1: Slicer path$
$$dfe_coarse_step_en_lane$  $21$  $21$  $R2410h$  $DFE Control$  $RW$  $0h$  $DFE Coarse Step Enable internal$
$$dfe_fine_step_en_lane$  $20$  $20$  $R2410h$  $DFE Control$  $RW$  $0h$  $DFE Fine Step Enable internal$
$$dfe_dc_coarse_step_en_lane$  $19$  $19$  $R2410h$  $DFE Control$  $RW$  $0h$  $DC Coarse Step Enable internal$
$$dfe_dc_fine_step_en_lane$  $18$  $18$  $R2410h$  $DFE Control$  $RW$  $0h$  $DC Fine Step Enable internal$
$$dfe_vref_coarse_step_en_lane$  $17$  $17$  $R2410h$  $DFE Control$  $RW$  $0h$  $VREF Coarse Step Enable internal$
$$dfe_vref_fine_step_en_lane$  $16$  $16$  $R2410h$  $DFE Control$  $RW$  $0h$  $VREF Fine Step Enable internal$
$$dfe_f0_coarse_step_en_lane$  $15$  $15$  $R2410h$  $DFE Control$  $RW$  $0h$  $DFE F0 Coarse Step Enable internal$
$$dfe_f0_fine_step_en_lane$  $14$  $14$  $R2410h$  $DFE Control$  $RW$  $0h$  $DFE F0 Fine Step Enable internal$
$$dfe_f0b_coarse_step_en_lane$  $13$  $13$  $R2410h$  $DFE Control$  $RW$  $0h$  $DFE F0B Coarse Step Enable internal$
$$dfe_f0b_fine_step_en_lane$  $12$  $12$  $R2410h$  $DFE Control$  $RW$  $0h$  $DFE F0B Fine Step Enable internal$
$$dfe_f0d_coarse_step_en_lane$  $11$  $11$  $R2410h$  $DFE Control$  $RW$  $0h$  $DFE F0D Coarse Step Enable internal$
$$dfe_f0k_coarse_step_en_lane$  $10$  $10$  $R2410h$  $DFE Control$  $RW$  $0h$  $DFE F0K Coarse Step Enable internal$
$$dfe_rate_mode_lane[1:0]$  $9$  $8$  $R2410h$  $DFE Control$  $RW$  $0h$  $DFE Full Rate Mode internal&#xd;&#xa;0: Half Rate Mode&#xd;&#xa;1: Full Rate Mode&#xd;&#xa;2: Quarter Rate Mode$
$$ana_rx_sel_mu_f_lane$  $7$  $7$  $R2410h$  $DFE Control$  $RW$  $1h$  $CDR Mu Select internal&#xd;&#xa;0: Initial value&#xd;&#xa;1: Final value$
$$dfe_dis_lane$  $6$  $6$  $R2410h$  $DFE Control$  $RW$  $0h$  $Disable DFE From Speed Table internal&#xd;&#xa;0: Not disabled&#xd;&#xa;1: Disabled$
$$eye_open_lane[5:0]$  $5$  $0$  $R2410h$  $DFE Control$  $RW$  $0h$  $Eye Open To PIPE internal$
$$RESERVED$  $31$  $31$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$dfe_fsm_debug_pause_lane$  $30$  $30$  $R2414h$  $Dfe_ctrl Output Override$  $R$  $0h$  $DFE FSM Debug Pause Flag internal&#xd;&#xa;0: Not in SWPP state&#xd;&#xa;1: In SWPP State$
$$dfe_fsm_debug_next_lane$  $29$  $29$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $DFE FSM Debug Mode Next Step Trigger internal&#xd;&#xa;Positive Edge Active, Indicates Software Post-processing Is Done$
$$dfe_fsm_debug_mode_lane$  $28$  $28$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $DFE FSM Debug Mode internal&#xd;&#xa;0: Non-debug Mode&#xd;&#xa;1: DFE FSM Debug Mode, DFE Adaptation FSM Pauses At Post-processing Stage$
$$RESERVED$  $27$  $27$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$dfe_ctrl_fb_sel_lane[7:0]$  $23$  $16$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1 internal$
$$dfe_ctrl_splr_lane[2:0]$  $15$  $13$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1 internal$
$$dfe_ctrl_pol4_lane[2:0]$  $12$  $10$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1 internal$
$$RESERVED$  $9$  $9$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$dfe_ctrl_pol3_lane[2:0]$  $8$  $6$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1 internal$
$$dfe_ctrl_pol2_lane[2:0]$  $5$  $3$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1 internal$
$$dfe_ctrl_pol0_lane$  $2$  $2$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1 internal$
$$dfe_ctrl_adapt_lane$  $1$  $1$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1 internal&#xd;&#xa;0: Hold&#xd;&#xa;1: Adapt$
$$dfe_ctrl_bypass_lane$  $0$  $0$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $DFE Control Bypass internal&#xd;&#xa;0: No override&#xd;&#xa;1: Override DFE_CTRL Output To DFE HSL$
$$RESERVED$  $31$  $30$  $R2418h$  $DFE Timing Control$  $RW$  $0h$  $$
$$dfe_switch_time_lane[9:0]$  $29$  $20$  $R2418h$  $DFE Timing Control$  $RW$  $3Fh$  $DFE Switch Time internal&#xd;&#xa;Only during this time DFE adapts&#xd;&#xa;Typically 31 63 127 255, unit is frame&#xd;&#xa;Actual frame# = register value + 1$
$$dfe_pol_lpnum_lane[9:0]$  $19$  $10$  $R2418h$  $DFE Timing Control$  $RW$  $1h$  $Polarity Table Loop Number internal&#xd;&#xa;Controls how many polarity table round for each sampler.&#xd;&#xa;Loop number = register value + 1$
$$dfe_adapt_lpnum_lane[9:0]$  $9$  $0$  $R2418h$  $DFE Timing Control$  $RW$  $1h$  $DFE Adapt FSM Loop Number internal&#xd;&#xa;Controls how many round of sampler sweeping for each DFE call.&#xd;&#xa;Loop number = register value + 1$
$$dfe_en_fm_reg_lane$  $31$  $31$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Select DFE_EN From Reg internal$
$$dfe_pat_dis_fm_reg_lane$  $30$  $30$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Select DFE_PAT_DIS From Reg internal$
$$dfe_update_dis_fm_reg_lane$  $29$  $29$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Select DFE_UPDATE_DIS From Reg internal$
$$RESERVED$  $28$  $19$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$dfe_f0x_full_tran_adapt_en_lane$  $18$  $18$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $F0X Full Transition Adapt Enable internal$
$$dfe_f0x_part_tran_adapt_en_lane$  $17$  $17$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $F0X Part Transition Adapt Enable internal$
$$dfe_f0x_full_atran_adapt_en_lane$  $16$  $16$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $F0X Full Anti-Transition Adapt Enable internal$
$$dfe_f0x_part_atran_adapt_en_lane$  $15$  $15$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $F0X Part Anti-Transition Adapt Enable internal$
$$dfe_f0x_sel_lane[4:0]$  $14$  $10$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE F0X Select internal&#xd;&#xa;10101 :  Fn5&#xd;&#xa;10100 :  Fn4&#xd;&#xa;10011 :  Fn3&#xd;&#xa;10010 :  Fn2&#xd;&#xa;10001 :  Fn1&#xd;&#xa;00000 :  Reserved&#xd;&#xa;00001 :  F1$
$$int_dfe_en_lane$  $9$  $9$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $R$  $0h$  $DFE_EN From PIN Readback internal$
$$dfe_clk_on_lane$  $8$  $8$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $DFE Clock On internal&#xd;&#xa;Debug use only, force on DFE clock&#xd;&#xa;0: Normal&#xd;&#xa;1: Force enable$
$$RESERVED$  $7$  $7$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$DFE_PAT_DIS_LANE$  $5$  $5$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE Pattern Protection Disable&#xd;&#xa;0: Pattern Protection enabled&#xd;&#xa;1: pattern protection disabled$
$$DFE_EN_LANE$  $4$  $4$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE Enable&#xd;&#xa;Gate DFE High Speed Logic When Dfe Adaptation Is Not Needed&#xd;&#xa;0: DFE won't be used for this link&#xd;&#xa;1: DFE may be used for this link$
$$DFE_UPDATE_DIS_LANE$  $3$  $3$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Disable DFE Update&#xd;&#xa;0: Disable&#xd;&#xa;1: Not disable$
$$reset_dfe_lane$  $2$  $2$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $Reset DFE Functio internal&#xd;&#xa;Controlled By Firmware Function&#xd;&#xa;0: No reset&#xd;&#xa;1: Reset$
$$dfe_mcu_clk_en_lane$  $1$  $1$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $DFE Use MCU Clock internal&#xd;&#xa;0: Don't Use MCU_CLK As DFE_CLK&#xd;&#xa;1: Use MCU_CLK as DFE_CLK$
$$dfe_clk_off_lane$  $0$  $0$  $R241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $Gate DFE Clock When RX_CLK Is Not Valid internal$
$$RESERVED$  $31$  $28$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ana_rx_adapt_p1p3_en_force_lane$  $27$  $27$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_pam2_lp_en_force_lane$  $26$  $26$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f4_pol_s_force_lane$  $25$  $25$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f4_pol_d_force_lane$  $24$  $24$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f2_pol_s_p2p4_force_lane$  $23$  $23$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f2_pol_d_p2p4_force_lane$  $22$  $22$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f2_pol_s_p1p3_force_lane$  $21$  $21$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f2_pol_d_p1p3_force_lane$  $20$  $20$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f0_pol_s_force_lane$  $19$  $19$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f0_pol_d_force_lane$  $18$  $18$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f4_pol_en_s_force_lane$  $17$  $17$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f4_pol_en_d_force_lane$  $16$  $16$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f2_pol_en_s_p4_force_lane$  $15$  $15$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f2_pol_en_s_p3_force_lane$  $14$  $14$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f2_pol_en_s_p2_force_lane$  $13$  $13$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f2_pol_en_s_p1_force_lane$  $12$  $12$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f2_pol_en_d_p4_force_lane$  $11$  $11$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f2_pol_en_d_p3_force_lane$  $10$  $10$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f2_pol_en_d_p2_force_lane$  $9$  $9$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f2_pol_en_d_p1_force_lane$  $8$  $8$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f0_pol_en_s_force_lane$  $7$  $7$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_f0_pol_en_d_force_lane$  $6$  $6$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_data_slicer_path_switch_p4_force_lane$  $5$  $5$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_data_slicer_path_switch_p3_force_lane$  $4$  $4$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_data_slicer_path_switch_p2_force_lane$  $3$  $3$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_data_slicer_path_switch_p1_force_lane$  $2$  $2$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_dfe_floating_sel_force_lane$  $1$  $1$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$dfe_ctrl_ana_bypass_lane$  $0$  $0$  $R2420h$  $DFE To Analog Force$  $RW$  $0h$  $DFE Control To ANA Bypass internal&#xd;&#xa;0: No override&#xd;&#xa;1: Override dfe_ctrl outputs to Analog$
$$ana_pu_dfe_lane$  $31$  $31$  $R2424h$  $DFE To Analog Override 0$  $RW$  $1h$  $Control Analog PU DFE internal$
$$ana_rx_pam2_lp_en_lane$  $30$  $30$  $R2424h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f4_pol_en_s_lane$  $29$  $29$  $R2424h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f4_pol_en_d_lane$  $28$  $28$  $R2424h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f0_pol_en_s_lane$  $27$  $27$  $R2424h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f0_pol_en_d_lane$  $26$  $26$  $R2424h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f4_pol_s_lane[2:0]$  $25$  $23$  $R2424h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f4_pol_d_lane[2:0]$  $22$  $20$  $R2424h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f2_pol_s_p2p4_lane[2:0]$  $19$  $17$  $R2424h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f2_pol_d_p2p4_lane[2:0]$  $16$  $14$  $R2424h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f2_pol_s_p1p3_lane[2:0]$  $13$  $11$  $R2424h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f2_pol_d_p1p3_lane[2:0]$  $10$  $8$  $R2424h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_data_slicer_path_switch_p4_lane$  $7$  $7$  $R2424h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_data_slicer_path_switch_p3_lane$  $6$  $6$  $R2424h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_data_slicer_path_switch_p2_lane$  $5$  $5$  $R2424h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_data_slicer_path_switch_p1_lane$  $4$  $4$  $R2424h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_floating_sel_lane[3:0]$  $3$  $0$  $R2424h$  $DFE To Analog Override 0$  $RW$  $1h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$RESERVED$  $31$  $31$  $R2428h$  $DFE To Analog Override 2$  $RW$  $0h$  $$
$$ana_rx_adapt_p1p3_en_lane$  $30$  $30$  $R2428h$  $DFE To Analog Override 2$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f0_pol_s_lane[2:0]$  $29$  $27$  $R2428h$  $DFE To Analog Override 2$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f0_pol_d_lane[2:0]$  $26$  $24$  $R2428h$  $DFE To Analog Override 2$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f2_pol_en_s_p4_lane[2:0]$  $23$  $21$  $R2428h$  $DFE To Analog Override 2$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f2_pol_en_s_p3_lane[2:0]$  $20$  $18$  $R2428h$  $DFE To Analog Override 2$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f2_pol_en_s_p2_lane[2:0]$  $17$  $15$  $R2428h$  $DFE To Analog Override 2$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f2_pol_en_s_p1_lane[2:0]$  $14$  $12$  $R2428h$  $DFE To Analog Override 2$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f2_pol_en_d_p4_lane[2:0]$  $11$  $9$  $R2428h$  $DFE To Analog Override 2$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f2_pol_en_d_p3_lane[2:0]$  $8$  $6$  $R2428h$  $DFE To Analog Override 2$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f2_pol_en_d_p2_lane[2:0]$  $5$  $3$  $R2428h$  $DFE To Analog Override 2$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f2_pol_en_d_p1_lane[2:0]$  $2$  $0$  $R2428h$  $DFE To Analog Override 2$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$dfe_step_fine_dc_lane[3:0]$  $31$  $28$  $R242Ch$  $DFE Step Size$  $RW$  $6h$  $DC Adaptation Fine Step Size.  internal&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_accu_dc_lane[3:0]$  $27$  $24$  $R242Ch$  $DFE Step Size$  $RW$  $8h$  $DC Adaptation Accurate Step Size. internal&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_coarse_dc_lane[3:0]$  $23$  $20$  $R242Ch$  $DFE Step Size$  $RW$  $2h$  $DC Adaptation Coarse Step Size. internal&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_coarse_f0_lane[3:0]$  $19$  $16$  $R242Ch$  $DFE Step Size$  $RW$  $2h$  $DFE F0 Adaptation Coarse Step Size. internal&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_coarse_fx1_lane[3:0]$  $15$  $12$  $R242Ch$  $DFE Step Size$  $RW$  $2h$  $DFE Fix Tap Adaptation Coarse Step Size. internal&#xd;&#xa;X = 1 to 15&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_coarse_fx2_lane[3:0]$  $11$  $8$  $R242Ch$  $DFE Step Size$  $RW$  $2h$  $DFE Floating Tap Adaptation Coarse Step Size. internal&#xd;&#xa;X = 0 to 5&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_coarse_eo_up_lane[3:0]$  $7$  $4$  $R242Ch$  $DFE Step Size$  $RW$  $9h$  $Eye Open Adaptation Coarse Step Size For Up. internal&#xd;&#xa;Used when dfe_f0d_en = 1&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_coarse_eo_dn_lane[3:0]$  $3$  $0$  $R242Ch$  $DFE Step Size$  $RW$  $1h$  $Eye Open Adaptation Coarse Step Size For Dn. internal&#xd;&#xa;Used when dfe_f0d_en = 1&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_fine_f0_lane[3:0]$  $31$  $28$  $R2430h$  $DFE Step Size$  $RW$  $6h$  $DFE F0 Adaptation Fine Step Size. internal&#xd;&#xa;Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0$
$$dfe_step_fine_fx1_lane[3:0]$  $27$  $24$  $R2430h$  $DFE Step Size$  $RW$  $6h$  $DFE Fix Tap Adaptation Fine Step Size. internal&#xd;&#xa;X = 1 to 15&#xd;&#xa;Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0$
$$dfe_step_fine_fx2_lane[3:0]$  $23$  $20$  $R2430h$  $DFE Step Size$  $RW$  $6h$  $DFE Floating Tap Adaptation Fine Step Size. internal&#xd;&#xa;X = 0 to 5&#xd;&#xa;Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0$
$$dfe_step_fine_eo_up_lane[3:0]$  $19$  $16$  $R2430h$  $DFE Step Size$  $RW$  $Ah$  $Eye Open Adaptation Fine Step Size For Up. internal&#xd;&#xa;Used when dfe_f0d_en = 1 and dfe_step_coarse_en = 0$
$$dfe_step_fine_eo_dn_lane[3:0]$  $15$  $12$  $R2430h$  $DFE Step Size$  $RW$  $6h$  $Eye Open Adaptation Fine Step Size For Dn. internal&#xd;&#xa;Used when dfe_f0d_en = 1 and dfe_step_coarse_en = 0$
$$dfe_step_accu_f0_lane[3:0]$  $11$  $8$  $R2430h$  $DFE Step Size$  $RW$  $8h$  $DFE F0 Adaptation Accurate Step Size. internal&#xd;&#xa;Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0$
$$dfe_step_accu_fx1_lane[3:0]$  $7$  $4$  $R2430h$  $DFE Step Size$  $RW$  $8h$  $DFE Fix Tap Adaptation Accurate Step Size. internal&#xd;&#xa;X = 1 to 15&#xd;&#xa;Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0$
$$dfe_step_accu_fx2_lane[3:0]$  $3$  $0$  $R2430h$  $DFE Step Size$  $RW$  $8h$  $DFE Floating Tap Adaptation Accurate Step Size. internal&#xd;&#xa;X = 0 to 5&#xd;&#xa;Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0$
$$dfe_step_coarse_f0b_lane[3:0]$  $31$  $28$  $R2434h$  $DFE Step Size$  $RW$  $2h$  $F0B Coarse Step Size internal&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_fine_f0b_lane[3:0]$  $27$  $24$  $R2434h$  $DFE Step Size$  $RW$  $4h$  $F0B Fine Step Size internal&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_accu_f0b_lane[3:0]$  $23$  $20$  $R2434h$  $DFE Step Size$  $RW$  $6h$  $F0B Accurate Step Size internal&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_coarse_peak_dn_lane[3:0]$  $19$  $16$  $R2434h$  $DFE Step Size$  $RW$  $9h$  $F0K Down Coarse Step Size internal$
$$dfe_step_fine_peak_dn_lane[3:0]$  $15$  $12$  $R2434h$  $DFE Step Size$  $RW$  $Ah$  $F0K Down Fine Step Size internal$
$$dfe_step_coarse_peak_up_lane[3:0]$  $11$  $8$  $R2434h$  $DFE Step Size$  $RW$  $1h$  $F0K Up Coarse Step Size internal$
$$dfe_step_fine_peak_up_lane[3:0]$  $7$  $4$  $R2434h$  $DFE Step Size$  $RW$  $6h$  $F0K up Fine Step Size internal$
$$dfe_step_coarse_fx3_lane[3:0]$  $3$  $0$  $R2434h$  $DFE Step Size$  $RW$  $2h$  $TBD internal$
$$dfe_step_coarse_ee_lane[3:0]$  $31$  $28$  $R2438h$  $DFE Step Size$  $RW$  $2h$  $Edge Equalizer Coarse Step Size internal$
$$dfe_step_fine_ee_lane[3:0]$  $27$  $24$  $R2438h$  $DFE Step Size$  $RW$  $4h$  $Edge Equalizer Fine Step Size internal$
$$dfe_step_accu_ee_lane[3:0]$  $23$  $20$  $R2438h$  $DFE Step Size$  $RW$  $6h$  $Edge Equalizer Accurate Step Size internal$
$$dfe_step_coarse_f2_tune_lane[3:0]$  $19$  $16$  $R2438h$  $DFE Step Size$  $RW$  $2h$  $F2 Tune Coarse Step Size internal$
$$dfe_step_fine_f2_tune_lane[3:0]$  $15$  $12$  $R2438h$  $DFE Step Size$  $RW$  $4h$  $F2 Tune Fine Step Size internal$
$$dfe_step_accu_f2_tune_lane[3:0]$  $11$  $8$  $R2438h$  $DFE Step Size$  $RW$  $6h$  $F2 Tune Accurate Step Size internal$
$$dfe_step_fine_fx3_lane[3:0]$  $7$  $4$  $R2438h$  $DFE Step Size$  $RW$  $6h$  $TBD internal$
$$dfe_step_accu_fx3_lane[3:0]$  $3$  $0$  $R2438h$  $DFE Step Size$  $RW$  $8h$  $TBD internal$
$$RESERVED$  $31$  $30$  $R243Ch$  $DFE Step Size$  $RW$  $0h$  $$
$$dfe_f2_thresh_tune_lane[5:0]$  $29$  $24$  $R243Ch$  $DFE Step Size$  $RW$  $0h$  $DFE F2 TUNE Thresh internal&#xd;&#xa;0.00212962962962963$
$$dfe_step_coarse_fir_lane[3:0]$  $23$  $20$  $R243Ch$  $DFE Step Size$  $RW$  $2h$  $FIR Coarse Step Size internal$
$$dfe_step_fine_fir_lane[3:0]$  $19$  $16$  $R243Ch$  $DFE Step Size$  $RW$  $4h$  $FIR Fine Step Size internal$
$$dfe_step_accu_fir_lane[3:0]$  $15$  $12$  $R243Ch$  $DFE Step Size$  $RW$  $4h$  $FIR Accurate Step Size internal$
$$dfe_step_coarse_vref_lane[3:0]$  $11$  $8$  $R243Ch$  $DFE Step Size$  $RW$  $2h$  $VREF Coarse Step Size internal$
$$dfe_step_fine_vref_lane[3:0]$  $7$  $4$  $R243Ch$  $DFE Step Size$  $RW$  $4h$  $VREF Fine Step Size internal$
$$dfe_step_accu_vref_lane[3:0]$  $3$  $0$  $R243Ch$  $DFE Step Size$  $RW$  $6h$  $VREF Accurate Step Size internal$
$$dfe_sat_en_lane[1:0]$  $31$  $30$  $R2440h$  $$  $RW$  $3h$  $DFE Saturate Protection Enable internal&#xd;&#xa;0: Disable Saturation Protection Function&#xd;&#xa;1: Enable saturation protection function&#xd;&#xa;[0] F0&#xd;&#xa;[1] VREF$
$$dfe_sq_en_lane$  $29$  $29$  $R2440h$  $$  $RW$  $1h$  $DFE SQ Enable internal&#xd;&#xa;0: DFE runs regardless of sq_detected value&#xd;&#xa;1: DFE Freezes Adapt When Sq_detected Is 1$
$$dfe_adapt_adj_vref_dc_thresh_1_lane[4:0]$  $28$  $24$  $R2440h$  $$  $RW$  $6h$  $VREF DC Adjustment Threshold1 internal&#xd;&#xa;Valid range is 0 to 14$
$$dfe_sat_hold_lane$  $23$  $23$  $R2440h$  $$  $RW$  $0h$  $DFE F0 Saturate Hold internal&#xd;&#xa;0: F0 Keeps Update After F0 Is Saturated&#xd;&#xa;1: F0 update is disabled when F0 is saturated.$
$$dfe_couple_tap_mode_lane$  $22$  $22$  $R2440h$  $$  $RW$  $0h$  $DFE Couple Tap Mode internal&#xd;&#xa;0: No couple&#xd;&#xa;1: Couple certain tap's settling timer$
$$dfe_adapt_adj_vref_dc_thresh_2_lane[5:0]$  $21$  $16$  $R2440h$  $$  $RW$  $12h$  $VREF DC Adjustment Threshold2 internal&#xd;&#xa;Valid range is 0 to 30$
$$dfe_adapt_adj_vref_dc_swap_lane[1:0]$  $15$  $14$  $R2440h$  $$  $RW$  $0h$  $Swap Inc Dec Adjustment internal&#xd;&#xa;[0]: Swap DC direction if high&#xd;&#xa;[1]: Swap VREF direction if high$
$$dfe_f2_thresh_tune_en_lane$  $13$  $13$  $R2440h$  $$  $RW$  $1h$  $F2 Thresh Tune Enable internal&#xd;&#xa;0: F2 tune adaptation is not gated by F2 condition.&#xd;&#xa;1: F2 tune adaptation is gated by F2 condition.$
$$RESERVED$  $12$  $12$  $R2440h$  $$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2440h$  $$  $RW$  $0h$  $$
$$dfe_fr_even_sel_lane$  $10$  $10$  $R2440h$  $$  $RW$  $1h$  $DFE Full Rate Even Select Internal&#xd;&#xa;0: Use odd data in full rate&#xd;&#xa;1: Use even data in full rate$
$$dfe_eo_up_thre_fine_lane[4:0]$  $9$  $5$  $R2440h$  $$  $RW$  $4h$  $Fine UP/DN Voting Threshold In Eye Open Mode For F0 internal$
$$dfe_eo_up_thre_coarse_lane[4:0]$  $4$  $0$  $R2440h$  $$  $RW$  $3h$  $Coarse UP/DN Voting Threshold In Eye Open Mode For F0 internal$
$$dfe_fast_settle_lane$  $31$  $31$  $R2444h$  $$  $RW$  $0h$  $DFE Fast Settle internal&#xd;&#xa;For Simulation Only, Select Short Dfe Settling Time&#xd;&#xa;0: use short dfe tap settling time&#xd;&#xa;1: use actual dfe tap settling time$
$$dfe_ana_settle_pathoff_lane[3:0]$  $30$  $27$  $R2444h$  $$  $RW$  $8h$  $DFE Analog Settling Time Path Off internal&#xd;&#xa;Settling Time When Turn Off DFE Mode For Selected Path$
$$dfe_ana_settle_pathon_lane[6:0]$  $26$  $20$  $R2444h$  $$  $RW$  $8h$  $DFE Analog Settling Time Path On internal&#xd;&#xa;Settling Time When Turn On DFE Mode For Selected Path$
$$dfe_ana_settle_pathswitch_lane[3:0]$  $19$  $16$  $R2444h$  $$  $RW$  $8h$  $DFE Analog Settling Time Path Switch internal&#xd;&#xa;Settling Time When Switching Between D And S Paths$
$$RESERVED$  $15$  $15$  $R2444h$  $$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2444h$  $$  $RW$  $0h$  $$
$$dfe_ana_settle_f0to4_lane[1:0]$  $13$  $12$  $R2444h$  $$  $RW$  $2h$  $DFE F0-F4 Settle Time internal&#xd;&#xa;0: 100ns&#xd;&#xa;1: 200ns&#xd;&#xa;2: 300ns&#xd;&#xa;3: 400ns$
$$RESERVED$  $11$  $11$  $R2444h$  $$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2444h$  $$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2444h$  $$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2444h$  $$  $RW$  $0h$  $$
$$dfe_ana_settle_fir_lane[1:0]$  $7$  $6$  $R2444h$  $$  $RW$  $2h$  $DFE FIR Tap Settling Time internal&#xd;&#xa;0: 1us&#xd;&#xa;1: 2us&#xd;&#xa;2: 4us&#xd;&#xa;3: 8us$
$$dfe_ana_settle_f5to30_lane[1:0]$  $5$  $4$  $R2444h$  $$  $RW$  $2h$  $DFE F5-F30 Settling Time internal&#xd;&#xa;0: 5ns&#xd;&#xa;1: 10ns&#xd;&#xa;2: 15ns&#xd;&#xa;3: 20ns$
$$dfe_ana_settle_f2_tune_lane[1:0]$  $3$  $2$  $R2444h$  $$  $RW$  $2h$  $DFE F2_TUNE Tap Settling Time internal&#xd;&#xa;0: 1ns&#xd;&#xa;1: 2ns&#xd;&#xa;2: 4ns&#xd;&#xa;3: 8ns$
$$dfe_ana_settle_dc_lane[1:0]$  $1$  $0$  $R2444h$  $$  $RW$  $2h$  $DFE DC Settling Time internal&#xd;&#xa;0: 100ns&#xd;&#xa;1: 200ns&#xd;&#xa;2: 300ns&#xd;&#xa;3: 400ns$
$$ana_rx_adapt_p1p3_en_xor_lane$  $31$  $31$  $R2448h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_ADAPT_P1P3_EN XOR internal$
$$dfe_vref_sign_xor_lane$  $30$  $30$  $R2448h$  $Polarity Flip Registers$  $RW$  $0h$  $DFE VREF Sign XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$dfe_dc_e_sign_xor_lane$  $29$  $29$  $R2448h$  $Polarity Flip Registers$  $RW$  $0h$  $DFE DC Edge Sign XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$dfe_dc_sign_xor_lane$  $28$  $28$  $R2448h$  $Polarity Flip Registers$  $RW$  $0h$  $DFE DC Sign XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_dfe_f2_pol_d_p2p4_xor_lane[2:0]$  $27$  $25$  $R2448h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DFE_F2_POL_D_P2P4 XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_dfe_f2_pol_s_p2p4_xor_lane[2:0]$  $24$  $22$  $R2448h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DFE_F2_POL_S_P2P4 XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_dfe_f2_pol_d_p1p3_xor_lane[2:0]$  $21$  $19$  $R2448h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DFE_F2_POL_D_P1P3 XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_dfe_f2_pol_s_p1p3_xor_lane[2:0]$  $18$  $16$  $R2448h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DFE_F2_POL_S_P1P3 XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_dfe_f4_pol_d_xor_lane[2:0]$  $15$  $13$  $R2448h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DFE_F4_POL_D XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_dfe_f4_pol_s_xor_lane[2:0]$  $12$  $10$  $R2448h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DFE_F4_POL_S XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_dfe_f0_pol_s_xor_lane[2:0]$  $9$  $7$  $R2448h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DFE_F0_POL_S XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_dfe_f0_pol_d_xor_lane[2:0]$  $6$  $4$  $R2448h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DFE_F0_POL_D XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_data_slicer_path_switch_p4_xor_lane$  $3$  $3$  $R2448h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DATA_SLICER_PATH_SWITCH_P4 XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_data_slicer_path_switch_p3_xor_lane$  $2$  $2$  $R2448h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DATA_SLICER_PATH_SWITCH_P3 XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_data_slicer_path_switch_p2_xor_lane$  $1$  $1$  $R2448h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DATA_SLICER_PATH_SWITCH_P2 XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_data_slicer_path_switch_p1_xor_lane$  $0$  $0$  $R2448h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DATA_SLICER_PATH_SWITCH_P1 XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$dfe_ana_settle_20ns_lane[7:0]$  $31$  $24$  $R244Ch$  $DFE tap dac settlement counter$  $RW$  $Fh$  $20 NS In Number Of DFE Clock internal$
$$dfe_ana_settle_15ns_lane[7:0]$  $23$  $16$  $R244Ch$  $DFE tap dac settlement counter$  $RW$  $Bh$  $15 NS In Number Of DFE Clock internal$
$$dfe_ana_settle_10ns_lane[7:0]$  $15$  $8$  $R244Ch$  $DFE tap dac settlement counter$  $RW$  $8h$  $10 NS In Number Of DFE Clock internal$
$$dfe_ana_settle_5ns_lane[7:0]$  $7$  $0$  $R244Ch$  $DFE tap dac settlement counter$  $RW$  $4h$  $5 NS In Number Of DFE Clock internal$
$$dfe_ana_settle_400ns_lane[7:0]$  $31$  $24$  $R2450h$  $DFE tap dac settlement counter$  $RW$  $FFh$  $400 NS In Number Of DFE Clock internal$
$$dfe_ana_settle_300ns_lane[7:0]$  $23$  $16$  $R2450h$  $DFE tap dac settlement counter$  $RW$  $D3h$  $300 NS In Number Of DFE Clock internal$
$$dfe_ana_settle_200ns_lane[7:0]$  $15$  $8$  $R2450h$  $DFE tap dac settlement counter$  $RW$  $8Dh$  $200 NS In Number Of DFE Clock internal$
$$dfe_ana_settle_100ns_lane[7:0]$  $7$  $0$  $R2450h$  $DFE tap dac settlement counter$  $RW$  $47h$  $100 NS In Number Of DFE Clock internal$
$$RESERVED$  $31$  $28$  $R2454h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$dfe_ana_settle_vref_track_lane[11:0]$  $27$  $16$  $R2454h$  $DFE tap dac settlement counter$  $RW$  $21h$  $DFE VREF Settling Time During Tracking internal$
$$RESERVED$  $15$  $12$  $R2454h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$dfe_ana_settle_vref_train_lane[11:0]$  $11$  $0$  $R2454h$  $DFE tap dac settlement counter$  $RW$  $21h$  $DFE VREF Settling Time During Training internal$
$$RESERVED$  $31$  $20$  $R2458h$  $DFE Peak Threshold$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2458h$  $DFE Peak Threshold$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2458h$  $DFE Peak Threshold$  $RW$  $0h$  $$
$$dfe_ana_settle_1ns_lane[7:0]$  $17$  $10$  $R2458h$  $DFE Peak Threshold$  $RW$  $1h$  $1 NS In Number Of DFE Clock internal$
$$dfe_peak_dn_thre_fine_lane[4:0]$  $9$  $5$  $R2458h$  $DFE Peak Threshold$  $RW$  $4h$  $Fine UP/DN Voting Threshold In F0 Peak Mode internal$
$$dfe_peak_dn_thre_coarse_lane[4:0]$  $4$  $0$  $R2458h$  $DFE Peak Threshold$  $RW$  $3h$  $Coarse UP/DN Voting Threshold In F0 Peak Mode internal$
$$dfe_ana_settle_1us_lane[9:0]$  $31$  $22$  $R245Ch$  $DFE tap dac settlement counter$  $RW$  $2C3h$  $1 US In Number Of DFE Clock internal$
$$dfe_ana_settle_dce_lane[11:0]$  $21$  $10$  $R245Ch$  $DFE tap dac settlement counter$  $RW$  $21h$  $DFE Edge Sampler Offset Settling Time internal$
$$RESERVED$  $9$  $6$  $R245Ch$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ud_vref_flip_lane[2:0]$  $5$  $3$  $R245Ch$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP VREF internal$
$$ud_dc_flip_lane[2:0]$  $2$  $0$  $R245Ch$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP DC internal$
$$RESERVED$  $31$  $31$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ud_30_flip_lane$  $30$  $30$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F30 internal$
$$ud_29_flip_lane$  $29$  $29$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F29 internal$
$$ud_28_flip_lane$  $28$  $28$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F28 internal$
$$ud_27_flip_lane$  $27$  $27$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F27 internal$
$$ud_26_flip_lane$  $26$  $26$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F26 internal$
$$ud_25_flip_lane$  $25$  $25$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F25 internal$
$$ud_24_flip_lane$  $24$  $24$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F24 internal$
$$ud_23_flip_lane$  $23$  $23$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F23 internal$
$$ud_22_flip_lane$  $22$  $22$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F22 internal$
$$ud_21_flip_lane$  $21$  $21$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F21 internal$
$$ud_20_flip_lane[1:0]$  $20$  $19$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F20 internal$
$$ud_19_flip_lane$  $18$  $18$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F19 internal$
$$ud_18_flip_lane[1:0]$  $17$  $16$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F18 internal$
$$ud_17_flip_lane$  $15$  $15$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F17 internal$
$$ud_16_flip_lane[1:0]$  $14$  $13$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F16 internal$
$$ud_15_flip_lane$  $12$  $12$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F15 internal$
$$ud_14_flip_lane[1:0]$  $11$  $10$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F14 internal$
$$ud_13_flip_lane$  $9$  $9$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F13 internal$
$$ud_11_flip_lane$  $8$  $8$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F11 internal$
$$ud_12_flip_lane[1:0]$  $7$  $6$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F12 internal$
$$ud_10_flip_lane[1:0]$  $5$  $4$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F10 internal$
$$ud_9_flip_lane[1:0]$  $3$  $2$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F9 internal$
$$RESERVED$  $1$  $0$  $R2460h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ud_2ub_flip_lane$  $31$  $31$  $R2464h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F2_TUNE internal$
$$ud_2ut_flip_lane$  $30$  $30$  $R2464h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F2_TUNE internal$
$$ud_hn1_flip_lane$  $29$  $29$  $R2464h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP HN1 internal$
$$ud_hp1_flip_lane$  $28$  $28$  $R2464h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP HP1 internal$
$$ud_dce_flip_lane$  $27$  $27$  $R2464h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP DCE internal$
$$ud_8_flip_lane[2:0]$  $26$  $24$  $R2464h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F8 internal$
$$ud_7_flip_lane[2:0]$  $23$  $21$  $R2464h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F7 internal$
$$ud_6_flip_lane[2:0]$  $20$  $18$  $R2464h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F6 internal$
$$ud_5_flip_lane[2:0]$  $17$  $15$  $R2464h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F5 internal$
$$ud_4_flip_lane[2:0]$  $14$  $12$  $R2464h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F4 internal$
$$ud_3_flip_lane[2:0]$  $11$  $9$  $R2464h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F3 internal$
$$ud_2_flip_lane[2:0]$  $8$  $6$  $R2464h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F2 internal$
$$RESERVED$  $5$  $3$  $R2464h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ud_0_flip_lane[2:0]$  $2$  $0$  $R2464h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F0 internal$
$$RESERVED$  $31$  $13$  $R2468h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$dfe_sat_vref_trig_on_lane[1:0]$  $12$  $11$  $R2468h$  $DFE tap dac settlement counter$  $RW$  $0h$  $VREF Saturation On Threshold internal&#xd;&#xa;2'b00: 60&#xd;&#xa;2'b01: 61&#xd;&#xa;2'b10: 62&#xd;&#xa;2'b11: 63$
$$dfe_sat_vref_trig_off_lane[1:0]$  $10$  $9$  $R2468h$  $DFE tap dac settlement counter$  $RW$  $0h$  $VREF Saturation Off Threshold internal&#xd;&#xa;2'b00: 58&#xd;&#xa;2'b01: 59&#xd;&#xa;2'b10: 60&#xd;&#xa;2'b11: 61$
$$dfe_sat_f0_trig_on_lane[1:0]$  $8$  $7$  $R2468h$  $DFE tap dac settlement counter$  $RW$  $0h$  $F0 Saturation On Threshold internal&#xd;&#xa;2'b00: 60&#xd;&#xa;2'b01: 61&#xd;&#xa;2'b10: 62&#xd;&#xa;2'b11: 63$
$$dfe_sat_f0_trig_off_lane[1:0]$  $6$  $5$  $R2468h$  $DFE tap dac settlement counter$  $RW$  $0h$  $F0 Saturation Off Threshold internal&#xd;&#xa;2'b00: 58&#xd;&#xa;2'b01: 59&#xd;&#xa;2'b10: 60&#xd;&#xa;2'b11: 61$
$$dfe_hold_time_lane[4:0]$  $4$  $0$  $R2468h$  $DFE tap dac settlement counter$  $RW$  $4h$  $DFE Hold Time internal&#xd;&#xa;During this time DFE does not adapt&#xd;&#xa;Typically 2 4 6 8 16, unit is frame&#xd;&#xa;Actual frame# = register value + 1$
$$RESERVED$  $31$  $25$  $R2470h$  $DFE FIR REG$  $RW$  $0h$  $$
$$dfe_fenhp1_lane$  $24$  $24$  $R2470h$  $DFE FIR REG$  $RW$  $0h$  $FIR HP1 Load internal$
$$RESERVED$  $23$  $20$  $R2470h$  $DFE FIR REG$  $RW$  $0h$  $$
$$dfe_fexthp1_lane[3:0]$  $19$  $16$  $R2470h$  $DFE FIR REG$  $RW$  $0h$  $FIR HP1 External Value internal$
$$RESERVED$  $15$  $12$  $R2470h$  $DFE FIR REG$  $RW$  $0h$  $$
$$DFE_HP1_SM_LANE[3:0]$  $11$  $8$  $R2470h$  $DFE FIR REG$  $R$  $0h$  $FIR HP1 Read Back In Sign-Magnitude Format$
$$DFE_HP1_2C_LANE[7:0]$  $7$  $0$  $R2470h$  $DFE FIR REG$  $R$  $0h$  $FIR HP1 Read Back In 2's Complement Format$
$$RESERVED$  $31$  $25$  $R2474h$  $DFE FIR REG$  $RW$  $0h$  $$
$$dfe_fenhn1_lane$  $24$  $24$  $R2474h$  $DFE FIR REG$  $RW$  $0h$  $FIR HN1 Load internal$
$$RESERVED$  $23$  $20$  $R2474h$  $DFE FIR REG$  $RW$  $0h$  $$
$$dfe_fexthn1_lane[3:0]$  $19$  $16$  $R2474h$  $DFE FIR REG$  $RW$  $0h$  $FIR HN1 External Value internal$
$$RESERVED$  $15$  $12$  $R2474h$  $DFE FIR REG$  $RW$  $0h$  $$
$$DFE_HN1_SM_LANE[3:0]$  $11$  $8$  $R2474h$  $DFE FIR REG$  $R$  $0h$  $FIR HN1 Read Back In Sign-Magnitude Format$
$$DFE_HN1_2C_LANE[7:0]$  $7$  $0$  $R2474h$  $DFE FIR REG$  $R$  $0h$  $FIR HN1 Read Back In 2's Complement Format$
$$dfe_f0x_coarse_step_en_lane$  $31$  $31$  $R2478h$  $DFE Step Size$  $RW$  $0h$  $DFE F0X Coarse Step Enable internal$
$$dfe_f0x_fine_step_en_lane$  $30$  $30$  $R2478h$  $DFE Step Size$  $RW$  $0h$  $DFE F0X Fine Step Enable internal$
$$RESERVED$  $29$  $25$  $R2478h$  $DFE Step Size$  $RW$  $0h$  $internal$
$$dfe_mon_read_en_lane$  $24$  $24$  $R2478h$  $DFE Step Size$  $RW$  $0h$  $DFE Monitor Value Readback Enable internal$
$$dfe_step_coarse_f0x_lane[3:0]$  $23$  $20$  $R2478h$  $DFE Step Size$  $RW$  $2h$  $F0X Coarse Step Size internal&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_fine_f0x_lane[3:0]$  $19$  $16$  $R2478h$  $DFE Step Size$  $RW$  $4h$  $F0X Fine Step Size internal&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_accu_f0x_lane[3:0]$  $15$  $12$  $R2478h$  $DFE Step Size$  $RW$  $6h$  $F0X Accurate Step Size internal&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_coarse_fx4_lane[3:0]$  $11$  $8$  $R2478h$  $DFE Step Size$  $RW$  $2h$  $TBD internal$
$$dfe_step_fine_fx4_lane[3:0]$  $7$  $4$  $R2478h$  $DFE Step Size$  $RW$  $6h$  $TBD internal$
$$dfe_step_accu_fx4_lane[3:0]$  $3$  $0$  $R2478h$  $DFE Step Size$  $RW$  $8h$  $TBD internal$
$$dfe_mon_read_hsl_lane[15:0]$  $31$  $16$  $R247Ch$  $DFE Monitor Bus$  $R$  $0h$  $DFE HSL Monitor Value Readback internal$
$$dfe_mon_read_ctrl_lane[15:0]$  $15$  $0$  $R247Ch$  $DFE Monitor Bus$  $R$  $0h$  $DFE CTRL Monitor Value Readback internal$
$$dfe_fen3_s_p1_lane[2:0]$  $31$  $29$  $R2480h$  $DFE FEN REG0 Path1$  $RW$  $0h$  $DFE Value External Load For Slicer Path1 Sampler Tap 3 internal$
$$dfe_fen3_d_p1_lane[2:0]$  $28$  $26$  $R2480h$  $DFE FEN REG0 Path1$  $RW$  $0h$  $DFE Value External Load For Data Path1 Sampler Tap 3 internal$
$$dfe_fen2_tune1_s_p1_lane$  $25$  $25$  $R2480h$  $DFE FEN REG0 Path1$  $RW$  $0h$  $DFE Value External Load For Slicer Bot Path1 Sampler Tap 2 Tune internal$
$$dfe_fen2_tune1_d_p1_lane$  $24$  $24$  $R2480h$  $DFE FEN REG0 Path1$  $RW$  $0h$  $DFE Value External Load For Data Bot Path1 Sampler Tap 2 Tune internal$
$$dfe_fen2_tune3_s_p1_lane$  $23$  $23$  $R2480h$  $DFE FEN REG0 Path1$  $RW$  $0h$  $DFE Value External Load For Slicer Top Path1 Sampler Tap 2 Tune internal$
$$dfe_fen2_tune3_d_p1_lane$  $22$  $22$  $R2480h$  $DFE FEN REG0 Path1$  $RW$  $0h$  $DFE Value External Load For Data Top Path1 Sampler Tap 2 Tune internal$
$$dfe_fen2_s_p1_lane[2:0]$  $21$  $19$  $R2480h$  $DFE FEN REG0 Path1$  $RW$  $0h$  $DFE Value External Load For Slicer Path1 Sampler Tap 2 internal$
$$dfe_fen2_d_p1_lane[2:0]$  $18$  $16$  $R2480h$  $DFE FEN REG0 Path1$  $RW$  $0h$  $DFE Value External Load For Data Path1 Sampler Tap 2 internal$
$$dfe_fen0_s_p1_lane[2:0]$  $15$  $13$  $R2480h$  $DFE FEN REG0 Path1$  $RW$  $0h$  $DFE Value External Load For Slicer Path1 Sampler Tap 0 internal$
$$dfe_fen0_d_p1_lane[2:0]$  $12$  $10$  $R2480h$  $DFE FEN REG0 Path1$  $RW$  $0h$  $DFE Value External Load For Data Path1 Sampler Tap 0 internal$
$$dfe_fenvref_p1_lane[2:0]$  $9$  $7$  $R2480h$  $DFE FEN REG0 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap VREF internal$
$$dfe_fendc_e_p1_lane$  $6$  $6$  $R2480h$  $DFE FEN REG0 Path1$  $RW$  $0h$  $DFE Value External Load For Edge Path1 Sampler Tap DC internal$
$$dfe_fendc_s_p1_lane[2:0]$  $5$  $3$  $R2480h$  $DFE FEN REG0 Path1$  $RW$  $0h$  $DFE Value External Load For Slicer Path1 Sampler Tap DC internal$
$$dfe_fendc_d_p1_lane[2:0]$  $2$  $0$  $R2480h$  $DFE FEN REG0 Path1$  $RW$  $0h$  $DFE Value External Load For Data Path1 Sampler Tap DC internal$
$$dfe_fen17_p1_lane$  $31$  $31$  $R2484h$  $DFE FEN REG1 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 17 internal$
$$dfe_fen16_p1_lane[1:0]$  $30$  $29$  $R2484h$  $DFE FEN REG1 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 16 internal$
$$dfe_fen15_p1_lane$  $28$  $28$  $R2484h$  $DFE FEN REG1 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 15 internal$
$$dfe_fen14_p1_lane[1:0]$  $27$  $26$  $R2484h$  $DFE FEN REG1 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 14 internal$
$$dfe_fen13_p1_lane$  $25$  $25$  $R2484h$  $DFE FEN REG1 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 13 internal$
$$dfe_fen12_p1_lane[1:0]$  $24$  $23$  $R2484h$  $DFE FEN REG1 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 12 internal$
$$dfe_fen11_p1_lane$  $22$  $22$  $R2484h$  $DFE FEN REG1 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 11 internal$
$$dfe_fen10_p1_lane[1:0]$  $21$  $20$  $R2484h$  $DFE FEN REG1 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 10 internal$
$$dfe_fen9_p1_lane[1:0]$  $19$  $18$  $R2484h$  $DFE FEN REG1 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 9 internal$
$$dfe_fen8_p1_lane[2:0]$  $17$  $15$  $R2484h$  $DFE FEN REG1 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 8 internal$
$$dfe_fen7_p1_lane[2:0]$  $14$  $12$  $R2484h$  $DFE FEN REG1 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 7 internal$
$$dfe_fen6_p1_lane[2:0]$  $11$  $9$  $R2484h$  $DFE FEN REG1 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 6 internal$
$$dfe_fen5_p1_lane[2:0]$  $8$  $6$  $R2484h$  $DFE FEN REG1 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 5 internal$
$$dfe_fen4_s_p1_lane[2:0]$  $5$  $3$  $R2484h$  $DFE FEN REG1 Path1$  $RW$  $0h$  $DFE Value External Load For Slicer Path1 Sampler Tap 4 internal$
$$dfe_fen4_d_p1_lane[2:0]$  $2$  $0$  $R2484h$  $DFE FEN REG1 Path1$  $RW$  $0h$  $DFE Value External Load For Data Path1 Sampler Tap 4 internal$
$$RESERVED$  $31$  $15$  $R2488h$  $DFE FEN REG2 Path1$  $RW$  $0h$  $$
$$dfe_fen30_p1_lane$  $14$  $14$  $R2488h$  $DFE FEN REG2 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 30 internal$
$$dfe_fen29_p1_lane$  $13$  $13$  $R2488h$  $DFE FEN REG2 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 29 internal$
$$dfe_fen28_p1_lane$  $12$  $12$  $R2488h$  $DFE FEN REG2 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 28 internal$
$$dfe_fen27_p1_lane$  $11$  $11$  $R2488h$  $DFE FEN REG2 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 27 internal$
$$dfe_fen26_p1_lane$  $10$  $10$  $R2488h$  $DFE FEN REG2 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 26 internal$
$$dfe_fen25_p1_lane$  $9$  $9$  $R2488h$  $DFE FEN REG2 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 25 internal$
$$dfe_fen24_p1_lane$  $8$  $8$  $R2488h$  $DFE FEN REG2 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 24 internal$
$$dfe_fen23_p1_lane$  $7$  $7$  $R2488h$  $DFE FEN REG2 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 23 internal$
$$dfe_fen22_p1_lane$  $6$  $6$  $R2488h$  $DFE FEN REG2 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 22 internal$
$$dfe_fen21_p1_lane$  $5$  $5$  $R2488h$  $DFE FEN REG2 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 21 internal$
$$dfe_fen20_p1_lane[1:0]$  $4$  $3$  $R2488h$  $DFE FEN REG2 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 20 internal$
$$dfe_fen19_p1_lane$  $2$  $2$  $R2488h$  $DFE FEN REG2 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 19 internal$
$$dfe_fen18_p1_lane[1:0]$  $1$  $0$  $R2488h$  $DFE FEN REG2 Path1$  $RW$  $0h$  $DFE Value External Load For Path1 Sampler Tap 18 internal$
$$dfe_fen3_s_p2_lane[2:0]$  $31$  $29$  $R248Ch$  $DFE FEN REG0 Path2$  $RW$  $0h$  $DFE Value External Load For Slicer Path2 Sampler Tap 3 internal$
$$dfe_fen3_d_p2_lane[2:0]$  $28$  $26$  $R248Ch$  $DFE FEN REG0 Path2$  $RW$  $0h$  $DFE Value External Load For Data Path2 Sampler Tap 3 internal$
$$dfe_fen2_tune1_s_p2_lane$  $25$  $25$  $R248Ch$  $DFE FEN REG0 Path2$  $RW$  $0h$  $DFE Value External Load For Slicer Bot Path2 Sampler Tap 2 Tune internal$
$$dfe_fen2_tune1_d_p2_lane$  $24$  $24$  $R248Ch$  $DFE FEN REG0 Path2$  $RW$  $0h$  $DFE Value External Load For Data Bot Path2 Sampler Tap 2 Tune internal$
$$dfe_fen2_tune3_s_p2_lane$  $23$  $23$  $R248Ch$  $DFE FEN REG0 Path2$  $RW$  $0h$  $DFE Value External Load For Slicer Top Path2 Sampler Tap 2 Tune internal$
$$dfe_fen2_tune3_d_p2_lane$  $22$  $22$  $R248Ch$  $DFE FEN REG0 Path2$  $RW$  $0h$  $DFE Value External Load For Data Top Path2 Sampler Tap 2 Tune internal$
$$dfe_fen2_s_p2_lane[2:0]$  $21$  $19$  $R248Ch$  $DFE FEN REG0 Path2$  $RW$  $0h$  $DFE Value External Load For Slicer Path2 Sampler Tap 2 internal$
$$dfe_fen2_d_p2_lane[2:0]$  $18$  $16$  $R248Ch$  $DFE FEN REG0 Path2$  $RW$  $0h$  $DFE Value External Load For Data Path2 Sampler Tap 2 internal$
$$dfe_fen0_s_p2_lane[2:0]$  $15$  $13$  $R248Ch$  $DFE FEN REG0 Path2$  $RW$  $0h$  $DFE Value External Load For Slicer Path2 Sampler Tap 0 internal$
$$dfe_fen0_d_p2_lane[2:0]$  $12$  $10$  $R248Ch$  $DFE FEN REG0 Path2$  $RW$  $0h$  $DFE Value External Load For Data Path2 Sampler Tap 0 internal$
$$dfe_fenvref_p2_lane[2:0]$  $9$  $7$  $R248Ch$  $DFE FEN REG0 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap VREF internal$
$$dfe_fendc_e_p2_lane$  $6$  $6$  $R248Ch$  $DFE FEN REG0 Path2$  $RW$  $0h$  $DFE Value External Load For Edge Path2 Sampler Tap DC internal$
$$dfe_fendc_s_p2_lane[2:0]$  $5$  $3$  $R248Ch$  $DFE FEN REG0 Path2$  $RW$  $0h$  $DFE Value External Load For Slicer Path2 Sampler Tap DC internal$
$$dfe_fendc_d_p2_lane[2:0]$  $2$  $0$  $R248Ch$  $DFE FEN REG0 Path2$  $RW$  $0h$  $DFE Value External Load For Data Path2 Sampler Tap DC internal$
$$dfe_fen17_p2_lane$  $31$  $31$  $R2490h$  $DFE FEN REG1 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 17 internal$
$$dfe_fen16_p2_lane[1:0]$  $30$  $29$  $R2490h$  $DFE FEN REG1 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 16 internal$
$$dfe_fen15_p2_lane$  $28$  $28$  $R2490h$  $DFE FEN REG1 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 15 internal$
$$dfe_fen14_p2_lane[1:0]$  $27$  $26$  $R2490h$  $DFE FEN REG1 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 14 internal$
$$dfe_fen13_p2_lane$  $25$  $25$  $R2490h$  $DFE FEN REG1 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 13 internal$
$$dfe_fen12_p2_lane[1:0]$  $24$  $23$  $R2490h$  $DFE FEN REG1 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 12 internal$
$$dfe_fen11_p2_lane$  $22$  $22$  $R2490h$  $DFE FEN REG1 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 11 internal$
$$dfe_fen10_p2_lane[1:0]$  $21$  $20$  $R2490h$  $DFE FEN REG1 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 10 internal$
$$dfe_fen9_p2_lane[1:0]$  $19$  $18$  $R2490h$  $DFE FEN REG1 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 9 internal$
$$dfe_fen8_p2_lane[2:0]$  $17$  $15$  $R2490h$  $DFE FEN REG1 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 8 internal$
$$dfe_fen7_p2_lane[2:0]$  $14$  $12$  $R2490h$  $DFE FEN REG1 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 7 internal$
$$dfe_fen6_p2_lane[2:0]$  $11$  $9$  $R2490h$  $DFE FEN REG1 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 6 internal$
$$dfe_fen5_p2_lane[2:0]$  $8$  $6$  $R2490h$  $DFE FEN REG1 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 5 internal$
$$dfe_fen4_s_p2_lane[2:0]$  $5$  $3$  $R2490h$  $DFE FEN REG1 Path2$  $RW$  $0h$  $DFE Value External Load For Slicer Path2 Sampler Tap 4 internal$
$$dfe_fen4_d_p2_lane[2:0]$  $2$  $0$  $R2490h$  $DFE FEN REG1 Path2$  $RW$  $0h$  $DFE Value External Load For Data Path2 Sampler Tap 4 internal$
$$RESERVED$  $31$  $15$  $R2494h$  $DFE FEN REG2 Path2$  $RW$  $0h$  $$
$$dfe_fen30_p2_lane$  $14$  $14$  $R2494h$  $DFE FEN REG2 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 30 internal$
$$dfe_fen29_p2_lane$  $13$  $13$  $R2494h$  $DFE FEN REG2 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 29 internal$
$$dfe_fen28_p2_lane$  $12$  $12$  $R2494h$  $DFE FEN REG2 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 28 internal$
$$dfe_fen27_p2_lane$  $11$  $11$  $R2494h$  $DFE FEN REG2 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 27 internal$
$$dfe_fen26_p2_lane$  $10$  $10$  $R2494h$  $DFE FEN REG2 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 26 internal$
$$dfe_fen25_p2_lane$  $9$  $9$  $R2494h$  $DFE FEN REG2 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 25 internal$
$$dfe_fen24_p2_lane$  $8$  $8$  $R2494h$  $DFE FEN REG2 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 24 internal$
$$dfe_fen23_p2_lane$  $7$  $7$  $R2494h$  $DFE FEN REG2 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 23 internal$
$$dfe_fen22_p2_lane$  $6$  $6$  $R2494h$  $DFE FEN REG2 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 22 internal$
$$dfe_fen21_p2_lane$  $5$  $5$  $R2494h$  $DFE FEN REG2 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 21 internal$
$$dfe_fen20_p2_lane[1:0]$  $4$  $3$  $R2494h$  $DFE FEN REG2 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 20 internal$
$$dfe_fen19_p2_lane$  $2$  $2$  $R2494h$  $DFE FEN REG2 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 19 internal$
$$dfe_fen18_p2_lane[1:0]$  $1$  $0$  $R2494h$  $DFE FEN REG2 Path2$  $RW$  $0h$  $DFE Value External Load For Path2 Sampler Tap 18 internal$
$$dfe_fen3_s_p3_lane[2:0]$  $31$  $29$  $R2498h$  $DFE FEN REG0 Path3$  $RW$  $0h$  $DFE Value External Load For Slicer Path3 Sampler Tap 3 internal$
$$dfe_fen3_d_p3_lane[2:0]$  $28$  $26$  $R2498h$  $DFE FEN REG0 Path3$  $RW$  $0h$  $DFE Value External Load For Data Path3 Sampler Tap 3 internal$
$$dfe_fen2_tune1_s_p3_lane$  $25$  $25$  $R2498h$  $DFE FEN REG0 Path3$  $RW$  $0h$  $DFE Value External Load For Slicer Bot Path3 Sampler Tap 2 Tune internal$
$$dfe_fen2_tune1_d_p3_lane$  $24$  $24$  $R2498h$  $DFE FEN REG0 Path3$  $RW$  $0h$  $DFE Value External Load For Data Bot Path3 Sampler Tap 2 Tune internal$
$$dfe_fen2_tune3_s_p3_lane$  $23$  $23$  $R2498h$  $DFE FEN REG0 Path3$  $RW$  $0h$  $DFE Value External Load For Slicer Top Path3 Sampler Tap 2 Tune internal$
$$dfe_fen2_tune3_d_p3_lane$  $22$  $22$  $R2498h$  $DFE FEN REG0 Path3$  $RW$  $0h$  $DFE Value External Load For Data Top Path3 Sampler Tap 2 Tune internal$
$$dfe_fen2_s_p3_lane[2:0]$  $21$  $19$  $R2498h$  $DFE FEN REG0 Path3$  $RW$  $0h$  $DFE Value External Load For Slicer Path3 Sampler Tap 2 internal$
$$dfe_fen2_d_p3_lane[2:0]$  $18$  $16$  $R2498h$  $DFE FEN REG0 Path3$  $RW$  $0h$  $DFE Value External Load For Data Path3 Sampler Tap 2 internal$
$$dfe_fen0_s_p3_lane[2:0]$  $15$  $13$  $R2498h$  $DFE FEN REG0 Path3$  $RW$  $0h$  $DFE Value External Load For Slicer Path3 Sampler Tap 0 internal$
$$dfe_fen0_d_p3_lane[2:0]$  $12$  $10$  $R2498h$  $DFE FEN REG0 Path3$  $RW$  $0h$  $DFE Value External Load For Data Path3 Sampler Tap 0 internal$
$$dfe_fenvref_p3_lane[2:0]$  $9$  $7$  $R2498h$  $DFE FEN REG0 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap VREF internal$
$$dfe_fendc_e_p3_lane$  $6$  $6$  $R2498h$  $DFE FEN REG0 Path3$  $RW$  $0h$  $DFE Value External Load For Edge Path3 Sampler Tap DC internal$
$$dfe_fendc_s_p3_lane[2:0]$  $5$  $3$  $R2498h$  $DFE FEN REG0 Path3$  $RW$  $0h$  $DFE Value External Load For Slicer Path3 Sampler Tap DC internal$
$$dfe_fendc_d_p3_lane[2:0]$  $2$  $0$  $R2498h$  $DFE FEN REG0 Path3$  $RW$  $0h$  $DFE Value External Load For Data Path3 Sampler Tap DC internal$
$$dfe_fen17_p3_lane$  $31$  $31$  $R249Ch$  $DFE FEN REG1 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 17 internal$
$$dfe_fen16_p3_lane[1:0]$  $30$  $29$  $R249Ch$  $DFE FEN REG1 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 16 internal$
$$dfe_fen15_p3_lane$  $28$  $28$  $R249Ch$  $DFE FEN REG1 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 15 internal$
$$dfe_fen14_p3_lane[1:0]$  $27$  $26$  $R249Ch$  $DFE FEN REG1 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 14 internal$
$$dfe_fen13_p3_lane$  $25$  $25$  $R249Ch$  $DFE FEN REG1 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 13 internal$
$$dfe_fen12_p3_lane[1:0]$  $24$  $23$  $R249Ch$  $DFE FEN REG1 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 12 internal$
$$dfe_fen11_p3_lane$  $22$  $22$  $R249Ch$  $DFE FEN REG1 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 11 internal$
$$dfe_fen10_p3_lane[1:0]$  $21$  $20$  $R249Ch$  $DFE FEN REG1 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 10 internal$
$$dfe_fen9_p3_lane[1:0]$  $19$  $18$  $R249Ch$  $DFE FEN REG1 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 9 internal$
$$dfe_fen8_p3_lane[2:0]$  $17$  $15$  $R249Ch$  $DFE FEN REG1 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 8 internal$
$$dfe_fen7_p3_lane[2:0]$  $14$  $12$  $R249Ch$  $DFE FEN REG1 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 7 internal$
$$dfe_fen6_p3_lane[2:0]$  $11$  $9$  $R249Ch$  $DFE FEN REG1 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 6 internal$
$$dfe_fen5_p3_lane[2:0]$  $8$  $6$  $R249Ch$  $DFE FEN REG1 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 5 internal$
$$dfe_fen4_s_p3_lane[2:0]$  $5$  $3$  $R249Ch$  $DFE FEN REG1 Path3$  $RW$  $0h$  $DFE Value External Load For Slicer Path3 Sampler Tap 4 internal$
$$dfe_fen4_d_p3_lane[2:0]$  $2$  $0$  $R249Ch$  $DFE FEN REG1 Path3$  $RW$  $0h$  $DFE Value External Load For Data Path3 Sampler Tap 4 internal$
$$RESERVED$  $31$  $15$  $R24A0h$  $DFE FEN REG2 Path3$  $RW$  $0h$  $$
$$dfe_fen30_p3_lane$  $14$  $14$  $R24A0h$  $DFE FEN REG2 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 30 internal$
$$dfe_fen29_p3_lane$  $13$  $13$  $R24A0h$  $DFE FEN REG2 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 29 internal$
$$dfe_fen28_p3_lane$  $12$  $12$  $R24A0h$  $DFE FEN REG2 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 28 internal$
$$dfe_fen27_p3_lane$  $11$  $11$  $R24A0h$  $DFE FEN REG2 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 27 internal$
$$dfe_fen26_p3_lane$  $10$  $10$  $R24A0h$  $DFE FEN REG2 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 26 internal$
$$dfe_fen25_p3_lane$  $9$  $9$  $R24A0h$  $DFE FEN REG2 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 25 internal$
$$dfe_fen24_p3_lane$  $8$  $8$  $R24A0h$  $DFE FEN REG2 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 24 internal$
$$dfe_fen23_p3_lane$  $7$  $7$  $R24A0h$  $DFE FEN REG2 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 23 internal$
$$dfe_fen22_p3_lane$  $6$  $6$  $R24A0h$  $DFE FEN REG2 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 22 internal$
$$dfe_fen21_p3_lane$  $5$  $5$  $R24A0h$  $DFE FEN REG2 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 21 internal$
$$dfe_fen20_p3_lane[1:0]$  $4$  $3$  $R24A0h$  $DFE FEN REG2 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 20 internal$
$$dfe_fen19_p3_lane$  $2$  $2$  $R24A0h$  $DFE FEN REG2 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 19 internal$
$$dfe_fen18_p3_lane[1:0]$  $1$  $0$  $R24A0h$  $DFE FEN REG2 Path3$  $RW$  $0h$  $DFE Value External Load For Path3 Sampler Tap 18 internal$
$$dfe_fen3_s_p4_lane[2:0]$  $31$  $29$  $R24A4h$  $DFE FEN REG0 Path4$  $RW$  $0h$  $DFE Value External Load For Slicer Path4 Sampler Tap 3 internal$
$$dfe_fen3_d_p4_lane[2:0]$  $28$  $26$  $R24A4h$  $DFE FEN REG0 Path4$  $RW$  $0h$  $DFE Value External Load For Data Path4 Sampler Tap 3 internal$
$$dfe_fen2_tune1_s_p4_lane$  $25$  $25$  $R24A4h$  $DFE FEN REG0 Path4$  $RW$  $0h$  $DFE Value External Load For Slicer Bot Path4 Sampler Tap 2 Tune internal$
$$dfe_fen2_tune1_d_p4_lane$  $24$  $24$  $R24A4h$  $DFE FEN REG0 Path4$  $RW$  $0h$  $DFE Value External Load For Data Bot Path4 Sampler Tap 2 Tune internal$
$$dfe_fen2_tune3_s_p4_lane$  $23$  $23$  $R24A4h$  $DFE FEN REG0 Path4$  $RW$  $0h$  $DFE Value External Load For Slicer Top Path4 Sampler Tap 2 Tune internal$
$$dfe_fen2_tune3_d_p4_lane$  $22$  $22$  $R24A4h$  $DFE FEN REG0 Path4$  $RW$  $0h$  $DFE Value External Load For Data Top Path4 Sampler Tap 2 Tune internal$
$$dfe_fen2_s_p4_lane[2:0]$  $21$  $19$  $R24A4h$  $DFE FEN REG0 Path4$  $RW$  $0h$  $DFE Value External Load For Slicer Path4 Sampler Tap 2 internal$
$$dfe_fen2_d_p4_lane[2:0]$  $18$  $16$  $R24A4h$  $DFE FEN REG0 Path4$  $RW$  $0h$  $DFE Value External Load For Data Path4 Sampler Tap 2 internal$
$$dfe_fen0_s_p4_lane[2:0]$  $15$  $13$  $R24A4h$  $DFE FEN REG0 Path4$  $RW$  $0h$  $DFE Value External Load For Slicer Path4 Sampler Tap 0 internal$
$$dfe_fen0_d_p4_lane[2:0]$  $12$  $10$  $R24A4h$  $DFE FEN REG0 Path4$  $RW$  $0h$  $DFE Value External Load For Data Path4 Sampler Tap 0 internal$
$$dfe_fenvref_p4_lane[2:0]$  $9$  $7$  $R24A4h$  $DFE FEN REG0 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap VREF internal$
$$dfe_fendc_e_p4_lane$  $6$  $6$  $R24A4h$  $DFE FEN REG0 Path4$  $RW$  $0h$  $DFE Value External Load For Edge Path4 Sampler Tap DC internal$
$$dfe_fendc_s_p4_lane[2:0]$  $5$  $3$  $R24A4h$  $DFE FEN REG0 Path4$  $RW$  $0h$  $DFE Value External Load For Slicer Path4 Sampler Tap DC internal$
$$dfe_fendc_d_p4_lane[2:0]$  $2$  $0$  $R24A4h$  $DFE FEN REG0 Path4$  $RW$  $0h$  $DFE Value External Load For Data Path4 Sampler Tap DC internal$
$$dfe_fen17_p4_lane$  $31$  $31$  $R24A8h$  $DFE FEN REG1 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 17 internal$
$$dfe_fen16_p4_lane[1:0]$  $30$  $29$  $R24A8h$  $DFE FEN REG1 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 16 internal$
$$dfe_fen15_p4_lane$  $28$  $28$  $R24A8h$  $DFE FEN REG1 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 15 internal$
$$dfe_fen14_p4_lane[1:0]$  $27$  $26$  $R24A8h$  $DFE FEN REG1 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 14 internal$
$$dfe_fen13_p4_lane$  $25$  $25$  $R24A8h$  $DFE FEN REG1 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 13 internal$
$$dfe_fen12_p4_lane[1:0]$  $24$  $23$  $R24A8h$  $DFE FEN REG1 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 12 internal$
$$dfe_fen11_p4_lane$  $22$  $22$  $R24A8h$  $DFE FEN REG1 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 11 internal$
$$dfe_fen10_p4_lane[1:0]$  $21$  $20$  $R24A8h$  $DFE FEN REG1 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 10 internal$
$$dfe_fen9_p4_lane[1:0]$  $19$  $18$  $R24A8h$  $DFE FEN REG1 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 9 internal$
$$dfe_fen8_p4_lane[2:0]$  $17$  $15$  $R24A8h$  $DFE FEN REG1 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 8 internal$
$$dfe_fen7_p4_lane[2:0]$  $14$  $12$  $R24A8h$  $DFE FEN REG1 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 7 internal$
$$dfe_fen6_p4_lane[2:0]$  $11$  $9$  $R24A8h$  $DFE FEN REG1 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 6 internal$
$$dfe_fen5_p4_lane[2:0]$  $8$  $6$  $R24A8h$  $DFE FEN REG1 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 5 internal$
$$dfe_fen4_s_p4_lane[2:0]$  $5$  $3$  $R24A8h$  $DFE FEN REG1 Path4$  $RW$  $0h$  $DFE Value External Load For Slicer Path4 Sampler Tap 4 internal$
$$dfe_fen4_d_p4_lane[2:0]$  $2$  $0$  $R24A8h$  $DFE FEN REG1 Path4$  $RW$  $0h$  $DFE Value External Load For Data Path4 Sampler Tap 4 internal$
$$RESERVED$  $31$  $15$  $R24ACh$  $DFE FEN REG2 Path4$  $RW$  $0h$  $$
$$dfe_fen30_p4_lane$  $14$  $14$  $R24ACh$  $DFE FEN REG2 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 30 internal$
$$dfe_fen29_p4_lane$  $13$  $13$  $R24ACh$  $DFE FEN REG2 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 29 internal$
$$dfe_fen28_p4_lane$  $12$  $12$  $R24ACh$  $DFE FEN REG2 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 28 internal$
$$dfe_fen27_p4_lane$  $11$  $11$  $R24ACh$  $DFE FEN REG2 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 27 internal$
$$dfe_fen26_p4_lane$  $10$  $10$  $R24ACh$  $DFE FEN REG2 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 26 internal$
$$dfe_fen25_p4_lane$  $9$  $9$  $R24ACh$  $DFE FEN REG2 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 25 internal$
$$dfe_fen24_p4_lane$  $8$  $8$  $R24ACh$  $DFE FEN REG2 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 24 internal$
$$dfe_fen23_p4_lane$  $7$  $7$  $R24ACh$  $DFE FEN REG2 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 23 internal$
$$dfe_fen22_p4_lane$  $6$  $6$  $R24ACh$  $DFE FEN REG2 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 22 internal$
$$dfe_fen21_p4_lane$  $5$  $5$  $R24ACh$  $DFE FEN REG2 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 21 internal$
$$dfe_fen20_p4_lane[1:0]$  $4$  $3$  $R24ACh$  $DFE FEN REG2 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 20 internal$
$$dfe_fen19_p4_lane$  $2$  $2$  $R24ACh$  $DFE FEN REG2 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 19 internal$
$$dfe_fen18_p4_lane[1:0]$  $1$  $0$  $R24ACh$  $DFE FEN REG2 Path4$  $RW$  $0h$  $DFE Value External Load For Path4 Sampler Tap 18 internal$
$$RESERVED$  $31$  $30$  $R24B0h$  $DFE FEXT REG0 Path1$  $RW$  $0h$  $$
$$dfe_fextdc_s_bot_p1_lane[5:0]$  $29$  $24$  $R24B0h$  $DFE FEXT REG0 Path1$  $RW$  $0h$  $DFE External Value For Slicer Bot Path1 Sampler Tap DC internal$
$$RESERVED$  $23$  $22$  $R24B0h$  $DFE FEXT REG0 Path1$  $RW$  $0h$  $$
$$dfe_fextdc_d_top_p1_lane[5:0]$  $21$  $16$  $R24B0h$  $DFE FEXT REG0 Path1$  $RW$  $0h$  $DFE External Value For Data Top Path1 Sampler Tap DC internal$
$$RESERVED$  $15$  $14$  $R24B0h$  $DFE FEXT REG0 Path1$  $RW$  $0h$  $$
$$dfe_fextdc_d_mid_p1_lane[5:0]$  $13$  $8$  $R24B0h$  $DFE FEXT REG0 Path1$  $RW$  $0h$  $DFE External Value For Data Mid Path1 Sampler Tap DC internal$
$$RESERVED$  $7$  $6$  $R24B0h$  $DFE FEXT REG0 Path1$  $RW$  $0h$  $$
$$dfe_fextdc_d_bot_p1_lane[5:0]$  $5$  $0$  $R24B0h$  $DFE FEXT REG0 Path1$  $RW$  $0h$  $DFE External Value For Data Bot Path1 Sampler Tap DC internal$
$$RESERVED$  $31$  $31$  $R24B4h$  $DFE FEXT REG1 Path1$  $RW$  $0h$  $$
$$dfe_fextvref_bot_p1_lane[6:0]$  $30$  $24$  $R24B4h$  $DFE FEXT REG1 Path1$  $RW$  $0h$  $DFE External Value For Bot Path1 Sampler Tap VREF internal$
$$RESERVED$  $23$  $23$  $R24B4h$  $DFE FEXT REG1 Path1$  $RW$  $0h$  $$
$$dfe_fextdc_e_p1_lane[6:0]$  $22$  $16$  $R24B4h$  $DFE FEXT REG1 Path1$  $RW$  $0h$  $DFE External Value For Edge Path1 Sampler Tap DC internal$
$$RESERVED$  $15$  $14$  $R24B4h$  $DFE FEXT REG1 Path1$  $RW$  $0h$  $$
$$dfe_fextdc_s_top_p1_lane[5:0]$  $13$  $8$  $R24B4h$  $DFE FEXT REG1 Path1$  $RW$  $0h$  $DFE External Value For Slicer Top Path1 Sampler Tap DC internal$
$$RESERVED$  $7$  $6$  $R24B4h$  $DFE FEXT REG1 Path1$  $RW$  $0h$  $$
$$dfe_fextdc_s_mid_p1_lane[5:0]$  $5$  $0$  $R24B4h$  $DFE FEXT REG1 Path1$  $RW$  $0h$  $DFE External Value For Slicer Mid Path1 Sampler Tap DC internal$
$$RESERVED$  $31$  $30$  $R24B8h$  $DFE FEXT REG2 Path1$  $RW$  $0h$  $$
$$dfe_fext0_d_mid_p1_lane[5:0]$  $29$  $24$  $R24B8h$  $DFE FEXT REG2 Path1$  $RW$  $0h$  $DFE External Value For Data Mid Path1 Sampler Tap 0 internal$
$$RESERVED$  $23$  $22$  $R24B8h$  $DFE FEXT REG2 Path1$  $RW$  $0h$  $$
$$dfe_fext0_d_bot_p1_lane[5:0]$  $21$  $16$  $R24B8h$  $DFE FEXT REG2 Path1$  $RW$  $0h$  $DFE External Value For Data Bot Path1 Sampler Tap 0 internal$
$$RESERVED$  $15$  $15$  $R24B8h$  $DFE FEXT REG2 Path1$  $RW$  $0h$  $$
$$dfe_fextvref_top_p1_lane[6:0]$  $14$  $8$  $R24B8h$  $DFE FEXT REG2 Path1$  $RW$  $0h$  $DFE External Value For Top Path1 Sampler Tap VREF internal$
$$RESERVED$  $7$  $7$  $R24B8h$  $DFE FEXT REG2 Path1$  $RW$  $0h$  $$
$$dfe_fextvref_mid_p1_lane[6:0]$  $6$  $0$  $R24B8h$  $DFE FEXT REG2 Path1$  $RW$  $0h$  $DFE External Value For Mid Path1 Sampler Tap VREF internal$
$$RESERVED$  $31$  $30$  $R24BCh$  $DFE FEXT REG3 Path1$  $RW$  $0h$  $$
$$dfe_fext0_s_top_p1_lane[5:0]$  $29$  $24$  $R24BCh$  $DFE FEXT REG3 Path1$  $RW$  $0h$  $DFE External Value For Slicer Top Path1 Sampler Tap 0 internal$
$$RESERVED$  $23$  $22$  $R24BCh$  $DFE FEXT REG3 Path1$  $RW$  $0h$  $$
$$dfe_fext0_s_mid_p1_lane[5:0]$  $21$  $16$  $R24BCh$  $DFE FEXT REG3 Path1$  $RW$  $0h$  $DFE External Value For Slicer Mid Path1 Sampler Tap 0 internal$
$$RESERVED$  $15$  $14$  $R24BCh$  $DFE FEXT REG3 Path1$  $RW$  $0h$  $$
$$dfe_fext0_s_bot_p1_lane[5:0]$  $13$  $8$  $R24BCh$  $DFE FEXT REG3 Path1$  $RW$  $0h$  $DFE External Value For Slicer Bot Path1 Sampler Tap 0 internal$
$$RESERVED$  $7$  $6$  $R24BCh$  $DFE FEXT REG3 Path1$  $RW$  $0h$  $$
$$dfe_fext0_d_top_p1_lane[5:0]$  $5$  $0$  $R24BCh$  $DFE FEXT REG3 Path1$  $RW$  $0h$  $DFE External Value For Data Top Path1 Sampler Tap 0 internal$
$$RESERVED$  $31$  $31$  $R24C0h$  $DFE FEXT REG4 Path1$  $RW$  $0h$  $$
$$dfe_fext2_s_bot_p1_lane[6:0]$  $30$  $24$  $R24C0h$  $DFE FEXT REG4 Path1$  $RW$  $0h$  $DFE External Value For Slicer Bot Path1 Sampler Tap 2 internal$
$$RESERVED$  $23$  $23$  $R24C0h$  $DFE FEXT REG4 Path1$  $RW$  $0h$  $$
$$dfe_fext2_d_top_p1_lane[6:0]$  $22$  $16$  $R24C0h$  $DFE FEXT REG4 Path1$  $RW$  $0h$  $DFE External Value For Data Top Path1 Sampler Tap 2 internal$
$$RESERVED$  $15$  $15$  $R24C0h$  $DFE FEXT REG4 Path1$  $RW$  $0h$  $$
$$dfe_fext2_d_mid_p1_lane[6:0]$  $14$  $8$  $R24C0h$  $DFE FEXT REG4 Path1$  $RW$  $0h$  $DFE External Value For Data Mid Path1 Sampler Tap 2 internal$
$$RESERVED$  $7$  $7$  $R24C0h$  $DFE FEXT REG4 Path1$  $RW$  $0h$  $$
$$dfe_fext2_d_bot_p1_lane[6:0]$  $6$  $0$  $R24C0h$  $DFE FEXT REG4 Path1$  $RW$  $0h$  $DFE External Value For Data Bot Path1 Sampler Tap 2 internal$
$$RESERVED$  $31$  $28$  $R24C4h$  $DFE FEXT REG5 Path1$  $RW$  $0h$  $$
$$dfe_fext2_tune3_s_p1_lane[3:0]$  $27$  $24$  $R24C4h$  $DFE FEXT REG5 Path1$  $RW$  $6h$  $DFE External Value For Slicer Top Path1 Sampler Tap 2 Tune internal$
$$RESERVED$  $23$  $20$  $R24C4h$  $DFE FEXT REG5 Path1$  $RW$  $0h$  $$
$$dfe_fext2_tune3_d_p1_lane[3:0]$  $19$  $16$  $R24C4h$  $DFE FEXT REG5 Path1$  $RW$  $6h$  $DFE External Value For Data Top Path1 Sampler Tap 2 Tune internal$
$$RESERVED$  $15$  $15$  $R24C4h$  $DFE FEXT REG5 Path1$  $RW$  $0h$  $$
$$dfe_fext2_s_top_p1_lane[6:0]$  $14$  $8$  $R24C4h$  $DFE FEXT REG5 Path1$  $RW$  $0h$  $DFE External Value For Slicer Top Path1 Sampler Tap 2 internal$
$$RESERVED$  $7$  $7$  $R24C4h$  $DFE FEXT REG5 Path1$  $RW$  $0h$  $$
$$dfe_fext2_s_mid_p1_lane[6:0]$  $6$  $0$  $R24C4h$  $DFE FEXT REG5 Path1$  $RW$  $0h$  $DFE External Value For Slicer Mid Path1 Sampler Tap 2 internal$
$$RESERVED$  $31$  $30$  $R24C8h$  $DFE FEXT REG6 Path1$  $RW$  $0h$  $$
$$dfe_fext3_d_mid_p1_lane[5:0]$  $29$  $24$  $R24C8h$  $DFE FEXT REG6 Path1$  $RW$  $0h$  $DFE External Value For Data Mid Path1 Sampler Tap 3 internal$
$$RESERVED$  $23$  $22$  $R24C8h$  $DFE FEXT REG6 Path1$  $RW$  $0h$  $$
$$dfe_fext3_d_bot_p1_lane[5:0]$  $21$  $16$  $R24C8h$  $DFE FEXT REG6 Path1$  $RW$  $0h$  $DFE External Value For Data Bot Path1 Sampler Tap 3 internal$
$$RESERVED$  $15$  $12$  $R24C8h$  $DFE FEXT REG6 Path1$  $RW$  $0h$  $$
$$dfe_fext2_tune1_s_p1_lane[3:0]$  $11$  $8$  $R24C8h$  $DFE FEXT REG6 Path1$  $RW$  $6h$  $DFE External Value For Slicer Bot Path1 Sampler Tap 2 Tune internal$
$$RESERVED$  $7$  $4$  $R24C8h$  $DFE FEXT REG6 Path1$  $RW$  $0h$  $$
$$dfe_fext2_tune1_d_p1_lane[3:0]$  $3$  $0$  $R24C8h$  $DFE FEXT REG6 Path1$  $RW$  $6h$  $DFE External Value For Data Bot Path1 Sampler Tap 2 Tune internal$
$$RESERVED$  $31$  $30$  $R24CCh$  $DFE FEXT REG7 Path1$  $RW$  $0h$  $$
$$dfe_fext3_s_top_p1_lane[5:0]$  $29$  $24$  $R24CCh$  $DFE FEXT REG7 Path1$  $RW$  $0h$  $DFE External Value For Slicer Top Path1 Sampler Tap 3 internal$
$$RESERVED$  $23$  $22$  $R24CCh$  $DFE FEXT REG7 Path1$  $RW$  $0h$  $$
$$dfe_fext3_s_mid_p1_lane[5:0]$  $21$  $16$  $R24CCh$  $DFE FEXT REG7 Path1$  $RW$  $0h$  $DFE External Value For Slicer Mid Path1 Sampler Tap 3 internal$
$$RESERVED$  $15$  $14$  $R24CCh$  $DFE FEXT REG7 Path1$  $RW$  $0h$  $$
$$dfe_fext3_s_bot_p1_lane[5:0]$  $13$  $8$  $R24CCh$  $DFE FEXT REG7 Path1$  $RW$  $0h$  $DFE External Value For Slicer Bot Path1 Sampler Tap 3 internal$
$$RESERVED$  $7$  $6$  $R24CCh$  $DFE FEXT REG7 Path1$  $RW$  $0h$  $$
$$dfe_fext3_d_top_p1_lane[5:0]$  $5$  $0$  $R24CCh$  $DFE FEXT REG7 Path1$  $RW$  $0h$  $DFE External Value For Data Top Path1 Sampler Tap 3 internal$
$$RESERVED$  $31$  $30$  $R24D0h$  $DFE FEXT REG8 Path1$  $RW$  $0h$  $$
$$dfe_fext4_s_bot_p1_lane[5:0]$  $29$  $24$  $R24D0h$  $DFE FEXT REG8 Path1$  $RW$  $0h$  $DFE External Value For Slicer Bot Path1 Sampler Tap 4 internal$
$$RESERVED$  $23$  $22$  $R24D0h$  $DFE FEXT REG8 Path1$  $RW$  $0h$  $$
$$dfe_fext4_d_top_p1_lane[5:0]$  $21$  $16$  $R24D0h$  $DFE FEXT REG8 Path1$  $RW$  $0h$  $DFE External Value For Data Top Path1 Sampler Tap 4 internal$
$$RESERVED$  $15$  $14$  $R24D0h$  $DFE FEXT REG8 Path1$  $RW$  $0h$  $$
$$dfe_fext4_d_mid_p1_lane[5:0]$  $13$  $8$  $R24D0h$  $DFE FEXT REG8 Path1$  $RW$  $0h$  $DFE External Value For Data Mid Path1 Sampler Tap 4 internal$
$$RESERVED$  $7$  $6$  $R24D0h$  $DFE FEXT REG8 Path1$  $RW$  $0h$  $$
$$dfe_fext4_d_bot_p1_lane[5:0]$  $5$  $0$  $R24D0h$  $DFE FEXT REG8 Path1$  $RW$  $0h$  $DFE External Value For Data Bot Path1 Sampler Tap 4 internal$
$$RESERVED$  $31$  $31$  $R24D4h$  $DFE FEXT REG9 Path1$  $RW$  $0h$  $$
$$dfe_fext5_mid_p1_lane[6:0]$  $30$  $24$  $R24D4h$  $DFE FEXT REG9 Path1$  $RW$  $0h$  $DFE External Value For Mid Path1 Sampler Tap 5 internal$
$$RESERVED$  $23$  $23$  $R24D4h$  $DFE FEXT REG9 Path1$  $RW$  $0h$  $$
$$dfe_fext5_bot_p1_lane[6:0]$  $22$  $16$  $R24D4h$  $DFE FEXT REG9 Path1$  $RW$  $0h$  $DFE External Value For Bot Path1 Sampler Tap 5 internal$
$$RESERVED$  $15$  $14$  $R24D4h$  $DFE FEXT REG9 Path1$  $RW$  $0h$  $$
$$dfe_fext4_s_top_p1_lane[5:0]$  $13$  $8$  $R24D4h$  $DFE FEXT REG9 Path1$  $RW$  $0h$  $DFE External Value For Slicer Top Path1 Sampler Tap 4 internal$
$$RESERVED$  $7$  $6$  $R24D4h$  $DFE FEXT REG9 Path1$  $RW$  $0h$  $$
$$dfe_fext4_s_mid_p1_lane[5:0]$  $5$  $0$  $R24D4h$  $DFE FEXT REG9 Path1$  $RW$  $0h$  $DFE External Value For Slicer Mid Path1 Sampler Tap 4 internal$
$$RESERVED$  $31$  $31$  $R24D8h$  $DFE FEXT REG10 Path1$  $RW$  $0h$  $$
$$dfe_fext6_top_p1_lane[6:0]$  $30$  $24$  $R24D8h$  $DFE FEXT REG10 Path1$  $RW$  $0h$  $DFE External Value For Top Path1 Sampler Tap 6 internal$
$$RESERVED$  $23$  $23$  $R24D8h$  $DFE FEXT REG10 Path1$  $RW$  $0h$  $$
$$dfe_fext6_mid_p1_lane[6:0]$  $22$  $16$  $R24D8h$  $DFE FEXT REG10 Path1$  $RW$  $0h$  $DFE External Value For Mid Path1 Sampler Tap 6 internal$
$$RESERVED$  $15$  $15$  $R24D8h$  $DFE FEXT REG10 Path1$  $RW$  $0h$  $$
$$dfe_fext6_bot_p1_lane[6:0]$  $14$  $8$  $R24D8h$  $DFE FEXT REG10 Path1$  $RW$  $0h$  $DFE External Value For Bot Path1 Sampler Tap 6 internal$
$$RESERVED$  $7$  $7$  $R24D8h$  $DFE FEXT REG10 Path1$  $RW$  $0h$  $$
$$dfe_fext5_top_p1_lane[6:0]$  $6$  $0$  $R24D8h$  $DFE FEXT REG10 Path1$  $RW$  $0h$  $DFE External Value For Top Path1 Sampler Tap 5 internal$
$$RESERVED$  $31$  $31$  $R24DCh$  $DFE FEXT REG11 Path1$  $RW$  $0h$  $$
$$dfe_fext8_bot_p1_lane[6:0]$  $30$  $24$  $R24DCh$  $DFE FEXT REG11 Path1$  $RW$  $0h$  $DFE External Value For Bot Path1 Sampler Tap 8 internal$
$$RESERVED$  $23$  $23$  $R24DCh$  $DFE FEXT REG11 Path1$  $RW$  $0h$  $$
$$dfe_fext7_top_p1_lane[6:0]$  $22$  $16$  $R24DCh$  $DFE FEXT REG11 Path1$  $RW$  $0h$  $DFE External Value For Top Path1 Sampler Tap 7 internal$
$$RESERVED$  $15$  $15$  $R24DCh$  $DFE FEXT REG11 Path1$  $RW$  $0h$  $$
$$dfe_fext7_mid_p1_lane[6:0]$  $14$  $8$  $R24DCh$  $DFE FEXT REG11 Path1$  $RW$  $0h$  $DFE External Value For Mid Path1 Sampler Tap 7 internal$
$$RESERVED$  $7$  $7$  $R24DCh$  $DFE FEXT REG11 Path1$  $RW$  $0h$  $$
$$dfe_fext7_bot_p1_lane[6:0]$  $6$  $0$  $R24DCh$  $DFE FEXT REG11 Path1$  $RW$  $0h$  $DFE External Value For Bot Path1 Sampler Tap 7 internal$
$$RESERVED$  $31$  $30$  $R24E0h$  $DFE FEXT REG12 Path1$  $RW$  $0h$  $$
$$dfe_fext9_msb_p1_lane[5:0]$  $29$  $24$  $R24E0h$  $DFE FEXT REG12 Path1$  $RW$  $0h$  $DFE External Value For MSB Path1 Sampler Tap 9 internal$
$$RESERVED$  $23$  $22$  $R24E0h$  $DFE FEXT REG12 Path1$  $RW$  $0h$  $$
$$dfe_fext9_lsb_p1_lane[5:0]$  $21$  $16$  $R24E0h$  $DFE FEXT REG12 Path1$  $RW$  $0h$  $DFE External Value For LSB Path1 Sampler Tap 9 internal$
$$RESERVED$  $15$  $15$  $R24E0h$  $DFE FEXT REG12 Path1$  $RW$  $0h$  $$
$$dfe_fext8_top_p1_lane[6:0]$  $14$  $8$  $R24E0h$  $DFE FEXT REG12 Path1$  $RW$  $0h$  $DFE External Value For Top Path1 Sampler Tap 8 internal$
$$RESERVED$  $7$  $7$  $R24E0h$  $DFE FEXT REG12 Path1$  $RW$  $0h$  $$
$$dfe_fext8_mid_p1_lane[6:0]$  $6$  $0$  $R24E0h$  $DFE FEXT REG12 Path1$  $RW$  $0h$  $DFE External Value For Mid Path1 Sampler Tap 8 internal$
$$RESERVED$  $31$  $30$  $R24E4h$  $DFE FEXT REG13 Path1$  $RW$  $0h$  $$
$$dfe_fext12_lsb_p1_lane[5:0]$  $29$  $24$  $R24E4h$  $DFE FEXT REG13 Path1$  $RW$  $0h$  $DFE External Value For LSB Path1 Sampler Tap 12 internal$
$$RESERVED$  $23$  $22$  $R24E4h$  $DFE FEXT REG13 Path1$  $RW$  $0h$  $$
$$dfe_fext11_p1_lane[5:0]$  $21$  $16$  $R24E4h$  $DFE FEXT REG13 Path1$  $RW$  $0h$  $DFE External Value For Path1 Sampler Tap 11 internal$
$$RESERVED$  $15$  $14$  $R24E4h$  $DFE FEXT REG13 Path1$  $RW$  $0h$  $$
$$dfe_fext10_msb_p1_lane[5:0]$  $13$  $8$  $R24E4h$  $DFE FEXT REG13 Path1$  $RW$  $0h$  $DFE External Value For MSB Path1 Sampler Tap 10 internal$
$$RESERVED$  $7$  $6$  $R24E4h$  $DFE FEXT REG13 Path1$  $RW$  $0h$  $$
$$dfe_fext10_lsb_p1_lane[5:0]$  $5$  $0$  $R24E4h$  $DFE FEXT REG13 Path1$  $RW$  $0h$  $DFE External Value For LSB Path1 Sampler Tap 10 internal$
$$RESERVED$  $31$  $30$  $R24E8h$  $DFE FEXT REG14 Path1$  $RW$  $0h$  $$
$$dfe_fext14_msb_p1_lane[5:0]$  $29$  $24$  $R24E8h$  $DFE FEXT REG14 Path1$  $RW$  $0h$  $DFE External Value For MSB Path1 Sampler Tap 14 internal$
$$RESERVED$  $23$  $22$  $R24E8h$  $DFE FEXT REG14 Path1$  $RW$  $0h$  $$
$$dfe_fext14_lsb_p1_lane[5:0]$  $21$  $16$  $R24E8h$  $DFE FEXT REG14 Path1$  $RW$  $0h$  $DFE External Value For LSB Path1 Sampler Tap 14 internal$
$$RESERVED$  $15$  $14$  $R24E8h$  $DFE FEXT REG14 Path1$  $RW$  $0h$  $$
$$dfe_fext13_p1_lane[5:0]$  $13$  $8$  $R24E8h$  $DFE FEXT REG14 Path1$  $RW$  $0h$  $DFE External Value For Path1 Sampler Tap 13 internal$
$$RESERVED$  $7$  $6$  $R24E8h$  $DFE FEXT REG14 Path1$  $RW$  $0h$  $$
$$dfe_fext12_msb_p1_lane[5:0]$  $5$  $0$  $R24E8h$  $DFE FEXT REG14 Path1$  $RW$  $0h$  $DFE External Value For MSB Path1 Sampler Tap 12 internal$
$$RESERVED$  $31$  $30$  $R24ECh$  $DFE FEXT REG15 Path1$  $RW$  $0h$  $$
$$dfe_fext17_p1_lane[5:0]$  $29$  $24$  $R24ECh$  $DFE FEXT REG15 Path1$  $RW$  $0h$  $DFE External Value For Path1 Sampler Tap 17 internal$
$$RESERVED$  $23$  $22$  $R24ECh$  $DFE FEXT REG15 Path1$  $RW$  $0h$  $$
$$dfe_fext16_msb_p1_lane[5:0]$  $21$  $16$  $R24ECh$  $DFE FEXT REG15 Path1$  $RW$  $0h$  $DFE External Value For MSB Path1 Sampler Tap 16 internal$
$$RESERVED$  $15$  $14$  $R24ECh$  $DFE FEXT REG15 Path1$  $RW$  $0h$  $$
$$dfe_fext16_lsb_p1_lane[5:0]$  $13$  $8$  $R24ECh$  $DFE FEXT REG15 Path1$  $RW$  $0h$  $DFE External Value For LSB Path1 Sampler Tap 16 internal$
$$RESERVED$  $7$  $6$  $R24ECh$  $DFE FEXT REG15 Path1$  $RW$  $0h$  $$
$$dfe_fext15_p1_lane[5:0]$  $5$  $0$  $R24ECh$  $DFE FEXT REG15 Path1$  $RW$  $0h$  $DFE External Value For Path1 Sampler Tap 15 internal$
$$RESERVED$  $31$  $30$  $R24F0h$  $DFE FEXT REG16 Path1$  $RW$  $0h$  $$
$$dfe_fext20_lsb_p1_lane[5:0]$  $29$  $24$  $R24F0h$  $DFE FEXT REG16 Path1$  $RW$  $0h$  $DFE External Value For LSB Path1 Sampler Tap 20 internal$
$$RESERVED$  $23$  $22$  $R24F0h$  $DFE FEXT REG16 Path1$  $RW$  $0h$  $$
$$dfe_fext19_p1_lane[5:0]$  $21$  $16$  $R24F0h$  $DFE FEXT REG16 Path1$  $RW$  $0h$  $DFE External Value For Path1 Sampler Tap 19 internal$
$$RESERVED$  $15$  $14$  $R24F0h$  $DFE FEXT REG16 Path1$  $RW$  $0h$  $$
$$dfe_fext18_msb_p1_lane[5:0]$  $13$  $8$  $R24F0h$  $DFE FEXT REG16 Path1$  $RW$  $0h$  $DFE External Value For MSB Path1 Sampler Tap 18 internal$
$$RESERVED$  $7$  $6$  $R24F0h$  $DFE FEXT REG16 Path1$  $RW$  $0h$  $$
$$dfe_fext18_lsb_p1_lane[5:0]$  $5$  $0$  $R24F0h$  $DFE FEXT REG16 Path1$  $RW$  $0h$  $DFE External Value For LSB Path1 Sampler Tap 18 internal$
$$RESERVED$  $31$  $29$  $R24F4h$  $DFE FEXT REG17 Path1$  $RW$  $0h$  $$
$$dfe_fext23_p1_lane[4:0]$  $28$  $24$  $R24F4h$  $DFE FEXT REG17 Path1$  $RW$  $0h$  $DFE External Value For Path1 Sampler Tap 23 internal$
$$RESERVED$  $23$  $22$  $R24F4h$  $DFE FEXT REG17 Path1$  $RW$  $0h$  $$
$$dfe_fext22_p1_lane[5:0]$  $21$  $16$  $R24F4h$  $DFE FEXT REG17 Path1$  $RW$  $0h$  $DFE External Value For Path1 Sampler Tap 22 internal$
$$RESERVED$  $15$  $14$  $R24F4h$  $DFE FEXT REG17 Path1$  $RW$  $0h$  $$
$$dfe_fext21_p1_lane[5:0]$  $13$  $8$  $R24F4h$  $DFE FEXT REG17 Path1$  $RW$  $0h$  $DFE External Value For Path1 Sampler Tap 21 internal$
$$RESERVED$  $7$  $6$  $R24F4h$  $DFE FEXT REG17 Path1$  $RW$  $0h$  $$
$$dfe_fext20_msb_p1_lane[5:0]$  $5$  $0$  $R24F4h$  $DFE FEXT REG17 Path1$  $RW$  $0h$  $DFE External Value For MSB Path1 Sampler Tap 20 internal$
$$RESERVED$  $31$  $29$  $R24F8h$  $DFE FEXT REG18 Path1$  $RW$  $0h$  $$
$$dfe_fext27_p1_lane[4:0]$  $28$  $24$  $R24F8h$  $DFE FEXT REG18 Path1$  $RW$  $0h$  $DFE External Value For Path1 Sampler Tap 27 internal$
$$RESERVED$  $23$  $21$  $R24F8h$  $DFE FEXT REG18 Path1$  $RW$  $0h$  $$
$$dfe_fext26_p1_lane[4:0]$  $20$  $16$  $R24F8h$  $DFE FEXT REG18 Path1$  $RW$  $0h$  $DFE External Value For Path1 Sampler Tap 26 internal$
$$RESERVED$  $15$  $13$  $R24F8h$  $DFE FEXT REG18 Path1$  $RW$  $0h$  $$
$$dfe_fext25_p1_lane[4:0]$  $12$  $8$  $R24F8h$  $DFE FEXT REG18 Path1$  $RW$  $0h$  $DFE External Value For Path1 Sampler Tap 25 internal$
$$RESERVED$  $7$  $5$  $R24F8h$  $DFE FEXT REG18 Path1$  $RW$  $0h$  $$
$$dfe_fext24_p1_lane[4:0]$  $4$  $0$  $R24F8h$  $DFE FEXT REG18 Path1$  $RW$  $0h$  $DFE External Value For Path1 Sampler Tap 24 internal$
$$RESERVED$  $31$  $24$  $R24FCh$  $DFE FEXT REG19 Path1$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $R24FCh$  $DFE FEXT REG19 Path1$  $RW$  $0h$  $$
$$dfe_fext30_p1_lane[4:0]$  $20$  $16$  $R24FCh$  $DFE FEXT REG19 Path1$  $RW$  $0h$  $DFE External Value For Path1 Sampler Tap 30 internal$
$$RESERVED$  $15$  $13$  $R24FCh$  $DFE FEXT REG19 Path1$  $RW$  $0h$  $$
$$dfe_fext29_p1_lane[4:0]$  $12$  $8$  $R24FCh$  $DFE FEXT REG19 Path1$  $RW$  $0h$  $DFE External Value For Path1 Sampler Tap 29 internal$
$$RESERVED$  $7$  $5$  $R24FCh$  $DFE FEXT REG19 Path1$  $RW$  $0h$  $$
$$dfe_fext28_p1_lane[4:0]$  $4$  $0$  $R24FCh$  $DFE FEXT REG19 Path1$  $RW$  $0h$  $DFE External Value For Path1 Sampler Tap 28 internal$
$$RESERVED$  $31$  $30$  $R2500h$  $DFE FEXT REG0 Path2$  $RW$  $0h$  $$
$$dfe_fextdc_s_bot_p2_lane[5:0]$  $29$  $24$  $R2500h$  $DFE FEXT REG0 Path2$  $RW$  $0h$  $DFE External Value For Slicer Bot Path2 Sampler Tap DC internal$
$$RESERVED$  $23$  $22$  $R2500h$  $DFE FEXT REG0 Path2$  $RW$  $0h$  $$
$$dfe_fextdc_d_top_p2_lane[5:0]$  $21$  $16$  $R2500h$  $DFE FEXT REG0 Path2$  $RW$  $0h$  $DFE External Value For Data Top Path2 Sampler Tap DC internal$
$$RESERVED$  $15$  $14$  $R2500h$  $DFE FEXT REG0 Path2$  $RW$  $0h$  $$
$$dfe_fextdc_d_mid_p2_lane[5:0]$  $13$  $8$  $R2500h$  $DFE FEXT REG0 Path2$  $RW$  $0h$  $DFE External Value For Data Mid Path2 Sampler Tap DC internal$
$$RESERVED$  $7$  $6$  $R2500h$  $DFE FEXT REG0 Path2$  $RW$  $0h$  $$
$$dfe_fextdc_d_bot_p2_lane[5:0]$  $5$  $0$  $R2500h$  $DFE FEXT REG0 Path2$  $RW$  $0h$  $DFE External Value For Data Bot Path2 Sampler Tap DC internal$
$$RESERVED$  $31$  $31$  $R2504h$  $DFE FEXT REG1 Path2$  $RW$  $0h$  $$
$$dfe_fextvref_bot_p2_lane[6:0]$  $30$  $24$  $R2504h$  $DFE FEXT REG1 Path2$  $RW$  $0h$  $DFE External Value For Bot Path2 Sampler Tap VREF internal$
$$RESERVED$  $23$  $23$  $R2504h$  $DFE FEXT REG1 Path2$  $RW$  $0h$  $$
$$dfe_fextdc_e_p2_lane[6:0]$  $22$  $16$  $R2504h$  $DFE FEXT REG1 Path2$  $RW$  $0h$  $DFE External Value For Edge Path2 Sampler Tap DC internal$
$$RESERVED$  $15$  $14$  $R2504h$  $DFE FEXT REG1 Path2$  $RW$  $0h$  $$
$$dfe_fextdc_s_top_p2_lane[5:0]$  $13$  $8$  $R2504h$  $DFE FEXT REG1 Path2$  $RW$  $0h$  $DFE External Value For Slicer Top Path2 Sampler Tap DC internal$
$$RESERVED$  $7$  $6$  $R2504h$  $DFE FEXT REG1 Path2$  $RW$  $0h$  $$
$$dfe_fextdc_s_mid_p2_lane[5:0]$  $5$  $0$  $R2504h$  $DFE FEXT REG1 Path2$  $RW$  $0h$  $DFE External Value For Slicer Mid Path2 Sampler Tap DC internal$
$$RESERVED$  $31$  $30$  $R2508h$  $DFE FEXT REG2 Path2$  $RW$  $0h$  $$
$$dfe_fext0_d_mid_p2_lane[5:0]$  $29$  $24$  $R2508h$  $DFE FEXT REG2 Path2$  $RW$  $0h$  $DFE External Value For Data Mid Path2 Sampler Tap 0 internal$
$$RESERVED$  $23$  $22$  $R2508h$  $DFE FEXT REG2 Path2$  $RW$  $0h$  $$
$$dfe_fext0_d_bot_p2_lane[5:0]$  $21$  $16$  $R2508h$  $DFE FEXT REG2 Path2$  $RW$  $0h$  $DFE External Value For Data Bot Path2 Sampler Tap 0 internal$
$$RESERVED$  $15$  $15$  $R2508h$  $DFE FEXT REG2 Path2$  $RW$  $0h$  $$
$$dfe_fextvref_top_p2_lane[6:0]$  $14$  $8$  $R2508h$  $DFE FEXT REG2 Path2$  $RW$  $0h$  $DFE External Value For Top Path2 Sampler Tap VREF internal$
$$RESERVED$  $7$  $7$  $R2508h$  $DFE FEXT REG2 Path2$  $RW$  $0h$  $$
$$dfe_fextvref_mid_p2_lane[6:0]$  $6$  $0$  $R2508h$  $DFE FEXT REG2 Path2$  $RW$  $0h$  $DFE External Value For Mid Path2 Sampler Tap VREF internal$
$$RESERVED$  $31$  $30$  $R250Ch$  $DFE FEXT REG3 Path2$  $RW$  $0h$  $$
$$dfe_fext0_s_top_p2_lane[5:0]$  $29$  $24$  $R250Ch$  $DFE FEXT REG3 Path2$  $RW$  $0h$  $DFE External Value For Slicer Top Path2 Sampler Tap 0 internal$
$$RESERVED$  $23$  $22$  $R250Ch$  $DFE FEXT REG3 Path2$  $RW$  $0h$  $$
$$dfe_fext0_s_mid_p2_lane[5:0]$  $21$  $16$  $R250Ch$  $DFE FEXT REG3 Path2$  $RW$  $0h$  $DFE External Value For Slicer Mid Path2 Sampler Tap 0 internal$
$$RESERVED$  $15$  $14$  $R250Ch$  $DFE FEXT REG3 Path2$  $RW$  $0h$  $$
$$dfe_fext0_s_bot_p2_lane[5:0]$  $13$  $8$  $R250Ch$  $DFE FEXT REG3 Path2$  $RW$  $0h$  $DFE External Value For Slicer Bot Path2 Sampler Tap 0 internal$
$$RESERVED$  $7$  $6$  $R250Ch$  $DFE FEXT REG3 Path2$  $RW$  $0h$  $$
$$dfe_fext0_d_top_p2_lane[5:0]$  $5$  $0$  $R250Ch$  $DFE FEXT REG3 Path2$  $RW$  $0h$  $DFE External Value For Data Top Path2 Sampler Tap 0 internal$
$$RESERVED$  $31$  $31$  $R2510h$  $DFE FEXT REG4 Path2$  $RW$  $0h$  $$
$$dfe_fext2_s_bot_p2_lane[6:0]$  $30$  $24$  $R2510h$  $DFE FEXT REG4 Path2$  $RW$  $0h$  $DFE External Value For Slicer Bot Path2 Sampler Tap 2 internal$
$$RESERVED$  $23$  $23$  $R2510h$  $DFE FEXT REG4 Path2$  $RW$  $0h$  $$
$$dfe_fext2_d_top_p2_lane[6:0]$  $22$  $16$  $R2510h$  $DFE FEXT REG4 Path2$  $RW$  $0h$  $DFE External Value For Data Top Path2 Sampler Tap 2 internal$
$$RESERVED$  $15$  $15$  $R2510h$  $DFE FEXT REG4 Path2$  $RW$  $0h$  $$
$$dfe_fext2_d_mid_p2_lane[6:0]$  $14$  $8$  $R2510h$  $DFE FEXT REG4 Path2$  $RW$  $0h$  $DFE External Value For Data Mid Path2 Sampler Tap 2 internal$
$$RESERVED$  $7$  $7$  $R2510h$  $DFE FEXT REG4 Path2$  $RW$  $0h$  $$
$$dfe_fext2_d_bot_p2_lane[6:0]$  $6$  $0$  $R2510h$  $DFE FEXT REG4 Path2$  $RW$  $0h$  $DFE External Value For Data Bot Path2 Sampler Tap 2 internal$
$$RESERVED$  $31$  $28$  $R2514h$  $DFE FEXT REG5 Path2$  $RW$  $0h$  $$
$$dfe_fext2_tune3_s_p2_lane[3:0]$  $27$  $24$  $R2514h$  $DFE FEXT REG5 Path2$  $RW$  $6h$  $DFE External Value For Slicer Top Path2 Sampler Tap 2 Tune internal$
$$RESERVED$  $23$  $20$  $R2514h$  $DFE FEXT REG5 Path2$  $RW$  $0h$  $$
$$dfe_fext2_tune3_d_p2_lane[3:0]$  $19$  $16$  $R2514h$  $DFE FEXT REG5 Path2$  $RW$  $6h$  $DFE External Value For Data Top Path2 Sampler Tap 2 Tune internal$
$$RESERVED$  $15$  $15$  $R2514h$  $DFE FEXT REG5 Path2$  $RW$  $0h$  $$
$$dfe_fext2_s_top_p2_lane[6:0]$  $14$  $8$  $R2514h$  $DFE FEXT REG5 Path2$  $RW$  $0h$  $DFE External Value For Slicer Top Path2 Sampler Tap 2 internal$
$$RESERVED$  $7$  $7$  $R2514h$  $DFE FEXT REG5 Path2$  $RW$  $0h$  $$
$$dfe_fext2_s_mid_p2_lane[6:0]$  $6$  $0$  $R2514h$  $DFE FEXT REG5 Path2$  $RW$  $0h$  $DFE External Value For Slicer Mid Path2 Sampler Tap 2 internal$
$$RESERVED$  $31$  $30$  $R2518h$  $DFE FEXT REG6 Path2$  $RW$  $0h$  $$
$$dfe_fext3_d_mid_p2_lane[5:0]$  $29$  $24$  $R2518h$  $DFE FEXT REG6 Path2$  $RW$  $0h$  $DFE External Value For Data Mid Path2 Sampler Tap 3 internal$
$$RESERVED$  $23$  $22$  $R2518h$  $DFE FEXT REG6 Path2$  $RW$  $0h$  $$
$$dfe_fext3_d_bot_p2_lane[5:0]$  $21$  $16$  $R2518h$  $DFE FEXT REG6 Path2$  $RW$  $0h$  $DFE External Value For Data Bot Path2 Sampler Tap 3 internal$
$$RESERVED$  $15$  $12$  $R2518h$  $DFE FEXT REG6 Path2$  $RW$  $0h$  $$
$$dfe_fext2_tune1_s_p2_lane[3:0]$  $11$  $8$  $R2518h$  $DFE FEXT REG6 Path2$  $RW$  $6h$  $DFE External Value For Slicer Bot Path2 Sampler Tap 2 Tune internal$
$$RESERVED$  $7$  $4$  $R2518h$  $DFE FEXT REG6 Path2$  $RW$  $0h$  $$
$$dfe_fext2_tune1_d_p2_lane[3:0]$  $3$  $0$  $R2518h$  $DFE FEXT REG6 Path2$  $RW$  $6h$  $DFE External Value For Data Bot Path2 Sampler Tap 2 Tune internal$
$$RESERVED$  $31$  $30$  $R251Ch$  $DFE FEXT REG7 Path2$  $RW$  $0h$  $$
$$dfe_fext3_s_top_p2_lane[5:0]$  $29$  $24$  $R251Ch$  $DFE FEXT REG7 Path2$  $RW$  $0h$  $DFE External Value For Slicer Top Path2 Sampler Tap 3 internal$
$$RESERVED$  $23$  $22$  $R251Ch$  $DFE FEXT REG7 Path2$  $RW$  $0h$  $$
$$dfe_fext3_s_mid_p2_lane[5:0]$  $21$  $16$  $R251Ch$  $DFE FEXT REG7 Path2$  $RW$  $0h$  $DFE External Value For Slicer Mid Path2 Sampler Tap 3 internal$
$$RESERVED$  $15$  $14$  $R251Ch$  $DFE FEXT REG7 Path2$  $RW$  $0h$  $$
$$dfe_fext3_s_bot_p2_lane[5:0]$  $13$  $8$  $R251Ch$  $DFE FEXT REG7 Path2$  $RW$  $0h$  $DFE External Value For Slicer Bot Path2 Sampler Tap 3 internal$
$$RESERVED$  $7$  $6$  $R251Ch$  $DFE FEXT REG7 Path2$  $RW$  $0h$  $$
$$dfe_fext3_d_top_p2_lane[5:0]$  $5$  $0$  $R251Ch$  $DFE FEXT REG7 Path2$  $RW$  $0h$  $DFE External Value For Data Top Path2 Sampler Tap 3 internal$
$$RESERVED$  $31$  $30$  $R2520h$  $DFE FEXT REG8 Path2$  $RW$  $0h$  $$
$$dfe_fext4_s_bot_p2_lane[5:0]$  $29$  $24$  $R2520h$  $DFE FEXT REG8 Path2$  $RW$  $0h$  $DFE External Value For Slicer Bot Path2 Sampler Tap 4 internal$
$$RESERVED$  $23$  $22$  $R2520h$  $DFE FEXT REG8 Path2$  $RW$  $0h$  $$
$$dfe_fext4_d_top_p2_lane[5:0]$  $21$  $16$  $R2520h$  $DFE FEXT REG8 Path2$  $RW$  $0h$  $DFE External Value For Data Top Path2 Sampler Tap 4 internal$
$$RESERVED$  $15$  $14$  $R2520h$  $DFE FEXT REG8 Path2$  $RW$  $0h$  $$
$$dfe_fext4_d_mid_p2_lane[5:0]$  $13$  $8$  $R2520h$  $DFE FEXT REG8 Path2$  $RW$  $0h$  $DFE External Value For Data Mid Path2 Sampler Tap 4 internal$
$$RESERVED$  $7$  $6$  $R2520h$  $DFE FEXT REG8 Path2$  $RW$  $0h$  $$
$$dfe_fext4_d_bot_p2_lane[5:0]$  $5$  $0$  $R2520h$  $DFE FEXT REG8 Path2$  $RW$  $0h$  $DFE External Value For Data Bot Path2 Sampler Tap 4 internal$
$$RESERVED$  $31$  $31$  $R2524h$  $DFE FEXT REG9 Path2$  $RW$  $0h$  $$
$$dfe_fext5_mid_p2_lane[6:0]$  $30$  $24$  $R2524h$  $DFE FEXT REG9 Path2$  $RW$  $0h$  $DFE External Value For Mid Path2 Sampler Tap 5 internal$
$$RESERVED$  $23$  $23$  $R2524h$  $DFE FEXT REG9 Path2$  $RW$  $0h$  $$
$$dfe_fext5_bot_p2_lane[6:0]$  $22$  $16$  $R2524h$  $DFE FEXT REG9 Path2$  $RW$  $0h$  $DFE External Value For Bot Path2 Sampler Tap 5 internal$
$$RESERVED$  $15$  $14$  $R2524h$  $DFE FEXT REG9 Path2$  $RW$  $0h$  $$
$$dfe_fext4_s_top_p2_lane[5:0]$  $13$  $8$  $R2524h$  $DFE FEXT REG9 Path2$  $RW$  $0h$  $DFE External Value For Slicer Top Path2 Sampler Tap 4 internal$
$$RESERVED$  $7$  $6$  $R2524h$  $DFE FEXT REG9 Path2$  $RW$  $0h$  $$
$$dfe_fext4_s_mid_p2_lane[5:0]$  $5$  $0$  $R2524h$  $DFE FEXT REG9 Path2$  $RW$  $0h$  $DFE External Value For Slicer Mid Path2 Sampler Tap 4 internal$
$$RESERVED$  $31$  $31$  $R2528h$  $DFE FEXT REG10 Path2$  $RW$  $0h$  $$
$$dfe_fext6_top_p2_lane[6:0]$  $30$  $24$  $R2528h$  $DFE FEXT REG10 Path2$  $RW$  $0h$  $DFE External Value For Top Path2 Sampler Tap 6 internal$
$$RESERVED$  $23$  $23$  $R2528h$  $DFE FEXT REG10 Path2$  $RW$  $0h$  $$
$$dfe_fext6_mid_p2_lane[6:0]$  $22$  $16$  $R2528h$  $DFE FEXT REG10 Path2$  $RW$  $0h$  $DFE External Value For Mid Path2 Sampler Tap 6 internal$
$$RESERVED$  $15$  $15$  $R2528h$  $DFE FEXT REG10 Path2$  $RW$  $0h$  $$
$$dfe_fext6_bot_p2_lane[6:0]$  $14$  $8$  $R2528h$  $DFE FEXT REG10 Path2$  $RW$  $0h$  $DFE External Value For Bot Path2 Sampler Tap 6 internal$
$$RESERVED$  $7$  $7$  $R2528h$  $DFE FEXT REG10 Path2$  $RW$  $0h$  $$
$$dfe_fext5_top_p2_lane[6:0]$  $6$  $0$  $R2528h$  $DFE FEXT REG10 Path2$  $RW$  $0h$  $DFE External Value For Top Path2 Sampler Tap 5 internal$
$$RESERVED$  $31$  $31$  $R252Ch$  $DFE FEXT REG11 Path2$  $RW$  $0h$  $$
$$dfe_fext8_bot_p2_lane[6:0]$  $30$  $24$  $R252Ch$  $DFE FEXT REG11 Path2$  $RW$  $0h$  $DFE External Value For Bot Path2 Sampler Tap 8 internal$
$$RESERVED$  $23$  $23$  $R252Ch$  $DFE FEXT REG11 Path2$  $RW$  $0h$  $$
$$dfe_fext7_top_p2_lane[6:0]$  $22$  $16$  $R252Ch$  $DFE FEXT REG11 Path2$  $RW$  $0h$  $DFE External Value For Top Path2 Sampler Tap 7 internal$
$$RESERVED$  $15$  $15$  $R252Ch$  $DFE FEXT REG11 Path2$  $RW$  $0h$  $$
$$dfe_fext7_mid_p2_lane[6:0]$  $14$  $8$  $R252Ch$  $DFE FEXT REG11 Path2$  $RW$  $0h$  $DFE External Value For Mid Path2 Sampler Tap 7 internal$
$$RESERVED$  $7$  $7$  $R252Ch$  $DFE FEXT REG11 Path2$  $RW$  $0h$  $$
$$dfe_fext7_bot_p2_lane[6:0]$  $6$  $0$  $R252Ch$  $DFE FEXT REG11 Path2$  $RW$  $0h$  $DFE External Value For Bot Path2 Sampler Tap 7 internal$
$$RESERVED$  $31$  $30$  $R2530h$  $DFE FEXT REG12 Path2$  $RW$  $0h$  $$
$$dfe_fext9_msb_p2_lane[5:0]$  $29$  $24$  $R2530h$  $DFE FEXT REG12 Path2$  $RW$  $0h$  $DFE External Value For MSB Path2 Sampler Tap 9 internal$
$$RESERVED$  $23$  $22$  $R2530h$  $DFE FEXT REG12 Path2$  $RW$  $0h$  $$
$$dfe_fext9_lsb_p2_lane[5:0]$  $21$  $16$  $R2530h$  $DFE FEXT REG12 Path2$  $RW$  $0h$  $DFE External Value For LSB Path2 Sampler Tap 9 internal$
$$RESERVED$  $15$  $15$  $R2530h$  $DFE FEXT REG12 Path2$  $RW$  $0h$  $$
$$dfe_fext8_top_p2_lane[6:0]$  $14$  $8$  $R2530h$  $DFE FEXT REG12 Path2$  $RW$  $0h$  $DFE External Value For Top Path2 Sampler Tap 8 internal$
$$RESERVED$  $7$  $7$  $R2530h$  $DFE FEXT REG12 Path2$  $RW$  $0h$  $$
$$dfe_fext8_mid_p2_lane[6:0]$  $6$  $0$  $R2530h$  $DFE FEXT REG12 Path2$  $RW$  $0h$  $DFE External Value For Mid Path2 Sampler Tap 8 internal$
$$RESERVED$  $31$  $30$  $R2534h$  $DFE FEXT REG13 Path2$  $RW$  $0h$  $$
$$dfe_fext12_lsb_p2_lane[5:0]$  $29$  $24$  $R2534h$  $DFE FEXT REG13 Path2$  $RW$  $0h$  $DFE External Value For LSB Path2 Sampler Tap 12 internal$
$$RESERVED$  $23$  $22$  $R2534h$  $DFE FEXT REG13 Path2$  $RW$  $0h$  $$
$$dfe_fext11_p2_lane[5:0]$  $21$  $16$  $R2534h$  $DFE FEXT REG13 Path2$  $RW$  $0h$  $DFE External Value For Path2 Sampler Tap 11 internal$
$$RESERVED$  $15$  $14$  $R2534h$  $DFE FEXT REG13 Path2$  $RW$  $0h$  $$
$$dfe_fext10_msb_p2_lane[5:0]$  $13$  $8$  $R2534h$  $DFE FEXT REG13 Path2$  $RW$  $0h$  $DFE External Value For MSB Path2 Sampler Tap 10 internal$
$$RESERVED$  $7$  $6$  $R2534h$  $DFE FEXT REG13 Path2$  $RW$  $0h$  $$
$$dfe_fext10_lsb_p2_lane[5:0]$  $5$  $0$  $R2534h$  $DFE FEXT REG13 Path2$  $RW$  $0h$  $DFE External Value For LSB Path2 Sampler Tap 10 internal$
$$RESERVED$  $31$  $30$  $R2538h$  $DFE FEXT REG14 Path2$  $RW$  $0h$  $$
$$dfe_fext14_msb_p2_lane[5:0]$  $29$  $24$  $R2538h$  $DFE FEXT REG14 Path2$  $RW$  $0h$  $DFE External Value For MSB Path2 Sampler Tap 14 internal$
$$RESERVED$  $23$  $22$  $R2538h$  $DFE FEXT REG14 Path2$  $RW$  $0h$  $$
$$dfe_fext14_lsb_p2_lane[5:0]$  $21$  $16$  $R2538h$  $DFE FEXT REG14 Path2$  $RW$  $0h$  $DFE External Value For LSB Path2 Sampler Tap 14 internal$
$$RESERVED$  $15$  $14$  $R2538h$  $DFE FEXT REG14 Path2$  $RW$  $0h$  $$
$$dfe_fext13_p2_lane[5:0]$  $13$  $8$  $R2538h$  $DFE FEXT REG14 Path2$  $RW$  $0h$  $DFE External Value For Path2 Sampler Tap 13 internal$
$$RESERVED$  $7$  $6$  $R2538h$  $DFE FEXT REG14 Path2$  $RW$  $0h$  $$
$$dfe_fext12_msb_p2_lane[5:0]$  $5$  $0$  $R2538h$  $DFE FEXT REG14 Path2$  $RW$  $0h$  $DFE External Value For MSB Path2 Sampler Tap 12 internal$
$$RESERVED$  $31$  $30$  $R253Ch$  $DFE FEXT REG15 Path2$  $RW$  $0h$  $$
$$dfe_fext17_p2_lane[5:0]$  $29$  $24$  $R253Ch$  $DFE FEXT REG15 Path2$  $RW$  $0h$  $DFE External Value For Path2 Sampler Tap 17 internal$
$$RESERVED$  $23$  $22$  $R253Ch$  $DFE FEXT REG15 Path2$  $RW$  $0h$  $$
$$dfe_fext16_msb_p2_lane[5:0]$  $21$  $16$  $R253Ch$  $DFE FEXT REG15 Path2$  $RW$  $0h$  $DFE External Value For MSB Path2 Sampler Tap 16 internal$
$$RESERVED$  $15$  $14$  $R253Ch$  $DFE FEXT REG15 Path2$  $RW$  $0h$  $$
$$dfe_fext16_lsb_p2_lane[5:0]$  $13$  $8$  $R253Ch$  $DFE FEXT REG15 Path2$  $RW$  $0h$  $DFE External Value For LSB Path2 Sampler Tap 16 internal$
$$RESERVED$  $7$  $6$  $R253Ch$  $DFE FEXT REG15 Path2$  $RW$  $0h$  $$
$$dfe_fext15_p2_lane[5:0]$  $5$  $0$  $R253Ch$  $DFE FEXT REG15 Path2$  $RW$  $0h$  $DFE External Value For Path2 Sampler Tap 15 internal$
$$RESERVED$  $31$  $30$  $R2540h$  $DFE FEXT REG16 Path2$  $RW$  $0h$  $$
$$dfe_fext20_lsb_p2_lane[5:0]$  $29$  $24$  $R2540h$  $DFE FEXT REG16 Path2$  $RW$  $0h$  $DFE External Value For LSB Path2 Sampler Tap 20 internal$
$$RESERVED$  $23$  $22$  $R2540h$  $DFE FEXT REG16 Path2$  $RW$  $0h$  $$
$$dfe_fext19_p2_lane[5:0]$  $21$  $16$  $R2540h$  $DFE FEXT REG16 Path2$  $RW$  $0h$  $DFE External Value For Path2 Sampler Tap 19 internal$
$$RESERVED$  $15$  $14$  $R2540h$  $DFE FEXT REG16 Path2$  $RW$  $0h$  $$
$$dfe_fext18_msb_p2_lane[5:0]$  $13$  $8$  $R2540h$  $DFE FEXT REG16 Path2$  $RW$  $0h$  $DFE External Value For MSB Path2 Sampler Tap 18 internal$
$$RESERVED$  $7$  $6$  $R2540h$  $DFE FEXT REG16 Path2$  $RW$  $0h$  $$
$$dfe_fext18_lsb_p2_lane[5:0]$  $5$  $0$  $R2540h$  $DFE FEXT REG16 Path2$  $RW$  $0h$  $DFE External Value For LSB Path2 Sampler Tap 18 internal$
$$RESERVED$  $31$  $29$  $R2544h$  $DFE FEXT REG17 Path2$  $RW$  $0h$  $$
$$dfe_fext23_p2_lane[4:0]$  $28$  $24$  $R2544h$  $DFE FEXT REG17 Path2$  $RW$  $0h$  $DFE External Value For Path2 Sampler Tap 23 internal$
$$RESERVED$  $23$  $22$  $R2544h$  $DFE FEXT REG17 Path2$  $RW$  $0h$  $$
$$dfe_fext22_p2_lane[5:0]$  $21$  $16$  $R2544h$  $DFE FEXT REG17 Path2$  $RW$  $0h$  $DFE External Value For Path2 Sampler Tap 22 internal$
$$RESERVED$  $15$  $14$  $R2544h$  $DFE FEXT REG17 Path2$  $RW$  $0h$  $$
$$dfe_fext21_p2_lane[5:0]$  $13$  $8$  $R2544h$  $DFE FEXT REG17 Path2$  $RW$  $0h$  $DFE External Value For Path2 Sampler Tap 21 internal$
$$RESERVED$  $7$  $6$  $R2544h$  $DFE FEXT REG17 Path2$  $RW$  $0h$  $$
$$dfe_fext20_msb_p2_lane[5:0]$  $5$  $0$  $R2544h$  $DFE FEXT REG17 Path2$  $RW$  $0h$  $DFE External Value For MSB Path2 Sampler Tap 20 internal$
$$RESERVED$  $31$  $29$  $R2548h$  $DFE FEXT REG18 Path2$  $RW$  $0h$  $$
$$dfe_fext27_p2_lane[4:0]$  $28$  $24$  $R2548h$  $DFE FEXT REG18 Path2$  $RW$  $0h$  $DFE External Value For Path2 Sampler Tap 27 internal$
$$RESERVED$  $23$  $21$  $R2548h$  $DFE FEXT REG18 Path2$  $RW$  $0h$  $$
$$dfe_fext26_p2_lane[4:0]$  $20$  $16$  $R2548h$  $DFE FEXT REG18 Path2$  $RW$  $0h$  $DFE External Value For Path2 Sampler Tap 26 internal$
$$RESERVED$  $15$  $13$  $R2548h$  $DFE FEXT REG18 Path2$  $RW$  $0h$  $$
$$dfe_fext25_p2_lane[4:0]$  $12$  $8$  $R2548h$  $DFE FEXT REG18 Path2$  $RW$  $0h$  $DFE External Value For Path2 Sampler Tap 25 internal$
$$RESERVED$  $7$  $5$  $R2548h$  $DFE FEXT REG18 Path2$  $RW$  $0h$  $$
$$dfe_fext24_p2_lane[4:0]$  $4$  $0$  $R2548h$  $DFE FEXT REG18 Path2$  $RW$  $0h$  $DFE External Value For Path2 Sampler Tap 24 internal$
$$RESERVED$  $31$  $24$  $R254Ch$  $DFE FEXT REG19 Path2$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $R254Ch$  $DFE FEXT REG19 Path2$  $RW$  $0h$  $$
$$dfe_fext30_p2_lane[4:0]$  $20$  $16$  $R254Ch$  $DFE FEXT REG19 Path2$  $RW$  $0h$  $DFE External Value For Path2 Sampler Tap 30 internal$
$$RESERVED$  $15$  $13$  $R254Ch$  $DFE FEXT REG19 Path2$  $RW$  $0h$  $$
$$dfe_fext29_p2_lane[4:0]$  $12$  $8$  $R254Ch$  $DFE FEXT REG19 Path2$  $RW$  $0h$  $DFE External Value For Path2 Sampler Tap 29 internal$
$$RESERVED$  $7$  $5$  $R254Ch$  $DFE FEXT REG19 Path2$  $RW$  $0h$  $$
$$dfe_fext28_p2_lane[4:0]$  $4$  $0$  $R254Ch$  $DFE FEXT REG19 Path2$  $RW$  $0h$  $DFE External Value For Path2 Sampler Tap 28 internal$
$$RESERVED$  $31$  $30$  $R2550h$  $DFE FEXT REG0 Path3$  $RW$  $0h$  $$
$$dfe_fextdc_s_bot_p3_lane[5:0]$  $29$  $24$  $R2550h$  $DFE FEXT REG0 Path3$  $RW$  $0h$  $DFE External Value For Slicer Bot Path3 Sampler Tap DC internal$
$$RESERVED$  $23$  $22$  $R2550h$  $DFE FEXT REG0 Path3$  $RW$  $0h$  $$
$$dfe_fextdc_d_top_p3_lane[5:0]$  $21$  $16$  $R2550h$  $DFE FEXT REG0 Path3$  $RW$  $0h$  $DFE External Value For Data Top Path3 Sampler Tap DC internal$
$$RESERVED$  $15$  $14$  $R2550h$  $DFE FEXT REG0 Path3$  $RW$  $0h$  $$
$$dfe_fextdc_d_mid_p3_lane[5:0]$  $13$  $8$  $R2550h$  $DFE FEXT REG0 Path3$  $RW$  $0h$  $DFE External Value For Data Mid Path3 Sampler Tap DC internal$
$$RESERVED$  $7$  $6$  $R2550h$  $DFE FEXT REG0 Path3$  $RW$  $0h$  $$
$$dfe_fextdc_d_bot_p3_lane[5:0]$  $5$  $0$  $R2550h$  $DFE FEXT REG0 Path3$  $RW$  $0h$  $DFE External Value For Data Bot Path3 Sampler Tap DC internal$
$$RESERVED$  $31$  $31$  $R2554h$  $DFE FEXT REG1 Path3$  $RW$  $0h$  $$
$$dfe_fextvref_bot_p3_lane[6:0]$  $30$  $24$  $R2554h$  $DFE FEXT REG1 Path3$  $RW$  $0h$  $DFE External Value For Bot Path3 Sampler Tap VREF internal$
$$RESERVED$  $23$  $23$  $R2554h$  $DFE FEXT REG1 Path3$  $RW$  $0h$  $$
$$dfe_fextdc_e_p3_lane[6:0]$  $22$  $16$  $R2554h$  $DFE FEXT REG1 Path3$  $RW$  $0h$  $DFE External Value For Edge Path3 Sampler Tap DC internal$
$$RESERVED$  $15$  $14$  $R2554h$  $DFE FEXT REG1 Path3$  $RW$  $0h$  $$
$$dfe_fextdc_s_top_p3_lane[5:0]$  $13$  $8$  $R2554h$  $DFE FEXT REG1 Path3$  $RW$  $0h$  $DFE External Value For Slicer Top Path3 Sampler Tap DC internal$
$$RESERVED$  $7$  $6$  $R2554h$  $DFE FEXT REG1 Path3$  $RW$  $0h$  $$
$$dfe_fextdc_s_mid_p3_lane[5:0]$  $5$  $0$  $R2554h$  $DFE FEXT REG1 Path3$  $RW$  $0h$  $DFE External Value For Slicer Mid Path3 Sampler Tap DC internal$
$$RESERVED$  $31$  $30$  $R2558h$  $DFE FEXT REG2 Path3$  $RW$  $0h$  $$
$$dfe_fext0_d_mid_p3_lane[5:0]$  $29$  $24$  $R2558h$  $DFE FEXT REG2 Path3$  $RW$  $0h$  $DFE External Value For Data Mid Path3 Sampler Tap 0 internal$
$$RESERVED$  $23$  $22$  $R2558h$  $DFE FEXT REG2 Path3$  $RW$  $0h$  $$
$$dfe_fext0_d_bot_p3_lane[5:0]$  $21$  $16$  $R2558h$  $DFE FEXT REG2 Path3$  $RW$  $0h$  $DFE External Value For Data Bot Path3 Sampler Tap 0 internal$
$$RESERVED$  $15$  $15$  $R2558h$  $DFE FEXT REG2 Path3$  $RW$  $0h$  $$
$$dfe_fextvref_top_p3_lane[6:0]$  $14$  $8$  $R2558h$  $DFE FEXT REG2 Path3$  $RW$  $0h$  $DFE External Value For Top Path3 Sampler Tap VREF internal$
$$RESERVED$  $7$  $7$  $R2558h$  $DFE FEXT REG2 Path3$  $RW$  $0h$  $$
$$dfe_fextvref_mid_p3_lane[6:0]$  $6$  $0$  $R2558h$  $DFE FEXT REG2 Path3$  $RW$  $0h$  $DFE External Value For Mid Path3 Sampler Tap VREF internal$
$$RESERVED$  $31$  $30$  $R255Ch$  $DFE FEXT REG3 Path3$  $RW$  $0h$  $$
$$dfe_fext0_s_top_p3_lane[5:0]$  $29$  $24$  $R255Ch$  $DFE FEXT REG3 Path3$  $RW$  $0h$  $DFE External Value For Slicer Top Path3 Sampler Tap 0 internal$
$$RESERVED$  $23$  $22$  $R255Ch$  $DFE FEXT REG3 Path3$  $RW$  $0h$  $$
$$dfe_fext0_s_mid_p3_lane[5:0]$  $21$  $16$  $R255Ch$  $DFE FEXT REG3 Path3$  $RW$  $0h$  $DFE External Value For Slicer Mid Path3 Sampler Tap 0 internal$
$$RESERVED$  $15$  $14$  $R255Ch$  $DFE FEXT REG3 Path3$  $RW$  $0h$  $$
$$dfe_fext0_s_bot_p3_lane[5:0]$  $13$  $8$  $R255Ch$  $DFE FEXT REG3 Path3$  $RW$  $0h$  $DFE External Value For Slicer Bot Path3 Sampler Tap 0 internal$
$$RESERVED$  $7$  $6$  $R255Ch$  $DFE FEXT REG3 Path3$  $RW$  $0h$  $$
$$dfe_fext0_d_top_p3_lane[5:0]$  $5$  $0$  $R255Ch$  $DFE FEXT REG3 Path3$  $RW$  $0h$  $DFE External Value For Data Top Path3 Sampler Tap 0 internal$
$$RESERVED$  $31$  $31$  $R2560h$  $DFE FEXT REG4 Path3$  $RW$  $0h$  $$
$$dfe_fext2_s_bot_p3_lane[6:0]$  $30$  $24$  $R2560h$  $DFE FEXT REG4 Path3$  $RW$  $0h$  $DFE External Value For Slicer Bot Path3 Sampler Tap 2 internal$
$$RESERVED$  $23$  $23$  $R2560h$  $DFE FEXT REG4 Path3$  $RW$  $0h$  $$
$$dfe_fext2_d_top_p3_lane[6:0]$  $22$  $16$  $R2560h$  $DFE FEXT REG4 Path3$  $RW$  $0h$  $DFE External Value For Data Top Path3 Sampler Tap 2 internal$
$$RESERVED$  $15$  $15$  $R2560h$  $DFE FEXT REG4 Path3$  $RW$  $0h$  $$
$$dfe_fext2_d_mid_p3_lane[6:0]$  $14$  $8$  $R2560h$  $DFE FEXT REG4 Path3$  $RW$  $0h$  $DFE External Value For Data Mid Path3 Sampler Tap 2 internal$
$$RESERVED$  $7$  $7$  $R2560h$  $DFE FEXT REG4 Path3$  $RW$  $0h$  $$
$$dfe_fext2_d_bot_p3_lane[6:0]$  $6$  $0$  $R2560h$  $DFE FEXT REG4 Path3$  $RW$  $0h$  $DFE External Value For Data Bot Path3 Sampler Tap 2 internal$
$$RESERVED$  $31$  $28$  $R2564h$  $DFE FEXT REG5 Path3$  $RW$  $0h$  $$
$$dfe_fext2_tune3_s_p3_lane[3:0]$  $27$  $24$  $R2564h$  $DFE FEXT REG5 Path3$  $RW$  $6h$  $DFE External Value For Slicer Top Path3 Sampler Tap 2 Tune internal$
$$RESERVED$  $23$  $20$  $R2564h$  $DFE FEXT REG5 Path3$  $RW$  $0h$  $$
$$dfe_fext2_tune3_d_p3_lane[3:0]$  $19$  $16$  $R2564h$  $DFE FEXT REG5 Path3$  $RW$  $6h$  $DFE External Value For Data Top Path3 Sampler Tap 2 Tune internal$
$$RESERVED$  $15$  $15$  $R2564h$  $DFE FEXT REG5 Path3$  $RW$  $0h$  $$
$$dfe_fext2_s_top_p3_lane[6:0]$  $14$  $8$  $R2564h$  $DFE FEXT REG5 Path3$  $RW$  $0h$  $DFE External Value For Slicer Top Path3 Sampler Tap 2 internal$
$$RESERVED$  $7$  $7$  $R2564h$  $DFE FEXT REG5 Path3$  $RW$  $0h$  $$
$$dfe_fext2_s_mid_p3_lane[6:0]$  $6$  $0$  $R2564h$  $DFE FEXT REG5 Path3$  $RW$  $0h$  $DFE External Value For Slicer Mid Path3 Sampler Tap 2 internal$
$$RESERVED$  $31$  $30$  $R2568h$  $DFE FEXT REG6 Path3$  $RW$  $0h$  $$
$$dfe_fext3_d_mid_p3_lane[5:0]$  $29$  $24$  $R2568h$  $DFE FEXT REG6 Path3$  $RW$  $0h$  $DFE External Value For Data Mid Path3 Sampler Tap 3 internal$
$$RESERVED$  $23$  $22$  $R2568h$  $DFE FEXT REG6 Path3$  $RW$  $0h$  $$
$$dfe_fext3_d_bot_p3_lane[5:0]$  $21$  $16$  $R2568h$  $DFE FEXT REG6 Path3$  $RW$  $0h$  $DFE External Value For Data Bot Path3 Sampler Tap 3 internal$
$$RESERVED$  $15$  $12$  $R2568h$  $DFE FEXT REG6 Path3$  $RW$  $0h$  $$
$$dfe_fext2_tune1_s_p3_lane[3:0]$  $11$  $8$  $R2568h$  $DFE FEXT REG6 Path3$  $RW$  $6h$  $DFE External Value For Slicer Bot Path3 Sampler Tap 2 Tune internal$
$$RESERVED$  $7$  $4$  $R2568h$  $DFE FEXT REG6 Path3$  $RW$  $0h$  $$
$$dfe_fext2_tune1_d_p3_lane[3:0]$  $3$  $0$  $R2568h$  $DFE FEXT REG6 Path3$  $RW$  $6h$  $DFE External Value For Data Bot Path3 Sampler Tap 2 Tune internal$
$$RESERVED$  $31$  $30$  $R256Ch$  $DFE FEXT REG7 Path3$  $RW$  $0h$  $$
$$dfe_fext3_s_top_p3_lane[5:0]$  $29$  $24$  $R256Ch$  $DFE FEXT REG7 Path3$  $RW$  $0h$  $DFE External Value For Slicer Top Path3 Sampler Tap 3 internal$
$$RESERVED$  $23$  $22$  $R256Ch$  $DFE FEXT REG7 Path3$  $RW$  $0h$  $$
$$dfe_fext3_s_mid_p3_lane[5:0]$  $21$  $16$  $R256Ch$  $DFE FEXT REG7 Path3$  $RW$  $0h$  $DFE External Value For Slicer Mid Path3 Sampler Tap 3 internal$
$$RESERVED$  $15$  $14$  $R256Ch$  $DFE FEXT REG7 Path3$  $RW$  $0h$  $$
$$dfe_fext3_s_bot_p3_lane[5:0]$  $13$  $8$  $R256Ch$  $DFE FEXT REG7 Path3$  $RW$  $0h$  $DFE External Value For Slicer Bot Path3 Sampler Tap 3 internal$
$$RESERVED$  $7$  $6$  $R256Ch$  $DFE FEXT REG7 Path3$  $RW$  $0h$  $$
$$dfe_fext3_d_top_p3_lane[5:0]$  $5$  $0$  $R256Ch$  $DFE FEXT REG7 Path3$  $RW$  $0h$  $DFE External Value For Data Top Path3 Sampler Tap 3 internal$
$$RESERVED$  $31$  $30$  $R2570h$  $DFE FEXT REG8 Path3$  $RW$  $0h$  $$
$$dfe_fext4_s_bot_p3_lane[5:0]$  $29$  $24$  $R2570h$  $DFE FEXT REG8 Path3$  $RW$  $0h$  $DFE External Value For Slicer Bot Path3 Sampler Tap 4 internal$
$$RESERVED$  $23$  $22$  $R2570h$  $DFE FEXT REG8 Path3$  $RW$  $0h$  $$
$$dfe_fext4_d_top_p3_lane[5:0]$  $21$  $16$  $R2570h$  $DFE FEXT REG8 Path3$  $RW$  $0h$  $DFE External Value For Data Top Path3 Sampler Tap 4 internal$
$$RESERVED$  $15$  $14$  $R2570h$  $DFE FEXT REG8 Path3$  $RW$  $0h$  $$
$$dfe_fext4_d_mid_p3_lane[5:0]$  $13$  $8$  $R2570h$  $DFE FEXT REG8 Path3$  $RW$  $0h$  $DFE External Value For Data Mid Path3 Sampler Tap 4 internal$
$$RESERVED$  $7$  $6$  $R2570h$  $DFE FEXT REG8 Path3$  $RW$  $0h$  $$
$$dfe_fext4_d_bot_p3_lane[5:0]$  $5$  $0$  $R2570h$  $DFE FEXT REG8 Path3$  $RW$  $0h$  $DFE External Value For Data Bot Path3 Sampler Tap 4 internal$
$$RESERVED$  $31$  $31$  $R2574h$  $DFE FEXT REG9 Path3$  $RW$  $0h$  $$
$$dfe_fext5_mid_p3_lane[6:0]$  $30$  $24$  $R2574h$  $DFE FEXT REG9 Path3$  $RW$  $0h$  $DFE External Value For Mid Path3 Sampler Tap 5 internal$
$$RESERVED$  $23$  $23$  $R2574h$  $DFE FEXT REG9 Path3$  $RW$  $0h$  $$
$$dfe_fext5_bot_p3_lane[6:0]$  $22$  $16$  $R2574h$  $DFE FEXT REG9 Path3$  $RW$  $0h$  $DFE External Value For Bot Path3 Sampler Tap 5 internal$
$$RESERVED$  $15$  $14$  $R2574h$  $DFE FEXT REG9 Path3$  $RW$  $0h$  $$
$$dfe_fext4_s_top_p3_lane[5:0]$  $13$  $8$  $R2574h$  $DFE FEXT REG9 Path3$  $RW$  $0h$  $DFE External Value For Slicer Top Path3 Sampler Tap 4 internal$
$$RESERVED$  $7$  $6$  $R2574h$  $DFE FEXT REG9 Path3$  $RW$  $0h$  $$
$$dfe_fext4_s_mid_p3_lane[5:0]$  $5$  $0$  $R2574h$  $DFE FEXT REG9 Path3$  $RW$  $0h$  $DFE External Value For Slicer Mid Path3 Sampler Tap 4 internal$
$$RESERVED$  $31$  $31$  $R2578h$  $DFE FEXT REG10 Path3$  $RW$  $0h$  $$
$$dfe_fext6_top_p3_lane[6:0]$  $30$  $24$  $R2578h$  $DFE FEXT REG10 Path3$  $RW$  $0h$  $DFE External Value For Top Path3 Sampler Tap 6 internal$
$$RESERVED$  $23$  $23$  $R2578h$  $DFE FEXT REG10 Path3$  $RW$  $0h$  $$
$$dfe_fext6_mid_p3_lane[6:0]$  $22$  $16$  $R2578h$  $DFE FEXT REG10 Path3$  $RW$  $0h$  $DFE External Value For Mid Path3 Sampler Tap 6 internal$
$$RESERVED$  $15$  $15$  $R2578h$  $DFE FEXT REG10 Path3$  $RW$  $0h$  $$
$$dfe_fext6_bot_p3_lane[6:0]$  $14$  $8$  $R2578h$  $DFE FEXT REG10 Path3$  $RW$  $0h$  $DFE External Value For Bot Path3 Sampler Tap 6 internal$
$$RESERVED$  $7$  $7$  $R2578h$  $DFE FEXT REG10 Path3$  $RW$  $0h$  $$
$$dfe_fext5_top_p3_lane[6:0]$  $6$  $0$  $R2578h$  $DFE FEXT REG10 Path3$  $RW$  $0h$  $DFE External Value For Top Path3 Sampler Tap 5 internal$
$$RESERVED$  $31$  $31$  $R257Ch$  $DFE FEXT REG11 Path3$  $RW$  $0h$  $$
$$dfe_fext8_bot_p3_lane[6:0]$  $30$  $24$  $R257Ch$  $DFE FEXT REG11 Path3$  $RW$  $0h$  $DFE External Value For Bot Path3 Sampler Tap 8 internal$
$$RESERVED$  $23$  $23$  $R257Ch$  $DFE FEXT REG11 Path3$  $RW$  $0h$  $$
$$dfe_fext7_top_p3_lane[6:0]$  $22$  $16$  $R257Ch$  $DFE FEXT REG11 Path3$  $RW$  $0h$  $DFE External Value For Top Path3 Sampler Tap 7 internal$
$$RESERVED$  $15$  $15$  $R257Ch$  $DFE FEXT REG11 Path3$  $RW$  $0h$  $$
$$dfe_fext7_mid_p3_lane[6:0]$  $14$  $8$  $R257Ch$  $DFE FEXT REG11 Path3$  $RW$  $0h$  $DFE External Value For Mid Path3 Sampler Tap 7 internal$
$$RESERVED$  $7$  $7$  $R257Ch$  $DFE FEXT REG11 Path3$  $RW$  $0h$  $$
$$dfe_fext7_bot_p3_lane[6:0]$  $6$  $0$  $R257Ch$  $DFE FEXT REG11 Path3$  $RW$  $0h$  $DFE External Value For Bot Path3 Sampler Tap 7 internal$
$$RESERVED$  $31$  $30$  $R2580h$  $DFE FEXT REG12 Path3$  $RW$  $0h$  $$
$$dfe_fext9_msb_p3_lane[5:0]$  $29$  $24$  $R2580h$  $DFE FEXT REG12 Path3$  $RW$  $0h$  $DFE External Value For MSB Path3 Sampler Tap 9 internal$
$$RESERVED$  $23$  $22$  $R2580h$  $DFE FEXT REG12 Path3$  $RW$  $0h$  $$
$$dfe_fext9_lsb_p3_lane[5:0]$  $21$  $16$  $R2580h$  $DFE FEXT REG12 Path3$  $RW$  $0h$  $DFE External Value For LSB Path3 Sampler Tap 9 internal$
$$RESERVED$  $15$  $15$  $R2580h$  $DFE FEXT REG12 Path3$  $RW$  $0h$  $$
$$dfe_fext8_top_p3_lane[6:0]$  $14$  $8$  $R2580h$  $DFE FEXT REG12 Path3$  $RW$  $0h$  $DFE External Value For Top Path3 Sampler Tap 8 internal$
$$RESERVED$  $7$  $7$  $R2580h$  $DFE FEXT REG12 Path3$  $RW$  $0h$  $$
$$dfe_fext8_mid_p3_lane[6:0]$  $6$  $0$  $R2580h$  $DFE FEXT REG12 Path3$  $RW$  $0h$  $DFE External Value For Mid Path3 Sampler Tap 8 internal$
$$RESERVED$  $31$  $30$  $R2584h$  $DFE FEXT REG13 Path3$  $RW$  $0h$  $$
$$dfe_fext12_lsb_p3_lane[5:0]$  $29$  $24$  $R2584h$  $DFE FEXT REG13 Path3$  $RW$  $0h$  $DFE External Value For LSB Path3 Sampler Tap 12 internal$
$$RESERVED$  $23$  $22$  $R2584h$  $DFE FEXT REG13 Path3$  $RW$  $0h$  $$
$$dfe_fext11_p3_lane[5:0]$  $21$  $16$  $R2584h$  $DFE FEXT REG13 Path3$  $RW$  $0h$  $DFE External Value For Path3 Sampler Tap 11 internal$
$$RESERVED$  $15$  $14$  $R2584h$  $DFE FEXT REG13 Path3$  $RW$  $0h$  $$
$$dfe_fext10_msb_p3_lane[5:0]$  $13$  $8$  $R2584h$  $DFE FEXT REG13 Path3$  $RW$  $0h$  $DFE External Value For MSB Path3 Sampler Tap 10 internal$
$$RESERVED$  $7$  $6$  $R2584h$  $DFE FEXT REG13 Path3$  $RW$  $0h$  $$
$$dfe_fext10_lsb_p3_lane[5:0]$  $5$  $0$  $R2584h$  $DFE FEXT REG13 Path3$  $RW$  $0h$  $DFE External Value For LSB Path3 Sampler Tap 10 internal$
$$RESERVED$  $31$  $30$  $R2588h$  $DFE FEXT REG14 Path3$  $RW$  $0h$  $$
$$dfe_fext14_msb_p3_lane[5:0]$  $29$  $24$  $R2588h$  $DFE FEXT REG14 Path3$  $RW$  $0h$  $DFE External Value For MSB Path3 Sampler Tap 14 internal$
$$RESERVED$  $23$  $22$  $R2588h$  $DFE FEXT REG14 Path3$  $RW$  $0h$  $$
$$dfe_fext14_lsb_p3_lane[5:0]$  $21$  $16$  $R2588h$  $DFE FEXT REG14 Path3$  $RW$  $0h$  $DFE External Value For LSB Path3 Sampler Tap 14 internal$
$$RESERVED$  $15$  $14$  $R2588h$  $DFE FEXT REG14 Path3$  $RW$  $0h$  $$
$$dfe_fext13_p3_lane[5:0]$  $13$  $8$  $R2588h$  $DFE FEXT REG14 Path3$  $RW$  $0h$  $DFE External Value For Path3 Sampler Tap 13 internal$
$$RESERVED$  $7$  $6$  $R2588h$  $DFE FEXT REG14 Path3$  $RW$  $0h$  $$
$$dfe_fext12_msb_p3_lane[5:0]$  $5$  $0$  $R2588h$  $DFE FEXT REG14 Path3$  $RW$  $0h$  $DFE External Value For MSB Path3 Sampler Tap 12 internal$
$$RESERVED$  $31$  $30$  $R258Ch$  $DFE FEXT REG15 Path3$  $RW$  $0h$  $$
$$dfe_fext17_p3_lane[5:0]$  $29$  $24$  $R258Ch$  $DFE FEXT REG15 Path3$  $RW$  $0h$  $DFE External Value For Path3 Sampler Tap 17 internal$
$$RESERVED$  $23$  $22$  $R258Ch$  $DFE FEXT REG15 Path3$  $RW$  $0h$  $$
$$dfe_fext16_msb_p3_lane[5:0]$  $21$  $16$  $R258Ch$  $DFE FEXT REG15 Path3$  $RW$  $0h$  $DFE External Value For MSB Path3 Sampler Tap 16 internal$
$$RESERVED$  $15$  $14$  $R258Ch$  $DFE FEXT REG15 Path3$  $RW$  $0h$  $$
$$dfe_fext16_lsb_p3_lane[5:0]$  $13$  $8$  $R258Ch$  $DFE FEXT REG15 Path3$  $RW$  $0h$  $DFE External Value For LSB Path3 Sampler Tap 16 internal$
$$RESERVED$  $7$  $6$  $R258Ch$  $DFE FEXT REG15 Path3$  $RW$  $0h$  $$
$$dfe_fext15_p3_lane[5:0]$  $5$  $0$  $R258Ch$  $DFE FEXT REG15 Path3$  $RW$  $0h$  $DFE External Value For Path3 Sampler Tap 15 internal$
$$RESERVED$  $31$  $30$  $R2590h$  $DFE FEXT REG16 Path3$  $RW$  $0h$  $$
$$dfe_fext20_lsb_p3_lane[5:0]$  $29$  $24$  $R2590h$  $DFE FEXT REG16 Path3$  $RW$  $0h$  $DFE External Value For LSB Path3 Sampler Tap 20 internal$
$$RESERVED$  $23$  $22$  $R2590h$  $DFE FEXT REG16 Path3$  $RW$  $0h$  $$
$$dfe_fext19_p3_lane[5:0]$  $21$  $16$  $R2590h$  $DFE FEXT REG16 Path3$  $RW$  $0h$  $DFE External Value For Path3 Sampler Tap 19 internal$
$$RESERVED$  $15$  $14$  $R2590h$  $DFE FEXT REG16 Path3$  $RW$  $0h$  $$
$$dfe_fext18_msb_p3_lane[5:0]$  $13$  $8$  $R2590h$  $DFE FEXT REG16 Path3$  $RW$  $0h$  $DFE External Value For MSB Path3 Sampler Tap 18 internal$
$$RESERVED$  $7$  $6$  $R2590h$  $DFE FEXT REG16 Path3$  $RW$  $0h$  $$
$$dfe_fext18_lsb_p3_lane[5:0]$  $5$  $0$  $R2590h$  $DFE FEXT REG16 Path3$  $RW$  $0h$  $DFE External Value For LSB Path3 Sampler Tap 18 internal$
$$RESERVED$  $31$  $29$  $R2594h$  $DFE FEXT REG17 Path3$  $RW$  $0h$  $$
$$dfe_fext23_p3_lane[4:0]$  $28$  $24$  $R2594h$  $DFE FEXT REG17 Path3$  $RW$  $0h$  $DFE External Value For Path3 Sampler Tap 23 internal$
$$RESERVED$  $23$  $22$  $R2594h$  $DFE FEXT REG17 Path3$  $RW$  $0h$  $$
$$dfe_fext22_p3_lane[5:0]$  $21$  $16$  $R2594h$  $DFE FEXT REG17 Path3$  $RW$  $0h$  $DFE External Value For Path3 Sampler Tap 22 internal$
$$RESERVED$  $15$  $14$  $R2594h$  $DFE FEXT REG17 Path3$  $RW$  $0h$  $$
$$dfe_fext21_p3_lane[5:0]$  $13$  $8$  $R2594h$  $DFE FEXT REG17 Path3$  $RW$  $0h$  $DFE External Value For Path3 Sampler Tap 21 internal$
$$RESERVED$  $7$  $6$  $R2594h$  $DFE FEXT REG17 Path3$  $RW$  $0h$  $$
$$dfe_fext20_msb_p3_lane[5:0]$  $5$  $0$  $R2594h$  $DFE FEXT REG17 Path3$  $RW$  $0h$  $DFE External Value For MSB Path3 Sampler Tap 20 internal$
$$RESERVED$  $31$  $29$  $R2598h$  $DFE FEXT REG18 Path3$  $RW$  $0h$  $$
$$dfe_fext27_p3_lane[4:0]$  $28$  $24$  $R2598h$  $DFE FEXT REG18 Path3$  $RW$  $0h$  $DFE External Value For Path3 Sampler Tap 27 internal$
$$RESERVED$  $23$  $21$  $R2598h$  $DFE FEXT REG18 Path3$  $RW$  $0h$  $$
$$dfe_fext26_p3_lane[4:0]$  $20$  $16$  $R2598h$  $DFE FEXT REG18 Path3$  $RW$  $0h$  $DFE External Value For Path3 Sampler Tap 26 internal$
$$RESERVED$  $15$  $13$  $R2598h$  $DFE FEXT REG18 Path3$  $RW$  $0h$  $$
$$dfe_fext25_p3_lane[4:0]$  $12$  $8$  $R2598h$  $DFE FEXT REG18 Path3$  $RW$  $0h$  $DFE External Value For Path3 Sampler Tap 25 internal$
$$RESERVED$  $7$  $5$  $R2598h$  $DFE FEXT REG18 Path3$  $RW$  $0h$  $$
$$dfe_fext24_p3_lane[4:0]$  $4$  $0$  $R2598h$  $DFE FEXT REG18 Path3$  $RW$  $0h$  $DFE External Value For Path3 Sampler Tap 24 internal$
$$RESERVED$  $31$  $24$  $R259Ch$  $DFE FEXT REG19 Path3$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $R259Ch$  $DFE FEXT REG19 Path3$  $RW$  $0h$  $$
$$dfe_fext30_p3_lane[4:0]$  $20$  $16$  $R259Ch$  $DFE FEXT REG19 Path3$  $RW$  $0h$  $DFE External Value For Path3 Sampler Tap 30 internal$
$$RESERVED$  $15$  $13$  $R259Ch$  $DFE FEXT REG19 Path3$  $RW$  $0h$  $$
$$dfe_fext29_p3_lane[4:0]$  $12$  $8$  $R259Ch$  $DFE FEXT REG19 Path3$  $RW$  $0h$  $DFE External Value For Path3 Sampler Tap 29 internal$
$$RESERVED$  $7$  $5$  $R259Ch$  $DFE FEXT REG19 Path3$  $RW$  $0h$  $$
$$dfe_fext28_p3_lane[4:0]$  $4$  $0$  $R259Ch$  $DFE FEXT REG19 Path3$  $RW$  $0h$  $DFE External Value For Path3 Sampler Tap 28 internal$
$$RESERVED$  $31$  $30$  $R25A0h$  $DFE FEXT REG0 Path4$  $RW$  $0h$  $$
$$dfe_fextdc_s_bot_p4_lane[5:0]$  $29$  $24$  $R25A0h$  $DFE FEXT REG0 Path4$  $RW$  $0h$  $DFE External Value For Slicer Bot Path4 Sampler Tap DC internal$
$$RESERVED$  $23$  $22$  $R25A0h$  $DFE FEXT REG0 Path4$  $RW$  $0h$  $$
$$dfe_fextdc_d_top_p4_lane[5:0]$  $21$  $16$  $R25A0h$  $DFE FEXT REG0 Path4$  $RW$  $0h$  $DFE External Value For Data Top Path4 Sampler Tap DC internal$
$$RESERVED$  $15$  $14$  $R25A0h$  $DFE FEXT REG0 Path4$  $RW$  $0h$  $$
$$dfe_fextdc_d_mid_p4_lane[5:0]$  $13$  $8$  $R25A0h$  $DFE FEXT REG0 Path4$  $RW$  $0h$  $DFE External Value For Data Mid Path4 Sampler Tap DC internal$
$$RESERVED$  $7$  $6$  $R25A0h$  $DFE FEXT REG0 Path4$  $RW$  $0h$  $$
$$dfe_fextdc_d_bot_p4_lane[5:0]$  $5$  $0$  $R25A0h$  $DFE FEXT REG0 Path4$  $RW$  $0h$  $DFE External Value For Data Bot Path4 Sampler Tap DC internal$
$$RESERVED$  $31$  $31$  $R25A4h$  $DFE FEXT REG1 Path4$  $RW$  $0h$  $$
$$dfe_fextvref_bot_p4_lane[6:0]$  $30$  $24$  $R25A4h$  $DFE FEXT REG1 Path4$  $RW$  $0h$  $DFE External Value For Bot Path4 Sampler Tap VREF internal$
$$RESERVED$  $23$  $23$  $R25A4h$  $DFE FEXT REG1 Path4$  $RW$  $0h$  $$
$$dfe_fextdc_e_p4_lane[6:0]$  $22$  $16$  $R25A4h$  $DFE FEXT REG1 Path4$  $RW$  $0h$  $DFE External Value For Edge Path4 Sampler Tap DC internal$
$$RESERVED$  $15$  $14$  $R25A4h$  $DFE FEXT REG1 Path4$  $RW$  $0h$  $$
$$dfe_fextdc_s_top_p4_lane[5:0]$  $13$  $8$  $R25A4h$  $DFE FEXT REG1 Path4$  $RW$  $0h$  $DFE External Value For Slicer Top Path4 Sampler Tap DC internal$
$$RESERVED$  $7$  $6$  $R25A4h$  $DFE FEXT REG1 Path4$  $RW$  $0h$  $$
$$dfe_fextdc_s_mid_p4_lane[5:0]$  $5$  $0$  $R25A4h$  $DFE FEXT REG1 Path4$  $RW$  $0h$  $DFE External Value For Slicer Mid Path4 Sampler Tap DC internal$
$$RESERVED$  $31$  $30$  $R25A8h$  $DFE FEXT REG2 Path4$  $RW$  $0h$  $$
$$dfe_fext0_d_mid_p4_lane[5:0]$  $29$  $24$  $R25A8h$  $DFE FEXT REG2 Path4$  $RW$  $0h$  $DFE External Value For Data Mid Path4 Sampler Tap 0 internal$
$$RESERVED$  $23$  $22$  $R25A8h$  $DFE FEXT REG2 Path4$  $RW$  $0h$  $$
$$dfe_fext0_d_bot_p4_lane[5:0]$  $21$  $16$  $R25A8h$  $DFE FEXT REG2 Path4$  $RW$  $0h$  $DFE External Value For Data Bot Path4 Sampler Tap 0 internal$
$$RESERVED$  $15$  $15$  $R25A8h$  $DFE FEXT REG2 Path4$  $RW$  $0h$  $$
$$dfe_fextvref_top_p4_lane[6:0]$  $14$  $8$  $R25A8h$  $DFE FEXT REG2 Path4$  $RW$  $0h$  $DFE External Value For Top Path4 Sampler Tap VREF internal$
$$RESERVED$  $7$  $7$  $R25A8h$  $DFE FEXT REG2 Path4$  $RW$  $0h$  $$
$$dfe_fextvref_mid_p4_lane[6:0]$  $6$  $0$  $R25A8h$  $DFE FEXT REG2 Path4$  $RW$  $0h$  $DFE External Value For Mid Path4 Sampler Tap VREF internal$
$$RESERVED$  $31$  $30$  $R25ACh$  $DFE FEXT REG3 Path4$  $RW$  $0h$  $$
$$dfe_fext0_s_top_p4_lane[5:0]$  $29$  $24$  $R25ACh$  $DFE FEXT REG3 Path4$  $RW$  $0h$  $DFE External Value For Slicer Top Path4 Sampler Tap 0 internal$
$$RESERVED$  $23$  $22$  $R25ACh$  $DFE FEXT REG3 Path4$  $RW$  $0h$  $$
$$dfe_fext0_s_mid_p4_lane[5:0]$  $21$  $16$  $R25ACh$  $DFE FEXT REG3 Path4$  $RW$  $0h$  $DFE External Value For Slicer Mid Path4 Sampler Tap 0 internal$
$$RESERVED$  $15$  $14$  $R25ACh$  $DFE FEXT REG3 Path4$  $RW$  $0h$  $$
$$dfe_fext0_s_bot_p4_lane[5:0]$  $13$  $8$  $R25ACh$  $DFE FEXT REG3 Path4$  $RW$  $0h$  $DFE External Value For Slicer Bot Path4 Sampler Tap 0 internal$
$$RESERVED$  $7$  $6$  $R25ACh$  $DFE FEXT REG3 Path4$  $RW$  $0h$  $$
$$dfe_fext0_d_top_p4_lane[5:0]$  $5$  $0$  $R25ACh$  $DFE FEXT REG3 Path4$  $RW$  $0h$  $DFE External Value For Data Top Path4 Sampler Tap 0 internal$
$$RESERVED$  $31$  $31$  $R25B0h$  $DFE FEXT REG4 Path4$  $RW$  $0h$  $$
$$dfe_fext2_s_bot_p4_lane[6:0]$  $30$  $24$  $R25B0h$  $DFE FEXT REG4 Path4$  $RW$  $0h$  $DFE External Value For Slicer Bot Path4 Sampler Tap 2 internal$
$$RESERVED$  $23$  $23$  $R25B0h$  $DFE FEXT REG4 Path4$  $RW$  $0h$  $$
$$dfe_fext2_d_top_p4_lane[6:0]$  $22$  $16$  $R25B0h$  $DFE FEXT REG4 Path4$  $RW$  $0h$  $DFE External Value For Data Top Path4 Sampler Tap 2 internal$
$$RESERVED$  $15$  $15$  $R25B0h$  $DFE FEXT REG4 Path4$  $RW$  $0h$  $$
$$dfe_fext2_d_mid_p4_lane[6:0]$  $14$  $8$  $R25B0h$  $DFE FEXT REG4 Path4$  $RW$  $0h$  $DFE External Value For Data Mid Path4 Sampler Tap 2 internal$
$$RESERVED$  $7$  $7$  $R25B0h$  $DFE FEXT REG4 Path4$  $RW$  $0h$  $$
$$dfe_fext2_d_bot_p4_lane[6:0]$  $6$  $0$  $R25B0h$  $DFE FEXT REG4 Path4$  $RW$  $0h$  $DFE External Value For Data Bot Path4 Sampler Tap 2 internal$
$$RESERVED$  $31$  $28$  $R25B4h$  $DFE FEXT REG5 Path4$  $RW$  $0h$  $$
$$dfe_fext2_tune3_s_p4_lane[3:0]$  $27$  $24$  $R25B4h$  $DFE FEXT REG5 Path4$  $RW$  $6h$  $DFE External Value For Slicer Top Path4 Sampler Tap 2 Tune internal$
$$RESERVED$  $23$  $20$  $R25B4h$  $DFE FEXT REG5 Path4$  $RW$  $0h$  $$
$$dfe_fext2_tune3_d_p4_lane[3:0]$  $19$  $16$  $R25B4h$  $DFE FEXT REG5 Path4$  $RW$  $6h$  $DFE External Value For Data Top Path4 Sampler Tap 2 Tune internal$
$$RESERVED$  $15$  $15$  $R25B4h$  $DFE FEXT REG5 Path4$  $RW$  $0h$  $$
$$dfe_fext2_s_top_p4_lane[6:0]$  $14$  $8$  $R25B4h$  $DFE FEXT REG5 Path4$  $RW$  $0h$  $DFE External Value For Slicer Top Path4 Sampler Tap 2 internal$
$$RESERVED$  $7$  $7$  $R25B4h$  $DFE FEXT REG5 Path4$  $RW$  $0h$  $$
$$dfe_fext2_s_mid_p4_lane[6:0]$  $6$  $0$  $R25B4h$  $DFE FEXT REG5 Path4$  $RW$  $0h$  $DFE External Value For Slicer Mid Path4 Sampler Tap 2 internal$
$$RESERVED$  $31$  $30$  $R25B8h$  $DFE FEXT REG6 Path4$  $RW$  $0h$  $$
$$dfe_fext3_d_mid_p4_lane[5:0]$  $29$  $24$  $R25B8h$  $DFE FEXT REG6 Path4$  $RW$  $0h$  $DFE External Value For Data Mid Path4 Sampler Tap 3 internal$
$$RESERVED$  $23$  $22$  $R25B8h$  $DFE FEXT REG6 Path4$  $RW$  $0h$  $$
$$dfe_fext3_d_bot_p4_lane[5:0]$  $21$  $16$  $R25B8h$  $DFE FEXT REG6 Path4$  $RW$  $0h$  $DFE External Value For Data Bot Path4 Sampler Tap 3 internal$
$$RESERVED$  $15$  $12$  $R25B8h$  $DFE FEXT REG6 Path4$  $RW$  $0h$  $$
$$dfe_fext2_tune1_s_p4_lane[3:0]$  $11$  $8$  $R25B8h$  $DFE FEXT REG6 Path4$  $RW$  $6h$  $DFE External Value For Slicer Bot Path4 Sampler Tap 2 Tune internal$
$$RESERVED$  $7$  $4$  $R25B8h$  $DFE FEXT REG6 Path4$  $RW$  $0h$  $$
$$dfe_fext2_tune1_d_p4_lane[3:0]$  $3$  $0$  $R25B8h$  $DFE FEXT REG6 Path4$  $RW$  $6h$  $DFE External Value For Data Bot Path4 Sampler Tap 2 Tune internal$
$$RESERVED$  $31$  $30$  $R25BCh$  $DFE FEXT REG7 Path4$  $RW$  $0h$  $$
$$dfe_fext3_s_top_p4_lane[5:0]$  $29$  $24$  $R25BCh$  $DFE FEXT REG7 Path4$  $RW$  $0h$  $DFE External Value For Slicer Top Path4 Sampler Tap 3 internal$
$$RESERVED$  $23$  $22$  $R25BCh$  $DFE FEXT REG7 Path4$  $RW$  $0h$  $$
$$dfe_fext3_s_mid_p4_lane[5:0]$  $21$  $16$  $R25BCh$  $DFE FEXT REG7 Path4$  $RW$  $0h$  $DFE External Value For Slicer Mid Path4 Sampler Tap 3 internal$
$$RESERVED$  $15$  $14$  $R25BCh$  $DFE FEXT REG7 Path4$  $RW$  $0h$  $$
$$dfe_fext3_s_bot_p4_lane[5:0]$  $13$  $8$  $R25BCh$  $DFE FEXT REG7 Path4$  $RW$  $0h$  $DFE External Value For Slicer Bot Path4 Sampler Tap 3 internal$
$$RESERVED$  $7$  $6$  $R25BCh$  $DFE FEXT REG7 Path4$  $RW$  $0h$  $$
$$dfe_fext3_d_top_p4_lane[5:0]$  $5$  $0$  $R25BCh$  $DFE FEXT REG7 Path4$  $RW$  $0h$  $DFE External Value For Data Top Path4 Sampler Tap 3 internal$
$$RESERVED$  $31$  $30$  $R25C0h$  $DFE FEXT REG8 Path4$  $RW$  $0h$  $$
$$dfe_fext4_s_bot_p4_lane[5:0]$  $29$  $24$  $R25C0h$  $DFE FEXT REG8 Path4$  $RW$  $0h$  $DFE External Value For Slicer Bot Path4 Sampler Tap 4 internal$
$$RESERVED$  $23$  $22$  $R25C0h$  $DFE FEXT REG8 Path4$  $RW$  $0h$  $$
$$dfe_fext4_d_top_p4_lane[5:0]$  $21$  $16$  $R25C0h$  $DFE FEXT REG8 Path4$  $RW$  $0h$  $DFE External Value For Data Top Path4 Sampler Tap 4 internal$
$$RESERVED$  $15$  $14$  $R25C0h$  $DFE FEXT REG8 Path4$  $RW$  $0h$  $$
$$dfe_fext4_d_mid_p4_lane[5:0]$  $13$  $8$  $R25C0h$  $DFE FEXT REG8 Path4$  $RW$  $0h$  $DFE External Value For Data Mid Path4 Sampler Tap 4 internal$
$$RESERVED$  $7$  $6$  $R25C0h$  $DFE FEXT REG8 Path4$  $RW$  $0h$  $$
$$dfe_fext4_d_bot_p4_lane[5:0]$  $5$  $0$  $R25C0h$  $DFE FEXT REG8 Path4$  $RW$  $0h$  $DFE External Value For Data Bot Path4 Sampler Tap 4 internal$
$$RESERVED$  $31$  $31$  $R25C4h$  $DFE FEXT REG9 Path4$  $RW$  $0h$  $$
$$dfe_fext5_mid_p4_lane[6:0]$  $30$  $24$  $R25C4h$  $DFE FEXT REG9 Path4$  $RW$  $0h$  $DFE External Value For Mid Path4 Sampler Tap 5 internal$
$$RESERVED$  $23$  $23$  $R25C4h$  $DFE FEXT REG9 Path4$  $RW$  $0h$  $$
$$dfe_fext5_bot_p4_lane[6:0]$  $22$  $16$  $R25C4h$  $DFE FEXT REG9 Path4$  $RW$  $0h$  $DFE External Value For Bot Path4 Sampler Tap 5 internal$
$$RESERVED$  $15$  $14$  $R25C4h$  $DFE FEXT REG9 Path4$  $RW$  $0h$  $$
$$dfe_fext4_s_top_p4_lane[5:0]$  $13$  $8$  $R25C4h$  $DFE FEXT REG9 Path4$  $RW$  $0h$  $DFE External Value For Slicer Top Path4 Sampler Tap 4 internal$
$$RESERVED$  $7$  $6$  $R25C4h$  $DFE FEXT REG9 Path4$  $RW$  $0h$  $$
$$dfe_fext4_s_mid_p4_lane[5:0]$  $5$  $0$  $R25C4h$  $DFE FEXT REG9 Path4$  $RW$  $0h$  $DFE External Value For Slicer Mid Path4 Sampler Tap 4 internal$
$$RESERVED$  $31$  $31$  $R25C8h$  $DFE FEXT REG10 Path4$  $RW$  $0h$  $$
$$dfe_fext6_top_p4_lane[6:0]$  $30$  $24$  $R25C8h$  $DFE FEXT REG10 Path4$  $RW$  $0h$  $DFE External Value For Top Path4 Sampler Tap 6 internal$
$$RESERVED$  $23$  $23$  $R25C8h$  $DFE FEXT REG10 Path4$  $RW$  $0h$  $$
$$dfe_fext6_mid_p4_lane[6:0]$  $22$  $16$  $R25C8h$  $DFE FEXT REG10 Path4$  $RW$  $0h$  $DFE External Value For Mid Path4 Sampler Tap 6 internal$
$$RESERVED$  $15$  $15$  $R25C8h$  $DFE FEXT REG10 Path4$  $RW$  $0h$  $$
$$dfe_fext6_bot_p4_lane[6:0]$  $14$  $8$  $R25C8h$  $DFE FEXT REG10 Path4$  $RW$  $0h$  $DFE External Value For Bot Path4 Sampler Tap 6 internal$
$$RESERVED$  $7$  $7$  $R25C8h$  $DFE FEXT REG10 Path4$  $RW$  $0h$  $$
$$dfe_fext5_top_p4_lane[6:0]$  $6$  $0$  $R25C8h$  $DFE FEXT REG10 Path4$  $RW$  $0h$  $DFE External Value For Top Path4 Sampler Tap 5 internal$
$$RESERVED$  $31$  $31$  $R25CCh$  $DFE FEXT REG11 Path4$  $RW$  $0h$  $$
$$dfe_fext8_bot_p4_lane[6:0]$  $30$  $24$  $R25CCh$  $DFE FEXT REG11 Path4$  $RW$  $0h$  $DFE External Value For Bot Path4 Sampler Tap 8 internal$
$$RESERVED$  $23$  $23$  $R25CCh$  $DFE FEXT REG11 Path4$  $RW$  $0h$  $$
$$dfe_fext7_top_p4_lane[6:0]$  $22$  $16$  $R25CCh$  $DFE FEXT REG11 Path4$  $RW$  $0h$  $DFE External Value For Top Path4 Sampler Tap 7 internal$
$$RESERVED$  $15$  $15$  $R25CCh$  $DFE FEXT REG11 Path4$  $RW$  $0h$  $$
$$dfe_fext7_mid_p4_lane[6:0]$  $14$  $8$  $R25CCh$  $DFE FEXT REG11 Path4$  $RW$  $0h$  $DFE External Value For Mid Path4 Sampler Tap 7 internal$
$$RESERVED$  $7$  $7$  $R25CCh$  $DFE FEXT REG11 Path4$  $RW$  $0h$  $$
$$dfe_fext7_bot_p4_lane[6:0]$  $6$  $0$  $R25CCh$  $DFE FEXT REG11 Path4$  $RW$  $0h$  $DFE External Value For Bot Path4 Sampler Tap 7 internal$
$$RESERVED$  $31$  $30$  $R25D0h$  $DFE FEXT REG12 Path4$  $RW$  $0h$  $$
$$dfe_fext9_msb_p4_lane[5:0]$  $29$  $24$  $R25D0h$  $DFE FEXT REG12 Path4$  $RW$  $0h$  $DFE External Value For MSB Path4 Sampler Tap 9 internal$
$$RESERVED$  $23$  $22$  $R25D0h$  $DFE FEXT REG12 Path4$  $RW$  $0h$  $$
$$dfe_fext9_lsb_p4_lane[5:0]$  $21$  $16$  $R25D0h$  $DFE FEXT REG12 Path4$  $RW$  $0h$  $DFE External Value For LSB Path4 Sampler Tap 9 internal$
$$RESERVED$  $15$  $15$  $R25D0h$  $DFE FEXT REG12 Path4$  $RW$  $0h$  $$
$$dfe_fext8_top_p4_lane[6:0]$  $14$  $8$  $R25D0h$  $DFE FEXT REG12 Path4$  $RW$  $0h$  $DFE External Value For Top Path4 Sampler Tap 8 internal$
$$RESERVED$  $7$  $7$  $R25D0h$  $DFE FEXT REG12 Path4$  $RW$  $0h$  $$
$$dfe_fext8_mid_p4_lane[6:0]$  $6$  $0$  $R25D0h$  $DFE FEXT REG12 Path4$  $RW$  $0h$  $DFE External Value For Mid Path4 Sampler Tap 8 internal$
$$RESERVED$  $31$  $30$  $R25D4h$  $DFE FEXT REG13 Path4$  $RW$  $0h$  $$
$$dfe_fext12_lsb_p4_lane[5:0]$  $29$  $24$  $R25D4h$  $DFE FEXT REG13 Path4$  $RW$  $0h$  $DFE External Value For LSB Path4 Sampler Tap 12 internal$
$$RESERVED$  $23$  $22$  $R25D4h$  $DFE FEXT REG13 Path4$  $RW$  $0h$  $$
$$dfe_fext11_p4_lane[5:0]$  $21$  $16$  $R25D4h$  $DFE FEXT REG13 Path4$  $RW$  $0h$  $DFE External Value For Path4 Sampler Tap 11 internal$
$$RESERVED$  $15$  $14$  $R25D4h$  $DFE FEXT REG13 Path4$  $RW$  $0h$  $$
$$dfe_fext10_msb_p4_lane[5:0]$  $13$  $8$  $R25D4h$  $DFE FEXT REG13 Path4$  $RW$  $0h$  $DFE External Value For MSB Path4 Sampler Tap 10 internal$
$$RESERVED$  $7$  $6$  $R25D4h$  $DFE FEXT REG13 Path4$  $RW$  $0h$  $$
$$dfe_fext10_lsb_p4_lane[5:0]$  $5$  $0$  $R25D4h$  $DFE FEXT REG13 Path4$  $RW$  $0h$  $DFE External Value For LSB Path4 Sampler Tap 10 internal$
$$RESERVED$  $31$  $30$  $R25D8h$  $DFE FEXT REG14 Path4$  $RW$  $0h$  $$
$$dfe_fext14_msb_p4_lane[5:0]$  $29$  $24$  $R25D8h$  $DFE FEXT REG14 Path4$  $RW$  $0h$  $DFE External Value For MSB Path4 Sampler Tap 14 internal$
$$RESERVED$  $23$  $22$  $R25D8h$  $DFE FEXT REG14 Path4$  $RW$  $0h$  $$
$$dfe_fext14_lsb_p4_lane[5:0]$  $21$  $16$  $R25D8h$  $DFE FEXT REG14 Path4$  $RW$  $0h$  $DFE External Value For LSB Path4 Sampler Tap 14 internal$
$$RESERVED$  $15$  $14$  $R25D8h$  $DFE FEXT REG14 Path4$  $RW$  $0h$  $$
$$dfe_fext13_p4_lane[5:0]$  $13$  $8$  $R25D8h$  $DFE FEXT REG14 Path4$  $RW$  $0h$  $DFE External Value For Path4 Sampler Tap 13 internal$
$$RESERVED$  $7$  $6$  $R25D8h$  $DFE FEXT REG14 Path4$  $RW$  $0h$  $$
$$dfe_fext12_msb_p4_lane[5:0]$  $5$  $0$  $R25D8h$  $DFE FEXT REG14 Path4$  $RW$  $0h$  $DFE External Value For MSB Path4 Sampler Tap 12 internal$
$$RESERVED$  $31$  $30$  $R25DCh$  $DFE FEXT REG15 Path4$  $RW$  $0h$  $$
$$dfe_fext17_p4_lane[5:0]$  $29$  $24$  $R25DCh$  $DFE FEXT REG15 Path4$  $RW$  $0h$  $DFE External Value For Path4 Sampler Tap 17 internal$
$$RESERVED$  $23$  $22$  $R25DCh$  $DFE FEXT REG15 Path4$  $RW$  $0h$  $$
$$dfe_fext16_msb_p4_lane[5:0]$  $21$  $16$  $R25DCh$  $DFE FEXT REG15 Path4$  $RW$  $0h$  $DFE External Value For MSB Path4 Sampler Tap 16 internal$
$$RESERVED$  $15$  $14$  $R25DCh$  $DFE FEXT REG15 Path4$  $RW$  $0h$  $$
$$dfe_fext16_lsb_p4_lane[5:0]$  $13$  $8$  $R25DCh$  $DFE FEXT REG15 Path4$  $RW$  $0h$  $DFE External Value For LSB Path4 Sampler Tap 16 internal$
$$RESERVED$  $7$  $6$  $R25DCh$  $DFE FEXT REG15 Path4$  $RW$  $0h$  $$
$$dfe_fext15_p4_lane[5:0]$  $5$  $0$  $R25DCh$  $DFE FEXT REG15 Path4$  $RW$  $0h$  $DFE External Value For Path4 Sampler Tap 15 internal$
$$RESERVED$  $31$  $30$  $R25E0h$  $DFE FEXT REG16 Path4$  $RW$  $0h$  $$
$$dfe_fext20_lsb_p4_lane[5:0]$  $29$  $24$  $R25E0h$  $DFE FEXT REG16 Path4$  $RW$  $0h$  $DFE External Value For LSB Path4 Sampler Tap 20 internal$
$$RESERVED$  $23$  $22$  $R25E0h$  $DFE FEXT REG16 Path4$  $RW$  $0h$  $$
$$dfe_fext19_p4_lane[5:0]$  $21$  $16$  $R25E0h$  $DFE FEXT REG16 Path4$  $RW$  $0h$  $DFE External Value For Path4 Sampler Tap 19 internal$
$$RESERVED$  $15$  $14$  $R25E0h$  $DFE FEXT REG16 Path4$  $RW$  $0h$  $$
$$dfe_fext18_msb_p4_lane[5:0]$  $13$  $8$  $R25E0h$  $DFE FEXT REG16 Path4$  $RW$  $0h$  $DFE External Value For MSB Path4 Sampler Tap 18 internal$
$$RESERVED$  $7$  $6$  $R25E0h$  $DFE FEXT REG16 Path4$  $RW$  $0h$  $$
$$dfe_fext18_lsb_p4_lane[5:0]$  $5$  $0$  $R25E0h$  $DFE FEXT REG16 Path4$  $RW$  $0h$  $DFE External Value For LSB Path4 Sampler Tap 18 internal$
$$RESERVED$  $31$  $29$  $R25E4h$  $DFE FEXT REG17 Path4$  $RW$  $0h$  $$
$$dfe_fext23_p4_lane[4:0]$  $28$  $24$  $R25E4h$  $DFE FEXT REG17 Path4$  $RW$  $0h$  $DFE External Value For Path4 Sampler Tap 23 internal$
$$RESERVED$  $23$  $22$  $R25E4h$  $DFE FEXT REG17 Path4$  $RW$  $0h$  $$
$$dfe_fext22_p4_lane[5:0]$  $21$  $16$  $R25E4h$  $DFE FEXT REG17 Path4$  $RW$  $0h$  $DFE External Value For Path4 Sampler Tap 22 internal$
$$RESERVED$  $15$  $14$  $R25E4h$  $DFE FEXT REG17 Path4$  $RW$  $0h$  $$
$$dfe_fext21_p4_lane[5:0]$  $13$  $8$  $R25E4h$  $DFE FEXT REG17 Path4$  $RW$  $0h$  $DFE External Value For Path4 Sampler Tap 21 internal$
$$RESERVED$  $7$  $6$  $R25E4h$  $DFE FEXT REG17 Path4$  $RW$  $0h$  $$
$$dfe_fext20_msb_p4_lane[5:0]$  $5$  $0$  $R25E4h$  $DFE FEXT REG17 Path4$  $RW$  $0h$  $DFE External Value For MSB Path4 Sampler Tap 20 internal$
$$RESERVED$  $31$  $29$  $R25E8h$  $DFE FEXT REG18 Path4$  $RW$  $0h$  $$
$$dfe_fext27_p4_lane[4:0]$  $28$  $24$  $R25E8h$  $DFE FEXT REG18 Path4$  $RW$  $0h$  $DFE External Value For Path4 Sampler Tap 27 internal$
$$RESERVED$  $23$  $21$  $R25E8h$  $DFE FEXT REG18 Path4$  $RW$  $0h$  $$
$$dfe_fext26_p4_lane[4:0]$  $20$  $16$  $R25E8h$  $DFE FEXT REG18 Path4$  $RW$  $0h$  $DFE External Value For Path4 Sampler Tap 26 internal$
$$RESERVED$  $15$  $13$  $R25E8h$  $DFE FEXT REG18 Path4$  $RW$  $0h$  $$
$$dfe_fext25_p4_lane[4:0]$  $12$  $8$  $R25E8h$  $DFE FEXT REG18 Path4$  $RW$  $0h$  $DFE External Value For Path4 Sampler Tap 25 internal$
$$RESERVED$  $7$  $5$  $R25E8h$  $DFE FEXT REG18 Path4$  $RW$  $0h$  $$
$$dfe_fext24_p4_lane[4:0]$  $4$  $0$  $R25E8h$  $DFE FEXT REG18 Path4$  $RW$  $0h$  $DFE External Value For Path4 Sampler Tap 24 internal$
$$RESERVED$  $31$  $24$  $R25ECh$  $DFE FEXT REG19 Path4$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $R25ECh$  $DFE FEXT REG19 Path4$  $RW$  $0h$  $$
$$dfe_fext30_p4_lane[4:0]$  $20$  $16$  $R25ECh$  $DFE FEXT REG19 Path4$  $RW$  $0h$  $DFE External Value For Path4 Sampler Tap 30 internal$
$$RESERVED$  $15$  $13$  $R25ECh$  $DFE FEXT REG19 Path4$  $RW$  $0h$  $$
$$dfe_fext29_p4_lane[4:0]$  $12$  $8$  $R25ECh$  $DFE FEXT REG19 Path4$  $RW$  $0h$  $DFE External Value For Path4 Sampler Tap 29 internal$
$$RESERVED$  $7$  $5$  $R25ECh$  $DFE FEXT REG19 Path4$  $RW$  $0h$  $$
$$dfe_fext28_p4_lane[4:0]$  $4$  $0$  $R25ECh$  $DFE FEXT REG19 Path4$  $RW$  $0h$  $DFE External Value For Path4 Sampler Tap 28 internal$
$$RESERVED$  $31$  $30$  $R25F0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path1$  $RW$  $0h$  $$
$$dfe_dc_s_bot_p1_sm_lane[5:0]$  $29$  $24$  $R25F0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path1$  $R$  $0h$  $DFE Read Back For Slicer Bot Path1 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R25F0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path1$  $RW$  $0h$  $$
$$dfe_dc_d_top_p1_sm_lane[5:0]$  $21$  $16$  $R25F0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path1$  $R$  $0h$  $DFE Read Back For Data Top Path1 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R25F0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path1$  $RW$  $0h$  $$
$$dfe_dc_d_mid_p1_sm_lane[5:0]$  $13$  $8$  $R25F0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path1$  $R$  $0h$  $DFE Read Back For Data Mid Path1 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R25F0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path1$  $RW$  $0h$  $$
$$dfe_dc_d_bot_p1_sm_lane[5:0]$  $5$  $0$  $R25F0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path1$  $R$  $0h$  $DFE Read Back For Data Bot Path1 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R25F4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path1$  $RW$  $0h$  $$
$$dfe_vref_bot_p1_sm_lane[6:0]$  $30$  $24$  $R25F4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path1$  $R$  $0h$  $DFE Read Back For Bot Path1 Sampler Tap VREF In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R25F4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path1$  $RW$  $0h$  $$
$$dfe_dc_e_p1_sm_lane[6:0]$  $22$  $16$  $R25F4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path1$  $R$  $0h$  $DFE Read Back For Edge Path1 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R25F4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path1$  $RW$  $0h$  $$
$$dfe_dc_s_top_p1_sm_lane[5:0]$  $13$  $8$  $R25F4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path1$  $R$  $0h$  $DFE Read Back For Slicer Top Path1 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R25F4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path1$  $RW$  $0h$  $$
$$dfe_dc_s_mid_p1_sm_lane[5:0]$  $5$  $0$  $R25F4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path1$  $R$  $0h$  $DFE Read Back For Slicer Mid Path1 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R25F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path1$  $RW$  $0h$  $$
$$dfe_f0_d_mid_p1_sm_lane[5:0]$  $29$  $24$  $R25F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path1$  $R$  $0h$  $DFE Read Back For Data Mid Path1 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R25F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path1$  $RW$  $0h$  $$
$$dfe_f0_d_bot_p1_sm_lane[5:0]$  $21$  $16$  $R25F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path1$  $R$  $0h$  $DFE Read Back For Data Bot Path1 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R25F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path1$  $RW$  $0h$  $$
$$dfe_vref_top_p1_sm_lane[6:0]$  $14$  $8$  $R25F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path1$  $R$  $0h$  $DFE Read Back For Top Path1 Sampler Tap VREF In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R25F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path1$  $RW$  $0h$  $$
$$dfe_vref_mid_p1_sm_lane[6:0]$  $6$  $0$  $R25F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path1$  $R$  $0h$  $DFE Read Back For Mid Path1 Sampler Tap VREF In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R25FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path1$  $RW$  $0h$  $$
$$dfe_f0_s_top_p1_sm_lane[5:0]$  $29$  $24$  $R25FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path1$  $R$  $0h$  $DFE Read Back For Slicer Top Path1 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R25FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path1$  $RW$  $0h$  $$
$$dfe_f0_s_mid_p1_sm_lane[5:0]$  $21$  $16$  $R25FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path1$  $R$  $0h$  $DFE Read Back For Slicer Mid Path1 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R25FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path1$  $RW$  $0h$  $$
$$dfe_f0_s_bot_p1_sm_lane[5:0]$  $13$  $8$  $R25FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path1$  $R$  $0h$  $DFE Read Back For Slicer Bot Path1 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R25FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path1$  $RW$  $0h$  $$
$$dfe_f0_d_top_p1_sm_lane[5:0]$  $5$  $0$  $R25FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path1$  $R$  $0h$  $DFE Read Back For Data Top Path1 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R2600h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path1$  $RW$  $0h$  $$
$$dfe_f2_s_bot_p1_sm_lane[6:0]$  $30$  $24$  $R2600h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path1$  $R$  $0h$  $DFE Read Back For Slicer Bot Path1 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R2600h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path1$  $RW$  $0h$  $$
$$dfe_f2_d_top_p1_sm_lane[6:0]$  $22$  $16$  $R2600h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path1$  $R$  $0h$  $DFE Read Back For Data Top Path1 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R2600h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path1$  $RW$  $0h$  $$
$$dfe_f2_d_mid_p1_sm_lane[6:0]$  $14$  $8$  $R2600h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path1$  $R$  $0h$  $DFE Read Back For Data Mid Path1 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R2600h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path1$  $RW$  $0h$  $$
$$dfe_f2_d_bot_p1_sm_lane[6:0]$  $6$  $0$  $R2600h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path1$  $R$  $0h$  $DFE Read Back For Data Bot Path1 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $28$  $R2604h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path1$  $RW$  $0h$  $$
$$dfe_f2_tune3_s_p1_sm_lane[3:0]$  $27$  $24$  $R2604h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path1$  $R$  $0h$  $DFE Read Back For Slicer Top Path1 Sampler Tap F2 Tune In Sign-magnitude Format internal$
$$RESERVED$  $23$  $20$  $R2604h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path1$  $RW$  $0h$  $$
$$dfe_f2_tune3_d_p1_sm_lane[3:0]$  $19$  $16$  $R2604h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path1$  $R$  $0h$  $DFE Read Back For Data Top Path1 Sampler Tap F2 Tune In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R2604h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path1$  $RW$  $0h$  $$
$$dfe_f2_s_top_p1_sm_lane[6:0]$  $14$  $8$  $R2604h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path1$  $R$  $0h$  $DFE Read Back For Slicer Top Path1 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R2604h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path1$  $RW$  $0h$  $$
$$dfe_f2_s_mid_p1_sm_lane[6:0]$  $6$  $0$  $R2604h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path1$  $R$  $0h$  $DFE Read Back For Slicer Mid Path1 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2608h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path1$  $RW$  $0h$  $$
$$dfe_f3_d_mid_p1_sm_lane[5:0]$  $29$  $24$  $R2608h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path1$  $R$  $0h$  $DFE Read Back For Data Mid Path1 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2608h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path1$  $RW$  $0h$  $$
$$dfe_f3_d_bot_p1_sm_lane[5:0]$  $21$  $16$  $R2608h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path1$  $R$  $0h$  $DFE Read Back For Data Bot Path1 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $12$  $R2608h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path1$  $RW$  $0h$  $$
$$dfe_f2_tune1_s_p1_sm_lane[3:0]$  $11$  $8$  $R2608h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path1$  $R$  $0h$  $DFE Read Back For Slicer Bot Path1 Sampler Tap F2 Tune In Sign-magnitude Format internal$
$$RESERVED$  $7$  $4$  $R2608h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path1$  $RW$  $0h$  $$
$$dfe_f2_tune1_d_p1_sm_lane[3:0]$  $3$  $0$  $R2608h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path1$  $R$  $0h$  $DFE Read Back For Data Bot Path1 Sampler Tap F2 Tune In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R260Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path1$  $RW$  $0h$  $$
$$dfe_f3_s_top_p1_sm_lane[5:0]$  $29$  $24$  $R260Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path1$  $R$  $0h$  $DFE Read Back For Slicer Top Path1 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R260Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path1$  $RW$  $0h$  $$
$$dfe_f3_s_mid_p1_sm_lane[5:0]$  $21$  $16$  $R260Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path1$  $R$  $0h$  $DFE Read Back For Slicer Mid Path1 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R260Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path1$  $RW$  $0h$  $$
$$dfe_f3_s_bot_p1_sm_lane[5:0]$  $13$  $8$  $R260Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path1$  $R$  $0h$  $DFE Read Back For Slicer Bot Path1 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R260Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path1$  $RW$  $0h$  $$
$$dfe_f3_d_top_p1_sm_lane[5:0]$  $5$  $0$  $R260Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path1$  $R$  $0h$  $DFE Read Back For Data Top Path1 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2610h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path1$  $RW$  $0h$  $$
$$dfe_f4_s_bot_p1_sm_lane[5:0]$  $29$  $24$  $R2610h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path1$  $R$  $0h$  $DFE Read Back For Slicer Bot Path1 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2610h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path1$  $RW$  $0h$  $$
$$dfe_f4_d_top_p1_sm_lane[5:0]$  $21$  $16$  $R2610h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path1$  $R$  $0h$  $DFE Read Back For Data Top Path1 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2610h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path1$  $RW$  $0h$  $$
$$dfe_f4_d_mid_p1_sm_lane[5:0]$  $13$  $8$  $R2610h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path1$  $R$  $0h$  $DFE Read Back For Data Mid Path1 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2610h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path1$  $RW$  $0h$  $$
$$dfe_f4_d_bot_p1_sm_lane[5:0]$  $5$  $0$  $R2610h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path1$  $R$  $0h$  $DFE Read Back For Data Bot Path1 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R2614h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path1$  $RW$  $0h$  $$
$$dfe_f5_mid_p1_sm_lane[6:0]$  $30$  $24$  $R2614h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path1$  $R$  $0h$  $DFE Read Back For Mid Path1 Sampler Tap F5 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R2614h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path1$  $RW$  $0h$  $$
$$dfe_f5_bot_p1_sm_lane[6:0]$  $22$  $16$  $R2614h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path1$  $R$  $0h$  $DFE Read Back For Bot Path1 Sampler Tap F5 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2614h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path1$  $RW$  $0h$  $$
$$dfe_f4_s_top_p1_sm_lane[5:0]$  $13$  $8$  $R2614h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path1$  $R$  $0h$  $DFE Read Back For Slicer Top Path1 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2614h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path1$  $RW$  $0h$  $$
$$dfe_f4_s_mid_p1_sm_lane[5:0]$  $5$  $0$  $R2614h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path1$  $R$  $0h$  $DFE Read Back For Slicer Mid Path1 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R2618h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path1$  $RW$  $0h$  $$
$$dfe_f6_top_p1_sm_lane[6:0]$  $30$  $24$  $R2618h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path1$  $R$  $0h$  $DFE Read Back For Top Path1 Sampler Tap F6 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R2618h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path1$  $RW$  $0h$  $$
$$dfe_f6_mid_p1_sm_lane[6:0]$  $22$  $16$  $R2618h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path1$  $R$  $0h$  $DFE Read Back For Mid Path1 Sampler Tap F6 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R2618h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path1$  $RW$  $0h$  $$
$$dfe_f6_bot_p1_sm_lane[6:0]$  $14$  $8$  $R2618h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path1$  $R$  $0h$  $DFE Read Back For Bot Path1 Sampler Tap F6 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R2618h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path1$  $RW$  $0h$  $$
$$dfe_f5_top_p1_sm_lane[6:0]$  $6$  $0$  $R2618h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path1$  $R$  $0h$  $DFE Read Back For Top Path1 Sampler Tap F5 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R261Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path1$  $RW$  $0h$  $$
$$dfe_f8_bot_p1_sm_lane[6:0]$  $30$  $24$  $R261Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path1$  $R$  $0h$  $DFE Read Back For Bot Path1 Sampler Tap F8 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R261Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path1$  $RW$  $0h$  $$
$$dfe_f7_top_p1_sm_lane[6:0]$  $22$  $16$  $R261Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path1$  $R$  $0h$  $DFE Read Back For Top Path1 Sampler Tap F7 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R261Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path1$  $RW$  $0h$  $$
$$dfe_f7_mid_p1_sm_lane[6:0]$  $14$  $8$  $R261Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path1$  $R$  $0h$  $DFE Read Back For Mid Path1 Sampler Tap F7 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R261Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path1$  $RW$  $0h$  $$
$$dfe_f7_bot_p1_sm_lane[6:0]$  $6$  $0$  $R261Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path1$  $R$  $0h$  $DFE Read Back For Bot Path1 Sampler Tap F7 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2620h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path1$  $RW$  $0h$  $$
$$dfe_f9_msb_p1_sm_lane[5:0]$  $29$  $24$  $R2620h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F9 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2620h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path1$  $RW$  $0h$  $$
$$dfe_f9_lsb_p1_sm_lane[5:0]$  $21$  $16$  $R2620h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F9 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R2620h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path1$  $RW$  $0h$  $$
$$dfe_f8_top_p1_sm_lane[6:0]$  $14$  $8$  $R2620h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path1$  $R$  $0h$  $DFE Read Back For Top Path1 Sampler Tap F8 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R2620h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path1$  $RW$  $0h$  $$
$$dfe_f8_mid_p1_sm_lane[6:0]$  $6$  $0$  $R2620h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path1$  $R$  $0h$  $DFE Read Back For Mid Path1 Sampler Tap F8 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2624h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path1$  $RW$  $0h$  $$
$$dfe_f12_lsb_p1_sm_lane[5:0]$  $29$  $24$  $R2624h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F12 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2624h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path1$  $RW$  $0h$  $$
$$dfe_f11_p1_sm_lane[5:0]$  $21$  $16$  $R2624h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F11 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2624h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path1$  $RW$  $0h$  $$
$$dfe_f10_msb_p1_sm_lane[5:0]$  $13$  $8$  $R2624h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F10 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2624h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path1$  $RW$  $0h$  $$
$$dfe_f10_lsb_p1_sm_lane[5:0]$  $5$  $0$  $R2624h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F10 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2628h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path1$  $RW$  $0h$  $$
$$dfe_f14_msb_p1_sm_lane[5:0]$  $29$  $24$  $R2628h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F14 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2628h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path1$  $RW$  $0h$  $$
$$dfe_f14_lsb_p1_sm_lane[5:0]$  $21$  $16$  $R2628h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F14 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2628h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path1$  $RW$  $0h$  $$
$$dfe_f13_p1_sm_lane[5:0]$  $13$  $8$  $R2628h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F13 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2628h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path1$  $RW$  $0h$  $$
$$dfe_f12_msb_p1_sm_lane[5:0]$  $5$  $0$  $R2628h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F12 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R262Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path1$  $RW$  $0h$  $$
$$dfe_f17_p1_sm_lane[5:0]$  $29$  $24$  $R262Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F17 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R262Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path1$  $RW$  $0h$  $$
$$dfe_f16_msb_p1_sm_lane[5:0]$  $21$  $16$  $R262Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F16 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R262Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path1$  $RW$  $0h$  $$
$$dfe_f16_lsb_p1_sm_lane[5:0]$  $13$  $8$  $R262Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F16 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R262Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path1$  $RW$  $0h$  $$
$$dfe_f15_p1_sm_lane[5:0]$  $5$  $0$  $R262Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F15 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2630h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path1$  $RW$  $0h$  $$
$$dfe_f20_lsb_p1_sm_lane[5:0]$  $29$  $24$  $R2630h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F20 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2630h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path1$  $RW$  $0h$  $$
$$dfe_f19_p1_sm_lane[5:0]$  $21$  $16$  $R2630h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F19 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2630h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path1$  $RW$  $0h$  $$
$$dfe_f18_msb_p1_sm_lane[5:0]$  $13$  $8$  $R2630h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F18 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2630h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path1$  $RW$  $0h$  $$
$$dfe_f18_lsb_p1_sm_lane[5:0]$  $5$  $0$  $R2630h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F18 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $29$  $R2634h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path1$  $RW$  $0h$  $$
$$dfe_f23_p1_sm_lane[4:0]$  $28$  $24$  $R2634h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F23 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2634h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path1$  $RW$  $0h$  $$
$$dfe_f22_p1_sm_lane[5:0]$  $21$  $16$  $R2634h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F22 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2634h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path1$  $RW$  $0h$  $$
$$dfe_f21_p1_sm_lane[5:0]$  $13$  $8$  $R2634h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F21 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2634h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path1$  $RW$  $0h$  $$
$$dfe_f20_msb_p1_sm_lane[5:0]$  $5$  $0$  $R2634h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F20 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $29$  $R2638h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path1$  $RW$  $0h$  $$
$$dfe_f27_p1_sm_lane[4:0]$  $28$  $24$  $R2638h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F27 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $21$  $R2638h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path1$  $RW$  $0h$  $$
$$dfe_f26_p1_sm_lane[4:0]$  $20$  $16$  $R2638h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F26 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $13$  $R2638h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path1$  $RW$  $0h$  $$
$$dfe_f25_p1_sm_lane[4:0]$  $12$  $8$  $R2638h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F25 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $5$  $R2638h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path1$  $RW$  $0h$  $$
$$dfe_f24_p1_sm_lane[4:0]$  $4$  $0$  $R2638h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F24 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $24$  $R263Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path1$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $R263Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path1$  $RW$  $0h$  $$
$$dfe_f30_p1_sm_lane[4:0]$  $20$  $16$  $R263Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F30 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $13$  $R263Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path1$  $RW$  $0h$  $$
$$dfe_f29_p1_sm_lane[4:0]$  $12$  $8$  $R263Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F29 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $5$  $R263Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path1$  $RW$  $0h$  $$
$$dfe_f28_p1_sm_lane[4:0]$  $4$  $0$  $R263Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F28 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2640h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path2$  $RW$  $0h$  $$
$$dfe_dc_s_bot_p2_sm_lane[5:0]$  $29$  $24$  $R2640h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path2$  $R$  $0h$  $DFE Read Back For Slicer Bot Path2 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2640h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path2$  $RW$  $0h$  $$
$$dfe_dc_d_top_p2_sm_lane[5:0]$  $21$  $16$  $R2640h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path2$  $R$  $0h$  $DFE Read Back For Data Top Path2 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2640h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path2$  $RW$  $0h$  $$
$$dfe_dc_d_mid_p2_sm_lane[5:0]$  $13$  $8$  $R2640h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path2$  $R$  $0h$  $DFE Read Back For Data Mid Path2 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2640h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path2$  $RW$  $0h$  $$
$$dfe_dc_d_bot_p2_sm_lane[5:0]$  $5$  $0$  $R2640h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path2$  $R$  $0h$  $DFE Read Back For Data Bot Path2 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R2644h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path2$  $RW$  $0h$  $$
$$dfe_vref_bot_p2_sm_lane[6:0]$  $30$  $24$  $R2644h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path2$  $R$  $0h$  $DFE Read Back For Bot Path2 Sampler Tap VREF In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R2644h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path2$  $RW$  $0h$  $$
$$dfe_dc_e_p2_sm_lane[6:0]$  $22$  $16$  $R2644h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path2$  $R$  $0h$  $DFE Read Back For Edge Path2 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2644h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path2$  $RW$  $0h$  $$
$$dfe_dc_s_top_p2_sm_lane[5:0]$  $13$  $8$  $R2644h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path2$  $R$  $0h$  $DFE Read Back For Slicer Top Path2 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2644h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path2$  $RW$  $0h$  $$
$$dfe_dc_s_mid_p2_sm_lane[5:0]$  $5$  $0$  $R2644h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path2$  $R$  $0h$  $DFE Read Back For Slicer Mid Path2 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2648h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path2$  $RW$  $0h$  $$
$$dfe_f0_d_mid_p2_sm_lane[5:0]$  $29$  $24$  $R2648h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path2$  $R$  $0h$  $DFE Read Back For Data Mid Path2 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2648h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path2$  $RW$  $0h$  $$
$$dfe_f0_d_bot_p2_sm_lane[5:0]$  $21$  $16$  $R2648h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path2$  $R$  $0h$  $DFE Read Back For Data Bot Path2 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R2648h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path2$  $RW$  $0h$  $$
$$dfe_vref_top_p2_sm_lane[6:0]$  $14$  $8$  $R2648h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path2$  $R$  $0h$  $DFE Read Back For Top Path2 Sampler Tap VREF In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R2648h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path2$  $RW$  $0h$  $$
$$dfe_vref_mid_p2_sm_lane[6:0]$  $6$  $0$  $R2648h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path2$  $R$  $0h$  $DFE Read Back For Mid Path2 Sampler Tap VREF In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R264Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path2$  $RW$  $0h$  $$
$$dfe_f0_s_top_p2_sm_lane[5:0]$  $29$  $24$  $R264Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path2$  $R$  $0h$  $DFE Read Back For Slicer Top Path2 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R264Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path2$  $RW$  $0h$  $$
$$dfe_f0_s_mid_p2_sm_lane[5:0]$  $21$  $16$  $R264Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path2$  $R$  $0h$  $DFE Read Back For Slicer Mid Path2 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R264Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path2$  $RW$  $0h$  $$
$$dfe_f0_s_bot_p2_sm_lane[5:0]$  $13$  $8$  $R264Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path2$  $R$  $0h$  $DFE Read Back For Slicer Bot Path2 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R264Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path2$  $RW$  $0h$  $$
$$dfe_f0_d_top_p2_sm_lane[5:0]$  $5$  $0$  $R264Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path2$  $R$  $0h$  $DFE Read Back For Data Top Path2 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R2650h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path2$  $RW$  $0h$  $$
$$dfe_f2_s_bot_p2_sm_lane[6:0]$  $30$  $24$  $R2650h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path2$  $R$  $0h$  $DFE Read Back For Slicer Bot Path2 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R2650h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path2$  $RW$  $0h$  $$
$$dfe_f2_d_top_p2_sm_lane[6:0]$  $22$  $16$  $R2650h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path2$  $R$  $0h$  $DFE Read Back For Data Top Path2 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R2650h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path2$  $RW$  $0h$  $$
$$dfe_f2_d_mid_p2_sm_lane[6:0]$  $14$  $8$  $R2650h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path2$  $R$  $0h$  $DFE Read Back For Data Mid Path2 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R2650h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path2$  $RW$  $0h$  $$
$$dfe_f2_d_bot_p2_sm_lane[6:0]$  $6$  $0$  $R2650h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path2$  $R$  $0h$  $DFE Read Back For Data Bot Path2 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $28$  $R2654h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path2$  $RW$  $0h$  $$
$$dfe_f2_tune3_s_p2_sm_lane[3:0]$  $27$  $24$  $R2654h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path2$  $R$  $0h$  $DFE Read Back For Slicer Top Path2 Sampler Tap F2 Tune In Sign-magnitude Format internal$
$$RESERVED$  $23$  $20$  $R2654h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path2$  $RW$  $0h$  $$
$$dfe_f2_tune3_d_p2_sm_lane[3:0]$  $19$  $16$  $R2654h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path2$  $R$  $0h$  $DFE Read Back For Data Top Path2 Sampler Tap F2 Tune In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R2654h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path2$  $RW$  $0h$  $$
$$dfe_f2_s_top_p2_sm_lane[6:0]$  $14$  $8$  $R2654h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path2$  $R$  $0h$  $DFE Read Back For Slicer Top Path2 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R2654h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path2$  $RW$  $0h$  $$
$$dfe_f2_s_mid_p2_sm_lane[6:0]$  $6$  $0$  $R2654h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path2$  $R$  $0h$  $DFE Read Back For Slicer Mid Path2 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2658h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path2$  $RW$  $0h$  $$
$$dfe_f3_d_mid_p2_sm_lane[5:0]$  $29$  $24$  $R2658h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path2$  $R$  $0h$  $DFE Read Back For Data Mid Path2 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2658h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path2$  $RW$  $0h$  $$
$$dfe_f3_d_bot_p2_sm_lane[5:0]$  $21$  $16$  $R2658h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path2$  $R$  $0h$  $DFE Read Back For Data Bot Path2 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $12$  $R2658h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path2$  $RW$  $0h$  $$
$$dfe_f2_tune1_s_p2_sm_lane[3:0]$  $11$  $8$  $R2658h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path2$  $R$  $0h$  $DFE Read Back For Slicer Bot Path2 Sampler Tap F2 Tune In Sign-magnitude Format internal$
$$RESERVED$  $7$  $4$  $R2658h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path2$  $RW$  $0h$  $$
$$dfe_f2_tune1_d_p2_sm_lane[3:0]$  $3$  $0$  $R2658h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path2$  $R$  $0h$  $DFE Read Back For Data Bot Path2 Sampler Tap F2 Tune In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R265Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path2$  $RW$  $0h$  $$
$$dfe_f3_s_top_p2_sm_lane[5:0]$  $29$  $24$  $R265Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path2$  $R$  $0h$  $DFE Read Back For Slicer Top Path2 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R265Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path2$  $RW$  $0h$  $$
$$dfe_f3_s_mid_p2_sm_lane[5:0]$  $21$  $16$  $R265Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path2$  $R$  $0h$  $DFE Read Back For Slicer Mid Path2 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R265Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path2$  $RW$  $0h$  $$
$$dfe_f3_s_bot_p2_sm_lane[5:0]$  $13$  $8$  $R265Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path2$  $R$  $0h$  $DFE Read Back For Slicer Bot Path2 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R265Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path2$  $RW$  $0h$  $$
$$dfe_f3_d_top_p2_sm_lane[5:0]$  $5$  $0$  $R265Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path2$  $R$  $0h$  $DFE Read Back For Data Top Path2 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2660h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path2$  $RW$  $0h$  $$
$$dfe_f4_s_bot_p2_sm_lane[5:0]$  $29$  $24$  $R2660h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path2$  $R$  $0h$  $DFE Read Back For Slicer Bot Path2 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2660h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path2$  $RW$  $0h$  $$
$$dfe_f4_d_top_p2_sm_lane[5:0]$  $21$  $16$  $R2660h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path2$  $R$  $0h$  $DFE Read Back For Data Top Path2 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2660h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path2$  $RW$  $0h$  $$
$$dfe_f4_d_mid_p2_sm_lane[5:0]$  $13$  $8$  $R2660h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path2$  $R$  $0h$  $DFE Read Back For Data Mid Path2 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2660h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path2$  $RW$  $0h$  $$
$$dfe_f4_d_bot_p2_sm_lane[5:0]$  $5$  $0$  $R2660h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path2$  $R$  $0h$  $DFE Read Back For Data Bot Path2 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R2664h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path2$  $RW$  $0h$  $$
$$dfe_f5_mid_p2_sm_lane[6:0]$  $30$  $24$  $R2664h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path2$  $R$  $0h$  $DFE Read Back For Mid Path2 Sampler Tap F5 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R2664h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path2$  $RW$  $0h$  $$
$$dfe_f5_bot_p2_sm_lane[6:0]$  $22$  $16$  $R2664h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path2$  $R$  $0h$  $DFE Read Back For Bot Path2 Sampler Tap F5 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2664h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path2$  $RW$  $0h$  $$
$$dfe_f4_s_top_p2_sm_lane[5:0]$  $13$  $8$  $R2664h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path2$  $R$  $0h$  $DFE Read Back For Slicer Top Path2 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2664h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path2$  $RW$  $0h$  $$
$$dfe_f4_s_mid_p2_sm_lane[5:0]$  $5$  $0$  $R2664h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path2$  $R$  $0h$  $DFE Read Back For Slicer Mid Path2 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R2668h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path2$  $RW$  $0h$  $$
$$dfe_f6_top_p2_sm_lane[6:0]$  $30$  $24$  $R2668h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path2$  $R$  $0h$  $DFE Read Back For Top Path2 Sampler Tap F6 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R2668h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path2$  $RW$  $0h$  $$
$$dfe_f6_mid_p2_sm_lane[6:0]$  $22$  $16$  $R2668h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path2$  $R$  $0h$  $DFE Read Back For Mid Path2 Sampler Tap F6 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R2668h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path2$  $RW$  $0h$  $$
$$dfe_f6_bot_p2_sm_lane[6:0]$  $14$  $8$  $R2668h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path2$  $R$  $0h$  $DFE Read Back For Bot Path2 Sampler Tap F6 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R2668h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path2$  $RW$  $0h$  $$
$$dfe_f5_top_p2_sm_lane[6:0]$  $6$  $0$  $R2668h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path2$  $R$  $0h$  $DFE Read Back For Top Path2 Sampler Tap F5 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R266Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path2$  $RW$  $0h$  $$
$$dfe_f8_bot_p2_sm_lane[6:0]$  $30$  $24$  $R266Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path2$  $R$  $0h$  $DFE Read Back For Bot Path2 Sampler Tap F8 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R266Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path2$  $RW$  $0h$  $$
$$dfe_f7_top_p2_sm_lane[6:0]$  $22$  $16$  $R266Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path2$  $R$  $0h$  $DFE Read Back For Top Path2 Sampler Tap F7 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R266Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path2$  $RW$  $0h$  $$
$$dfe_f7_mid_p2_sm_lane[6:0]$  $14$  $8$  $R266Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path2$  $R$  $0h$  $DFE Read Back For Mid Path2 Sampler Tap F7 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R266Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path2$  $RW$  $0h$  $$
$$dfe_f7_bot_p2_sm_lane[6:0]$  $6$  $0$  $R266Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path2$  $R$  $0h$  $DFE Read Back For Bot Path2 Sampler Tap F7 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2670h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path2$  $RW$  $0h$  $$
$$dfe_f9_msb_p2_sm_lane[5:0]$  $29$  $24$  $R2670h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F9 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2670h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path2$  $RW$  $0h$  $$
$$dfe_f9_lsb_p2_sm_lane[5:0]$  $21$  $16$  $R2670h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F9 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R2670h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path2$  $RW$  $0h$  $$
$$dfe_f8_top_p2_sm_lane[6:0]$  $14$  $8$  $R2670h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path2$  $R$  $0h$  $DFE Read Back For Top Path2 Sampler Tap F8 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R2670h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path2$  $RW$  $0h$  $$
$$dfe_f8_mid_p2_sm_lane[6:0]$  $6$  $0$  $R2670h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path2$  $R$  $0h$  $DFE Read Back For Mid Path2 Sampler Tap F8 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2674h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path2$  $RW$  $0h$  $$
$$dfe_f12_lsb_p2_sm_lane[5:0]$  $29$  $24$  $R2674h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F12 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2674h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path2$  $RW$  $0h$  $$
$$dfe_f11_p2_sm_lane[5:0]$  $21$  $16$  $R2674h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F11 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2674h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path2$  $RW$  $0h$  $$
$$dfe_f10_msb_p2_sm_lane[5:0]$  $13$  $8$  $R2674h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F10 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2674h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path2$  $RW$  $0h$  $$
$$dfe_f10_lsb_p2_sm_lane[5:0]$  $5$  $0$  $R2674h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F10 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2678h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path2$  $RW$  $0h$  $$
$$dfe_f14_msb_p2_sm_lane[5:0]$  $29$  $24$  $R2678h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F14 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2678h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path2$  $RW$  $0h$  $$
$$dfe_f14_lsb_p2_sm_lane[5:0]$  $21$  $16$  $R2678h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F14 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2678h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path2$  $RW$  $0h$  $$
$$dfe_f13_p2_sm_lane[5:0]$  $13$  $8$  $R2678h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F13 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2678h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path2$  $RW$  $0h$  $$
$$dfe_f12_msb_p2_sm_lane[5:0]$  $5$  $0$  $R2678h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F12 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R267Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path2$  $RW$  $0h$  $$
$$dfe_f17_p2_sm_lane[5:0]$  $29$  $24$  $R267Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F17 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R267Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path2$  $RW$  $0h$  $$
$$dfe_f16_msb_p2_sm_lane[5:0]$  $21$  $16$  $R267Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F16 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R267Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path2$  $RW$  $0h$  $$
$$dfe_f16_lsb_p2_sm_lane[5:0]$  $13$  $8$  $R267Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F16 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R267Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path2$  $RW$  $0h$  $$
$$dfe_f15_p2_sm_lane[5:0]$  $5$  $0$  $R267Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F15 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2680h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path2$  $RW$  $0h$  $$
$$dfe_f20_lsb_p2_sm_lane[5:0]$  $29$  $24$  $R2680h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F20 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2680h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path2$  $RW$  $0h$  $$
$$dfe_f19_p2_sm_lane[5:0]$  $21$  $16$  $R2680h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F19 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2680h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path2$  $RW$  $0h$  $$
$$dfe_f18_msb_p2_sm_lane[5:0]$  $13$  $8$  $R2680h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F18 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2680h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path2$  $RW$  $0h$  $$
$$dfe_f18_lsb_p2_sm_lane[5:0]$  $5$  $0$  $R2680h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F18 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $29$  $R2684h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path2$  $RW$  $0h$  $$
$$dfe_f23_p2_sm_lane[4:0]$  $28$  $24$  $R2684h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F23 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2684h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path2$  $RW$  $0h$  $$
$$dfe_f22_p2_sm_lane[5:0]$  $21$  $16$  $R2684h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F22 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2684h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path2$  $RW$  $0h$  $$
$$dfe_f21_p2_sm_lane[5:0]$  $13$  $8$  $R2684h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F21 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2684h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path2$  $RW$  $0h$  $$
$$dfe_f20_msb_p2_sm_lane[5:0]$  $5$  $0$  $R2684h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F20 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $29$  $R2688h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path2$  $RW$  $0h$  $$
$$dfe_f27_p2_sm_lane[4:0]$  $28$  $24$  $R2688h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F27 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $21$  $R2688h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path2$  $RW$  $0h$  $$
$$dfe_f26_p2_sm_lane[4:0]$  $20$  $16$  $R2688h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F26 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $13$  $R2688h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path2$  $RW$  $0h$  $$
$$dfe_f25_p2_sm_lane[4:0]$  $12$  $8$  $R2688h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F25 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $5$  $R2688h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path2$  $RW$  $0h$  $$
$$dfe_f24_p2_sm_lane[4:0]$  $4$  $0$  $R2688h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F24 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $24$  $R268Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path2$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $R268Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path2$  $RW$  $0h$  $$
$$dfe_f30_p2_sm_lane[4:0]$  $20$  $16$  $R268Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F30 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $13$  $R268Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path2$  $RW$  $0h$  $$
$$dfe_f29_p2_sm_lane[4:0]$  $12$  $8$  $R268Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F29 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $5$  $R268Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path2$  $RW$  $0h$  $$
$$dfe_f28_p2_sm_lane[4:0]$  $4$  $0$  $R268Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F28 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2690h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path3$  $RW$  $0h$  $$
$$dfe_dc_s_bot_p3_sm_lane[5:0]$  $29$  $24$  $R2690h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path3$  $R$  $0h$  $DFE Read Back For Slicer Bot Path3 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2690h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path3$  $RW$  $0h$  $$
$$dfe_dc_d_top_p3_sm_lane[5:0]$  $21$  $16$  $R2690h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path3$  $R$  $0h$  $DFE Read Back For Data Top Path3 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2690h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path3$  $RW$  $0h$  $$
$$dfe_dc_d_mid_p3_sm_lane[5:0]$  $13$  $8$  $R2690h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path3$  $R$  $0h$  $DFE Read Back For Data Mid Path3 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2690h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path3$  $RW$  $0h$  $$
$$dfe_dc_d_bot_p3_sm_lane[5:0]$  $5$  $0$  $R2690h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path3$  $R$  $0h$  $DFE Read Back For Data Bot Path3 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R2694h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path3$  $RW$  $0h$  $$
$$dfe_vref_bot_p3_sm_lane[6:0]$  $30$  $24$  $R2694h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path3$  $R$  $0h$  $DFE Read Back For Bot Path3 Sampler Tap VREF In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R2694h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path3$  $RW$  $0h$  $$
$$dfe_dc_e_p3_sm_lane[6:0]$  $22$  $16$  $R2694h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path3$  $R$  $0h$  $DFE Read Back For Edge Path3 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2694h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path3$  $RW$  $0h$  $$
$$dfe_dc_s_top_p3_sm_lane[5:0]$  $13$  $8$  $R2694h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path3$  $R$  $0h$  $DFE Read Back For Slicer Top Path3 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2694h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path3$  $RW$  $0h$  $$
$$dfe_dc_s_mid_p3_sm_lane[5:0]$  $5$  $0$  $R2694h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path3$  $R$  $0h$  $DFE Read Back For Slicer Mid Path3 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2698h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path3$  $RW$  $0h$  $$
$$dfe_f0_d_mid_p3_sm_lane[5:0]$  $29$  $24$  $R2698h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path3$  $R$  $0h$  $DFE Read Back For Data Mid Path3 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2698h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path3$  $RW$  $0h$  $$
$$dfe_f0_d_bot_p3_sm_lane[5:0]$  $21$  $16$  $R2698h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path3$  $R$  $0h$  $DFE Read Back For Data Bot Path3 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R2698h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path3$  $RW$  $0h$  $$
$$dfe_vref_top_p3_sm_lane[6:0]$  $14$  $8$  $R2698h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path3$  $R$  $0h$  $DFE Read Back For Top Path3 Sampler Tap VREF In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R2698h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path3$  $RW$  $0h$  $$
$$dfe_vref_mid_p3_sm_lane[6:0]$  $6$  $0$  $R2698h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path3$  $R$  $0h$  $DFE Read Back For Mid Path3 Sampler Tap VREF In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R269Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path3$  $RW$  $0h$  $$
$$dfe_f0_s_top_p3_sm_lane[5:0]$  $29$  $24$  $R269Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path3$  $R$  $0h$  $DFE Read Back For Slicer Top Path3 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R269Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path3$  $RW$  $0h$  $$
$$dfe_f0_s_mid_p3_sm_lane[5:0]$  $21$  $16$  $R269Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path3$  $R$  $0h$  $DFE Read Back For Slicer Mid Path3 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R269Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path3$  $RW$  $0h$  $$
$$dfe_f0_s_bot_p3_sm_lane[5:0]$  $13$  $8$  $R269Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path3$  $R$  $0h$  $DFE Read Back For Slicer Bot Path3 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R269Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path3$  $RW$  $0h$  $$
$$dfe_f0_d_top_p3_sm_lane[5:0]$  $5$  $0$  $R269Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path3$  $R$  $0h$  $DFE Read Back For Data Top Path3 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R26A0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path3$  $RW$  $0h$  $$
$$dfe_f2_s_bot_p3_sm_lane[6:0]$  $30$  $24$  $R26A0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path3$  $R$  $0h$  $DFE Read Back For Slicer Bot Path3 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R26A0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path3$  $RW$  $0h$  $$
$$dfe_f2_d_top_p3_sm_lane[6:0]$  $22$  $16$  $R26A0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path3$  $R$  $0h$  $DFE Read Back For Data Top Path3 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R26A0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path3$  $RW$  $0h$  $$
$$dfe_f2_d_mid_p3_sm_lane[6:0]$  $14$  $8$  $R26A0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path3$  $R$  $0h$  $DFE Read Back For Data Mid Path3 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R26A0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path3$  $RW$  $0h$  $$
$$dfe_f2_d_bot_p3_sm_lane[6:0]$  $6$  $0$  $R26A0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path3$  $R$  $0h$  $DFE Read Back For Data Bot Path3 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $28$  $R26A4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path3$  $RW$  $0h$  $$
$$dfe_f2_tune3_s_p3_sm_lane[3:0]$  $27$  $24$  $R26A4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path3$  $R$  $0h$  $DFE Read Back For Slicer Top Path3 Sampler Tap F2 Tune In Sign-magnitude Format internal$
$$RESERVED$  $23$  $20$  $R26A4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path3$  $RW$  $0h$  $$
$$dfe_f2_tune3_d_p3_sm_lane[3:0]$  $19$  $16$  $R26A4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path3$  $R$  $0h$  $DFE Read Back For Data Top Path3 Sampler Tap F2 Tune In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R26A4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path3$  $RW$  $0h$  $$
$$dfe_f2_s_top_p3_sm_lane[6:0]$  $14$  $8$  $R26A4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path3$  $R$  $0h$  $DFE Read Back For Slicer Top Path3 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R26A4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path3$  $RW$  $0h$  $$
$$dfe_f2_s_mid_p3_sm_lane[6:0]$  $6$  $0$  $R26A4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path3$  $R$  $0h$  $DFE Read Back For Slicer Mid Path3 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R26A8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path3$  $RW$  $0h$  $$
$$dfe_f3_d_mid_p3_sm_lane[5:0]$  $29$  $24$  $R26A8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path3$  $R$  $0h$  $DFE Read Back For Data Mid Path3 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R26A8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path3$  $RW$  $0h$  $$
$$dfe_f3_d_bot_p3_sm_lane[5:0]$  $21$  $16$  $R26A8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path3$  $R$  $0h$  $DFE Read Back For Data Bot Path3 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $12$  $R26A8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path3$  $RW$  $0h$  $$
$$dfe_f2_tune1_s_p3_sm_lane[3:0]$  $11$  $8$  $R26A8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path3$  $R$  $0h$  $DFE Read Back For Slicer Bot Path3 Sampler Tap F2 Tune In Sign-magnitude Format internal$
$$RESERVED$  $7$  $4$  $R26A8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path3$  $RW$  $0h$  $$
$$dfe_f2_tune1_d_p3_sm_lane[3:0]$  $3$  $0$  $R26A8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path3$  $R$  $0h$  $DFE Read Back For Data Bot Path3 Sampler Tap F2 Tune In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R26ACh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path3$  $RW$  $0h$  $$
$$dfe_f3_s_top_p3_sm_lane[5:0]$  $29$  $24$  $R26ACh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path3$  $R$  $0h$  $DFE Read Back For Slicer Top Path3 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R26ACh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path3$  $RW$  $0h$  $$
$$dfe_f3_s_mid_p3_sm_lane[5:0]$  $21$  $16$  $R26ACh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path3$  $R$  $0h$  $DFE Read Back For Slicer Mid Path3 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R26ACh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path3$  $RW$  $0h$  $$
$$dfe_f3_s_bot_p3_sm_lane[5:0]$  $13$  $8$  $R26ACh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path3$  $R$  $0h$  $DFE Read Back For Slicer Bot Path3 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R26ACh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path3$  $RW$  $0h$  $$
$$dfe_f3_d_top_p3_sm_lane[5:0]$  $5$  $0$  $R26ACh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path3$  $R$  $0h$  $DFE Read Back For Data Top Path3 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R26B0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path3$  $RW$  $0h$  $$
$$dfe_f4_s_bot_p3_sm_lane[5:0]$  $29$  $24$  $R26B0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path3$  $R$  $0h$  $DFE Read Back For Slicer Bot Path3 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R26B0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path3$  $RW$  $0h$  $$
$$dfe_f4_d_top_p3_sm_lane[5:0]$  $21$  $16$  $R26B0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path3$  $R$  $0h$  $DFE Read Back For Data Top Path3 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R26B0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path3$  $RW$  $0h$  $$
$$dfe_f4_d_mid_p3_sm_lane[5:0]$  $13$  $8$  $R26B0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path3$  $R$  $0h$  $DFE Read Back For Data Mid Path3 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R26B0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path3$  $RW$  $0h$  $$
$$dfe_f4_d_bot_p3_sm_lane[5:0]$  $5$  $0$  $R26B0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path3$  $R$  $0h$  $DFE Read Back For Data Bot Path3 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R26B4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path3$  $RW$  $0h$  $$
$$dfe_f5_mid_p3_sm_lane[6:0]$  $30$  $24$  $R26B4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path3$  $R$  $0h$  $DFE Read Back For Mid Path3 Sampler Tap F5 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R26B4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path3$  $RW$  $0h$  $$
$$dfe_f5_bot_p3_sm_lane[6:0]$  $22$  $16$  $R26B4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path3$  $R$  $0h$  $DFE Read Back For Bot Path3 Sampler Tap F5 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R26B4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path3$  $RW$  $0h$  $$
$$dfe_f4_s_top_p3_sm_lane[5:0]$  $13$  $8$  $R26B4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path3$  $R$  $0h$  $DFE Read Back For Slicer Top Path3 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R26B4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path3$  $RW$  $0h$  $$
$$dfe_f4_s_mid_p3_sm_lane[5:0]$  $5$  $0$  $R26B4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path3$  $R$  $0h$  $DFE Read Back For Slicer Mid Path3 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R26B8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path3$  $RW$  $0h$  $$
$$dfe_f6_top_p3_sm_lane[6:0]$  $30$  $24$  $R26B8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path3$  $R$  $0h$  $DFE Read Back For Top Path3 Sampler Tap F6 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R26B8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path3$  $RW$  $0h$  $$
$$dfe_f6_mid_p3_sm_lane[6:0]$  $22$  $16$  $R26B8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path3$  $R$  $0h$  $DFE Read Back For Mid Path3 Sampler Tap F6 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R26B8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path3$  $RW$  $0h$  $$
$$dfe_f6_bot_p3_sm_lane[6:0]$  $14$  $8$  $R26B8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path3$  $R$  $0h$  $DFE Read Back For Bot Path3 Sampler Tap F6 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R26B8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path3$  $RW$  $0h$  $$
$$dfe_f5_top_p3_sm_lane[6:0]$  $6$  $0$  $R26B8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path3$  $R$  $0h$  $DFE Read Back For Top Path3 Sampler Tap F5 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R26BCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path3$  $RW$  $0h$  $$
$$dfe_f8_bot_p3_sm_lane[6:0]$  $30$  $24$  $R26BCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path3$  $R$  $0h$  $DFE Read Back For Bot Path3 Sampler Tap F8 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R26BCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path3$  $RW$  $0h$  $$
$$dfe_f7_top_p3_sm_lane[6:0]$  $22$  $16$  $R26BCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path3$  $R$  $0h$  $DFE Read Back For Top Path3 Sampler Tap F7 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R26BCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path3$  $RW$  $0h$  $$
$$dfe_f7_mid_p3_sm_lane[6:0]$  $14$  $8$  $R26BCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path3$  $R$  $0h$  $DFE Read Back For Mid Path3 Sampler Tap F7 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R26BCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path3$  $RW$  $0h$  $$
$$dfe_f7_bot_p3_sm_lane[6:0]$  $6$  $0$  $R26BCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path3$  $R$  $0h$  $DFE Read Back For Bot Path3 Sampler Tap F7 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R26C0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path3$  $RW$  $0h$  $$
$$dfe_f9_msb_p3_sm_lane[5:0]$  $29$  $24$  $R26C0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F9 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R26C0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path3$  $RW$  $0h$  $$
$$dfe_f9_lsb_p3_sm_lane[5:0]$  $21$  $16$  $R26C0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F9 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R26C0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path3$  $RW$  $0h$  $$
$$dfe_f8_top_p3_sm_lane[6:0]$  $14$  $8$  $R26C0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path3$  $R$  $0h$  $DFE Read Back For Top Path3 Sampler Tap F8 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R26C0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path3$  $RW$  $0h$  $$
$$dfe_f8_mid_p3_sm_lane[6:0]$  $6$  $0$  $R26C0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path3$  $R$  $0h$  $DFE Read Back For Mid Path3 Sampler Tap F8 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R26C4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path3$  $RW$  $0h$  $$
$$dfe_f12_lsb_p3_sm_lane[5:0]$  $29$  $24$  $R26C4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F12 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R26C4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path3$  $RW$  $0h$  $$
$$dfe_f11_p3_sm_lane[5:0]$  $21$  $16$  $R26C4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F11 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R26C4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path3$  $RW$  $0h$  $$
$$dfe_f10_msb_p3_sm_lane[5:0]$  $13$  $8$  $R26C4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F10 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R26C4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path3$  $RW$  $0h$  $$
$$dfe_f10_lsb_p3_sm_lane[5:0]$  $5$  $0$  $R26C4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F10 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R26C8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path3$  $RW$  $0h$  $$
$$dfe_f14_msb_p3_sm_lane[5:0]$  $29$  $24$  $R26C8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F14 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R26C8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path3$  $RW$  $0h$  $$
$$dfe_f14_lsb_p3_sm_lane[5:0]$  $21$  $16$  $R26C8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F14 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R26C8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path3$  $RW$  $0h$  $$
$$dfe_f13_p3_sm_lane[5:0]$  $13$  $8$  $R26C8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F13 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R26C8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path3$  $RW$  $0h$  $$
$$dfe_f12_msb_p3_sm_lane[5:0]$  $5$  $0$  $R26C8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F12 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R26CCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path3$  $RW$  $0h$  $$
$$dfe_f17_p3_sm_lane[5:0]$  $29$  $24$  $R26CCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F17 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R26CCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path3$  $RW$  $0h$  $$
$$dfe_f16_msb_p3_sm_lane[5:0]$  $21$  $16$  $R26CCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F16 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R26CCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path3$  $RW$  $0h$  $$
$$dfe_f16_lsb_p3_sm_lane[5:0]$  $13$  $8$  $R26CCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F16 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R26CCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path3$  $RW$  $0h$  $$
$$dfe_f15_p3_sm_lane[5:0]$  $5$  $0$  $R26CCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F15 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R26D0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path3$  $RW$  $0h$  $$
$$dfe_f20_lsb_p3_sm_lane[5:0]$  $29$  $24$  $R26D0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F20 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R26D0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path3$  $RW$  $0h$  $$
$$dfe_f19_p3_sm_lane[5:0]$  $21$  $16$  $R26D0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F19 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R26D0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path3$  $RW$  $0h$  $$
$$dfe_f18_msb_p3_sm_lane[5:0]$  $13$  $8$  $R26D0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F18 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R26D0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path3$  $RW$  $0h$  $$
$$dfe_f18_lsb_p3_sm_lane[5:0]$  $5$  $0$  $R26D0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F18 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $29$  $R26D4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path3$  $RW$  $0h$  $$
$$dfe_f23_p3_sm_lane[4:0]$  $28$  $24$  $R26D4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F23 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R26D4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path3$  $RW$  $0h$  $$
$$dfe_f22_p3_sm_lane[5:0]$  $21$  $16$  $R26D4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F22 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R26D4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path3$  $RW$  $0h$  $$
$$dfe_f21_p3_sm_lane[5:0]$  $13$  $8$  $R26D4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F21 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R26D4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path3$  $RW$  $0h$  $$
$$dfe_f20_msb_p3_sm_lane[5:0]$  $5$  $0$  $R26D4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F20 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $29$  $R26D8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path3$  $RW$  $0h$  $$
$$dfe_f27_p3_sm_lane[4:0]$  $28$  $24$  $R26D8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F27 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $21$  $R26D8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path3$  $RW$  $0h$  $$
$$dfe_f26_p3_sm_lane[4:0]$  $20$  $16$  $R26D8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F26 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $13$  $R26D8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path3$  $RW$  $0h$  $$
$$dfe_f25_p3_sm_lane[4:0]$  $12$  $8$  $R26D8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F25 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $5$  $R26D8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path3$  $RW$  $0h$  $$
$$dfe_f24_p3_sm_lane[4:0]$  $4$  $0$  $R26D8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F24 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $24$  $R26DCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path3$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $R26DCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path3$  $RW$  $0h$  $$
$$dfe_f30_p3_sm_lane[4:0]$  $20$  $16$  $R26DCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F30 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $13$  $R26DCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path3$  $RW$  $0h$  $$
$$dfe_f29_p3_sm_lane[4:0]$  $12$  $8$  $R26DCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F29 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $5$  $R26DCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path3$  $RW$  $0h$  $$
$$dfe_f28_p3_sm_lane[4:0]$  $4$  $0$  $R26DCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F28 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R26E0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path4$  $RW$  $0h$  $$
$$dfe_dc_s_bot_p4_sm_lane[5:0]$  $29$  $24$  $R26E0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path4$  $R$  $0h$  $DFE Read Back For Slicer Bot Path4 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R26E0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path4$  $RW$  $0h$  $$
$$dfe_dc_d_top_p4_sm_lane[5:0]$  $21$  $16$  $R26E0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path4$  $R$  $0h$  $DFE Read Back For Data Top Path4 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R26E0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path4$  $RW$  $0h$  $$
$$dfe_dc_d_mid_p4_sm_lane[5:0]$  $13$  $8$  $R26E0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path4$  $R$  $0h$  $DFE Read Back For Data Mid Path4 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R26E0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path4$  $RW$  $0h$  $$
$$dfe_dc_d_bot_p4_sm_lane[5:0]$  $5$  $0$  $R26E0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path4$  $R$  $0h$  $DFE Read Back For Data Bot Path4 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R26E4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path4$  $RW$  $0h$  $$
$$dfe_vref_bot_p4_sm_lane[6:0]$  $30$  $24$  $R26E4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path4$  $R$  $0h$  $DFE Read Back For Bot Path4 Sampler Tap VREF In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R26E4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path4$  $RW$  $0h$  $$
$$dfe_dc_e_p4_sm_lane[6:0]$  $22$  $16$  $R26E4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path4$  $R$  $0h$  $DFE Read Back For Edge Path4 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R26E4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path4$  $RW$  $0h$  $$
$$dfe_dc_s_top_p4_sm_lane[5:0]$  $13$  $8$  $R26E4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path4$  $R$  $0h$  $DFE Read Back For Slicer Top Path4 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R26E4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path4$  $RW$  $0h$  $$
$$dfe_dc_s_mid_p4_sm_lane[5:0]$  $5$  $0$  $R26E4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path4$  $R$  $0h$  $DFE Read Back For Slicer Mid Path4 Sampler Tap DC In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R26E8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path4$  $RW$  $0h$  $$
$$dfe_f0_d_mid_p4_sm_lane[5:0]$  $29$  $24$  $R26E8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path4$  $R$  $0h$  $DFE Read Back For Data Mid Path4 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R26E8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path4$  $RW$  $0h$  $$
$$dfe_f0_d_bot_p4_sm_lane[5:0]$  $21$  $16$  $R26E8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path4$  $R$  $0h$  $DFE Read Back For Data Bot Path4 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R26E8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path4$  $RW$  $0h$  $$
$$dfe_vref_top_p4_sm_lane[6:0]$  $14$  $8$  $R26E8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path4$  $R$  $0h$  $DFE Read Back For Top Path4 Sampler Tap VREF In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R26E8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path4$  $RW$  $0h$  $$
$$dfe_vref_mid_p4_sm_lane[6:0]$  $6$  $0$  $R26E8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path4$  $R$  $0h$  $DFE Read Back For Mid Path4 Sampler Tap VREF In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R26ECh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path4$  $RW$  $0h$  $$
$$dfe_f0_s_top_p4_sm_lane[5:0]$  $29$  $24$  $R26ECh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path4$  $R$  $0h$  $DFE Read Back For Slicer Top Path4 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R26ECh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path4$  $RW$  $0h$  $$
$$dfe_f0_s_mid_p4_sm_lane[5:0]$  $21$  $16$  $R26ECh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path4$  $R$  $0h$  $DFE Read Back For Slicer Mid Path4 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R26ECh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path4$  $RW$  $0h$  $$
$$dfe_f0_s_bot_p4_sm_lane[5:0]$  $13$  $8$  $R26ECh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path4$  $R$  $0h$  $DFE Read Back For Slicer Bot Path4 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R26ECh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path4$  $RW$  $0h$  $$
$$dfe_f0_d_top_p4_sm_lane[5:0]$  $5$  $0$  $R26ECh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path4$  $R$  $0h$  $DFE Read Back For Data Top Path4 Sampler Tap F0 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R26F0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path4$  $RW$  $0h$  $$
$$dfe_f2_s_bot_p4_sm_lane[6:0]$  $30$  $24$  $R26F0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path4$  $R$  $0h$  $DFE Read Back For Slicer Bot Path4 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R26F0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path4$  $RW$  $0h$  $$
$$dfe_f2_d_top_p4_sm_lane[6:0]$  $22$  $16$  $R26F0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path4$  $R$  $0h$  $DFE Read Back For Data Top Path4 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R26F0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path4$  $RW$  $0h$  $$
$$dfe_f2_d_mid_p4_sm_lane[6:0]$  $14$  $8$  $R26F0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path4$  $R$  $0h$  $DFE Read Back For Data Mid Path4 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R26F0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path4$  $RW$  $0h$  $$
$$dfe_f2_d_bot_p4_sm_lane[6:0]$  $6$  $0$  $R26F0h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path4$  $R$  $0h$  $DFE Read Back For Data Bot Path4 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $28$  $R26F4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path4$  $RW$  $0h$  $$
$$dfe_f2_tune3_s_p4_sm_lane[3:0]$  $27$  $24$  $R26F4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path4$  $R$  $0h$  $DFE Read Back For Slicer Top Path4 Sampler Tap F2 Tune In Sign-magnitude Format internal$
$$RESERVED$  $23$  $20$  $R26F4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path4$  $RW$  $0h$  $$
$$dfe_f2_tune3_d_p4_sm_lane[3:0]$  $19$  $16$  $R26F4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path4$  $R$  $0h$  $DFE Read Back For Data Top Path4 Sampler Tap F2 Tune In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R26F4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path4$  $RW$  $0h$  $$
$$dfe_f2_s_top_p4_sm_lane[6:0]$  $14$  $8$  $R26F4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path4$  $R$  $0h$  $DFE Read Back For Slicer Top Path4 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R26F4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path4$  $RW$  $0h$  $$
$$dfe_f2_s_mid_p4_sm_lane[6:0]$  $6$  $0$  $R26F4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path4$  $R$  $0h$  $DFE Read Back For Slicer Mid Path4 Sampler Tap F2 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R26F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path4$  $RW$  $0h$  $$
$$dfe_f3_d_mid_p4_sm_lane[5:0]$  $29$  $24$  $R26F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path4$  $R$  $0h$  $DFE Read Back For Data Mid Path4 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R26F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path4$  $RW$  $0h$  $$
$$dfe_f3_d_bot_p4_sm_lane[5:0]$  $21$  $16$  $R26F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path4$  $R$  $0h$  $DFE Read Back For Data Bot Path4 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $12$  $R26F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path4$  $RW$  $0h$  $$
$$dfe_f2_tune1_s_p4_sm_lane[3:0]$  $11$  $8$  $R26F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path4$  $R$  $0h$  $DFE Read Back For Slicer Bot Path4 Sampler Tap F2 Tune In Sign-magnitude Format internal$
$$RESERVED$  $7$  $4$  $R26F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path4$  $RW$  $0h$  $$
$$dfe_f2_tune1_d_p4_sm_lane[3:0]$  $3$  $0$  $R26F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path4$  $R$  $0h$  $DFE Read Back For Data Bot Path4 Sampler Tap F2 Tune In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R26FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path4$  $RW$  $0h$  $$
$$dfe_f3_s_top_p4_sm_lane[5:0]$  $29$  $24$  $R26FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path4$  $R$  $0h$  $DFE Read Back For Slicer Top Path4 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R26FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path4$  $RW$  $0h$  $$
$$dfe_f3_s_mid_p4_sm_lane[5:0]$  $21$  $16$  $R26FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path4$  $R$  $0h$  $DFE Read Back For Slicer Mid Path4 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R26FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path4$  $RW$  $0h$  $$
$$dfe_f3_s_bot_p4_sm_lane[5:0]$  $13$  $8$  $R26FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path4$  $R$  $0h$  $DFE Read Back For Slicer Bot Path4 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R26FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path4$  $RW$  $0h$  $$
$$dfe_f3_d_top_p4_sm_lane[5:0]$  $5$  $0$  $R26FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path4$  $R$  $0h$  $DFE Read Back For Data Top Path4 Sampler Tap F3 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2700h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path4$  $RW$  $0h$  $$
$$dfe_f4_s_bot_p4_sm_lane[5:0]$  $29$  $24$  $R2700h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path4$  $R$  $0h$  $DFE Read Back For Slicer Bot Path4 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2700h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path4$  $RW$  $0h$  $$
$$dfe_f4_d_top_p4_sm_lane[5:0]$  $21$  $16$  $R2700h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path4$  $R$  $0h$  $DFE Read Back For Data Top Path4 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2700h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path4$  $RW$  $0h$  $$
$$dfe_f4_d_mid_p4_sm_lane[5:0]$  $13$  $8$  $R2700h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path4$  $R$  $0h$  $DFE Read Back For Data Mid Path4 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2700h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path4$  $RW$  $0h$  $$
$$dfe_f4_d_bot_p4_sm_lane[5:0]$  $5$  $0$  $R2700h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path4$  $R$  $0h$  $DFE Read Back For Data Bot Path4 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R2704h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path4$  $RW$  $0h$  $$
$$dfe_f5_mid_p4_sm_lane[6:0]$  $30$  $24$  $R2704h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path4$  $R$  $0h$  $DFE Read Back For Mid Path4 Sampler Tap F5 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R2704h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path4$  $RW$  $0h$  $$
$$dfe_f5_bot_p4_sm_lane[6:0]$  $22$  $16$  $R2704h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path4$  $R$  $0h$  $DFE Read Back For Bot Path4 Sampler Tap F5 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2704h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path4$  $RW$  $0h$  $$
$$dfe_f4_s_top_p4_sm_lane[5:0]$  $13$  $8$  $R2704h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path4$  $R$  $0h$  $DFE Read Back For Slicer Top Path4 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2704h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path4$  $RW$  $0h$  $$
$$dfe_f4_s_mid_p4_sm_lane[5:0]$  $5$  $0$  $R2704h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path4$  $R$  $0h$  $DFE Read Back For Slicer Mid Path4 Sampler Tap F4 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R2708h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path4$  $RW$  $0h$  $$
$$dfe_f6_top_p4_sm_lane[6:0]$  $30$  $24$  $R2708h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path4$  $R$  $0h$  $DFE Read Back For Top Path4 Sampler Tap F6 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R2708h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path4$  $RW$  $0h$  $$
$$dfe_f6_mid_p4_sm_lane[6:0]$  $22$  $16$  $R2708h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path4$  $R$  $0h$  $DFE Read Back For Mid Path4 Sampler Tap F6 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R2708h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path4$  $RW$  $0h$  $$
$$dfe_f6_bot_p4_sm_lane[6:0]$  $14$  $8$  $R2708h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path4$  $R$  $0h$  $DFE Read Back For Bot Path4 Sampler Tap F6 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R2708h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path4$  $RW$  $0h$  $$
$$dfe_f5_top_p4_sm_lane[6:0]$  $6$  $0$  $R2708h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path4$  $R$  $0h$  $DFE Read Back For Top Path4 Sampler Tap F5 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $31$  $R270Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path4$  $RW$  $0h$  $$
$$dfe_f8_bot_p4_sm_lane[6:0]$  $30$  $24$  $R270Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path4$  $R$  $0h$  $DFE Read Back For Bot Path4 Sampler Tap F8 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $23$  $R270Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path4$  $RW$  $0h$  $$
$$dfe_f7_top_p4_sm_lane[6:0]$  $22$  $16$  $R270Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path4$  $R$  $0h$  $DFE Read Back For Top Path4 Sampler Tap F7 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R270Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path4$  $RW$  $0h$  $$
$$dfe_f7_mid_p4_sm_lane[6:0]$  $14$  $8$  $R270Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path4$  $R$  $0h$  $DFE Read Back For Mid Path4 Sampler Tap F7 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R270Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path4$  $RW$  $0h$  $$
$$dfe_f7_bot_p4_sm_lane[6:0]$  $6$  $0$  $R270Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path4$  $R$  $0h$  $DFE Read Back For Bot Path4 Sampler Tap F7 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2710h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path4$  $RW$  $0h$  $$
$$dfe_f9_msb_p4_sm_lane[5:0]$  $29$  $24$  $R2710h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F9 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2710h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path4$  $RW$  $0h$  $$
$$dfe_f9_lsb_p4_sm_lane[5:0]$  $21$  $16$  $R2710h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F9 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $15$  $R2710h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path4$  $RW$  $0h$  $$
$$dfe_f8_top_p4_sm_lane[6:0]$  $14$  $8$  $R2710h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path4$  $R$  $0h$  $DFE Read Back For Top Path4 Sampler Tap F8 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $7$  $R2710h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path4$  $RW$  $0h$  $$
$$dfe_f8_mid_p4_sm_lane[6:0]$  $6$  $0$  $R2710h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path4$  $R$  $0h$  $DFE Read Back For Mid Path4 Sampler Tap F8 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2714h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path4$  $RW$  $0h$  $$
$$dfe_f12_lsb_p4_sm_lane[5:0]$  $29$  $24$  $R2714h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F12 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2714h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path4$  $RW$  $0h$  $$
$$dfe_f11_p4_sm_lane[5:0]$  $21$  $16$  $R2714h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F11 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2714h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path4$  $RW$  $0h$  $$
$$dfe_f10_msb_p4_sm_lane[5:0]$  $13$  $8$  $R2714h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F10 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2714h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path4$  $RW$  $0h$  $$
$$dfe_f10_lsb_p4_sm_lane[5:0]$  $5$  $0$  $R2714h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F10 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2718h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path4$  $RW$  $0h$  $$
$$dfe_f14_msb_p4_sm_lane[5:0]$  $29$  $24$  $R2718h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F14 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2718h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path4$  $RW$  $0h$  $$
$$dfe_f14_lsb_p4_sm_lane[5:0]$  $21$  $16$  $R2718h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F14 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2718h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path4$  $RW$  $0h$  $$
$$dfe_f13_p4_sm_lane[5:0]$  $13$  $8$  $R2718h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F13 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2718h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path4$  $RW$  $0h$  $$
$$dfe_f12_msb_p4_sm_lane[5:0]$  $5$  $0$  $R2718h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F12 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R271Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path4$  $RW$  $0h$  $$
$$dfe_f17_p4_sm_lane[5:0]$  $29$  $24$  $R271Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F17 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R271Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path4$  $RW$  $0h$  $$
$$dfe_f16_msb_p4_sm_lane[5:0]$  $21$  $16$  $R271Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F16 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R271Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path4$  $RW$  $0h$  $$
$$dfe_f16_lsb_p4_sm_lane[5:0]$  $13$  $8$  $R271Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F16 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R271Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path4$  $RW$  $0h$  $$
$$dfe_f15_p4_sm_lane[5:0]$  $5$  $0$  $R271Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F15 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $30$  $R2720h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path4$  $RW$  $0h$  $$
$$dfe_f20_lsb_p4_sm_lane[5:0]$  $29$  $24$  $R2720h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F20 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2720h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path4$  $RW$  $0h$  $$
$$dfe_f19_p4_sm_lane[5:0]$  $21$  $16$  $R2720h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F19 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2720h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path4$  $RW$  $0h$  $$
$$dfe_f18_msb_p4_sm_lane[5:0]$  $13$  $8$  $R2720h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F18 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2720h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path4$  $RW$  $0h$  $$
$$dfe_f18_lsb_p4_sm_lane[5:0]$  $5$  $0$  $R2720h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F18 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $29$  $R2724h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path4$  $RW$  $0h$  $$
$$dfe_f23_p4_sm_lane[4:0]$  $28$  $24$  $R2724h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F23 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $22$  $R2724h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path4$  $RW$  $0h$  $$
$$dfe_f22_p4_sm_lane[5:0]$  $21$  $16$  $R2724h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F22 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $14$  $R2724h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path4$  $RW$  $0h$  $$
$$dfe_f21_p4_sm_lane[5:0]$  $13$  $8$  $R2724h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F21 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $6$  $R2724h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path4$  $RW$  $0h$  $$
$$dfe_f20_msb_p4_sm_lane[5:0]$  $5$  $0$  $R2724h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F20 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $29$  $R2728h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path4$  $RW$  $0h$  $$
$$dfe_f27_p4_sm_lane[4:0]$  $28$  $24$  $R2728h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F27 In Sign-magnitude Format internal$
$$RESERVED$  $23$  $21$  $R2728h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path4$  $RW$  $0h$  $$
$$dfe_f26_p4_sm_lane[4:0]$  $20$  $16$  $R2728h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F26 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $13$  $R2728h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path4$  $RW$  $0h$  $$
$$dfe_f25_p4_sm_lane[4:0]$  $12$  $8$  $R2728h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F25 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $5$  $R2728h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path4$  $RW$  $0h$  $$
$$dfe_f24_p4_sm_lane[4:0]$  $4$  $0$  $R2728h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F24 In Sign-magnitude Format internal$
$$RESERVED$  $31$  $24$  $R272Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path4$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $R272Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path4$  $RW$  $0h$  $$
$$dfe_f30_p4_sm_lane[4:0]$  $20$  $16$  $R272Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F30 In Sign-magnitude Format internal$
$$RESERVED$  $15$  $13$  $R272Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path4$  $RW$  $0h$  $$
$$dfe_f29_p4_sm_lane[4:0]$  $12$  $8$  $R272Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F29 In Sign-magnitude Format internal$
$$RESERVED$  $7$  $5$  $R272Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path4$  $RW$  $0h$  $$
$$dfe_f28_p4_sm_lane[4:0]$  $4$  $0$  $R272Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F28 In Sign-magnitude Format internal$
$$dfe_dc_s_bot_p1_2c_lane[7:0]$  $31$  $24$  $R2730h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path1$  $R$  $0h$  $DFE Read Back For Slicer Bot Path1 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_d_top_p1_2c_lane[7:0]$  $23$  $16$  $R2730h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path1$  $R$  $0h$  $DFE Read Back For Data Top Path1 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_d_mid_p1_2c_lane[7:0]$  $15$  $8$  $R2730h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path1$  $R$  $0h$  $DFE Read Back For Data Mid Path1 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_d_bot_p1_2c_lane[7:0]$  $7$  $0$  $R2730h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path1$  $R$  $0h$  $DFE Read Back For Data Bot Path1 Sampler Tap DC In 2's Complement Format internal$
$$dfe_vref_bot_p1_2c_lane[7:0]$  $31$  $24$  $R2734h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path1$  $R$  $0h$  $DFE Read Back For Bot Path1 Sampler Tap VREF In 2's Complement Format internal$
$$dfe_dc_e_p1_2c_lane[7:0]$  $23$  $16$  $R2734h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path1$  $R$  $0h$  $DFE Read Back For Edge Path1 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_s_top_p1_2c_lane[7:0]$  $15$  $8$  $R2734h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path1$  $R$  $0h$  $DFE Read Back For Slicer Top Path1 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_s_mid_p1_2c_lane[7:0]$  $7$  $0$  $R2734h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path1$  $R$  $0h$  $DFE Read Back For Slicer Mid Path1 Sampler Tap DC In 2's Complement Format internal$
$$dfe_f0_d_mid_p1_2c_lane[7:0]$  $31$  $24$  $R2738h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path1$  $R$  $0h$  $DFE Read Back For Data Mid Path1 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f0_d_bot_p1_2c_lane[7:0]$  $23$  $16$  $R2738h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path1$  $R$  $0h$  $DFE Read Back For Data Bot Path1 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_vref_top_p1_2c_lane[7:0]$  $15$  $8$  $R2738h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path1$  $R$  $0h$  $DFE Read Back For Top Path1 Sampler Tap VREF In 2's Complement Format internal$
$$dfe_vref_mid_p1_2c_lane[7:0]$  $7$  $0$  $R2738h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path1$  $R$  $0h$  $DFE Read Back For Mid Path1 Sampler Tap VREF In 2's Complement Format internal$
$$dfe_f0_s_top_p1_2c_lane[7:0]$  $31$  $24$  $R273Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path1$  $R$  $0h$  $DFE Read Back For Slicer Top Path1 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f0_s_mid_p1_2c_lane[7:0]$  $23$  $16$  $R273Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path1$  $R$  $0h$  $DFE Read Back For Slicer Mid Path1 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f0_s_bot_p1_2c_lane[7:0]$  $15$  $8$  $R273Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path1$  $R$  $0h$  $DFE Read Back For Slicer Bot Path1 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f0_d_top_p1_2c_lane[7:0]$  $7$  $0$  $R273Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path1$  $R$  $0h$  $DFE Read Back For Data Top Path1 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f2_s_bot_p1_2c_lane[7:0]$  $31$  $24$  $R2740h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path1$  $R$  $0h$  $DFE Read Back For Slicer Bot Path1 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f2_d_top_p1_2c_lane[7:0]$  $23$  $16$  $R2740h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path1$  $R$  $0h$  $DFE Read Back For Data Top Path1 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f2_d_mid_p1_2c_lane[7:0]$  $15$  $8$  $R2740h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path1$  $R$  $0h$  $DFE Read Back For Data Mid Path1 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f2_d_bot_p1_2c_lane[7:0]$  $7$  $0$  $R2740h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path1$  $R$  $0h$  $DFE Read Back For Data Bot Path1 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f3_d_mid_p1_2c_lane[7:0]$  $31$  $24$  $R2744h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path1$  $R$  $0h$  $DFE Read Back For Data Mid Path1 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f3_d_bot_p1_2c_lane[7:0]$  $23$  $16$  $R2744h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path1$  $R$  $0h$  $DFE Read Back For Data Bot Path1 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f2_s_top_p1_2c_lane[7:0]$  $15$  $8$  $R2744h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path1$  $R$  $0h$  $DFE Read Back For Slicer Top Path1 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f2_s_mid_p1_2c_lane[7:0]$  $7$  $0$  $R2744h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path1$  $R$  $0h$  $DFE Read Back For Slicer Mid Path1 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f3_s_top_p1_2c_lane[7:0]$  $31$  $24$  $R2748h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path1$  $R$  $0h$  $DFE Read Back For Slicer Top Path1 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f3_s_mid_p1_2c_lane[7:0]$  $23$  $16$  $R2748h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path1$  $R$  $0h$  $DFE Read Back For Slicer Mid Path1 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f3_s_bot_p1_2c_lane[7:0]$  $15$  $8$  $R2748h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path1$  $R$  $0h$  $DFE Read Back For Slicer Bot Path1 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f3_d_top_p1_2c_lane[7:0]$  $7$  $0$  $R2748h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path1$  $R$  $0h$  $DFE Read Back For Data Top Path1 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f4_s_bot_p1_2c_lane[7:0]$  $31$  $24$  $R274Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path1$  $R$  $0h$  $DFE Read Back For Slicer Bot Path1 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f4_d_top_p1_2c_lane[7:0]$  $23$  $16$  $R274Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path1$  $R$  $0h$  $DFE Read Back For Data Top Path1 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f4_d_mid_p1_2c_lane[7:0]$  $15$  $8$  $R274Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path1$  $R$  $0h$  $DFE Read Back For Data Mid Path1 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f4_d_bot_p1_2c_lane[7:0]$  $7$  $0$  $R274Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path1$  $R$  $0h$  $DFE Read Back For Data Bot Path1 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f5_mid_p1_2c_lane[7:0]$  $31$  $24$  $R2750h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path1$  $R$  $0h$  $DFE Read Back For Mid Path1 Sampler Tap F5 In 2's Complement Format internal$
$$dfe_f5_bot_p1_2c_lane[7:0]$  $23$  $16$  $R2750h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path1$  $R$  $0h$  $DFE Read Back For Bot Path1 Sampler Tap F5 In 2's Complement Format internal$
$$dfe_f4_s_top_p1_2c_lane[7:0]$  $15$  $8$  $R2750h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path1$  $R$  $0h$  $DFE Read Back For Slicer Top Path1 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f4_s_mid_p1_2c_lane[7:0]$  $7$  $0$  $R2750h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path1$  $R$  $0h$  $DFE Read Back For Slicer Mid Path1 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f6_top_p1_2c_lane[7:0]$  $31$  $24$  $R2754h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path1$  $R$  $0h$  $DFE Read Back For Top Path1 Sampler Tap F6 In 2's Complement Format internal$
$$dfe_f6_mid_p1_2c_lane[7:0]$  $23$  $16$  $R2754h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path1$  $R$  $0h$  $DFE Read Back For Mid Path1 Sampler Tap F6 In 2's Complement Format internal$
$$dfe_f6_bot_p1_2c_lane[7:0]$  $15$  $8$  $R2754h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path1$  $R$  $0h$  $DFE Read Back For Bot Path1 Sampler Tap F6 In 2's Complement Format internal$
$$dfe_f5_top_p1_2c_lane[7:0]$  $7$  $0$  $R2754h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path1$  $R$  $0h$  $DFE Read Back For Top Path1 Sampler Tap F5 In 2's Complement Format internal$
$$dfe_f8_bot_p1_2c_lane[7:0]$  $31$  $24$  $R2758h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path1$  $R$  $0h$  $DFE Read Back For Bot Path1 Sampler Tap F8 In 2's Complement Format internal$
$$dfe_f7_top_p1_2c_lane[7:0]$  $23$  $16$  $R2758h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path1$  $R$  $0h$  $DFE Read Back For Top Path1 Sampler Tap F7 In 2's Complement Format internal$
$$dfe_f7_mid_p1_2c_lane[7:0]$  $15$  $8$  $R2758h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path1$  $R$  $0h$  $DFE Read Back For Mid Path1 Sampler Tap F7 In 2's Complement Format internal$
$$dfe_f7_bot_p1_2c_lane[7:0]$  $7$  $0$  $R2758h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path1$  $R$  $0h$  $DFE Read Back For Bot Path1 Sampler Tap F7 In 2's Complement Format internal$
$$dfe_f9_msb_p1_2c_lane[7:0]$  $31$  $24$  $R275Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F9 In 2's Complement Format internal$
$$dfe_f9_lsb_p1_2c_lane[7:0]$  $23$  $16$  $R275Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F9 In 2's Complement Format internal$
$$dfe_f8_top_p1_2c_lane[7:0]$  $15$  $8$  $R275Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path1$  $R$  $0h$  $DFE Read Back For Top Path1 Sampler Tap F8 In 2's Complement Format internal$
$$dfe_f8_mid_p1_2c_lane[7:0]$  $7$  $0$  $R275Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path1$  $R$  $0h$  $DFE Read Back For Mid Path1 Sampler Tap F8 In 2's Complement Format internal$
$$dfe_f12_lsb_p1_2c_lane[7:0]$  $31$  $24$  $R2760h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F12 In 2's Complement Format internal$
$$dfe_f11_p1_2c_lane[7:0]$  $23$  $16$  $R2760h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F11 In 2's Complement Format internal$
$$dfe_f10_msb_p1_2c_lane[7:0]$  $15$  $8$  $R2760h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F10 In 2's Complement Format internal$
$$dfe_f10_lsb_p1_2c_lane[7:0]$  $7$  $0$  $R2760h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F10 In 2's Complement Format internal$
$$dfe_f14_msb_p1_2c_lane[7:0]$  $31$  $24$  $R2764h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F14 In 2's Complement Format internal$
$$dfe_f14_lsb_p1_2c_lane[7:0]$  $23$  $16$  $R2764h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F14 In 2's Complement Format internal$
$$dfe_f13_p1_2c_lane[7:0]$  $15$  $8$  $R2764h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F13 In 2's Complement Format internal$
$$dfe_f12_msb_p1_2c_lane[7:0]$  $7$  $0$  $R2764h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F12 In 2's Complement Format internal$
$$dfe_f17_p1_2c_lane[7:0]$  $31$  $24$  $R2768h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F17 In 2's Complement Format internal$
$$dfe_f16_msb_p1_2c_lane[7:0]$  $23$  $16$  $R2768h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F16 In 2's Complement Format internal$
$$dfe_f16_lsb_p1_2c_lane[7:0]$  $15$  $8$  $R2768h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F16 In 2's Complement Format internal$
$$dfe_f15_p1_2c_lane[7:0]$  $7$  $0$  $R2768h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F15 In 2's Complement Format internal$
$$dfe_f20_lsb_p1_2c_lane[7:0]$  $31$  $24$  $R276Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F20 In 2's Complement Format internal$
$$dfe_f19_p1_2c_lane[7:0]$  $23$  $16$  $R276Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F19 In 2's Complement Format internal$
$$dfe_f18_msb_p1_2c_lane[7:0]$  $15$  $8$  $R276Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F18 In 2's Complement Format internal$
$$dfe_f18_lsb_p1_2c_lane[7:0]$  $7$  $0$  $R276Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F18 In 2's Complement Format internal$
$$dfe_f23_p1_2c_lane[7:0]$  $31$  $24$  $R2770h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F23 In 2's Complement Format internal$
$$dfe_f22_p1_2c_lane[7:0]$  $23$  $16$  $R2770h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F22 In 2's Complement Format internal$
$$dfe_f21_p1_2c_lane[7:0]$  $15$  $8$  $R2770h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F21 In 2's Complement Format internal$
$$dfe_f20_msb_p1_2c_lane[7:0]$  $7$  $0$  $R2770h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F20 In 2's Complement Format internal$
$$dfe_f27_p1_2c_lane[7:0]$  $31$  $24$  $R2774h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F27 In 2's Complement Format internal$
$$dfe_f26_p1_2c_lane[7:0]$  $23$  $16$  $R2774h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F26 In 2's Complement Format internal$
$$dfe_f25_p1_2c_lane[7:0]$  $15$  $8$  $R2774h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F25 In 2's Complement Format internal$
$$dfe_f24_p1_2c_lane[7:0]$  $7$  $0$  $R2774h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F24 In 2's Complement Format internal$
$$RESERVED$  $31$  $24$  $R2778h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path1$  $RW$  $0h$  $$
$$dfe_f30_p1_2c_lane[7:0]$  $23$  $16$  $R2778h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F30 In 2's Complement Format internal$
$$dfe_f29_p1_2c_lane[7:0]$  $15$  $8$  $R2778h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F29 In 2's Complement Format internal$
$$dfe_f28_p1_2c_lane[7:0]$  $7$  $0$  $R2778h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F28 In 2's Complement Format internal$
$$dfe_dc_s_bot_p2_2c_lane[7:0]$  $31$  $24$  $R277Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path2$  $R$  $0h$  $DFE Read Back For Slicer Bot Path2 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_d_top_p2_2c_lane[7:0]$  $23$  $16$  $R277Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path2$  $R$  $0h$  $DFE Read Back For Data Top Path2 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_d_mid_p2_2c_lane[7:0]$  $15$  $8$  $R277Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path2$  $R$  $0h$  $DFE Read Back For Data Mid Path2 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_d_bot_p2_2c_lane[7:0]$  $7$  $0$  $R277Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path2$  $R$  $0h$  $DFE Read Back For Data Bot Path2 Sampler Tap DC In 2's Complement Format internal$
$$dfe_vref_bot_p2_2c_lane[7:0]$  $31$  $24$  $R2780h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path2$  $R$  $0h$  $DFE Read Back For Bot Path2 Sampler Tap VREF In 2's Complement Format internal$
$$dfe_dc_e_p2_2c_lane[7:0]$  $23$  $16$  $R2780h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path2$  $R$  $0h$  $DFE Read Back For Edge Path2 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_s_top_p2_2c_lane[7:0]$  $15$  $8$  $R2780h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path2$  $R$  $0h$  $DFE Read Back For Slicer Top Path2 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_s_mid_p2_2c_lane[7:0]$  $7$  $0$  $R2780h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path2$  $R$  $0h$  $DFE Read Back For Slicer Mid Path2 Sampler Tap DC In 2's Complement Format internal$
$$dfe_f0_d_mid_p2_2c_lane[7:0]$  $31$  $24$  $R2784h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path2$  $R$  $0h$  $DFE Read Back For Data Mid Path2 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f0_d_bot_p2_2c_lane[7:0]$  $23$  $16$  $R2784h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path2$  $R$  $0h$  $DFE Read Back For Data Bot Path2 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_vref_top_p2_2c_lane[7:0]$  $15$  $8$  $R2784h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path2$  $R$  $0h$  $DFE Read Back For Top Path2 Sampler Tap VREF In 2's Complement Format internal$
$$dfe_vref_mid_p2_2c_lane[7:0]$  $7$  $0$  $R2784h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path2$  $R$  $0h$  $DFE Read Back For Mid Path2 Sampler Tap VREF In 2's Complement Format internal$
$$dfe_f0_s_top_p2_2c_lane[7:0]$  $31$  $24$  $R2788h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path2$  $R$  $0h$  $DFE Read Back For Slicer Top Path2 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f0_s_mid_p2_2c_lane[7:0]$  $23$  $16$  $R2788h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path2$  $R$  $0h$  $DFE Read Back For Slicer Mid Path2 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f0_s_bot_p2_2c_lane[7:0]$  $15$  $8$  $R2788h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path2$  $R$  $0h$  $DFE Read Back For Slicer Bot Path2 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f0_d_top_p2_2c_lane[7:0]$  $7$  $0$  $R2788h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path2$  $R$  $0h$  $DFE Read Back For Data Top Path2 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f2_s_bot_p2_2c_lane[7:0]$  $31$  $24$  $R278Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path2$  $R$  $0h$  $DFE Read Back For Slicer Bot Path2 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f2_d_top_p2_2c_lane[7:0]$  $23$  $16$  $R278Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path2$  $R$  $0h$  $DFE Read Back For Data Top Path2 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f2_d_mid_p2_2c_lane[7:0]$  $15$  $8$  $R278Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path2$  $R$  $0h$  $DFE Read Back For Data Mid Path2 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f2_d_bot_p2_2c_lane[7:0]$  $7$  $0$  $R278Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path2$  $R$  $0h$  $DFE Read Back For Data Bot Path2 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f3_d_mid_p2_2c_lane[7:0]$  $31$  $24$  $R2790h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path2$  $R$  $0h$  $DFE Read Back For Data Mid Path2 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f3_d_bot_p2_2c_lane[7:0]$  $23$  $16$  $R2790h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path2$  $R$  $0h$  $DFE Read Back For Data Bot Path2 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f2_s_top_p2_2c_lane[7:0]$  $15$  $8$  $R2790h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path2$  $R$  $0h$  $DFE Read Back For Slicer Top Path2 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f2_s_mid_p2_2c_lane[7:0]$  $7$  $0$  $R2790h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path2$  $R$  $0h$  $DFE Read Back For Slicer Mid Path2 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f3_s_top_p2_2c_lane[7:0]$  $31$  $24$  $R2794h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path2$  $R$  $0h$  $DFE Read Back For Slicer Top Path2 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f3_s_mid_p2_2c_lane[7:0]$  $23$  $16$  $R2794h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path2$  $R$  $0h$  $DFE Read Back For Slicer Mid Path2 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f3_s_bot_p2_2c_lane[7:0]$  $15$  $8$  $R2794h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path2$  $R$  $0h$  $DFE Read Back For Slicer Bot Path2 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f3_d_top_p2_2c_lane[7:0]$  $7$  $0$  $R2794h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path2$  $R$  $0h$  $DFE Read Back For Data Top Path2 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f4_s_bot_p2_2c_lane[7:0]$  $31$  $24$  $R2798h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path2$  $R$  $0h$  $DFE Read Back For Slicer Bot Path2 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f4_d_top_p2_2c_lane[7:0]$  $23$  $16$  $R2798h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path2$  $R$  $0h$  $DFE Read Back For Data Top Path2 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f4_d_mid_p2_2c_lane[7:0]$  $15$  $8$  $R2798h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path2$  $R$  $0h$  $DFE Read Back For Data Mid Path2 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f4_d_bot_p2_2c_lane[7:0]$  $7$  $0$  $R2798h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path2$  $R$  $0h$  $DFE Read Back For Data Bot Path2 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f5_mid_p2_2c_lane[7:0]$  $31$  $24$  $R279Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path2$  $R$  $0h$  $DFE Read Back For Mid Path2 Sampler Tap F5 In 2's Complement Format internal$
$$dfe_f5_bot_p2_2c_lane[7:0]$  $23$  $16$  $R279Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path2$  $R$  $0h$  $DFE Read Back For Bot Path2 Sampler Tap F5 In 2's Complement Format internal$
$$dfe_f4_s_top_p2_2c_lane[7:0]$  $15$  $8$  $R279Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path2$  $R$  $0h$  $DFE Read Back For Slicer Top Path2 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f4_s_mid_p2_2c_lane[7:0]$  $7$  $0$  $R279Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path2$  $R$  $0h$  $DFE Read Back For Slicer Mid Path2 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f6_top_p2_2c_lane[7:0]$  $31$  $24$  $R27A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path2$  $R$  $0h$  $DFE Read Back For Top Path2 Sampler Tap F6 In 2's Complement Format internal$
$$dfe_f6_mid_p2_2c_lane[7:0]$  $23$  $16$  $R27A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path2$  $R$  $0h$  $DFE Read Back For Mid Path2 Sampler Tap F6 In 2's Complement Format internal$
$$dfe_f6_bot_p2_2c_lane[7:0]$  $15$  $8$  $R27A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path2$  $R$  $0h$  $DFE Read Back For Bot Path2 Sampler Tap F6 In 2's Complement Format internal$
$$dfe_f5_top_p2_2c_lane[7:0]$  $7$  $0$  $R27A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path2$  $R$  $0h$  $DFE Read Back For Top Path2 Sampler Tap F5 In 2's Complement Format internal$
$$dfe_f8_bot_p2_2c_lane[7:0]$  $31$  $24$  $R27A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path2$  $R$  $0h$  $DFE Read Back For Bot Path2 Sampler Tap F8 In 2's Complement Format internal$
$$dfe_f7_top_p2_2c_lane[7:0]$  $23$  $16$  $R27A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path2$  $R$  $0h$  $DFE Read Back For Top Path2 Sampler Tap F7 In 2's Complement Format internal$
$$dfe_f7_mid_p2_2c_lane[7:0]$  $15$  $8$  $R27A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path2$  $R$  $0h$  $DFE Read Back For Mid Path2 Sampler Tap F7 In 2's Complement Format internal$
$$dfe_f7_bot_p2_2c_lane[7:0]$  $7$  $0$  $R27A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path2$  $R$  $0h$  $DFE Read Back For Bot Path2 Sampler Tap F7 In 2's Complement Format internal$
$$dfe_f9_msb_p2_2c_lane[7:0]$  $31$  $24$  $R27A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F9 In 2's Complement Format internal$
$$dfe_f9_lsb_p2_2c_lane[7:0]$  $23$  $16$  $R27A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F9 In 2's Complement Format internal$
$$dfe_f8_top_p2_2c_lane[7:0]$  $15$  $8$  $R27A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path2$  $R$  $0h$  $DFE Read Back For Top Path2 Sampler Tap F8 In 2's Complement Format internal$
$$dfe_f8_mid_p2_2c_lane[7:0]$  $7$  $0$  $R27A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path2$  $R$  $0h$  $DFE Read Back For Mid Path2 Sampler Tap F8 In 2's Complement Format internal$
$$dfe_f12_lsb_p2_2c_lane[7:0]$  $31$  $24$  $R27ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F12 In 2's Complement Format internal$
$$dfe_f11_p2_2c_lane[7:0]$  $23$  $16$  $R27ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F11 In 2's Complement Format internal$
$$dfe_f10_msb_p2_2c_lane[7:0]$  $15$  $8$  $R27ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F10 In 2's Complement Format internal$
$$dfe_f10_lsb_p2_2c_lane[7:0]$  $7$  $0$  $R27ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F10 In 2's Complement Format internal$
$$dfe_f14_msb_p2_2c_lane[7:0]$  $31$  $24$  $R27B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F14 In 2's Complement Format internal$
$$dfe_f14_lsb_p2_2c_lane[7:0]$  $23$  $16$  $R27B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F14 In 2's Complement Format internal$
$$dfe_f13_p2_2c_lane[7:0]$  $15$  $8$  $R27B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F13 In 2's Complement Format internal$
$$dfe_f12_msb_p2_2c_lane[7:0]$  $7$  $0$  $R27B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F12 In 2's Complement Format internal$
$$dfe_f17_p2_2c_lane[7:0]$  $31$  $24$  $R27B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F17 In 2's Complement Format internal$
$$dfe_f16_msb_p2_2c_lane[7:0]$  $23$  $16$  $R27B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F16 In 2's Complement Format internal$
$$dfe_f16_lsb_p2_2c_lane[7:0]$  $15$  $8$  $R27B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F16 In 2's Complement Format internal$
$$dfe_f15_p2_2c_lane[7:0]$  $7$  $0$  $R27B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F15 In 2's Complement Format internal$
$$dfe_f20_lsb_p2_2c_lane[7:0]$  $31$  $24$  $R27B8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F20 In 2's Complement Format internal$
$$dfe_f19_p2_2c_lane[7:0]$  $23$  $16$  $R27B8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F19 In 2's Complement Format internal$
$$dfe_f18_msb_p2_2c_lane[7:0]$  $15$  $8$  $R27B8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F18 In 2's Complement Format internal$
$$dfe_f18_lsb_p2_2c_lane[7:0]$  $7$  $0$  $R27B8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F18 In 2's Complement Format internal$
$$dfe_f23_p2_2c_lane[7:0]$  $31$  $24$  $R27BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F23 In 2's Complement Format internal$
$$dfe_f22_p2_2c_lane[7:0]$  $23$  $16$  $R27BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F22 In 2's Complement Format internal$
$$dfe_f21_p2_2c_lane[7:0]$  $15$  $8$  $R27BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F21 In 2's Complement Format internal$
$$dfe_f20_msb_p2_2c_lane[7:0]$  $7$  $0$  $R27BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F20 In 2's Complement Format internal$
$$dfe_f27_p2_2c_lane[7:0]$  $31$  $24$  $R27C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F27 In 2's Complement Format internal$
$$dfe_f26_p2_2c_lane[7:0]$  $23$  $16$  $R27C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F26 In 2's Complement Format internal$
$$dfe_f25_p2_2c_lane[7:0]$  $15$  $8$  $R27C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F25 In 2's Complement Format internal$
$$dfe_f24_p2_2c_lane[7:0]$  $7$  $0$  $R27C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F24 In 2's Complement Format internal$
$$RESERVED$  $31$  $24$  $R27C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path2$  $RW$  $0h$  $$
$$dfe_f30_p2_2c_lane[7:0]$  $23$  $16$  $R27C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F30 In 2's Complement Format internal$
$$dfe_f29_p2_2c_lane[7:0]$  $15$  $8$  $R27C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F29 In 2's Complement Format internal$
$$dfe_f28_p2_2c_lane[7:0]$  $7$  $0$  $R27C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F28 In 2's Complement Format internal$
$$dfe_dc_s_bot_p3_2c_lane[7:0]$  $31$  $24$  $R27C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path3$  $R$  $0h$  $DFE Read Back For Slicer Bot Path3 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_d_top_p3_2c_lane[7:0]$  $23$  $16$  $R27C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path3$  $R$  $0h$  $DFE Read Back For Data Top Path3 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_d_mid_p3_2c_lane[7:0]$  $15$  $8$  $R27C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path3$  $R$  $0h$  $DFE Read Back For Data Mid Path3 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_d_bot_p3_2c_lane[7:0]$  $7$  $0$  $R27C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path3$  $R$  $0h$  $DFE Read Back For Data Bot Path3 Sampler Tap DC In 2's Complement Format internal$
$$dfe_vref_bot_p3_2c_lane[7:0]$  $31$  $24$  $R27CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path3$  $R$  $0h$  $DFE Read Back For Bot Path3 Sampler Tap VREF In 2's Complement Format internal$
$$dfe_dc_e_p3_2c_lane[7:0]$  $23$  $16$  $R27CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path3$  $R$  $0h$  $DFE Read Back For Edge Path3 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_s_top_p3_2c_lane[7:0]$  $15$  $8$  $R27CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path3$  $R$  $0h$  $DFE Read Back For Slicer Top Path3 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_s_mid_p3_2c_lane[7:0]$  $7$  $0$  $R27CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path3$  $R$  $0h$  $DFE Read Back For Slicer Mid Path3 Sampler Tap DC In 2's Complement Format internal$
$$dfe_f0_d_mid_p3_2c_lane[7:0]$  $31$  $24$  $R27D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path3$  $R$  $0h$  $DFE Read Back For Data Mid Path3 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f0_d_bot_p3_2c_lane[7:0]$  $23$  $16$  $R27D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path3$  $R$  $0h$  $DFE Read Back For Data Bot Path3 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_vref_top_p3_2c_lane[7:0]$  $15$  $8$  $R27D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path3$  $R$  $0h$  $DFE Read Back For Top Path3 Sampler Tap VREF In 2's Complement Format internal$
$$dfe_vref_mid_p3_2c_lane[7:0]$  $7$  $0$  $R27D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path3$  $R$  $0h$  $DFE Read Back For Mid Path3 Sampler Tap VREF In 2's Complement Format internal$
$$dfe_f0_s_top_p3_2c_lane[7:0]$  $31$  $24$  $R27D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path3$  $R$  $0h$  $DFE Read Back For Slicer Top Path3 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f0_s_mid_p3_2c_lane[7:0]$  $23$  $16$  $R27D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path3$  $R$  $0h$  $DFE Read Back For Slicer Mid Path3 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f0_s_bot_p3_2c_lane[7:0]$  $15$  $8$  $R27D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path3$  $R$  $0h$  $DFE Read Back For Slicer Bot Path3 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f0_d_top_p3_2c_lane[7:0]$  $7$  $0$  $R27D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path3$  $R$  $0h$  $DFE Read Back For Data Top Path3 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f2_s_bot_p3_2c_lane[7:0]$  $31$  $24$  $R27D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path3$  $R$  $0h$  $DFE Read Back For Slicer Bot Path3 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f2_d_top_p3_2c_lane[7:0]$  $23$  $16$  $R27D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path3$  $R$  $0h$  $DFE Read Back For Data Top Path3 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f2_d_mid_p3_2c_lane[7:0]$  $15$  $8$  $R27D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path3$  $R$  $0h$  $DFE Read Back For Data Mid Path3 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f2_d_bot_p3_2c_lane[7:0]$  $7$  $0$  $R27D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path3$  $R$  $0h$  $DFE Read Back For Data Bot Path3 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f3_d_mid_p3_2c_lane[7:0]$  $31$  $24$  $R27DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path3$  $R$  $0h$  $DFE Read Back For Data Mid Path3 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f3_d_bot_p3_2c_lane[7:0]$  $23$  $16$  $R27DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path3$  $R$  $0h$  $DFE Read Back For Data Bot Path3 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f2_s_top_p3_2c_lane[7:0]$  $15$  $8$  $R27DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path3$  $R$  $0h$  $DFE Read Back For Slicer Top Path3 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f2_s_mid_p3_2c_lane[7:0]$  $7$  $0$  $R27DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path3$  $R$  $0h$  $DFE Read Back For Slicer Mid Path3 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f3_s_top_p3_2c_lane[7:0]$  $31$  $24$  $R27E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path3$  $R$  $0h$  $DFE Read Back For Slicer Top Path3 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f3_s_mid_p3_2c_lane[7:0]$  $23$  $16$  $R27E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path3$  $R$  $0h$  $DFE Read Back For Slicer Mid Path3 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f3_s_bot_p3_2c_lane[7:0]$  $15$  $8$  $R27E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path3$  $R$  $0h$  $DFE Read Back For Slicer Bot Path3 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f3_d_top_p3_2c_lane[7:0]$  $7$  $0$  $R27E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path3$  $R$  $0h$  $DFE Read Back For Data Top Path3 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f4_s_bot_p3_2c_lane[7:0]$  $31$  $24$  $R27E4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path3$  $R$  $0h$  $DFE Read Back For Slicer Bot Path3 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f4_d_top_p3_2c_lane[7:0]$  $23$  $16$  $R27E4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path3$  $R$  $0h$  $DFE Read Back For Data Top Path3 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f4_d_mid_p3_2c_lane[7:0]$  $15$  $8$  $R27E4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path3$  $R$  $0h$  $DFE Read Back For Data Mid Path3 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f4_d_bot_p3_2c_lane[7:0]$  $7$  $0$  $R27E4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path3$  $R$  $0h$  $DFE Read Back For Data Bot Path3 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f5_mid_p3_2c_lane[7:0]$  $31$  $24$  $R27E8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path3$  $R$  $0h$  $DFE Read Back For Mid Path3 Sampler Tap F5 In 2's Complement Format internal$
$$dfe_f5_bot_p3_2c_lane[7:0]$  $23$  $16$  $R27E8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path3$  $R$  $0h$  $DFE Read Back For Bot Path3 Sampler Tap F5 In 2's Complement Format internal$
$$dfe_f4_s_top_p3_2c_lane[7:0]$  $15$  $8$  $R27E8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path3$  $R$  $0h$  $DFE Read Back For Slicer Top Path3 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f4_s_mid_p3_2c_lane[7:0]$  $7$  $0$  $R27E8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path3$  $R$  $0h$  $DFE Read Back For Slicer Mid Path3 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f6_top_p3_2c_lane[7:0]$  $31$  $24$  $R27ECh$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path3$  $R$  $0h$  $DFE Read Back For Top Path3 Sampler Tap F6 In 2's Complement Format internal$
$$dfe_f6_mid_p3_2c_lane[7:0]$  $23$  $16$  $R27ECh$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path3$  $R$  $0h$  $DFE Read Back For Mid Path3 Sampler Tap F6 In 2's Complement Format internal$
$$dfe_f6_bot_p3_2c_lane[7:0]$  $15$  $8$  $R27ECh$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path3$  $R$  $0h$  $DFE Read Back For Bot Path3 Sampler Tap F6 In 2's Complement Format internal$
$$dfe_f5_top_p3_2c_lane[7:0]$  $7$  $0$  $R27ECh$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path3$  $R$  $0h$  $DFE Read Back For Top Path3 Sampler Tap F5 In 2's Complement Format internal$
$$dfe_f8_bot_p3_2c_lane[7:0]$  $31$  $24$  $R27F0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path3$  $R$  $0h$  $DFE Read Back For Bot Path3 Sampler Tap F8 In 2's Complement Format internal$
$$dfe_f7_top_p3_2c_lane[7:0]$  $23$  $16$  $R27F0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path3$  $R$  $0h$  $DFE Read Back For Top Path3 Sampler Tap F7 In 2's Complement Format internal$
$$dfe_f7_mid_p3_2c_lane[7:0]$  $15$  $8$  $R27F0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path3$  $R$  $0h$  $DFE Read Back For Mid Path3 Sampler Tap F7 In 2's Complement Format internal$
$$dfe_f7_bot_p3_2c_lane[7:0]$  $7$  $0$  $R27F0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path3$  $R$  $0h$  $DFE Read Back For Bot Path3 Sampler Tap F7 In 2's Complement Format internal$
$$dfe_f9_msb_p3_2c_lane[7:0]$  $31$  $24$  $R27F4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F9 In 2's Complement Format internal$
$$dfe_f9_lsb_p3_2c_lane[7:0]$  $23$  $16$  $R27F4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F9 In 2's Complement Format internal$
$$dfe_f8_top_p3_2c_lane[7:0]$  $15$  $8$  $R27F4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path3$  $R$  $0h$  $DFE Read Back For Top Path3 Sampler Tap F8 In 2's Complement Format internal$
$$dfe_f8_mid_p3_2c_lane[7:0]$  $7$  $0$  $R27F4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path3$  $R$  $0h$  $DFE Read Back For Mid Path3 Sampler Tap F8 In 2's Complement Format internal$
$$dfe_f12_lsb_p3_2c_lane[7:0]$  $31$  $24$  $R27F8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F12 In 2's Complement Format internal$
$$dfe_f11_p3_2c_lane[7:0]$  $23$  $16$  $R27F8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F11 In 2's Complement Format internal$
$$dfe_f10_msb_p3_2c_lane[7:0]$  $15$  $8$  $R27F8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F10 In 2's Complement Format internal$
$$dfe_f10_lsb_p3_2c_lane[7:0]$  $7$  $0$  $R27F8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F10 In 2's Complement Format internal$
$$dfe_f14_msb_p3_2c_lane[7:0]$  $31$  $24$  $R27FCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F14 In 2's Complement Format internal$
$$dfe_f14_lsb_p3_2c_lane[7:0]$  $23$  $16$  $R27FCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F14 In 2's Complement Format internal$
$$dfe_f13_p3_2c_lane[7:0]$  $15$  $8$  $R27FCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F13 In 2's Complement Format internal$
$$dfe_f12_msb_p3_2c_lane[7:0]$  $7$  $0$  $R27FCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F12 In 2's Complement Format internal$
$$dfe_f17_p3_2c_lane[7:0]$  $31$  $24$  $R2800h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F17 In 2's Complement Format internal$
$$dfe_f16_msb_p3_2c_lane[7:0]$  $23$  $16$  $R2800h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F16 In 2's Complement Format internal$
$$dfe_f16_lsb_p3_2c_lane[7:0]$  $15$  $8$  $R2800h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F16 In 2's Complement Format internal$
$$dfe_f15_p3_2c_lane[7:0]$  $7$  $0$  $R2800h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F15 In 2's Complement Format internal$
$$dfe_f20_lsb_p3_2c_lane[7:0]$  $31$  $24$  $R2804h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F20 In 2's Complement Format internal$
$$dfe_f19_p3_2c_lane[7:0]$  $23$  $16$  $R2804h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F19 In 2's Complement Format internal$
$$dfe_f18_msb_p3_2c_lane[7:0]$  $15$  $8$  $R2804h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F18 In 2's Complement Format internal$
$$dfe_f18_lsb_p3_2c_lane[7:0]$  $7$  $0$  $R2804h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F18 In 2's Complement Format internal$
$$dfe_f23_p3_2c_lane[7:0]$  $31$  $24$  $R2808h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F23 In 2's Complement Format internal$
$$dfe_f22_p3_2c_lane[7:0]$  $23$  $16$  $R2808h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F22 In 2's Complement Format internal$
$$dfe_f21_p3_2c_lane[7:0]$  $15$  $8$  $R2808h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F21 In 2's Complement Format internal$
$$dfe_f20_msb_p3_2c_lane[7:0]$  $7$  $0$  $R2808h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F20 In 2's Complement Format internal$
$$dfe_f27_p3_2c_lane[7:0]$  $31$  $24$  $R280Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F27 In 2's Complement Format internal$
$$dfe_f26_p3_2c_lane[7:0]$  $23$  $16$  $R280Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F26 In 2's Complement Format internal$
$$dfe_f25_p3_2c_lane[7:0]$  $15$  $8$  $R280Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F25 In 2's Complement Format internal$
$$dfe_f24_p3_2c_lane[7:0]$  $7$  $0$  $R280Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F24 In 2's Complement Format internal$
$$RESERVED$  $31$  $24$  $R2810h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path3$  $RW$  $0h$  $$
$$dfe_f30_p3_2c_lane[7:0]$  $23$  $16$  $R2810h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F30 In 2's Complement Format internal$
$$dfe_f29_p3_2c_lane[7:0]$  $15$  $8$  $R2810h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F29 In 2's Complement Format internal$
$$dfe_f28_p3_2c_lane[7:0]$  $7$  $0$  $R2810h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F28 In 2's Complement Format internal$
$$dfe_dc_s_bot_p4_2c_lane[7:0]$  $31$  $24$  $R2814h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path4$  $R$  $0h$  $DFE Read Back For Slicer Bot Path4 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_d_top_p4_2c_lane[7:0]$  $23$  $16$  $R2814h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path4$  $R$  $0h$  $DFE Read Back For Data Top Path4 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_d_mid_p4_2c_lane[7:0]$  $15$  $8$  $R2814h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path4$  $R$  $0h$  $DFE Read Back For Data Mid Path4 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_d_bot_p4_2c_lane[7:0]$  $7$  $0$  $R2814h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path4$  $R$  $0h$  $DFE Read Back For Data Bot Path4 Sampler Tap DC In 2's Complement Format internal$
$$dfe_vref_bot_p4_2c_lane[7:0]$  $31$  $24$  $R2818h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path4$  $R$  $0h$  $DFE Read Back For Bot Path4 Sampler Tap VREF In 2's Complement Format internal$
$$dfe_dc_e_p4_2c_lane[7:0]$  $23$  $16$  $R2818h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path4$  $R$  $0h$  $DFE Read Back For Edge Path4 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_s_top_p4_2c_lane[7:0]$  $15$  $8$  $R2818h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path4$  $R$  $0h$  $DFE Read Back For Slicer Top Path4 Sampler Tap DC In 2's Complement Format internal$
$$dfe_dc_s_mid_p4_2c_lane[7:0]$  $7$  $0$  $R2818h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path4$  $R$  $0h$  $DFE Read Back For Slicer Mid Path4 Sampler Tap DC In 2's Complement Format internal$
$$dfe_f0_d_mid_p4_2c_lane[7:0]$  $31$  $24$  $R281Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path4$  $R$  $0h$  $DFE Read Back For Data Mid Path4 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f0_d_bot_p4_2c_lane[7:0]$  $23$  $16$  $R281Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path4$  $R$  $0h$  $DFE Read Back For Data Bot Path4 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_vref_top_p4_2c_lane[7:0]$  $15$  $8$  $R281Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path4$  $R$  $0h$  $DFE Read Back For Top Path4 Sampler Tap VREF In 2's Complement Format internal$
$$dfe_vref_mid_p4_2c_lane[7:0]$  $7$  $0$  $R281Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path4$  $R$  $0h$  $DFE Read Back For Mid Path4 Sampler Tap VREF In 2's Complement Format internal$
$$dfe_f0_s_top_p4_2c_lane[7:0]$  $31$  $24$  $R2820h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path4$  $R$  $0h$  $DFE Read Back For Slicer Top Path4 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f0_s_mid_p4_2c_lane[7:0]$  $23$  $16$  $R2820h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path4$  $R$  $0h$  $DFE Read Back For Slicer Mid Path4 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f0_s_bot_p4_2c_lane[7:0]$  $15$  $8$  $R2820h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path4$  $R$  $0h$  $DFE Read Back For Slicer Bot Path4 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f0_d_top_p4_2c_lane[7:0]$  $7$  $0$  $R2820h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path4$  $R$  $0h$  $DFE Read Back For Data Top Path4 Sampler Tap F0 In 2's Complement Format internal$
$$dfe_f2_s_bot_p4_2c_lane[7:0]$  $31$  $24$  $R2824h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path4$  $R$  $0h$  $DFE Read Back For Slicer Bot Path4 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f2_d_top_p4_2c_lane[7:0]$  $23$  $16$  $R2824h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path4$  $R$  $0h$  $DFE Read Back For Data Top Path4 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f2_d_mid_p4_2c_lane[7:0]$  $15$  $8$  $R2824h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path4$  $R$  $0h$  $DFE Read Back For Data Mid Path4 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f2_d_bot_p4_2c_lane[7:0]$  $7$  $0$  $R2824h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path4$  $R$  $0h$  $DFE Read Back For Data Bot Path4 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f3_d_mid_p4_2c_lane[7:0]$  $31$  $24$  $R2828h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path4$  $R$  $0h$  $DFE Read Back For Data Mid Path4 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f3_d_bot_p4_2c_lane[7:0]$  $23$  $16$  $R2828h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path4$  $R$  $0h$  $DFE Read Back For Data Bot Path4 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f2_s_top_p4_2c_lane[7:0]$  $15$  $8$  $R2828h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path4$  $R$  $0h$  $DFE Read Back For Slicer Top Path4 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f2_s_mid_p4_2c_lane[7:0]$  $7$  $0$  $R2828h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path4$  $R$  $0h$  $DFE Read Back For Slicer Mid Path4 Sampler Tap F2 In 2's Complement Format internal$
$$dfe_f3_s_top_p4_2c_lane[7:0]$  $31$  $24$  $R282Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path4$  $R$  $0h$  $DFE Read Back For Slicer Top Path4 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f3_s_mid_p4_2c_lane[7:0]$  $23$  $16$  $R282Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path4$  $R$  $0h$  $DFE Read Back For Slicer Mid Path4 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f3_s_bot_p4_2c_lane[7:0]$  $15$  $8$  $R282Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path4$  $R$  $0h$  $DFE Read Back For Slicer Bot Path4 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f3_d_top_p4_2c_lane[7:0]$  $7$  $0$  $R282Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path4$  $R$  $0h$  $DFE Read Back For Data Top Path4 Sampler Tap F3 In 2's Complement Format internal$
$$dfe_f4_s_bot_p4_2c_lane[7:0]$  $31$  $24$  $R2830h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path4$  $R$  $0h$  $DFE Read Back For Slicer Bot Path4 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f4_d_top_p4_2c_lane[7:0]$  $23$  $16$  $R2830h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path4$  $R$  $0h$  $DFE Read Back For Data Top Path4 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f4_d_mid_p4_2c_lane[7:0]$  $15$  $8$  $R2830h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path4$  $R$  $0h$  $DFE Read Back For Data Mid Path4 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f4_d_bot_p4_2c_lane[7:0]$  $7$  $0$  $R2830h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path4$  $R$  $0h$  $DFE Read Back For Data Bot Path4 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f5_mid_p4_2c_lane[7:0]$  $31$  $24$  $R2834h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path4$  $R$  $0h$  $DFE Read Back For Mid Path4 Sampler Tap F5 In 2's Complement Format internal$
$$dfe_f5_bot_p4_2c_lane[7:0]$  $23$  $16$  $R2834h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path4$  $R$  $0h$  $DFE Read Back For Bot Path4 Sampler Tap F5 In 2's Complement Format internal$
$$dfe_f4_s_top_p4_2c_lane[7:0]$  $15$  $8$  $R2834h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path4$  $R$  $0h$  $DFE Read Back For Slicer Top Path4 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f4_s_mid_p4_2c_lane[7:0]$  $7$  $0$  $R2834h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path4$  $R$  $0h$  $DFE Read Back For Slicer Mid Path4 Sampler Tap F4 In 2's Complement Format internal$
$$dfe_f6_top_p4_2c_lane[7:0]$  $31$  $24$  $R2838h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path4$  $R$  $0h$  $DFE Read Back For Top Path4 Sampler Tap F6 In 2's Complement Format internal$
$$dfe_f6_mid_p4_2c_lane[7:0]$  $23$  $16$  $R2838h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path4$  $R$  $0h$  $DFE Read Back For Mid Path4 Sampler Tap F6 In 2's Complement Format internal$
$$dfe_f6_bot_p4_2c_lane[7:0]$  $15$  $8$  $R2838h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path4$  $R$  $0h$  $DFE Read Back For Bot Path4 Sampler Tap F6 In 2's Complement Format internal$
$$dfe_f5_top_p4_2c_lane[7:0]$  $7$  $0$  $R2838h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path4$  $R$  $0h$  $DFE Read Back For Top Path4 Sampler Tap F5 In 2's Complement Format internal$
$$dfe_f8_bot_p4_2c_lane[7:0]$  $31$  $24$  $R283Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path4$  $R$  $0h$  $DFE Read Back For Bot Path4 Sampler Tap F8 In 2's Complement Format internal$
$$dfe_f7_top_p4_2c_lane[7:0]$  $23$  $16$  $R283Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path4$  $R$  $0h$  $DFE Read Back For Top Path4 Sampler Tap F7 In 2's Complement Format internal$
$$dfe_f7_mid_p4_2c_lane[7:0]$  $15$  $8$  $R283Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path4$  $R$  $0h$  $DFE Read Back For Mid Path4 Sampler Tap F7 In 2's Complement Format internal$
$$dfe_f7_bot_p4_2c_lane[7:0]$  $7$  $0$  $R283Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path4$  $R$  $0h$  $DFE Read Back For Bot Path4 Sampler Tap F7 In 2's Complement Format internal$
$$dfe_f9_msb_p4_2c_lane[7:0]$  $31$  $24$  $R2840h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F9 In 2's Complement Format internal$
$$dfe_f9_lsb_p4_2c_lane[7:0]$  $23$  $16$  $R2840h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F9 In 2's Complement Format internal$
$$dfe_f8_top_p4_2c_lane[7:0]$  $15$  $8$  $R2840h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path4$  $R$  $0h$  $DFE Read Back For Top Path4 Sampler Tap F8 In 2's Complement Format internal$
$$dfe_f8_mid_p4_2c_lane[7:0]$  $7$  $0$  $R2840h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path4$  $R$  $0h$  $DFE Read Back For Mid Path4 Sampler Tap F8 In 2's Complement Format internal$
$$dfe_f12_lsb_p4_2c_lane[7:0]$  $31$  $24$  $R2844h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F12 In 2's Complement Format internal$
$$dfe_f11_p4_2c_lane[7:0]$  $23$  $16$  $R2844h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F11 In 2's Complement Format internal$
$$dfe_f10_msb_p4_2c_lane[7:0]$  $15$  $8$  $R2844h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F10 In 2's Complement Format internal$
$$dfe_f10_lsb_p4_2c_lane[7:0]$  $7$  $0$  $R2844h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F10 In 2's Complement Format internal$
$$dfe_f14_msb_p4_2c_lane[7:0]$  $31$  $24$  $R2848h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F14 In 2's Complement Format internal$
$$dfe_f14_lsb_p4_2c_lane[7:0]$  $23$  $16$  $R2848h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F14 In 2's Complement Format internal$
$$dfe_f13_p4_2c_lane[7:0]$  $15$  $8$  $R2848h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F13 In 2's Complement Format internal$
$$dfe_f12_msb_p4_2c_lane[7:0]$  $7$  $0$  $R2848h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F12 In 2's Complement Format internal$
$$dfe_f17_p4_2c_lane[7:0]$  $31$  $24$  $R284Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F17 In 2's Complement Format internal$
$$dfe_f16_msb_p4_2c_lane[7:0]$  $23$  $16$  $R284Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F16 In 2's Complement Format internal$
$$dfe_f16_lsb_p4_2c_lane[7:0]$  $15$  $8$  $R284Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F16 In 2's Complement Format internal$
$$dfe_f15_p4_2c_lane[7:0]$  $7$  $0$  $R284Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F15 In 2's Complement Format internal$
$$dfe_f20_lsb_p4_2c_lane[7:0]$  $31$  $24$  $R2850h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F20 In 2's Complement Format internal$
$$dfe_f19_p4_2c_lane[7:0]$  $23$  $16$  $R2850h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F19 In 2's Complement Format internal$
$$dfe_f18_msb_p4_2c_lane[7:0]$  $15$  $8$  $R2850h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F18 In 2's Complement Format internal$
$$dfe_f18_lsb_p4_2c_lane[7:0]$  $7$  $0$  $R2850h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F18 In 2's Complement Format internal$
$$dfe_f23_p4_2c_lane[7:0]$  $31$  $24$  $R2854h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F23 In 2's Complement Format internal$
$$dfe_f22_p4_2c_lane[7:0]$  $23$  $16$  $R2854h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F22 In 2's Complement Format internal$
$$dfe_f21_p4_2c_lane[7:0]$  $15$  $8$  $R2854h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F21 In 2's Complement Format internal$
$$dfe_f20_msb_p4_2c_lane[7:0]$  $7$  $0$  $R2854h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F20 In 2's Complement Format internal$
$$dfe_f27_p4_2c_lane[7:0]$  $31$  $24$  $R2858h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F27 In 2's Complement Format internal$
$$dfe_f26_p4_2c_lane[7:0]$  $23$  $16$  $R2858h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F26 In 2's Complement Format internal$
$$dfe_f25_p4_2c_lane[7:0]$  $15$  $8$  $R2858h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F25 In 2's Complement Format internal$
$$dfe_f24_p4_2c_lane[7:0]$  $7$  $0$  $R2858h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F24 In 2's Complement Format internal$
$$RESERVED$  $31$  $24$  $R285Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path4$  $RW$  $0h$  $$
$$dfe_f30_p4_2c_lane[7:0]$  $23$  $16$  $R285Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F30 In 2's Complement Format internal$
$$dfe_f29_p4_2c_lane[7:0]$  $15$  $8$  $R285Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F29 In 2's Complement Format internal$
$$dfe_f28_p4_2c_lane[7:0]$  $7$  $0$  $R285Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F28 In 2's Complement Format internal$
$$EOM_ERR_CNT_TOP_P_LANE[31:0]$  $31$  $0$  $R2900h$  $EOM ERROR COUNT$  $R$  $0h$  $Error Count For Top Positive Eye$
$$EOM_ERR_CNT_MID_P_LANE[31:0]$  $31$  $0$  $R2904h$  $EOM ERROR COUNT$  $R$  $0h$  $Error Count For Mid Positive Eye$
$$EOM_ERR_CNT_BOT_P_LANE[31:0]$  $31$  $0$  $R2908h$  $EOM ERROR COUNT$  $R$  $0h$  $Error Count For Bot Positive Eye$
$$EOM_ERR_CNT_TOP_N_LANE[31:0]$  $31$  $0$  $R290Ch$  $EOM ERROR COUNT$  $R$  $0h$  $Error Count For Top Negative Eye$
$$EOM_ERR_CNT_MID_N_LANE[31:0]$  $31$  $0$  $R2910h$  $EOM ERROR COUNT$  $R$  $0h$  $Error Count For Mid Negative Eye$
$$EOM_ERR_CNT_BOT_N_LANE[31:0]$  $31$  $0$  $R2914h$  $EOM ERROR COUNT$  $R$  $0h$  $Error Count For Bot Negative Eye$
$$EOM_VLD_CNT_TOP_P_LANE[31:0]$  $31$  $0$  $R2920h$  $EOM VALID COUNT$  $R$  $0h$  $Valid Count For Top Positive Eye$
$$EOM_VLD_CNT_MID_P_LANE[31:0]$  $31$  $0$  $R2924h$  $EOM VALID COUNT$  $R$  $0h$  $Valid Count For Mid Positive Eye$
$$EOM_VLD_CNT_BOT_P_LANE[31:0]$  $31$  $0$  $R2928h$  $EOM VALID COUNT$  $R$  $0h$  $Valid Count For Bot Positive Eye$
$$EOM_VLD_CNT_TOP_N_LANE[31:0]$  $31$  $0$  $R292Ch$  $EOM VALID COUNT$  $R$  $0h$  $Valid Count For Top Negative Eye$
$$EOM_VLD_CNT_MID_N_LANE[31:0]$  $31$  $0$  $R2930h$  $EOM VALID COUNT$  $R$  $0h$  $Valid Count For Mid Negative Eye$
$$EOM_VLD_CNT_BOT_N_LANE[31:0]$  $31$  $0$  $R2934h$  $EOM VALID COUNT$  $R$  $0h$  $Valid Count For Bot Negative Eye$
$$RESERVED$  $31$  $24$  $R2938h$  $EOM VALID COUNT MSB$  $RW$  $0h$  $$
$$EOM_VLD_CNT_TOP_P_LANE[39:32]$  $23$  $16$  $R2938h$  $EOM VALID COUNT MSB$  $R$  $0h$  $Valid Count For Top Positive Eye$
$$EOM_VLD_CNT_MID_P_LANE[39:32]$  $15$  $8$  $R2938h$  $EOM VALID COUNT MSB$  $R$  $0h$  $Valid Count For Mid Positive Eye$
$$EOM_VLD_CNT_BOT_P_LANE[39:32]$  $7$  $0$  $R2938h$  $EOM VALID COUNT MSB$  $R$  $0h$  $Valid Count For Bot Positive Eye$
$$RESERVED$  $31$  $24$  $R293Ch$  $EOM VALID COUNT MSB$  $RW$  $0h$  $$
$$EOM_VLD_CNT_TOP_N_LANE[39:32]$  $23$  $16$  $R293Ch$  $EOM VALID COUNT MSB$  $R$  $0h$  $Valid Count For Top Negative Eye$
$$EOM_VLD_CNT_MID_N_LANE[39:32]$  $15$  $8$  $R293Ch$  $EOM VALID COUNT MSB$  $R$  $0h$  $Valid Count For Mid Negative Eye$
$$EOM_VLD_CNT_BOT_N_LANE[39:32]$  $7$  $0$  $R293Ch$  $EOM VALID COUNT MSB$  $R$  $0h$  $Valid Count For Bot Negative Eye$
$$RESERVED$  $31$  $10$  $R2940h$  $EOM CONTROL REG$  $RW$  $0h$  $$
$$eom_pol_force_lane$  $9$  $9$  $R2940h$  $EOM CONTROL REG$  $RW$  $0h$  $EOM Polarity Force. internal&#xd;&#xa;0: DFE control polarity&#xd;&#xa;1: User force polarity$
$$eom_cnt_clr_lane$  $8$  $8$  $R2940h$  $EOM CONTROL REG$  $RW$  $0h$  $EOM Counter Clear. internal&#xd;&#xa;0: Not clear&#xd;&#xa;1: Clear ALL EOM Error counter and EOM Valid Counter$
$$dfe_eom_sel_lane[7:0]$  $7$  $0$  $R2940h$  $EOM CONTROL REG$  $RW$  $FFh$  $Select Samplers Used In EOM internal&#xd;&#xa;Each bit corresponds to one sampler$
$$RESERVED$  $31$  $31$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$LOCAL_FIELD_FORCE_LANE$  $26$  $26$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $Force All 32 Local PHY Control And Status Bits To Use Register Value.&#xd;&#xa;0: use hardware value&#xd;&#xa;1: use register value$
$$LOCAL_TX_INIT_FORCE_LANE$  $25$  $25$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $Force Tx_init Status Bit To Use Register Value.&#xd;&#xa;0: use hardware value&#xd;&#xa;1: use register value$
$$LOCAL_TRAIN_COMP_FORCE_LANE$  $24$  $24$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $Force Train_comp Status Bit To Use Register Value.&#xd;&#xa;0: use hardware value&#xd;&#xa;1: use register value$
$$LOCAL_ERROR_FIELD_FORCE_LANE$  $23$  $23$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $Force All Error Response Field To Use Register Value.&#xd;&#xa;0: use hardware value&#xd;&#xa;1: use register value$
$$LOCAL_STATUS_FIELD_FORCE_LANE$  $22$  $22$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $Force 6 Bits Local Status Field To Use Register Value.&#xd;&#xa;0: use hardware value&#xd;&#xa;1: use register value$
$$LOCAL_CTRL_FIELD_FORCE_LANE$  $21$  $21$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $Force 6 Bits Local Control Field And 2 Bit Local Control Field Reset To Use Register Value.&#xd;&#xa;0: use hardware value&#xd;&#xa;1: use register value$
$$dme_enc_balance_inv_lane$  $20$  $20$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $DME Encoder Balance Inverter. internal&#xd;&#xa;0: the number of ones are even&#xd;&#xa;1: the number of ones are odd$
$$dme_enc_mode_lane[1:0]$  $19$  $18$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $Differential Manchester Encoding Mode internal&#xd;&#xa;2'b00: trans on boundary, "1" middle has trans, "0" middle has no trans&#xd;&#xa;2'b01: trans on boundary, "0" middle has trans, "1" middle has no trans&#xd;&#xa;2'b10: trans on middle, "1" boundary has no trans, "0" boundary has trans&#xd;&#xa;2'b11: trans on middle, "0" boundary has no trans, "1" boundary has trans$
$$DME_ENC_EN_LANE$  $17$  $17$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $DME Encoder Enable.&#xd;&#xa;tx_train_enable and dme_enc_en both enables DME encoder.&#xd;&#xa;0: Not enabled&#xd;&#xa;1: Enabled$
$$RESERVED$  $16$  $16$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ETHERNET_MODE_LANE[1:0]$  $15$  $14$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $Ethernet Mode Enable&#xd;&#xa;00: SAS mode&#xd;&#xa;01: Ethernet pam2 mode&#xd;&#xa;10: Ethernet pam4 mode&#xd;&#xa;11: Reserved$
$$RESERVED$  $13$  $13$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$error_frame_num_lane[2:0]$  $12$  $10$  $R2C00h$  $DME Encoder Register 0$  $RW$  $2h$  $Error Response TTIU Frame Numbers To Be Sent internal&#xd;&#xa;When local PHY needs to send error response TTIU to remote PHY, (error_frame_num+1) frames error response TTIU and (error_frame_num+1) normal TTIU are sent out continuously$
$$disable_reset_status_lane$  $9$  $9$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $Disable Reset Status When Errors Received internal&#xd;&#xa;0: When local PHY receives error from remote PHY, local PHY resets local status bits.&#xd;&#xa;1: When local PHY receives error from remote PHY, local PHY does NOT reset local status bits.$
$$LOCAL_RD_REQ_LANE$  $8$  $8$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $Update Local_ctrl_bits_rd And Local_status_bits_rd&#xd;&#xa;0: hold&#xd;&#xa;1: update$
$$LOCAL_BALANCE_CAL_EN_LANE$  $7$  $7$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $DME Encoder Balance Bit Hardware Calculation Enable.&#xd;&#xa;It is only used when local_field_force is high.&#xd;&#xa;0: balance bit is from register&#xd;&#xa;1: balance bit is from register$
$$LOCAL_ERROR_EN_LANE$  $6$  $6$  $R2C00h$  $DME Encoder Register 0$  $RW$  $1h$  $Enable Error Response TTIU.&#xd;&#xa;It is only used in SAS-3 mode.&#xd;&#xa;0: does not send error response TTIU&#xd;&#xa;1: send error response TTIU$
$$LOCAL_FIELD_VALID_LANE$  $5$  $5$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Field Valid&#xd;&#xa;All 32 local PHY control and status bits is written to remote PHY at the rising edge of this register.&#xd;&#xa;It is only used when register local_field_force is high.&#xd;&#xa;0: use hardware value&#xd;&#xa;1: use register value$
$$LOCAL_TX_INIT_VALID_LANE$  $4$  $4$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $Local TX Init Valid&#xd;&#xa;tx_init status bit is written to remote PHY at the rising edge of this register.&#xd;&#xa;It is only used when register local_field_force is high.&#xd;&#xa;0: use hardware value&#xd;&#xa;1: use register value$
$$LOCAL_TRAIN_COMP_VALID_LANE$  $3$  $3$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Train Complete Valid&#xd;&#xa;train_comp status bit is written to remote PHY at the rising edge of this signal.&#xd;&#xa;It is only used when register local_field_force is high.&#xd;&#xa;0: use hardware value&#xd;&#xa;1: use register value$
$$LOCAL_ERROR_FIELD_VALID_LANE$  $2$  $2$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Error Field Valid&#xd;&#xa;All error response bits is written to remote PHY at the rising edge of this register.&#xd;&#xa;It is only used when register local_field_force is high.&#xd;&#xa;0: use hardware value&#xd;&#xa;1: use register value$
$$LOCAL_STATUS_FIELD_VALID_LANE$  $1$  $1$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Status Field Valid&#xd;&#xa;A 6-bit status field is written to remote PHY at the rising edge of this register.&#xd;&#xa;It is only used when register local_field_force is high.&#xd;&#xa;0: use hardware value&#xd;&#xa;1: use register value$
$$LOCAL_CTRL_FIELD_VALID_LANE$  $0$  $0$  $R2C00h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Control Field Valid&#xd;&#xa;A 6-bit control field and 2-bit control field reset is written to remote PHY at the rising edge of this register&#xd;&#xa;It is only used when register local_field_force is high.&#xd;&#xa;0: use hardware value&#xd;&#xa;1: use register value$
$$LOCAL_CTRL_BITS_LANE[15:0]$  $31$  $16$  $R2C04h$  $DME Encoder Register 1$  $RW$  $0h$  $Local Control Bits To Be Sent To Remote PHY.&#xd;&#xa;It is only used when firmware wants to write control bits to remote PHY.$
$$LOCAL_STATUS_BITS_LANE[15:0]$  $15$  $0$  $R2C04h$  $DME Encoder Register 1$  $RW$  $0h$  $Local Status Bits To Be Sent To Remote PHY.&#xd;&#xa;It is only used when firmware wants to write status bits to remote PHY.$
$$local_ctrl_bits_rd_lane[15:0]$  $31$  $16$  $R2C08h$  $DME Encoder Register 2$  $R$  $0h$  $Local Control Bits To Be Sent To Remote PHY internal$
$$local_status_bits_rd_lane[15:0]$  $15$  $0$  $R2C08h$  $DME Encoder Register 2$  $R$  $0h$  $Local Status Bits To Be Sent To Remote PHY. internal$
$$RESERVED$  $31$  $31$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$error_dec_rpt_en_lane$  $29$  $29$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $DME Decoder Repeat Check For Error Resopnse TTIU.  internal&#xd;&#xa;0: The first new control or status bit is considered as error response TTIU.&#xd;&#xa;1: Only second same control bits or status bits are considered. The first new control or status bit are not considered as error response TTIU.$
$$always_check_coe_req_lane$  $28$  $28$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $Coefficient Request Check Always On internal&#xd;&#xa;0: Only check the coefficient 1/2/3 request when the coefficient setting is 0 and the TRAIN COMP bit is 0.&#xd;&#xa;1: Always check the coefficient 1/2/3 request regardless of the coefficient setting and the TRAIN COMP bit.$
$$remote_train_comp_chk3_lane$  $27$  $27$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $1h$  $Check Remote TX Train Complete Status Three Times internal&#xd;&#xa;0: check remote_train_comp 1 time or 2 time depends on reg_dme_dec_rpt_en&#xd;&#xa;1: check remote_train_comp 3 times$
$$remote_error_en_lane$  $26$  $26$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $1h$  $Remote Error Detect Enable. internal&#xd;&#xa;It is used in TX training SAS3 mode.&#xd;&#xa;0: Local PHY takes all the commands from remote PHY.&#xd;&#xa;1: When remote control field has error, the command is not sent to local PHY$
$$no_comb_error_lane$  $25$  $25$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $No Coefficient Request Combination Error internal&#xd;&#xa;It is used in TX training SAS3 mode.&#xd;&#xa;When reserved coefficient request combination is received, local PHY sends out error response code 1A&#xd;&#xa;0: send error response&#xd;&#xa;1: don't send error response$
$$dme_dec_balance_inv_lane$  $24$  $24$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $DME Decoder Balance Bit Inverter internal&#xd;&#xa;0: the number of ones are even&#xd;&#xa;1: the number of ones are odd$
$$REMOTE_RD_REQ_LANE$  $23$  $23$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $Update Remote_ctrl_bits And Remote_status Bits&#xd;&#xa;0: Hold&#xd;&#xa;1: Update&#xd;&#xa;Set to 1 to update status registers, set to 0 to hold status registers and read out the register values$
$$dme_dec_rpt_en_lane$  $22$  $22$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $1h$  $DME Decoder Repeat Check. internal&#xd;&#xa;0: New control and status are sent out&#xd;&#xa;1: only second same control bits or status bits are output. The first new control or status are not sent out.$
$$dec_err_chk_en_lane$  $21$  $21$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $1h$  $DME Decoder Error Check Enable internal&#xd;&#xa;0: ignore DME decoder error&#xd;&#xa;1: if DME decoder has error, control bits and status bits are ignored$
$$balance_chk_en_lane$  $20$  $20$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $1h$  $DME Decoder Balance Bit Check Enable. internal&#xd;&#xa;0: ignore balance bit&#xd;&#xa;1: check balance bit. If balance bit is wrong, control bits and status bits are ignored$
$$ctrl_bit_pos_lane[1:0]$  $19$  $18$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $During Dme Decoder, This Register Tells Which Bit In 5/4 Bits Are Used For Control/status Bits internal&#xd;&#xa;2'b00: center (20bit), left (16bit)&#xd;&#xa;2'b01: center (20bit), right (16bit)&#xd;&#xa;2'b10: left (20bit), left (16bit)&#xd;&#xa;2'b11: right (20bit), right (16bit)$
$$dme_dec_mode_lane[1:0]$  $17$  $16$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $Differential Manchester Decoding Mode internal&#xd;&#xa;2'b00: trans on boundary, "1" middle has trans, "0" middle has no trans&#xd;&#xa;2'b01: trans on boundary, "0" middle has trans, "1" middle has no trans&#xd;&#xa;2'b10: trans on middle, "1" boundary has no trans, "0" boundary has trans&#xd;&#xa;2'b11: trans on middle, "0" boundary has no trans, "1" boundary has trans$
$$RESERVED$  $15$  $15$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$no_rsvd_ctrl_field_error_lane$  $3$  $3$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $No Reserved Control Field Error internal&#xd;&#xa;0: When local PHY receives "3" in control 1/2/3 request, it sends error response TTIU to remote PHY.&#xd;&#xa;1: When local PHY receives "3" in control 1/2/3 request, it does not send error response TTIU to remote PHY.$
$$no_rsvd_bit_error_in_error_lane$  $2$  $2$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $No Reserved Bit Error In Error Response TTIU internal&#xd;&#xa;0: When local PHY receives "1" in reserved bit in error response TTIU, it sends error response TTIU to remote PHY.&#xd;&#xa;1: When local PHY receives "1" in reserved bit in error response TTIU, it does not send error response TTIU to remote PHY.$
$$no_rsvd_bit_error_in_normal_lane$  $1$  $1$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $No Reserved Bit Error In Normal TTIU internal&#xd;&#xa;0: When local PHY receives "1" in reserved bit in control/status TTIU, it sends error response TTIU to remote PHY.&#xd;&#xa;1: When local PHY receives "1" in reserved bit in control/status TTIU, it does not send error response TTIU to remote PHY.$
$$no_rsvd_pt_type_error_lane$  $0$  $0$  $R2C0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $No Reserved Pattern Type Error internal&#xd;&#xa;0: When local PHY receives 1/2/3/4/5/6 in pattern type, it sends error response TTIU to remote PHY&#xd;&#xa;1: When local PHY receives 1/2/3/4/5/6 in pattern type, it does not send error response TTIU to remote PHY$
$$REMOTE_CTRL_BITS_LANE[15:0]$  $31$  $16$  $R2C10h$  $DME Decoder Register 1$  $R$  $0h$  $Remote Control Bits Value$
$$REMOTE_STATUS_BITS_LANE[15:0]$  $15$  $0$  $R2C10h$  $DME Decoder Register 1$  $R$  $0h$  $Remote Status Bits Value$
$$tx_train_enable_rd_lane$  $31$  $31$  $R2C14h$  $TX Training Interface Register 0$  $R$  $0h$  $Tx Training Enable Read Out internal$
$$rx_train_enable_rd_lane$  $30$  $30$  $R2C14h$  $TX Training Interface Register 0$  $R$  $0h$  $Rx Training Enable Read Out internal$
$$update_then_hold_lane$  $29$  $29$  $R2C14h$  $TX Training Interface Register 0$  $RW$  $1h$  $TX Train Command Sequence internal&#xd;&#xa;This bit is used to determine how to send command to remote PHY. It is only used in PHY layer training mode&#xd;&#xa;0: send hold first and then send increase/decrease/reset command&#xd;&#xa;1: send increase/decrease/reset command and then send hold command$
$$PIN_TRAIN_COMPLETE_TYPE_LANE$  $28$  $28$  $R2C14h$  $TX Training Interface Register 0$  $RW$  $0h$  $PIN_TX_TRAIN_COMPELTE And PIN_RX_TRAIN_COMPLETE Type&#xd;&#xa;0: de-assert PIN_TX_TRAIN_COMPLETE, PIN_RX_TRAIN_COMPLETE, PIN_TX_TRAIN_FAILED and PIN_RX_TRAIN_FAILED when tx_train_enable is low&#xd;&#xa;1: PIN_TX_TRAIN_COMPLETE, PIN_RX_TRAIN_COMPLETE,  PIN_TX_TRAIN_FAILED and PIN_RX_TRAIN_COMPLETE only have one clock cycle$
$$REMOTE_STATUS_RECHK_EN_LANE$  $27$  $27$  $R2C14h$  $TX Training Interface Register 0$  $RW$  $0h$  $Re-check Remote PHY Status&#xd;&#xa;0: Don't send additional control command to re-check remote PHY status&#xd;&#xa;1: When remote PHY's status is maximum or minimum, re-check its status by sending additional control command$
$$remote_status_check_en_lane$  $26$  $26$  $R2C14h$  $TX Training Interface Register 0$  $RW$  $1h$  $Remote Status Check Enable. internal&#xd;&#xa;0: Use loose rule to check&#xd;&#xa;1: Use restrict rule to check$
$$TX_TRAIN_CHK_INIT_LANE$  $25$  $25$  $R2C14h$  $TX Training Interface Register 0$  $RW$  $1h$  $Tx Train INIT Bit Check Enable&#xd;&#xa;0: Starts the Tx training regardless of the local and remote TX INIT bits.&#xd;&#xa;1: Starts the Tx training only when both the local and remote TX INIT bits are 0.$
$$PATTERN_LOCK_LOST_TIMEOUT_EN_LANE$  $24$  $24$  $R2C14h$  $TX Training Interface Register 0$  $RW$  $1h$  $Pattern Lock Lost Timeout Enable&#xd;&#xa;0: Timeout is not enabled&#xd;&#xa;1: when pattern lock lost time is more than frame_det_max_time(default is 1ms), TX training completes and fails$
$$FRAME_DET_MAX_TIME_LANE[3:0]$  $23$  $20$  $R2C14h$  $TX Training Interface Register 0$  $RW$  $1h$  $Maximum Wait Time For Frame Detection&#xd;&#xa;unit is 0.5ms, timeout duration is (n+1)*0.5ms$
$$link_train_mode_lpbk_lane$  $19$  $19$  $R2C14h$  $TX Training Interface Register 0$  $RW$  $0h$  $Loop Back Mode When Link_train_mode Is High internal&#xd;&#xa;0: Controlled by internal logic&#xd;&#xa;1: All TX training related pins are connected accordingly inside phy for loopback, this is only for test purpose$
$$RESERVED$  $18$  $18$  $R2C14h$  $TX Training Interface Register 0$  $RW$  $0h$  $$
$$link_train_if_mode_lane$  $17$  $17$  $R2C14h$  $TX Training Interface Register 0$  $RW$  $0h$  $TX Train Interface Mode internal&#xd;&#xa;0: every command in interface are valid&#xd;&#xa;1: commands in interfaces are directly from control and status fields&#xd;&#xa;This bit is only used when link_train_mode is enabled$
$$LINK_TRAIN_MODE_LANE$  $16$  $16$  $R2C14h$  $TX Training Interface Register 0$  $RW$  $0h$  $Special TX Training Mode&#xd;&#xa;0: TX training control pins are not used; COMPHY takes care of TX training protocol.&#xd;&#xa;1: TX training control pins are used by link layer$
$$RESERVED$  $15$  $13$  $R2C14h$  $TX Training Interface Register 0$  $RW$  $0h$  $$
$$TX_TRAIN_START_WAIT_TIME_LANE[1:0]$  $12$  $11$  $R2C14h$  $TX Training Interface Register 0$  $RW$  $0h$  $TX Training Start Wait Time&#xd;&#xa;When TX training is enabled, wait a certain time to start training.&#xd;&#xa;0: 0.5ms&#xd;&#xa;1: 1ms&#xd;&#xa;2: 1.5ms&#xd;&#xa;3: 2ms$
$$TRX_TRAIN_TIMEOUT_EN_LANE$  $10$  $10$  $R2C14h$  $TX Training Interface Register 0$  $RW$  $1h$  $TX/RX Training Timeout Enable&#xd;&#xa;0: Disable timeout&#xd;&#xa;1: TX/RX training triggers timeout when training time is more than TRX_TRAIN_TIMER or RX_TRAIN_TIMER. If timeout, TX/RX_TRAIN_FAILED is set to high.$
$$RESERVED$  $9$  $9$  $R2C14h$  $TX Training Interface Register 0$  $RW$  $0h$  $$
$$status_det_timeout_en_lane$  $8$  $8$  $R2C14h$  $TX Training Interface Register 0$  $RW$  $1h$  $Status Detection Timeout Enable internal&#xd;&#xa;0: Timeout is disabled&#xd;&#xa;1: Timeout is enabled$
$$status_det_timeout_lane[7:0]$  $7$  $0$  $R2C14h$  $TX Training Interface Register 0$  $RW$  $3h$  $Status Detection Maximum Time, Unit Is 0.5ms, Use (n+1)/2 Ms internal$
$$RESERVED$  $31$  $31$  $R2C18h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2C18h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R2C18h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$TRX_TRAIN_TIMER_LANE[12:0]$  $28$  $16$  $R2C18h$  $TX Training Interface Register 1$  $RW$  $BB7h$  $TX Training Maximum Time&#xd;&#xa;unit is 1ms$
$$RESERVED$  $15$  $15$  $R2C18h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2C18h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$tx_train_start_wait_time_done_lane$  $13$  $13$  $R2C18h$  $TX Training Interface Register 1$  $R$  $0h$  $TX Training Start Wait Time Done internal&#xd;&#xa;When TX training is enabled, wait a certain time to start training.$
$$RX_TRAIN_TIMER_LANE[12:0]$  $12$  $0$  $R2C18h$  $TX Training Interface Register 1$  $RW$  $13h$  $RX Train Maximum Timer&#xd;&#xa;unit is 1ms$
$$LOCAL_CTRL_FM_REG_EN_LANE$  $31$  $31$  $R2C1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Control From Register Enable.&#xd;&#xa;0: From pin&#xd;&#xa;1: From register$
$$RESERVED$  $30$  $30$  $R2C1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $$
$$local_ctrl_field_pat_lane[1:0]$  $29$  $28$  $R2C1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Control Field Pattern. internal&#xd;&#xa;This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.$
$$local_ctrl_field_reset_lane[3:0]$  $27$  $24$  $R2C1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Control Field Reset. internal&#xd;&#xa;This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.$
$$RESERVED$  $23$  $23$  $R2C1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $$
$$local_ctrl_field_lane[5:0]$  $22$  $17$  $R2C1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Control Field internal&#xd;&#xa;It is only used when local_ctrl_fm_reg_en is set to high$
$$local_status_fm_reg_en_lane$  $16$  $16$  $R2C1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Status From Register Enable. internal&#xd;&#xa;0: Not enabled&#xd;&#xa;1: Enabled$
$$remote_ctrl_field_ready_high_lane$  $15$  $15$  $R2C1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Remote_ctrl_field_ready Always Asserted. internal&#xd;&#xa;0: Use logic result&#xd;&#xa;1: Force remote_ctrl_field_ready = 1$
$$PIN_TX_TRAIN_ERROR_LANE[1:0]$  $14$  $13$  $R2C1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $PIN_TX_TRAIN_ERROR&#xd;&#xa;This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.&#xd;&#xa;0: No error&#xd;&#xa;1: Error happened$
$$pin_tx_train_failed_lane$  $12$  $12$  $R2C1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Tx Train Fail Flag. internal&#xd;&#xa;This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.&#xd;&#xa;0: passed&#xd;&#xa;1: Failed$
$$pin_tx_train_complete_lane$  $11$  $11$  $R2C1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Tx Train Complete Flag. internal&#xd;&#xa;This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.&#xd;&#xa;0: Not complete&#xd;&#xa;1: Complete$
$$local_train_comp_lane$  $10$  $10$  $R2C1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Train Complete Flag. internal&#xd;&#xa;This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.&#xd;&#xa;0: Not complete&#xd;&#xa;1: Complete$
$$remote_ctrl_field_ready_lane$  $9$  $9$  $R2C1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Remote Control Field Ready. internal&#xd;&#xa;This bit is only used when LOCAL_STATUS_FM_REG_EN is set to high&#xd;&#xa;0: Not ready&#xd;&#xa;1: Ready$
$$local_status_field_reset_lane$  $8$  $8$  $R2C1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Status Field Reset internal$
$$local_status_field_pat_lane[1:0]$  $7$  $6$  $R2C1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Status Field Pattern internal$
$$local_status_field_lane[5:0]$  $5$  $0$  $R2C1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Status Field internal$
$$remote_fm_reg_en_lane$  $31$  $31$  $R2C20h$  $TX Training Interface Register 3$  $RW$  $0h$  $Remote Signal From Register Enable. internal&#xd;&#xa;0: The signals  local_ctrl_field_ready, remote_status_field_valid, remote_status_field, remote_ctrl_field_valid, remote_ctrl_field, remote_ctrl_field_reset are obtained from pins.&#xd;&#xa;1: The signals local_ctrl_field_ready, remote_status_field_valid, remote_status_field, remote_ctrl_field_valid, remote_ctrl_field, remote_ctrl_field_reset are obtained from registers.$
$$RESERVED$  $30$  $30$  $R2C20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R2C20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R2C20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R2C20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2C20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$local_ctrl_field_ready_high_lane$  $25$  $25$  $R2C20h$  $TX Training Interface Register 3$  $RW$  $0h$  $Local_ctrl_field_ready Signal Always Asserted. internal&#xd;&#xa;0:Local_ctrl_field_ready is controlled by logic&#xd;&#xa;1: force local_ctrl_field_ready = 1$
$$remote_train_comp_lane$  $24$  $24$  $R2C20h$  $TX Training Interface Register 3$  $RW$  $0h$  $Remote Train Complete internal&#xd;&#xa;It is only used when remote_fm_reg_en is set to high&#xd;&#xa;0: Not complete&#xd;&#xa;1: Complete$
$$remote_tx_init_lane$  $23$  $23$  $R2C20h$  $TX Training Interface Register 3$  $RW$  $1h$  $Remote TX Initialization internal&#xd;&#xa;It is only used when remote_fm_reg_en is set to high&#xd;&#xa;0: don't initialize&#xd;&#xa;1: Initialize$
$$tx_train_comp_wait_frame_lane[6:0]$  $22$  $16$  $R2C20h$  $TX Training Interface Register 3$  $RW$  $3h$  $Wait Time For PIN_TX_TRAIN_COMPLETE internal&#xd;&#xa;The wait time is 2*tx_train_comp_wait_frame[6:0] training frames.$
$$RESERVED$  $15$  $15$  $R2C20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2C20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2C20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2C20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2C20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2C20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$frame_det_timeout_lane$  $9$  $9$  $R2C20h$  $TX Training Interface Register 3$  $R$  $0h$  $Frame Detect Timeout Flag internal$
$$REMOTE_TRAIN_COMP_RD_LANE$  $8$  $8$  $R2C20h$  $TX Training Interface Register 3$  $R$  $0h$  $Remote PHY Train Complete Status&#xd;&#xa;0: Not complete&#xd;&#xa;1: Complete$
$$LOCAL_TRAIN_COMP_RD_LANE$  $7$  $7$  $R2C20h$  $TX Training Interface Register 3$  $R$  $0h$  $Local PHY Train Complete Status&#xd;&#xa;0: Not complete&#xd;&#xa;1: Complete$
$$TX_TRAIN_COMPLETE_LANE$  $6$  $6$  $R2C20h$  $TX Training Interface Register 3$  $R$  $0h$  $TX Training Complete Status&#xd;&#xa;0: Not complete&#xd;&#xa;1: Complete$
$$TX_TRAIN_FAILED_LANE$  $5$  $5$  $R2C20h$  $TX Training Interface Register 3$  $R$  $0h$  $TX Training Failed Status&#xd;&#xa;It is in TXCLK domain&#xd;&#xa;0: passed&#xd;&#xa;1: Failed$
$$RX_TRAIN_COMPLETE_LANE$  $4$  $4$  $R2C20h$  $TX Training Interface Register 3$  $R$  $0h$  $RX Training Complete Status&#xd;&#xa;0: Not complete&#xd;&#xa;1: Complete$
$$RX_TRAIN_FAILED_LANE$  $3$  $3$  $R2C20h$  $TX Training Interface Register 3$  $R$  $0h$  $RX Training Falied Status&#xd;&#xa;It is in TXCLK domain&#xd;&#xa;0: passed&#xd;&#xa;1: Failed$
$$TX_TRAIN_ERROR_LANE[1:0]$  $2$  $1$  $R2C20h$  $TX Training Interface Register 3$  $R$  $0h$  $TX Train Error Information&#xd;&#xa;2'b00: pattern lock lost timer expires(only in auto mode)&#xd;&#xa;2'b01: there are no additional, untried, commonly supported settings for local PHY&#xd;&#xa;2'b10: MTTT timer expires for local PHY&#xd;&#xa;2'b11: does not get remote PHY's complete status within MTTT timer$
$$TRX_TRAIN_TIMEOUT_LANE$  $0$  $0$  $R2C20h$  $TX Training Interface Register 3$  $R$  $0h$  $TX/RX Training Timeout Flag&#xd;&#xa;0: No timeout&#xd;&#xa;1: Timeout$
$$RESERVED$  $31$  $30$  $R2C24h$  $TX Training Pattern Register 0$  $RW$  $0h$  $$
$$tx_train_pat_coding_sel_rx_lane[1:0]$  $29$  $28$  $R2C24h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Tx Train Pattern Coding Selection In Rx internal&#xd;&#xa;Default Tx pattern coding selection&#xd;&#xa;2'b00: No use&#xd;&#xa;2'b01: No use&#xd;&#xa;2'b10: gray encoder&#xd;&#xa;2'b11: with precoding$
$$TRAIN_PAT_NUM_RX_LANE[9:0]$  $27$  $18$  $R2C24h$  $TX Training Pattern Register 0$  $RW$  $42h$  $Training Patten Number Including Frame Marker In RX&#xd;&#xa;The unit is 32bit in 8/16/32 bit mode or 40bit in 10/20/40 bit mode. It is the actual number minus 1. If n is the total bit number in one frame. Train_pat_num=(n/40-1) or (n/32-1). For SAS, n=2680, train_pat_num=0x42. For Ethernet PAM2 mode, n=4384, train_pat_num=0x88. For Ethernet PAM4 mode, n=16672, train_pat_num=0x208.$
$$tx_train_pat_coding_sel_lane[1:0]$  $17$  $16$  $R2C24h$  $TX Training Pattern Register 0$  $RW$  $1h$  $Tx Train Pattern Coding Selection internal&#xd;&#xa;Default Tx pattern coding selection&#xd;&#xa;2'b00: PAM2 encoder&#xd;&#xa;2'b01: No encoder&#xd;&#xa;2'b10: PAM4 gray encoder&#xd;&#xa;2'b11: PAM4 with precoding$
$$RESERVED$  $15$  $15$  $R2C24h$  $TX Training Pattern Register 0$  $RW$  $0h$  $$
$$tx_train_pat_coding_sel_force_lane$  $14$  $14$  $R2C24h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Force Tx Train Pattern Coding Selection internal&#xd;&#xa;0: Disable&#xd;&#xa;1: Force Tx train pattern with tx_train_pat_coding_sel$
$$TX_TRAIN_PAT_EN_LANE$  $13$  $13$  $R2C24h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Tx Train Pattern Enable.&#xd;&#xa;0: Only when PIN_Tx_TRAIN_ENABLE is high or  tx_train_enable is high and link_train_mode is  Tx data is from the PHY generated pattern.&#xd;&#xa;1: Tx data is from PHY generated pattern if link_train_mode is 0.$
$$TX_TRAIN_PAT_TWO_ZERO_LANE$  $12$  $12$  $R2C24h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Enable To Set Last Two Bits Of TX Training Pattern To 0&#xd;&#xa;0: Not set&#xd;&#xa;1: Set last two bits of TX training pattern to 0$
$$tx_train_pat_mode_lane$  $11$  $11$  $R2C24h$  $TX Training Pattern Register 0$  $RW$  $1h$  $TX Training Pattern Mode internal&#xd;&#xa;0: reset tx training pattern in each training frame, and inverted between each frame if tx_train_pat_toggle is 1&#xd;&#xa;1: freeze tx training pattern during frame marker and control field$
$$TX_TRAIN_PAT_TOGGLE_LANE$  $10$  $10$  $R2C24h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Toggle TX Training Pattern In Each Training Frame&#xd;&#xa;It is used when tx_train_pat_mode is 0&#xd;&#xa;0: Not toggle&#xd;&#xa;1: Toggle$
$$TRAIN_PAT_NUM_LANE[9:0]$  $9$  $0$  $R2C24h$  $TX Training Pattern Register 0$  $RW$  $42h$  $Training Patten Number Including Frame Marker.&#xd;&#xa;The unit is 32bit in 8/16/32 bit mode or 40bit in 10/20/40 bit mode. It is the actual number minus 1. If n is the total bit number in one frame. Train_pat_num=(n/40-1) or (n/32-1). For SAS, n=2680, train_pat_num=0x42. For Ethernet PAM2 mode, n=4384, train_pat_num=0x88. For Ethernet PAM4 mode, n=16672, train_pat_num=0x208.$
$$TX_POWER_PROTECT_EN_LANE$  $31$  $31$  $R2C28h$  $TX Training Driver Register 0$  $RW$  $1h$  $Tx Power Protection Enable&#xd;&#xa;0: disable&#xd;&#xa;1: when local PHY receives coefficient request with single argument, if TX power reaches TX_POWER_MAX[6:0], this coefficient keeps unchanged and returns max/min status.$
$$TX_POWER_MAX_LANE[6:0]$  $30$  $24$  $R2C28h$  $TX Training Driver Register 0$  $RW$  $3Fh$  $Tx Maximum Power&#xd;&#xa;It is used when TX_POWER_PROTECT_EN is set to high.$
$$tx_amp_clamp_en_lane$  $23$  $23$  $R2C28h$  $TX Training Driver Register 0$  $RW$  $0h$  $Tx Main-cursor Emphasis Clamp Enable internal&#xd;&#xa;0: disable&#xd;&#xa;1: enable&#xd;&#xa;When this register is set to 1, Tx main-cursor emphasis is clamped so that the Tx peak-to-peak maximum voltage is smaller than the register tx_p2p_vmax_lane.$
$$tx_p2p_vmax_lane[6:0]$  $22$  $16$  $R2C28h$  $TX Training Driver Register 0$  $RW$  $3Fh$  $Tx Peak To Peak Maximum Voltage internal&#xd;&#xa;It is used when tx_amp_clamp_en is set to high.$
$$dual_arg_protect_en_lane$  $15$  $15$  $R2C28h$  $TX Training Driver Register 0$  $RW$  $1h$  $Dual Argument Protection Enable internal&#xd;&#xa;0: disable&#xd;&#xa;1: when local PHY receives coefficient request with dual arguments, if one coefficient can not be adjusted and the other one can be adjusted, both two coefficients keep unchanged. One coefficient status is max/min. The other coefficient status is updated.$
$$TX_AMP_MIN_LANE[6:0]$  $14$  $8$  $R2C28h$  $TX Training Driver Register 0$  $RW$  $25h$  $TX Amplitude Minimum Index Used For TX Training$
$$RESERVED$  $7$  $7$  $R2C28h$  $TX Training Driver Register 0$  $RW$  $0h$  $$
$$TX_AMP_MAX_LANE[6:0]$  $6$  $0$  $R2C28h$  $TX Training Driver Register 0$  $RW$  $3Fh$  $TX Amplitude Maximum Index Used For TX Training$
$$RESERVED$  $31$  $31$  $R2C2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2C2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R2C2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH1_MIN_LANE[4:0]$  $28$  $24$  $R2C2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $TX Emphasis 1 Minimum Index Used For TX Training$
$$RESERVED$  $23$  $23$  $R2C2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2C2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2C2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH1_MAX_LANE[4:0]$  $20$  $16$  $R2C2Ch$  $TX Training Driver Register 1$  $RW$  $Fh$  $TX Emphasis 1 Maximum Index Used For TX Training$
$$RESERVED$  $15$  $15$  $R2C2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2C2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2C2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH0_MIN_LANE[4:0]$  $12$  $8$  $R2C2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $TX Emphasis 0 Minimum Index Used For TX Training$
$$RESERVED$  $7$  $7$  $R2C2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2C2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2C2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH0_MAX_LANE[4:0]$  $4$  $0$  $R2C2Ch$  $TX Training Driver Register 1$  $RW$  $Fh$  $TX Emphasis 0 Maximum Index Used For TX Training$
$$RESERVED$  $31$  $23$  $R2C30h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2C30h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$TX_VMA_PROTECT_EN_LANE$  $21$  $21$  $R2C30h$  $TX Training Driver Register 2$  $RW$  $1h$  $TX Voltage Modulation Amplitude Protection Enable&#xd;&#xa;If this register is set to 1, the TX VMA can't be smaller than the register value of TX_VMA_MIN_LANE[4:0].&#xd;&#xa;0: disable TX VMA protection&#xd;&#xa;1: enable TX VMA protection$
$$TX_VMA_MIN_LANE[4:0]$  $20$  $16$  $R2C30h$  $TX Training Driver Register 2$  $RW$  $6h$  $TX Minimum Voltage Modulation Amplitude&#xd;&#xa;During TX training, the TX VMA can't be smaller than this register value when the register TX_VMA_PROTECT_EN_LANE is set to 1.$
$$RESERVED$  $15$  $15$  $R2C30h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2C30h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2C30h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$TX_EMPH2_MIN_LANE[4:0]$  $12$  $8$  $R2C30h$  $TX Training Driver Register 2$  $RW$  $0h$  $TX Emphasis 2 Minimum Index Used For TX Training$
$$RESERVED$  $7$  $7$  $R2C30h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2C30h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2C30h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$TX_EMPH2_MAX_LANE[4:0]$  $4$  $0$  $R2C30h$  $TX Training Driver Register 2$  $RW$  $6h$  $TX Emphasis 2 Maximum Index Used For TX Training$
$$RESERVED$  $31$  $24$  $R2C34h$  $TX Training Driver Register 3$  $RW$  $0h$  $$
$$tx_emph2_index_valid_lane$  $23$  $23$  $R2C34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Second Pre-cursor Emphasis Index Valid internal&#xd;&#xa;It is only used when the register tx_emph2_index_force_lane is set to 1.&#xd;&#xa;The register tx_emph2_default1 is sampled at its rising edge.$
$$tx_emph2_index_force_lane$  $22$  $22$  $R2C34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Second Pre-cursor Emphasis Index Force internal&#xd;&#xa;0: use internal logic&#xd;&#xa;1: use register tx_emph2_default1$
$$tx_emph1_index_valid_lane$  $21$  $21$  $R2C34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Post-cursor Emphasis Index Valid internal&#xd;&#xa;It is only used when the register tx_emph1_index_force_lane is set to 1.&#xd;&#xa;The register tx_emph1_default1 is sampled at its rising edge.$
$$tx_emph1_index_force_lane$  $20$  $20$  $R2C34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Post-cursor Emphasis Index Force internal&#xd;&#xa;0: use internal logic&#xd;&#xa;1: use register tx_emph1_default1$
$$tx_emph0_index_valid_lane$  $19$  $19$  $R2C34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx First Pre-cursor Emphasis Index Valid internal&#xd;&#xa;It is only used when the register tx_emph0_index_force_lane is set to 1.&#xd;&#xa;The register tx_emph0_default1 is sampled at its rising edge.$
$$tx_emph0_index_force_lane$  $18$  $18$  $R2C34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx First Pre-cursor Emphasis Index Force internal&#xd;&#xa;0: use internal logic&#xd;&#xa;1: use register tx_emph0_default1$
$$tx_amp_index_valid_lane$  $17$  $17$  $R2C34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Main-cursor Emphasis Index Valid internal&#xd;&#xa;It is only used when the register tx_amp_index_force_lane is set to 1.&#xd;&#xa;The register tx_amp_default1 is sampled at its rising edge.$
$$tx_amp_index_force_lane$  $16$  $16$  $R2C34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Main-cursor Emphasis Index Force internal&#xd;&#xa;0: use internal logic&#xd;&#xa;1: use register tx_amp_default1$
$$RESERVED$  $15$  $15$  $R2C34h$  $TX Training Driver Register 3$  $RW$  $0h$  $$
$$tx_amp_offset_lane[6:0]$  $14$  $8$  $R2C34h$  $TX Training Driver Register 3$  $RW$  $0h$  $TX Amplitude Offset For PCIE GEN3 internal$
$$LOCAL_TX_PRESET_INDEX_LANE[3:0]$  $7$  $4$  $R2C34h$  $TX Training Driver Register 3$  $RW$  $2h$  $Local TX Coefficient Preset Index&#xd;&#xa;When TX train begin, local TX set it's TX coefficient to different preset value&#xd;&#xa;4'h1: default 1&#xd;&#xa;4'h2: default 2&#xd;&#xa;4'h3: default 3&#xd;&#xa;4'h4: default 4&#xd;&#xa;4'h5: default 5&#xd;&#xa;4'h6: default 6&#xd;&#xa;4'h7: default 7&#xd;&#xa;4'h8: default 8&#xd;&#xa;4'h9: default 9&#xd;&#xa;4'ha: default 10&#xd;&#xa;4'hb: default 11&#xd;&#xa;Other: reserved$
$$tx_coe_fm_tx_train_dis_lane$  $3$  $3$  $R2C34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Disable Tx Coefficient From Tx Training internal&#xd;&#xa;This bit disables the Tx coefficient from Tx training&#xd;&#xa;0: Save Tx coefficient to Gen table.&#xd;&#xa;1: Gen table not updated by Tx training.$
$$TX_COE_FM_PIN_PCIE3_EN_LANE$  $2$  $2$  $R2C34h$  $TX Training Driver Register 3$  $RW$  $1h$  $Tx Coefficient From Pin Enable For PCIE3 Mode.&#xd;&#xa;This field is used in the PCIE3 mode.&#xd;&#xa;0: Tx coefficient is from tx_margin tx_deemph&#xd;&#xa;1: Tx coefficient is from PIN_RESERVED_INPUT_P[17:0]$
$$local_tx_preset_en_lane$  $1$  $1$  $R2C34h$  $TX Training Driver Register 3$  $RW$  $1h$  $Enable Local TX Coefficient Preset In The Beginning Of TX Training internal&#xd;&#xa;0: local TX coefficient doesn't preset in the beginning of TX training&#xd;&#xa;1: local TX coefficient presets in the beginning of TX training$
$$tx_train_coe_update_en_lane$  $0$  $0$  $R2C34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Training Coefficients Update Enable. internal&#xd;&#xa;0: Only when Tx training or frame lock detection enable is high, Tx coefficients can be updated by the remote PHY.&#xd;&#xa;1: When this bit =1  or Tx training is high or frame lock detection enable are 1, Tx coefficients can be updated by the remote PHY.$
$$RESERVED$  $31$  $31$  $R2C38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2C38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R2C38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_EMPH2_LANE[4:0]$  $28$  $24$  $R2C38h$  $TX Training Driver Register 4$  $R$  $0h$  $TX Pre 2 Emphasis During TX Training$
$$RESERVED$  $23$  $23$  $R2C38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2C38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2C38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_EMPH1_LANE[4:0]$  $20$  $16$  $R2C38h$  $TX Training Driver Register 4$  $R$  $0h$  $TX Post Emphasis During TX Training$
$$RESERVED$  $15$  $15$  $R2C38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2C38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2C38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_EMPH0_LANE[4:0]$  $12$  $8$  $R2C38h$  $TX Training Driver Register 4$  $R$  $0h$  $TX Pre Emphasis During TX Training$
$$RESERVED$  $7$  $7$  $R2C38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_AMP_LANE[6:0]$  $6$  $0$  $R2C38h$  $TX Training Driver Register 4$  $R$  $0h$  $TX Amplitude Duing TX Training$
$$RESERVED$  $31$  $23$  $R2C3Ch$  $TX Training Default 1$  $RW$  $0h$  $$
$$TX_AMP_DEFAULT3_LANE[6:0]$  $22$  $16$  $R2C3Ch$  $TX Training Default 1$  $RW$  $2Fh$  $TX Main Cursor$
$$RESERVED$  $15$  $15$  $R2C3Ch$  $TX Training Default 1$  $RW$  $0h$  $$
$$TX_AMP_DEFAULT2_LANE[6:0]$  $14$  $8$  $R2C3Ch$  $TX Training Default 1$  $RW$  $2Fh$  $TX Main Cursor$
$$RESERVED$  $7$  $7$  $R2C3Ch$  $TX Training Default 1$  $RW$  $0h$  $$
$$TX_AMP_DEFAULT1_LANE[6:0]$  $6$  $0$  $R2C3Ch$  $TX Training Default 1$  $RW$  $3Fh$  $TX Main Cursor$
$$RESERVED$  $31$  $21$  $R2C40h$  $TX Training Default 2$  $RW$  $0h$  $$
$$TX_EMPH0_DEFAULT3_LANE[4:0]$  $20$  $16$  $R2C40h$  $TX Training Default 2$  $RW$  $Fh$  $TX Pre Cursor$
$$RESERVED$  $15$  $15$  $R2C40h$  $TX Training Default 2$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2C40h$  $TX Training Default 2$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2C40h$  $TX Training Default 2$  $RW$  $0h$  $$
$$TX_EMPH0_DEFAULT2_LANE[4:0]$  $12$  $8$  $R2C40h$  $TX Training Default 2$  $RW$  $9h$  $TX Pre Cursor$
$$RESERVED$  $7$  $7$  $R2C40h$  $TX Training Default 2$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2C40h$  $TX Training Default 2$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2C40h$  $TX Training Default 2$  $RW$  $0h$  $$
$$TX_EMPH0_DEFAULT1_LANE[4:0]$  $4$  $0$  $R2C40h$  $TX Training Default 2$  $RW$  $0h$  $TX Pre Cursor$
$$RESERVED$  $31$  $21$  $R2C44h$  $TX Training Default 3$  $RW$  $0h$  $$
$$TX_EMPH1_DEFAULT3_LANE[4:0]$  $20$  $16$  $R2C44h$  $TX Training Default 3$  $RW$  $0h$  $TX Post Cursor$
$$RESERVED$  $15$  $15$  $R2C44h$  $TX Training Default 3$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2C44h$  $TX Training Default 3$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2C44h$  $TX Training Default 3$  $RW$  $0h$  $$
$$TX_EMPH1_DEFAULT2_LANE[4:0]$  $12$  $8$  $R2C44h$  $TX Training Default 3$  $RW$  $6h$  $TX Post Cursor$
$$RESERVED$  $7$  $7$  $R2C44h$  $TX Training Default 3$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2C44h$  $TX Training Default 3$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2C44h$  $TX Training Default 3$  $RW$  $0h$  $$
$$TX_EMPH1_DEFAULT1_LANE[4:0]$  $4$  $0$  $R2C44h$  $TX Training Default 3$  $RW$  $0h$  $TX Post Cursor$
$$RESERVED$  $31$  $21$  $R2C48h$  $TX Training Default 4$  $RW$  $0h$  $$
$$TX_EMPH2_DEFAULT3_LANE[4:0]$  $20$  $16$  $R2C48h$  $TX Training Default 4$  $RW$  $0h$  $TX Pre 2 Cursor$
$$RESERVED$  $15$  $15$  $R2C48h$  $TX Training Default 4$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2C48h$  $TX Training Default 4$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2C48h$  $TX Training Default 4$  $RW$  $0h$  $$
$$TX_EMPH2_DEFAULT2_LANE[4:0]$  $12$  $8$  $R2C48h$  $TX Training Default 4$  $RW$  $0h$  $TX Pre 2 Cursor$
$$RESERVED$  $7$  $7$  $R2C48h$  $TX Training Default 4$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2C48h$  $TX Training Default 4$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2C48h$  $TX Training Default 4$  $RW$  $0h$  $$
$$TX_EMPH2_DEFAULT1_LANE[4:0]$  $4$  $0$  $R2C48h$  $TX Training Default 4$  $RW$  $0h$  $TX Pre 2 Cursor$
$$RESERVED$  $31$  $16$  $R2C4Ch$  $PRBS Train Control$  $RW$  $0h$  $$
$$train_prbs_data_window_offset_end_lane[3:0]$  $15$  $12$  $R2C4Ch$  $PRBS Train Control$  $RW$  $7h$  $PRBS Train Data Window Offset End internal&#xd;&#xa;Skip the last number of PRBS data to check in a frame$
$$train_prbs_data_window_offset_start_lane[3:0]$  $11$  $8$  $R2C4Ch$  $PRBS Train Control$  $RW$  $7h$  $PRBS Train Data Window Offset Start internal&#xd;&#xa;Skip the first number of PRBS data to check in a frame$
$$RESERVED$  $7$  $4$  $R2C4Ch$  $PRBS Train Control$  $RW$  $0h$  $$
$$TRAIN_PRBS_CHECK_EN_LANE$  $3$  $3$  $R2C4Ch$  $PRBS Train Control$  $RW$  $0h$  $PRBS Train Check Data Enable&#xd;&#xa;0 : Disable&#xd;&#xa;1 : Enable$
$$RESERVED$  $2$  $0$  $R2C4Ch$  $PRBS Train Control$  $RW$  $0h$  $$
$$RESERVED$  $31$  $31$  $R2C54h$  $TRX Training Result0$  $RW$  $0h$  $$
$$int_local_ctrl_g_lane[1:0]$  $30$  $29$  $R2C54h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Coefficient Control For PAM4 internal$
$$int_local_ctrl_sel_lane[2:0]$  $28$  $26$  $R2C54h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Coefficient Selection For PAM4 internal$
$$int_local_ctrl_pat_lane[1:0]$  $25$  $24$  $R2C54h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Pattern Selection For PAM4 internal$
$$int_local_ctrl_reset_lane$  $23$  $23$  $R2C54h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Reset internal$
$$int_local_ctrl_gn1_lane[1:0]$  $22$  $21$  $R2C54h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl GN1 Value internal$
$$int_local_ctrl_g1_lane[1:0]$  $20$  $19$  $R2C54h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl G1 Value internal$
$$int_local_ctrl_g0_lane[1:0]$  $18$  $17$  $R2C54h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl G0 Value internal$
$$int_local_ctrl_req_lane$  $16$  $16$  $R2C54h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Request internal$
$$RESERVED$  $15$  $8$  $R2C54h$  $TRX Training Result0$  $RW$  $0h$  $$
$$int_tx_preset_index_lane[3:0]$  $7$  $4$  $R2C54h$  $TRX Training Result0$  $RW$  $2h$  $Internal Remote TX Coefficient Preset Index  internal$
$$int_tx_train_complete_lane$  $3$  $3$  $R2C54h$  $TRX Training Result0$  $RW$  $0h$  $Internal TX Training Complete Status internal&#xd;&#xa;0: Not complete&#xd;&#xa;1: Complete$
$$int_tx_train_failed_lane$  $2$  $2$  $R2C54h$  $TRX Training Result0$  $RW$  $0h$  $Internal TX Training Failed Status internal&#xd;&#xa;It is in TXCLK domain&#xd;&#xa;0: passed&#xd;&#xa;1: Failed$
$$int_rx_train_complete_lane$  $1$  $1$  $R2C54h$  $TRX Training Result0$  $RW$  $0h$  $Internal RX Training Complete Status internal&#xd;&#xa;0: Not complete&#xd;&#xa;1: Complete$
$$int_rx_train_failed_lane$  $0$  $0$  $R2C54h$  $TRX Training Result0$  $RW$  $0h$  $Internal RX Training Falied Status internal&#xd;&#xa;It is in TXCLK domain&#xd;&#xa;0: passed&#xd;&#xa;1: Failed$
$$RESERVED$  $31$  $16$  $R2C58h$  $TRX Training Result1$  $RW$  $0h$  $$
$$int_remote_status_g_lane[2:0]$  $15$  $13$  $R2C58h$  $TRX Training Result1$  $R$  $0h$  $Internal Remote Status Coefficient Control For PAM4 internal$
$$int_remote_status_sel_lane[2:0]$  $12$  $10$  $R2C58h$  $TRX Training Result1$  $R$  $0h$  $Internal Remote Status Coefficient Selection For PAM4 internal$
$$int_remote_status_pat_lane[1:0]$  $9$  $8$  $R2C58h$  $TRX Training Result1$  $R$  $0h$  $Internal Remote Status Pattern Selection For PAM4 internal$
$$int_remote_status_reset_lane$  $7$  $7$  $R2C58h$  $TRX Training Result1$  $R$  $0h$  $Internal Remote Status Reset Updated For PAM4 internal$
$$int_remote_status_gn1_lane[1:0]$  $6$  $5$  $R2C58h$  $TRX Training Result1$  $R$  $0h$  $Internal Remote Status GN1 Value internal$
$$int_remote_status_g1_lane[1:0]$  $4$  $3$  $R2C58h$  $TRX Training Result1$  $R$  $0h$  $Internal Remote Status G1 Value internal$
$$int_remote_status_g0_lane[1:0]$  $2$  $1$  $R2C58h$  $TRX Training Result1$  $R$  $0h$  $Internal Remote Status G0 Value internal$
$$int_remote_status_ack_lane$  $0$  $0$  $R2C58h$  $TRX Training Result1$  $R$  $0h$  $Internal Remote Status Acknowledge internal$
$$RESERVED$  $31$  $6$  $R2C5Ch$  $Clock Enable And Reset$  $RW$  $0h$  $$
$$rst_dme_dec_clk_lane$  $5$  $5$  $R2C5Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Reset For Differential Manchester Decoding Clock internal$
$$dme_dec_clk_en_lane$  $4$  $4$  $R2C5Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Turn On Differential Manchester Decoding Clock internal&#xd;&#xa;0: clock gate is controlled by internal logic&#xd;&#xa;1: clock is on.$
$$rst_dme_enc_clk_lane$  $3$  $3$  $R2C5Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Reset For Differential Manchester Encoding Clock internal$
$$dme_enc_clk_en_lane$  $2$  $2$  $R2C5Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Turn On Differential Manchester Encoding Clock internal&#xd;&#xa;0: clock gate is controlled by internal logic&#xd;&#xa;1: clock is on.$
$$rst_tx_train_if_clk_lane$  $1$  $1$  $R2C5Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Reset For TX Training Interface Clock internal$
$$tx_train_if_clk_en_lane$  $0$  $0$  $R2C5Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Turn On TX Training Interface Clock internal&#xd;&#xa;0: clock gate is controlled by internal logic&#xd;&#xa;1: clock is on.$
$$RESERVED$  $31$  $31$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $$
$$rx_train_disable_isr_lane$  $24$  $24$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Disable Interrupt.&#xd;&#xa;0: RX training is not disable.&#xd;&#xa;1: RX training is disable.$
$$tx_train_disable_isr_lane$  $23$  $23$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Disable Interrupt.&#xd;&#xa;0: Tx training is not disable.&#xd;&#xa;1: Tx training is disable.$
$$remote_status_field_valid_mux_isr_lane$  $22$  $22$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Remote Status Field Valid Interrupt.&#xd;&#xa;0: There is no new status bits from remote PHY.&#xd;&#xa;1: There is new status bits from remote PHY.$
$$remote_ctrl_field_valid_mux_isr_lane$  $21$  $21$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Remote Control Field Valid Interrupt.&#xd;&#xa;0: There is no new control bits from remote PHY.&#xd;&#xa;1: There is new control bits from remote PHY.$
$$trx_train_stop_isr_lane$  $20$  $20$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $TRx Train Stop Interrupt.&#xd;&#xa;0: TRX training is not stop.&#xd;&#xa;1: TRX training is stop.$
$$rx_train_enable_isr_lane$  $19$  $19$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Enable Interrupt.&#xd;&#xa;0: RX training is not enable.&#xd;&#xa;1: RX training is enable.$
$$tx_train_enable_isr_lane$  $18$  $18$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Enable Interrupt.&#xd;&#xa;0: Tx training is not enable.&#xd;&#xa;1: Tx training is enable.$
$$RX_TRAIN_COMPLETE_ISR_LANE$  $17$  $17$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Complete Interrupt.&#xd;&#xa;0: RX training is not done&#xd;&#xa;1: RX training is done.$
$$TX_TRAIN_COMPLETE_ISR_LANE$  $16$  $16$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Complete Interrupt.&#xd;&#xa;0: TX training is not done&#xd;&#xa;1: TX training is done. If TX training is failed, this interrupt is also asserted.$
$$LOCAL_FIELD_DONE_ISR_LANE$  $15$  $15$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Local Field Done Interrupt&#xd;&#xa;Firmware can use this bit to determine if a new command has been sent out or not.&#xd;&#xa;0: Local PHY does not sent out new command yet.&#xd;&#xa;1: Local PHY sends out new commands after local_field_valid is high.$
$$LOCAL_CTRL_VALID_ISR_LANE$  $14$  $14$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Local Control Field Valid Interrupt.&#xd;&#xa;0: There is no control fields from local PHY TX training engine.&#xd;&#xa;1: There is control fields from local PHY TX training engine.$
$$LOCAL_STATUS_VALID_ISR_LANE$  $13$  $13$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Local Status Field Valid Interrupt.&#xd;&#xa;0: There is no status fields from local PHY TX training engine.&#xd;&#xa;1: There is status fields from local PHY TX training engine.$
$$LOCAL_ERROR_VALID_ISR_LANE$  $12$  $12$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Local Error Response Field Valid Interrupt.&#xd;&#xa;0: There is no unsupported control fields from remote PHY.&#xd;&#xa;1: There is unsupported control fields from remote PHY. Local PHY sends error response to remote PHY.$
$$LOCAL_TRAIN_COMP_ISR_LANE$  $11$  $11$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Complete Interrupt.&#xd;&#xa;0: Local PHY has not completed TX training or TX training has failed&#xd;&#xa;1: Local PHY has completed TX training. If TX training is failed, this interrupt is not asserted.$
$$LOCAL_TX_INIT_ISR_LANE$  $10$  $10$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Initialization Done Interrupt.&#xd;&#xa;0: Local PHY is not ready to do TX training.&#xd;&#xa;1: Local PHY is ready to do TX training.$
$$REMOTE_TRAIN_COMP_ISR_LANE$  $9$  $9$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Complete Interrupt.&#xd;&#xa;0: Remote PHY has not completed TX training.&#xd;&#xa;1: Remote PHY has completed TX training.$
$$REMOTE_TX_INIT_ISR_LANE$  $8$  $8$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Initializating Done Interrupt.&#xd;&#xa;0: Remote PHY is not ready to do TX training.&#xd;&#xa;1: Remote PHY is ready to do TX training.$
$$REMOTE_ERROR_VALID_ISR_LANE$  $7$  $7$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Remote Error Response Field Valide Interrupt.&#xd;&#xa;0: There is no new error response bits from remote PHY&#xd;&#xa;1: There is new error response bits from remote PHY. It is only applied to SAS-3 protocol.$
$$REMOTE_STATUS_VALID_ISR_LANE$  $6$  $6$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Remote Status Field Valid Interrupt.&#xd;&#xa;0: There is no new status bits from remote PHY.&#xd;&#xa;1: There is new status bits from remote PHY.$
$$REMOTE_CTRL_VALID_ISR_LANE$  $5$  $5$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Remote Control Field Valid Interrupt.&#xd;&#xa;0: There is no new control bits from remote PHY.&#xd;&#xa;1: There is new control bits from remote PHY.$
$$REMOTE_BALANCE_ERR_ISR_LANE$  $4$  $4$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Remote Ttiu Balance Bit Error Interrupt.&#xd;&#xa;It is only applied to SAS-3 protocol.&#xd;&#xa;0: Balance bit is correct&#xd;&#xa;1: Balance bit is wrong.$
$$DME_DEC_ERROR_ISR_LANE$  $3$  $3$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Dme Decoder Error Interrupt.&#xd;&#xa;0: Differential Manchester decoding is correct&#xd;&#xa;1: There is something wrong with differential Manchester decoding$
$$FRAME_DET_TIMEOUT_ISR_LANE$  $2$  $2$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Frame Detection Timeout Interrupt.&#xd;&#xa;0: No timeout&#xd;&#xa;1: Frame detection timeout.$
$$TRX_TRAIN_TIMEOUT_ISR_LANE$  $1$  $1$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Tx/Rx Training Timeout Interrupt.&#xd;&#xa;0: No timeout&#xd;&#xa;1: TX/RX training timeout.$
$$STATUS_DET_TIMEOUT_ISR_LANE$  $0$  $0$  $R2C60h$  $Interrupt 0$  $RW$  $0h$  $Status Detection Timeout Interrupt.&#xd;&#xa;0: Local PHY can get correct coefficient status from remote PHY.&#xd;&#xa;1: Local PHY cannot get correct coefficient status from remote PHY.$
$$RESERVED$  $31$  $31$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $$
$$rx_train_disable_mask_lane$  $24$  $24$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Rx Train Disable Interrupt Mask.&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$tx_train_disable_mask_lane$  $23$  $23$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Tx Train Disable Interrupt Mask.&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$remote_status_field_valid_mux_mask_lane$  $22$  $22$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Remote Status Field Valid Interrupt Mask.&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$remote_ctrl_field_valid_mux_mask_lane$  $21$  $21$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Remote Control Field Valid Interrupt Mask.&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$trx_train_stop_mask_lane$  $20$  $20$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $TRx Train Stop Interrupt Mask.&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$rx_train_enable_mask_lane$  $19$  $19$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Rx Train Enable Interrupt Mask.&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$tx_train_enable_mask_lane$  $18$  $18$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Tx Train Enable Interrupt Mask.&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$RX_TRAIN_COMPLETE_MASK_LANE$  $17$  $17$  $R2C64h$  $Interrupt 1$  $RW$  $1h$  $Rx Train Complete Interrupt Mask&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$TX_TRAIN_COMPLETE_MASK_LANE$  $16$  $16$  $R2C64h$  $Interrupt 1$  $RW$  $1h$  $Tx Train Complete Interrupt Mask&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$LOCAL_FIELD_DONE_MASK_LANE$  $15$  $15$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Local Field Done Interrupt Mask.&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$LOCAL_CTRL_VALID_MASK_LANE$  $14$  $14$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Local Control Field Valid Interrupt Mask.&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$LOCAL_STATUS_VALID_MASK_LANE$  $13$  $13$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Local Status Field Valid Interrupt Mask&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$LOCAL_ERROR_VALID_MASK_LANE$  $12$  $12$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Local Error Response Field Valid Interrupt Mask.&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$LOCAL_TRAIN_COMP_MASK_LANE$  $11$  $11$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Local Phy Tx Train Complete Interrupt Mask&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$LOCAL_TX_INIT_MASK_LANE$  $10$  $10$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Local Phy Tx Train Initializating Done Interrupt Mask&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$REMOTE_TRAIN_COMP_MASK_LANE$  $9$  $9$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Remote Phy Tx Train Complete Interrupt Mask&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$REMOTE_TX_INIT_MASK_LANE$  $8$  $8$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Remote Phy Tx Train Initializating Done Interrupt Mask&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$REMOTE_ERROR_VALID_MASK_LANE$  $7$  $7$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Remote Error Response Field Valide Interrupt Mask.&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$REMOTE_STATUS_VALID_MASK_LANE$  $6$  $6$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Remote Status Field Valid Interrupt Mask.&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$REMOTE_CTRL_VALID_MASK_LANE$  $5$  $5$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Remote Control Field Valid Interrupt Mask.&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$REMOTE_BALANCE_ERR_MASK_LANE$  $4$  $4$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Remote TTIU Balance Bit Error Interrupt Mask.&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$DME_DEC_ERROR_MASK_LANE$  $3$  $3$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Dme Decoder Error Interrupt Mask.&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$FRAME_DET_TIMEOUT_MASK_LANE$  $2$  $2$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Frame Detection Timeout Interrupt Mask.&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$TRX_TRAIN_TIMEOUT_MASK_LANE$  $1$  $1$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Trx Training Timeout Interrupt Mask.&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$STATUS_DET_TIMEOUT_MASK_LANE$  $0$  $0$  $R2C64h$  $Interrupt 1$  $RW$  $0h$  $Status Detection Timeout Interrupt Mask.&#xd;&#xa;0: Enable&#xd;&#xa;1: Mask$
$$RESERVED$  $31$  $31$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $$
$$rx_train_disable_isr_clear_lane$  $24$  $24$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Disable Interrupt Clear$
$$tx_train_disable_isr_clear_lane$  $23$  $23$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Disable Interrupt Clear$
$$remote_status_field_valid_mux_isr_clear_lane$  $22$  $22$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Remote Status Field Valid Interrupt Clear$
$$remote_ctrl_field_valid_mux_isr_clear_lane$  $21$  $21$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Remote Control Field Valid Interrupt Clear$
$$trx_train_stop_isr_clear_lane$  $20$  $20$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $TRx Train Stop Interrupt Clear$
$$rx_train_enable_isr_clear_lane$  $19$  $19$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Enable Interrupt Clear$
$$tx_train_enable_isr_clear_lane$  $18$  $18$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Enable Interrupt Clear$
$$RX_TRAIN_COMPLETE_ISR_CLEAR_LANE$  $17$  $17$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Complete Interrupt Clear$
$$TX_TRAIN_COMPLETE_ISR_CLEAR_LANE$  $16$  $16$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Complete Interrupt Clear$
$$LOCAL_FIELD_DONE_ISR_CLEAR_LANE$  $15$  $15$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Local Field Done Interrupt Clear$
$$LOCAL_CTRL_VALID_ISR_CLEAR_LANE$  $14$  $14$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Local Control Field Valid Interrupt Clear$
$$LOCAL_STATUS_VALID_ISR_CLEAR_LANE$  $13$  $13$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Local Status Field Valid Interrupt Clear$
$$LOCAL_ERROR_VALID_ISR_CLEAR_LANE$  $12$  $12$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Local Error Response Field Valid Interrupt Clear$
$$LOCAL_TRAIN_COMP_ISR_CLEAR_LANE$  $11$  $11$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Complete Interrupt Clear$
$$LOCAL_TX_INIT_ISR_CLEAR_LANE$  $10$  $10$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Initialization Done Interrupt Clear$
$$REMOTE_TRAIN_COMP_ISR_CLEAR_LANE$  $9$  $9$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Complete Interrupt Clear$
$$REMOTE_TX_INIT_ISR_CLEAR_LANE$  $8$  $8$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Initializating Done Interrupt Clear$
$$REMOTE_ERROR_VALID_ISR_CLEAR_LANE$  $7$  $7$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Remote Error Response Field Valide Interrupt Clear$
$$REMOTE_STATUS_VALID_ISR_CLEAR_LANE$  $6$  $6$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Remote Status Field Valid Interrupt Clear$
$$REMOTE_CTRL_VALID_ISR_CLEAR_LANE$  $5$  $5$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Remote Control Field Valid Interrupt Clear$
$$REMOTE_BALANCE_ERR_ISR_CLEAR_LANE$  $4$  $4$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Remote Ttiu Balance Bit Error Interrupt Clear$
$$DME_DEC_ERROR_ISR_CLEAR_LANE$  $3$  $3$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Dme Decoder Error Interrupt Clear$
$$FRAME_DET_TIMEOUT_ISR_CLEAR_LANE$  $2$  $2$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Frame Detection Timeout Interrupt Clear$
$$TRX_TRAIN_TIMEOUT_ISR_CLEAR_LANE$  $1$  $1$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Tx/Rx Training Timeout Interrupt Clear$
$$STATUS_DET_TIMEOUT_ISR_CLEAR_LANE$  $0$  $0$  $R2C68h$  $Interrupt 0$  $RW$  $0h$  $Status Detection Timeout Interrupt Clear$
$$AN_ENABLE_LANE$  $31$  $31$  $R2D00h$  $Main Control Register$  $RW$  $0h$  $Auto Negotiation Enable&#xd;&#xa;0: Auto Negotiation disable&#xd;&#xa;1: Auto Negotiation enable$
$$an_enable_fm_reg_lane$  $30$  $30$  $R2D00h$  $Main Control Register$  $RW$  $0h$  $Auto Negotiation Enable From Register$
$$an_auto_spd_chg_lane$  $29$  $29$  $R2D00h$  $Main Control Register$  $RW$  $0h$  $Auto Negotiation Auto Speed Change$
$$an_link_status_hcd_lane$  $28$  $28$  $R2D00h$  $Main Control Register$  $RW$  $0h$  $Auto Negotiation Highest Common Denominator Ready$
$$an_incompatible_link_lane$  $27$  $27$  $R2D00h$  $Main Control Register$  $RW$  $0h$  $Auto Negotiation Incompatible Link$
$$RESERVED$  $26$  $15$  $R2D00h$  $Main Control Register$  $RW$  $0h$  $$
$$an_link_fail_inhibit_timer_dis_lane$  $14$  $14$  $R2D00h$  $Main Control Register$  $RW$  $0h$  $Auto Negotiation Link Fail Inhibit Timer Disable$
$$an_link_fail_inhibit_timer_lane[1:0]$  $13$  $12$  $R2D00h$  $Main Control Register$  $RW$  $0h$  $Auto Negotiation Link Fail Inhibit Timer Selection&#xd;&#xa;2'b00: 50ms&#xd;&#xa;2'b01: 510ms&#xd;&#xa;2'b10: 1.65s&#xd;&#xa;2'b11: 3.2s$
$$RESERVED$  $11$  $11$  $R2D00h$  $Main Control Register$  $RW$  $0h$  $$
$$an_det_dat_tran_timer_lane[2:0]$  $10$  $8$  $R2D00h$  $Main Control Register$  $RW$  $0h$  $Auto Negotiation Data Transition Detection Window&#xd;&#xa;3'b000: default&#xd;&#xa;3'b001: shift early 2bit&#xd;&#xa;3'b010: shift late 2bit&#xd;&#xa;3'b011: shift early 4bit&#xd;&#xa;3'b100: shift late 4bit&#xd;&#xa;3'b101: add extra early 2bit&#xd;&#xa;3'b110: add extra late 2bit&#xd;&#xa;3'b111: Shrink 2bit on both side$
$$RESERVED$  $7$  $7$  $R2D00h$  $Main Control Register$  $RW$  $0h$  $$
$$an_det_clk_tran_timer_lane[2:0]$  $6$  $4$  $R2D00h$  $Main Control Register$  $RW$  $0h$  $Auto Negotiation Clock Transition Detection Window&#xd;&#xa;3'b000: default&#xd;&#xa;3'b001: shift early 2bit&#xd;&#xa;3'b010: shift late 2bit&#xd;&#xa;3'b011: shift early 4bit&#xd;&#xa;3'b100: shift late 4bit&#xd;&#xa;3'b101: add extra early 2bit&#xd;&#xa;3'b110: add extra late 2bit&#xd;&#xa;3'b111: Shrink 2bit on both side$
$$an_nonce_match_dis_lane$  $3$  $3$  $R2D00h$  $Main Control Register$  $RW$  $0h$  $Auto Negotiation Nonce Match Disable&#xd;&#xa;Set to 1 during self loopback$
$$an_rst_lane$  $2$  $2$  $R2D00h$  $Main Control Register$  $RW$  $0h$  $Auto Negotiation Reset$
$$an_tx_clk_en_lane$  $1$  $1$  $R2D00h$  $Main Control Register$  $RW$  $0h$  $Auto Negotiation Tx Clock Force Enable$
$$an_rx_clk_en_lane$  $0$  $0$  $R2D00h$  $Main Control Register$  $RW$  $0h$  $Auto Negotiation Rx Clock Force Enable$
$$AN_TX_BASE_PAGE_LANE[31:0]$  $31$  $0$  $R2D04h$  $Main Control Register$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $16$  $R2D08h$  $Main Control Register$  $RW$  $0h$  $$
$$AN_TX_BASE_PAGE_LANE[47:32]$  $15$  $0$  $R2D08h$  $Main Control Register$  $RW$  $0h$  $TBD$
$$AN_TX_NEXT_PAGE0_LANE[31:0]$  $31$  $0$  $R2D0Ch$  $Main Control Register$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $16$  $R2D10h$  $Main Control Register$  $RW$  $0h$  $$
$$AN_TX_NEXT_PAGE0_LANE[47:32]$  $15$  $0$  $R2D10h$  $Main Control Register$  $RW$  $0h$  $TBD$
$$AN_TX_NEXT_PAGE1_LANE[31:0]$  $31$  $0$  $R2D14h$  $Main Control Register$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $16$  $R2D18h$  $Main Control Register$  $RW$  $0h$  $$
$$AN_TX_NEXT_PAGE1_LANE[47:32]$  $15$  $0$  $R2D18h$  $Main Control Register$  $RW$  $0h$  $TBD$
$$AN_TX_NEXT_PAGE2_LANE[31:0]$  $31$  $0$  $R2D1Ch$  $Main Control Register$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $16$  $R2D20h$  $Main Control Register$  $RW$  $0h$  $$
$$AN_TX_NEXT_PAGE2_LANE[47:32]$  $15$  $0$  $R2D20h$  $Main Control Register$  $RW$  $0h$  $TBD$
$$an_complete_lane$  $31$  $31$  $R2D24h$  $Main Result Register$  $R$  $0h$  $TBD$
$$an_fail_lane$  $30$  $30$  $R2D24h$  $Main Result Register$  $R$  $0h$  $TBD$
$$an_error_lane[1:0]$  $29$  $28$  $R2D24h$  $Main Result Register$  $R$  $0h$  $TBD$
$$an_ability_match_lane$  $27$  $27$  $R2D24h$  $Main Result Register$  $R$  $0h$  $TBD$
$$an_ack_nonce_match_lane$  $26$  $26$  $R2D24h$  $Main Result Register$  $R$  $0h$  $TBD$
$$an_acknowledge_match_lane$  $25$  $25$  $R2D24h$  $Main Result Register$  $R$  $0h$  $TBD$
$$an_consistency_match_lane$  $24$  $24$  $R2D24h$  $Main Result Register$  $R$  $0h$  $TBD$
$$an_nonce_match_lane$  $23$  $23$  $R2D24h$  $Main Result Register$  $R$  $0h$  $TBD$
$$an_receive_idle_lane$  $22$  $22$  $R2D24h$  $Main Result Register$  $R$  $0h$  $TBD$
$$RESERVED$  $21$  $1$  $R2D24h$  $Main Result Register$  $RW$  $0h$  $$
$$an_enable_rd_lane$  $0$  $0$  $R2D24h$  $Main Result Register$  $R$  $0h$  $TBD$
$$AN_RX_BASE_PAGE_LANE[31:0]$  $31$  $0$  $R2D28h$  $Main Result Register$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $16$  $R2D2Ch$  $Main Result Register$  $RW$  $0h$  $$
$$AN_RX_BASE_PAGE_LANE[47:32]$  $15$  $0$  $R2D2Ch$  $Main Result Register$  $R$  $0h$  $TBD$
$$AN_RX_NEXT_PAGE0_LANE[31:0]$  $31$  $0$  $R2D30h$  $Main Result Register$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $16$  $R2D34h$  $Main Result Register$  $RW$  $0h$  $$
$$AN_RX_NEXT_PAGE0_LANE[47:32]$  $15$  $0$  $R2D34h$  $Main Result Register$  $R$  $0h$  $TBD$
$$AN_RX_NEXT_PAGE1_LANE[31:0]$  $31$  $0$  $R2D38h$  $Main Result Register$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $16$  $R2D3Ch$  $Main Result Register$  $RW$  $0h$  $$
$$AN_RX_NEXT_PAGE1_LANE[47:32]$  $15$  $0$  $R2D3Ch$  $Main Result Register$  $R$  $0h$  $TBD$
$$AN_RX_NEXT_PAGE2_LANE[31:0]$  $31$  $0$  $R2D40h$  $Main Result Register$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $16$  $R2D44h$  $Main Result Register$  $RW$  $0h$  $$
$$AN_RX_NEXT_PAGE2_LANE[47:32]$  $15$  $0$  $R2D44h$  $Main Result Register$  $R$  $0h$  $TBD$
$$an_ext_ctrl_en_lane$  $31$  $31$  $R2D48h$  $External Control Register$  $RW$  $0h$  $TBD$
$$an_ext_complete_lane$  $30$  $30$  $R2D48h$  $External Control Register$  $RW$  $0h$  $TBD$
$$an_ext_fail_lane$  $29$  $29$  $R2D48h$  $External Control Register$  $RW$  $0h$  $TBD$
$$an_ext_error_lane[1:0]$  $28$  $27$  $R2D48h$  $External Control Register$  $RW$  $0h$  $TBD$
$$an_ext_load_page_lane$  $26$  $26$  $R2D48h$  $External Control Register$  $RW$  $0h$  $TBD$
$$an_ext_page_sel_lane[1:0]$  $25$  $24$  $R2D48h$  $External Control Register$  $RW$  $0h$  $TBD$
$$an_ext_rx_page_rd_req_lane$  $23$  $23$  $R2D48h$  $External Control Register$  $RW$  $0h$  $TBD$
$$an_ext_clear_ability_match_lane$  $22$  $22$  $R2D48h$  $External Control Register$  $RW$  $0h$  $TBD$
$$an_ext_clear_ack_match_lane$  $21$  $21$  $R2D48h$  $External Control Register$  $RW$  $0h$  $TBD$
$$an_ext_clear_nonce_match_lane$  $20$  $20$  $R2D48h$  $External Control Register$  $RW$  $0h$  $TBD$
$$an_ext_transmit_disable_lane$  $19$  $19$  $R2D48h$  $External Control Register$  $RW$  $0h$  $TBD$
$$an_ext_tx_nonce_freeze_lane$  $18$  $18$  $R2D48h$  $External Control Register$  $RW$  $0h$  $TBD$
$$RESERVED$  $17$  $0$  $R2D48h$  $External Control Register$  $RW$  $0h$  $$
$$an_ext_rx_base_page_lane[31:0]$  $31$  $0$  $R2D4Ch$  $External Control Register$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $16$  $R2D50h$  $External Control Register$  $RW$  $0h$  $$
$$an_ext_rx_base_page_lane[47:32]$  $15$  $0$  $R2D50h$  $External Control Register$  $RW$  $0h$  $TBD$
$$an_ext_rx_next_page0_lane[31:0]$  $31$  $0$  $R2D54h$  $External Control Register$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $16$  $R2D58h$  $External Control Register$  $RW$  $0h$  $$
$$an_ext_rx_next_page0_lane[47:32]$  $15$  $0$  $R2D58h$  $External Control Register$  $RW$  $0h$  $TBD$
$$an_ext_rx_next_page1_lane[31:0]$  $31$  $0$  $R2D5Ch$  $External Control Register$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $16$  $R2D60h$  $External Control Register$  $RW$  $0h$  $$
$$an_ext_rx_next_page1_lane[47:32]$  $15$  $0$  $R2D60h$  $External Control Register$  $RW$  $0h$  $TBD$
$$an_ext_rx_next_page2_lane[31:0]$  $31$  $0$  $R2D64h$  $External Control Register$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $16$  $R2D68h$  $External Control Register$  $RW$  $0h$  $$
$$an_ext_rx_next_page2_lane[47:32]$  $15$  $0$  $R2D68h$  $External Control Register$  $RW$  $0h$  $TBD$
$$an_rx_page_lane[31:0]$  $31$  $0$  $R2D6Ch$  $External Control Register$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $16$  $R2D70h$  $External Control Register$  $RW$  $0h$  $$
$$an_rx_page_lane[47:32]$  $15$  $0$  $R2D70h$  $External Control Register$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $3$  $R2D74h$  $Interrupt Register ISR$  $RW$  $0h$  $$
$$an_receive_idle_isr_lane$  $2$  $2$  $R2D74h$  $Interrupt Register ISR$  $RW$  $0h$  $Auto Negotiation Receiver Idle Interrupt$
$$an_spd_chg_isr_lane$  $1$  $1$  $R2D74h$  $Interrupt Register ISR$  $RW$  $0h$  $Auto Negotiation Speed Change Interrupt$
$$an_en_isr_lane$  $0$  $0$  $R2D74h$  $Interrupt Register ISR$  $RW$  $0h$  $Auto Negotiation Enable Interrupt$
$$RESERVED$  $31$  $3$  $R2D78h$  $Interrupt Register Mask$  $RW$  $0h$  $$
$$an_receive_idle_mask_lane$  $2$  $2$  $R2D78h$  $Interrupt Register Mask$  $RW$  $0h$  $Auto Negotiation Receiver Idle Interrupt Mask$
$$an_spd_chg_mask_lane$  $1$  $1$  $R2D78h$  $Interrupt Register Mask$  $RW$  $0h$  $Auto Negotiation Speed Change Interrupt Mask$
$$an_en_mask_lane$  $0$  $0$  $R2D78h$  $Interrupt Register Mask$  $RW$  $0h$  $Auto Negotiation Enable Interrupt Mask$
$$RESERVED$  $31$  $3$  $R2D7Ch$  $Interrupt Register Clear$  $RW$  $0h$  $$
$$an_receive_idle_isr_clear_lane$  $2$  $2$  $R2D7Ch$  $Interrupt Register Clear$  $RW$  $0h$  $Auto Negotiation Receiver Idle Interrupt Clear$
$$an_spd_chg_isr_clear_lane$  $1$  $1$  $R2D7Ch$  $Interrupt Register Clear$  $RW$  $0h$  $Auto Negotiation Speed Change Interrupt Clear$
$$an_en_isr_clear_lane$  $0$  $0$  $R2D7Ch$  $Interrupt Register Clear$  $RW$  $0h$  $Auto Negotiation Enable Interrupt Clear$
$$RESERVED$  $31$  $28$  $R6000h$  $Calibration Control Lane 1$  $RW$  $0h$  $$
$$cal_done_lane$  $27$  $27$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Calibration Done  internal$
$$RESERVED$  $26$  $20$  $R6000h$  $Calibration Control Lane 1$  $RW$  $0h$  $$
$$align90_comp_cal_done_lane$  $19$  $19$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Align90 Comparator Calibration Done. internal&#xd;&#xa;0: Align90 Comparator Calibration is in progress or has not started.&#xd;&#xa;1: Align90 Comparator Calibration is done.$
$$sq_ofst_cal_done_lane$  $18$  $18$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Squelch Offset Calibration Done. internal&#xd;&#xa;0: Squelch offset calibration is in progress or has not started.&#xd;&#xa;1: Squelch offset calibration is done.$
$$txdcc_pdiv_cal_done_lane$  $17$  $17$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Tx DCC Post Divider Calibration Done Indicator.  internal&#xd;&#xa;0: TX DCC PDIV calibration is in progress or has not started.&#xd;&#xa;1: TX DCC PDIV calibration is done.$
$$txdcc_cal_done_lane$  $16$  $16$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Tx DCC Calibration Done Indicator.  internal&#xd;&#xa;0: TX DCC calibration is in progress or has not started.&#xd;&#xa;1: TX DCC calibration is done.$
$$vdd_cal_done_lane$  $15$  $15$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $VDD Calibration Done Indicator.  internal&#xd;&#xa;0: VDD calibration is in progress or has not started.&#xd;&#xa;1: VDD calibration is done.$
$$rximp_cal_done_lane$  $14$  $14$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Rx Impedance Calibration Done.  internal&#xd;&#xa;0: Rx impedance calibration is in progress or has not started.&#xd;&#xa;1: Rx impedance calibration is done.$
$$tximp_cal_done_lane$  $13$  $13$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Tx Impedance Calibration Done. internal&#xd;&#xa;0: Tx impedance calibration is in progress or has not started.&#xd;&#xa;1: Tx impedance calibration is done.$
$$sampler_res_cal_done_lane$  $12$  $12$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Sampler Resolution Calibration Done. internal&#xd;&#xa;0: Sampler resolution calibration is in progress or has not started.&#xd;&#xa;1: Sampler resolution calibration is done.$
$$sampler_cal_done_lane$  $11$  $11$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Sampler Calibration Done. internal&#xd;&#xa;0: Sampler calibration is in progress or has not started.&#xd;&#xa;1: Sampler calibration is done.$
$$eom_align_cal_done_lane$  $10$  $10$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Eom Alignment Calibration Done. internal&#xd;&#xa;0: EOM alignment calibration is in progress or has not started.&#xd;&#xa;1: EOM alignment calibration is done.$
$$rxalign90_cal_done_lane$  $9$  $9$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Rx Align90 Calibration Done. internal&#xd;&#xa;0: Rx align90 calibration is in progress or has not started.&#xd;&#xa;1: Rx align90 calibration is done.$
$$rx_eom_cal_done_lane$  $8$  $8$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $RX EOM Calibration Done. internal&#xd;&#xa;0: Rx EOM calibration is in progress or has not started.&#xd;&#xa;1: Rx EOM calibration is done.$
$$rxdcc_data_cal_done_lane$  $7$  $7$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Rx DCC Center Calibration Done. internal&#xd;&#xa;0: Rx DCC center calibration is in progress or has not started.&#xd;&#xa;1: Rx DCC center calibration is done.$
$$rx_clk_cal_done_lane$  $6$  $6$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $RX CLK Calibration Done. internal&#xd;&#xa;0: Rx CLK calibration is in progress or has not started.&#xd;&#xa;1: Rx CLK calibration is done.$
$$txdetect_cal_done_lane$  $5$  $5$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Tx Timing Detect Calibration Done. internal&#xd;&#xa;0: Tx timing detect calibration is in progress or has not started.&#xd;&#xa;1: Tx timing detect calibration is done.$
$$dll_eom_vdata_cal_done_lane$  $4$  $4$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $DLL EOM VDATA Calibration Done. internal&#xd;&#xa;0: DLL EOM VDATA calibration is in progress or has not started.&#xd;&#xa;1: DLL EOM VDATA calibration is done.$
$$dll_cal_done_lane$  $3$  $3$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $DLL Calibration Done. internal&#xd;&#xa;0: DLL calibration is in progress or has not started.&#xd;&#xa;1: DLL calibration is done.$
$$sq_thresh_cal_done_lane$  $2$  $2$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $SQ Threshold Calibration Done. internal&#xd;&#xa;0: SQ Threshold calibration is in progress or has not started.&#xd;&#xa;1: SQ Threshold calibration is done.$
$$dll_gm_cal_done_lane$  $1$  $1$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $DLL Gm Calibration Done. internal&#xd;&#xa;0: DLL gm calibration is in progress or has not started.&#xd;&#xa;1: DLL gm calibration is done.$
$$dll_comp_cal_done_lane$  $0$  $0$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $DLL Comparator Calibration Done. internal&#xd;&#xa;0: DLL comparator calibration is in progress or has not started.&#xd;&#xa;1: DLL comparator calibration is done.$
$$RESERVED$  $31$  $30$  $R6004h$  $Calibration Control Lane 2$  $RW$  $0h$  $$
$$txdcc_pdiv_cal_pass_lane$  $29$  $29$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $TXDCC Post Divider Calibration Pass Indicator. internal$
$$sellv_rxsampler_pass_lane$  $28$  $28$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $VDD Calibration Sellv_Rxsampler Pass Indicator. internal$
$$sellv_rxeomclk_pass_lane$  $27$  $27$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $VDD Calibration Sellv_Rxeomclk Pass Indicator. internal$
$$sellv_rxdataclk_pass_lane$  $26$  $26$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $VDD Calibration Sellv_Rxdataclk Pass Indicator. internal$
$$sellv_rxintp_pass_lane$  $25$  $25$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $VDD Calibration Sellv_Rxintp Pass Indicator. internal$
$$sellv_txpre_pass_lane$  $24$  $24$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $VDD Calibration Sellv_Txpre Pass Indicator. internal$
$$sellv_txdata_pass_lane$  $23$  $23$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $VDD Calibration Sellv_Txdata Pass Indicator. internal$
$$sellv_txclk_pass_lane$  $22$  $22$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $VDD Calibration Sellv_Txclk Pass Indicator. internal$
$$sq_ofst_cal_pass_lane$  $21$  $21$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Squelch Offset Calibration Pass internal$
$$txdcc_cal_pass_lane$  $20$  $20$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Tx DCC Calibration Pass Indicator. internal$
$$align90_tracking_pass_lane$  $19$  $19$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Rx Align90 Phaseshifter Tracking Pass Indicator. internal$
$$align90_comp_pass_lane$  $18$  $18$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Rx Align90 Comparator Calibration Pass Indicator. internal$
$$vdd_cal_pass_lane$  $17$  $17$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $VDD Calibration Pass Indicator. internal$
$$rximp_cal_pass_lane$  $16$  $16$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Rx Impedance Calibration Pass Indicator. internal$
$$tximp_cal_pass_lane$  $15$  $15$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Tx Impedance Calibration Pass Indicator. internal$
$$sampler_cal_pass_lane$  $14$  $14$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Sampler Calibration Pass Indicator. internal$
$$eom_eomdat_cal_pass_lane$  $13$  $13$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $EOM Alignment Data And EOM Clock Phase Calibration Pass Indicator. internal$
$$eom_eomedg_fine_cal_pass_lane$  $12$  $12$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $EOM Alignment Edge And EOM Clock Phase Fine Calibration Pass Indicator. internal$
$$eom_eomedg_coarse_cal_pass_lane$  $11$  $11$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $EOM Alignment Edge And EOM Clock Coarse Calibration Pass Indicator. internal$
$$eom_dac_cal_pass_lane$  $10$  $10$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $EOM Alignment Comparator Offset Calibration Pass Indicator. internal$
$$rxalign90_cal_pass_lane$  $9$  $9$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Rx Align90 Calibration Pass Indicator. internal$
$$rx_eom_cal_pass_lane$  $8$  $8$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Rx EOM Calibration Pass Indicator. internal$
$$rxdcc_data_cal_pass_lane$  $7$  $7$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Rx DCC Center Calibration Pass Indicator. internal$
$$rx_clk_cal_pass_lane$  $6$  $6$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Rx CLK Calibration Pass Indicator. internal$
$$txdetect_cal_pass_lane$  $5$  $5$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Tx Timing Detect Calibration Pass Indicator. internal$
$$dll_eom_vdata_cal_pass_lane$  $4$  $4$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $DLL EOM VDATA Calibration Pass Indicator. internal$
$$dll_cal_pass_lane$  $3$  $3$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $DLL Calibration Pass Indicator. internal$
$$sq_thresh_cal_pass_lane$  $2$  $2$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Squelch Threshold Calibration Pass internal$
$$dll_gm_cal_pass_lane$  $1$  $1$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $DLL Gm Calibration Pass Indicator. internal$
$$dll_comp_cal_pass_lane$  $0$  $0$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $DLL Comparator Calibration Pass Indicator. internal$
$$RESERVED$  $31$  $24$  $R6008h$  $Calibration Control Lane 3$  $RW$  $0h$  $$
$$rximp_cal_timeout_lane$  $23$  $23$  $R6008h$  $Calibration Control Lane 3$  $R$  $0h$  $Rx Impedance Calibration Timeout Indicator. internal$
$$tximp_cal_timeout_lane$  $22$  $22$  $R6008h$  $Calibration Control Lane 3$  $R$  $0h$  $Tx Impedance Calibration Timeout Indicator. internal$
$$dll_vdda_tracking_on_lane$  $21$  $21$  $R6008h$  $Calibration Control Lane 3$  $RW$  $0h$  $DLL VDDA Tracking On. internal&#xd;&#xa;0: DLL VDDA tracking off.&#xd;&#xa;1: DLL VDDA tracking on.$
$$txdcc_cal_stop_sel_lane$  $20$  $20$  $R6008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Tx DCC Calibation Continuous/Single Mode Select. internal&#xd;&#xa;0: Continuous mode.&#xd;&#xa;1: Single mode.$
$$cal_vdd_continuous_mode_en_lane$  $19$  $19$  $R6008h$  $Calibration Control Lane 3$  $RW$  $0h$  $VDD Calibration Continuous Mode Enable. internal&#xd;&#xa;0: VDD calibration continuous mode is disabled.&#xd;&#xa;1: VDD calibration continuous mode is enabled.$
$$rxdcc_data_cal_stop_sel_lane$  $18$  $18$  $R6008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Rx DCC Center Calibation Continuous/Single Mode Select. internal&#xd;&#xa;0: Continuous mode.&#xd;&#xa;1: Single mode.$
$$rxdcc_eom_cal_stop_sel_lane$  $17$  $17$  $R6008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Rx DCC EOM Calibation Continuous/Single Mode Select. internal&#xd;&#xa;0: Continuous mode.&#xd;&#xa;1: Single mode.$
$$rxdcc_dll_cal_stop_sel_lane$  $16$  $16$  $R6008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Rx DCC DLL Calibation Continuous/Single Mode Select. internal&#xd;&#xa;0: Continuous mode.&#xd;&#xa;1: Single mode.$
$$pllcal_on_lane[7:0]$  $15$  $8$  $R6008h$  $Calibration Control Lane 3$  $R$  $0h$  $Indicator For PLL Calibration Ongoing For MCU Debug internal$
$$load_cal_on_lane[7:0]$  $7$  $0$  $R6008h$  $Calibration Control Lane 3$  $R$  $0h$  $Indicator For Speed Change Ongoing For MCU Debug internal$
$$tx_pll_rate_lane[7:0]$  $31$  $24$  $R600Ch$  $Calibration Control Lane 4$  $R$  $0h$  $Tx PLL Rate For MCU Debug internal$
$$rx_pll_rate_lane[7:0]$  $23$  $16$  $R600Ch$  $Calibration Control Lane 4$  $R$  $0h$  $Rx PLL Rate For MCU Debug internal$
$$sampler_sample_size_lane[7:0]$  $15$  $8$  $R600Ch$  $Calibration Control Lane 4$  $RW$  $3h$  $Sampler Sample Size Option (2^N) internal&#xd;&#xa;0: 2^0&#xd;&#xa;1:  2^1&#xd;&#xa;2:  2^2&#xd;&#xa;3:  2^3&#xd;&#xa;4: 2^4&#xd;&#xa;5: 2^5&#xd;&#xa;6: 2^6&#xd;&#xa;All Others : N.A$
$$sampler_cal_avg_mode_lane[7:0]$  $7$  $0$  $R600Ch$  $Calibration Control Lane 4$  $RW$  $0h$  $Sampler Cal Result Average Option For Debug. internal&#xd;&#xa;0= Average sum of POS values average and NEG  values average.(default:0).&#xd;&#xa;1= POS average only.&#xd;&#xa;2= NEG average only.$
$$CAL_SQ_THRESH_LANE[7:0]$  $31$  $24$  $R6010h$  $CAL_SAVE_DATA1_LANE Calibration Result 1$  $RW$  $0h$  $Squelch Calibration Threshold Result.$
$$CAL_SQ_OFFSET_LANE[7:0]$  $23$  $16$  $R6010h$  $CAL_SAVE_DATA1_LANE Calibration Result 1$  $RW$  $0h$  $Squelch Calibration Offset Result.$
$$CAL_EOM_ALIGN_COMP_OFSTDAC_LANE[7:0]$  $15$  $8$  $R6010h$  $CAL_SAVE_DATA1_LANE Calibration Result 1$  $RW$  $0h$  $EOM Alignment Comparator Offset Calibration Result.$
$$CAL_DLL_CMP_OFFSET_LANE[7:0]$  $7$  $0$  $R6010h$  $CAL_SAVE_DATA1_LANE Calibration Result 1$  $RW$  $0h$  $Rx DLL Comparator Calibration Result.$
$$cal_tximp_tunep_top_lane[7:0]$  $31$  $24$  $R6014h$  $Calibration Result 4$  $RW$  $37h$  $Tx Impedance Cal Result For PMOS Side. internal$
$$cal_tximp_tunen_top_lane[7:0]$  $23$  $16$  $R6014h$  $Calibration Result 4$  $RW$  $8h$  $Tx Impedance Cal Result For PMOS Side. internal$
$$CAL_RX_IMP_LANE[7:0]$  $15$  $8$  $R6014h$  $Calibration Result 4$  $RW$  $Ch$  $Rx Impedance Calibration Result.$
$$CAL_ALIGN90_CMP_OFFSET_LANE[7:0]$  $7$  $0$  $R6014h$  $Calibration Result 4$  $RW$  $0h$  $ALIGN90 Calibration Compartor Offset Result.$
$$cal_tximp_tunep_bot_lane[7:0]$  $31$  $24$  $R6018h$  $Calibration Result 5$  $RW$  $37h$  $Tx Impedance Cal Result For PMOS Side. internal$
$$cal_tximp_tunen_bot_lane[7:0]$  $23$  $16$  $R6018h$  $Calibration Result 5$  $RW$  $8h$  $Tx Impedance Cal Result For NMOS Side. internal$
$$cal_tximp_tunep_mid_lane[7:0]$  $15$  $8$  $R6018h$  $Calibration Result 5$  $RW$  $37h$  $Tx Impedance Cal Result For NMOS Side. internal$
$$cal_tximp_tunen_mid_lane[7:0]$  $7$  $0$  $R6018h$  $Calibration Result 5$  $RW$  $8h$  $Tx Impedance Cal Result For NMOS Side. internal$
$$CAL_OFST_D_TOP_O_LANE[7:0]$  $31$  $24$  $R601Ch$  $Calibration Result 6$  $RW$  $0h$  $Sampler Cal Result For Odd Top Data Sampler.$
$$CAL_OFST_D_BOT_E_LANE[7:0]$  $23$  $16$  $R601Ch$  $Calibration Result 6$  $RW$  $0h$  $Sampler Cal Result For Even Bottom Data Sampler.$
$$CAL_OFST_D_MID_E_LANE[7:0]$  $15$  $8$  $R601Ch$  $Calibration Result 6$  $RW$  $0h$  $Sampler Cal Result For Even Middle Data Sampler.$
$$CAL_OFST_D_TOP_E_LANE[7:0]$  $7$  $0$  $R601Ch$  $Calibration Result 6$  $RW$  $0h$  $Sampler Cal Result For Even Top Data Sampler.$
$$CAL_OFST_S_MID_E_LANE[7:0]$  $31$  $24$  $R6020h$  $Calibration Result 7$  $RW$  $0h$  $Sampler Cal Result For Even Middle Slicer Sampler.$
$$CAL_OFST_S_TOP_E_LANE[7:0]$  $23$  $16$  $R6020h$  $Calibration Result 7$  $RW$  $0h$  $Sampler Cal Result For Even Top Slicer Sampler.$
$$CAL_OFST_D_BOT_O_LANE[7:0]$  $15$  $8$  $R6020h$  $Calibration Result 7$  $RW$  $0h$  $Sampler Cal Result For Odd Bottom Data Sampler.$
$$CAL_OFST_D_MID_O_LANE[7:0]$  $7$  $0$  $R6020h$  $Calibration Result 7$  $RW$  $0h$  $Sampler Cal Result For Odd Middle Data Sampler.$
$$CAL_OFST_S_BOT_O_LANE[7:0]$  $31$  $24$  $R6024h$  $Calibration Result 8$  $RW$  $0h$  $Sampler Cal Result For Odd Bottom Slicer Sampler.$
$$CAL_OFST_S_MID_O_LANE[7:0]$  $23$  $16$  $R6024h$  $Calibration Result 8$  $RW$  $0h$  $Sampler Cal Result For Odd Middle Slicer Sampler.$
$$CAL_OFST_S_TOP_O_LANE[7:0]$  $15$  $8$  $R6024h$  $Calibration Result 8$  $RW$  $0h$  $Sampler Cal Result For  Odd Top Slicer Sampler.$
$$CAL_OFST_S_BOT_E_LANE[7:0]$  $7$  $0$  $R6024h$  $Calibration Result 8$  $RW$  $0h$  $Sampler Cal Result For Even Bottom Slicer Sampler.$
$$RESERVED$  $31$  $24$  $R6028h$  $Calibration Result 9$  $RW$  $0h$  $$
$$CAL_SAMPLER_RES_LANE[7:0]$  $23$  $16$  $R6028h$  $Calibration Result 9$  $RW$  $0h$  $Sampler Resolution Result.$
$$CAL_OFST_EDGE_O_LANE[7:0]$  $15$  $8$  $R6028h$  $Calibration Result 9$  $RW$  $0h$  $Sampler Cal Result For Odd Edge Sampler.$
$$CAL_OFST_EDGE_E_LANE[7:0]$  $7$  $0$  $R6028h$  $Calibration Result 9$  $RW$  $0h$  $Sampler Cal Result For Even Edge Sampler.$
$$tx_train_status_det_timer_lane[7:0]$  $31$  $24$  $R602Ch$  $$  $RW$  $3h$  $Status Detection Maximum Time. internal&#xd;&#xa;Unit is 0.5ms, use (n+1)/2 ms.$
$$RESERVED$  $23$  $0$  $R602Ch$  $$  $RW$  $0h$  $$
$$tx_train_status_det_timer_enable_lane$  $31$  $31$  $R6030h$  $$  $RW$  $1h$  $Tx Train Status Detection Timeout Enable. internal$
$$RX_TRAIN_TIMER_ENABLE_LANE$  $30$  $30$  $R6030h$  $$  $RW$  $1h$  $Rx Train Timeout Enable.$
$$TX_TRAIN_TIMER_ENABLE_LANE$  $29$  $29$  $R6030h$  $$  $RW$  $1h$  $Tx Train Timeout Enable.$
$$TX_TRAIN_FRAME_DET_TIMER_ENABLE_LANE$  $28$  $28$  $R6030h$  $$  $RW$  $1h$  $Tx Train Frame Detection Timeout Enable.$
$$frame_lock_sel_timeout_lane$  $27$  $27$  $R6030h$  $$  $RW$  $0h$  $Frame Lock Select Timeout Signals. internal&#xd;&#xa;0: Use internal generated frame lock signal to start TRx train frame detection timers.&#xd;&#xa;1: Use PIN_Tx_TRAIN_ENABLE as frame_lock to start TRx train frame detection timers.$
$$tx_train_status_det_timeout_int_lane$  $26$  $26$  $R6030h$  $$  $R$  $0h$  $Tx Train Status Detect Timeout Out Indicator From MCU internal$
$$RESERVED$  $25$  $0$  $R6030h$  $$  $RW$  $0h$  $$
$$dfe_dbg_step_mode_lane[7:0]$  $31$  $24$  $R6034h$  $$  $RW$  $0h$  $DFE Debug Step By Step Mode Enable internal$
$$dfe_force_zero_lane[7:0]$  $23$  $16$  $R6034h$  $$  $RW$  $0h$  $Firmware Use Only. internal$
$$dfe_adapt_lp_num_load1_lane[15:0]$  $15$  $0$  $R6034h$  $$  $RW$  $0h$  $DFE Adapt Loop Number Load Value1 During Training (Value+1). internal$
$$phase_adapt_temp_thr_lane[7:0]$  $31$  $24$  $R6038h$  $$  $RW$  $Ch$  $Phase Adapt  Temperature Enable Threshold (5 Degree = 12 Code) internal$
$$rx_train_only_dfe_lane$  $23$  $23$  $R6038h$  $$  $RW$  $0h$  $Run Rx Train Only DFE Mode For Debug internal$
$$sq_auto_train_lane$  $22$  $22$  $R6038h$  $$  $RW$  $0h$  $SQ Auto Tx Train Enable internal$
$$phase_adapt_temp_auto_en_lane$  $21$  $21$  $R6038h$  $$  $RW$  $0h$  $Phase Adapt Auto Eanble By Phase Adapt Temperature Threshold(phase_adapt_temp_thr) internal$
$$phase_adapt_sat_detect_lane$  $20$  $20$  $R6038h$  $$  $R$  $0h$  $Detected F0/F1 Saturation During Phase Adapt internal$
$$RESERVED$  $19$  $19$  $R6038h$  $$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R6038h$  $$  $RW$  $0h$  $$
$$RESERVED$  $17$  $16$  $R6038h$  $$  $RW$  $0h$  $$
$$ESM_VOLTAGE_LANE[7:0]$  $15$  $8$  $R6038h$  $$  $RW$  $0h$  $Eye Shape Monitor Voltage Value (0 ~ 255)$
$$dfe_cal_done_lane$  $7$  $7$  $R6038h$  $$  $R$  $0h$  $DFE Adaptation Calculation Done Indicator From MCU internal$
$$RESERVED$  $6$  $6$  $R6038h$  $$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R6038h$  $$  $RW$  $0h$  $$
$$EOM_DFE_CALL_LANE$  $4$  $4$  $R6038h$  $$  $RW$  $0h$  $DFE Call Enable For Eye Shape Monitor$
$$EOM_READY_LANE$  $3$  $3$  $R6038h$  $$  $RW$  $0h$  $Eye Monitor Drawing Ready$
$$RESERVED$  $2$  $2$  $R6038h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $0$  $R6038h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $16$  $R6040h$  $$  $RW$  $0h$  $$
$$adapted_phase_offset_data_lane[7:0]$  $15$  $8$  $R6040h$  $$  $RW$  $0h$  $Adapted Phase Offset Data. internal$
$$dfe_dbg_step_lane[7:0]$  $7$  $0$  $R6040h$  $$  $RW$  $0h$  $DFE Debug Step By Step internal$
$$opt_phase_offset_normal_lane[7:0]$  $31$  $24$  $R6044h$  $$  $RW$  $0h$  $Optinum Phase Offset Data In Normal Mode. internal$
$$cal_phase_lane[7:0]$  $23$  $16$  $R6044h$  $$  $RW$  $0h$  $Align90_Ref Calibration Save For Current PLL Rate. internal$
$$cal_eom_dpher_lane[7:0]$  $15$  $8$  $R6044h$  $$  $RW$  $0h$  $EOM Align Calibration Save For Current PLL Rate. internal$
$$train_use_s_lane$  $7$  $7$  $R6044h$  $$  $RW$  $0h$  $Enable Train Use Slice Clock Path. internal$
$$train_use_d_lane$  $6$  $6$  $R6044h$  $$  $RW$  $0h$  $Enable Train Use Data Clock Path. internal$
$$train_ph_control_mode_lane[1:0]$  $5$  $4$  $R6044h$  $$  $RW$  $0h$  $Train Phase Control Mode. internal$
$$TX_TRAIN_P2P_HOLD_LANE$  $3$  $3$  $R6044h$  $$  $RW$  $1h$  $TX Train Peak To Peak Hold Enable$
$$RESERVED$  $2$  $1$  $R6044h$  $$  $RW$  $0h$  $$
$$final_gain_adjust_en_lane$  $0$  $0$  $R6044h$  $$  $RW$  $0h$  $Enable Final Gain Adjust internal$
$$train_f0b_lane[7:0]$  $31$  $24$  $R6048h$  $$  $RW$  $0h$  $Train F0b internal$
$$train_f0a_max_lane[7:0]$  $23$  $16$  $R6048h$  $$  $RW$  $0h$  $Tran_F0a Max. internal$
$$train_f0a_lane[7:0]$  $15$  $8$  $R6048h$  $$  $RW$  $0h$  $Train F0a. internal$
$$train_f0d_lane[7:0]$  $7$  $0$  $R6048h$  $$  $RW$  $0h$  $Train F0d. internal$
$$FAST_DFE_TIMER_EN_LANE$  $31$  $31$  $R604Ch$  $$  $RW$  $1h$  $Fast DFE Timer Enable.$
$$EYE_CHECK_BYPASS_LANE$  $30$  $30$  $R604Ch$  $$  $RW$  $1h$  $Eye Check Bypass Enable.$
$$thre_excellent_lane[5:0]$  $29$  $24$  $R604Ch$  $$  $RW$  $3Fh$  $DFE Level Check Threshold For Excellent. internal$
$$maxeo_adapt_normal_mode_en_lane$  $23$  $23$  $R604Ch$  $$  $RW$  $0h$  $Enable MAXEO Mode DFE Algorithm In Normal Mode After RxTrain internal$
$$pattern_protect_en_lane$  $22$  $22$  $R604Ch$  $$  $RW$  $0h$  $Enable Pattern Protection internal$
$$eom_phase_ui_align_failed_lane$  $21$  $21$  $R604Ch$  $$  $R$  $0h$  $Debug For During Phase Adapt internal$
$$RESERVED$  $20$  $20$  $R604Ch$  $$  $RW$  $0h$  $$
$$phase_adapt_ui_align_skip_lane$  $19$  $19$  $R604Ch$  $$  $RW$  $0h$  $UI Align Skip Enable During Phase Adapt internal$
$$thre_poor_lane[2:0]$  $18$  $16$  $R604Ch$  $$  $RW$  $1h$  $DFE Level Check Threshold For Poor. internal$
$$CDRPHASE_OPT_EN_LANE$  $15$  $15$  $R604Ch$  $$  $RW$  $1h$  $CDR Phase OPT Enable.$
$$saturate_disable_lane$  $14$  $14$  $R604Ch$  $$  $RW$  $1h$  $DFE Saturate Disable. internal$
$$edge_sampler_normal_en_lane$  $13$  $13$  $R604Ch$  $$  $RW$  $1h$  $1=Enable Edge Sampler Update Normal Mode internal$
$$THRE_GOOD_LANE[4:0]$  $12$  $8$  $R604Ch$  $$  $RW$  $2h$  $DFE Level Check Threshold For Good.$
$$f1_align_skip_lane$  $7$  $7$  $R604Ch$  $$  $RW$  $0h$  $EOM F1 Aligment Skip internal$
$$phase_adapt_mode_lane$  $6$  $6$  $R604Ch$  $$  $RW$  $0h$  $1=Enable Eye Height Phase Adapt Mode, 0=Enable Eye Width Phase Adapt Mode internal$
$$phase_adapt_enable_lane$  $5$  $5$  $R604Ch$  $$  $RW$  $0h$  $1=Enable Phase Adapt internal$
$$dfe_adapt_normal_soft_cont_en_lane$  $4$  $4$  $R604Ch$  $$  $RW$  $0h$  $1=Enable Software Contious Mode  internal$
$$dfe_adapt_normal_force_skip_lane$  $3$  $3$  $R604Ch$  $$  $RW$  $0h$  $1=Disable DFE Adaptation During Normal Mode internal$
$$TX_NO_INIT_LANE$  $2$  $2$  $R604Ch$  $$  $RW$  $0h$  $No TX Init During Tx Train$
$$RX_NO_INIT_LANE$  $1$  $1$  $R604Ch$  $$  $RW$  $0h$  $No RX Init During Rx Train$
$$cdr_phase_opt_first_en_lane$  $0$  $0$  $R604Ch$  $$  $RW$  $0h$  $Enable Phase Train First internal$
$$midpoint_large_thres_k_lane[7:0]$  $31$  $24$  $R6050h$  $$  $RW$  $0h$  $MIDPOINT_LARGE_THRES_K internal$
$$midpoint_large_thres_c_lane[7:0]$  $23$  $16$  $R6050h$  $$  $RW$  $0h$  $MIDPOINT_LARGE_THRES_C internal$
$$midpoint_small_thres_k_lane[7:0]$  $15$  $8$  $R6050h$  $$  $RW$  $0h$  $MIDPOINT_SMALL_THRES_K internal$
$$midpoint_small_thres_c_lane[7:0]$  $7$  $0$  $R6050h$  $$  $RW$  $0h$  $MIDPOINT_SMALL_THRES_C internal$
$$sumf_boost_target_k_lane[7:0]$  $31$  $24$  $R6054h$  $$  $RW$  $0h$  $SUMF_BOOST_TARGET_K internal$
$$sumf_boost_target_c_lane[7:0]$  $23$  $16$  $R6054h$  $$  $RW$  $0h$  $SUMF_BOOST_TARGET_C internal$
$$midpoint_phase_os_lane[7:0]$  $15$  $8$  $R6054h$  $$  $RW$  $0h$  $MIDPOINT_PHASE_OS internal$
$$ini_phase_offset_lane[7:0]$  $7$  $0$  $R6054h$  $$  $RW$  $0h$  $Initial Phase Offset internal$
$$rx_rxffe_r_ini_lane[3:0]$  $31$  $28$  $R6058h$  $$  $RW$  $0h$  $RX_RXFFE_R_INI internal$
$$rxffe_r_gain_train_lane[3:0]$  $27$  $24$  $R6058h$  $$  $RW$  $0h$  $RXFFE_R_GAIN_TRAIN internal$
$$TX_ADAPT_G0_EN_LANE$  $23$  $23$  $R6058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt G0$
$$TX_ADAPT_GN1_EN_LANE$  $22$  $22$  $R6058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt GN1$
$$TX_ADAPT_G1_EN_LANE$  $21$  $21$  $R6058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt G1$
$$TX_ADAPT_GN2_EN_LANE$  $20$  $20$  $R6058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt GN2$
$$tx_train_alg_sel_lane$  $19$  $19$  $R6058h$  $$  $RW$  $0h$  $TX Train Algorithm Select internal&#xd;&#xa;0: Use Direction-based Tx-FFE Train&#xd;&#xa;1: Old Train Algorithm$
$$ESM_EN_LANE$  $18$  $18$  $R6058h$  $$  $RW$  $0h$  $1-Enable EOM, 0-Exit EOM Drawing$
$$tx_train_frame_lock_det_fail_int_lane$  $17$  $17$  $R6058h$  $$  $R$  $0h$  $TX Train Frame Lock Detect Fail Indicator From MCU For Ethernet Mode internal$
$$ESM_PATH_SEL_LANE$  $16$  $16$  $R6058h$  $$  $RW$  $0h$  $1-Select EOM Slice Path, 0-Select EOM Data Path$
$$tx_train_fail_int_lane$  $15$  $15$  $R6058h$  $$  $R$  $1h$  $TX Train Fail Indicator From MCU internal$
$$tx_train_complete_int_lane$  $14$  $14$  $R6058h$  $$  $R$  $1h$  $TX Train Complete Indicator From MCU internal$
$$ESM_DFE_ADAPT_SPLR_EN_LANE[3:0]$  $13$  $10$  $R6058h$  $$  $RW$  $0h$  $DFE Adapt Sampler Enable During EOM Draw&#xd;&#xa;Bit n for sampler n, n=0,1,2,3$
$$RESERVED$  $9$  $0$  $R6058h$  $$  $RW$  $0h$  $$
$$eom_clk_offset_2c_lane[7:0]$  $31$  $24$  $R605Ch$  $$  $RW$  $0h$  $EOM Adapt Initial Offset For Debug internal$
$$eom_adapt_step_size_lane[7:0]$  $23$  $16$  $R605Ch$  $$  $RW$  $0h$  $EOM Adapt Step Size For EOM Clock Alignment internal$
$$eom_conv_num_lane[15:0]$  $15$  $0$  $R605Ch$  $$  $RW$  $0h$  $Number Of EOM Converge  internal$
$$ph_conv_num_lane[7:0]$  $31$  $24$  $R6060h$  $$  $RW$  $0h$  $Number Of Data Clock Phase Converge internal$
$$ph_adapt_step_size_lane[7:0]$  $23$  $16$  $R6060h$  $$  $RW$  $0h$  $Data Path Adapt Step Size internal$
$$f0d_thre_lane[7:0]$  $15$  $8$  $R6060h$  $$  $RW$  $0h$  $F0d Threshold For Data Path Adapt internal$
$$data_clk_offset_2c_lane[7:0]$  $7$  $0$  $R6060h$  $$  $RW$  $0h$  $Data Path Adapt Initial Offset For Debug internal$
$$fn1_thre_lane[7:0]$  $31$  $24$  $R6064h$  $DLL Calibration$  $RW$  $0h$  $Tx Train Fn1 Threshold. 2's Complement internal$
$$fn2_thre_lane[7:0]$  $23$  $16$  $R6064h$  $DLL Calibration$  $RW$  $0h$  $Tx Train Fn2 Threshold. 2's Complement internal$
$$temp_workaround_dfe_lane[7:0]$  $15$  $8$  $R6064h$  $DLL Calibration$  $RW$  $0h$  $Temperature work arroud. internal$
$$temp_workaround_ph_lane[7:0]$  $7$  $0$  $R6064h$  $DLL Calibration$  $RW$  $0h$  $Temperature work arroud. internal$
$$cli_return_lane[15:0]$  $31$  $16$  $R6068h$  $CLI Argument$  $RW$  $0h$  $CLI Return Value For Test internal$
$$RESERVED$  $15$  $11$  $R6068h$  $CLI Argument$  $RW$  $0h$  $$
$$force_cds_state_lane$  $10$  $10$  $R6068h$  $CLI Argument$  $RW$  $0h$  $CDR DFE SCHEME State Force Control For Test (0=Train, 1=Normal) internal$
$$force_cds_ctrl_en_lane$  $9$  $9$  $R6068h$  $CLI Argument$  $RW$  $0h$  $CDR DFE SCHEME Step Force Control Enable For Test internal$
$$cli_start_lane$  $8$  $8$  $R6068h$  $CLI Argument$  $RW$  $0h$  $CLI Start For Test internal$
$$cli_cmd_lane[7:0]$  $7$  $0$  $R6068h$  $CLI Argument$  $RW$  $0h$  $CLI Command For Test internal$
$$cli_args_lane[31:0]$  $31$  $0$  $R606Ch$  $Command Line Interface$  $RW$  $0h$  $CLI Command Argument internal$
$$mcu_command0_lane[31:0]$  $31$  $0$  $R6070h$  $Lane MCU Command Register 0$  $RW$  $0h$  $For Firmware Only internal$
$$RESERVED$  $31$  $10$  $R6074h$  $Calibration Status$  $RW$  $0h$  $$
$$plldcc_cal_pass_lane$  $9$  $9$  $R6074h$  $Calibration Status$  $R$  $0h$  $PLL DCC Calibration Pass Indicator. internal$
$$process_cal_pass_lane$  $8$  $8$  $R6074h$  $Calibration Status$  $R$  $0h$  $Process Calibration Pass Indicator. internal$
$$pll_amp_cal_pass_lane$  $7$  $7$  $R6074h$  $Calibration Status$  $R$  $0h$  $PLL Amplitude Calibration Pass Indicator.   internal$
$$pll_temp_cal_pass_lane$  $6$  $6$  $R6074h$  $Calibration Status$  $R$  $0h$  $PLL Temperature Calibration Pass Indicator. internal$
$$pll_cal_pass_lane$  $5$  $5$  $R6074h$  $Calibration Status$  $R$  $0h$  $PLL Calibration Pass Indicator. internal$
$$process_cal_done_lane$  $4$  $4$  $R6074h$  $Calibration Status$  $R$  $0h$  $Process Calibration Done. internal&#xd;&#xa;0: Process calibration is in progress or has not started.&#xd;&#xa;1: Process calibration is done.$
$$pll_amp_cal_done_lane$  $3$  $3$  $R6074h$  $Calibration Status$  $R$  $0h$  $PLL Amplitude Calibration Done Indicator.  internal&#xd;&#xa;0: PLL amplitude calibration is in progress or has not started.&#xd;&#xa;1: PLL amplitude calibration is done.$
$$pll_temp_cal_done_lane$  $2$  $2$  $R6074h$  $Calibration Status$  $R$  $0h$  $PLL Temperature Calibration Done. internal&#xd;&#xa;0: PLL temperature calibration is in progress or has not started.&#xd;&#xa;1: PLL temperature calibration is done.$
$$pll_cal_done_lane$  $1$  $1$  $R6074h$  $Calibration Status$  $R$  $0h$  $PLL Calibration Done. internal&#xd;&#xa;0: PLL calibration is in progress or has not started.&#xd;&#xa;1: PLL calibration is done.$
$$plldcc_cal_done_lane$  $0$  $0$  $R6074h$  $Calibration Status$  $R$  $0h$  $PLL DCC Calibration Done. internal&#xd;&#xa;0: PLL DCC calibration is in progress or has not started.&#xd;&#xa;1: PLL DCC calibration is done.$
$$esm_phase_reserved_lane[4:0]$  $31$  $27$  $R6078h$  $ESM Register 0$  $RW$  $0h$  $Eye Shape Monitor Phase Value Reserved internal$
$$ESM_PHASE_LANE[10:0]$  $26$  $16$  $R6078h$  $ESM Register 0$  $RW$  $0h$  $Eye Shape Monitor Phase Value (-1024 ~ +1023)$
$$esm_lpnum_lane[15:0]$  $15$  $0$  $R6078h$  $ESM Register 0$  $RW$  $0h$  $Eye Shape Monitor Loop Number internal$
$$RESERVED$  $31$  $24$  $R607Ch$  $$  $RW$  $0h$  $$
$$train_f0x_lane[7:0]$  $23$  $16$  $R607Ch$  $$  $RW$  $0h$  $Train f0x. internal$
$$train_f2_lane[7:0]$  $15$  $8$  $R607Ch$  $$  $RW$  $0h$  $Train f2. internal$
$$train_f1_lane[7:0]$  $7$  $0$  $R607Ch$  $$  $RW$  $0h$  $Train f1. internal$
$$train_f5_lane[7:0]$  $31$  $24$  $R6080h$  $$  $RW$  $0h$  $Train f5. internal$
$$train_f6_lane[7:0]$  $23$  $16$  $R6080h$  $$  $RW$  $0h$  $Train f6. internal$
$$train_f7_lane[7:0]$  $15$  $8$  $R6080h$  $$  $RW$  $0h$  $Train f7. internal$
$$train_fn1_lane[7:0]$  $7$  $0$  $R6080h$  $$  $RW$  $0h$  $Train fn1. internal$
$$gn1_index_lane[7:0]$  $31$  $24$  $R6084h$  $$  $RW$  $0h$  $Gn1 index. internal$
$$g1_index_lane[7:0]$  $23$  $16$  $R6084h$  $$  $RW$  $0h$  $G1 index. internal$
$$g0_index_lane[7:0]$  $15$  $8$  $R6084h$  $$  $RW$  $0h$  $G0 index. internal$
$$RESERVED$  $7$  $4$  $R6084h$  $$  $RW$  $0h$  $$
$$eye_check_pass_lane$  $3$  $3$  $R6084h$  $$  $RW$  $0h$  $Eye check pass. internal$
$$tx_reset_lane$  $2$  $2$  $R6084h$  $$  $RW$  $0h$  $Tx reset. internal$
$$train_pass_lane$  $1$  $1$  $R6084h$  $$  $RW$  $0h$  $Train pass. internal$
$$train_done_lane$  $0$  $0$  $R6084h$  $$  $RW$  $0h$  $Train done. internal$
$$train_fn2_lane[7:0]$  $31$  $24$  $R6088h$  $$  $RW$  $0h$  $Train fn2. internal$
$$train_f3_lane[7:0]$  $23$  $16$  $R6088h$  $$  $RW$  $0h$  $Train f3. internal$
$$train_f4_lane[7:0]$  $15$  $8$  $R6088h$  $$  $RW$  $0h$  $Train f4. internal$
$$gn2_index_lane[7:0]$  $7$  $0$  $R6088h$  $$  $RW$  $0h$  $Gn2 index. internal$
$$RESERVED$  $31$  $16$  $R608Ch$  $$  $RW$  $0h$  $$
$$train_boost_lane[15:0]$  $15$  $0$  $R608Ch$  $$  $RW$  $0h$  $Train boost. internal$
$$align90ee_acc_thresh_lane[15:0]$  $31$  $16$  $R6090h$  $Align90 EE Register 0$  $RW$  $400h$  $Align90 EE Accumulator Threshold internal$
$$align90ee_adapt_bypass_lane$  $15$  $15$  $R6090h$  $Align90 EE Register 0$  $RW$  $0h$  $Align90 EE Adaptation Bypass, Use align90ee_ref_default_lane internal$
$$align90ee_adapt_freeze_lane$  $14$  $14$  $R6090h$  $Align90 EE Register 0$  $RW$  $0h$  $Align90 EE Adaptation Freeze, use the last updated value internal$
$$RESERVED$  $13$  $0$  $R6090h$  $Align90 EE Register 0$  $RW$  $0h$  $$
$$align90ee_con_pat_window_lane[7:0]$  $31$  $24$  $R6094h$  $Align90 EE Register 1$  $RW$  $8h$  $Align90 EE Converge Pattern Window Size internal$
$$align90ee_ref_default_lane[7:0]$  $23$  $16$  $R6094h$  $Align90 EE Register 1$  $RW$  $7Eh$  $Align90 EE Reference Default value internal$
$$align90ee_ref_max_lane[7:0]$  $15$  $8$  $R6094h$  $Align90 EE Register 1$  $RW$  $88h$  $Align90 EE Reference Max value internal$
$$align90ee_ref_min_lane[7:0]$  $7$  $0$  $R6094h$  $Align90 EE Register 1$  $RW$  $74h$  $Align90 EE Reference Min value internal$
$$test1_lane[7:0]$  $31$  $24$  $R6098h$  $test EE Register 1$  $RW$  $8h$  $Align90 1 internal$
$$test2_lane[7:0]$  $23$  $16$  $R6098h$  $test EE Register 1$  $RW$  $7Eh$  $Align90 2 internal$
$$test3_lane[7:0]$  $15$  $8$  $R6098h$  $test EE Register 1$  $RW$  $88h$  $Align90 3 internal$
$$test4_lane[7:0]$  $7$  $0$  $R6098h$  $test EE Register 1$  $RW$  $74h$  $Align90 4 internal$
$$RESERVED$  $31$  $18$  $R609Ch$  $$  $RW$  $0h$  $internal$
$$TX_TRAIN_CODING_MODE_LANE$  $17$  $17$  $R609Ch$  $$  $RW$  $0h$  $TX train pre code and grey code setting mode&#xd;&#xa;0: Use DSP algorithm coding selection during Tx training, use user coding selection during normal data transfer&#xd;&#xa;1: Use user Rx coding selection during Tx training, use the last algorithm coding selection during normal data transfer. The user Tx coding selection is ignored.$
$$uart_en_lane$  $16$  $16$  $R609Ch$  $$  $RW$  $0h$  $UART Enable  internal$
$$pt_out_time_train_comp_lane[15:0]$  $15$  $0$  $R609Ch$  $$  $RW$  $3E8h$  $Pattern Output Time After Tx_Train_Enable Become Low In Ethernet Mode internal&#xd;&#xa;Default: 100us with MCU_CLK=400MHz&#xd;&#xa;pt_out_time_train_comp_lane = 65535 - (33*N). N: desired us&#xd;&#xa;For example, if the time is 100us, 65535 - (33*100) = 62235$
$$dfe_power_saving_dfe_off_flag$  $31$  $31$  $R60A0h$  $$  $R$  $0h$  $DFE off flag internal$
$$dfe_power_saving_temp_changed_flag$  $30$  $30$  $R60A0h$  $$  $R$  $0h$  $Flag: Temperature change delta reached internal$
$$dfe_power_saving_temp_delta[29:24]$  $29$  $24$  $R60A0h$  $$  $RW$  $0h$  $Temperature change delta, when reached turn on DFE continuous mode internal$
$$dfe_power_saving_temp_previous[23:16]$  $23$  $16$  $R60A0h$  $$  $R$  $0h$  $Previous Temperature internal$
$$dfe_power_saving_clkoff_time[15:8]$  $15$  $8$  $R60A0h$  $$  $RW$  $0h$  $DFE power saving clk off time, power saving mode is disabled when = 0 internal$
$$dfe_power_saving_temp_dfe_on_time[7:0]$  $7$  $0$  $R60A0h$  $$  $RW$  $FFh$  $DFE continuous mode on time when temperature delta reaches internal$
$$esm_debug_lane[15:0]$  $31$  $16$  $R60A4h$  $ESM Register 1$  $RW$  $0h$  $Eye Shape Monitor Debug internal$
$$esm_estimated_width_lane[15:0]$  $15$  $0$  $R60A4h$  $ESM Register 1$  $RW$  $0h$  $Eye Shape Monitor Estimated Width After UI Alignment (Phase Value) internal$
$$train_debug3_lane[7:0]$  $31$  $24$  $R60A8h$  $$  $RW$  $0h$  $Train Debug Register 3 internal$
$$train_debug2_lane[7:0]$  $23$  $16$  $R60A8h$  $$  $RW$  $0h$  $Train Debug Register 2 internal$
$$train_debug1_lane[7:0]$  $15$  $8$  $R60A8h$  $$  $RW$  $0h$  $Train Debug Register 1 internal$
$$train_debug0_lane[7:0]$  $7$  $0$  $R60A8h$  $$  $RW$  $0h$  $Train Debug Register 0 internal$
$$train_debug7_lane[7:0]$  $31$  $24$  $R60ACh$  $$  $RW$  $0h$  $Train Debug Register 7 internal$
$$train_debug6_lane[7:0]$  $23$  $16$  $R60ACh$  $$  $RW$  $0h$  $Train Debug Register 6 internal$
$$train_debug5_lane[7:0]$  $15$  $8$  $R60ACh$  $$  $RW$  $0h$  $Train Debug Register 5 internal$
$$train_debug4_lane[7:0]$  $7$  $0$  $R60ACh$  $$  $RW$  $0h$  $Train Debug Register 4 internal$
$$train_debugb_lane[7:0]$  $31$  $24$  $R60B0h$  $$  $RW$  $0h$  $Train Debug Register 11 internal$
$$train_debuga_lane[7:0]$  $23$  $16$  $R60B0h$  $$  $RW$  $0h$  $Train Debug Register 10 internal$
$$train_debug9_lane[7:0]$  $15$  $8$  $R60B0h$  $$  $RW$  $0h$  $Train Debug Register 9 internal$
$$train_debug8_lane[7:0]$  $7$  $0$  $R60B0h$  $$  $RW$  $0h$  $Train Debug Register 8 internal$
$$train_debugf_lane[7:0]$  $31$  $24$  $R60B4h$  $$  $RW$  $0h$  $Train Debug Register 15 internal$
$$train_debuge_lane[7:0]$  $23$  $16$  $R60B4h$  $$  $RW$  $0h$  $Train Debug Register 14 internal$
$$train_debugd_lane[7:0]$  $15$  $8$  $R60B4h$  $$  $RW$  $0h$  $Train Debug Register 13 internal$
$$train_debugc_lane[7:0]$  $7$  $0$  $R60B4h$  $$  $RW$  $0h$  $Train Debug Register 12 internal$
$$ctle_debug3_lane[7:0]$  $31$  $24$  $R60B8h$  $$  $RW$  $0h$  $CTLE Debug Register 3 internal$
$$ctle_debug2_lane[7:0]$  $23$  $16$  $R60B8h$  $$  $RW$  $0h$  $CTLE Debug Register 2 internal$
$$ctle_debug1_lane[7:0]$  $15$  $8$  $R60B8h$  $$  $RW$  $0h$  $CTLE Debug Register 1 internal$
$$ctle_debug0_lane[7:0]$  $7$  $0$  $R60B8h$  $$  $RW$  $0h$  $CTLE Debug Register 0 internal$
$$phase_debug3_lane[7:0]$  $31$  $24$  $R60BCh$  $$  $RW$  $0h$  $Phase Debug Register 3 internal$
$$phase_debug2_lane[7:0]$  $23$  $16$  $R60BCh$  $$  $RW$  $0h$  $Phase Debug Register 2 internal$
$$phase_debug1_lane[7:0]$  $15$  $8$  $R60BCh$  $$  $RW$  $0h$  $Phase Debug Register 1 internal$
$$phase_debug0_lane[7:0]$  $7$  $0$  $R60BCh$  $$  $RW$  $0h$  $Phase Debug Register 0 internal$
$$calibration_debug3_lane[7:0]$  $31$  $24$  $R60C0h$  $$  $RW$  $0h$  $Calibration Debug Register 3 internal$
$$calibration_debug2_lane[7:0]$  $23$  $16$  $R60C0h$  $$  $RW$  $0h$  $Calibration Debug Register 2 internal$
$$calibration_debug1_lane[7:0]$  $15$  $8$  $R60C0h$  $$  $RW$  $0h$  $Calibration Debug Register 1 internal$
$$calibration_debug0_lane[7:0]$  $7$  $0$  $R60C0h$  $$  $RW$  $0h$  $Calibration Debug Register 0 internal$
$$speed_change_debug3_lane[7:0]$  $31$  $24$  $R60C4h$  $$  $RW$  $0h$  $Speed Change Debug Register 3 internal$
$$speed_change_debug2_lane[7:0]$  $23$  $16$  $R60C4h$  $$  $RW$  $0h$  $Speed Change Debug Register 2 internal$
$$speed_change_debug1_lane[7:0]$  $15$  $8$  $R60C4h$  $$  $RW$  $0h$  $Speed Change Debug Register 1 internal$
$$speed_change_debug0_lane[7:0]$  $7$  $0$  $R60C4h$  $$  $RW$  $0h$  $Speed Change Debug Register 0 internal$
$$eom_debug3_lane[7:0]$  $31$  $24$  $R60C8h$  $$  $RW$  $0h$  $EOM Debug Register 3 internal$
$$eom_debug2_lane[7:0]$  $23$  $16$  $R60C8h$  $$  $RW$  $0h$  $EOM Debug Register 2 internal$
$$eom_debug1_lane[7:0]$  $15$  $8$  $R60C8h$  $$  $RW$  $0h$  $EOM Debug Register 1 internal$
$$eom_debug0_lane[7:0]$  $7$  $0$  $R60C8h$  $$  $RW$  $0h$  $EOM Debug Register 0 internal$
$$interrupt_debug3_lane[7:0]$  $31$  $24$  $R60CCh$  $$  $RW$  $0h$  $Interrupt Debug Register 3 internal$
$$interrupt_debug2_lane[7:0]$  $23$  $16$  $R60CCh$  $$  $RW$  $0h$  $Interrupt Debug Register 2 internal$
$$interrupt_debug1_lane[7:0]$  $15$  $8$  $R60CCh$  $$  $RW$  $0h$  $Interrupt Debug Register 1 internal$
$$interrupt_debug0_lane[7:0]$  $7$  $0$  $R60CCh$  $$  $RW$  $0h$  $Interrupt Debug Register 0 internal$
$$cli_debug3_lane[7:0]$  $31$  $24$  $R60D0h$  $$  $RW$  $0h$  $CLI Debug Register 3 internal$
$$cli_debug2_lane[7:0]$  $23$  $16$  $R60D0h$  $$  $RW$  $0h$  $CLI Debug Register 2 internal$
$$cli_debug1_lane[7:0]$  $15$  $8$  $R60D0h$  $$  $RW$  $0h$  $CLI Debug Register 1 internal$
$$cli_debug0_lane[7:0]$  $7$  $0$  $R60D0h$  $$  $RW$  $0h$  $CLI Debug Register 0 internal$
$$prbs_debug3_lane[7:0]$  $31$  $24$  $R60D4h$  $$  $RW$  $0h$  $PRBS Debug Register 3 internal$
$$prbs_debug2_lane[7:0]$  $23$  $16$  $R60D4h$  $$  $RW$  $0h$  $PRBS Debug Register 2 internal$
$$prbs_debug1_lane[7:0]$  $15$  $8$  $R60D4h$  $$  $RW$  $0h$  $PRBS Debug Register 1 internal$
$$prbs_debug0_lane[7:0]$  $7$  $0$  $R60D4h$  $$  $RW$  $0h$  $PRBS Debug Register 0 internal$
$$mcu_reservedx03_lane[7:0]$  $31$  $24$  $R60D8h$  $$  $RW$  $0h$  $MCU Reserved Register 3 internal$
$$mcu_reservedx02_lane[7:0]$  $23$  $16$  $R60D8h$  $$  $RW$  $0h$  $MCU Reserved Register 2 internal$
$$mcu_reservedx01_lane[7:0]$  $15$  $8$  $R60D8h$  $$  $RW$  $0h$  $MCU Reserved Register 1 internal$
$$mcu_reservedx00_lane[7:0]$  $7$  $0$  $R60D8h$  $$  $RW$  $0h$  $MCU Reserved Register 0 internal$
$$mcu_reservedx07_lane[7:0]$  $31$  $24$  $R60DCh$  $$  $RW$  $0h$  $MCU Reserved Register 7 internal$
$$mcu_reservedx06_lane[7:0]$  $23$  $16$  $R60DCh$  $$  $RW$  $0h$  $MCU Reserved Register 6 internal$
$$mcu_reservedx05_lane[7:0]$  $15$  $8$  $R60DCh$  $$  $RW$  $0h$  $MCU Reserved Register 5 internal$
$$mcu_reservedx04_lane[7:0]$  $7$  $0$  $R60DCh$  $$  $RW$  $0h$  $MCU Reserved Register 4 internal$
$$mcu_reservedx0b_lane[7:0]$  $31$  $24$  $R60E0h$  $$  $RW$  $0h$  $MCU Reserved Register 11 internal$
$$mcu_reservedx0a_lane[7:0]$  $23$  $16$  $R60E0h$  $$  $RW$  $0h$  $MCU Reserved Register 10 internal$
$$mcu_reservedx09_lane[7:0]$  $15$  $8$  $R60E0h$  $$  $RW$  $0h$  $MCU Reserved Register 9 internal$
$$mcu_reservedx08_lane[7:0]$  $7$  $0$  $R60E0h$  $$  $RW$  $0h$  $MCU Reserved Register 8 internal$
$$mcu_reservedx0f_lane[7:0]$  $31$  $24$  $R60E4h$  $$  $RW$  $0h$  $MCU Reserved Register 15 internal$
$$mcu_reservedx0e_lane[7:0]$  $23$  $16$  $R60E4h$  $$  $RW$  $0h$  $MCU Reserved Register 14 internal$
$$mcu_reservedx0d_lane[7:0]$  $15$  $8$  $R60E4h$  $$  $RW$  $0h$  $MCU Reserved Register 13 internal$
$$mcu_reservedx0c_lane[7:0]$  $7$  $0$  $R60E4h$  $$  $RW$  $0h$  $MCU Reserved Register 12 internal$
$$mcu_reservedx13_lane[7:0]$  $31$  $24$  $R60E8h$  $$  $RW$  $0h$  $MCU Reserved Register 19 internal$
$$mcu_reservedx12_lane[7:0]$  $23$  $16$  $R60E8h$  $$  $RW$  $0h$  $MCU Reserved Register 18 internal$
$$mcu_reservedx11_lane[7:0]$  $15$  $8$  $R60E8h$  $$  $RW$  $0h$  $MCU Reserved Register 17 internal$
$$mcu_reservedx10_lane[7:0]$  $7$  $0$  $R60E8h$  $$  $RW$  $0h$  $MCU Reserved Register 16 internal$
$$mcu_reservedx17_lane[7:0]$  $31$  $24$  $R60ECh$  $$  $RW$  $0h$  $MCU Reserved Register 23 internal$
$$mcu_reservedx16_lane[7:0]$  $23$  $16$  $R60ECh$  $$  $RW$  $0h$  $MCU Reserved Register 22 internal$
$$mcu_reservedx15_lane[7:0]$  $15$  $8$  $R60ECh$  $$  $RW$  $0h$  $MCU Reserved Register 21 internal$
$$mcu_reservedx14_lane[7:0]$  $7$  $0$  $R60ECh$  $$  $RW$  $0h$  $MCU Reserved Register 20 internal$
$$mcu_reservedx1b_lane[7:0]$  $31$  $24$  $R60F0h$  $$  $RW$  $0h$  $MCU Reserved Register 27 internal$
$$mcu_reservedx1a_lane[7:0]$  $23$  $16$  $R60F0h$  $$  $RW$  $0h$  $MCU Reserved Register 26 internal$
$$mcu_reservedx19_lane[7:0]$  $15$  $8$  $R60F0h$  $$  $RW$  $0h$  $MCU Reserved Register 25 internal$
$$mcu_reservedx18_lane[7:0]$  $7$  $0$  $R60F0h$  $$  $RW$  $0h$  $MCU Reserved Register 24 internal$
$$mcu_reservedx1f_lane[7:0]$  $31$  $24$  $R60F4h$  $$  $RW$  $0h$  $MCU Reserved Register 31 internal$
$$mcu_reservedx1e_lane[7:0]$  $23$  $16$  $R60F4h$  $$  $RW$  $0h$  $MCU Reserved Register 30 internal$
$$mcu_reservedx1d_lane[7:0]$  $15$  $8$  $R60F4h$  $$  $RW$  $0h$  $MCU Reserved Register 29 internal$
$$mcu_reservedx1c_lane[7:0]$  $7$  $0$  $R60F4h$  $$  $RW$  $0h$  $MCU Reserved Register 28 internal$
$$mcu_reservedx23_lane[7:0]$  $31$  $24$  $R60F8h$  $$  $RW$  $0h$  $MCU Reserved Register 35 internal$
$$mcu_reservedx22_lane[7:0]$  $23$  $16$  $R60F8h$  $$  $RW$  $0h$  $MCU Reserved Register 34 internal$
$$mcu_reservedx21_lane[7:0]$  $15$  $8$  $R60F8h$  $$  $RW$  $0h$  $MCU Reserved Register 33 internal$
$$mcu_reservedx20_lane[7:0]$  $7$  $0$  $R60F8h$  $$  $RW$  $0h$  $MCU Reserved Register 32 internal$
$$RESERVED$  $31$  $8$  $R60FCh$  $$  $RW$  $0h$  $$
$$end_xdat_lane[7:0]$  $7$  $0$  $R60FCh$  $$  $RW$  $AAh$  $End Of XDATA Lane For Firmware Only internal$
$$cds_dc_s_bot_p1_lane[7:0]$  $31$  $24$  $R6100h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path1$  $R$  $0h$  $DFE Read Back For Slicer Bot Path1 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_d_top_p1_lane[7:0]$  $23$  $16$  $R6100h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path1$  $R$  $0h$  $DFE Read Back For Data Top Path1 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_d_mid_p1_lane[7:0]$  $15$  $8$  $R6100h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path1$  $R$  $0h$  $DFE Read Back For Data Mid Path1 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_d_bot_p1_lane[7:0]$  $7$  $0$  $R6100h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path1$  $R$  $0h$  $DFE Read Back For Data Bot Path1 Sampler Tap DC In 2's Complement Format internal$
$$cds_vref_bot_p1_lane[7:0]$  $31$  $24$  $R6104h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path1$  $R$  $0h$  $DFE Read Back For Bot Path1 Sampler Tap VREF In 2's Complement Format internal$
$$cds_dc_e_p1_lane[7:0]$  $23$  $16$  $R6104h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path1$  $R$  $0h$  $DFE Read Back For Edge Path1 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_s_top_p1_lane[7:0]$  $15$  $8$  $R6104h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path1$  $R$  $0h$  $DFE Read Back For Slicer Top Path1 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_s_mid_p1_lane[7:0]$  $7$  $0$  $R6104h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path1$  $R$  $0h$  $DFE Read Back For Slicer Mid Path1 Sampler Tap DC In 2's Complement Format internal$
$$cds_f0_d_mid_p1_lane[7:0]$  $31$  $24$  $R6108h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path1$  $R$  $0h$  $DFE Read Back For Data Mid Path1 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f0_d_bot_p1_lane[7:0]$  $23$  $16$  $R6108h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path1$  $R$  $0h$  $DFE Read Back For Data Bot Path1 Sampler Tap F0 In 2's Complement Format internal$
$$cds_vref_top_p1_lane[7:0]$  $15$  $8$  $R6108h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path1$  $R$  $0h$  $DFE Read Back For Top Path1 Sampler Tap VREF In 2's Complement Format internal$
$$cds_vref_mid_p1_lane[7:0]$  $7$  $0$  $R6108h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path1$  $R$  $0h$  $DFE Read Back For Mid Path1 Sampler Tap VREF In 2's Complement Format internal$
$$cds_f0_s_top_p1_lane[7:0]$  $31$  $24$  $R610Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path1$  $R$  $0h$  $DFE Read Back For Slicer Top Path1 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f0_s_mid_p1_lane[7:0]$  $23$  $16$  $R610Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path1$  $R$  $0h$  $DFE Read Back For Slicer Mid Path1 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f0_s_bot_p1_lane[7:0]$  $15$  $8$  $R610Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path1$  $R$  $0h$  $DFE Read Back For Slicer Bot Path1 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f0_d_top_p1_lane[7:0]$  $7$  $0$  $R610Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path1$  $R$  $0h$  $DFE Read Back For Data Top Path1 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f2_s_bot_p1_lane[7:0]$  $31$  $24$  $R6110h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path1$  $R$  $0h$  $DFE Read Back For Slicer Bot Path1 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f2_d_top_p1_lane[7:0]$  $23$  $16$  $R6110h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path1$  $R$  $0h$  $DFE Read Back For Data Top Path1 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f2_d_mid_p1_lane[7:0]$  $15$  $8$  $R6110h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path1$  $R$  $0h$  $DFE Read Back For Data Mid Path1 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f2_d_bot_p1_lane[7:0]$  $7$  $0$  $R6110h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path1$  $R$  $0h$  $DFE Read Back For Data Bot Path1 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f3_d_mid_p1_lane[7:0]$  $31$  $24$  $R6114h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path1$  $R$  $0h$  $DFE Read Back For Data Mid Path1 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f3_d_bot_p1_lane[7:0]$  $23$  $16$  $R6114h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path1$  $R$  $0h$  $DFE Read Back For Data Bot Path1 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f2_s_top_p1_lane[7:0]$  $15$  $8$  $R6114h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path1$  $R$  $0h$  $DFE Read Back For Slicer Top Path1 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f2_s_mid_p1_lane[7:0]$  $7$  $0$  $R6114h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path1$  $R$  $0h$  $DFE Read Back For Slicer Mid Path1 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f3_s_top_p1_lane[7:0]$  $31$  $24$  $R6118h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path1$  $R$  $0h$  $DFE Read Back For Slicer Top Path1 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f3_s_mid_p1_lane[7:0]$  $23$  $16$  $R6118h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path1$  $R$  $0h$  $DFE Read Back For Slicer Mid Path1 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f3_s_bot_p1_lane[7:0]$  $15$  $8$  $R6118h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path1$  $R$  $0h$  $DFE Read Back For Slicer Bot Path1 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f3_d_top_p1_lane[7:0]$  $7$  $0$  $R6118h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path1$  $R$  $0h$  $DFE Read Back For Data Top Path1 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f4_s_bot_p1_lane[7:0]$  $31$  $24$  $R611Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path1$  $R$  $0h$  $DFE Read Back For Slicer Bot Path1 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f4_d_top_p1_lane[7:0]$  $23$  $16$  $R611Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path1$  $R$  $0h$  $DFE Read Back For Data Top Path1 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f4_d_mid_p1_lane[7:0]$  $15$  $8$  $R611Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path1$  $R$  $0h$  $DFE Read Back For Data Mid Path1 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f4_d_bot_p1_lane[7:0]$  $7$  $0$  $R611Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path1$  $R$  $0h$  $DFE Read Back For Data Bot Path1 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f5_mid_p1_lane[7:0]$  $31$  $24$  $R6120h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path1$  $R$  $0h$  $DFE Read Back For Mid Path1 Sampler Tap F5 In 2's Complement Format internal$
$$cds_f5_bot_p1_lane[7:0]$  $23$  $16$  $R6120h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path1$  $R$  $0h$  $DFE Read Back For Bot Path1 Sampler Tap F5 In 2's Complement Format internal$
$$cds_f4_s_top_p1_lane[7:0]$  $15$  $8$  $R6120h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path1$  $R$  $0h$  $DFE Read Back For Slicer Top Path1 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f4_s_mid_p1_lane[7:0]$  $7$  $0$  $R6120h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path1$  $R$  $0h$  $DFE Read Back For Slicer Mid Path1 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f6_top_p1_lane[7:0]$  $31$  $24$  $R6124h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path1$  $R$  $0h$  $DFE Read Back For Top Path1 Sampler Tap F6 In 2's Complement Format internal$
$$cds_f6_mid_p1_lane[7:0]$  $23$  $16$  $R6124h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path1$  $R$  $0h$  $DFE Read Back For Mid Path1 Sampler Tap F6 In 2's Complement Format internal$
$$cds_f6_bot_p1_lane[7:0]$  $15$  $8$  $R6124h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path1$  $R$  $0h$  $DFE Read Back For Bot Path1 Sampler Tap F6 In 2's Complement Format internal$
$$cds_f5_top_p1_lane[7:0]$  $7$  $0$  $R6124h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path1$  $R$  $0h$  $DFE Read Back For Top Path1 Sampler Tap F5 In 2's Complement Format internal$
$$cds_f8_bot_p1_lane[7:0]$  $31$  $24$  $R6128h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path1$  $R$  $0h$  $DFE Read Back For Bot Path1 Sampler Tap F8 In 2's Complement Format internal$
$$cds_f7_top_p1_lane[7:0]$  $23$  $16$  $R6128h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path1$  $R$  $0h$  $DFE Read Back For Top Path1 Sampler Tap F7 In 2's Complement Format internal$
$$cds_f7_mid_p1_lane[7:0]$  $15$  $8$  $R6128h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path1$  $R$  $0h$  $DFE Read Back For Mid Path1 Sampler Tap F7 In 2's Complement Format internal$
$$cds_f7_bot_p1_lane[7:0]$  $7$  $0$  $R6128h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path1$  $R$  $0h$  $DFE Read Back For Bot Path1 Sampler Tap F7 In 2's Complement Format internal$
$$cds_f9_msb_p1_lane[7:0]$  $31$  $24$  $R612Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F9 In 2's Complement Format internal$
$$cds_f9_lsb_p1_lane[7:0]$  $23$  $16$  $R612Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F9 In 2's Complement Format internal$
$$cds_f8_top_p1_lane[7:0]$  $15$  $8$  $R612Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path1$  $R$  $0h$  $DFE Read Back For Top Path1 Sampler Tap F8 In 2's Complement Format internal$
$$cds_f8_mid_p1_lane[7:0]$  $7$  $0$  $R612Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path1$  $R$  $0h$  $DFE Read Back For Mid Path1 Sampler Tap F8 In 2's Complement Format internal$
$$cds_f12_lsb_p1_lane[7:0]$  $31$  $24$  $R6130h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F12 In 2's Complement Format internal$
$$cds_f11_p1_lane[7:0]$  $23$  $16$  $R6130h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F11 In 2's Complement Format internal$
$$cds_f10_msb_p1_lane[7:0]$  $15$  $8$  $R6130h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F10 In 2's Complement Format internal$
$$cds_f10_lsb_p1_lane[7:0]$  $7$  $0$  $R6130h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F10 In 2's Complement Format internal$
$$cds_f14_msb_p1_lane[7:0]$  $31$  $24$  $R6134h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F14 In 2's Complement Format internal$
$$cds_f14_lsb_p1_lane[7:0]$  $23$  $16$  $R6134h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F14 In 2's Complement Format internal$
$$cds_f13_p1_lane[7:0]$  $15$  $8$  $R6134h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F13 In 2's Complement Format internal$
$$cds_f12_msb_p1_lane[7:0]$  $7$  $0$  $R6134h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F12 In 2's Complement Format internal$
$$cds_f17_p1_lane[7:0]$  $31$  $24$  $R6138h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F17 In 2's Complement Format internal$
$$cds_f16_msb_p1_lane[7:0]$  $23$  $16$  $R6138h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F16 In 2's Complement Format internal$
$$cds_f16_lsb_p1_lane[7:0]$  $15$  $8$  $R6138h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F16 In 2's Complement Format internal$
$$cds_f15_p1_lane[7:0]$  $7$  $0$  $R6138h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F15 In 2's Complement Format internal$
$$cds_f20_lsb_p1_lane[7:0]$  $31$  $24$  $R613Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F20 In 2's Complement Format internal$
$$cds_f19_p1_lane[7:0]$  $23$  $16$  $R613Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F19 In 2's Complement Format internal$
$$cds_f18_msb_p1_lane[7:0]$  $15$  $8$  $R613Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F18 In 2's Complement Format internal$
$$cds_f18_lsb_p1_lane[7:0]$  $7$  $0$  $R613Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path1$  $R$  $0h$  $DFE Read Back For LSB Path1 Sampler Tap F18 In 2's Complement Format internal$
$$cds_f23_p1_lane[7:0]$  $31$  $24$  $R6140h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F23 In 2's Complement Format internal$
$$cds_f22_p1_lane[7:0]$  $23$  $16$  $R6140h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F22 In 2's Complement Format internal$
$$cds_f21_p1_lane[7:0]$  $15$  $8$  $R6140h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F21 In 2's Complement Format internal$
$$cds_f20_msb_p1_lane[7:0]$  $7$  $0$  $R6140h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path1$  $R$  $0h$  $DFE Read Back For MSB Path1 Sampler Tap F20 In 2's Complement Format internal$
$$cds_f27_p1_lane[7:0]$  $31$  $24$  $R6144h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F27 In 2's Complement Format internal$
$$cds_f26_p1_lane[7:0]$  $23$  $16$  $R6144h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F26 In 2's Complement Format internal$
$$cds_f25_p1_lane[7:0]$  $15$  $8$  $R6144h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F25 In 2's Complement Format internal$
$$cds_f24_p1_lane[7:0]$  $7$  $0$  $R6144h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F24 In 2's Complement Format internal$
$$RESERVED$  $31$  $24$  $R6148h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path1$  $RW$  $0h$  $$
$$cds_f30_p1_lane[7:0]$  $23$  $16$  $R6148h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F30 In 2's Complement Format internal$
$$cds_f29_p1_lane[7:0]$  $15$  $8$  $R6148h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F29 In 2's Complement Format internal$
$$cds_f28_p1_lane[7:0]$  $7$  $0$  $R6148h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path1$  $R$  $0h$  $DFE Read Back For Path1 Sampler Tap F28 In 2's Complement Format internal$
$$cds_dc_s_bot_p2_lane[7:0]$  $31$  $24$  $R614Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path2$  $R$  $0h$  $DFE Read Back For Slicer Bot Path2 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_d_top_p2_lane[7:0]$  $23$  $16$  $R614Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path2$  $R$  $0h$  $DFE Read Back For Data Top Path2 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_d_mid_p2_lane[7:0]$  $15$  $8$  $R614Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path2$  $R$  $0h$  $DFE Read Back For Data Mid Path2 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_d_bot_p2_lane[7:0]$  $7$  $0$  $R614Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path2$  $R$  $0h$  $DFE Read Back For Data Bot Path2 Sampler Tap DC In 2's Complement Format internal$
$$cds_vref_bot_p2_lane[7:0]$  $31$  $24$  $R6150h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path2$  $R$  $0h$  $DFE Read Back For Bot Path2 Sampler Tap VREF In 2's Complement Format internal$
$$cds_dc_e_p2_lane[7:0]$  $23$  $16$  $R6150h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path2$  $R$  $0h$  $DFE Read Back For Edge Path2 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_s_top_p2_lane[7:0]$  $15$  $8$  $R6150h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path2$  $R$  $0h$  $DFE Read Back For Slicer Top Path2 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_s_mid_p2_lane[7:0]$  $7$  $0$  $R6150h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path2$  $R$  $0h$  $DFE Read Back For Slicer Mid Path2 Sampler Tap DC In 2's Complement Format internal$
$$cds_f0_d_mid_p2_lane[7:0]$  $31$  $24$  $R6154h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path2$  $R$  $0h$  $DFE Read Back For Data Mid Path2 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f0_d_bot_p2_lane[7:0]$  $23$  $16$  $R6154h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path2$  $R$  $0h$  $DFE Read Back For Data Bot Path2 Sampler Tap F0 In 2's Complement Format internal$
$$cds_vref_top_p2_lane[7:0]$  $15$  $8$  $R6154h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path2$  $R$  $0h$  $DFE Read Back For Top Path2 Sampler Tap VREF In 2's Complement Format internal$
$$cds_vref_mid_p2_lane[7:0]$  $7$  $0$  $R6154h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path2$  $R$  $0h$  $DFE Read Back For Mid Path2 Sampler Tap VREF In 2's Complement Format internal$
$$cds_f0_s_top_p2_lane[7:0]$  $31$  $24$  $R6158h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path2$  $R$  $0h$  $DFE Read Back For Slicer Top Path2 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f0_s_mid_p2_lane[7:0]$  $23$  $16$  $R6158h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path2$  $R$  $0h$  $DFE Read Back For Slicer Mid Path2 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f0_s_bot_p2_lane[7:0]$  $15$  $8$  $R6158h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path2$  $R$  $0h$  $DFE Read Back For Slicer Bot Path2 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f0_d_top_p2_lane[7:0]$  $7$  $0$  $R6158h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path2$  $R$  $0h$  $DFE Read Back For Data Top Path2 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f2_s_bot_p2_lane[7:0]$  $31$  $24$  $R615Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path2$  $R$  $0h$  $DFE Read Back For Slicer Bot Path2 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f2_d_top_p2_lane[7:0]$  $23$  $16$  $R615Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path2$  $R$  $0h$  $DFE Read Back For Data Top Path2 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f2_d_mid_p2_lane[7:0]$  $15$  $8$  $R615Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path2$  $R$  $0h$  $DFE Read Back For Data Mid Path2 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f2_d_bot_p2_lane[7:0]$  $7$  $0$  $R615Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path2$  $R$  $0h$  $DFE Read Back For Data Bot Path2 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f3_d_mid_p2_lane[7:0]$  $31$  $24$  $R6160h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path2$  $R$  $0h$  $DFE Read Back For Data Mid Path2 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f3_d_bot_p2_lane[7:0]$  $23$  $16$  $R6160h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path2$  $R$  $0h$  $DFE Read Back For Data Bot Path2 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f2_s_top_p2_lane[7:0]$  $15$  $8$  $R6160h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path2$  $R$  $0h$  $DFE Read Back For Slicer Top Path2 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f2_s_mid_p2_lane[7:0]$  $7$  $0$  $R6160h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path2$  $R$  $0h$  $DFE Read Back For Slicer Mid Path2 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f3_s_top_p2_lane[7:0]$  $31$  $24$  $R6164h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path2$  $R$  $0h$  $DFE Read Back For Slicer Top Path2 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f3_s_mid_p2_lane[7:0]$  $23$  $16$  $R6164h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path2$  $R$  $0h$  $DFE Read Back For Slicer Mid Path2 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f3_s_bot_p2_lane[7:0]$  $15$  $8$  $R6164h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path2$  $R$  $0h$  $DFE Read Back For Slicer Bot Path2 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f3_d_top_p2_lane[7:0]$  $7$  $0$  $R6164h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path2$  $R$  $0h$  $DFE Read Back For Data Top Path2 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f4_s_bot_p2_lane[7:0]$  $31$  $24$  $R6168h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path2$  $R$  $0h$  $DFE Read Back For Slicer Bot Path2 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f4_d_top_p2_lane[7:0]$  $23$  $16$  $R6168h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path2$  $R$  $0h$  $DFE Read Back For Data Top Path2 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f4_d_mid_p2_lane[7:0]$  $15$  $8$  $R6168h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path2$  $R$  $0h$  $DFE Read Back For Data Mid Path2 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f4_d_bot_p2_lane[7:0]$  $7$  $0$  $R6168h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path2$  $R$  $0h$  $DFE Read Back For Data Bot Path2 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f5_mid_p2_lane[7:0]$  $31$  $24$  $R616Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path2$  $R$  $0h$  $DFE Read Back For Mid Path2 Sampler Tap F5 In 2's Complement Format internal$
$$cds_f5_bot_p2_lane[7:0]$  $23$  $16$  $R616Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path2$  $R$  $0h$  $DFE Read Back For Bot Path2 Sampler Tap F5 In 2's Complement Format internal$
$$cds_f4_s_top_p2_lane[7:0]$  $15$  $8$  $R616Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path2$  $R$  $0h$  $DFE Read Back For Slicer Top Path2 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f4_s_mid_p2_lane[7:0]$  $7$  $0$  $R616Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path2$  $R$  $0h$  $DFE Read Back For Slicer Mid Path2 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f6_top_p2_lane[7:0]$  $31$  $24$  $R6170h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path2$  $R$  $0h$  $DFE Read Back For Top Path2 Sampler Tap F6 In 2's Complement Format internal$
$$cds_f6_mid_p2_lane[7:0]$  $23$  $16$  $R6170h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path2$  $R$  $0h$  $DFE Read Back For Mid Path2 Sampler Tap F6 In 2's Complement Format internal$
$$cds_f6_bot_p2_lane[7:0]$  $15$  $8$  $R6170h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path2$  $R$  $0h$  $DFE Read Back For Bot Path2 Sampler Tap F6 In 2's Complement Format internal$
$$cds_f5_top_p2_lane[7:0]$  $7$  $0$  $R6170h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path2$  $R$  $0h$  $DFE Read Back For Top Path2 Sampler Tap F5 In 2's Complement Format internal$
$$cds_f8_bot_p2_lane[7:0]$  $31$  $24$  $R6174h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path2$  $R$  $0h$  $DFE Read Back For Bot Path2 Sampler Tap F8 In 2's Complement Format internal$
$$cds_f7_top_p2_lane[7:0]$  $23$  $16$  $R6174h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path2$  $R$  $0h$  $DFE Read Back For Top Path2 Sampler Tap F7 In 2's Complement Format internal$
$$cds_f7_mid_p2_lane[7:0]$  $15$  $8$  $R6174h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path2$  $R$  $0h$  $DFE Read Back For Mid Path2 Sampler Tap F7 In 2's Complement Format internal$
$$cds_f7_bot_p2_lane[7:0]$  $7$  $0$  $R6174h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path2$  $R$  $0h$  $DFE Read Back For Bot Path2 Sampler Tap F7 In 2's Complement Format internal$
$$cds_f9_msb_p2_lane[7:0]$  $31$  $24$  $R6178h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F9 In 2's Complement Format internal$
$$cds_f9_lsb_p2_lane[7:0]$  $23$  $16$  $R6178h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F9 In 2's Complement Format internal$
$$cds_f8_top_p2_lane[7:0]$  $15$  $8$  $R6178h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path2$  $R$  $0h$  $DFE Read Back For Top Path2 Sampler Tap F8 In 2's Complement Format internal$
$$cds_f8_mid_p2_lane[7:0]$  $7$  $0$  $R6178h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path2$  $R$  $0h$  $DFE Read Back For Mid Path2 Sampler Tap F8 In 2's Complement Format internal$
$$cds_f12_lsb_p2_lane[7:0]$  $31$  $24$  $R617Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F12 In 2's Complement Format internal$
$$cds_f11_p2_lane[7:0]$  $23$  $16$  $R617Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F11 In 2's Complement Format internal$
$$cds_f10_msb_p2_lane[7:0]$  $15$  $8$  $R617Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F10 In 2's Complement Format internal$
$$cds_f10_lsb_p2_lane[7:0]$  $7$  $0$  $R617Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F10 In 2's Complement Format internal$
$$cds_f14_msb_p2_lane[7:0]$  $31$  $24$  $R6180h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F14 In 2's Complement Format internal$
$$cds_f14_lsb_p2_lane[7:0]$  $23$  $16$  $R6180h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F14 In 2's Complement Format internal$
$$cds_f13_p2_lane[7:0]$  $15$  $8$  $R6180h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F13 In 2's Complement Format internal$
$$cds_f12_msb_p2_lane[7:0]$  $7$  $0$  $R6180h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F12 In 2's Complement Format internal$
$$cds_f17_p2_lane[7:0]$  $31$  $24$  $R6184h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F17 In 2's Complement Format internal$
$$cds_f16_msb_p2_lane[7:0]$  $23$  $16$  $R6184h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F16 In 2's Complement Format internal$
$$cds_f16_lsb_p2_lane[7:0]$  $15$  $8$  $R6184h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F16 In 2's Complement Format internal$
$$cds_f15_p2_lane[7:0]$  $7$  $0$  $R6184h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F15 In 2's Complement Format internal$
$$cds_f20_lsb_p2_lane[7:0]$  $31$  $24$  $R6188h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F20 In 2's Complement Format internal$
$$cds_f19_p2_lane[7:0]$  $23$  $16$  $R6188h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F19 In 2's Complement Format internal$
$$cds_f18_msb_p2_lane[7:0]$  $15$  $8$  $R6188h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F18 In 2's Complement Format internal$
$$cds_f18_lsb_p2_lane[7:0]$  $7$  $0$  $R6188h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path2$  $R$  $0h$  $DFE Read Back For LSB Path2 Sampler Tap F18 In 2's Complement Format internal$
$$cds_f23_p2_lane[7:0]$  $31$  $24$  $R618Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F23 In 2's Complement Format internal$
$$cds_f22_p2_lane[7:0]$  $23$  $16$  $R618Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F22 In 2's Complement Format internal$
$$cds_f21_p2_lane[7:0]$  $15$  $8$  $R618Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F21 In 2's Complement Format internal$
$$cds_f20_msb_p2_lane[7:0]$  $7$  $0$  $R618Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path2$  $R$  $0h$  $DFE Read Back For MSB Path2 Sampler Tap F20 In 2's Complement Format internal$
$$cds_f27_p2_lane[7:0]$  $31$  $24$  $R6190h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F27 In 2's Complement Format internal$
$$cds_f26_p2_lane[7:0]$  $23$  $16$  $R6190h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F26 In 2's Complement Format internal$
$$cds_f25_p2_lane[7:0]$  $15$  $8$  $R6190h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F25 In 2's Complement Format internal$
$$cds_f24_p2_lane[7:0]$  $7$  $0$  $R6190h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F24 In 2's Complement Format internal$
$$RESERVED$  $31$  $24$  $R6194h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path2$  $RW$  $0h$  $$
$$cds_f30_p2_lane[7:0]$  $23$  $16$  $R6194h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F30 In 2's Complement Format internal$
$$cds_f29_p2_lane[7:0]$  $15$  $8$  $R6194h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F29 In 2's Complement Format internal$
$$cds_f28_p2_lane[7:0]$  $7$  $0$  $R6194h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path2$  $R$  $0h$  $DFE Read Back For Path2 Sampler Tap F28 In 2's Complement Format internal$
$$cds_dc_s_bot_p3_lane[7:0]$  $31$  $24$  $R6198h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path3$  $R$  $0h$  $DFE Read Back For Slicer Bot Path3 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_d_top_p3_lane[7:0]$  $23$  $16$  $R6198h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path3$  $R$  $0h$  $DFE Read Back For Data Top Path3 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_d_mid_p3_lane[7:0]$  $15$  $8$  $R6198h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path3$  $R$  $0h$  $DFE Read Back For Data Mid Path3 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_d_bot_p3_lane[7:0]$  $7$  $0$  $R6198h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path3$  $R$  $0h$  $DFE Read Back For Data Bot Path3 Sampler Tap DC In 2's Complement Format internal$
$$cds_vref_bot_p3_lane[7:0]$  $31$  $24$  $R619Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path3$  $R$  $0h$  $DFE Read Back For Bot Path3 Sampler Tap VREF In 2's Complement Format internal$
$$cds_dc_e_p3_lane[7:0]$  $23$  $16$  $R619Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path3$  $R$  $0h$  $DFE Read Back For Edge Path3 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_s_top_p3_lane[7:0]$  $15$  $8$  $R619Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path3$  $R$  $0h$  $DFE Read Back For Slicer Top Path3 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_s_mid_p3_lane[7:0]$  $7$  $0$  $R619Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path3$  $R$  $0h$  $DFE Read Back For Slicer Mid Path3 Sampler Tap DC In 2's Complement Format internal$
$$cds_f0_d_mid_p3_lane[7:0]$  $31$  $24$  $R61A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path3$  $R$  $0h$  $DFE Read Back For Data Mid Path3 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f0_d_bot_p3_lane[7:0]$  $23$  $16$  $R61A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path3$  $R$  $0h$  $DFE Read Back For Data Bot Path3 Sampler Tap F0 In 2's Complement Format internal$
$$cds_vref_top_p3_lane[7:0]$  $15$  $8$  $R61A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path3$  $R$  $0h$  $DFE Read Back For Top Path3 Sampler Tap VREF In 2's Complement Format internal$
$$cds_vref_mid_p3_lane[7:0]$  $7$  $0$  $R61A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path3$  $R$  $0h$  $DFE Read Back For Mid Path3 Sampler Tap VREF In 2's Complement Format internal$
$$cds_f0_s_top_p3_lane[7:0]$  $31$  $24$  $R61A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path3$  $R$  $0h$  $DFE Read Back For Slicer Top Path3 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f0_s_mid_p3_lane[7:0]$  $23$  $16$  $R61A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path3$  $R$  $0h$  $DFE Read Back For Slicer Mid Path3 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f0_s_bot_p3_lane[7:0]$  $15$  $8$  $R61A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path3$  $R$  $0h$  $DFE Read Back For Slicer Bot Path3 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f0_d_top_p3_lane[7:0]$  $7$  $0$  $R61A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path3$  $R$  $0h$  $DFE Read Back For Data Top Path3 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f2_s_bot_p3_lane[7:0]$  $31$  $24$  $R61A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path3$  $R$  $0h$  $DFE Read Back For Slicer Bot Path3 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f2_d_top_p3_lane[7:0]$  $23$  $16$  $R61A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path3$  $R$  $0h$  $DFE Read Back For Data Top Path3 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f2_d_mid_p3_lane[7:0]$  $15$  $8$  $R61A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path3$  $R$  $0h$  $DFE Read Back For Data Mid Path3 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f2_d_bot_p3_lane[7:0]$  $7$  $0$  $R61A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path3$  $R$  $0h$  $DFE Read Back For Data Bot Path3 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f3_d_mid_p3_lane[7:0]$  $31$  $24$  $R61ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path3$  $R$  $0h$  $DFE Read Back For Data Mid Path3 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f3_d_bot_p3_lane[7:0]$  $23$  $16$  $R61ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path3$  $R$  $0h$  $DFE Read Back For Data Bot Path3 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f2_s_top_p3_lane[7:0]$  $15$  $8$  $R61ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path3$  $R$  $0h$  $DFE Read Back For Slicer Top Path3 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f2_s_mid_p3_lane[7:0]$  $7$  $0$  $R61ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path3$  $R$  $0h$  $DFE Read Back For Slicer Mid Path3 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f3_s_top_p3_lane[7:0]$  $31$  $24$  $R61B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path3$  $R$  $0h$  $DFE Read Back For Slicer Top Path3 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f3_s_mid_p3_lane[7:0]$  $23$  $16$  $R61B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path3$  $R$  $0h$  $DFE Read Back For Slicer Mid Path3 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f3_s_bot_p3_lane[7:0]$  $15$  $8$  $R61B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path3$  $R$  $0h$  $DFE Read Back For Slicer Bot Path3 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f3_d_top_p3_lane[7:0]$  $7$  $0$  $R61B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path3$  $R$  $0h$  $DFE Read Back For Data Top Path3 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f4_s_bot_p3_lane[7:0]$  $31$  $24$  $R61B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path3$  $R$  $0h$  $DFE Read Back For Slicer Bot Path3 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f4_d_top_p3_lane[7:0]$  $23$  $16$  $R61B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path3$  $R$  $0h$  $DFE Read Back For Data Top Path3 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f4_d_mid_p3_lane[7:0]$  $15$  $8$  $R61B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path3$  $R$  $0h$  $DFE Read Back For Data Mid Path3 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f4_d_bot_p3_lane[7:0]$  $7$  $0$  $R61B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path3$  $R$  $0h$  $DFE Read Back For Data Bot Path3 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f5_mid_p3_lane[7:0]$  $31$  $24$  $R61B8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path3$  $R$  $0h$  $DFE Read Back For Mid Path3 Sampler Tap F5 In 2's Complement Format internal$
$$cds_f5_bot_p3_lane[7:0]$  $23$  $16$  $R61B8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path3$  $R$  $0h$  $DFE Read Back For Bot Path3 Sampler Tap F5 In 2's Complement Format internal$
$$cds_f4_s_top_p3_lane[7:0]$  $15$  $8$  $R61B8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path3$  $R$  $0h$  $DFE Read Back For Slicer Top Path3 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f4_s_mid_p3_lane[7:0]$  $7$  $0$  $R61B8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path3$  $R$  $0h$  $DFE Read Back For Slicer Mid Path3 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f6_top_p3_lane[7:0]$  $31$  $24$  $R61BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path3$  $R$  $0h$  $DFE Read Back For Top Path3 Sampler Tap F6 In 2's Complement Format internal$
$$cds_f6_mid_p3_lane[7:0]$  $23$  $16$  $R61BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path3$  $R$  $0h$  $DFE Read Back For Mid Path3 Sampler Tap F6 In 2's Complement Format internal$
$$cds_f6_bot_p3_lane[7:0]$  $15$  $8$  $R61BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path3$  $R$  $0h$  $DFE Read Back For Bot Path3 Sampler Tap F6 In 2's Complement Format internal$
$$cds_f5_top_p3_lane[7:0]$  $7$  $0$  $R61BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path3$  $R$  $0h$  $DFE Read Back For Top Path3 Sampler Tap F5 In 2's Complement Format internal$
$$cds_f8_bot_p3_lane[7:0]$  $31$  $24$  $R61C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path3$  $R$  $0h$  $DFE Read Back For Bot Path3 Sampler Tap F8 In 2's Complement Format internal$
$$cds_f7_top_p3_lane[7:0]$  $23$  $16$  $R61C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path3$  $R$  $0h$  $DFE Read Back For Top Path3 Sampler Tap F7 In 2's Complement Format internal$
$$cds_f7_mid_p3_lane[7:0]$  $15$  $8$  $R61C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path3$  $R$  $0h$  $DFE Read Back For Mid Path3 Sampler Tap F7 In 2's Complement Format internal$
$$cds_f7_bot_p3_lane[7:0]$  $7$  $0$  $R61C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path3$  $R$  $0h$  $DFE Read Back For Bot Path3 Sampler Tap F7 In 2's Complement Format internal$
$$cds_f9_msb_p3_lane[7:0]$  $31$  $24$  $R61C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F9 In 2's Complement Format internal$
$$cds_f9_lsb_p3_lane[7:0]$  $23$  $16$  $R61C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F9 In 2's Complement Format internal$
$$cds_f8_top_p3_lane[7:0]$  $15$  $8$  $R61C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path3$  $R$  $0h$  $DFE Read Back For Top Path3 Sampler Tap F8 In 2's Complement Format internal$
$$cds_f8_mid_p3_lane[7:0]$  $7$  $0$  $R61C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path3$  $R$  $0h$  $DFE Read Back For Mid Path3 Sampler Tap F8 In 2's Complement Format internal$
$$cds_f12_lsb_p3_lane[7:0]$  $31$  $24$  $R61C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F12 In 2's Complement Format internal$
$$cds_f11_p3_lane[7:0]$  $23$  $16$  $R61C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F11 In 2's Complement Format internal$
$$cds_f10_msb_p3_lane[7:0]$  $15$  $8$  $R61C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F10 In 2's Complement Format internal$
$$cds_f10_lsb_p3_lane[7:0]$  $7$  $0$  $R61C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F10 In 2's Complement Format internal$
$$cds_f14_msb_p3_lane[7:0]$  $31$  $24$  $R61CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F14 In 2's Complement Format internal$
$$cds_f14_lsb_p3_lane[7:0]$  $23$  $16$  $R61CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F14 In 2's Complement Format internal$
$$cds_f13_p3_lane[7:0]$  $15$  $8$  $R61CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F13 In 2's Complement Format internal$
$$cds_f12_msb_p3_lane[7:0]$  $7$  $0$  $R61CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F12 In 2's Complement Format internal$
$$cds_f17_p3_lane[7:0]$  $31$  $24$  $R61D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F17 In 2's Complement Format internal$
$$cds_f16_msb_p3_lane[7:0]$  $23$  $16$  $R61D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F16 In 2's Complement Format internal$
$$cds_f16_lsb_p3_lane[7:0]$  $15$  $8$  $R61D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F16 In 2's Complement Format internal$
$$cds_f15_p3_lane[7:0]$  $7$  $0$  $R61D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F15 In 2's Complement Format internal$
$$cds_f20_lsb_p3_lane[7:0]$  $31$  $24$  $R61D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F20 In 2's Complement Format internal$
$$cds_f19_p3_lane[7:0]$  $23$  $16$  $R61D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F19 In 2's Complement Format internal$
$$cds_f18_msb_p3_lane[7:0]$  $15$  $8$  $R61D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F18 In 2's Complement Format internal$
$$cds_f18_lsb_p3_lane[7:0]$  $7$  $0$  $R61D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path3$  $R$  $0h$  $DFE Read Back For LSB Path3 Sampler Tap F18 In 2's Complement Format internal$
$$cds_f23_p3_lane[7:0]$  $31$  $24$  $R61D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F23 In 2's Complement Format internal$
$$cds_f22_p3_lane[7:0]$  $23$  $16$  $R61D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F22 In 2's Complement Format internal$
$$cds_f21_p3_lane[7:0]$  $15$  $8$  $R61D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F21 In 2's Complement Format internal$
$$cds_f20_msb_p3_lane[7:0]$  $7$  $0$  $R61D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path3$  $R$  $0h$  $DFE Read Back For MSB Path3 Sampler Tap F20 In 2's Complement Format internal$
$$cds_f27_p3_lane[7:0]$  $31$  $24$  $R61DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F27 In 2's Complement Format internal$
$$cds_f26_p3_lane[7:0]$  $23$  $16$  $R61DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F26 In 2's Complement Format internal$
$$cds_f25_p3_lane[7:0]$  $15$  $8$  $R61DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F25 In 2's Complement Format internal$
$$cds_f24_p3_lane[7:0]$  $7$  $0$  $R61DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F24 In 2's Complement Format internal$
$$RESERVED$  $31$  $24$  $R61E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path3$  $RW$  $0h$  $$
$$cds_f30_p3_lane[7:0]$  $23$  $16$  $R61E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F30 In 2's Complement Format internal$
$$cds_f29_p3_lane[7:0]$  $15$  $8$  $R61E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F29 In 2's Complement Format internal$
$$cds_f28_p3_lane[7:0]$  $7$  $0$  $R61E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path3$  $R$  $0h$  $DFE Read Back For Path3 Sampler Tap F28 In 2's Complement Format internal$
$$cds_dc_s_bot_p4_lane[7:0]$  $31$  $24$  $R61E4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path4$  $R$  $0h$  $DFE Read Back For Slicer Bot Path4 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_d_top_p4_lane[7:0]$  $23$  $16$  $R61E4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path4$  $R$  $0h$  $DFE Read Back For Data Top Path4 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_d_mid_p4_lane[7:0]$  $15$  $8$  $R61E4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path4$  $R$  $0h$  $DFE Read Back For Data Mid Path4 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_d_bot_p4_lane[7:0]$  $7$  $0$  $R61E4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 Path4$  $R$  $0h$  $DFE Read Back For Data Bot Path4 Sampler Tap DC In 2's Complement Format internal$
$$cds_vref_bot_p4_lane[7:0]$  $31$  $24$  $R61E8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path4$  $R$  $0h$  $DFE Read Back For Bot Path4 Sampler Tap VREF In 2's Complement Format internal$
$$cds_dc_e_p4_lane[7:0]$  $23$  $16$  $R61E8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path4$  $R$  $0h$  $DFE Read Back For Edge Path4 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_s_top_p4_lane[7:0]$  $15$  $8$  $R61E8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path4$  $R$  $0h$  $DFE Read Back For Slicer Top Path4 Sampler Tap DC In 2's Complement Format internal$
$$cds_dc_s_mid_p4_lane[7:0]$  $7$  $0$  $R61E8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 Path4$  $R$  $0h$  $DFE Read Back For Slicer Mid Path4 Sampler Tap DC In 2's Complement Format internal$
$$cds_f0_d_mid_p4_lane[7:0]$  $31$  $24$  $R61ECh$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path4$  $R$  $0h$  $DFE Read Back For Data Mid Path4 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f0_d_bot_p4_lane[7:0]$  $23$  $16$  $R61ECh$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path4$  $R$  $0h$  $DFE Read Back For Data Bot Path4 Sampler Tap F0 In 2's Complement Format internal$
$$cds_vref_top_p4_lane[7:0]$  $15$  $8$  $R61ECh$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path4$  $R$  $0h$  $DFE Read Back For Top Path4 Sampler Tap VREF In 2's Complement Format internal$
$$cds_vref_mid_p4_lane[7:0]$  $7$  $0$  $R61ECh$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 Path4$  $R$  $0h$  $DFE Read Back For Mid Path4 Sampler Tap VREF In 2's Complement Format internal$
$$cds_f0_s_top_p4_lane[7:0]$  $31$  $24$  $R61F0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path4$  $R$  $0h$  $DFE Read Back For Slicer Top Path4 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f0_s_mid_p4_lane[7:0]$  $23$  $16$  $R61F0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path4$  $R$  $0h$  $DFE Read Back For Slicer Mid Path4 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f0_s_bot_p4_lane[7:0]$  $15$  $8$  $R61F0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path4$  $R$  $0h$  $DFE Read Back For Slicer Bot Path4 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f0_d_top_p4_lane[7:0]$  $7$  $0$  $R61F0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 Path4$  $R$  $0h$  $DFE Read Back For Data Top Path4 Sampler Tap F0 In 2's Complement Format internal$
$$cds_f2_s_bot_p4_lane[7:0]$  $31$  $24$  $R61F4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path4$  $R$  $0h$  $DFE Read Back For Slicer Bot Path4 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f2_d_top_p4_lane[7:0]$  $23$  $16$  $R61F4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path4$  $R$  $0h$  $DFE Read Back For Data Top Path4 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f2_d_mid_p4_lane[7:0]$  $15$  $8$  $R61F4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path4$  $R$  $0h$  $DFE Read Back For Data Mid Path4 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f2_d_bot_p4_lane[7:0]$  $7$  $0$  $R61F4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 Path4$  $R$  $0h$  $DFE Read Back For Data Bot Path4 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f3_d_mid_p4_lane[7:0]$  $31$  $24$  $R61F8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path4$  $R$  $0h$  $DFE Read Back For Data Mid Path4 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f3_d_bot_p4_lane[7:0]$  $23$  $16$  $R61F8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path4$  $R$  $0h$  $DFE Read Back For Data Bot Path4 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f2_s_top_p4_lane[7:0]$  $15$  $8$  $R61F8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path4$  $R$  $0h$  $DFE Read Back For Slicer Top Path4 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f2_s_mid_p4_lane[7:0]$  $7$  $0$  $R61F8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 Path4$  $R$  $0h$  $DFE Read Back For Slicer Mid Path4 Sampler Tap F2 In 2's Complement Format internal$
$$cds_f3_s_top_p4_lane[7:0]$  $31$  $24$  $R61FCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path4$  $R$  $0h$  $DFE Read Back For Slicer Top Path4 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f3_s_mid_p4_lane[7:0]$  $23$  $16$  $R61FCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path4$  $R$  $0h$  $DFE Read Back For Slicer Mid Path4 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f3_s_bot_p4_lane[7:0]$  $15$  $8$  $R61FCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path4$  $R$  $0h$  $DFE Read Back For Slicer Bot Path4 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f3_d_top_p4_lane[7:0]$  $7$  $0$  $R61FCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 Path4$  $R$  $0h$  $DFE Read Back For Data Top Path4 Sampler Tap F3 In 2's Complement Format internal$
$$cds_f4_s_bot_p4_lane[7:0]$  $31$  $24$  $R6200h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path4$  $R$  $0h$  $DFE Read Back For Slicer Bot Path4 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f4_d_top_p4_lane[7:0]$  $23$  $16$  $R6200h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path4$  $R$  $0h$  $DFE Read Back For Data Top Path4 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f4_d_mid_p4_lane[7:0]$  $15$  $8$  $R6200h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path4$  $R$  $0h$  $DFE Read Back For Data Mid Path4 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f4_d_bot_p4_lane[7:0]$  $7$  $0$  $R6200h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 Path4$  $R$  $0h$  $DFE Read Back For Data Bot Path4 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f5_mid_p4_lane[7:0]$  $31$  $24$  $R6204h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path4$  $R$  $0h$  $DFE Read Back For Mid Path4 Sampler Tap F5 In 2's Complement Format internal$
$$cds_f5_bot_p4_lane[7:0]$  $23$  $16$  $R6204h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path4$  $R$  $0h$  $DFE Read Back For Bot Path4 Sampler Tap F5 In 2's Complement Format internal$
$$cds_f4_s_top_p4_lane[7:0]$  $15$  $8$  $R6204h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path4$  $R$  $0h$  $DFE Read Back For Slicer Top Path4 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f4_s_mid_p4_lane[7:0]$  $7$  $0$  $R6204h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 Path4$  $R$  $0h$  $DFE Read Back For Slicer Mid Path4 Sampler Tap F4 In 2's Complement Format internal$
$$cds_f6_top_p4_lane[7:0]$  $31$  $24$  $R6208h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path4$  $R$  $0h$  $DFE Read Back For Top Path4 Sampler Tap F6 In 2's Complement Format internal$
$$cds_f6_mid_p4_lane[7:0]$  $23$  $16$  $R6208h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path4$  $R$  $0h$  $DFE Read Back For Mid Path4 Sampler Tap F6 In 2's Complement Format internal$
$$cds_f6_bot_p4_lane[7:0]$  $15$  $8$  $R6208h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path4$  $R$  $0h$  $DFE Read Back For Bot Path4 Sampler Tap F6 In 2's Complement Format internal$
$$cds_f5_top_p4_lane[7:0]$  $7$  $0$  $R6208h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 Path4$  $R$  $0h$  $DFE Read Back For Top Path4 Sampler Tap F5 In 2's Complement Format internal$
$$cds_f8_bot_p4_lane[7:0]$  $31$  $24$  $R620Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path4$  $R$  $0h$  $DFE Read Back For Bot Path4 Sampler Tap F8 In 2's Complement Format internal$
$$cds_f7_top_p4_lane[7:0]$  $23$  $16$  $R620Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path4$  $R$  $0h$  $DFE Read Back For Top Path4 Sampler Tap F7 In 2's Complement Format internal$
$$cds_f7_mid_p4_lane[7:0]$  $15$  $8$  $R620Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path4$  $R$  $0h$  $DFE Read Back For Mid Path4 Sampler Tap F7 In 2's Complement Format internal$
$$cds_f7_bot_p4_lane[7:0]$  $7$  $0$  $R620Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 Path4$  $R$  $0h$  $DFE Read Back For Bot Path4 Sampler Tap F7 In 2's Complement Format internal$
$$cds_f9_msb_p4_lane[7:0]$  $31$  $24$  $R6210h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F9 In 2's Complement Format internal$
$$cds_f9_lsb_p4_lane[7:0]$  $23$  $16$  $R6210h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F9 In 2's Complement Format internal$
$$cds_f8_top_p4_lane[7:0]$  $15$  $8$  $R6210h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path4$  $R$  $0h$  $DFE Read Back For Top Path4 Sampler Tap F8 In 2's Complement Format internal$
$$cds_f8_mid_p4_lane[7:0]$  $7$  $0$  $R6210h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 Path4$  $R$  $0h$  $DFE Read Back For Mid Path4 Sampler Tap F8 In 2's Complement Format internal$
$$cds_f12_lsb_p4_lane[7:0]$  $31$  $24$  $R6214h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F12 In 2's Complement Format internal$
$$cds_f11_p4_lane[7:0]$  $23$  $16$  $R6214h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F11 In 2's Complement Format internal$
$$cds_f10_msb_p4_lane[7:0]$  $15$  $8$  $R6214h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F10 In 2's Complement Format internal$
$$cds_f10_lsb_p4_lane[7:0]$  $7$  $0$  $R6214h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F10 In 2's Complement Format internal$
$$cds_f14_msb_p4_lane[7:0]$  $31$  $24$  $R6218h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F14 In 2's Complement Format internal$
$$cds_f14_lsb_p4_lane[7:0]$  $23$  $16$  $R6218h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F14 In 2's Complement Format internal$
$$cds_f13_p4_lane[7:0]$  $15$  $8$  $R6218h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F13 In 2's Complement Format internal$
$$cds_f12_msb_p4_lane[7:0]$  $7$  $0$  $R6218h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F12 In 2's Complement Format internal$
$$cds_f17_p4_lane[7:0]$  $31$  $24$  $R621Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F17 In 2's Complement Format internal$
$$cds_f16_msb_p4_lane[7:0]$  $23$  $16$  $R621Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F16 In 2's Complement Format internal$
$$cds_f16_lsb_p4_lane[7:0]$  $15$  $8$  $R621Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F16 In 2's Complement Format internal$
$$cds_f15_p4_lane[7:0]$  $7$  $0$  $R621Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F15 In 2's Complement Format internal$
$$cds_f20_lsb_p4_lane[7:0]$  $31$  $24$  $R6220h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F20 In 2's Complement Format internal$
$$cds_f19_p4_lane[7:0]$  $23$  $16$  $R6220h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F19 In 2's Complement Format internal$
$$cds_f18_msb_p4_lane[7:0]$  $15$  $8$  $R6220h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F18 In 2's Complement Format internal$
$$cds_f18_lsb_p4_lane[7:0]$  $7$  $0$  $R6220h$  $DFE TAP 2'S COMPLIMENT READ BACK REG15 Path4$  $R$  $0h$  $DFE Read Back For LSB Path4 Sampler Tap F18 In 2's Complement Format internal$
$$cds_f23_p4_lane[7:0]$  $31$  $24$  $R6224h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F23 In 2's Complement Format internal$
$$cds_f22_p4_lane[7:0]$  $23$  $16$  $R6224h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F22 In 2's Complement Format internal$
$$cds_f21_p4_lane[7:0]$  $15$  $8$  $R6224h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F21 In 2's Complement Format internal$
$$cds_f20_msb_p4_lane[7:0]$  $7$  $0$  $R6224h$  $DFE TAP 2'S COMPLIMENT READ BACK REG16 Path4$  $R$  $0h$  $DFE Read Back For MSB Path4 Sampler Tap F20 In 2's Complement Format internal$
$$cds_f27_p4_lane[7:0]$  $31$  $24$  $R6228h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F27 In 2's Complement Format internal$
$$cds_f26_p4_lane[7:0]$  $23$  $16$  $R6228h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F26 In 2's Complement Format internal$
$$cds_f25_p4_lane[7:0]$  $15$  $8$  $R6228h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F25 In 2's Complement Format internal$
$$cds_f24_p4_lane[7:0]$  $7$  $0$  $R6228h$  $DFE TAP 2'S COMPLIMENT READ BACK REG17 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F24 In 2's Complement Format internal$
$$RESERVED$  $31$  $24$  $R622Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path4$  $RW$  $0h$  $$
$$cds_f30_p4_lane[7:0]$  $23$  $16$  $R622Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F30 In 2's Complement Format internal$
$$cds_f29_p4_lane[7:0]$  $15$  $8$  $R622Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F29 In 2's Complement Format internal$
$$cds_f28_p4_lane[7:0]$  $7$  $0$  $R622Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG18 Path4$  $R$  $0h$  $DFE Read Back For Path4 Sampler Tap F28 In 2's Complement Format internal$
$$cds_f0a_s_top_p1_lane[7:0]$  $31$  $24$  $R6230h$  $$  $R$  $0h$  $CDS f0a_s_top_p1 Readback internal$
$$cds_f0a_d_bot_p1_lane[7:0]$  $23$  $16$  $R6230h$  $$  $R$  $0h$  $CDS f0a_d_bot_p1 Readback internal$
$$cds_f0a_d_mid_p1_lane[7:0]$  $15$  $8$  $R6230h$  $$  $R$  $0h$  $CDS f0a_d_mid_p1 Readback internal$
$$cds_f0a_d_top_p1_lane[7:0]$  $7$  $0$  $R6230h$  $$  $R$  $0h$  $CDS f0a_d_top_p1 Readback internal$
$$cds_f0a_d_mid_p2_lane[7:0]$  $31$  $24$  $R6234h$  $$  $R$  $0h$  $CDS f0a_d_mid_p2 Readback internal$
$$cds_f0a_d_top_p2_lane[7:0]$  $23$  $16$  $R6234h$  $$  $R$  $0h$  $CDS f0a_d_top_p2 Readback internal$
$$cds_f0a_s_bot_p1_lane[7:0]$  $15$  $8$  $R6234h$  $$  $R$  $0h$  $CDS f0a_s_bot_p1 Readback internal$
$$cds_f0a_s_mid_p1_lane[7:0]$  $7$  $0$  $R6234h$  $$  $R$  $0h$  $CDS f0a_s_mid_p1 Readback internal$
$$cds_f0a_s_bot_p2_lane[7:0]$  $31$  $24$  $R6238h$  $$  $R$  $0h$  $CDS f0a_s_bot_p2 Readback internal$
$$cds_f0a_s_mid_p2_lane[7:0]$  $23$  $16$  $R6238h$  $$  $R$  $0h$  $CDS f0a_s_mid_p2 Readback internal$
$$cds_f0a_s_top_p2_lane[7:0]$  $15$  $8$  $R6238h$  $$  $R$  $0h$  $CDS f0a_s_top_p2 Readback internal$
$$cds_f0a_d_bot_p2_lane[7:0]$  $7$  $0$  $R6238h$  $$  $R$  $0h$  $CDS f0a_d_bot_p2 Readback internal$
$$cds_f0a_s_top_p3_lane[7:0]$  $31$  $24$  $R623Ch$  $$  $R$  $0h$  $CDS f0a_s_top_p3 Readback internal$
$$cds_f0a_d_bot_p3_lane[7:0]$  $23$  $16$  $R623Ch$  $$  $R$  $0h$  $CDS f0a_d_bot_p3 Readback internal$
$$cds_f0a_d_mid_p3_lane[7:0]$  $15$  $8$  $R623Ch$  $$  $R$  $0h$  $CDS f0a_d_mid_p3 Readback internal$
$$cds_f0a_d_top_p3_lane[7:0]$  $7$  $0$  $R623Ch$  $$  $R$  $0h$  $CDS f0a_d_top_p3 Readback internal$
$$cds_f0a_d_mid_p4_lane[7:0]$  $31$  $24$  $R6240h$  $$  $R$  $0h$  $CDS f0a_d_mid_p4 Readback internal$
$$cds_f0a_d_top_p4_lane[7:0]$  $23$  $16$  $R6240h$  $$  $R$  $0h$  $CDS f0a_d_top_p4 Readback internal$
$$cds_f0a_s_bot_p3_lane[7:0]$  $15$  $8$  $R6240h$  $$  $R$  $0h$  $CDS f0a_s_bot_p3 Readback internal$
$$cds_f0a_s_mid_p3_lane[7:0]$  $7$  $0$  $R6240h$  $$  $R$  $0h$  $CDS f0a_s_mid_p3 Readback internal$
$$cds_f0a_s_bot_p4_lane[7:0]$  $31$  $24$  $R6244h$  $$  $R$  $0h$  $CDS f0a_s_bot_p4 Readback internal$
$$cds_f0a_s_mid_p4_lane[7:0]$  $23$  $16$  $R6244h$  $$  $R$  $0h$  $CDS f0a_s_mid_p4 Readback internal$
$$cds_f0a_s_top_p4_lane[7:0]$  $15$  $8$  $R6244h$  $$  $R$  $0h$  $CDS f0a_s_top_p4 Readback internal$
$$cds_f0a_d_bot_p4_lane[7:0]$  $7$  $0$  $R6244h$  $$  $R$  $0h$  $CDS f0a_d_bot_p4 Readback internal$
$$cds_f0b_s_top_p1_lane[7:0]$  $31$  $24$  $R6248h$  $$  $R$  $0h$  $CDS f0b_s_top_p1 Readback internal$
$$cds_f0b_d_bot_p1_lane[7:0]$  $23$  $16$  $R6248h$  $$  $R$  $0h$  $CDS f0b_d_bot_p1 Readback internal$
$$cds_f0b_d_mid_p1_lane[7:0]$  $15$  $8$  $R6248h$  $$  $R$  $0h$  $CDS f0b_d_mid_p1 Readback internal$
$$cds_f0b_d_top_p1_lane[7:0]$  $7$  $0$  $R6248h$  $$  $R$  $0h$  $CDS f0b_d_top_p1 Readback internal$
$$cds_f0b_d_mid_p2_lane[7:0]$  $31$  $24$  $R624Ch$  $$  $R$  $0h$  $CDS f0b_d_mid_p2 Readback internal$
$$cds_f0b_d_top_p2_lane[7:0]$  $23$  $16$  $R624Ch$  $$  $R$  $0h$  $CDS f0b_d_top_p2 Readback internal$
$$cds_f0b_s_bot_p1_lane[7:0]$  $15$  $8$  $R624Ch$  $$  $R$  $0h$  $CDS f0b_s_bot_p1 Readback internal$
$$cds_f0b_s_mid_p1_lane[7:0]$  $7$  $0$  $R624Ch$  $$  $R$  $0h$  $CDS f0b_s_mid_p1 Readback internal$
$$cds_f0b_s_bot_p2_lane[7:0]$  $31$  $24$  $R6250h$  $$  $R$  $0h$  $CDS f0b_s_bot_p2 Readback internal$
$$cds_f0b_s_mid_p2_lane[7:0]$  $23$  $16$  $R6250h$  $$  $R$  $0h$  $CDS f0b_s_mid_p2 Readback internal$
$$cds_f0b_s_top_p2_lane[7:0]$  $15$  $8$  $R6250h$  $$  $R$  $0h$  $CDS f0b_s_top_p2 Readback internal$
$$cds_f0b_d_bot_p2_lane[7:0]$  $7$  $0$  $R6250h$  $$  $R$  $0h$  $CDS f0b_d_bot_p2 Readback internal$
$$cds_f0b_s_top_p3_lane[7:0]$  $31$  $24$  $R6254h$  $$  $R$  $0h$  $CDS f0b_s_top_p3 Readback internal$
$$cds_f0b_d_bot_p3_lane[7:0]$  $23$  $16$  $R6254h$  $$  $R$  $0h$  $CDS f0b_d_bot_p3 Readback internal$
$$cds_f0b_d_mid_p3_lane[7:0]$  $15$  $8$  $R6254h$  $$  $R$  $0h$  $CDS f0b_d_mid_p3 Readback internal$
$$cds_f0b_d_top_p3_lane[7:0]$  $7$  $0$  $R6254h$  $$  $R$  $0h$  $CDS f0b_d_top_p3 Readback internal$
$$cds_f0b_d_mid_p4_lane[7:0]$  $31$  $24$  $R6258h$  $$  $R$  $0h$  $CDS f0b_d_mid_p4 Readback internal$
$$cds_f0b_d_top_p4_lane[7:0]$  $23$  $16$  $R6258h$  $$  $R$  $0h$  $CDS f0b_d_top_p4 Readback internal$
$$cds_f0b_s_bot_p3_lane[7:0]$  $15$  $8$  $R6258h$  $$  $R$  $0h$  $CDS f0b_s_bot_p3 Readback internal$
$$cds_f0b_s_mid_p3_lane[7:0]$  $7$  $0$  $R6258h$  $$  $R$  $0h$  $CDS f0b_s_mid_p3 Readback internal$
$$cds_f0b_s_bot_p4_lane[7:0]$  $31$  $24$  $R625Ch$  $$  $R$  $0h$  $CDS f0b_s_bot_p4 Readback internal$
$$cds_f0b_s_mid_p4_lane[7:0]$  $23$  $16$  $R625Ch$  $$  $R$  $0h$  $CDS f0b_s_mid_p4 Readback internal$
$$cds_f0b_s_top_p4_lane[7:0]$  $15$  $8$  $R625Ch$  $$  $R$  $0h$  $CDS f0b_s_top_p4 Readback internal$
$$cds_f0b_d_bot_p4_lane[7:0]$  $7$  $0$  $R625Ch$  $$  $R$  $0h$  $CDS f0b_d_bot_p4 Readback internal$
$$cds_f0k_s_top_p1_lane[7:0]$  $31$  $24$  $R6260h$  $$  $R$  $0h$  $CDS f0k_s_top_p1 Readback internal$
$$cds_f0k_d_bot_p1_lane[7:0]$  $23$  $16$  $R6260h$  $$  $R$  $0h$  $CDS f0k_d_bot_p1 Readback internal$
$$cds_f0k_d_mid_p1_lane[7:0]$  $15$  $8$  $R6260h$  $$  $R$  $0h$  $CDS f0k_d_mid_p1 Readback internal$
$$cds_f0k_d_top_p1_lane[7:0]$  $7$  $0$  $R6260h$  $$  $R$  $0h$  $CDS f0k_d_top_p1 Readback internal$
$$cds_f0k_d_mid_p2_lane[7:0]$  $31$  $24$  $R6264h$  $$  $R$  $0h$  $CDS f0k_d_mid_p2 Readback internal$
$$cds_f0k_d_top_p2_lane[7:0]$  $23$  $16$  $R6264h$  $$  $R$  $0h$  $CDS f0k_d_top_p2 Readback internal$
$$cds_f0k_s_bot_p1_lane[7:0]$  $15$  $8$  $R6264h$  $$  $R$  $0h$  $CDS f0k_s_bot_p1 Readback internal$
$$cds_f0k_s_mid_p1_lane[7:0]$  $7$  $0$  $R6264h$  $$  $R$  $0h$  $CDS f0k_s_mid_p1 Readback internal$
$$cds_f0k_s_bot_p2_lane[7:0]$  $31$  $24$  $R6268h$  $$  $R$  $0h$  $CDS f0k_s_bot_p2 Readback internal$
$$cds_f0k_s_mid_p2_lane[7:0]$  $23$  $16$  $R6268h$  $$  $R$  $0h$  $CDS f0k_s_mid_p2 Readback internal$
$$cds_f0k_s_top_p2_lane[7:0]$  $15$  $8$  $R6268h$  $$  $R$  $0h$  $CDS f0k_s_top_p2 Readback internal$
$$cds_f0k_d_bot_p2_lane[7:0]$  $7$  $0$  $R6268h$  $$  $R$  $0h$  $CDS f0k_d_bot_p2 Readback internal$
$$cds_f0k_s_top_p3_lane[7:0]$  $31$  $24$  $R626Ch$  $$  $R$  $0h$  $CDS f0k_s_top_p3 Readback internal$
$$cds_f0k_d_bot_p3_lane[7:0]$  $23$  $16$  $R626Ch$  $$  $R$  $0h$  $CDS f0k_d_bot_p3 Readback internal$
$$cds_f0k_d_mid_p3_lane[7:0]$  $15$  $8$  $R626Ch$  $$  $R$  $0h$  $CDS f0k_d_mid_p3 Readback internal$
$$cds_f0k_d_top_p3_lane[7:0]$  $7$  $0$  $R626Ch$  $$  $R$  $0h$  $CDS f0k_d_top_p3 Readback internal$
$$cds_f0k_d_mid_p4_lane[7:0]$  $31$  $24$  $R6270h$  $$  $R$  $0h$  $CDS f0k_d_mid_p4 Readback internal$
$$cds_f0k_d_top_p4_lane[7:0]$  $23$  $16$  $R6270h$  $$  $R$  $0h$  $CDS f0k_d_top_p4 Readback internal$
$$cds_f0k_s_bot_p3_lane[7:0]$  $15$  $8$  $R6270h$  $$  $R$  $0h$  $CDS f0k_s_bot_p3 Readback internal$
$$cds_f0k_s_mid_p3_lane[7:0]$  $7$  $0$  $R6270h$  $$  $R$  $0h$  $CDS f0k_s_mid_p3 Readback internal$
$$cds_f0k_s_bot_p4_lane[7:0]$  $31$  $24$  $R6274h$  $$  $R$  $0h$  $CDS f0k_s_bot_p4 Readback internal$
$$cds_f0k_s_mid_p4_lane[7:0]$  $23$  $16$  $R6274h$  $$  $R$  $0h$  $CDS f0k_s_mid_p4 Readback internal$
$$cds_f0k_s_top_p4_lane[7:0]$  $15$  $8$  $R6274h$  $$  $R$  $0h$  $CDS f0k_s_top_p4 Readback internal$
$$cds_f0k_d_bot_p4_lane[7:0]$  $7$  $0$  $R6274h$  $$  $R$  $0h$  $CDS f0k_d_bot_p4 Readback internal$
$$cds_f0x_s_top_p1_lane[7:0]$  $31$  $24$  $R6278h$  $$  $R$  $0h$  $CDS f0x_s_top_p1 Readback internal$
$$cds_f0x_d_bot_p1_lane[7:0]$  $23$  $16$  $R6278h$  $$  $R$  $0h$  $CDS f0x_d_bot_p1 Readback internal$
$$cds_f0x_d_mid_p1_lane[7:0]$  $15$  $8$  $R6278h$  $$  $R$  $0h$  $CDS f0x_d_mid_p1 Readback internal$
$$cds_f0x_d_top_p1_lane[7:0]$  $7$  $0$  $R6278h$  $$  $R$  $0h$  $CDS f0x_d_top_p1 Readback internal$
$$cds_f0x_d_mid_p2_lane[7:0]$  $31$  $24$  $R627Ch$  $$  $R$  $0h$  $CDS f0x_d_mid_p2 Readback internal$
$$cds_f0x_d_top_p2_lane[7:0]$  $23$  $16$  $R627Ch$  $$  $R$  $0h$  $CDS f0x_d_top_p2 Readback internal$
$$cds_f0x_s_bot_p1_lane[7:0]$  $15$  $8$  $R627Ch$  $$  $R$  $0h$  $CDS f0x_s_bot_p1 Readback internal$
$$cds_f0x_s_mid_p1_lane[7:0]$  $7$  $0$  $R627Ch$  $$  $R$  $0h$  $CDS f0x_s_mid_p1 Readback internal$
$$cds_f0x_s_bot_p2_lane[7:0]$  $31$  $24$  $R6280h$  $$  $R$  $0h$  $CDS f0x_s_bot_p2 Readback internal$
$$cds_f0x_s_mid_p2_lane[7:0]$  $23$  $16$  $R6280h$  $$  $R$  $0h$  $CDS f0x_s_mid_p2 Readback internal$
$$cds_f0x_s_top_p2_lane[7:0]$  $15$  $8$  $R6280h$  $$  $R$  $0h$  $CDS f0x_s_top_p2 Readback internal$
$$cds_f0x_d_bot_p2_lane[7:0]$  $7$  $0$  $R6280h$  $$  $R$  $0h$  $CDS f0x_d_bot_p2 Readback internal$
$$cds_f0x_s_top_p3_lane[7:0]$  $31$  $24$  $R6284h$  $$  $R$  $0h$  $CDS f0x_s_top_p3 Readback internal$
$$cds_f0x_d_bot_p3_lane[7:0]$  $23$  $16$  $R6284h$  $$  $R$  $0h$  $CDS f0x_d_bot_p3 Readback internal$
$$cds_f0x_d_mid_p3_lane[7:0]$  $15$  $8$  $R6284h$  $$  $R$  $0h$  $CDS f0x_d_mid_p3 Readback internal$
$$cds_f0x_d_top_p3_lane[7:0]$  $7$  $0$  $R6284h$  $$  $R$  $0h$  $CDS f0x_d_top_p3 Readback internal$
$$cds_f0x_d_mid_p4_lane[7:0]$  $31$  $24$  $R6288h$  $$  $R$  $0h$  $CDS f0x_d_mid_p4 Readback internal$
$$cds_f0x_d_top_p4_lane[7:0]$  $23$  $16$  $R6288h$  $$  $R$  $0h$  $CDS f0x_d_top_p4 Readback internal$
$$cds_f0x_s_bot_p3_lane[7:0]$  $15$  $8$  $R6288h$  $$  $R$  $0h$  $CDS f0x_s_bot_p3 Readback internal$
$$cds_f0x_s_mid_p3_lane[7:0]$  $7$  $0$  $R6288h$  $$  $R$  $0h$  $CDS f0x_s_mid_p3 Readback internal$
$$cds_f0x_s_bot_p4_lane[7:0]$  $31$  $24$  $R628Ch$  $$  $R$  $0h$  $CDS f0x_s_bot_p4 Readback internal$
$$cds_f0x_s_mid_p4_lane[7:0]$  $23$  $16$  $R628Ch$  $$  $R$  $0h$  $CDS f0x_s_mid_p4 Readback internal$
$$cds_f0x_s_top_p4_lane[7:0]$  $15$  $8$  $R628Ch$  $$  $R$  $0h$  $CDS f0x_s_top_p4 Readback internal$
$$cds_f0x_d_bot_p4_lane[7:0]$  $7$  $0$  $R628Ch$  $$  $R$  $0h$  $CDS f0x_d_bot_p4 Readback internal$
$$cds_f0d_s_top_p1_lane[7:0]$  $31$  $24$  $R6290h$  $$  $R$  $0h$  $CDS f0d_s_top_p1 Readback internal$
$$cds_f0d_d_bot_p1_lane[7:0]$  $23$  $16$  $R6290h$  $$  $R$  $0h$  $CDS f0d_d_bot_p1 Readback internal$
$$cds_f0d_d_mid_p1_lane[7:0]$  $15$  $8$  $R6290h$  $$  $R$  $0h$  $CDS f0d_d_mid_p1 Readback internal$
$$cds_f0d_d_top_p1_lane[7:0]$  $7$  $0$  $R6290h$  $$  $R$  $0h$  $CDS f0d_d_top_p1 Readback internal$
$$cds_f0d_d_mid_p2_lane[7:0]$  $31$  $24$  $R6294h$  $$  $R$  $0h$  $CDS f0d_d_mid_p2 Readback internal$
$$cds_f0d_d_top_p2_lane[7:0]$  $23$  $16$  $R6294h$  $$  $R$  $0h$  $CDS f0d_d_top_p2 Readback internal$
$$cds_f0d_s_bot_p1_lane[7:0]$  $15$  $8$  $R6294h$  $$  $R$  $0h$  $CDS f0d_s_bot_p1 Readback internal$
$$cds_f0d_s_mid_p1_lane[7:0]$  $7$  $0$  $R6294h$  $$  $R$  $0h$  $CDS f0d_s_mid_p1 Readback internal$
$$cds_f0d_s_bot_p2_lane[7:0]$  $31$  $24$  $R6298h$  $$  $R$  $0h$  $CDS f0d_s_bot_p2 Readback internal$
$$cds_f0d_s_mid_p2_lane[7:0]$  $23$  $16$  $R6298h$  $$  $R$  $0h$  $CDS f0d_s_mid_p2 Readback internal$
$$cds_f0d_s_top_p2_lane[7:0]$  $15$  $8$  $R6298h$  $$  $R$  $0h$  $CDS f0d_s_top_p2 Readback internal$
$$cds_f0d_d_bot_p2_lane[7:0]$  $7$  $0$  $R6298h$  $$  $R$  $0h$  $CDS f0d_d_bot_p2 Readback internal$
$$cds_f0d_s_top_p3_lane[7:0]$  $31$  $24$  $R629Ch$  $$  $R$  $0h$  $CDS f0d_s_top_p3 Readback internal$
$$cds_f0d_d_bot_p3_lane[7:0]$  $23$  $16$  $R629Ch$  $$  $R$  $0h$  $CDS f0d_d_bot_p3 Readback internal$
$$cds_f0d_d_mid_p3_lane[7:0]$  $15$  $8$  $R629Ch$  $$  $R$  $0h$  $CDS f0d_d_mid_p3 Readback internal$
$$cds_f0d_d_top_p3_lane[7:0]$  $7$  $0$  $R629Ch$  $$  $R$  $0h$  $CDS f0d_d_top_p3 Readback internal$
$$cds_f0d_d_mid_p4_lane[7:0]$  $31$  $24$  $R62A0h$  $$  $R$  $0h$  $CDS f0d_d_mid_p4 Readback internal$
$$cds_f0d_d_top_p4_lane[7:0]$  $23$  $16$  $R62A0h$  $$  $R$  $0h$  $CDS f0d_d_top_p4 Readback internal$
$$cds_f0d_s_bot_p3_lane[7:0]$  $15$  $8$  $R62A0h$  $$  $R$  $0h$  $CDS f0d_s_bot_p3 Readback internal$
$$cds_f0d_s_mid_p3_lane[7:0]$  $7$  $0$  $R62A0h$  $$  $R$  $0h$  $CDS f0d_s_mid_p3 Readback internal$
$$cds_f0d_s_bot_p4_lane[7:0]$  $31$  $24$  $R62A4h$  $$  $R$  $0h$  $CDS f0d_s_bot_p4 Readback internal$
$$cds_f0d_s_mid_p4_lane[7:0]$  $23$  $16$  $R62A4h$  $$  $R$  $0h$  $CDS f0d_s_mid_p4 Readback internal$
$$cds_f0d_s_top_p4_lane[7:0]$  $15$  $8$  $R62A4h$  $$  $R$  $0h$  $CDS f0d_s_top_p4 Readback internal$
$$cds_f0d_d_bot_p4_lane[7:0]$  $7$  $0$  $R62A4h$  $$  $R$  $0h$  $CDS f0d_d_bot_p4 Readback internal$
$$cds_f0d_left_s_top_p1_lane[7:0]$  $31$  $24$  $R62A8h$  $$  $R$  $0h$  $CDS f0d_s_top_p1_left Readback internal$
$$cds_f0d_left_d_bot_p1_lane[7:0]$  $23$  $16$  $R62A8h$  $$  $R$  $0h$  $CDS f0d_d_bot_p1_left Readback internal$
$$cds_f0d_left_d_mid_p1_lane[7:0]$  $15$  $8$  $R62A8h$  $$  $R$  $0h$  $CDS f0d_d_mid_p1_left Readback internal$
$$cds_f0d_left_d_top_p1_lane[7:0]$  $7$  $0$  $R62A8h$  $$  $R$  $0h$  $CDS f0d_d_top_p1_left Readback internal$
$$cds_f0d_left_d_mid_p2_lane[7:0]$  $31$  $24$  $R62ACh$  $$  $R$  $0h$  $CDS f0d_d_mid_p2_left Readback internal$
$$cds_f0d_left_d_top_p2_lane[7:0]$  $23$  $16$  $R62ACh$  $$  $R$  $0h$  $CDS f0d_d_top_p2_left Readback internal$
$$cds_f0d_left_s_bot_p1_lane[7:0]$  $15$  $8$  $R62ACh$  $$  $R$  $0h$  $CDS f0d_s_bot_p1_left Readback internal$
$$cds_f0d_left_s_mid_p1_lane[7:0]$  $7$  $0$  $R62ACh$  $$  $R$  $0h$  $CDS f0d_s_mid_p1_left Readback internal$
$$cds_f0d_left_s_bot_p2_lane[7:0]$  $31$  $24$  $R62B0h$  $$  $R$  $0h$  $CDS f0d_s_bot_p2_left Readback internal$
$$cds_f0d_left_s_mid_p2_lane[7:0]$  $23$  $16$  $R62B0h$  $$  $R$  $0h$  $CDS f0d_s_mid_p2_left Readback internal$
$$cds_f0d_left_s_top_p2_lane[7:0]$  $15$  $8$  $R62B0h$  $$  $R$  $0h$  $CDS f0d_s_top_p2_left Readback internal$
$$cds_f0d_left_d_bot_p2_lane[7:0]$  $7$  $0$  $R62B0h$  $$  $R$  $0h$  $CDS f0d_d_bot_p2_left Readback internal$
$$cds_f0d_left_s_top_p3_lane[7:0]$  $31$  $24$  $R62B4h$  $$  $R$  $0h$  $CDS f0d_s_top_p3_left Readback internal$
$$cds_f0d_left_d_bot_p3_lane[7:0]$  $23$  $16$  $R62B4h$  $$  $R$  $0h$  $CDS f0d_d_bot_p3_left Readback internal$
$$cds_f0d_left_d_mid_p3_lane[7:0]$  $15$  $8$  $R62B4h$  $$  $R$  $0h$  $CDS f0d_d_mid_p3_left Readback internal$
$$cds_f0d_left_d_top_p3_lane[7:0]$  $7$  $0$  $R62B4h$  $$  $R$  $0h$  $CDS f0d_d_top_p3_left Readback internal$
$$cds_f0d_left_d_mid_p4_lane[7:0]$  $31$  $24$  $R62B8h$  $$  $R$  $0h$  $CDS f0d_d_mid_p4_left Readback internal$
$$cds_f0d_left_d_top_p4_lane[7:0]$  $23$  $16$  $R62B8h$  $$  $R$  $0h$  $CDS f0d_d_top_p4_left Readback internal$
$$cds_f0d_left_s_bot_p3_lane[7:0]$  $15$  $8$  $R62B8h$  $$  $R$  $0h$  $CDS f0d_s_bot_p3_left Readback internal$
$$cds_f0d_left_s_mid_p3_lane[7:0]$  $7$  $0$  $R62B8h$  $$  $R$  $0h$  $CDS f0d_s_mid_p3_left Readback internal$
$$cds_f0d_left_s_bot_p4_lane[7:0]$  $31$  $24$  $R62BCh$  $$  $R$  $0h$  $CDS f0d_s_bot_p4_left Readback internal$
$$cds_f0d_left_s_mid_p4_lane[7:0]$  $23$  $16$  $R62BCh$  $$  $R$  $0h$  $CDS f0d_s_mid_p4_left Readback internal$
$$cds_f0d_left_s_top_p4_lane[7:0]$  $15$  $8$  $R62BCh$  $$  $R$  $0h$  $CDS f0d_s_top_p4_left Readback internal$
$$cds_f0d_left_d_bot_p4_lane[7:0]$  $7$  $0$  $R62BCh$  $$  $R$  $0h$  $CDS f0d_d_bot_p4_left Readback internal$
$$cds_f0d_right_s_top_p1_lane[7:0]$  $31$  $24$  $R62C0h$  $$  $R$  $0h$  $CDS f0d_s_top_p1_right Readback internal$
$$cds_f0d_right_d_bot_p1_lane[7:0]$  $23$  $16$  $R62C0h$  $$  $R$  $0h$  $CDS f0d_d_bot_p1_right Readback internal$
$$cds_f0d_right_d_mid_p1_lane[7:0]$  $15$  $8$  $R62C0h$  $$  $R$  $0h$  $CDS f0d_d_mid_p1_right Readback internal$
$$cds_f0d_right_d_top_p1_lane[7:0]$  $7$  $0$  $R62C0h$  $$  $R$  $0h$  $CDS f0d_d_top_p1_right Readback internal$
$$cds_f0d_right_d_mid_p2_lane[7:0]$  $31$  $24$  $R62C4h$  $$  $R$  $0h$  $CDS f0d_d_mid_p2_right Readback internal$
$$cds_f0d_right_d_top_p2_lane[7:0]$  $23$  $16$  $R62C4h$  $$  $R$  $0h$  $CDS f0d_d_top_p2_right Readback internal$
$$cds_f0d_right_s_bot_p1_lane[7:0]$  $15$  $8$  $R62C4h$  $$  $R$  $0h$  $CDS f0d_s_bot_p1_right Readback internal$
$$cds_f0d_right_s_mid_p1_lane[7:0]$  $7$  $0$  $R62C4h$  $$  $R$  $0h$  $CDS f0d_s_mid_p1_right Readback internal$
$$cds_f0d_right_s_bot_p2_lane[7:0]$  $31$  $24$  $R62C8h$  $$  $R$  $0h$  $CDS f0d_s_bot_p2_right Readback internal$
$$cds_f0d_right_s_mid_p2_lane[7:0]$  $23$  $16$  $R62C8h$  $$  $R$  $0h$  $CDS f0d_s_mid_p2_right Readback internal$
$$cds_f0d_right_s_top_p2_lane[7:0]$  $15$  $8$  $R62C8h$  $$  $R$  $0h$  $CDS f0d_s_top_p2_right Readback internal$
$$cds_f0d_right_d_bot_p2_lane[7:0]$  $7$  $0$  $R62C8h$  $$  $R$  $0h$  $CDS f0d_d_bot_p2_right Readback internal$
$$cds_f0d_right_s_top_p3_lane[7:0]$  $31$  $24$  $R62CCh$  $$  $R$  $0h$  $CDS f0d_s_top_p3_right Readback internal$
$$cds_f0d_right_d_bot_p3_lane[7:0]$  $23$  $16$  $R62CCh$  $$  $R$  $0h$  $CDS f0d_d_bot_p3_right Readback internal$
$$cds_f0d_right_d_mid_p3_lane[7:0]$  $15$  $8$  $R62CCh$  $$  $R$  $0h$  $CDS f0d_d_mid_p3_right Readback internal$
$$cds_f0d_right_d_top_p3_lane[7:0]$  $7$  $0$  $R62CCh$  $$  $R$  $0h$  $CDS f0d_d_top_p3_right Readback internal$
$$cds_f0d_right_d_mid_p4_lane[7:0]$  $31$  $24$  $R62D0h$  $$  $R$  $0h$  $CDS f0d_d_mid_p4_right Readback internal$
$$cds_f0d_right_d_top_p4_lane[7:0]$  $23$  $16$  $R62D0h$  $$  $R$  $0h$  $CDS f0d_d_top_p4_right Readback internal$
$$cds_f0d_right_s_bot_p3_lane[7:0]$  $15$  $8$  $R62D0h$  $$  $R$  $0h$  $CDS f0d_s_bot_p3_right Readback internal$
$$cds_f0d_right_s_mid_p3_lane[7:0]$  $7$  $0$  $R62D0h$  $$  $R$  $0h$  $CDS f0d_s_mid_p3_right Readback internal$
$$cds_f0d_right_s_bot_p4_lane[7:0]$  $31$  $24$  $R62D4h$  $$  $R$  $0h$  $CDS f0d_s_bot_p4_right Readback internal$
$$cds_f0d_right_s_mid_p4_lane[7:0]$  $23$  $16$  $R62D4h$  $$  $R$  $0h$  $CDS f0d_s_mid_p4_right Readback internal$
$$cds_f0d_right_s_top_p4_lane[7:0]$  $15$  $8$  $R62D4h$  $$  $R$  $0h$  $CDS f0d_s_top_p4_right Readback internal$
$$cds_f0d_right_d_bot_p4_lane[7:0]$  $7$  $0$  $R62D4h$  $$  $R$  $0h$  $CDS f0d_d_bot_p4_right Readback internal$
$$RESERVED$  $31$  $24$  $R62D8h$  $$  $RW$  $0h$  $$
$$cds_vref_saturate_lane[7:0]$  $23$  $16$  $R62D8h$  $$  $R$  $0h$  $CDS Vref Staturate Readback internal$
$$cds_f0a_saturate_lane[7:0]$  $15$  $8$  $R62D8h$  $$  $R$  $0h$  $CDS F0A Saturate Readback internal$
$$cds_eye_check_pass_lane[7:0]$  $7$  $0$  $R62D8h$  $$  $R$  $0h$  $CDS Eye Check Pass Readback internal$
$$cds_err_code_lane[7:0]$  $31$  $24$  $R6300h$  $$  $RW$  $0h$  $CDS Error Code internal$
$$cds_state_lane[7:0]$  $23$  $16$  $R6300h$  $$  $RW$  $0h$  $CDS State internal$
$$dfe_load_en_lane$  $15$  $15$  $R6300h$  $$  $RW$  $1h$  $TBD internal$
$$cds_f0d_avg_mode_lane$  $14$  $14$  $R6300h$  $$  $RW$  $0h$  $CDS Measure Average F0D internal$
$$eye_chk_dis_lane$  $13$  $13$  $R6300h$  $$  $RW$  $0h$  $TBD internal$
$$eo_based_lane$  $12$  $12$  $R6300h$  $$  $RW$  $1h$  $TBD internal$
$$vh_eo_mode_lane$  $11$  $11$  $R6300h$  $$  $RW$  $0h$  $TBD internal$
$$lock_dfe_on_lane$  $10$  $10$  $R6300h$  $$  $RW$  $0h$  $TBD internal$
$$dfe_save_en_lane$  $9$  $9$  $R6300h$  $$  $RW$  $1h$  $TBD internal$
$$reset_ph_en_dtl_lane$  $8$  $8$  $R6300h$  $$  $RW$  $1h$  $TBD internal$
$$cds_adapt_splr_dis_lane[7:0]$  $7$  $0$  $R6300h$  $$  $RW$  $0h$  $DFE Sampler Adapt Disable internal$
$$RESERVED$  $31$  $22$  $R6304h$  $$  $RW$  $0h$  $$
$$reset_dfe_tap_mode_lane$  $21$  $21$  $R6304h$  $$  $RW$  $0h$  $Reset DFE Tap Mode internal&#xd;&#xa;0: Reset to default values.&#xd;&#xa;1: Reset to previously saved values.$
$$cds_f2t_val_force_lane$  $20$  $20$  $R6304h$  $$  $RW$  $1h$  $F2TUNE Value Force internal$
$$cds_f2t_val_lane[3:0]$  $19$  $16$  $R6304h$  $$  $RW$  $6h$  $F2TUNE Value. internal$
$$RESERVED$  $15$  $15$  $R6304h$  $$  $RW$  $0h$  $$
$$cds_vref_val_force_lane$  $14$  $14$  $R6304h$  $$  $RW$  $0h$  $VREF Value Force internal$
$$cds_vref_val_lane[5:0]$  $13$  $8$  $R6304h$  $$  $RW$  $32h$  $VREF Value. internal&#xd;&#xa;VREF value. Valid when vref_val_force = 1.$
$$RESERVED$  $7$  $6$  $R6304h$  $$  $RW$  $0h$  $$
$$cds_f0d_res_custom_lane[1:0]$  $5$  $4$  $R6304h$  $$  $RW$  $0h$  $Used in F0D measurements. Set the customized resolution for F0D. internal$
$$cds_f0k_res_custom_lane[1:0]$  $3$  $2$  $R6304h$  $$  $RW$  $2h$  $Used in F0K measurements. Set the customized resolution for F0K. internal$
$$cds_f0dk_res_custom_en_lane$  $1$  $1$  $R6304h$  $$  $RW$  $0h$  $Used in F0D and F0K measurements. Enable the customized resolution for F0D and F0K. internal$
$$cds_update_f_dis_lane$  $0$  $0$  $R6304h$  $$  $RW$  $1h$  $TBD internal$
$$eye_chk_thresh_err_lane[15:0]$  $31$  $16$  $R6308h$  $$  $RW$  $3FFh$  $Eye Check Threshold For Error Count internal$
$$eye_chk_thresh_vld_lane[7:0]$  $15$  $8$  $R6308h$  $$  $RW$  $FFh$  $Eye Check Threshold For Valid Count internal$
$$eye_chk_thresh_k_lane[3:0]$  $7$  $4$  $R6308h$  $$  $RW$  $1h$  $Eye Check Threshold K internal$
$$eye_chk_thresh_c_lane[3:0]$  $3$  $0$  $R6308h$  $$  $RW$  $2h$  $Eye Check Threshold C internal$
$$cur_ph_os_dat_lane[15:0]$  $31$  $16$  $R630Ch$  $$  $RW$  $0h$  $Current DAT Phase Offset internal$
$$ph_os_dat_lane[15:0]$  $15$  $0$  $R630Ch$  $$  $RW$  $0h$  $Current DAT Phase Offset internal$
$$cur_eom_dpher_msb_lane[7:0]$  $31$  $24$  $R6310h$  $$  $RW$  $0h$  $EOM Dpher MSB internal$
$$cur_eom_dpher_lsb_lane[7:0]$  $23$  $16$  $R6310h$  $$  $RW$  $0h$  $EOM Dpher LSB internal$
$$cur_ph_os_esm_lane[7:0]$  $15$  $8$  $R6310h$  $$  $RW$  $0h$  $Current ESM Phase Offset internal$
$$ph_os_esm_lane[7:0]$  $7$  $0$  $R6310h$  $$  $RW$  $0h$  $Current ESM Phase Offset internal$
$$RESERVED$  $31$  $24$  $R6314h$  $$  $RW$  $0h$  $$
$$rxtrain_c_idx_lane[7:0]$  $23$  $16$  $R6314h$  $$  $RW$  $0h$  $RX Train C Index internal$
$$cur_ph_mode_lane[1:0]$  $15$  $14$  $R6314h$  $$  $RW$  $0h$  $Current Phase Control Mode internal$
$$ph_mode_lane[1:0]$  $13$  $12$  $R6314h$  $$  $RW$  $0h$  $Current Phase Control Mode internal$
$$adapt_slicer_en_lane$  $11$  $11$  $R6314h$  $$  $RW$  $1h$  $Adapt Data Enable internal$
$$adapt_data_en_lane$  $10$  $10$  $R6314h$  $$  $RW$  $1h$  $Adapt Slicer Enable internal$
$$adapt_odd_en_lane$  $9$  $9$  $R6314h$  $$  $RW$  $1h$  $Adapt Odd Enable internal$
$$adapt_even_en_lane$  $8$  $8$  $R6314h$  $$  $RW$  $1h$  $Adapt Even Enable internal$
$$RESERVED$  $7$  $4$  $R6314h$  $$  $RW$  $0h$  $$
$$rxtrain_r_idx_lane[3:0]$  $3$  $0$  $R6314h$  $$  $RW$  $0h$  $RX Train R Index internal$
$$RESERVED$  $31$  $31$  $R6318h$  $$  $RW$  $0h$  $$
$$txtrain_status_valid_lane$  $30$  $30$  $R6318h$  $$  $RW$  $0h$  $Remote Status Valid internal&#xd;&#xa;0: Not valid, remote never reply or reply with wrong TTIU.&#xd;&#xa;1: Valid$
$$txtrain_status_c1_lane[2:0]$  $29$  $27$  $R6318h$  $$  $RW$  $0h$  $Remote Post Tx Coefficient Status internal&#xd;&#xa;0: Not updated&#xd;&#xa;1: Updated&#xd;&#xa;2: Minimum (PAM2), Coe limit (PAM4)&#xd;&#xa;3: Maximum (PAM2), Coe not support(PAM4)&#xd;&#xa;4: EQ limit (PAM4)&#xd;&#xa;5: Revered&#xd;&#xa;6: EQ and Coe limit (PAM4)&#xd;&#xa;7: Revered$
$$txtrain_status_c0_lane[2:0]$  $26$  $24$  $R6318h$  $$  $RW$  $0h$  $Remote Main Tx Coefficient Status internal&#xd;&#xa;0: Not updated&#xd;&#xa;1: Updated&#xd;&#xa;2: Minimum (PAM2), Coe limit (PAM4)&#xd;&#xa;3: Maximum (PAM2), Coe not support(PAM4)&#xd;&#xa;4: EQ limit (PAM4)&#xd;&#xa;5: Revered&#xd;&#xa;6: EQ and Coe limit (PAM4)&#xd;&#xa;7: Revered$
$$RESERVED$  $23$  $22$  $R6318h$  $$  $RW$  $0h$  $$
$$txtrain_status_cn1_lane[2:0]$  $21$  $19$  $R6318h$  $$  $RW$  $0h$  $Remote Pre Tx Coefficient Status internal&#xd;&#xa;0: Not updated&#xd;&#xa;1: Updated&#xd;&#xa;2: Minimum (PAM2), Coe limit (PAM4)&#xd;&#xa;3: Maximum (PAM2), Coe not support(PAM4)&#xd;&#xa;4: EQ limit (PAM4)&#xd;&#xa;5: Revered&#xd;&#xa;6: EQ and Coe limit (PAM4)&#xd;&#xa;7: Revered$
$$txtrain_status_cn2_lane[2:0]$  $18$  $16$  $R6318h$  $$  $RW$  $0h$  $Remote Pre2 Tx Coefficient Status internal&#xd;&#xa;0: Not updated&#xd;&#xa;1: Updated&#xd;&#xa;2: Minimum (PAM2), Coe limit (PAM4)&#xd;&#xa;3: Maximum (PAM2), Coe not support(PAM4)&#xd;&#xa;4: EQ limit (PAM4)&#xd;&#xa;5: Revered&#xd;&#xa;6: EQ and Coe limit (PAM4)&#xd;&#xa;7: Revered$
$$RESERVED$  $15$  $15$  $R6318h$  $$  $RW$  $0h$  $$
$$txtrain_fail_lane$  $14$  $14$  $R6318h$  $$  $RW$  $0h$  $Tx Training Fail internal&#xd;&#xa;0: Eye open&#xd;&#xa;1: Eye not open$
$$txtrain_ctrl_preset_lane[3:0]$  $13$  $10$  $R6318h$  $$  $RW$  $0h$  $Remote Tx Coefficient Preset Index internal&#xd;&#xa;0: Independent coe control&#xd;&#xa;1: No coefficient&#xd;&#xa;2: Pre COE -15%, Post COE -10%, Main COE 75%&#xd;&#xa;3: Pre COE -25%, Post COE -25%, Main COE 60%&#xd;&#xa;Others: invalid$
$$txtrain_ctrl_c1_lane[1:0]$  $9$  $8$  $R6318h$  $$  $RW$  $0h$  $Remote Post Tx Coefficient Control internal&#xd;&#xa;0: Hold&#xd;&#xa;1: Increment&#xd;&#xa;2: Decrement&#xd;&#xa;3: No EQ (only for PAM4 training)$
$$txtrain_ctrl_c0_lane[1:0]$  $7$  $6$  $R6318h$  $$  $RW$  $0h$  $Remote Main Tx Coefficient Control internal&#xd;&#xa;0: Hold&#xd;&#xa;1: Increment&#xd;&#xa;2: Decrement&#xd;&#xa;3: No EQ (only for PAM4 training)$
$$txtrain_ctrl_cn1_lane[1:0]$  $5$  $4$  $R6318h$  $$  $RW$  $0h$  $Remote Pre Tx Coefficient Control internal&#xd;&#xa;0: Hold&#xd;&#xa;1: Increment&#xd;&#xa;2: Decrement&#xd;&#xa;3: No EQ (only for PAM4 training)$
$$txtrain_ctrl_cn2_lane[1:0]$  $3$  $2$  $R6318h$  $$  $RW$  $0h$  $Remote Pre2 Tx Coefficient Control internal&#xd;&#xa;0: Hold&#xd;&#xa;1: Increment&#xd;&#xa;2: Decrement&#xd;&#xa;3: No EQ (only for PAM4 training)$
$$txtrain_ctrl_pat_lane[1:0]$  $1$  $0$  $R6318h$  $$  $RW$  $0h$  $Remote Tx Training Data Encoder Control internal&#xd;&#xa;(only for PAM4 training)&#xd;&#xa;0: PAM2 encoder&#xd;&#xa;1: Revered&#xd;&#xa;2: Gray coding&#xd;&#xa;3: Pre coding (include Gray coding)$
$$cds_tdtl_init_lane[15:0]$  $31$  $16$  $R6320h$  $$  $RW$  $0h$  $Tdtl_init internal$
$$cds_tdtl_coarse_lane[15:0]$  $15$  $0$  $R6320h$  $$  $RW$  $0h$  $Tdtl_coarse internal$
$$cds_tdfe_init1_lane[15:0]$  $31$  $16$  $R6324h$  $$  $RW$  $0h$  $Tdfe_init1 internal$
$$cds_tdfe_init2_lane[15:0]$  $15$  $0$  $R6324h$  $$  $RW$  $0h$  $Tdfe_init2 internal$
$$cds_tee_coarse_lane[15:0]$  $31$  $16$  $R6328h$  $$  $RW$  $0h$  $Tee_coarse internal$
$$cds_tee_fine_lane[15:0]$  $15$  $0$  $R6328h$  $$  $RW$  $0h$  $Tee_fine internal$
$$cds_tf0_coarse_pm_lane[15:0]$  $31$  $16$  $R632Ch$  $$  $RW$  $0h$  $Tf0_coarse_pm internal$
$$cds_tf0_coarse_lane[15:0]$  $15$  $0$  $R632Ch$  $$  $RW$  $0h$  $Tf0_coarse internal$
$$cds_tdfe_coarse_pm_lane[15:0]$  $31$  $16$  $R6330h$  $$  $RW$  $0h$  $Tdfe_coarse_pm internal$
$$cds_tdfe_coarse_lane[15:0]$  $15$  $0$  $R6330h$  $$  $RW$  $0h$  $Tdfe_coarse internal$
$$cds_tdfe_fine_lane[15:0]$  $31$  $16$  $R6334h$  $$  $RW$  $0h$  $Tdfe_fine internal$
$$cds_tdfe_accu_lane[15:0]$  $15$  $0$  $R6334h$  $$  $RW$  $0h$  $Tdfe_accu internal$
$$cds_tf0b_fine_lane[15:0]$  $31$  $16$  $R6338h$  $$  $RW$  $0h$  $Tf0b_fine internal$
$$cds_tf0b_accu_lane[15:0]$  $15$  $0$  $R6338h$  $$  $RW$  $0h$  $Tf0b_accu internal$
$$cds_tf0k_coarse_lane[15:0]$  $31$  $16$  $R633Ch$  $$  $RW$  $0h$  $Tf0k_coarse internal$
$$cds_tf0k_fine_lane[15:0]$  $15$  $0$  $R633Ch$  $$  $RW$  $0h$  $Tf0k_fine internal$
$$cds_tf0d_coarse_lane[15:0]$  $31$  $16$  $R6340h$  $$  $RW$  $0h$  $Tf0d_coarse internal$
$$cds_tf0d_fine_lane[15:0]$  $15$  $0$  $R6340h$  $$  $RW$  $0h$  $Tf0d_fine internal$
$$cds_tmaxeo_fine_lane[15:0]$  $31$  $16$  $R6344h$  $$  $RW$  $0h$  $Tmaxeo_fine internal$
$$cds_tmaxeo_accu_lane[15:0]$  $15$  $0$  $R6344h$  $$  $RW$  $0h$  $Tmaxeo_accu internal$
$$cds_teyechk_lane[15:0]$  $31$  $16$  $R6348h$  $$  $RW$  $0h$  $Teyechk internal$
$$RESERVED$  $15$  $0$  $R6348h$  $$  $RW$  $0h$  $$
$$cds_tdc_fine_lane[15:0]$  $31$  $16$  $R634Ch$  $$  $RW$  $0h$  $Tdc_fine internal$
$$cds_tdc_accu_lane[15:0]$  $15$  $0$  $R634Ch$  $$  $RW$  $0h$  $Tdc_accu internal$
$$cds_tf0x_fine_lane[15:0]$  $31$  $16$  $R6350h$  $$  $RW$  $0h$  $Tf0x_fine internal$
$$cds_tf0x_accu_lane[15:0]$  $15$  $0$  $R6350h$  $$  $RW$  $0h$  $Tf0x_accu internal$
$$RESERVED$  $31$  $26$  $R6500h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate0[9:8]$  $25$  $24$  $R6500h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate0[7:0]$  $23$  $16$  $R6500h$  $TBD$  $RW$  $20h$  $TBD$
$$RESERVED$  $15$  $12$  $R6500h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate0[3:0]$  $11$  $8$  $R6500h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6500h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate0[2:0]$  $2$  $0$  $R6500h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6504h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate0$  $24$  $24$  $R6504h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $R6504h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate0[3:0]$  $19$  $16$  $R6504h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $R6504h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate0[9:8]$  $9$  $8$  $R6504h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate0[7:0]$  $7$  $0$  $R6504h$  $TBD$  $RW$  $14h$  $TBD$
$$RESERVED$  $31$  $26$  $R6508h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate0[9:8]$  $25$  $24$  $R6508h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate0[7:0]$  $23$  $16$  $R6508h$  $TBD$  $RW$  $Ah$  $TBD$
$$RESERVED$  $15$  $10$  $R6508h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate0[9:8]$  $9$  $8$  $R6508h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate0[7:0]$  $7$  $0$  $R6508h$  $TBD$  $RW$  $28h$  $TBD$
$$init_txfoffs_pion_rate0[7:0]$  $31$  $24$  $R650Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $R650Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate0[1:0]$  $17$  $16$  $R650Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $R650Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate0[1:0]$  $9$  $8$  $R650Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $R650Ch$  $TBD$  $RW$  $0h$  $$
$$pll_icp_pion_rate0[4:0]$  $4$  $0$  $R650Ch$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $31$  $25$  $R6510h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate0$  $24$  $24$  $R6510h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $R6510h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate0[11:8]$  $19$  $16$  $R6510h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pion_rate0[7:0]$  $15$  $8$  $R6510h$  $TBD$  $RW$  $DAh$  $TBD$
$$RESERVED$  $7$  $5$  $R6510h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate0[12:8]$  $4$  $0$  $R6510h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $29$  $R6514h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate0[12:8]$  $28$  $24$  $R6514h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_pion_rate0[7:0]$  $23$  $16$  $R6514h$  $TBD$  $RW$  $AFh$  $TBD$
$$RESERVED$  $15$  $12$  $R6514h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate0[3:0]$  $11$  $8$  $R6514h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $1$  $R6514h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate0$  $0$  $0$  $R6514h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R6520h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate1[9:8]$  $25$  $24$  $R6520h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate1[7:0]$  $23$  $16$  $R6520h$  $TBD$  $RW$  $21h$  $TBD$
$$RESERVED$  $15$  $12$  $R6520h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate1[3:0]$  $11$  $8$  $R6520h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6520h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate1[2:0]$  $2$  $0$  $R6520h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6524h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate1$  $24$  $24$  $R6524h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $R6524h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate1[3:0]$  $19$  $16$  $R6524h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $R6524h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate1[9:8]$  $9$  $8$  $R6524h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate1[7:0]$  $7$  $0$  $R6524h$  $TBD$  $RW$  $15h$  $TBD$
$$RESERVED$  $31$  $26$  $R6528h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate1[9:8]$  $25$  $24$  $R6528h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate1[7:0]$  $23$  $16$  $R6528h$  $TBD$  $RW$  $Ah$  $TBD$
$$RESERVED$  $15$  $10$  $R6528h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate1[9:8]$  $9$  $8$  $R6528h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate1[7:0]$  $7$  $0$  $R6528h$  $TBD$  $RW$  $29h$  $TBD$
$$init_txfoffs_pion_rate1[7:0]$  $31$  $24$  $R652Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $R652Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate1[1:0]$  $17$  $16$  $R652Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $R652Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate1[1:0]$  $9$  $8$  $R652Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $R652Ch$  $TBD$  $RW$  $0h$  $$
$$pll_icp_pion_rate1[4:0]$  $4$  $0$  $R652Ch$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $31$  $25$  $R6530h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate1$  $24$  $24$  $R6530h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $R6530h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate1[11:8]$  $19$  $16$  $R6530h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pion_rate1[7:0]$  $15$  $8$  $R6530h$  $TBD$  $RW$  $B6h$  $TBD$
$$RESERVED$  $7$  $5$  $R6530h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate1[12:8]$  $4$  $0$  $R6530h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $29$  $R6534h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate1[12:8]$  $28$  $24$  $R6534h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_pion_rate1[7:0]$  $23$  $16$  $R6534h$  $TBD$  $RW$  $FBh$  $TBD$
$$RESERVED$  $15$  $12$  $R6534h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate1[3:0]$  $11$  $8$  $R6534h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $1$  $R6534h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate1$  $0$  $0$  $R6534h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R6540h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate2[9:8]$  $25$  $24$  $R6540h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate2[7:0]$  $23$  $16$  $R6540h$  $TBD$  $RW$  $27h$  $TBD$
$$RESERVED$  $15$  $12$  $R6540h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate2[3:0]$  $11$  $8$  $R6540h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $3$  $R6540h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate2[2:0]$  $2$  $0$  $R6540h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $R6544h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate2$  $24$  $24$  $R6544h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $R6544h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate2[3:0]$  $19$  $16$  $R6544h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $R6544h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate2[9:8]$  $9$  $8$  $R6544h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate2[7:0]$  $7$  $0$  $R6544h$  $TBD$  $RW$  $18h$  $TBD$
$$RESERVED$  $31$  $26$  $R6548h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate2[9:8]$  $25$  $24$  $R6548h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate2[7:0]$  $23$  $16$  $R6548h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $10$  $R6548h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate2[9:8]$  $9$  $8$  $R6548h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate2[7:0]$  $7$  $0$  $R6548h$  $TBD$  $RW$  $31h$  $TBD$
$$init_txfoffs_pion_rate2[7:0]$  $31$  $24$  $R654Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $R654Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate2[1:0]$  $17$  $16$  $R654Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $R654Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate2[1:0]$  $9$  $8$  $R654Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $R654Ch$  $TBD$  $RW$  $0h$  $$
$$pll_icp_pion_rate2[4:0]$  $4$  $0$  $R654Ch$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $31$  $25$  $R6550h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate2$  $24$  $24$  $R6550h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $R6550h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate2[11:8]$  $19$  $16$  $R6550h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pion_rate2[7:0]$  $15$  $8$  $R6550h$  $TBD$  $RW$  $F9h$  $TBD$
$$RESERVED$  $7$  $5$  $R6550h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate2[12:8]$  $4$  $0$  $R6550h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $29$  $R6554h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate2[12:8]$  $28$  $24$  $R6554h$  $TBD$  $RW$  $Bh$  $TBD$
$$ssc_m_pion_rate2[7:0]$  $23$  $16$  $R6554h$  $TBD$  $RW$  $CDh$  $TBD$
$$RESERVED$  $15$  $12$  $R6554h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate2[3:0]$  $11$  $8$  $R6554h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $1$  $R6554h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate2$  $0$  $0$  $R6554h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R6560h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate3[9:8]$  $25$  $24$  $R6560h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate3[7:0]$  $23$  $16$  $R6560h$  $TBD$  $RW$  $14h$  $TBD$
$$RESERVED$  $15$  $12$  $R6560h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate3[3:0]$  $11$  $8$  $R6560h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $3$  $R6560h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate3[2:0]$  $2$  $0$  $R6560h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $R6564h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate3$  $24$  $24$  $R6564h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $R6564h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate3[3:0]$  $19$  $16$  $R6564h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $R6564h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate3[9:8]$  $9$  $8$  $R6564h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate3[7:0]$  $7$  $0$  $R6564h$  $TBD$  $RW$  $19h$  $TBD$
$$RESERVED$  $31$  $26$  $R6568h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate3[9:8]$  $25$  $24$  $R6568h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate3[7:0]$  $23$  $16$  $R6568h$  $TBD$  $RW$  $Dh$  $TBD$
$$RESERVED$  $15$  $10$  $R6568h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate3[9:8]$  $9$  $8$  $R6568h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate3[7:0]$  $7$  $0$  $R6568h$  $TBD$  $RW$  $32h$  $TBD$
$$init_txfoffs_pion_rate3[7:0]$  $31$  $24$  $R656Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $R656Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate3[1:0]$  $17$  $16$  $R656Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $R656Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate3[1:0]$  $9$  $8$  $R656Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $R656Ch$  $TBD$  $RW$  $0h$  $$
$$pll_icp_pion_rate3[4:0]$  $4$  $0$  $R656Ch$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $31$  $25$  $R6570h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate3$  $24$  $24$  $R6570h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $R6570h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate3[11:8]$  $19$  $16$  $R6570h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pion_rate3[7:0]$  $15$  $8$  $R6570h$  $TBD$  $RW$  $DAh$  $TBD$
$$RESERVED$  $7$  $5$  $R6570h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate3[12:8]$  $4$  $0$  $R6570h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $29$  $R6574h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate3[12:8]$  $28$  $24$  $R6574h$  $TBD$  $RW$  $Ch$  $TBD$
$$ssc_m_pion_rate3[7:0]$  $23$  $16$  $R6574h$  $TBD$  $RW$  $1Bh$  $TBD$
$$RESERVED$  $15$  $12$  $R6574h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate3[3:0]$  $11$  $8$  $R6574h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $1$  $R6574h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate3$  $0$  $0$  $R6574h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R6580h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate4[9:8]$  $25$  $24$  $R6580h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate4[7:0]$  $23$  $16$  $R6580h$  $TBD$  $RW$  $3Eh$  $TBD$
$$RESERVED$  $15$  $12$  $R6580h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate4[3:0]$  $11$  $8$  $R6580h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6580h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate4[2:0]$  $2$  $0$  $R6580h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $R6584h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate4$  $24$  $24$  $R6584h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $R6584h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate4[3:0]$  $19$  $16$  $R6584h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $15$  $10$  $R6584h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate4[9:8]$  $9$  $8$  $R6584h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate4[7:0]$  $7$  $0$  $R6584h$  $TBD$  $RW$  $1Ah$  $TBD$
$$RESERVED$  $31$  $26$  $R6588h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate4[9:8]$  $25$  $24$  $R6588h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate4[7:0]$  $23$  $16$  $R6588h$  $TBD$  $RW$  $Dh$  $TBD$
$$RESERVED$  $15$  $10$  $R6588h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate4[9:8]$  $9$  $8$  $R6588h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate4[7:0]$  $7$  $0$  $R6588h$  $TBD$  $RW$  $34h$  $TBD$
$$init_txfoffs_pion_rate4[7:0]$  $31$  $24$  $R658Ch$  $TBD$  $RW$  $20h$  $TBD$
$$RESERVED$  $23$  $18$  $R658Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate4[1:0]$  $17$  $16$  $R658Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R658Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate4[1:0]$  $9$  $8$  $R658Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $5$  $R658Ch$  $TBD$  $RW$  $0h$  $$
$$pll_icp_pion_rate4[4:0]$  $4$  $0$  $R658Ch$  $TBD$  $RW$  $1Fh$  $TBD$
$$RESERVED$  $31$  $25$  $R6590h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate4$  $24$  $24$  $R6590h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $R6590h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate4[11:8]$  $19$  $16$  $R6590h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pion_rate4[7:0]$  $15$  $8$  $R6590h$  $TBD$  $RW$  $C9h$  $TBD$
$$RESERVED$  $7$  $5$  $R6590h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate4[12:8]$  $4$  $0$  $R6590h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $29$  $R6594h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate4[12:8]$  $28$  $24$  $R6594h$  $TBD$  $RW$  $Ch$  $TBD$
$$ssc_m_pion_rate4[7:0]$  $23$  $16$  $R6594h$  $TBD$  $RW$  $7Bh$  $TBD$
$$RESERVED$  $15$  $12$  $R6594h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate4[3:0]$  $11$  $8$  $R6594h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $1$  $R6594h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate4$  $0$  $0$  $R6594h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R65A0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate5[9:8]$  $25$  $24$  $R65A0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate5[7:0]$  $23$  $16$  $R65A0h$  $TBD$  $RW$  $55h$  $TBD$
$$RESERVED$  $15$  $12$  $R65A0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate5[3:0]$  $11$  $8$  $R65A0h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $7$  $3$  $R65A0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate5[2:0]$  $2$  $0$  $R65A0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $25$  $R65A4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate5$  $24$  $24$  $R65A4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $R65A4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate5[3:0]$  $19$  $16$  $R65A4h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $10$  $R65A4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate5[9:8]$  $9$  $8$  $R65A4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate5[7:0]$  $7$  $0$  $R65A4h$  $TBD$  $RW$  $1Bh$  $TBD$
$$RESERVED$  $31$  $26$  $R65A8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate5[9:8]$  $25$  $24$  $R65A8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate5[7:0]$  $23$  $16$  $R65A8h$  $TBD$  $RW$  $Dh$  $TBD$
$$RESERVED$  $15$  $10$  $R65A8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate5[9:8]$  $9$  $8$  $R65A8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate5[7:0]$  $7$  $0$  $R65A8h$  $TBD$  $RW$  $35h$  $TBD$
$$init_txfoffs_pion_rate5[7:0]$  $31$  $24$  $R65ACh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $R65ACh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate5[1:0]$  $17$  $16$  $R65ACh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R65ACh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate5[1:0]$  $9$  $8$  $R65ACh$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $5$  $R65ACh$  $TBD$  $RW$  $0h$  $$
$$pll_icp_pion_rate5[4:0]$  $4$  $0$  $R65ACh$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $25$  $R65B0h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate5$  $24$  $24$  $R65B0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $R65B0h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate5[11:8]$  $19$  $16$  $R65B0h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pion_rate5[7:0]$  $15$  $8$  $R65B0h$  $TBD$  $RW$  $B9h$  $TBD$
$$RESERVED$  $7$  $5$  $R65B0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate5[12:8]$  $4$  $0$  $R65B0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $29$  $R65B4h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate5[12:8]$  $28$  $24$  $R65B4h$  $TBD$  $RW$  $Ch$  $TBD$
$$ssc_m_pion_rate5[7:0]$  $23$  $16$  $R65B4h$  $TBD$  $RW$  $DBh$  $TBD$
$$RESERVED$  $15$  $12$  $R65B4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate5[3:0]$  $11$  $8$  $R65B4h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $1$  $R65B4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate5$  $0$  $0$  $R65B4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R65C0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate6[9:8]$  $25$  $24$  $R65C0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate6[7:0]$  $23$  $16$  $R65C0h$  $TBD$  $RW$  $2Ch$  $TBD$
$$RESERVED$  $15$  $12$  $R65C0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate6[3:0]$  $11$  $8$  $R65C0h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $7$  $3$  $R65C0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate6[2:0]$  $2$  $0$  $R65C0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $25$  $R65C4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate6$  $24$  $24$  $R65C4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $R65C4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate6[3:0]$  $19$  $16$  $R65C4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $R65C4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate6[9:8]$  $9$  $8$  $R65C4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate6[7:0]$  $7$  $0$  $R65C4h$  $TBD$  $RW$  $1Ch$  $TBD$
$$RESERVED$  $31$  $26$  $R65C8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate6[9:8]$  $25$  $24$  $R65C8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate6[7:0]$  $23$  $16$  $R65C8h$  $TBD$  $RW$  $Eh$  $TBD$
$$RESERVED$  $15$  $10$  $R65C8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate6[9:8]$  $9$  $8$  $R65C8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate6[7:0]$  $7$  $0$  $R65C8h$  $TBD$  $RW$  $37h$  $TBD$
$$init_txfoffs_pion_rate6[7:0]$  $31$  $24$  $R65CCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $R65CCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate6[1:0]$  $17$  $16$  $R65CCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $R65CCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate6[1:0]$  $9$  $8$  $R65CCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $R65CCh$  $TBD$  $RW$  $0h$  $$
$$pll_icp_pion_rate6[4:0]$  $4$  $0$  $R65CCh$  $TBD$  $RW$  $9h$  $TBD$
$$RESERVED$  $31$  $25$  $R65D0h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate6$  $24$  $24$  $R65D0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $R65D0h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate6[11:8]$  $19$  $16$  $R65D0h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pion_rate6[7:0]$  $15$  $8$  $R65D0h$  $TBD$  $RW$  $B6h$  $TBD$
$$RESERVED$  $7$  $5$  $R65D0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate6[12:8]$  $4$  $0$  $R65D0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $29$  $R65D4h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate6[12:8]$  $28$  $24$  $R65D4h$  $TBD$  $RW$  $Dh$  $TBD$
$$ssc_m_pion_rate6[7:0]$  $23$  $16$  $R65D4h$  $TBD$  $RW$  $51h$  $TBD$
$$RESERVED$  $15$  $12$  $R65D4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate6[3:0]$  $11$  $8$  $R65D4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $1$  $R65D4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate6$  $0$  $0$  $R65D4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R65E0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate7[9:8]$  $25$  $24$  $R65E0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate7[7:0]$  $23$  $16$  $R65E0h$  $TBD$  $RW$  $2Dh$  $TBD$
$$RESERVED$  $15$  $12$  $R65E0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate7[3:0]$  $11$  $8$  $R65E0h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R65E0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate7[2:0]$  $2$  $0$  $R65E0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $25$  $R65E4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate7$  $24$  $24$  $R65E4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $R65E4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate7[3:0]$  $19$  $16$  $R65E4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $R65E4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate7[9:8]$  $9$  $8$  $R65E4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate7[7:0]$  $7$  $0$  $R65E4h$  $TBD$  $RW$  $1Ch$  $TBD$
$$RESERVED$  $31$  $26$  $R65E8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate7[9:8]$  $25$  $24$  $R65E8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate7[7:0]$  $23$  $16$  $R65E8h$  $TBD$  $RW$  $Eh$  $TBD$
$$RESERVED$  $15$  $10$  $R65E8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate7[9:8]$  $9$  $8$  $R65E8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate7[7:0]$  $7$  $0$  $R65E8h$  $TBD$  $RW$  $38h$  $TBD$
$$init_txfoffs_pion_rate7[7:0]$  $31$  $24$  $R65ECh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $R65ECh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate7[1:0]$  $17$  $16$  $R65ECh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $R65ECh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate7[1:0]$  $9$  $8$  $R65ECh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $R65ECh$  $TBD$  $RW$  $0h$  $$
$$pll_icp_pion_rate7[4:0]$  $4$  $0$  $R65ECh$  $TBD$  $RW$  $9h$  $TBD$
$$RESERVED$  $31$  $25$  $R65F0h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate7$  $24$  $24$  $R65F0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $R65F0h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate7[11:8]$  $19$  $16$  $R65F0h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pion_rate7[7:0]$  $15$  $8$  $R65F0h$  $TBD$  $RW$  $E3h$  $TBD$
$$RESERVED$  $7$  $5$  $R65F0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate7[12:8]$  $4$  $0$  $R65F0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $29$  $R65F4h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate7[12:8]$  $28$  $24$  $R65F4h$  $TBD$  $RW$  $Dh$  $TBD$
$$ssc_m_pion_rate7[7:0]$  $23$  $16$  $R65F4h$  $TBD$  $RW$  $9Dh$  $TBD$
$$RESERVED$  $15$  $12$  $R65F4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate7[3:0]$  $11$  $8$  $R65F4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $1$  $R65F4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate7$  $0$  $0$  $R65F4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R6600h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate8[9:8]$  $25$  $24$  $R6600h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate8[7:0]$  $23$  $16$  $R6600h$  $TBD$  $RW$  $2Dh$  $TBD$
$$RESERVED$  $15$  $12$  $R6600h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate8[3:0]$  $11$  $8$  $R6600h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $7$  $3$  $R6600h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate8[2:0]$  $2$  $0$  $R6600h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $25$  $R6604h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate8$  $24$  $24$  $R6604h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $R6604h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate8[3:0]$  $19$  $16$  $R6604h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $R6604h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate8[9:8]$  $9$  $8$  $R6604h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate8[7:0]$  $7$  $0$  $R6604h$  $TBD$  $RW$  $1Ch$  $TBD$
$$RESERVED$  $31$  $26$  $R6608h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate8[9:8]$  $25$  $24$  $R6608h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate8[7:0]$  $23$  $16$  $R6608h$  $TBD$  $RW$  $Eh$  $TBD$
$$RESERVED$  $15$  $10$  $R6608h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate8[9:8]$  $9$  $8$  $R6608h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate8[7:0]$  $7$  $0$  $R6608h$  $TBD$  $RW$  $38h$  $TBD$
$$init_txfoffs_pion_rate8[7:0]$  $31$  $24$  $R660Ch$  $TBD$  $RW$  $20h$  $TBD$
$$RESERVED$  $23$  $18$  $R660Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate8[1:0]$  $17$  $16$  $R660Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $R660Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate8[1:0]$  $9$  $8$  $R660Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $R660Ch$  $TBD$  $RW$  $0h$  $$
$$pll_icp_pion_rate8[4:0]$  $4$  $0$  $R660Ch$  $TBD$  $RW$  $9h$  $TBD$
$$RESERVED$  $31$  $25$  $R6610h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate8$  $24$  $24$  $R6610h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $R6610h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate8[11:8]$  $19$  $16$  $R6610h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pion_rate8[7:0]$  $15$  $8$  $R6610h$  $TBD$  $RW$  $DAh$  $TBD$
$$RESERVED$  $7$  $5$  $R6610h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate8[12:8]$  $4$  $0$  $R6610h$  $TBD$  $RW$  $9h$  $TBD$
$$RESERVED$  $31$  $29$  $R6614h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate8[12:8]$  $28$  $24$  $R6614h$  $TBD$  $RW$  $Dh$  $TBD$
$$ssc_m_pion_rate8[7:0]$  $23$  $16$  $R6614h$  $TBD$  $RW$  $8Fh$  $TBD$
$$RESERVED$  $15$  $12$  $R6614h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate8[3:0]$  $11$  $8$  $R6614h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $1$  $R6614h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate8$  $0$  $0$  $R6614h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $27$  $R6624h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g0_lane[2:0]$  $26$  $24$  $R6624h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6624h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g0_lane[2:0]$  $18$  $16$  $R6624h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $9$  $R6624h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g0_lane$  $8$  $8$  $R6624h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6624h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g0_lane[3:0]$  $3$  $0$  $R6624h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R6628h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g0_lane[1:0]$  $25$  $24$  $R6628h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6628h$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g0_lane$  $16$  $16$  $R6628h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6628h$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g0_lane$  $8$  $8$  $R6628h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6628h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g0_lane[2:0]$  $2$  $0$  $R6628h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $27$  $R662Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g0_lane[2:0]$  $26$  $24$  $R662Ch$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $19$  $R662Ch$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g0_lane[2:0]$  $18$  $16$  $R662Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $9$  $R662Ch$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g0_lane$  $8$  $8$  $R662Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R662Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g0_lane[3:0]$  $3$  $0$  $R662Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $27$  $R6630h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g0_lane[2:0]$  $26$  $24$  $R6630h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6630h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g0_lane[2:0]$  $18$  $16$  $R6630h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $10$  $R6630h$  $TBD$  $RW$  $0h$  $$
$$intpr_g0_lane[1:0]$  $9$  $8$  $R6630h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6630h$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g0_lane[3:0]$  $3$  $0$  $R6630h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $27$  $R6634h$  $TBD$  $RW$  $0h$  $$
$$selmufi_g0_lane[2:0]$  $26$  $24$  $R6634h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6634h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g0_lane$  $16$  $16$  $R6634h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6634h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g0_lane[2:0]$  $10$  $8$  $R6634h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6634h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g0_lane[2:0]$  $2$  $0$  $R6634h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R6638h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g0_lane[1:0]$  $25$  $24$  $R6638h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6638h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g0_lane[3:0]$  $19$  $16$  $R6638h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R6638h$  $TBD$  $RW$  $0h$  $$
$$selmupi_g0_lane[3:0]$  $11$  $8$  $R6638h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6638h$  $TBD$  $RW$  $0h$  $$
$$selmuff_g0_lane[2:0]$  $2$  $0$  $R6638h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R663Ch$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g0_lane[12:8]$  $28$  $24$  $R663Ch$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g0_lane[7:0]$  $23$  $16$  $R663Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R663Ch$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g0_lane[13:8]$  $13$  $8$  $R663Ch$  $TBD$  $RW$  $15h$  $TBD$
$$rx_foffset_extra_m_g0_lane[7:0]$  $7$  $0$  $R663Ch$  $TBD$  $RW$  $Ah$  $TBD$
$$RESERVED$  $31$  $27$  $R6640h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g0_lane[2:0]$  $26$  $24$  $R6640h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6640h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g0_lane[2:0]$  $18$  $16$  $R6640h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $11$  $R6640h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g0_lane[2:0]$  $10$  $8$  $R6640h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6640h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g0_lane[2:0]$  $2$  $0$  $R6640h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $27$  $R6644h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g0_lane[2:0]$  $26$  $24$  $R6644h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6644h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g0_lane[2:0]$  $18$  $16$  $R6644h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6644h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g0_lane$  $8$  $8$  $R6644h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6644h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g0_lane$  $0$  $0$  $R6644h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R6648h$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g0_lane$  $24$  $24$  $R6648h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6648h$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g0_lane$  $16$  $16$  $R6648h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6648h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g0_lane[2:0]$  $10$  $8$  $R6648h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6648h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g0_lane[2:0]$  $2$  $0$  $R6648h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R664Ch$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g0_lane$  $24$  $24$  $R664Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rxclk_25m_div_g0_lane[7:0]$  $23$  $16$  $R664Ch$  $TBD$  $RW$  $64h$  $TBD$
$$RESERVED$  $15$  $9$  $R664Ch$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g0_lane$  $8$  $8$  $R664Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R664Ch$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g0_lane[1:0]$  $1$  $0$  $R664Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $28$  $R6650h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g0_lane[3:0]$  $27$  $24$  $R6650h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6650h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g0_lane$  $16$  $16$  $R6650h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6650h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g0_lane$  $8$  $8$  $R6650h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R6650h$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g0_lane[1:0]$  $1$  $0$  $R6650h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R6654h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g0_lane[3:0]$  $27$  $24$  $R6654h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $R6654h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g0_lane[3:0]$  $19$  $16$  $R6654h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $12$  $R6654h$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g0_lane[3:0]$  $11$  $8$  $R6654h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6654h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g0_lane[3:0]$  $3$  $0$  $R6654h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $R6658h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g0_lane[3:0]$  $27$  $24$  $R6658h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $R6658h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g0_lane[3:0]$  $19$  $16$  $R6658h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $12$  $R6658h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g0_lane[3:0]$  $11$  $8$  $R6658h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R6658h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g0_lane[3:0]$  $3$  $0$  $R6658h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R665Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g0_lane[1:0]$  $25$  $24$  $R665Ch$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $R665Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g0_lane$  $16$  $16$  $R665Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R665Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g0_lane[1:0]$  $9$  $8$  $R665Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R665Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g0_lane[3:0]$  $3$  $0$  $R665Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6660h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g0_lane$  $24$  $24$  $R6660h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6660h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g0_lane$  $16$  $16$  $R6660h$  $TBD$  $RW$  $1h$  $TBD$
$$rxdll_temp_b_g0_lane[7:0]$  $15$  $8$  $R6660h$  $TBD$  $RW$  $ADh$  $TBD$
$$rxdll_temp_a_g0_lane[7:0]$  $7$  $0$  $R6660h$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R6664h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R6664h$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g0_lane$  $0$  $0$  $R6664h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6668h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g1_lane[2:0]$  $26$  $24$  $R6668h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6668h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g1_lane[2:0]$  $18$  $16$  $R6668h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $15$  $9$  $R6668h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g1_lane$  $8$  $8$  $R6668h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6668h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g1_lane[3:0]$  $3$  $0$  $R6668h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $26$  $R666Ch$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g1_lane[1:0]$  $25$  $24$  $R666Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R666Ch$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g1_lane$  $16$  $16$  $R666Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R666Ch$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g1_lane$  $8$  $8$  $R666Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R666Ch$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g1_lane[2:0]$  $2$  $0$  $R666Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $27$  $R6670h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g1_lane[2:0]$  $26$  $24$  $R6670h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $19$  $R6670h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g1_lane[2:0]$  $18$  $16$  $R6670h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $15$  $9$  $R6670h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g1_lane$  $8$  $8$  $R6670h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6670h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g1_lane[3:0]$  $3$  $0$  $R6670h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $27$  $R6674h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g1_lane[2:0]$  $26$  $24$  $R6674h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $23$  $19$  $R6674h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g1_lane[2:0]$  $18$  $16$  $R6674h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $10$  $R6674h$  $TBD$  $RW$  $0h$  $$
$$intpr_g1_lane[1:0]$  $9$  $8$  $R6674h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6674h$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g1_lane[3:0]$  $3$  $0$  $R6674h$  $TBD$  $RW$  $Bh$  $TBD$
$$RESERVED$  $31$  $27$  $R6678h$  $TBD$  $RW$  $0h$  $$
$$selmufi_g1_lane[2:0]$  $26$  $24$  $R6678h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6678h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g1_lane$  $16$  $16$  $R6678h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6678h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g1_lane[2:0]$  $10$  $8$  $R6678h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $3$  $R6678h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g1_lane[2:0]$  $2$  $0$  $R6678h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $R667Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g1_lane[1:0]$  $25$  $24$  $R667Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R667Ch$  $TBD$  $RW$  $0h$  $$
$$selmupf_g1_lane[3:0]$  $19$  $16$  $R667Ch$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R667Ch$  $TBD$  $RW$  $0h$  $$
$$selmupi_g1_lane[3:0]$  $11$  $8$  $R667Ch$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R667Ch$  $TBD$  $RW$  $0h$  $$
$$selmuff_g1_lane[2:0]$  $2$  $0$  $R667Ch$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R6680h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g1_lane[12:8]$  $28$  $24$  $R6680h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g1_lane[7:0]$  $23$  $16$  $R6680h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R6680h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g1_lane[13:8]$  $13$  $8$  $R6680h$  $TBD$  $RW$  $1Ah$  $TBD$
$$rx_foffset_extra_m_g1_lane[7:0]$  $7$  $0$  $R6680h$  $TBD$  $RW$  $4Dh$  $TBD$
$$RESERVED$  $31$  $27$  $R6684h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g1_lane[2:0]$  $26$  $24$  $R6684h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6684h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g1_lane[2:0]$  $18$  $16$  $R6684h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6684h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g1_lane[2:0]$  $10$  $8$  $R6684h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6684h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g1_lane[2:0]$  $2$  $0$  $R6684h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $27$  $R6688h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g1_lane[2:0]$  $26$  $24$  $R6688h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6688h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g1_lane[2:0]$  $18$  $16$  $R6688h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6688h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g1_lane$  $8$  $8$  $R6688h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6688h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g1_lane$  $0$  $0$  $R6688h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R668Ch$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g1_lane$  $24$  $24$  $R668Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R668Ch$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g1_lane$  $16$  $16$  $R668Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R668Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g1_lane[2:0]$  $10$  $8$  $R668Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R668Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g1_lane[2:0]$  $2$  $0$  $R668Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6690h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g1_lane$  $24$  $24$  $R6690h$  $TBD$  $RW$  $0h$  $TBD$
$$rxclk_25m_div_g1_lane[7:0]$  $23$  $16$  $R6690h$  $TBD$  $RW$  $3Eh$  $TBD$
$$RESERVED$  $15$  $9$  $R6690h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g1_lane$  $8$  $8$  $R6690h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R6690h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g1_lane[1:0]$  $1$  $0$  $R6690h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R6694h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g1_lane[3:0]$  $27$  $24$  $R6694h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6694h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g1_lane$  $16$  $16$  $R6694h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6694h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g1_lane$  $8$  $8$  $R6694h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R6694h$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g1_lane[1:0]$  $1$  $0$  $R6694h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R6698h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g1_lane[3:0]$  $27$  $24$  $R6698h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $R6698h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g1_lane[3:0]$  $19$  $16$  $R6698h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R6698h$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g1_lane[3:0]$  $11$  $8$  $R6698h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6698h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g1_lane[3:0]$  $3$  $0$  $R6698h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $R669Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g1_lane[3:0]$  $27$  $24$  $R669Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $R669Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g1_lane[3:0]$  $19$  $16$  $R669Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R669Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g1_lane[3:0]$  $11$  $8$  $R669Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R669Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g1_lane[3:0]$  $3$  $0$  $R669Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $R66A0h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g1_lane[1:0]$  $25$  $24$  $R66A0h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $R66A0h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g1_lane$  $16$  $16$  $R66A0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R66A0h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g1_lane[1:0]$  $9$  $8$  $R66A0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R66A0h$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g1_lane[3:0]$  $3$  $0$  $R66A0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R66A4h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g1_lane$  $24$  $24$  $R66A4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R66A4h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g1_lane$  $16$  $16$  $R66A4h$  $TBD$  $RW$  $1h$  $TBD$
$$rxdll_temp_b_g1_lane[7:0]$  $15$  $8$  $R66A4h$  $TBD$  $RW$  $A9h$  $TBD$
$$rxdll_temp_a_g1_lane[7:0]$  $7$  $0$  $R66A4h$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R66A8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R66A8h$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g1_lane$  $0$  $0$  $R66A8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R66ACh$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g2_lane[2:0]$  $26$  $24$  $R66ACh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R66ACh$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g2_lane[2:0]$  $18$  $16$  $R66ACh$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $9$  $R66ACh$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g2_lane$  $8$  $8$  $R66ACh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R66ACh$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g2_lane[3:0]$  $3$  $0$  $R66ACh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $R66B0h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g2_lane[1:0]$  $25$  $24$  $R66B0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R66B0h$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g2_lane$  $16$  $16$  $R66B0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R66B0h$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g2_lane$  $8$  $8$  $R66B0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R66B0h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g2_lane[2:0]$  $2$  $0$  $R66B0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $27$  $R66B4h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g2_lane[2:0]$  $26$  $24$  $R66B4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $19$  $R66B4h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g2_lane[2:0]$  $18$  $16$  $R66B4h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $9$  $R66B4h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g2_lane$  $8$  $8$  $R66B4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R66B4h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g2_lane[3:0]$  $3$  $0$  $R66B4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R66B8h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g2_lane[2:0]$  $26$  $24$  $R66B8h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R66B8h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g2_lane[2:0]$  $18$  $16$  $R66B8h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $10$  $R66B8h$  $TBD$  $RW$  $0h$  $$
$$intpr_g2_lane[1:0]$  $9$  $8$  $R66B8h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R66B8h$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g2_lane[3:0]$  $3$  $0$  $R66B8h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $27$  $R66BCh$  $TBD$  $RW$  $0h$  $$
$$selmufi_g2_lane[2:0]$  $26$  $24$  $R66BCh$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R66BCh$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g2_lane$  $16$  $16$  $R66BCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R66BCh$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g2_lane[2:0]$  $10$  $8$  $R66BCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R66BCh$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g2_lane[2:0]$  $2$  $0$  $R66BCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R66C0h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g2_lane[1:0]$  $25$  $24$  $R66C0h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R66C0h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g2_lane[3:0]$  $19$  $16$  $R66C0h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R66C0h$  $TBD$  $RW$  $0h$  $$
$$selmupi_g2_lane[3:0]$  $11$  $8$  $R66C0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R66C0h$  $TBD$  $RW$  $0h$  $$
$$selmuff_g2_lane[2:0]$  $2$  $0$  $R66C0h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R66C4h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g2_lane[12:8]$  $28$  $24$  $R66C4h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g2_lane[7:0]$  $23$  $16$  $R66C4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R66C4h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g2_lane[13:8]$  $13$  $8$  $R66C4h$  $TBD$  $RW$  $15h$  $TBD$
$$rx_foffset_extra_m_g2_lane[7:0]$  $7$  $0$  $R66C4h$  $TBD$  $RW$  $B3h$  $TBD$
$$RESERVED$  $31$  $27$  $R66C8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g2_lane[2:0]$  $26$  $24$  $R66C8h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R66C8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g2_lane[2:0]$  $18$  $16$  $R66C8h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R66C8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g2_lane[2:0]$  $10$  $8$  $R66C8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R66C8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g2_lane[2:0]$  $2$  $0$  $R66C8h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $27$  $R66CCh$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g2_lane[2:0]$  $26$  $24$  $R66CCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R66CCh$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g2_lane[2:0]$  $18$  $16$  $R66CCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R66CCh$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g2_lane$  $8$  $8$  $R66CCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R66CCh$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g2_lane$  $0$  $0$  $R66CCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R66D0h$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g2_lane$  $24$  $24$  $R66D0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R66D0h$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g2_lane$  $16$  $16$  $R66D0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R66D0h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g2_lane[2:0]$  $10$  $8$  $R66D0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R66D0h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g2_lane[2:0]$  $2$  $0$  $R66D0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R66D4h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g2_lane$  $24$  $24$  $R66D4h$  $TBD$  $RW$  $0h$  $TBD$
$$rxclk_25m_div_g2_lane[7:0]$  $23$  $16$  $R66D4h$  $TBD$  $RW$  $89h$  $TBD$
$$RESERVED$  $15$  $9$  $R66D4h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g2_lane$  $8$  $8$  $R66D4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R66D4h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g2_lane[1:0]$  $1$  $0$  $R66D4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $R66D8h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g2_lane[3:0]$  $27$  $24$  $R66D8h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $23$  $17$  $R66D8h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g2_lane$  $16$  $16$  $R66D8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R66D8h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g2_lane$  $8$  $8$  $R66D8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R66D8h$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g2_lane[1:0]$  $1$  $0$  $R66D8h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R66DCh$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g2_lane[3:0]$  $27$  $24$  $R66DCh$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $23$  $20$  $R66DCh$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g2_lane[3:0]$  $19$  $16$  $R66DCh$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $15$  $12$  $R66DCh$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g2_lane[3:0]$  $11$  $8$  $R66DCh$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R66DCh$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g2_lane[3:0]$  $3$  $0$  $R66DCh$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $31$  $28$  $R66E0h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g2_lane[3:0]$  $27$  $24$  $R66E0h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $20$  $R66E0h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g2_lane[3:0]$  $19$  $16$  $R66E0h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $12$  $R66E0h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g2_lane[3:0]$  $11$  $8$  $R66E0h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $7$  $4$  $R66E0h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g2_lane[3:0]$  $3$  $0$  $R66E0h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $31$  $26$  $R66E4h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g2_lane[1:0]$  $25$  $24$  $R66E4h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $R66E4h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g2_lane$  $16$  $16$  $R66E4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R66E4h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g2_lane[1:0]$  $9$  $8$  $R66E4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R66E4h$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g2_lane[3:0]$  $3$  $0$  $R66E4h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $31$  $25$  $R66E8h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g2_lane$  $24$  $24$  $R66E8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R66E8h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g2_lane$  $16$  $16$  $R66E8h$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g2_lane[7:0]$  $15$  $8$  $R66E8h$  $TBD$  $RW$  $ADh$  $TBD$
$$rxdll_temp_a_g2_lane[7:0]$  $7$  $0$  $R66E8h$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R66ECh$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R66ECh$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g2_lane$  $0$  $0$  $R66ECh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R66F0h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g3_lane[2:0]$  $26$  $24$  $R66F0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $19$  $R66F0h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g3_lane[2:0]$  $18$  $16$  $R66F0h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $9$  $R66F0h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g3_lane$  $8$  $8$  $R66F0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R66F0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g3_lane[3:0]$  $3$  $0$  $R66F0h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $26$  $R66F4h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g3_lane[1:0]$  $25$  $24$  $R66F4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R66F4h$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g3_lane$  $16$  $16$  $R66F4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R66F4h$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g3_lane$  $8$  $8$  $R66F4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R66F4h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g3_lane[2:0]$  $2$  $0$  $R66F4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R66F8h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g3_lane[2:0]$  $26$  $24$  $R66F8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $19$  $R66F8h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g3_lane[2:0]$  $18$  $16$  $R66F8h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $9$  $R66F8h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g3_lane$  $8$  $8$  $R66F8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R66F8h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g3_lane[3:0]$  $3$  $0$  $R66F8h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $27$  $R66FCh$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g3_lane[2:0]$  $26$  $24$  $R66FCh$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $23$  $19$  $R66FCh$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g3_lane[2:0]$  $18$  $16$  $R66FCh$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $10$  $R66FCh$  $TBD$  $RW$  $0h$  $$
$$intpr_g3_lane[1:0]$  $9$  $8$  $R66FCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R66FCh$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g3_lane[3:0]$  $3$  $0$  $R66FCh$  $TBD$  $RW$  $Bh$  $TBD$
$$RESERVED$  $31$  $27$  $R6700h$  $TBD$  $RW$  $0h$  $$
$$selmufi_g3_lane[2:0]$  $26$  $24$  $R6700h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6700h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g3_lane$  $16$  $16$  $R6700h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6700h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g3_lane[2:0]$  $10$  $8$  $R6700h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $3$  $R6700h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g3_lane[2:0]$  $2$  $0$  $R6700h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $R6704h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g3_lane[1:0]$  $25$  $24$  $R6704h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6704h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g3_lane[3:0]$  $19$  $16$  $R6704h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R6704h$  $TBD$  $RW$  $0h$  $$
$$selmupi_g3_lane[3:0]$  $11$  $8$  $R6704h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6704h$  $TBD$  $RW$  $0h$  $$
$$selmuff_g3_lane[2:0]$  $2$  $0$  $R6704h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R6708h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g3_lane[12:8]$  $28$  $24$  $R6708h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g3_lane[7:0]$  $23$  $16$  $R6708h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R6708h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g3_lane[13:8]$  $13$  $8$  $R6708h$  $TBD$  $RW$  $1Ah$  $TBD$
$$rx_foffset_extra_m_g3_lane[7:0]$  $7$  $0$  $R6708h$  $TBD$  $RW$  $4Dh$  $TBD$
$$RESERVED$  $31$  $27$  $R670Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g3_lane[2:0]$  $26$  $24$  $R670Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R670Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g3_lane[2:0]$  $18$  $16$  $R670Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R670Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g3_lane[2:0]$  $10$  $8$  $R670Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R670Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g3_lane[2:0]$  $2$  $0$  $R670Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $27$  $R6710h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g3_lane[2:0]$  $26$  $24$  $R6710h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6710h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g3_lane[2:0]$  $18$  $16$  $R6710h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6710h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g3_lane$  $8$  $8$  $R6710h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6710h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g3_lane$  $0$  $0$  $R6710h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R6714h$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g3_lane$  $24$  $24$  $R6714h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6714h$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g3_lane$  $16$  $16$  $R6714h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6714h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g3_lane[2:0]$  $10$  $8$  $R6714h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6714h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g3_lane[2:0]$  $2$  $0$  $R6714h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6718h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g3_lane$  $24$  $24$  $R6718h$  $TBD$  $RW$  $0h$  $TBD$
$$rxclk_25m_div_g3_lane[7:0]$  $23$  $16$  $R6718h$  $TBD$  $RW$  $3Eh$  $TBD$
$$RESERVED$  $15$  $9$  $R6718h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g3_lane$  $8$  $8$  $R6718h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R6718h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g3_lane[1:0]$  $1$  $0$  $R6718h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R671Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g3_lane[3:0]$  $27$  $24$  $R671Ch$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $23$  $17$  $R671Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g3_lane$  $16$  $16$  $R671Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R671Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g3_lane$  $8$  $8$  $R671Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R671Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g3_lane[1:0]$  $1$  $0$  $R671Ch$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R6720h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g3_lane[3:0]$  $27$  $24$  $R6720h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $23$  $20$  $R6720h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g3_lane[3:0]$  $19$  $16$  $R6720h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $15$  $12$  $R6720h$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g3_lane[3:0]$  $11$  $8$  $R6720h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6720h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g3_lane[3:0]$  $3$  $0$  $R6720h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $31$  $28$  $R6724h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g3_lane[3:0]$  $27$  $24$  $R6724h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $20$  $R6724h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g3_lane[3:0]$  $19$  $16$  $R6724h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $12$  $R6724h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g3_lane[3:0]$  $11$  $8$  $R6724h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $7$  $4$  $R6724h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g3_lane[3:0]$  $3$  $0$  $R6724h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $31$  $26$  $R6728h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g3_lane[1:0]$  $25$  $24$  $R6728h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $R6728h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g3_lane$  $16$  $16$  $R6728h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R6728h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g3_lane[1:0]$  $9$  $8$  $R6728h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6728h$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g3_lane[3:0]$  $3$  $0$  $R6728h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $31$  $25$  $R672Ch$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g3_lane$  $24$  $24$  $R672Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R672Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g3_lane$  $16$  $16$  $R672Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g3_lane[7:0]$  $15$  $8$  $R672Ch$  $TBD$  $RW$  $A9h$  $TBD$
$$rxdll_temp_a_g3_lane[7:0]$  $7$  $0$  $R672Ch$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R6730h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R6730h$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g3_lane$  $0$  $0$  $R6730h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6734h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g4_lane[2:0]$  $26$  $24$  $R6734h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $19$  $R6734h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g4_lane[2:0]$  $18$  $16$  $R6734h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6734h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g4_lane$  $8$  $8$  $R6734h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6734h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g4_lane[3:0]$  $3$  $0$  $R6734h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $R6738h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g4_lane[1:0]$  $25$  $24$  $R6738h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6738h$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g4_lane$  $16$  $16$  $R6738h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6738h$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g4_lane$  $8$  $8$  $R6738h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6738h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g4_lane[2:0]$  $2$  $0$  $R6738h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R673Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g4_lane[2:0]$  $26$  $24$  $R673Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R673Ch$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g4_lane[2:0]$  $18$  $16$  $R673Ch$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $9$  $R673Ch$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g4_lane$  $8$  $8$  $R673Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R673Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g4_lane[3:0]$  $3$  $0$  $R673Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6740h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g4_lane[2:0]$  $26$  $24$  $R6740h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6740h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g4_lane[2:0]$  $18$  $16$  $R6740h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $10$  $R6740h$  $TBD$  $RW$  $0h$  $$
$$intpr_g4_lane[1:0]$  $9$  $8$  $R6740h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6740h$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g4_lane[3:0]$  $3$  $0$  $R6740h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $27$  $R6744h$  $TBD$  $RW$  $0h$  $$
$$selmufi_g4_lane[2:0]$  $26$  $24$  $R6744h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6744h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g4_lane$  $16$  $16$  $R6744h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6744h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g4_lane[2:0]$  $10$  $8$  $R6744h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6744h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g4_lane[2:0]$  $2$  $0$  $R6744h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R6748h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g4_lane[1:0]$  $25$  $24$  $R6748h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6748h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g4_lane[3:0]$  $19$  $16$  $R6748h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R6748h$  $TBD$  $RW$  $0h$  $$
$$selmupi_g4_lane[3:0]$  $11$  $8$  $R6748h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6748h$  $TBD$  $RW$  $0h$  $$
$$selmuff_g4_lane[2:0]$  $2$  $0$  $R6748h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R674Ch$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g4_lane[12:8]$  $28$  $24$  $R674Ch$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g4_lane[7:0]$  $23$  $16$  $R674Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R674Ch$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g4_lane[13:8]$  $13$  $8$  $R674Ch$  $TBD$  $RW$  $15h$  $TBD$
$$rx_foffset_extra_m_g4_lane[7:0]$  $7$  $0$  $R674Ch$  $TBD$  $RW$  $B3h$  $TBD$
$$RESERVED$  $31$  $27$  $R6750h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g4_lane[2:0]$  $26$  $24$  $R6750h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6750h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g4_lane[2:0]$  $18$  $16$  $R6750h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R6750h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g4_lane[2:0]$  $10$  $8$  $R6750h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6750h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g4_lane[2:0]$  $2$  $0$  $R6750h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R6754h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g4_lane[2:0]$  $26$  $24$  $R6754h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6754h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g4_lane[2:0]$  $18$  $16$  $R6754h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6754h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g4_lane$  $8$  $8$  $R6754h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6754h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g4_lane$  $0$  $0$  $R6754h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6758h$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g4_lane$  $24$  $24$  $R6758h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6758h$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g4_lane$  $16$  $16$  $R6758h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6758h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g4_lane[2:0]$  $10$  $8$  $R6758h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6758h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g4_lane[2:0]$  $2$  $0$  $R6758h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R675Ch$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g4_lane$  $24$  $24$  $R675Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rxclk_25m_div_g4_lane[7:0]$  $23$  $16$  $R675Ch$  $TBD$  $RW$  $89h$  $TBD$
$$RESERVED$  $15$  $9$  $R675Ch$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g4_lane$  $8$  $8$  $R675Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R675Ch$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g4_lane[1:0]$  $1$  $0$  $R675Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $R6760h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g4_lane[3:0]$  $27$  $24$  $R6760h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $17$  $R6760h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g4_lane$  $16$  $16$  $R6760h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6760h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g4_lane$  $8$  $8$  $R6760h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R6760h$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g4_lane[1:0]$  $1$  $0$  $R6760h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $28$  $R6764h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g4_lane[3:0]$  $27$  $24$  $R6764h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $20$  $R6764h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g4_lane[3:0]$  $19$  $16$  $R6764h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $12$  $R6764h$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g4_lane[3:0]$  $11$  $8$  $R6764h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $4$  $R6764h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g4_lane[3:0]$  $3$  $0$  $R6764h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $31$  $28$  $R6768h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g4_lane[3:0]$  $27$  $24$  $R6768h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $23$  $20$  $R6768h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g4_lane[3:0]$  $19$  $16$  $R6768h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $15$  $12$  $R6768h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g4_lane[3:0]$  $11$  $8$  $R6768h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $7$  $4$  $R6768h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g4_lane[3:0]$  $3$  $0$  $R6768h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $26$  $R676Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g4_lane[1:0]$  $25$  $24$  $R676Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R676Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g4_lane$  $16$  $16$  $R676Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R676Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g4_lane[1:0]$  $9$  $8$  $R676Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R676Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g4_lane[3:0]$  $3$  $0$  $R676Ch$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $25$  $R6770h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g4_lane$  $24$  $24$  $R6770h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6770h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g4_lane$  $16$  $16$  $R6770h$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g4_lane[7:0]$  $15$  $8$  $R6770h$  $TBD$  $RW$  $ADh$  $TBD$
$$rxdll_temp_a_g4_lane[7:0]$  $7$  $0$  $R6770h$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R6774h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R6774h$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g4_lane$  $0$  $0$  $R6774h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6778h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g5_lane[2:0]$  $26$  $24$  $R6778h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $19$  $R6778h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g5_lane[2:0]$  $18$  $16$  $R6778h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6778h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g5_lane$  $8$  $8$  $R6778h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6778h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g5_lane[3:0]$  $3$  $0$  $R6778h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $26$  $R677Ch$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g5_lane[1:0]$  $25$  $24$  $R677Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R677Ch$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g5_lane$  $16$  $16$  $R677Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R677Ch$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g5_lane$  $8$  $8$  $R677Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R677Ch$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g5_lane[2:0]$  $2$  $0$  $R677Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6780h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g5_lane[2:0]$  $26$  $24$  $R6780h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6780h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g5_lane[2:0]$  $18$  $16$  $R6780h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $9$  $R6780h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g5_lane$  $8$  $8$  $R6780h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6780h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g5_lane[3:0]$  $3$  $0$  $R6780h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $27$  $R6784h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g5_lane[2:0]$  $26$  $24$  $R6784h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $23$  $19$  $R6784h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g5_lane[2:0]$  $18$  $16$  $R6784h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $10$  $R6784h$  $TBD$  $RW$  $0h$  $$
$$intpr_g5_lane[1:0]$  $9$  $8$  $R6784h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6784h$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g5_lane[3:0]$  $3$  $0$  $R6784h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $27$  $R6788h$  $TBD$  $RW$  $0h$  $$
$$selmufi_g5_lane[2:0]$  $26$  $24$  $R6788h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6788h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g5_lane$  $16$  $16$  $R6788h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6788h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g5_lane[2:0]$  $10$  $8$  $R6788h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $3$  $R6788h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g5_lane[2:0]$  $2$  $0$  $R6788h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $R678Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g5_lane[1:0]$  $25$  $24$  $R678Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R678Ch$  $TBD$  $RW$  $0h$  $$
$$selmupf_g5_lane[3:0]$  $19$  $16$  $R678Ch$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R678Ch$  $TBD$  $RW$  $0h$  $$
$$selmupi_g5_lane[3:0]$  $11$  $8$  $R678Ch$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R678Ch$  $TBD$  $RW$  $0h$  $$
$$selmuff_g5_lane[2:0]$  $2$  $0$  $R678Ch$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R6790h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g5_lane[12:8]$  $28$  $24$  $R6790h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g5_lane[7:0]$  $23$  $16$  $R6790h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R6790h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g5_lane[13:8]$  $13$  $8$  $R6790h$  $TBD$  $RW$  $19h$  $TBD$
$$rx_foffset_extra_m_g5_lane[7:0]$  $7$  $0$  $R6790h$  $TBD$  $RW$  $A5h$  $TBD$
$$RESERVED$  $31$  $27$  $R6794h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g5_lane[2:0]$  $26$  $24$  $R6794h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6794h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g5_lane[2:0]$  $18$  $16$  $R6794h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R6794h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g5_lane[2:0]$  $10$  $8$  $R6794h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6794h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g5_lane[2:0]$  $2$  $0$  $R6794h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R6798h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g5_lane[2:0]$  $26$  $24$  $R6798h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6798h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g5_lane[2:0]$  $18$  $16$  $R6798h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6798h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g5_lane$  $8$  $8$  $R6798h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6798h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g5_lane$  $0$  $0$  $R6798h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R679Ch$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g5_lane$  $24$  $24$  $R679Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R679Ch$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g5_lane$  $16$  $16$  $R679Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R679Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g5_lane[2:0]$  $10$  $8$  $R679Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R679Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g5_lane[2:0]$  $2$  $0$  $R679Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R67A0h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g5_lane$  $24$  $24$  $R67A0h$  $TBD$  $RW$  $0h$  $TBD$
$$rxclk_25m_div_g5_lane[7:0]$  $23$  $16$  $R67A0h$  $TBD$  $RW$  $A2h$  $TBD$
$$RESERVED$  $15$  $9$  $R67A0h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g5_lane$  $8$  $8$  $R67A0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R67A0h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g5_lane[1:0]$  $1$  $0$  $R67A0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $R67A4h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g5_lane[3:0]$  $27$  $24$  $R67A4h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $17$  $R67A4h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g5_lane$  $16$  $16$  $R67A4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R67A4h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g5_lane$  $8$  $8$  $R67A4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R67A4h$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g5_lane[1:0]$  $1$  $0$  $R67A4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $28$  $R67A8h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g5_lane[3:0]$  $27$  $24$  $R67A8h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $20$  $R67A8h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g5_lane[3:0]$  $19$  $16$  $R67A8h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $12$  $R67A8h$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g5_lane[3:0]$  $11$  $8$  $R67A8h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $4$  $R67A8h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g5_lane[3:0]$  $3$  $0$  $R67A8h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $31$  $28$  $R67ACh$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g5_lane[3:0]$  $27$  $24$  $R67ACh$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $23$  $20$  $R67ACh$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g5_lane[3:0]$  $19$  $16$  $R67ACh$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $15$  $12$  $R67ACh$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g5_lane[3:0]$  $11$  $8$  $R67ACh$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $7$  $4$  $R67ACh$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g5_lane[3:0]$  $3$  $0$  $R67ACh$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $26$  $R67B0h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g5_lane[1:0]$  $25$  $24$  $R67B0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R67B0h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g5_lane$  $16$  $16$  $R67B0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R67B0h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g5_lane[1:0]$  $9$  $8$  $R67B0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R67B0h$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g5_lane[3:0]$  $3$  $0$  $R67B0h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $25$  $R67B4h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g5_lane$  $24$  $24$  $R67B4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R67B4h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g5_lane$  $16$  $16$  $R67B4h$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g5_lane[7:0]$  $15$  $8$  $R67B4h$  $TBD$  $RW$  $A9h$  $TBD$
$$rxdll_temp_a_g5_lane[7:0]$  $7$  $0$  $R67B4h$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R67B8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R67B8h$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g5_lane$  $0$  $0$  $R67B8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R67BCh$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g6_lane[2:0]$  $26$  $24$  $R67BCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $19$  $R67BCh$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g6_lane[2:0]$  $18$  $16$  $R67BCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R67BCh$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g6_lane$  $8$  $8$  $R67BCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R67BCh$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g6_lane[3:0]$  $3$  $0$  $R67BCh$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $26$  $R67C0h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g6_lane[1:0]$  $25$  $24$  $R67C0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R67C0h$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g6_lane$  $16$  $16$  $R67C0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R67C0h$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g6_lane$  $8$  $8$  $R67C0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R67C0h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g6_lane[2:0]$  $2$  $0$  $R67C0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R67C4h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g6_lane[2:0]$  $26$  $24$  $R67C4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R67C4h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g6_lane[2:0]$  $18$  $16$  $R67C4h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $9$  $R67C4h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g6_lane$  $8$  $8$  $R67C4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R67C4h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g6_lane[3:0]$  $3$  $0$  $R67C4h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $27$  $R67C8h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g6_lane[2:0]$  $26$  $24$  $R67C8h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $23$  $19$  $R67C8h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g6_lane[2:0]$  $18$  $16$  $R67C8h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $10$  $R67C8h$  $TBD$  $RW$  $0h$  $$
$$intpr_g6_lane[1:0]$  $9$  $8$  $R67C8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R67C8h$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g6_lane[3:0]$  $3$  $0$  $R67C8h$  $TBD$  $RW$  $Bh$  $TBD$
$$RESERVED$  $31$  $27$  $R67CCh$  $TBD$  $RW$  $0h$  $$
$$selmufi_g6_lane[2:0]$  $26$  $24$  $R67CCh$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R67CCh$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g6_lane$  $16$  $16$  $R67CCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R67CCh$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g6_lane[2:0]$  $10$  $8$  $R67CCh$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $3$  $R67CCh$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g6_lane[2:0]$  $2$  $0$  $R67CCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $R67D0h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g6_lane[1:0]$  $25$  $24$  $R67D0h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R67D0h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g6_lane[3:0]$  $19$  $16$  $R67D0h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R67D0h$  $TBD$  $RW$  $0h$  $$
$$selmupi_g6_lane[3:0]$  $11$  $8$  $R67D0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R67D0h$  $TBD$  $RW$  $0h$  $$
$$selmuff_g6_lane[2:0]$  $2$  $0$  $R67D0h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R67D4h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g6_lane[12:8]$  $28$  $24$  $R67D4h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g6_lane[7:0]$  $23$  $16$  $R67D4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R67D4h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g6_lane[13:8]$  $13$  $8$  $R67D4h$  $TBD$  $RW$  $1Ah$  $TBD$
$$rx_foffset_extra_m_g6_lane[7:0]$  $7$  $0$  $R67D4h$  $TBD$  $RW$  $4Dh$  $TBD$
$$RESERVED$  $31$  $27$  $R67D8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g6_lane[2:0]$  $26$  $24$  $R67D8h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R67D8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g6_lane[2:0]$  $18$  $16$  $R67D8h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R67D8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g6_lane[2:0]$  $10$  $8$  $R67D8h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R67D8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g6_lane[2:0]$  $2$  $0$  $R67D8h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R67DCh$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g6_lane[2:0]$  $26$  $24$  $R67DCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R67DCh$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g6_lane[2:0]$  $18$  $16$  $R67DCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R67DCh$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g6_lane$  $8$  $8$  $R67DCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R67DCh$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g6_lane$  $0$  $0$  $R67DCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R67E0h$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g6_lane$  $24$  $24$  $R67E0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R67E0h$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g6_lane$  $16$  $16$  $R67E0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R67E0h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g6_lane[2:0]$  $10$  $8$  $R67E0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R67E0h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g6_lane[2:0]$  $2$  $0$  $R67E0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R67E4h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g6_lane$  $24$  $24$  $R67E4h$  $TBD$  $RW$  $0h$  $TBD$
$$rxclk_25m_div_g6_lane[7:0]$  $23$  $16$  $R67E4h$  $TBD$  $RW$  $3Eh$  $TBD$
$$RESERVED$  $15$  $9$  $R67E4h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g6_lane$  $8$  $8$  $R67E4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R67E4h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g6_lane[1:0]$  $1$  $0$  $R67E4h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R67E8h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g6_lane[3:0]$  $27$  $24$  $R67E8h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $17$  $R67E8h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g6_lane$  $16$  $16$  $R67E8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R67E8h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g6_lane$  $8$  $8$  $R67E8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R67E8h$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g6_lane[1:0]$  $1$  $0$  $R67E8h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $28$  $R67ECh$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g6_lane[3:0]$  $27$  $24$  $R67ECh$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $20$  $R67ECh$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g6_lane[3:0]$  $19$  $16$  $R67ECh$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $12$  $R67ECh$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g6_lane[3:0]$  $11$  $8$  $R67ECh$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $4$  $R67ECh$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g6_lane[3:0]$  $3$  $0$  $R67ECh$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $31$  $28$  $R67F0h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g6_lane[3:0]$  $27$  $24$  $R67F0h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $23$  $20$  $R67F0h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g6_lane[3:0]$  $19$  $16$  $R67F0h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $15$  $12$  $R67F0h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g6_lane[3:0]$  $11$  $8$  $R67F0h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $7$  $4$  $R67F0h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g6_lane[3:0]$  $3$  $0$  $R67F0h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $26$  $R67F4h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g6_lane[1:0]$  $25$  $24$  $R67F4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R67F4h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g6_lane$  $16$  $16$  $R67F4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R67F4h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g6_lane[1:0]$  $9$  $8$  $R67F4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R67F4h$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g6_lane[3:0]$  $3$  $0$  $R67F4h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $25$  $R67F8h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g6_lane$  $24$  $24$  $R67F8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R67F8h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g6_lane$  $16$  $16$  $R67F8h$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g6_lane[7:0]$  $15$  $8$  $R67F8h$  $TBD$  $RW$  $A9h$  $TBD$
$$rxdll_temp_a_g6_lane[7:0]$  $7$  $0$  $R67F8h$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R67FCh$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R67FCh$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g6_lane$  $0$  $0$  $R67FCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6800h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g7_lane[2:0]$  $26$  $24$  $R6800h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6800h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g7_lane[2:0]$  $18$  $16$  $R6800h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6800h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g7_lane$  $8$  $8$  $R6800h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6800h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g7_lane[3:0]$  $3$  $0$  $R6800h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $26$  $R6804h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g7_lane[1:0]$  $25$  $24$  $R6804h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $17$  $R6804h$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g7_lane$  $16$  $16$  $R6804h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6804h$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g7_lane$  $8$  $8$  $R6804h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6804h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g7_lane[2:0]$  $2$  $0$  $R6804h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R6808h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g7_lane[2:0]$  $26$  $24$  $R6808h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6808h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g7_lane[2:0]$  $18$  $16$  $R6808h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6808h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g7_lane$  $8$  $8$  $R6808h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6808h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g7_lane[3:0]$  $3$  $0$  $R6808h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R680Ch$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g7_lane[2:0]$  $26$  $24$  $R680Ch$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $23$  $19$  $R680Ch$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g7_lane[2:0]$  $18$  $16$  $R680Ch$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $10$  $R680Ch$  $TBD$  $RW$  $0h$  $$
$$intpr_g7_lane[1:0]$  $9$  $8$  $R680Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R680Ch$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g7_lane[3:0]$  $3$  $0$  $R680Ch$  $TBD$  $RW$  $Bh$  $TBD$
$$RESERVED$  $31$  $27$  $R6810h$  $TBD$  $RW$  $0h$  $$
$$selmufi_g7_lane[2:0]$  $26$  $24$  $R6810h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6810h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g7_lane$  $16$  $16$  $R6810h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6810h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g7_lane[2:0]$  $10$  $8$  $R6810h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $3$  $R6810h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g7_lane[2:0]$  $2$  $0$  $R6810h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $31$  $26$  $R6814h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g7_lane[1:0]$  $25$  $24$  $R6814h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6814h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g7_lane[3:0]$  $19$  $16$  $R6814h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R6814h$  $TBD$  $RW$  $0h$  $$
$$selmupi_g7_lane[3:0]$  $11$  $8$  $R6814h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6814h$  $TBD$  $RW$  $0h$  $$
$$selmuff_g7_lane[2:0]$  $2$  $0$  $R6814h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R6818h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g7_lane[12:8]$  $28$  $24$  $R6818h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g7_lane[7:0]$  $23$  $16$  $R6818h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R6818h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g7_lane[13:8]$  $13$  $8$  $R6818h$  $TBD$  $RW$  $1Bh$  $TBD$
$$rx_foffset_extra_m_g7_lane[7:0]$  $7$  $0$  $R6818h$  $TBD$  $RW$  $20h$  $TBD$
$$RESERVED$  $31$  $27$  $R681Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g7_lane[2:0]$  $26$  $24$  $R681Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R681Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g7_lane[2:0]$  $18$  $16$  $R681Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R681Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g7_lane[2:0]$  $10$  $8$  $R681Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R681Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g7_lane[2:0]$  $2$  $0$  $R681Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R6820h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g7_lane[2:0]$  $26$  $24$  $R6820h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6820h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g7_lane[2:0]$  $18$  $16$  $R6820h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6820h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g7_lane$  $8$  $8$  $R6820h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6820h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g7_lane$  $0$  $0$  $R6820h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6824h$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g7_lane$  $24$  $24$  $R6824h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6824h$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g7_lane$  $16$  $16$  $R6824h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6824h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g7_lane[2:0]$  $10$  $8$  $R6824h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6824h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g7_lane[2:0]$  $2$  $0$  $R6824h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6828h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g7_lane$  $24$  $24$  $R6828h$  $TBD$  $RW$  $1h$  $TBD$
$$rxclk_25m_div_g7_lane[7:0]$  $23$  $16$  $R6828h$  $TBD$  $RW$  $56h$  $TBD$
$$RESERVED$  $15$  $9$  $R6828h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g7_lane$  $8$  $8$  $R6828h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R6828h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g7_lane[1:0]$  $1$  $0$  $R6828h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R682Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g7_lane[3:0]$  $27$  $24$  $R682Ch$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $23$  $17$  $R682Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g7_lane$  $16$  $16$  $R682Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R682Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g7_lane$  $8$  $8$  $R682Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R682Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g7_lane[1:0]$  $1$  $0$  $R682Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $R6830h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g7_lane[3:0]$  $27$  $24$  $R6830h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $20$  $R6830h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g7_lane[3:0]$  $19$  $16$  $R6830h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $12$  $R6830h$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g7_lane[3:0]$  $11$  $8$  $R6830h$  $TBD$  $RW$  $9h$  $TBD$
$$RESERVED$  $7$  $4$  $R6830h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g7_lane[3:0]$  $3$  $0$  $R6830h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $28$  $R6834h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g7_lane[3:0]$  $27$  $24$  $R6834h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6834h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g7_lane[3:0]$  $19$  $16$  $R6834h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $R6834h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g7_lane[3:0]$  $11$  $8$  $R6834h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6834h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g7_lane[3:0]$  $3$  $0$  $R6834h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $26$  $R6838h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g7_lane[1:0]$  $25$  $24$  $R6838h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6838h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g7_lane$  $16$  $16$  $R6838h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R6838h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g7_lane[1:0]$  $9$  $8$  $R6838h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R6838h$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g7_lane[3:0]$  $3$  $0$  $R6838h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $25$  $R683Ch$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g7_lane$  $24$  $24$  $R683Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R683Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g7_lane$  $16$  $16$  $R683Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g7_lane[7:0]$  $15$  $8$  $R683Ch$  $TBD$  $RW$  $A9h$  $TBD$
$$rxdll_temp_a_g7_lane[7:0]$  $7$  $0$  $R683Ch$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R6840h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R6840h$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g7_lane$  $0$  $0$  $R6840h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6844h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g8_lane[2:0]$  $26$  $24$  $R6844h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6844h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g8_lane[2:0]$  $18$  $16$  $R6844h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6844h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g8_lane$  $8$  $8$  $R6844h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6844h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g8_lane[3:0]$  $3$  $0$  $R6844h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $31$  $26$  $R6848h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g8_lane[1:0]$  $25$  $24$  $R6848h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $17$  $R6848h$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g8_lane$  $16$  $16$  $R6848h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6848h$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g8_lane$  $8$  $8$  $R6848h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6848h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g8_lane[2:0]$  $2$  $0$  $R6848h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R684Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g8_lane[2:0]$  $26$  $24$  $R684Ch$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R684Ch$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g8_lane[2:0]$  $18$  $16$  $R684Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R684Ch$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g8_lane$  $8$  $8$  $R684Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R684Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g8_lane[3:0]$  $3$  $0$  $R684Ch$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $31$  $27$  $R6850h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g8_lane[2:0]$  $26$  $24$  $R6850h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6850h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g8_lane[2:0]$  $18$  $16$  $R6850h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $10$  $R6850h$  $TBD$  $RW$  $0h$  $$
$$intpr_g8_lane[1:0]$  $9$  $8$  $R6850h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R6850h$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g8_lane[3:0]$  $3$  $0$  $R6850h$  $TBD$  $RW$  $Eh$  $TBD$
$$RESERVED$  $31$  $27$  $R6854h$  $TBD$  $RW$  $0h$  $$
$$selmufi_g8_lane[2:0]$  $26$  $24$  $R6854h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6854h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g8_lane$  $16$  $16$  $R6854h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6854h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g8_lane[2:0]$  $10$  $8$  $R6854h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6854h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g8_lane[2:0]$  $2$  $0$  $R6854h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $26$  $R6858h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g8_lane[1:0]$  $25$  $24$  $R6858h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6858h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g8_lane[3:0]$  $19$  $16$  $R6858h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R6858h$  $TBD$  $RW$  $0h$  $$
$$selmupi_g8_lane[3:0]$  $11$  $8$  $R6858h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6858h$  $TBD$  $RW$  $0h$  $$
$$selmuff_g8_lane[2:0]$  $2$  $0$  $R6858h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R685Ch$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g8_lane[12:8]$  $28$  $24$  $R685Ch$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g8_lane[7:0]$  $23$  $16$  $R685Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R685Ch$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g8_lane[13:8]$  $13$  $8$  $R685Ch$  $TBD$  $RW$  $1Ch$  $TBD$
$$rx_foffset_extra_m_g8_lane[7:0]$  $7$  $0$  $R685Ch$  $TBD$  $RW$  $EFh$  $TBD$
$$RESERVED$  $31$  $27$  $R6860h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g8_lane[2:0]$  $26$  $24$  $R6860h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6860h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g8_lane[2:0]$  $18$  $16$  $R6860h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R6860h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g8_lane[2:0]$  $10$  $8$  $R6860h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6860h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g8_lane[2:0]$  $2$  $0$  $R6860h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R6864h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g8_lane[2:0]$  $26$  $24$  $R6864h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6864h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g8_lane[2:0]$  $18$  $16$  $R6864h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6864h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g8_lane$  $8$  $8$  $R6864h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6864h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g8_lane$  $0$  $0$  $R6864h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6868h$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g8_lane$  $24$  $24$  $R6868h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6868h$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g8_lane$  $16$  $16$  $R6868h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6868h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g8_lane[2:0]$  $10$  $8$  $R6868h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6868h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g8_lane[2:0]$  $2$  $0$  $R6868h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R686Ch$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g8_lane$  $24$  $24$  $R686Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rxclk_25m_div_g8_lane[7:0]$  $23$  $16$  $R686Ch$  $TBD$  $RW$  $89h$  $TBD$
$$RESERVED$  $15$  $9$  $R686Ch$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g8_lane$  $8$  $8$  $R686Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R686Ch$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g8_lane[1:0]$  $1$  $0$  $R686Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $28$  $R6870h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g8_lane[3:0]$  $27$  $24$  $R6870h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $23$  $17$  $R6870h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g8_lane$  $16$  $16$  $R6870h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6870h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g8_lane$  $8$  $8$  $R6870h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R6870h$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g8_lane[1:0]$  $1$  $0$  $R6870h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $R6874h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g8_lane[3:0]$  $27$  $24$  $R6874h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $20$  $R6874h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g8_lane[3:0]$  $19$  $16$  $R6874h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $12$  $R6874h$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g8_lane[3:0]$  $11$  $8$  $R6874h$  $TBD$  $RW$  $9h$  $TBD$
$$RESERVED$  $7$  $4$  $R6874h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g8_lane[3:0]$  $3$  $0$  $R6874h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $28$  $R6878h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g8_lane[3:0]$  $27$  $24$  $R6878h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6878h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g8_lane[3:0]$  $19$  $16$  $R6878h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $R6878h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g8_lane[3:0]$  $11$  $8$  $R6878h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6878h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g8_lane[3:0]$  $3$  $0$  $R6878h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $26$  $R687Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g8_lane[1:0]$  $25$  $24$  $R687Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R687Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g8_lane$  $16$  $16$  $R687Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R687Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g8_lane[1:0]$  $9$  $8$  $R687Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R687Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g8_lane[3:0]$  $3$  $0$  $R687Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $25$  $R6880h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g8_lane$  $24$  $24$  $R6880h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6880h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g8_lane$  $16$  $16$  $R6880h$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g8_lane[7:0]$  $15$  $8$  $R6880h$  $TBD$  $RW$  $9Dh$  $TBD$
$$rxdll_temp_a_g8_lane[7:0]$  $7$  $0$  $R6880h$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R6884h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R6884h$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g8_lane$  $0$  $0$  $R6884h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6888h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g9_lane[2:0]$  $26$  $24$  $R6888h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6888h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g9_lane[2:0]$  $18$  $16$  $R6888h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6888h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g9_lane$  $8$  $8$  $R6888h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6888h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g9_lane[3:0]$  $3$  $0$  $R6888h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $26$  $R688Ch$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g9_lane[1:0]$  $25$  $24$  $R688Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $17$  $R688Ch$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g9_lane$  $16$  $16$  $R688Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R688Ch$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g9_lane$  $8$  $8$  $R688Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R688Ch$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g9_lane[2:0]$  $2$  $0$  $R688Ch$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R6890h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g9_lane[2:0]$  $26$  $24$  $R6890h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6890h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g9_lane[2:0]$  $18$  $16$  $R6890h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6890h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g9_lane$  $8$  $8$  $R6890h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6890h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g9_lane[3:0]$  $3$  $0$  $R6890h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R6894h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g9_lane[2:0]$  $26$  $24$  $R6894h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6894h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g9_lane[2:0]$  $18$  $16$  $R6894h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $10$  $R6894h$  $TBD$  $RW$  $0h$  $$
$$intpr_g9_lane[1:0]$  $9$  $8$  $R6894h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R6894h$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g9_lane[3:0]$  $3$  $0$  $R6894h$  $TBD$  $RW$  $Eh$  $TBD$
$$RESERVED$  $31$  $27$  $R6898h$  $TBD$  $RW$  $0h$  $$
$$selmufi_g9_lane[2:0]$  $26$  $24$  $R6898h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6898h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g9_lane$  $16$  $16$  $R6898h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6898h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g9_lane[2:0]$  $10$  $8$  $R6898h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6898h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g9_lane[2:0]$  $2$  $0$  $R6898h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $26$  $R689Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g9_lane[1:0]$  $25$  $24$  $R689Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R689Ch$  $TBD$  $RW$  $0h$  $$
$$selmupf_g9_lane[3:0]$  $19$  $16$  $R689Ch$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R689Ch$  $TBD$  $RW$  $0h$  $$
$$selmupi_g9_lane[3:0]$  $11$  $8$  $R689Ch$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R689Ch$  $TBD$  $RW$  $0h$  $$
$$selmuff_g9_lane[2:0]$  $2$  $0$  $R689Ch$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R68A0h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g9_lane[12:8]$  $28$  $24$  $R68A0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g9_lane[7:0]$  $23$  $16$  $R68A0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R68A0h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g9_lane[13:8]$  $13$  $8$  $R68A0h$  $TBD$  $RW$  $1Dh$  $TBD$
$$rx_foffset_extra_m_g9_lane[7:0]$  $7$  $0$  $R68A0h$  $TBD$  $RW$  $97h$  $TBD$
$$RESERVED$  $31$  $27$  $R68A4h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g9_lane[2:0]$  $26$  $24$  $R68A4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R68A4h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g9_lane[2:0]$  $18$  $16$  $R68A4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R68A4h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g9_lane[2:0]$  $10$  $8$  $R68A4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R68A4h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g9_lane[2:0]$  $2$  $0$  $R68A4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R68A8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g9_lane[2:0]$  $26$  $24$  $R68A8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R68A8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g9_lane[2:0]$  $18$  $16$  $R68A8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R68A8h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g9_lane$  $8$  $8$  $R68A8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R68A8h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g9_lane$  $0$  $0$  $R68A8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R68ACh$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g9_lane$  $24$  $24$  $R68ACh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R68ACh$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g9_lane$  $16$  $16$  $R68ACh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R68ACh$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g9_lane[2:0]$  $10$  $8$  $R68ACh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R68ACh$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g9_lane[2:0]$  $2$  $0$  $R68ACh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R68B0h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g9_lane$  $24$  $24$  $R68B0h$  $TBD$  $RW$  $1h$  $TBD$
$$rxclk_25m_div_g9_lane[7:0]$  $23$  $16$  $R68B0h$  $TBD$  $RW$  $46h$  $TBD$
$$RESERVED$  $15$  $9$  $R68B0h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g9_lane$  $8$  $8$  $R68B0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R68B0h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g9_lane[1:0]$  $1$  $0$  $R68B0h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R68B4h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g9_lane[3:0]$  $27$  $24$  $R68B4h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $23$  $17$  $R68B4h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g9_lane$  $16$  $16$  $R68B4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R68B4h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g9_lane$  $8$  $8$  $R68B4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R68B4h$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g9_lane[1:0]$  $1$  $0$  $R68B4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $R68B8h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g9_lane[3:0]$  $27$  $24$  $R68B8h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $20$  $R68B8h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g9_lane[3:0]$  $19$  $16$  $R68B8h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $12$  $R68B8h$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g9_lane[3:0]$  $11$  $8$  $R68B8h$  $TBD$  $RW$  $9h$  $TBD$
$$RESERVED$  $7$  $4$  $R68B8h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g9_lane[3:0]$  $3$  $0$  $R68B8h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $28$  $R68BCh$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g9_lane[3:0]$  $27$  $24$  $R68BCh$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R68BCh$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g9_lane[3:0]$  $19$  $16$  $R68BCh$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $R68BCh$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g9_lane[3:0]$  $11$  $8$  $R68BCh$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R68BCh$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g9_lane[3:0]$  $3$  $0$  $R68BCh$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $26$  $R68C0h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g9_lane[1:0]$  $25$  $24$  $R68C0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R68C0h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g9_lane$  $16$  $16$  $R68C0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R68C0h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g9_lane[1:0]$  $9$  $8$  $R68C0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R68C0h$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g9_lane[3:0]$  $3$  $0$  $R68C0h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $25$  $R68C4h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g9_lane$  $24$  $24$  $R68C4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R68C4h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g9_lane$  $16$  $16$  $R68C4h$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g9_lane[7:0]$  $15$  $8$  $R68C4h$  $TBD$  $RW$  $9Dh$  $TBD$
$$rxdll_temp_a_g9_lane[7:0]$  $7$  $0$  $R68C4h$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R68C8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R68C8h$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g9_lane$  $0$  $0$  $R68C8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R68CCh$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g10_lane[2:0]$  $26$  $24$  $R68CCh$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R68CCh$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g10_lane[2:0]$  $18$  $16$  $R68CCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R68CCh$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g10_lane$  $8$  $8$  $R68CCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R68CCh$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g10_lane[3:0]$  $3$  $0$  $R68CCh$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $26$  $R68D0h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g10_lane[1:0]$  $25$  $24$  $R68D0h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $R68D0h$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g10_lane$  $16$  $16$  $R68D0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R68D0h$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g10_lane$  $8$  $8$  $R68D0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R68D0h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g10_lane[2:0]$  $2$  $0$  $R68D0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R68D4h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g10_lane[2:0]$  $26$  $24$  $R68D4h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R68D4h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g10_lane[2:0]$  $18$  $16$  $R68D4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R68D4h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g10_lane$  $8$  $8$  $R68D4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R68D4h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g10_lane[3:0]$  $3$  $0$  $R68D4h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $27$  $R68D8h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g10_lane[2:0]$  $26$  $24$  $R68D8h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R68D8h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g10_lane[2:0]$  $18$  $16$  $R68D8h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $10$  $R68D8h$  $TBD$  $RW$  $0h$  $$
$$intpr_g10_lane[1:0]$  $9$  $8$  $R68D8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R68D8h$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g10_lane[3:0]$  $3$  $0$  $R68D8h$  $TBD$  $RW$  $Eh$  $TBD$
$$RESERVED$  $31$  $27$  $R68DCh$  $TBD$  $RW$  $0h$  $$
$$selmufi_g10_lane[2:0]$  $26$  $24$  $R68DCh$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R68DCh$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g10_lane$  $16$  $16$  $R68DCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R68DCh$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g10_lane[2:0]$  $10$  $8$  $R68DCh$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R68DCh$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g10_lane[2:0]$  $2$  $0$  $R68DCh$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $31$  $26$  $R68E0h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g10_lane[1:0]$  $25$  $24$  $R68E0h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R68E0h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g10_lane[3:0]$  $19$  $16$  $R68E0h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R68E0h$  $TBD$  $RW$  $0h$  $$
$$selmupi_g10_lane[3:0]$  $11$  $8$  $R68E0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R68E0h$  $TBD$  $RW$  $0h$  $$
$$selmuff_g10_lane[2:0]$  $2$  $0$  $R68E0h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R68E4h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g10_lane[12:8]$  $28$  $24$  $R68E4h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g10_lane[7:0]$  $23$  $16$  $R68E4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R68E4h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g10_lane[13:8]$  $13$  $8$  $R68E4h$  $TBD$  $RW$  $1Bh$  $TBD$
$$rx_foffset_extra_m_g10_lane[7:0]$  $7$  $0$  $R68E4h$  $TBD$  $RW$  $F2h$  $TBD$
$$RESERVED$  $31$  $27$  $R68E8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g10_lane[2:0]$  $26$  $24$  $R68E8h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R68E8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g10_lane[2:0]$  $18$  $16$  $R68E8h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R68E8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g10_lane[2:0]$  $10$  $8$  $R68E8h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R68E8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g10_lane[2:0]$  $2$  $0$  $R68E8h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R68ECh$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g10_lane[2:0]$  $26$  $24$  $R68ECh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R68ECh$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g10_lane[2:0]$  $18$  $16$  $R68ECh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R68ECh$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g10_lane$  $8$  $8$  $R68ECh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R68ECh$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g10_lane$  $0$  $0$  $R68ECh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R68F0h$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g10_lane$  $24$  $24$  $R68F0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R68F0h$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g10_lane$  $16$  $16$  $R68F0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R68F0h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g10_lane[2:0]$  $10$  $8$  $R68F0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R68F0h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g10_lane[2:0]$  $2$  $0$  $R68F0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R68F4h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g10_lane$  $24$  $24$  $R68F4h$  $TBD$  $RW$  $0h$  $TBD$
$$rxclk_25m_div_g10_lane[7:0]$  $23$  $16$  $R68F4h$  $TBD$  $RW$  $42h$  $TBD$
$$RESERVED$  $15$  $9$  $R68F4h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g10_lane$  $8$  $8$  $R68F4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R68F4h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g10_lane[1:0]$  $1$  $0$  $R68F4h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R68F8h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g10_lane[3:0]$  $27$  $24$  $R68F8h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $23$  $17$  $R68F8h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g10_lane$  $16$  $16$  $R68F8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R68F8h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g10_lane$  $8$  $8$  $R68F8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R68F8h$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g10_lane[1:0]$  $1$  $0$  $R68F8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $R68FCh$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g10_lane[3:0]$  $27$  $24$  $R68FCh$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $20$  $R68FCh$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g10_lane[3:0]$  $19$  $16$  $R68FCh$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $12$  $R68FCh$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g10_lane[3:0]$  $11$  $8$  $R68FCh$  $TBD$  $RW$  $9h$  $TBD$
$$RESERVED$  $7$  $4$  $R68FCh$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g10_lane[3:0]$  $3$  $0$  $R68FCh$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $28$  $R6900h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g10_lane[3:0]$  $27$  $24$  $R6900h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6900h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g10_lane[3:0]$  $19$  $16$  $R6900h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $R6900h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g10_lane[3:0]$  $11$  $8$  $R6900h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6900h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g10_lane[3:0]$  $3$  $0$  $R6900h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $26$  $R6904h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g10_lane[1:0]$  $25$  $24$  $R6904h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6904h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g10_lane$  $16$  $16$  $R6904h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R6904h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g10_lane[1:0]$  $9$  $8$  $R6904h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R6904h$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g10_lane[3:0]$  $3$  $0$  $R6904h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $25$  $R6908h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g10_lane$  $24$  $24$  $R6908h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6908h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g10_lane$  $16$  $16$  $R6908h$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g10_lane[7:0]$  $15$  $8$  $R6908h$  $TBD$  $RW$  $9Dh$  $TBD$
$$rxdll_temp_a_g10_lane[7:0]$  $7$  $0$  $R6908h$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R690Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R690Ch$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g10_lane$  $0$  $0$  $R690Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6910h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g11_lane[2:0]$  $26$  $24$  $R6910h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6910h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g11_lane[2:0]$  $18$  $16$  $R6910h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6910h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g11_lane$  $8$  $8$  $R6910h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6910h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g11_lane[3:0]$  $3$  $0$  $R6910h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $26$  $R6914h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g11_lane[1:0]$  $25$  $24$  $R6914h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $R6914h$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g11_lane$  $16$  $16$  $R6914h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6914h$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g11_lane$  $8$  $8$  $R6914h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6914h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g11_lane[2:0]$  $2$  $0$  $R6914h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R6918h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g11_lane[2:0]$  $26$  $24$  $R6918h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6918h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g11_lane[2:0]$  $18$  $16$  $R6918h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6918h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g11_lane$  $8$  $8$  $R6918h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6918h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g11_lane[3:0]$  $3$  $0$  $R6918h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $27$  $R691Ch$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g11_lane[2:0]$  $26$  $24$  $R691Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R691Ch$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g11_lane[2:0]$  $18$  $16$  $R691Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $10$  $R691Ch$  $TBD$  $RW$  $0h$  $$
$$intpr_g11_lane[1:0]$  $9$  $8$  $R691Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R691Ch$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g11_lane[3:0]$  $3$  $0$  $R691Ch$  $TBD$  $RW$  $Eh$  $TBD$
$$RESERVED$  $31$  $27$  $R6920h$  $TBD$  $RW$  $0h$  $$
$$selmufi_g11_lane[2:0]$  $26$  $24$  $R6920h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6920h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g11_lane$  $16$  $16$  $R6920h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6920h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g11_lane[2:0]$  $10$  $8$  $R6920h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6920h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g11_lane[2:0]$  $2$  $0$  $R6920h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $26$  $R6924h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g11_lane[1:0]$  $25$  $24$  $R6924h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6924h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g11_lane[3:0]$  $19$  $16$  $R6924h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R6924h$  $TBD$  $RW$  $0h$  $$
$$selmupi_g11_lane[3:0]$  $11$  $8$  $R6924h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6924h$  $TBD$  $RW$  $0h$  $$
$$selmuff_g11_lane[2:0]$  $2$  $0$  $R6924h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R6928h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g11_lane[12:8]$  $28$  $24$  $R6928h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g11_lane[7:0]$  $23$  $16$  $R6928h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R6928h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g11_lane[13:8]$  $13$  $8$  $R6928h$  $TBD$  $RW$  $1Dh$  $TBD$
$$rx_foffset_extra_m_g11_lane[7:0]$  $7$  $0$  $R6928h$  $TBD$  $RW$  $76h$  $TBD$
$$RESERVED$  $31$  $27$  $R692Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g11_lane[2:0]$  $26$  $24$  $R692Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R692Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g11_lane[2:0]$  $18$  $16$  $R692Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R692Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g11_lane[2:0]$  $10$  $8$  $R692Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R692Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g11_lane[2:0]$  $2$  $0$  $R692Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R6930h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g11_lane[2:0]$  $26$  $24$  $R6930h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6930h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g11_lane[2:0]$  $18$  $16$  $R6930h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6930h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g11_lane$  $8$  $8$  $R6930h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6930h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g11_lane$  $0$  $0$  $R6930h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6934h$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g11_lane$  $24$  $24$  $R6934h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6934h$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g11_lane$  $16$  $16$  $R6934h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6934h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g11_lane[2:0]$  $10$  $8$  $R6934h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6934h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g11_lane[2:0]$  $2$  $0$  $R6934h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6938h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g11_lane$  $24$  $24$  $R6938h$  $TBD$  $RW$  $1h$  $TBD$
$$rxclk_25m_div_g11_lane[7:0]$  $23$  $16$  $R6938h$  $TBD$  $RW$  $46h$  $TBD$
$$RESERVED$  $15$  $9$  $R6938h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g11_lane$  $8$  $8$  $R6938h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R6938h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g11_lane[1:0]$  $1$  $0$  $R6938h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R693Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g11_lane[3:0]$  $27$  $24$  $R693Ch$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $23$  $17$  $R693Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g11_lane$  $16$  $16$  $R693Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R693Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g11_lane$  $8$  $8$  $R693Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R693Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g11_lane[1:0]$  $1$  $0$  $R693Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $R6940h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g11_lane[3:0]$  $27$  $24$  $R6940h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $20$  $R6940h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g11_lane[3:0]$  $19$  $16$  $R6940h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $12$  $R6940h$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g11_lane[3:0]$  $11$  $8$  $R6940h$  $TBD$  $RW$  $9h$  $TBD$
$$RESERVED$  $7$  $4$  $R6940h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g11_lane[3:0]$  $3$  $0$  $R6940h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $28$  $R6944h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g11_lane[3:0]$  $27$  $24$  $R6944h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6944h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g11_lane[3:0]$  $19$  $16$  $R6944h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $R6944h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g11_lane[3:0]$  $11$  $8$  $R6944h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6944h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g11_lane[3:0]$  $3$  $0$  $R6944h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $26$  $R6948h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g11_lane[1:0]$  $25$  $24$  $R6948h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6948h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g11_lane$  $16$  $16$  $R6948h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R6948h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g11_lane[1:0]$  $9$  $8$  $R6948h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R6948h$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g11_lane[3:0]$  $3$  $0$  $R6948h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $25$  $R694Ch$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g11_lane$  $24$  $24$  $R694Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R694Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g11_lane$  $16$  $16$  $R694Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g11_lane[7:0]$  $15$  $8$  $R694Ch$  $TBD$  $RW$  $9Dh$  $TBD$
$$rxdll_temp_a_g11_lane[7:0]$  $7$  $0$  $R694Ch$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R6950h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R6950h$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g11_lane$  $0$  $0$  $R6950h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6954h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g12_lane[2:0]$  $26$  $24$  $R6954h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6954h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g12_lane[2:0]$  $18$  $16$  $R6954h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $15$  $9$  $R6954h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g12_lane$  $8$  $8$  $R6954h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6954h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g12_lane[3:0]$  $3$  $0$  $R6954h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R6958h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g12_lane[1:0]$  $25$  $24$  $R6958h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6958h$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g12_lane$  $16$  $16$  $R6958h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6958h$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g12_lane$  $8$  $8$  $R6958h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6958h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g12_lane[2:0]$  $2$  $0$  $R6958h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $27$  $R695Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g12_lane[2:0]$  $26$  $24$  $R695Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $19$  $R695Ch$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g12_lane[2:0]$  $18$  $16$  $R695Ch$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $15$  $9$  $R695Ch$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g12_lane$  $8$  $8$  $R695Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R695Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g12_lane[3:0]$  $3$  $0$  $R695Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $27$  $R6960h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g12_lane[2:0]$  $26$  $24$  $R6960h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6960h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g12_lane[2:0]$  $18$  $16$  $R6960h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $10$  $R6960h$  $TBD$  $RW$  $0h$  $$
$$intpr_g12_lane[1:0]$  $9$  $8$  $R6960h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6960h$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g12_lane[3:0]$  $3$  $0$  $R6960h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $27$  $R6964h$  $TBD$  $RW$  $0h$  $$
$$selmufi_g12_lane[2:0]$  $26$  $24$  $R6964h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6964h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g12_lane$  $16$  $16$  $R6964h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6964h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g12_lane[2:0]$  $10$  $8$  $R6964h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6964h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g12_lane[2:0]$  $2$  $0$  $R6964h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R6968h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g12_lane[1:0]$  $25$  $24$  $R6968h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6968h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g12_lane[3:0]$  $19$  $16$  $R6968h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R6968h$  $TBD$  $RW$  $0h$  $$
$$selmupi_g12_lane[3:0]$  $11$  $8$  $R6968h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6968h$  $TBD$  $RW$  $0h$  $$
$$selmuff_g12_lane[2:0]$  $2$  $0$  $R6968h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R696Ch$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g12_lane[12:8]$  $28$  $24$  $R696Ch$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g12_lane[7:0]$  $23$  $16$  $R696Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R696Ch$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g12_lane[13:8]$  $13$  $8$  $R696Ch$  $TBD$  $RW$  $15h$  $TBD$
$$rx_foffset_extra_m_g12_lane[7:0]$  $7$  $0$  $R696Ch$  $TBD$  $RW$  $Ah$  $TBD$
$$RESERVED$  $31$  $27$  $R6970h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g12_lane[2:0]$  $26$  $24$  $R6970h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6970h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g12_lane[2:0]$  $18$  $16$  $R6970h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6970h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g12_lane[2:0]$  $10$  $8$  $R6970h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6970h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g12_lane[2:0]$  $2$  $0$  $R6970h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $27$  $R6974h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g12_lane[2:0]$  $26$  $24$  $R6974h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6974h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g12_lane[2:0]$  $18$  $16$  $R6974h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6974h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g12_lane$  $8$  $8$  $R6974h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6974h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g12_lane$  $0$  $0$  $R6974h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R6978h$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g12_lane$  $24$  $24$  $R6978h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6978h$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g12_lane$  $16$  $16$  $R6978h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6978h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g12_lane[2:0]$  $10$  $8$  $R6978h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6978h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g12_lane[2:0]$  $2$  $0$  $R6978h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R697Ch$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g12_lane$  $24$  $24$  $R697Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rxclk_25m_div_g12_lane[7:0]$  $23$  $16$  $R697Ch$  $TBD$  $RW$  $64h$  $TBD$
$$RESERVED$  $15$  $9$  $R697Ch$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g12_lane$  $8$  $8$  $R697Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R697Ch$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g12_lane[1:0]$  $1$  $0$  $R697Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $28$  $R6980h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g12_lane[3:0]$  $27$  $24$  $R6980h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6980h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g12_lane$  $16$  $16$  $R6980h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6980h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g12_lane$  $8$  $8$  $R6980h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R6980h$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g12_lane[1:0]$  $1$  $0$  $R6980h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R6984h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g12_lane[3:0]$  $27$  $24$  $R6984h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $R6984h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g12_lane[3:0]$  $19$  $16$  $R6984h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R6984h$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g12_lane[3:0]$  $11$  $8$  $R6984h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6984h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g12_lane[3:0]$  $3$  $0$  $R6984h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $R6988h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g12_lane[3:0]$  $27$  $24$  $R6988h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $R6988h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g12_lane[3:0]$  $19$  $16$  $R6988h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R6988h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g12_lane[3:0]$  $11$  $8$  $R6988h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6988h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g12_lane[3:0]$  $3$  $0$  $R6988h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $R698Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g12_lane[1:0]$  $25$  $24$  $R698Ch$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $R698Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g12_lane$  $16$  $16$  $R698Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R698Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g12_lane[1:0]$  $9$  $8$  $R698Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R698Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g12_lane[3:0]$  $3$  $0$  $R698Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R6990h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g12_lane$  $24$  $24$  $R6990h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6990h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g12_lane$  $16$  $16$  $R6990h$  $TBD$  $RW$  $1h$  $TBD$
$$rxdll_temp_b_g12_lane[7:0]$  $15$  $8$  $R6990h$  $TBD$  $RW$  $ADh$  $TBD$
$$rxdll_temp_a_g12_lane[7:0]$  $7$  $0$  $R6990h$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R6994h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R6994h$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g12_lane$  $0$  $0$  $R6994h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6998h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g13_lane[2:0]$  $26$  $24$  $R6998h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6998h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g13_lane[2:0]$  $18$  $16$  $R6998h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6998h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g13_lane$  $8$  $8$  $R6998h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6998h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g13_lane[3:0]$  $3$  $0$  $R6998h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $R699Ch$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g13_lane[1:0]$  $25$  $24$  $R699Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $17$  $R699Ch$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g13_lane$  $16$  $16$  $R699Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R699Ch$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g13_lane$  $8$  $8$  $R699Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R699Ch$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g13_lane[2:0]$  $2$  $0$  $R699Ch$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R69A0h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g13_lane[2:0]$  $26$  $24$  $R69A0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R69A0h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g13_lane[2:0]$  $18$  $16$  $R69A0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R69A0h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g13_lane$  $8$  $8$  $R69A0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R69A0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g13_lane[3:0]$  $3$  $0$  $R69A0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R69A4h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g13_lane[2:0]$  $26$  $24$  $R69A4h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R69A4h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g13_lane[2:0]$  $18$  $16$  $R69A4h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $10$  $R69A4h$  $TBD$  $RW$  $0h$  $$
$$intpr_g13_lane[1:0]$  $9$  $8$  $R69A4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R69A4h$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g13_lane[3:0]$  $3$  $0$  $R69A4h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $27$  $R69A8h$  $TBD$  $RW$  $0h$  $$
$$selmufi_g13_lane[2:0]$  $26$  $24$  $R69A8h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R69A8h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g13_lane$  $16$  $16$  $R69A8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R69A8h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g13_lane[2:0]$  $10$  $8$  $R69A8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R69A8h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g13_lane[2:0]$  $2$  $0$  $R69A8h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $26$  $R69ACh$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g13_lane[1:0]$  $25$  $24$  $R69ACh$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R69ACh$  $TBD$  $RW$  $0h$  $$
$$selmupf_g13_lane[3:0]$  $19$  $16$  $R69ACh$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R69ACh$  $TBD$  $RW$  $0h$  $$
$$selmupi_g13_lane[3:0]$  $11$  $8$  $R69ACh$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R69ACh$  $TBD$  $RW$  $0h$  $$
$$selmuff_g13_lane[2:0]$  $2$  $0$  $R69ACh$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R69B0h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g13_lane[12:8]$  $28$  $24$  $R69B0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g13_lane[7:0]$  $23$  $16$  $R69B0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R69B0h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g13_lane[13:8]$  $13$  $8$  $R69B0h$  $TBD$  $RW$  $15h$  $TBD$
$$rx_foffset_extra_m_g13_lane[7:0]$  $7$  $0$  $R69B0h$  $TBD$  $RW$  $B3h$  $TBD$
$$RESERVED$  $31$  $27$  $R69B4h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g13_lane[2:0]$  $26$  $24$  $R69B4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R69B4h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g13_lane[2:0]$  $18$  $16$  $R69B4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R69B4h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g13_lane[2:0]$  $10$  $8$  $R69B4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R69B4h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g13_lane[2:0]$  $2$  $0$  $R69B4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R69B8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g13_lane[2:0]$  $26$  $24$  $R69B8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R69B8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g13_lane[2:0]$  $18$  $16$  $R69B8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R69B8h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g13_lane$  $8$  $8$  $R69B8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R69B8h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g13_lane$  $0$  $0$  $R69B8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R69BCh$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g13_lane$  $24$  $24$  $R69BCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R69BCh$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g13_lane$  $16$  $16$  $R69BCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R69BCh$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g13_lane[2:0]$  $10$  $8$  $R69BCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R69BCh$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g13_lane[2:0]$  $2$  $0$  $R69BCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R69C0h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g13_lane$  $24$  $24$  $R69C0h$  $TBD$  $RW$  $0h$  $TBD$
$$rxclk_25m_div_g13_lane[7:0]$  $23$  $16$  $R69C0h$  $TBD$  $RW$  $89h$  $TBD$
$$RESERVED$  $15$  $9$  $R69C0h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g13_lane$  $8$  $8$  $R69C0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R69C0h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g13_lane[1:0]$  $1$  $0$  $R69C0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $R69C4h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g13_lane[3:0]$  $27$  $24$  $R69C4h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $23$  $17$  $R69C4h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g13_lane$  $16$  $16$  $R69C4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R69C4h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g13_lane$  $8$  $8$  $R69C4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R69C4h$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g13_lane[1:0]$  $1$  $0$  $R69C4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $R69C8h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g13_lane[3:0]$  $27$  $24$  $R69C8h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $20$  $R69C8h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g13_lane[3:0]$  $19$  $16$  $R69C8h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $12$  $R69C8h$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g13_lane[3:0]$  $11$  $8$  $R69C8h$  $TBD$  $RW$  $9h$  $TBD$
$$RESERVED$  $7$  $4$  $R69C8h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g13_lane[3:0]$  $3$  $0$  $R69C8h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $28$  $R69CCh$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g13_lane[3:0]$  $27$  $24$  $R69CCh$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R69CCh$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g13_lane[3:0]$  $19$  $16$  $R69CCh$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $R69CCh$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g13_lane[3:0]$  $11$  $8$  $R69CCh$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R69CCh$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g13_lane[3:0]$  $3$  $0$  $R69CCh$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $26$  $R69D0h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g13_lane[1:0]$  $25$  $24$  $R69D0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R69D0h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g13_lane$  $16$  $16$  $R69D0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R69D0h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g13_lane[1:0]$  $9$  $8$  $R69D0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R69D0h$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g13_lane[3:0]$  $3$  $0$  $R69D0h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $25$  $R69D4h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g13_lane$  $24$  $24$  $R69D4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R69D4h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g13_lane$  $16$  $16$  $R69D4h$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g13_lane[7:0]$  $15$  $8$  $R69D4h$  $TBD$  $RW$  $ADh$  $TBD$
$$rxdll_temp_a_g13_lane[7:0]$  $7$  $0$  $R69D4h$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R69D8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R69D8h$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g13_lane$  $0$  $0$  $R69D8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R69DCh$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g14_lane[2:0]$  $26$  $24$  $R69DCh$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R69DCh$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g14_lane[2:0]$  $18$  $16$  $R69DCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R69DCh$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g14_lane$  $8$  $8$  $R69DCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R69DCh$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g14_lane[3:0]$  $3$  $0$  $R69DCh$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $26$  $R69E0h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g14_lane[1:0]$  $25$  $24$  $R69E0h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $R69E0h$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g14_lane$  $16$  $16$  $R69E0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R69E0h$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g14_lane$  $8$  $8$  $R69E0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R69E0h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g14_lane[2:0]$  $2$  $0$  $R69E0h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R69E4h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g14_lane[2:0]$  $26$  $24$  $R69E4h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R69E4h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g14_lane[2:0]$  $18$  $16$  $R69E4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R69E4h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g14_lane$  $8$  $8$  $R69E4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R69E4h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g14_lane[3:0]$  $3$  $0$  $R69E4h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $27$  $R69E8h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g14_lane[2:0]$  $26$  $24$  $R69E8h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R69E8h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g14_lane[2:0]$  $18$  $16$  $R69E8h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $10$  $R69E8h$  $TBD$  $RW$  $0h$  $$
$$intpr_g14_lane[1:0]$  $9$  $8$  $R69E8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R69E8h$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g14_lane[3:0]$  $3$  $0$  $R69E8h$  $TBD$  $RW$  $Eh$  $TBD$
$$RESERVED$  $31$  $27$  $R69ECh$  $TBD$  $RW$  $0h$  $$
$$selmufi_g14_lane[2:0]$  $26$  $24$  $R69ECh$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R69ECh$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g14_lane$  $16$  $16$  $R69ECh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R69ECh$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g14_lane[2:0]$  $10$  $8$  $R69ECh$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R69ECh$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g14_lane[2:0]$  $2$  $0$  $R69ECh$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $31$  $26$  $R69F0h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g14_lane[1:0]$  $25$  $24$  $R69F0h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R69F0h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g14_lane[3:0]$  $19$  $16$  $R69F0h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R69F0h$  $TBD$  $RW$  $0h$  $$
$$selmupi_g14_lane[3:0]$  $11$  $8$  $R69F0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R69F0h$  $TBD$  $RW$  $0h$  $$
$$selmuff_g14_lane[2:0]$  $2$  $0$  $R69F0h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R69F4h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g14_lane[12:8]$  $28$  $24$  $R69F4h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g14_lane[7:0]$  $23$  $16$  $R69F4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R69F4h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g14_lane[13:8]$  $13$  $8$  $R69F4h$  $TBD$  $RW$  $1Bh$  $TBD$
$$rx_foffset_extra_m_g14_lane[7:0]$  $7$  $0$  $R69F4h$  $TBD$  $RW$  $F2h$  $TBD$
$$RESERVED$  $31$  $27$  $R69F8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g14_lane[2:0]$  $26$  $24$  $R69F8h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R69F8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g14_lane[2:0]$  $18$  $16$  $R69F8h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R69F8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g14_lane[2:0]$  $10$  $8$  $R69F8h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R69F8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g14_lane[2:0]$  $2$  $0$  $R69F8h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R69FCh$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g14_lane[2:0]$  $26$  $24$  $R69FCh$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R69FCh$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g14_lane[2:0]$  $18$  $16$  $R69FCh$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $9$  $R69FCh$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g14_lane$  $8$  $8$  $R69FCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R69FCh$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g14_lane$  $0$  $0$  $R69FCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6A00h$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g14_lane$  $24$  $24$  $R6A00h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6A00h$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g14_lane$  $16$  $16$  $R6A00h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6A00h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g14_lane[2:0]$  $10$  $8$  $R6A00h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6A00h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g14_lane[2:0]$  $2$  $0$  $R6A00h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $25$  $R6A04h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g14_lane$  $24$  $24$  $R6A04h$  $TBD$  $RW$  $0h$  $TBD$
$$rxclk_25m_div_g14_lane[7:0]$  $23$  $16$  $R6A04h$  $TBD$  $RW$  $42h$  $TBD$
$$RESERVED$  $15$  $9$  $R6A04h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g14_lane$  $8$  $8$  $R6A04h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R6A04h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g14_lane[1:0]$  $1$  $0$  $R6A04h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R6A08h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g14_lane[3:0]$  $27$  $24$  $R6A08h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $23$  $17$  $R6A08h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g14_lane$  $16$  $16$  $R6A08h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6A08h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g14_lane$  $8$  $8$  $R6A08h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R6A08h$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g14_lane[1:0]$  $1$  $0$  $R6A08h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $R6A0Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g14_lane[3:0]$  $27$  $24$  $R6A0Ch$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $23$  $20$  $R6A0Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g14_lane[3:0]$  $19$  $16$  $R6A0Ch$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $15$  $12$  $R6A0Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g14_lane[3:0]$  $11$  $8$  $R6A0Ch$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $7$  $4$  $R6A0Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g14_lane[3:0]$  $3$  $0$  $R6A0Ch$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $28$  $R6A10h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g14_lane[3:0]$  $27$  $24$  $R6A10h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6A10h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g14_lane[3:0]$  $19$  $16$  $R6A10h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $R6A10h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g14_lane[3:0]$  $11$  $8$  $R6A10h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6A10h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g14_lane[3:0]$  $3$  $0$  $R6A10h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $26$  $R6A14h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g14_lane[1:0]$  $25$  $24$  $R6A14h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6A14h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g14_lane$  $16$  $16$  $R6A14h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R6A14h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g14_lane[1:0]$  $9$  $8$  $R6A14h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6A14h$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g14_lane[3:0]$  $3$  $0$  $R6A14h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $25$  $R6A18h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g14_lane$  $24$  $24$  $R6A18h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6A18h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g14_lane$  $16$  $16$  $R6A18h$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g14_lane[7:0]$  $15$  $8$  $R6A18h$  $TBD$  $RW$  $9Dh$  $TBD$
$$rxdll_temp_a_g14_lane[7:0]$  $7$  $0$  $R6A18h$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R6A1Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R6A1Ch$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g14_lane$  $0$  $0$  $R6A1Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $27$  $R6A20h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g15_lane[2:0]$  $26$  $24$  $R6A20h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6A20h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g15_lane[2:0]$  $18$  $16$  $R6A20h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6A20h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g15_lane$  $8$  $8$  $R6A20h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6A20h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g15_lane[3:0]$  $3$  $0$  $R6A20h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $26$  $R6A24h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g15_lane[1:0]$  $25$  $24$  $R6A24h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $R6A24h$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g15_lane$  $16$  $16$  $R6A24h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6A24h$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g15_lane$  $8$  $8$  $R6A24h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6A24h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g15_lane[2:0]$  $2$  $0$  $R6A24h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R6A28h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g15_lane[2:0]$  $26$  $24$  $R6A28h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6A28h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g15_lane[2:0]$  $18$  $16$  $R6A28h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6A28h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g15_lane$  $8$  $8$  $R6A28h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6A28h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g15_lane[3:0]$  $3$  $0$  $R6A28h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $27$  $R6A2Ch$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g15_lane[2:0]$  $26$  $24$  $R6A2Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6A2Ch$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g15_lane[2:0]$  $18$  $16$  $R6A2Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $10$  $R6A2Ch$  $TBD$  $RW$  $0h$  $$
$$intpr_g15_lane[1:0]$  $9$  $8$  $R6A2Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R6A2Ch$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g15_lane[3:0]$  $3$  $0$  $R6A2Ch$  $TBD$  $RW$  $Eh$  $TBD$
$$RESERVED$  $31$  $27$  $R6A30h$  $TBD$  $RW$  $0h$  $$
$$selmufi_g15_lane[2:0]$  $26$  $24$  $R6A30h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6A30h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g15_lane$  $16$  $16$  $R6A30h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6A30h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g15_lane[2:0]$  $10$  $8$  $R6A30h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6A30h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g15_lane[2:0]$  $2$  $0$  $R6A30h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $26$  $R6A34h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g15_lane[1:0]$  $25$  $24$  $R6A34h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6A34h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g15_lane[3:0]$  $19$  $16$  $R6A34h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R6A34h$  $TBD$  $RW$  $0h$  $$
$$selmupi_g15_lane[3:0]$  $11$  $8$  $R6A34h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6A34h$  $TBD$  $RW$  $0h$  $$
$$selmuff_g15_lane[2:0]$  $2$  $0$  $R6A34h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R6A38h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g15_lane[12:8]$  $28$  $24$  $R6A38h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g15_lane[7:0]$  $23$  $16$  $R6A38h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R6A38h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g15_lane[13:8]$  $13$  $8$  $R6A38h$  $TBD$  $RW$  $1Dh$  $TBD$
$$rx_foffset_extra_m_g15_lane[7:0]$  $7$  $0$  $R6A38h$  $TBD$  $RW$  $76h$  $TBD$
$$RESERVED$  $31$  $27$  $R6A3Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g15_lane[2:0]$  $26$  $24$  $R6A3Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6A3Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g15_lane[2:0]$  $18$  $16$  $R6A3Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R6A3Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g15_lane[2:0]$  $10$  $8$  $R6A3Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6A3Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g15_lane[2:0]$  $2$  $0$  $R6A3Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R6A40h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g15_lane[2:0]$  $26$  $24$  $R6A40h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6A40h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g15_lane[2:0]$  $18$  $16$  $R6A40h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $9$  $R6A40h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g15_lane$  $8$  $8$  $R6A40h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R6A40h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g15_lane$  $0$  $0$  $R6A40h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6A44h$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g15_lane$  $24$  $24$  $R6A44h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6A44h$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g15_lane$  $16$  $16$  $R6A44h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6A44h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g15_lane[2:0]$  $10$  $8$  $R6A44h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6A44h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g15_lane[2:0]$  $2$  $0$  $R6A44h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $25$  $R6A48h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g15_lane$  $24$  $24$  $R6A48h$  $TBD$  $RW$  $1h$  $TBD$
$$rxclk_25m_div_g15_lane[7:0]$  $23$  $16$  $R6A48h$  $TBD$  $RW$  $46h$  $TBD$
$$RESERVED$  $15$  $9$  $R6A48h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g15_lane$  $8$  $8$  $R6A48h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R6A48h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g15_lane[1:0]$  $1$  $0$  $R6A48h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R6A4Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g15_lane[3:0]$  $27$  $24$  $R6A4Ch$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $23$  $17$  $R6A4Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g15_lane$  $16$  $16$  $R6A4Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6A4Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g15_lane$  $8$  $8$  $R6A4Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R6A4Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g15_lane[1:0]$  $1$  $0$  $R6A4Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $R6A50h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g15_lane[3:0]$  $27$  $24$  $R6A50h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $23$  $20$  $R6A50h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g15_lane[3:0]$  $19$  $16$  $R6A50h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $15$  $12$  $R6A50h$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g15_lane[3:0]$  $11$  $8$  $R6A50h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $7$  $4$  $R6A50h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g15_lane[3:0]$  $3$  $0$  $R6A50h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $28$  $R6A54h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g15_lane[3:0]$  $27$  $24$  $R6A54h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6A54h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g15_lane[3:0]$  $19$  $16$  $R6A54h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $R6A54h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g15_lane[3:0]$  $11$  $8$  $R6A54h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6A54h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g15_lane[3:0]$  $3$  $0$  $R6A54h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $26$  $R6A58h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g15_lane[1:0]$  $25$  $24$  $R6A58h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6A58h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g15_lane$  $16$  $16$  $R6A58h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R6A58h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g15_lane[1:0]$  $9$  $8$  $R6A58h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6A58h$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g15_lane[3:0]$  $3$  $0$  $R6A58h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $25$  $R6A5Ch$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g15_lane$  $24$  $24$  $R6A5Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6A5Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g15_lane$  $16$  $16$  $R6A5Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g15_lane[7:0]$  $15$  $8$  $R6A5Ch$  $TBD$  $RW$  $9Dh$  $TBD$
$$rxdll_temp_a_g15_lane[7:0]$  $7$  $0$  $R6A5Ch$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R6A60h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R6A60h$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g15_lane$  $0$  $0$  $R6A60h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $27$  $R6A64h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g16_lane[2:0]$  $26$  $24$  $R6A64h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6A64h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g16_lane[2:0]$  $18$  $16$  $R6A64h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6A64h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g16_lane$  $8$  $8$  $R6A64h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6A64h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g16_lane[3:0]$  $3$  $0$  $R6A64h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $26$  $R6A68h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g16_lane[1:0]$  $25$  $24$  $R6A68h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $17$  $R6A68h$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g16_lane$  $16$  $16$  $R6A68h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6A68h$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g16_lane$  $8$  $8$  $R6A68h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6A68h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g16_lane[2:0]$  $2$  $0$  $R6A68h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R6A6Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g16_lane[2:0]$  $26$  $24$  $R6A6Ch$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6A6Ch$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g16_lane[2:0]$  $18$  $16$  $R6A6Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6A6Ch$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g16_lane$  $8$  $8$  $R6A6Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6A6Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g16_lane[3:0]$  $3$  $0$  $R6A6Ch$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $27$  $R6A70h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g16_lane[2:0]$  $26$  $24$  $R6A70h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6A70h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g16_lane[2:0]$  $18$  $16$  $R6A70h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $10$  $R6A70h$  $TBD$  $RW$  $0h$  $$
$$intpr_g16_lane[1:0]$  $9$  $8$  $R6A70h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R6A70h$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g16_lane[3:0]$  $3$  $0$  $R6A70h$  $TBD$  $RW$  $Eh$  $TBD$
$$RESERVED$  $31$  $27$  $R6A74h$  $TBD$  $RW$  $0h$  $$
$$selmufi_g16_lane[2:0]$  $26$  $24$  $R6A74h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6A74h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g16_lane$  $16$  $16$  $R6A74h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6A74h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g16_lane[2:0]$  $10$  $8$  $R6A74h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6A74h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g16_lane[2:0]$  $2$  $0$  $R6A74h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $31$  $26$  $R6A78h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g16_lane[1:0]$  $25$  $24$  $R6A78h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6A78h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g16_lane[3:0]$  $19$  $16$  $R6A78h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R6A78h$  $TBD$  $RW$  $0h$  $$
$$selmupi_g16_lane[3:0]$  $11$  $8$  $R6A78h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6A78h$  $TBD$  $RW$  $0h$  $$
$$selmuff_g16_lane[2:0]$  $2$  $0$  $R6A78h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R6A7Ch$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g16_lane[12:8]$  $28$  $24$  $R6A7Ch$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g16_lane[7:0]$  $23$  $16$  $R6A7Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R6A7Ch$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g16_lane[13:8]$  $13$  $8$  $R6A7Ch$  $TBD$  $RW$  $1Bh$  $TBD$
$$rx_foffset_extra_m_g16_lane[7:0]$  $7$  $0$  $R6A7Ch$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R6A80h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g16_lane[2:0]$  $26$  $24$  $R6A80h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6A80h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g16_lane[2:0]$  $18$  $16$  $R6A80h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R6A80h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g16_lane[2:0]$  $10$  $8$  $R6A80h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6A80h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g16_lane[2:0]$  $2$  $0$  $R6A80h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R6A84h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g16_lane[2:0]$  $26$  $24$  $R6A84h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6A84h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g16_lane[2:0]$  $18$  $16$  $R6A84h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6A84h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g16_lane$  $8$  $8$  $R6A84h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6A84h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g16_lane$  $0$  $0$  $R6A84h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6A88h$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g16_lane$  $24$  $24$  $R6A88h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6A88h$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g16_lane$  $16$  $16$  $R6A88h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6A88h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g16_lane[2:0]$  $10$  $8$  $R6A88h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6A88h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g16_lane[2:0]$  $2$  $0$  $R6A88h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6A8Ch$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g16_lane$  $24$  $24$  $R6A8Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rxclk_25m_div_g16_lane[7:0]$  $23$  $16$  $R6A8Ch$  $TBD$  $RW$  $56h$  $TBD$
$$RESERVED$  $15$  $9$  $R6A8Ch$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g16_lane$  $8$  $8$  $R6A8Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R6A8Ch$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g16_lane[1:0]$  $1$  $0$  $R6A8Ch$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R6A90h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g16_lane[3:0]$  $27$  $24$  $R6A90h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $23$  $17$  $R6A90h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g16_lane$  $16$  $16$  $R6A90h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6A90h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g16_lane$  $8$  $8$  $R6A90h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R6A90h$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g16_lane[1:0]$  $1$  $0$  $R6A90h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $R6A94h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g16_lane[3:0]$  $27$  $24$  $R6A94h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $20$  $R6A94h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g16_lane[3:0]$  $19$  $16$  $R6A94h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $12$  $R6A94h$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g16_lane[3:0]$  $11$  $8$  $R6A94h$  $TBD$  $RW$  $9h$  $TBD$
$$RESERVED$  $7$  $4$  $R6A94h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g16_lane[3:0]$  $3$  $0$  $R6A94h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $28$  $R6A98h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g16_lane[3:0]$  $27$  $24$  $R6A98h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6A98h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g16_lane[3:0]$  $19$  $16$  $R6A98h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $R6A98h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g16_lane[3:0]$  $11$  $8$  $R6A98h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6A98h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g16_lane[3:0]$  $3$  $0$  $R6A98h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $26$  $R6A9Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g16_lane[1:0]$  $25$  $24$  $R6A9Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6A9Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g16_lane$  $16$  $16$  $R6A9Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R6A9Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g16_lane[1:0]$  $9$  $8$  $R6A9Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R6A9Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g16_lane[3:0]$  $3$  $0$  $R6A9Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $25$  $R6AA0h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g16_lane$  $24$  $24$  $R6AA0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6AA0h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g16_lane$  $16$  $16$  $R6AA0h$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g16_lane[7:0]$  $15$  $8$  $R6AA0h$  $TBD$  $RW$  $9Dh$  $TBD$
$$rxdll_temp_a_g16_lane[7:0]$  $7$  $0$  $R6AA0h$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R6AA4h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R6AA4h$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g16_lane$  $0$  $0$  $R6AA4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6AA8h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g17_lane[2:0]$  $26$  $24$  $R6AA8h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6AA8h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g17_lane[2:0]$  $18$  $16$  $R6AA8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6AA8h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g17_lane$  $8$  $8$  $R6AA8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6AA8h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g17_lane[3:0]$  $3$  $0$  $R6AA8h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $26$  $R6AACh$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g17_lane[1:0]$  $25$  $24$  $R6AACh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6AACh$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g17_lane$  $16$  $16$  $R6AACh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6AACh$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g17_lane$  $8$  $8$  $R6AACh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6AACh$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g17_lane[2:0]$  $2$  $0$  $R6AACh$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R6AB0h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g17_lane[2:0]$  $26$  $24$  $R6AB0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6AB0h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g17_lane[2:0]$  $18$  $16$  $R6AB0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $9$  $R6AB0h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g17_lane$  $8$  $8$  $R6AB0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6AB0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g17_lane[3:0]$  $3$  $0$  $R6AB0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R6AB4h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g17_lane[2:0]$  $26$  $24$  $R6AB4h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $23$  $19$  $R6AB4h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g17_lane[2:0]$  $18$  $16$  $R6AB4h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $10$  $R6AB4h$  $TBD$  $RW$  $0h$  $$
$$intpr_g17_lane[1:0]$  $9$  $8$  $R6AB4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6AB4h$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g17_lane[3:0]$  $3$  $0$  $R6AB4h$  $TBD$  $RW$  $Bh$  $TBD$
$$RESERVED$  $31$  $27$  $R6AB8h$  $TBD$  $RW$  $0h$  $$
$$selmufi_g17_lane[2:0]$  $26$  $24$  $R6AB8h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6AB8h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g17_lane$  $16$  $16$  $R6AB8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6AB8h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g17_lane[2:0]$  $10$  $8$  $R6AB8h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $3$  $R6AB8h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g17_lane[2:0]$  $2$  $0$  $R6AB8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $R6ABCh$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g17_lane[1:0]$  $25$  $24$  $R6ABCh$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6ABCh$  $TBD$  $RW$  $0h$  $$
$$selmupf_g17_lane[3:0]$  $19$  $16$  $R6ABCh$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R6ABCh$  $TBD$  $RW$  $0h$  $$
$$selmupi_g17_lane[3:0]$  $11$  $8$  $R6ABCh$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6ABCh$  $TBD$  $RW$  $0h$  $$
$$selmuff_g17_lane[2:0]$  $2$  $0$  $R6ABCh$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R6AC0h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g17_lane[12:8]$  $28$  $24$  $R6AC0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g17_lane[7:0]$  $23$  $16$  $R6AC0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R6AC0h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g17_lane[13:8]$  $13$  $8$  $R6AC0h$  $TBD$  $RW$  $1Bh$  $TBD$
$$rx_foffset_extra_m_g17_lane[7:0]$  $7$  $0$  $R6AC0h$  $TBD$  $RW$  $20h$  $TBD$
$$RESERVED$  $31$  $27$  $R6AC4h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g17_lane[2:0]$  $26$  $24$  $R6AC4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6AC4h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g17_lane[2:0]$  $18$  $16$  $R6AC4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R6AC4h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g17_lane[2:0]$  $10$  $8$  $R6AC4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6AC4h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g17_lane[2:0]$  $2$  $0$  $R6AC4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R6AC8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g17_lane[2:0]$  $26$  $24$  $R6AC8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6AC8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g17_lane[2:0]$  $18$  $16$  $R6AC8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6AC8h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g17_lane$  $8$  $8$  $R6AC8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6AC8h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g17_lane$  $0$  $0$  $R6AC8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6ACCh$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g17_lane$  $24$  $24$  $R6ACCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6ACCh$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g17_lane$  $16$  $16$  $R6ACCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6ACCh$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g17_lane[2:0]$  $10$  $8$  $R6ACCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6ACCh$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g17_lane[2:0]$  $2$  $0$  $R6ACCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6AD0h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g17_lane$  $24$  $24$  $R6AD0h$  $TBD$  $RW$  $1h$  $TBD$
$$rxclk_25m_div_g17_lane[7:0]$  $23$  $16$  $R6AD0h$  $TBD$  $RW$  $56h$  $TBD$
$$RESERVED$  $15$  $9$  $R6AD0h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g17_lane$  $8$  $8$  $R6AD0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R6AD0h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g17_lane[1:0]$  $1$  $0$  $R6AD0h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R6AD4h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g17_lane[3:0]$  $27$  $24$  $R6AD4h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $17$  $R6AD4h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g17_lane$  $16$  $16$  $R6AD4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6AD4h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g17_lane$  $8$  $8$  $R6AD4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R6AD4h$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g17_lane[1:0]$  $1$  $0$  $R6AD4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $28$  $R6AD8h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g17_lane[3:0]$  $27$  $24$  $R6AD8h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $20$  $R6AD8h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g17_lane[3:0]$  $19$  $16$  $R6AD8h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $12$  $R6AD8h$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g17_lane[3:0]$  $11$  $8$  $R6AD8h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $4$  $R6AD8h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g17_lane[3:0]$  $3$  $0$  $R6AD8h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $31$  $28$  $R6ADCh$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g17_lane[3:0]$  $27$  $24$  $R6ADCh$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $23$  $20$  $R6ADCh$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g17_lane[3:0]$  $19$  $16$  $R6ADCh$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $15$  $12$  $R6ADCh$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g17_lane[3:0]$  $11$  $8$  $R6ADCh$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $7$  $4$  $R6ADCh$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g17_lane[3:0]$  $3$  $0$  $R6ADCh$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $26$  $R6AE0h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g17_lane[1:0]$  $25$  $24$  $R6AE0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6AE0h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g17_lane$  $16$  $16$  $R6AE0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R6AE0h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g17_lane[1:0]$  $9$  $8$  $R6AE0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R6AE0h$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g17_lane[3:0]$  $3$  $0$  $R6AE0h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $25$  $R6AE4h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g17_lane$  $24$  $24$  $R6AE4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6AE4h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g17_lane$  $16$  $16$  $R6AE4h$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g17_lane[7:0]$  $15$  $8$  $R6AE4h$  $TBD$  $RW$  $A9h$  $TBD$
$$rxdll_temp_a_g17_lane[7:0]$  $7$  $0$  $R6AE4h$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R6AE8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R6AE8h$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g17_lane$  $0$  $0$  $R6AE8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6AECh$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g18_lane[2:0]$  $26$  $24$  $R6AECh$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6AECh$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g18_lane[2:0]$  $18$  $16$  $R6AECh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6AECh$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g18_lane$  $8$  $8$  $R6AECh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6AECh$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g18_lane[3:0]$  $3$  $0$  $R6AECh$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $26$  $R6AF0h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g18_lane[1:0]$  $25$  $24$  $R6AF0h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $R6AF0h$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g18_lane$  $16$  $16$  $R6AF0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6AF0h$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g18_lane$  $8$  $8$  $R6AF0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6AF0h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g18_lane[2:0]$  $2$  $0$  $R6AF0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R6AF4h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g18_lane[2:0]$  $26$  $24$  $R6AF4h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6AF4h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g18_lane[2:0]$  $18$  $16$  $R6AF4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6AF4h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g18_lane$  $8$  $8$  $R6AF4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6AF4h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g18_lane[3:0]$  $3$  $0$  $R6AF4h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R6AF8h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g18_lane[2:0]$  $26$  $24$  $R6AF8h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $23$  $19$  $R6AF8h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g18_lane[2:0]$  $18$  $16$  $R6AF8h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $10$  $R6AF8h$  $TBD$  $RW$  $0h$  $$
$$intpr_g18_lane[1:0]$  $9$  $8$  $R6AF8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6AF8h$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g18_lane[3:0]$  $3$  $0$  $R6AF8h$  $TBD$  $RW$  $Bh$  $TBD$
$$RESERVED$  $31$  $27$  $R6AFCh$  $TBD$  $RW$  $0h$  $$
$$selmufi_g18_lane[2:0]$  $26$  $24$  $R6AFCh$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6AFCh$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g18_lane$  $16$  $16$  $R6AFCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6AFCh$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g18_lane[2:0]$  $10$  $8$  $R6AFCh$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $3$  $R6AFCh$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g18_lane[2:0]$  $2$  $0$  $R6AFCh$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $31$  $26$  $R6B00h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g18_lane[1:0]$  $25$  $24$  $R6B00h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6B00h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g18_lane[3:0]$  $19$  $16$  $R6B00h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R6B00h$  $TBD$  $RW$  $0h$  $$
$$selmupi_g18_lane[3:0]$  $11$  $8$  $R6B00h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6B00h$  $TBD$  $RW$  $0h$  $$
$$selmuff_g18_lane[2:0]$  $2$  $0$  $R6B00h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R6B04h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g18_lane[12:8]$  $28$  $24$  $R6B04h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g18_lane[7:0]$  $23$  $16$  $R6B04h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R6B04h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g18_lane[13:8]$  $13$  $8$  $R6B04h$  $TBD$  $RW$  $1Bh$  $TBD$
$$rx_foffset_extra_m_g18_lane[7:0]$  $7$  $0$  $R6B04h$  $TBD$  $RW$  $20h$  $TBD$
$$RESERVED$  $31$  $27$  $R6B08h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g18_lane[2:0]$  $26$  $24$  $R6B08h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6B08h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g18_lane[2:0]$  $18$  $16$  $R6B08h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R6B08h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g18_lane[2:0]$  $10$  $8$  $R6B08h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6B08h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g18_lane[2:0]$  $2$  $0$  $R6B08h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R6B0Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g18_lane[2:0]$  $26$  $24$  $R6B0Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6B0Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g18_lane[2:0]$  $18$  $16$  $R6B0Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6B0Ch$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g18_lane$  $8$  $8$  $R6B0Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6B0Ch$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g18_lane$  $0$  $0$  $R6B0Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6B10h$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g18_lane$  $24$  $24$  $R6B10h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6B10h$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g18_lane$  $16$  $16$  $R6B10h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6B10h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g18_lane[2:0]$  $10$  $8$  $R6B10h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6B10h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g18_lane[2:0]$  $2$  $0$  $R6B10h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6B14h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g18_lane$  $24$  $24$  $R6B14h$  $TBD$  $RW$  $1h$  $TBD$
$$rxclk_25m_div_g18_lane[7:0]$  $23$  $16$  $R6B14h$  $TBD$  $RW$  $56h$  $TBD$
$$RESERVED$  $15$  $9$  $R6B14h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g18_lane$  $8$  $8$  $R6B14h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R6B14h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g18_lane[1:0]$  $1$  $0$  $R6B14h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R6B18h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g18_lane[3:0]$  $27$  $24$  $R6B18h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $23$  $17$  $R6B18h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g18_lane$  $16$  $16$  $R6B18h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6B18h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g18_lane$  $8$  $8$  $R6B18h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R6B18h$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g18_lane[1:0]$  $1$  $0$  $R6B18h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $R6B1Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g18_lane[3:0]$  $27$  $24$  $R6B1Ch$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $20$  $R6B1Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g18_lane[3:0]$  $19$  $16$  $R6B1Ch$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $12$  $R6B1Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g18_lane[3:0]$  $11$  $8$  $R6B1Ch$  $TBD$  $RW$  $9h$  $TBD$
$$RESERVED$  $7$  $4$  $R6B1Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g18_lane[3:0]$  $3$  $0$  $R6B1Ch$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $28$  $R6B20h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g18_lane[3:0]$  $27$  $24$  $R6B20h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6B20h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g18_lane[3:0]$  $19$  $16$  $R6B20h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $R6B20h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g18_lane[3:0]$  $11$  $8$  $R6B20h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6B20h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g18_lane[3:0]$  $3$  $0$  $R6B20h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $26$  $R6B24h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g18_lane[1:0]$  $25$  $24$  $R6B24h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6B24h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g18_lane$  $16$  $16$  $R6B24h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R6B24h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g18_lane[1:0]$  $9$  $8$  $R6B24h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R6B24h$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g18_lane[3:0]$  $3$  $0$  $R6B24h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $25$  $R6B28h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g18_lane$  $24$  $24$  $R6B28h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6B28h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g18_lane$  $16$  $16$  $R6B28h$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g18_lane[7:0]$  $15$  $8$  $R6B28h$  $TBD$  $RW$  $A9h$  $TBD$
$$rxdll_temp_a_g18_lane[7:0]$  $7$  $0$  $R6B28h$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R6B2Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R6B2Ch$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g18_lane$  $0$  $0$  $R6B2Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6B30h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g19_lane[2:0]$  $26$  $24$  $R6B30h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6B30h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g19_lane[2:0]$  $18$  $16$  $R6B30h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6B30h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g19_lane$  $8$  $8$  $R6B30h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6B30h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g19_lane[3:0]$  $3$  $0$  $R6B30h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $26$  $R6B34h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g19_lane[1:0]$  $25$  $24$  $R6B34h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $R6B34h$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g19_lane$  $16$  $16$  $R6B34h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6B34h$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g19_lane$  $8$  $8$  $R6B34h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6B34h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g19_lane[2:0]$  $2$  $0$  $R6B34h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R6B38h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g19_lane[2:0]$  $26$  $24$  $R6B38h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6B38h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g19_lane[2:0]$  $18$  $16$  $R6B38h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6B38h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g19_lane$  $8$  $8$  $R6B38h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6B38h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g19_lane[3:0]$  $3$  $0$  $R6B38h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R6B3Ch$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g19_lane[2:0]$  $26$  $24$  $R6B3Ch$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $23$  $19$  $R6B3Ch$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g19_lane[2:0]$  $18$  $16$  $R6B3Ch$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $10$  $R6B3Ch$  $TBD$  $RW$  $0h$  $$
$$intpr_g19_lane[1:0]$  $9$  $8$  $R6B3Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6B3Ch$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g19_lane[3:0]$  $3$  $0$  $R6B3Ch$  $TBD$  $RW$  $Bh$  $TBD$
$$RESERVED$  $31$  $27$  $R6B40h$  $TBD$  $RW$  $0h$  $$
$$selmufi_g19_lane[2:0]$  $26$  $24$  $R6B40h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6B40h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g19_lane$  $16$  $16$  $R6B40h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6B40h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g19_lane[2:0]$  $10$  $8$  $R6B40h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $3$  $R6B40h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g19_lane[2:0]$  $2$  $0$  $R6B40h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $31$  $26$  $R6B44h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g19_lane[1:0]$  $25$  $24$  $R6B44h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6B44h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g19_lane[3:0]$  $19$  $16$  $R6B44h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R6B44h$  $TBD$  $RW$  $0h$  $$
$$selmupi_g19_lane[3:0]$  $11$  $8$  $R6B44h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6B44h$  $TBD$  $RW$  $0h$  $$
$$selmuff_g19_lane[2:0]$  $2$  $0$  $R6B44h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R6B48h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g19_lane[12:8]$  $28$  $24$  $R6B48h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g19_lane[7:0]$  $23$  $16$  $R6B48h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R6B48h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g19_lane[13:8]$  $13$  $8$  $R6B48h$  $TBD$  $RW$  $1Bh$  $TBD$
$$rx_foffset_extra_m_g19_lane[7:0]$  $7$  $0$  $R6B48h$  $TBD$  $RW$  $20h$  $TBD$
$$RESERVED$  $31$  $27$  $R6B4Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g19_lane[2:0]$  $26$  $24$  $R6B4Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6B4Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g19_lane[2:0]$  $18$  $16$  $R6B4Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R6B4Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g19_lane[2:0]$  $10$  $8$  $R6B4Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6B4Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g19_lane[2:0]$  $2$  $0$  $R6B4Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R6B50h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g19_lane[2:0]$  $26$  $24$  $R6B50h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6B50h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g19_lane[2:0]$  $18$  $16$  $R6B50h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $9$  $R6B50h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g19_lane$  $8$  $8$  $R6B50h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R6B50h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g19_lane$  $0$  $0$  $R6B50h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6B54h$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g19_lane$  $24$  $24$  $R6B54h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6B54h$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g19_lane$  $16$  $16$  $R6B54h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6B54h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g19_lane[2:0]$  $10$  $8$  $R6B54h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6B54h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g19_lane[2:0]$  $2$  $0$  $R6B54h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $25$  $R6B58h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g19_lane$  $24$  $24$  $R6B58h$  $TBD$  $RW$  $1h$  $TBD$
$$rxclk_25m_div_g19_lane[7:0]$  $23$  $16$  $R6B58h$  $TBD$  $RW$  $56h$  $TBD$
$$RESERVED$  $15$  $9$  $R6B58h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g19_lane$  $8$  $8$  $R6B58h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R6B58h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g19_lane[1:0]$  $1$  $0$  $R6B58h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R6B5Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g19_lane[3:0]$  $27$  $24$  $R6B5Ch$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $23$  $17$  $R6B5Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g19_lane$  $16$  $16$  $R6B5Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6B5Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g19_lane$  $8$  $8$  $R6B5Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R6B5Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g19_lane[1:0]$  $1$  $0$  $R6B5Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $R6B60h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g19_lane[3:0]$  $27$  $24$  $R6B60h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $23$  $20$  $R6B60h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g19_lane[3:0]$  $19$  $16$  $R6B60h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $15$  $12$  $R6B60h$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g19_lane[3:0]$  $11$  $8$  $R6B60h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $7$  $4$  $R6B60h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g19_lane[3:0]$  $3$  $0$  $R6B60h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $28$  $R6B64h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g19_lane[3:0]$  $27$  $24$  $R6B64h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6B64h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g19_lane[3:0]$  $19$  $16$  $R6B64h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $R6B64h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g19_lane[3:0]$  $11$  $8$  $R6B64h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6B64h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g19_lane[3:0]$  $3$  $0$  $R6B64h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $26$  $R6B68h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g19_lane[1:0]$  $25$  $24$  $R6B68h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6B68h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g19_lane$  $16$  $16$  $R6B68h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R6B68h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g19_lane[1:0]$  $9$  $8$  $R6B68h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6B68h$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g19_lane[3:0]$  $3$  $0$  $R6B68h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $25$  $R6B6Ch$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g19_lane$  $24$  $24$  $R6B6Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6B6Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g19_lane$  $16$  $16$  $R6B6Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g19_lane[7:0]$  $15$  $8$  $R6B6Ch$  $TBD$  $RW$  $A9h$  $TBD$
$$rxdll_temp_a_g19_lane[7:0]$  $7$  $0$  $R6B6Ch$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R6B70h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R6B70h$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g19_lane$  $0$  $0$  $R6B70h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $27$  $R6B74h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g20_lane[2:0]$  $26$  $24$  $R6B74h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6B74h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g20_lane[2:0]$  $18$  $16$  $R6B74h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $15$  $9$  $R6B74h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g20_lane$  $8$  $8$  $R6B74h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6B74h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g20_lane[3:0]$  $3$  $0$  $R6B74h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $R6B78h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g20_lane[1:0]$  $25$  $24$  $R6B78h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6B78h$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g20_lane$  $16$  $16$  $R6B78h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6B78h$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g20_lane$  $8$  $8$  $R6B78h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6B78h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g20_lane[2:0]$  $2$  $0$  $R6B78h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $27$  $R6B7Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g20_lane[2:0]$  $26$  $24$  $R6B7Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $19$  $R6B7Ch$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g20_lane[2:0]$  $18$  $16$  $R6B7Ch$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $15$  $9$  $R6B7Ch$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g20_lane$  $8$  $8$  $R6B7Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6B7Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g20_lane[3:0]$  $3$  $0$  $R6B7Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6B80h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g20_lane[2:0]$  $26$  $24$  $R6B80h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6B80h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g20_lane[2:0]$  $18$  $16$  $R6B80h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $10$  $R6B80h$  $TBD$  $RW$  $0h$  $$
$$intpr_g20_lane[1:0]$  $9$  $8$  $R6B80h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6B80h$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g20_lane[3:0]$  $3$  $0$  $R6B80h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $27$  $R6B84h$  $TBD$  $RW$  $0h$  $$
$$selmufi_g20_lane[2:0]$  $26$  $24$  $R6B84h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6B84h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g20_lane$  $16$  $16$  $R6B84h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6B84h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g20_lane[2:0]$  $10$  $8$  $R6B84h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6B84h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g20_lane[2:0]$  $2$  $0$  $R6B84h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R6B88h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g20_lane[1:0]$  $25$  $24$  $R6B88h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6B88h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g20_lane[3:0]$  $19$  $16$  $R6B88h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R6B88h$  $TBD$  $RW$  $0h$  $$
$$selmupi_g20_lane[3:0]$  $11$  $8$  $R6B88h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6B88h$  $TBD$  $RW$  $0h$  $$
$$selmuff_g20_lane[2:0]$  $2$  $0$  $R6B88h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R6B8Ch$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g20_lane[12:8]$  $28$  $24$  $R6B8Ch$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g20_lane[7:0]$  $23$  $16$  $R6B8Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R6B8Ch$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g20_lane[13:8]$  $13$  $8$  $R6B8Ch$  $TBD$  $RW$  $15h$  $TBD$
$$rx_foffset_extra_m_g20_lane[7:0]$  $7$  $0$  $R6B8Ch$  $TBD$  $RW$  $B3h$  $TBD$
$$RESERVED$  $31$  $27$  $R6B90h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g20_lane[2:0]$  $26$  $24$  $R6B90h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6B90h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g20_lane[2:0]$  $18$  $16$  $R6B90h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6B90h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g20_lane[2:0]$  $10$  $8$  $R6B90h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6B90h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g20_lane[2:0]$  $2$  $0$  $R6B90h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $27$  $R6B94h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g20_lane[2:0]$  $26$  $24$  $R6B94h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6B94h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g20_lane[2:0]$  $18$  $16$  $R6B94h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6B94h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g20_lane$  $8$  $8$  $R6B94h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6B94h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g20_lane$  $0$  $0$  $R6B94h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R6B98h$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g20_lane$  $24$  $24$  $R6B98h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6B98h$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g20_lane$  $16$  $16$  $R6B98h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6B98h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g20_lane[2:0]$  $10$  $8$  $R6B98h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6B98h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g20_lane[2:0]$  $2$  $0$  $R6B98h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6B9Ch$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g20_lane$  $24$  $24$  $R6B9Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rxclk_25m_div_g20_lane[7:0]$  $23$  $16$  $R6B9Ch$  $TBD$  $RW$  $89h$  $TBD$
$$RESERVED$  $15$  $9$  $R6B9Ch$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g20_lane$  $8$  $8$  $R6B9Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R6B9Ch$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g20_lane[1:0]$  $1$  $0$  $R6B9Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $R6BA0h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g20_lane[3:0]$  $27$  $24$  $R6BA0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6BA0h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g20_lane$  $16$  $16$  $R6BA0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6BA0h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g20_lane$  $8$  $8$  $R6BA0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R6BA0h$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g20_lane[1:0]$  $1$  $0$  $R6BA0h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R6BA4h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g20_lane[3:0]$  $27$  $24$  $R6BA4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $R6BA4h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g20_lane[3:0]$  $19$  $16$  $R6BA4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R6BA4h$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g20_lane[3:0]$  $11$  $8$  $R6BA4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6BA4h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g20_lane[3:0]$  $3$  $0$  $R6BA4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $R6BA8h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g20_lane[3:0]$  $27$  $24$  $R6BA8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $R6BA8h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g20_lane[3:0]$  $19$  $16$  $R6BA8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R6BA8h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g20_lane[3:0]$  $11$  $8$  $R6BA8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6BA8h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g20_lane[3:0]$  $3$  $0$  $R6BA8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $R6BACh$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g20_lane[1:0]$  $25$  $24$  $R6BACh$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $R6BACh$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g20_lane$  $16$  $16$  $R6BACh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R6BACh$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g20_lane[1:0]$  $9$  $8$  $R6BACh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6BACh$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g20_lane[3:0]$  $3$  $0$  $R6BACh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R6BB0h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g20_lane$  $24$  $24$  $R6BB0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6BB0h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g20_lane$  $16$  $16$  $R6BB0h$  $TBD$  $RW$  $1h$  $TBD$
$$rxdll_temp_b_g20_lane[7:0]$  $15$  $8$  $R6BB0h$  $TBD$  $RW$  $ADh$  $TBD$
$$rxdll_temp_a_g20_lane[7:0]$  $7$  $0$  $R6BB0h$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R6BB4h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R6BB4h$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g20_lane$  $0$  $0$  $R6BB4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6BB8h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g21_lane[2:0]$  $26$  $24$  $R6BB8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $19$  $R6BB8h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g21_lane[2:0]$  $18$  $16$  $R6BB8h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $9$  $R6BB8h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g21_lane$  $8$  $8$  $R6BB8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6BB8h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g21_lane[3:0]$  $3$  $0$  $R6BB8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R6BBCh$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g21_lane[1:0]$  $25$  $24$  $R6BBCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6BBCh$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g21_lane$  $16$  $16$  $R6BBCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6BBCh$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g21_lane$  $8$  $8$  $R6BBCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6BBCh$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g21_lane[2:0]$  $2$  $0$  $R6BBCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6BC0h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g21_lane[2:0]$  $26$  $24$  $R6BC0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $19$  $R6BC0h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g21_lane[2:0]$  $18$  $16$  $R6BC0h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $9$  $R6BC0h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g21_lane$  $8$  $8$  $R6BC0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6BC0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g21_lane[3:0]$  $3$  $0$  $R6BC0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $27$  $R6BC4h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g21_lane[2:0]$  $26$  $24$  $R6BC4h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6BC4h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g21_lane[2:0]$  $18$  $16$  $R6BC4h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $10$  $R6BC4h$  $TBD$  $RW$  $0h$  $$
$$intpr_g21_lane[1:0]$  $9$  $8$  $R6BC4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6BC4h$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g21_lane[3:0]$  $3$  $0$  $R6BC4h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $27$  $R6BC8h$  $TBD$  $RW$  $0h$  $$
$$selmufi_g21_lane[2:0]$  $26$  $24$  $R6BC8h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6BC8h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g21_lane$  $16$  $16$  $R6BC8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6BC8h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g21_lane[2:0]$  $10$  $8$  $R6BC8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6BC8h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g21_lane[2:0]$  $2$  $0$  $R6BC8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R6BCCh$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g21_lane[1:0]$  $25$  $24$  $R6BCCh$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6BCCh$  $TBD$  $RW$  $0h$  $$
$$selmupf_g21_lane[3:0]$  $19$  $16$  $R6BCCh$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R6BCCh$  $TBD$  $RW$  $0h$  $$
$$selmupi_g21_lane[3:0]$  $11$  $8$  $R6BCCh$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6BCCh$  $TBD$  $RW$  $0h$  $$
$$selmuff_g21_lane[2:0]$  $2$  $0$  $R6BCCh$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R6BD0h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g21_lane[12:8]$  $28$  $24$  $R6BD0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g21_lane[7:0]$  $23$  $16$  $R6BD0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R6BD0h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g21_lane[13:8]$  $13$  $8$  $R6BD0h$  $TBD$  $RW$  $15h$  $TBD$
$$rx_foffset_extra_m_g21_lane[7:0]$  $7$  $0$  $R6BD0h$  $TBD$  $RW$  $Ah$  $TBD$
$$RESERVED$  $31$  $27$  $R6BD4h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g21_lane[2:0]$  $26$  $24$  $R6BD4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6BD4h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g21_lane[2:0]$  $18$  $16$  $R6BD4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R6BD4h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g21_lane[2:0]$  $10$  $8$  $R6BD4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6BD4h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g21_lane[2:0]$  $2$  $0$  $R6BD4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $27$  $R6BD8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g21_lane[2:0]$  $26$  $24$  $R6BD8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6BD8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g21_lane[2:0]$  $18$  $16$  $R6BD8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6BD8h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g21_lane$  $8$  $8$  $R6BD8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6BD8h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g21_lane$  $0$  $0$  $R6BD8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R6BDCh$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g21_lane$  $24$  $24$  $R6BDCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6BDCh$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g21_lane$  $16$  $16$  $R6BDCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6BDCh$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g21_lane[2:0]$  $10$  $8$  $R6BDCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6BDCh$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g21_lane[2:0]$  $2$  $0$  $R6BDCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6BE0h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g21_lane$  $24$  $24$  $R6BE0h$  $TBD$  $RW$  $1h$  $TBD$
$$rxclk_25m_div_g21_lane[7:0]$  $23$  $16$  $R6BE0h$  $TBD$  $RW$  $64h$  $TBD$
$$RESERVED$  $15$  $9$  $R6BE0h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g21_lane$  $8$  $8$  $R6BE0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R6BE0h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g21_lane[1:0]$  $1$  $0$  $R6BE0h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $28$  $R6BE4h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g21_lane[3:0]$  $27$  $24$  $R6BE4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6BE4h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g21_lane$  $16$  $16$  $R6BE4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6BE4h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g21_lane$  $8$  $8$  $R6BE4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R6BE4h$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g21_lane[1:0]$  $1$  $0$  $R6BE4h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R6BE8h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g21_lane[3:0]$  $27$  $24$  $R6BE8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $R6BE8h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g21_lane[3:0]$  $19$  $16$  $R6BE8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R6BE8h$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g21_lane[3:0]$  $11$  $8$  $R6BE8h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6BE8h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g21_lane[3:0]$  $3$  $0$  $R6BE8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $R6BECh$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g21_lane[3:0]$  $27$  $24$  $R6BECh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $R6BECh$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g21_lane[3:0]$  $19$  $16$  $R6BECh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R6BECh$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g21_lane[3:0]$  $11$  $8$  $R6BECh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6BECh$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g21_lane[3:0]$  $3$  $0$  $R6BECh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $R6BF0h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g21_lane[1:0]$  $25$  $24$  $R6BF0h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $R6BF0h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g21_lane$  $16$  $16$  $R6BF0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R6BF0h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g21_lane[1:0]$  $9$  $8$  $R6BF0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6BF0h$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g21_lane[3:0]$  $3$  $0$  $R6BF0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R6BF4h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g21_lane$  $24$  $24$  $R6BF4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6BF4h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g21_lane$  $16$  $16$  $R6BF4h$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g21_lane[7:0]$  $15$  $8$  $R6BF4h$  $TBD$  $RW$  $ADh$  $TBD$
$$rxdll_temp_a_g21_lane[7:0]$  $7$  $0$  $R6BF4h$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R6BF8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R6BF8h$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g21_lane$  $0$  $0$  $R6BF8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6BFCh$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g22_lane[2:0]$  $26$  $24$  $R6BFCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $19$  $R6BFCh$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g22_lane[2:0]$  $18$  $16$  $R6BFCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6BFCh$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g22_lane$  $8$  $8$  $R6BFCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6BFCh$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g22_lane[3:0]$  $3$  $0$  $R6BFCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R6C00h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g22_lane[1:0]$  $25$  $24$  $R6C00h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6C00h$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g22_lane$  $16$  $16$  $R6C00h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6C00h$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g22_lane$  $8$  $8$  $R6C00h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6C00h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g22_lane[2:0]$  $2$  $0$  $R6C00h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6C04h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g22_lane[2:0]$  $26$  $24$  $R6C04h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6C04h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g22_lane[2:0]$  $18$  $16$  $R6C04h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $9$  $R6C04h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g22_lane$  $8$  $8$  $R6C04h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6C04h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g22_lane[3:0]$  $3$  $0$  $R6C04h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $27$  $R6C08h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g22_lane[2:0]$  $26$  $24$  $R6C08h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6C08h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g22_lane[2:0]$  $18$  $16$  $R6C08h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $10$  $R6C08h$  $TBD$  $RW$  $0h$  $$
$$intpr_g22_lane[1:0]$  $9$  $8$  $R6C08h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6C08h$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g22_lane[3:0]$  $3$  $0$  $R6C08h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $27$  $R6C0Ch$  $TBD$  $RW$  $0h$  $$
$$selmufi_g22_lane[2:0]$  $26$  $24$  $R6C0Ch$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6C0Ch$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g22_lane$  $16$  $16$  $R6C0Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6C0Ch$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g22_lane[2:0]$  $10$  $8$  $R6C0Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6C0Ch$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g22_lane[2:0]$  $2$  $0$  $R6C0Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R6C10h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g22_lane[1:0]$  $25$  $24$  $R6C10h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6C10h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g22_lane[3:0]$  $19$  $16$  $R6C10h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R6C10h$  $TBD$  $RW$  $0h$  $$
$$selmupi_g22_lane[3:0]$  $11$  $8$  $R6C10h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6C10h$  $TBD$  $RW$  $0h$  $$
$$selmuff_g22_lane[2:0]$  $2$  $0$  $R6C10h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R6C14h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g22_lane[12:8]$  $28$  $24$  $R6C14h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g22_lane[7:0]$  $23$  $16$  $R6C14h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R6C14h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g22_lane[13:8]$  $13$  $8$  $R6C14h$  $TBD$  $RW$  $15h$  $TBD$
$$rx_foffset_extra_m_g22_lane[7:0]$  $7$  $0$  $R6C14h$  $TBD$  $RW$  $Ah$  $TBD$
$$RESERVED$  $31$  $27$  $R6C18h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g22_lane[2:0]$  $26$  $24$  $R6C18h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6C18h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g22_lane[2:0]$  $18$  $16$  $R6C18h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R6C18h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g22_lane[2:0]$  $10$  $8$  $R6C18h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6C18h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g22_lane[2:0]$  $2$  $0$  $R6C18h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R6C1Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g22_lane[2:0]$  $26$  $24$  $R6C1Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6C1Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g22_lane[2:0]$  $18$  $16$  $R6C1Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6C1Ch$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g22_lane$  $8$  $8$  $R6C1Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6C1Ch$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g22_lane$  $0$  $0$  $R6C1Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6C20h$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g22_lane$  $24$  $24$  $R6C20h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6C20h$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g22_lane$  $16$  $16$  $R6C20h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6C20h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g22_lane[2:0]$  $10$  $8$  $R6C20h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6C20h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g22_lane[2:0]$  $2$  $0$  $R6C20h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6C24h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g22_lane$  $24$  $24$  $R6C24h$  $TBD$  $RW$  $1h$  $TBD$
$$rxclk_25m_div_g22_lane[7:0]$  $23$  $16$  $R6C24h$  $TBD$  $RW$  $64h$  $TBD$
$$RESERVED$  $15$  $9$  $R6C24h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g22_lane$  $8$  $8$  $R6C24h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R6C24h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g22_lane[1:0]$  $1$  $0$  $R6C24h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $28$  $R6C28h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g22_lane[3:0]$  $27$  $24$  $R6C28h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $17$  $R6C28h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g22_lane$  $16$  $16$  $R6C28h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6C28h$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g22_lane$  $8$  $8$  $R6C28h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $2$  $R6C28h$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g22_lane[1:0]$  $1$  $0$  $R6C28h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $28$  $R6C2Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g22_lane[3:0]$  $27$  $24$  $R6C2Ch$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $20$  $R6C2Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g22_lane[3:0]$  $19$  $16$  $R6C2Ch$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $12$  $R6C2Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g22_lane[3:0]$  $11$  $8$  $R6C2Ch$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $4$  $R6C2Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g22_lane[3:0]$  $3$  $0$  $R6C2Ch$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $31$  $28$  $R6C30h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g22_lane[3:0]$  $27$  $24$  $R6C30h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $23$  $20$  $R6C30h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g22_lane[3:0]$  $19$  $16$  $R6C30h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $15$  $12$  $R6C30h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g22_lane[3:0]$  $11$  $8$  $R6C30h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $7$  $4$  $R6C30h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g22_lane[3:0]$  $3$  $0$  $R6C30h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $26$  $R6C34h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g22_lane[1:0]$  $25$  $24$  $R6C34h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6C34h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g22_lane$  $16$  $16$  $R6C34h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R6C34h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g22_lane[1:0]$  $9$  $8$  $R6C34h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R6C34h$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g22_lane[3:0]$  $3$  $0$  $R6C34h$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $31$  $25$  $R6C38h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g22_lane$  $24$  $24$  $R6C38h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6C38h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g22_lane$  $16$  $16$  $R6C38h$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g22_lane[7:0]$  $15$  $8$  $R6C38h$  $TBD$  $RW$  $ADh$  $TBD$
$$rxdll_temp_a_g22_lane[7:0]$  $7$  $0$  $R6C38h$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R6C3Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R6C3Ch$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g22_lane$  $0$  $0$  $R6C3Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $27$  $R6C40h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g23_lane[2:0]$  $26$  $24$  $R6C40h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6C40h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g23_lane[2:0]$  $18$  $16$  $R6C40h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6C40h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g23_lane$  $8$  $8$  $R6C40h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6C40h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g23_lane[3:0]$  $3$  $0$  $R6C40h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $26$  $R6C44h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g23_lane[1:0]$  $25$  $24$  $R6C44h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $R6C44h$  $TBD$  $RW$  $0h$  $$
$$tx_halfrate_en_g23_lane$  $16$  $16$  $R6C44h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6C44h$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g23_lane$  $8$  $8$  $R6C44h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6C44h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g23_lane[2:0]$  $2$  $0$  $R6C44h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R6C48h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g23_lane[2:0]$  $26$  $24$  $R6C48h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $19$  $R6C48h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g23_lane[2:0]$  $18$  $16$  $R6C48h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6C48h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g23_lane$  $8$  $8$  $R6C48h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6C48h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g23_lane[3:0]$  $3$  $0$  $R6C48h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R6C4Ch$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g23_lane[2:0]$  $26$  $24$  $R6C4Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6C4Ch$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g23_lane[2:0]$  $18$  $16$  $R6C4Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $10$  $R6C4Ch$  $TBD$  $RW$  $0h$  $$
$$intpr_g23_lane[1:0]$  $9$  $8$  $R6C4Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R6C4Ch$  $TBD$  $RW$  $0h$  $$
$$rxintpi_g23_lane[3:0]$  $3$  $0$  $R6C4Ch$  $TBD$  $RW$  $Eh$  $TBD$
$$RESERVED$  $31$  $27$  $R6C50h$  $TBD$  $RW$  $0h$  $$
$$selmufi_g23_lane[2:0]$  $26$  $24$  $R6C50h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6C50h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g23_lane$  $16$  $16$  $R6C50h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6C50h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g23_lane[2:0]$  $10$  $8$  $R6C50h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6C50h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g23_lane[2:0]$  $2$  $0$  $R6C50h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $26$  $R6C54h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g23_lane[1:0]$  $25$  $24$  $R6C54h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6C54h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g23_lane[3:0]$  $19$  $16$  $R6C54h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $15$  $12$  $R6C54h$  $TBD$  $RW$  $0h$  $$
$$selmupi_g23_lane[3:0]$  $11$  $8$  $R6C54h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6C54h$  $TBD$  $RW$  $0h$  $$
$$selmuff_g23_lane[2:0]$  $2$  $0$  $R6C54h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $29$  $R6C58h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g23_lane[12:8]$  $28$  $24$  $R6C58h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g23_lane[7:0]$  $23$  $16$  $R6C58h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $14$  $R6C58h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g23_lane[13:8]$  $13$  $8$  $R6C58h$  $TBD$  $RW$  $1Dh$  $TBD$
$$rx_foffset_extra_m_g23_lane[7:0]$  $7$  $0$  $R6C58h$  $TBD$  $RW$  $97h$  $TBD$
$$RESERVED$  $31$  $27$  $R6C5Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p4_g23_lane[2:0]$  $26$  $24$  $R6C5Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $19$  $R6C5Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p4_g23_lane[2:0]$  $18$  $16$  $R6C5Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $15$  $11$  $R6C5Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p2_g23_lane[2:0]$  $10$  $8$  $R6C5Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $R6C5Ch$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p2_g23_lane[2:0]$  $2$  $0$  $R6C5Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R6C60h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p1_g23_lane[2:0]$  $26$  $24$  $R6C60h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $R6C60h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p1_g23_lane[2:0]$  $18$  $16$  $R6C60h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6C60h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p1p3_g23_lane$  $8$  $8$  $R6C60h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6C60h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_p2p4_g23_lane$  $0$  $0$  $R6C60h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6C64h$  $TBD$  $RW$  $0h$  $$
$$path_disable_s_p1p3_g23_lane$  $24$  $24$  $R6C64h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6C64h$  $TBD$  $RW$  $0h$  $$
$$path_disable_d_p1p3_g23_lane$  $16$  $16$  $R6C64h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6C64h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_p3_g23_lane[2:0]$  $10$  $8$  $R6C64h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R6C64h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_p3_g23_lane[2:0]$  $2$  $0$  $R6C64h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6C68h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_fix_div_en_g23_lane$  $24$  $24$  $R6C68h$  $TBD$  $RW$  $1h$  $TBD$
$$rxclk_25m_div_g23_lane[7:0]$  $23$  $16$  $R6C68h$  $TBD$  $RW$  $46h$  $TBD$
$$RESERVED$  $15$  $9$  $R6C68h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_div1p5_en_g23_lane$  $8$  $8$  $R6C68h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R6C68h$  $TBD$  $RW$  $0h$  $$
$$rxclk_25m_ctrl_g23_lane[1:0]$  $1$  $0$  $R6C68h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R6C6Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_sel_g23_lane[3:0]$  $27$  $24$  $R6C6Ch$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $23$  $17$  $R6C6Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass2_en_g23_lane$  $16$  $16$  $R6C6Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6C6Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_bypass1_en_g23_lane$  $8$  $8$  $R6C6Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R6C6Ch$  $TBD$  $RW$  $0h$  $$
$$ctle_low_speed_sel_g23_lane[1:0]$  $1$  $0$  $R6C6Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $R6C70h$  $TBD$  $RW$  $0h$  $$
$$ctle_current1_tia_sel_g23_lane[3:0]$  $27$  $24$  $R6C70h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $23$  $20$  $R6C70h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_tia_sel_g23_lane[3:0]$  $19$  $16$  $R6C70h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $12$  $R6C70h$  $TBD$  $RW$  $0h$  $$
$$ctle_rf_ctrl_g23_lane[3:0]$  $11$  $8$  $R6C70h$  $TBD$  $RW$  $9h$  $TBD$
$$RESERVED$  $7$  $4$  $R6C70h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl1_sel_g23_lane[3:0]$  $3$  $0$  $R6C70h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $28$  $R6C74h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p4_g23_lane[3:0]$  $27$  $24$  $R6C74h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R6C74h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p4_g23_lane[3:0]$  $19$  $16$  $R6C74h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $R6C74h$  $TBD$  $RW$  $0h$  $$
$$ctle_current2_sel_g_p2_g23_lane[3:0]$  $11$  $8$  $R6C74h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6C74h$  $TBD$  $RW$  $0h$  $$
$$ctle_rl2_sel_g_p2_g23_lane[3:0]$  $3$  $0$  $R6C74h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $26$  $R6C78h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g23_lane[1:0]$  $25$  $24$  $R6C78h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6C78h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g23_lane$  $16$  $16$  $R6C78h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R6C78h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_rate_mode_g23_lane[1:0]$  $9$  $8$  $R6C78h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $R6C78h$  $TBD$  $RW$  $0h$  $$
$$dfe_cur_sel_g_g23_lane[3:0]$  $3$  $0$  $R6C78h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $25$  $R6C7Ch$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g23_lane$  $24$  $24$  $R6C7Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6C7Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g23_lane$  $16$  $16$  $R6C7Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g23_lane[7:0]$  $15$  $8$  $R6C7Ch$  $TBD$  $RW$  $9Dh$  $TBD$
$$rxdll_temp_a_g23_lane[7:0]$  $7$  $0$  $R6C7Ch$  $TBD$  $RW$  $25h$  $TBD$
$$RESERVED$  $31$  $8$  $R6C80h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $7$  $1$  $R6C80h$  $TBD$  $RW$  $0h$  $$
$$rx_halfrate_en_g23_lane$  $0$  $0$  $R6C80h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_tx_align90_result_lsb_lane[7:0]$  $31$  $24$  $R6C84h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_tx_align90_result_msb_lane[7:0]$  $23$  $16$  $R6C84h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_plldcc_result_lane[7:0]$  $15$  $8$  $R6C84h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_amp_result_lane[7:0]$  $7$  $0$  $R6C84h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_eom_dll_gm_result_lane[7:0]$  $31$  $24$  $R6C88h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_dll_gm_result_lane[7:0]$  $23$  $16$  $R6C88h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_txdcc2_result_lane[7:0]$  $15$  $8$  $R6C88h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_txdcc1_result_lane[7:0]$  $7$  $0$  $R6C88h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_tx_dcc1_result_lane[7:0]$  $31$  $24$  $R6C8Ch$  $TBD$  $RW$  $0h$  $TBD$
$$cal_dll_dcc_result_lane[7:0]$  $23$  $16$  $R6C8Ch$  $TBD$  $RW$  $0h$  $TBD$
$$cal_eom_dll_vdda_result_lane[7:0]$  $15$  $8$  $R6C8Ch$  $TBD$  $RW$  $0h$  $TBD$
$$cal_dll_vdda_result_lane[7:0]$  $7$  $0$  $R6C8Ch$  $TBD$  $RW$  $0h$  $TBD$
$$cal_tx_dcc4_result_msb_lane[7:0]$  $31$  $24$  $R6C90h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_tx_dcc3_result_lsb_lane[7:0]$  $23$  $16$  $R6C90h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_tx_dcc3_result_msb_lane[7:0]$  $15$  $8$  $R6C90h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_tx_dcc2_result_lane[7:0]$  $7$  $0$  $R6C90h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_eom_dcc_result_lane[7:0]$  $31$  $24$  $R6C94h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_tx_imp_p_result_lane[7:0]$  $23$  $16$  $R6C94h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_tx_imp_n_result_lane[7:0]$  $15$  $8$  $R6C94h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_tx_dcc4_result_lsb_lane[7:0]$  $7$  $0$  $R6C94h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_align90_dd_result_msb_lane[7:0]$  $31$  $24$  $R6C98h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_eom_align90_result_lsb_lane[7:0]$  $23$  $16$  $R6C98h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_eom_align90_result_msb_lane[7:0]$  $15$  $8$  $R6C98h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_eom_pi_result_lane[7:0]$  $7$  $0$  $R6C98h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_align90_ee_result_msb_lane[7:0]$  $31$  $24$  $R6C9Ch$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_align90_de_result_lsb_lane[7:0]$  $23$  $16$  $R6C9Ch$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_align90_de_result_msb_lane[7:0]$  $15$  $8$  $R6C9Ch$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_align90_dd_result_lsb_lane[7:0]$  $7$  $0$  $R6C9Ch$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_dcc2_result_msb_lane[7:0]$  $31$  $24$  $R6CA0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_dcc1_result_lsb_lane[7:0]$  $23$  $16$  $R6CA0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_dcc1_result_msb_lane[7:0]$  $15$  $8$  $R6CA0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_align90_ee_result_lsb_lane[7:0]$  $7$  $0$  $R6CA0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_dcc4_result_msb_lane[7:0]$  $31$  $24$  $R6CA4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_dcc3_result_lsb_lane[7:0]$  $23$  $16$  $R6CA4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_dcc3_result_msb_lane[7:0]$  $15$  $8$  $R6CA4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_dcc2_result_lsb_lane[7:0]$  $7$  $0$  $R6CA4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sq_result_lane[7:0]$  $31$  $24$  $R6CA8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_imp_result_lane[7:0]$  $23$  $16$  $R6CA8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_dcc5_result_lane[7:0]$  $15$  $8$  $R6CA8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rx_dcc4_result_lsb_lane[7:0]$  $7$  $0$  $R6CA8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_d_top_p3_result_lane[7:0]$  $31$  $24$  $R6CACh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_d_bot_p1_result_lane[7:0]$  $23$  $16$  $R6CACh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_d_mid_p1_result_lane[7:0]$  $15$  $8$  $R6CACh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_d_top_p1_result_lane[7:0]$  $7$  $0$  $R6CACh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_s_mid_p1_result_lane[7:0]$  $31$  $24$  $R6CB0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_s_top_p1_result_lane[7:0]$  $23$  $16$  $R6CB0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_d_bot_p3_result_lane[7:0]$  $15$  $8$  $R6CB0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_d_mid_p3_result_lane[7:0]$  $7$  $0$  $R6CB0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_s_bot_p3_result_lane[7:0]$  $31$  $24$  $R6CB4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_s_mid_p3_result_lane[7:0]$  $23$  $16$  $R6CB4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_s_top_p3_result_lane[7:0]$  $15$  $8$  $R6CB4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_s_bot_p1_result_lane[7:0]$  $7$  $0$  $R6CB4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_edge_p3_result_pn_sign_lane[7:0]$  $31$  $24$  $R6CB8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_edge_p1_result_n_sign_lane[7:0]$  $23$  $16$  $R6CB8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_edge_p1_result_p_sign_lane[7:0]$  $15$  $8$  $R6CB8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_edge_p1_result_pn_sign_lane[7:0]$  $7$  $0$  $R6CB8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_d_mid_p2_result_lane[7:0]$  $31$  $24$  $R6CBCh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_d_top_p2_result_lane[7:0]$  $23$  $16$  $R6CBCh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_edge_p3_result_n_sign_lane[7:0]$  $15$  $8$  $R6CBCh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_edge_p3_result_p_sign_lane[7:0]$  $7$  $0$  $R6CBCh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_d_bot_p4_result_lane[7:0]$  $31$  $24$  $R6CC0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_d_mid_p4_result_lane[7:0]$  $23$  $16$  $R6CC0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_d_top_p4_result_lane[7:0]$  $15$  $8$  $R6CC0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_d_bot_p2_result_lane[7:0]$  $7$  $0$  $R6CC0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_s_top_p4_result_lane[7:0]$  $31$  $24$  $R6CC4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_s_bot_p2_result_lane[7:0]$  $23$  $16$  $R6CC4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_s_mid_p2_result_lane[7:0]$  $15$  $8$  $R6CC4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_s_top_p2_result_lane[7:0]$  $7$  $0$  $R6CC4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_edge_p2_result_p_sign_lane[7:0]$  $31$  $24$  $R6CC8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_edge_p2_result_pn_sign_lane[7:0]$  $23$  $16$  $R6CC8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_s_bot_p4_result_lane[7:0]$  $15$  $8$  $R6CC8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_s_mid_p4_result_lane[7:0]$  $7$  $0$  $R6CC8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_edge_p4_result_n_sign_lane[7:0]$  $31$  $24$  $R6CCCh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_edge_p4_result_p_sign_lane[7:0]$  $23$  $16$  $R6CCCh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_edge_p4_result_pn_sign_lane[7:0]$  $15$  $8$  $R6CCCh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_smplr_edge_p2_result_n_sign_lane[7:0]$  $7$  $0$  $R6CCCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R8000h$  $$  $RW$  $0h$  $$
$$bg_ring_speed[1:0]$  $7$  $6$  $R8000h$  $$  $RW$  $2h$  $Banggap Chopper Ring Frequency Selection$
$$bg_clken$  $5$  $5$  $R8000h$  $$  $RW$  $1h$  $Enable Bandgap Chopper Clock&#xd;&#xa;0: Disable&#xd;&#xa;1: Enable$
$$bg_clkbypass_en$  $4$  $4$  $R8000h$  $$  $RW$  $0h$  $Bypass The Bandgap Chopper Clock Divider&#xd;&#xa;0: Enable Divider&#xd;&#xa;1: Bypass Divider$
$$bg_div_sel[1:0]$  $3$  $2$  $R8000h$  $$  $RW$  $2h$  $Setting For Bandgap Chopper Clock Divider&#xd;&#xa;2'b00: /4;&#xd;&#xa;2'b01: /8;&#xd;&#xa;2'b10: /16;&#xd;&#xa;2'b11: /32$
$$bg_chopper_en$  $1$  $1$  $R8000h$  $$  $RW$  $1h$  $Enable Bandgap Chopper&#xd;&#xa;0: Disable&#xd;&#xa;1: Enable$
$$RESERVED$  $0$  $0$  $R8000h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8004h$  $$  $RW$  $0h$  $$
$$bg_res_trim_sel[2:0]$  $7$  $5$  $R8004h$  $$  $RW$  $3h$  $Bandgap Signle Point Trim Option.&#xd;&#xa;Corr=TT: 3'b011;&#xd;&#xa;Corr=FF: 3'b000;&#xd;&#xa;Corr=SS: 3'b111$
$$bg_vbg_sel[1:0]$  $4$  $3$  $R8004h$  $$  $RW$  $1h$  $Setting For Banggap Output Reference Voltage VBG0P84V.&#xd;&#xa;2'b00: 0.82V;&#xd;&#xa;2'b01: 0.84V;&#xd;&#xa;2'b10: 0.86V;&#xd;&#xa;2'b11: 0.88V$
$$vref_processmon_sel[2:0]$  $2$  $0$  $R8004h$  $$  $RW$  $3h$  $Voltage Reference For Process Monitor$
$$RESERVED$  $31$  $8$  $R8008h$  $$  $RW$  $0h$  $$
$$reg_ring_i[1:0]$  $7$  $6$  $R8008h$  $$  $RW$  $0h$  $VDDA CP Ring Current Setting&#xd;&#xa;00: 30uA&#xd;&#xa;01: 35uA&#xd;&#xa;10: 40uA&#xd;&#xa;11: 45uA$
$$vref_vdda_cp_sel[2:0]$  $5$  $3$  $R8008h$  $$  $RW$  $3h$  $Charge Pump Input 1.2V Regulaiton Setting:$
$$regdvdd_stdby_sel$  $2$  $2$  $R8008h$  $$  $RW$  $1h$  $Charge Pump Input 0.85V Regulation Standby Current Enable For$
$$reg_cp_brch_sel[1:0]$  $1$  $0$  $R8008h$  $$  $RW$  $3h$  $Select Charge Pump Branches&#xd;&#xa;00: 5 Branches&#xd;&#xa;01: 6 Branches&#xd;&#xa;10/11: 8 Branches$
$$RESERVED$  $31$  $8$  $R800Ch$  $$  $RW$  $0h$  $$
$$vddr1p2_sel[1:0]$  $7$  $6$  $R800Ch$  $$  $RW$  $0h$  $Select Voltage Reference For TRX Master Regulator&#xd;&#xa;00: 0.56V/0.62V For AVDDR12_SEL=0/1&#xd;&#xa;01: 0.58V/0.63V For AVDDR12_SEL=0/1&#xd;&#xa;10: 0.60V/0.64V For AVDDR12_SEL=0/1&#xd;&#xa;11: 0.61V/0.67V For AVDDR12_SEL=0/1&#xd;&#xa;Feedback Resistor Ratio Is 13KOhm/8KOhm$
$$avddr12_sel$  $5$  $5$  $R800Ch$  $$  $RW$  $1h$  $Select Voltage Reference For TRX Master Regulator$
$$vref_0p48v_vddvco_sel[1:0]$  $4$  $3$  $R800Ch$  $$  $RW$  $2h$  $Voltage Reference For LCVCO.&#xd;&#xa;2'b00: 0.44V;&#xd;&#xa;2'b01: 0.46V;&#xd;&#xa;2'b10: 0.48V;&#xd;&#xa;2'b11: 0.50V$
$$RESERVED$  $2$  $2$  $R800Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R800Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R800Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8010h$  $$  $RW$  $0h$  $$
$$vthvcocal[2:0]$  $7$  $5$  $R8010h$  $$  $RW$  $3h$  $Voltage Reference For PLL VDDVCO.&#xd;&#xa;3'b000: 0.75V;&#xd;&#xa;3'b001: 0.77V;&#xd;&#xa;3'b010: 0.79V;&#xd;&#xa;3'b011: 0.81V;&#xd;&#xa;3'b100: 0.83V;&#xd;&#xa;3'b101: 0.86V;&#xd;&#xa;3'b110: 0.88V;&#xd;&#xa;3'b111: 0.9V$
$$vref_0p7v_sq_sel[1:0]$  $4$  $3$  $R8010h$  $$  $RW$  $1h$  $Voltage Reference For SQ&#xd;&#xa;00: 0.67V&#xd;&#xa;01: 0.7V&#xd;&#xa;10: 0.72V&#xd;&#xa;11: 0.75V$
$$isel_vgmaster_rxtx_buf$  $2$  $2$  $R8010h$  $$  $RW$  $1h$  $Bias Current Select for VG Master Op-amp&#xd;&#xa;0: 10uA&#xd;&#xa;1: 20uA$
$$RESERVED$  $1$  $1$  $R8010h$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8010h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8014h$  $$  $RW$  $0h$  $$
$$sellv_rxintp_ch0[3:0]$  $7$  $4$  $R8014h$  $$  $RW$  $9h$  $Voltage Reference for Slave Regulator of Rx Interpolate Channel 0$
$$sellv_rxintp_ch1[3:0]$  $3$  $0$  $R8014h$  $$  $RW$  $9h$  $Voltage Reference for Slave Regulator of Rx Interpolate Channel 1$
$$RESERVED$  $31$  $8$  $R8018h$  $$  $RW$  $0h$  $$
$$sellv_rxintp_ch2[3:0]$  $7$  $4$  $R8018h$  $$  $RW$  $9h$  $Voltage Reference for Slave Regulator of Rx Interpolate Channel 2$
$$sellv_rxintp_ch3[3:0]$  $3$  $0$  $R8018h$  $$  $RW$  $9h$  $Voltage Reference for Slave Regulator of Rx Interpolate Channel 3$
$$RESERVED$  $31$  $8$  $R801Ch$  $$  $RW$  $0h$  $$
$$sellv_rxdataclk_ch0[3:0]$  $7$  $4$  $R801Ch$  $$  $RW$  $9h$  $Voltage Reference for Slave Regulator of Rx Data Clock Channel 0$
$$sellv_rxdataclk_ch1[3:0]$  $3$  $0$  $R801Ch$  $$  $RW$  $9h$  $Voltage Reference for Slave Regulator of Rx Data Clock Channel 1$
$$RESERVED$  $31$  $8$  $R8020h$  $$  $RW$  $0h$  $$
$$sellv_rxdataclk_ch2[3:0]$  $7$  $4$  $R8020h$  $$  $RW$  $9h$  $Voltage Reference for Slave Regulator of Rx Data Clock Channel 2$
$$sellv_rxdataclk_ch3[3:0]$  $3$  $0$  $R8020h$  $$  $RW$  $9h$  $Voltage Reference for Slave Regulator of Rx Data Clock Channel 3$
$$RESERVED$  $31$  $8$  $R8024h$  $$  $RW$  $0h$  $$
$$sellv_rxeomclk_ch0[3:0]$  $7$  $4$  $R8024h$  $$  $RW$  $9h$  $Voltage Reference for Slave Regulator of Rx EOM Clock Channel 0$
$$sellv_rxeomclk_ch1[3:0]$  $3$  $0$  $R8024h$  $$  $RW$  $9h$  $Voltage Reference for Slave Regulator of Rx EOM Clock Channel 1$
$$RESERVED$  $31$  $8$  $R8028h$  $$  $RW$  $0h$  $$
$$sellv_rxeomclk_ch2[3:0]$  $7$  $4$  $R8028h$  $$  $RW$  $9h$  $Voltage Reference for Slave Regulator of Rx EOM Clock Channel 2$
$$sellv_rxeomclk_ch3[3:0]$  $3$  $0$  $R8028h$  $$  $RW$  $9h$  $Voltage Reference for Slave Regulator of Rx EOM Clock Channel 3$
$$RESERVED$  $31$  $8$  $R802Ch$  $$  $RW$  $0h$  $$
$$sellv_rxsampelr_ch0[3:0]$  $7$  $4$  $R802Ch$  $$  $RW$  $9h$  $Voltage Reference for Slave Regulator of Rx sampler Channel 0$
$$sellv_rxsampelr_ch1[3:0]$  $3$  $0$  $R802Ch$  $$  $RW$  $9h$  $Voltage Reference for Slave Regulator of Rx sampler Channel 1$
$$RESERVED$  $31$  $8$  $R8030h$  $$  $RW$  $0h$  $$
$$sellv_rxsampelr_ch2[3:0]$  $7$  $4$  $R8030h$  $$  $RW$  $9h$  $Voltage Reference for Slave Regulator of Rx sampler Channel 2$
$$sellv_rxsampelr_ch3[3:0]$  $3$  $0$  $R8030h$  $$  $RW$  $9h$  $Voltage Reference for Slave Regulator of Rx sampler Channel 3$
$$RESERVED$  $31$  $8$  $R8034h$  $$  $RW$  $0h$  $$
$$sellv_txclk_ch0[3:0]$  $7$  $4$  $R8034h$  $$  $RW$  $3h$  $Voltage Reference for Slave Regulator of Tx Clock Channel 0$
$$sellv_txclk_ch1[3:0]$  $3$  $0$  $R8034h$  $$  $RW$  $3h$  $Voltage Reference for Slave Regulator of Tx Clock Channel 1$
$$RESERVED$  $31$  $8$  $R8038h$  $$  $RW$  $0h$  $$
$$sellv_txclk_ch2[3:0]$  $7$  $4$  $R8038h$  $$  $RW$  $3h$  $Voltage Reference for Slave Regulator of Tx Clock Channel 2$
$$sellv_txclk_ch3[3:0]$  $3$  $0$  $R8038h$  $$  $RW$  $3h$  $Voltage Reference for Slave Regulator of Tx Clock Channel 3$
$$RESERVED$  $31$  $8$  $R803Ch$  $$  $RW$  $0h$  $$
$$sellv_txdata_ch0[3:0]$  $7$  $4$  $R803Ch$  $$  $RW$  $3h$  $Voltage Reference for Slave Regulator of Tx Data Channel 0$
$$sellv_txdata_ch1[3:0]$  $3$  $0$  $R803Ch$  $$  $RW$  $3h$  $Voltage Reference for Slave Regulator of Tx Data Channel 1$
$$RESERVED$  $31$  $8$  $R8040h$  $$  $RW$  $0h$  $$
$$sellv_txdata_ch2[3:0]$  $7$  $4$  $R8040h$  $$  $RW$  $3h$  $Voltage Reference for Slave Regulator of Tx Data Channel 2$
$$sellv_txdata_ch3[3:0]$  $3$  $0$  $R8040h$  $$  $RW$  $3h$  $Voltage Reference for Slave Regulator of Tx Data Channel 3$
$$RESERVED$  $31$  $8$  $R8044h$  $$  $RW$  $0h$  $$
$$selhv_vgmast[2:0]$  $7$  $5$  $R8044h$  $$  $RW$  $6h$  $Not Used$
$$RESERVED$  $4$  $4$  $R8044h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R8044h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R8044h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R8044h$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8044h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8048h$  $$  $RW$  $0h$  $$
$$sellv_fbdiv[2:0]$  $7$  $5$  $R8048h$  $$  $RW$  $2h$  $Voltage Reference for Slave Regulator of Feedback Divider$
$$sellv_clk_intp[2:0]$  $4$  $2$  $R8048h$  $$  $RW$  $3h$  $Voltage Reference for Slave Regulator of Clock Interpolate$
$$RESERVED$  $1$  $1$  $R8048h$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8048h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R804Ch$  $$  $RW$  $0h$  $$
$$selhv_vgffe_dfe[2:0]$  $7$  $5$  $R804Ch$  $$  $RW$  $3h$  $Not Used$
$$ivref_mastreg_cur_sel[2:0]$  $4$  $2$  $R804Ch$  $$  $RW$  $5h$  $Control Master Regulator Loading Current&#xd;&#xa;[0] = 1 Turns On 15uA&#xd;&#xa;[1] = 1 Turns On 30uA&#xd;&#xa;[2] = 1 Turns on 60uA$
$$reg_cp_extra_brch_sel[1:0]$  $1$  $0$  $R804Ch$  $$  $RW$  $0h$  $Charge Pump Power On Extra Branch Setting&#xd;&#xa;00: No Extra Branch&#xd;&#xa;01: 1 Extra&#xd;&#xa;10: 2 Extras&#xd;&#xa;11: 4 Extras$
$$RESERVED$  $31$  $8$  $R8050h$  $$  $RW$  $0h$  $$
$$tsen_adc_mode[1:0]$  $7$  $6$  $R8050h$  $$  $RW$  $0h$  $Temp Sensor Mode Select. 00: Internal Temp Sensor;&#xd;&#xa;01: ADC Function;&#xd;&#xa;10: On-die Remote Temp Sensor;&#xd;&#xa;11: Off-chip Remote Temp Sensor.$
$$dro_en$  $5$  $5$  $R8050h$  $$  $RW$  $0h$  $DRO Enable Signal$
$$dro_sel[3:0]$  $4$  $1$  $R8050h$  $$  $RW$  $0h$  $Setting For Different Types Of Ring Osc$
$$RESERVED$  $0$  $0$  $R8050h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8054h$  $$  $RW$  $0h$  $$
$$tsen_ch_sel[2:0]$  $7$  $5$  $R8054h$  $$  $RW$  $0h$  $Remote Diode Sensor Channel Select$
$$adc_ch_sel[2:0]$  $4$  $2$  $R8054h$  $$  $RW$  $0h$  $ADC Input Channel Select$
$$tsen_adc_osr[1:0]$  $1$  $0$  $R8054h$  $$  $RW$  $3h$  $Over Sample Ratio Select.&#xd;&#xa;00: 64;&#xd;&#xa;01:128;&#xd;&#xa;10:256;&#xd;&#xa;11: 512;$
$$RESERVED$  $31$  $8$  $R8058h$  $$  $RW$  $0h$  $$
$$tsen_adc_chop_en[1:0]$  $7$  $6$  $R8058h$  $$  $RW$  $3h$  $Chopper Enable Select.$
$$tsen_adc_chop_sel[1:0]$  $5$  $4$  $R8058h$  $$  $RW$  $0h$  $Chopper Frequency Select$
$$tsen_adc_avg_bypass$  $3$  $3$  $R8058h$  $$  $RW$  $0h$  $Temperature Measurement Averaging Function Select.&#xd;&#xa;0: Averaging Functoin Enable;&#xd;&#xa;1: Averaging Function Skip$
$$tsen_adc_cal[1:0]$  $2$  $1$  $R8058h$  $$  $RW$  $2h$  $ADC Calibration Select$
$$tsen_bias$  $0$  $0$  $R8058h$  $$  $RW$  $0h$  $Temp Sensor Low Output Current Select.&#xd;&#xa;0: Normal Current;&#xd;&#xa;1: Low Current$
$$RESERVED$  $31$  $8$  $R805Ch$  $$  $RW$  $0h$  $$
$$tsen_dem_en$  $7$  $7$  $R805Ch$  $$  $RW$  $1h$  $DEM Function Enable Select.&#xd;&#xa;0: Disable;&#xd;&#xa;1: Enable$
$$bg_trim[3:0]$  $6$  $3$  $R805Ch$  $$  $RW$  $8h$  $Bandgap Single-point Trim Select$
$$tsen_adc_atest_sel[1:0]$  $2$  $1$  $R805Ch$  $$  $RW$  $0h$  $Analog Test Point Select For Debug$
$$RESERVED$  $0$  $0$  $R805Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8060h$  $$  $RW$  $0h$  $$
$$tsen_adc_raw_sel[1:0]$  $7$  $6$  $R8060h$  $$  $RW$  $0h$  $Digital Raw Data Select For Debug$
$$pcm_en$  $5$  $5$  $R8060h$  $$  $RW$  $0h$  $PCM Enable Signal$
$$pcm_ctrl[4:0]$  $4$  $0$  $R8060h$  $$  $RW$  $0h$  $Setting For Different Test Points Of PCM$
$$RESERVED$  $31$  $8$  $R8064h$  $$  $RW$  $0h$  $$
$$test[7:0]$  $7$  $0$  $R8064h$  $$  $RW$  $0h$  $Test Bus$
$$RESERVED$  $31$  $8$  $R8068h$  $$  $RW$  $0h$  $$
$$tp_en$  $7$  $7$  $R8068h$  $$  $RW$  $0h$  $Enable PHY Analog Testpoint.&#xd;&#xa;0: Disable;&#xd;&#xa;1: Enable$
$$avddr12_sel_mast_reg$  $6$  $6$  $R8068h$  $$  $RW$  $0h$  $Not Used$
$$pullup_rxtx_sel[1:0]$  $5$  $4$  $R8068h$  $$  $RW$  $3h$  $Control PULUP Current In Master Regulator$
$$pulup$  $3$  $3$  $R8068h$  $$  $RW$  $0h$  $Pull Up Master Regulator Output Voltage$
$$selhv_lcpll_cp[2:0]$  $2$  $0$  $R8068h$  $$  $RW$  $3h$  $Voltage Reference for Slave Regulator of LCPLL Charge Pump$
$$RESERVED$  $31$  $8$  $R806Ch$  $$  $RW$  $0h$  $$
$$shrtr$  $7$  $7$  $R806Ch$  $$  $RW$  $0h$  $Short Internal R For Fast Settling$
$$shrtr_force$  $6$  $6$  $R806Ch$  $$  $RW$  $0h$  $Froce The SHRTR Singal$
$$vcon_ref_sel_ring[1:0]$  $5$  $4$  $R806Ch$  $$  $RW$  $1h$  $Voltage Reference For Ring VCON.&#xd;&#xa;2'b00: 0.45V;&#xd;&#xa;2'b01: 0.5V;&#xd;&#xa;2'b10: 0.55V;&#xd;&#xa;2'b11: 0.6V$
$$vref_vddadll_half_sel[3:0]$  $3$  $0$  $R806Ch$  $$  $RW$  $9h$  $VDDADLL Vref Select&#xd;&#xa;0000: 0.36V&#xd;&#xa;0001: 0.37V&#xd;&#xa;0010: 0.38V&#xd;&#xa;0011: 0.39V&#xd;&#xa;0100: 0.40V&#xd;&#xa;???&#xd;&#xa;1111: 0.51V&#xd;&#xa;10mV Increment Per Step$
$$RESERVED$  $31$  $8$  $R8070h$  $$  $RW$  $0h$  $$
$$vref_sampler_vcm_sel[2:0]$  $7$  $5$  $R8070h$  $$  $RW$  $7h$  $Sampler VCM Vref Select&#xd;&#xa;000: 0.9V&#xd;&#xa;001: 0.88V&#xd;&#xa;010: 0.86V&#xd;&#xa;011: 0.8V&#xd;&#xa;100: 0.78V&#xd;&#xa;101: 0.75V&#xd;&#xa;110: 0.73V&#xd;&#xa;111: 0.7V$
$$vref_vddacal_sel[2:0]$  $4$  $2$  $R8070h$  $$  $RW$  $6h$  $VDDACAL Vref Select&#xd;&#xa;000: 0.4V&#xd;&#xa;001: 0.42V&#xd;&#xa;010: 0.43V&#xd;&#xa;011: 0.44V&#xd;&#xa;100: 0.45V&#xd;&#xa;101: 0.46V&#xd;&#xa;110: 0.48V&#xd;&#xa;111: 0.5V$
$$rximpcal_en$  $1$  $1$  $R8070h$  $$  $RW$  $0h$  $Rx Impedance Calibration Enable$
$$tximpcal_en$  $0$  $0$  $R8070h$  $$  $RW$  $0h$  $Tx Impedance Calibration Enable$
$$RESERVED$  $31$  $8$  $R8074h$  $$  $RW$  $0h$  $$
$$tximpcal_drvamp[2:0]$  $7$  $5$  $R8074h$  $$  $RW$  $4h$  $Tx Voltage Range Select$
$$vth_tximpcal[2:0]$  $4$  $2$  $R8074h$  $$  $RW$  $2h$  $Tx Impendance Select$
$$RESERVED$  $1$  $1$  $R8074h$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8074h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8078h$  $$  $RW$  $0h$  $$
$$vth_rximpcal[3:0]$  $7$  $4$  $R8078h$  $$  $RW$  $8h$  $Rx Impedance Select$
$$sellv_pfd[2:0]$  $3$  $1$  $R8078h$  $$  $RW$  $3h$  $Voltage Reference for Slave Regulator of Phase/Frequency Detector$
$$RESERVED$  $0$  $0$  $R8078h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R807Ch$  $$  $RW$  $0h$  $$
$$ana_rsvda[7:0]$  $7$  $0$  $R807Ch$  $$  $RW$  $F0h$  $New Added In R1P2$
$$RESERVED$  $31$  $8$  $R8080h$  $$  $RW$  $0h$  $$
$$ana_rsvdb[7:0]$  $7$  $0$  $R8080h$  $$  $RW$  $F0h$  $New Added In R1P2$
$$RESERVED$  $31$  $8$  $R8084h$  $$  $RW$  $0h$  $$
$$ana_rsvdc[7:0]$  $7$  $0$  $R8084h$  $$  $RW$  $F0h$  $New Added In R1P2$
$$RESERVED$  $31$  $8$  $R8088h$  $$  $RW$  $0h$  $$
$$ana_rsvdd[7:0]$  $7$  $0$  $R8088h$  $$  $RW$  $F0h$  $New Added In R1P2$
$$RESERVED$  $31$  $8$  $R808Ch$  $$  $RW$  $0h$  $$
$$unused_1$  $7$  $7$  $R808Ch$  $$  $RW$  $1h$  $NA$
$$unused_2$  $6$  $6$  $R808Ch$  $$  $RW$  $1h$  $NA$
$$unused_3$  $5$  $5$  $R808Ch$  $$  $RW$  $1h$  $NA$
$$unused_4$  $4$  $4$  $R808Ch$  $$  $RW$  $1h$  $NA$
$$unused_5$  $3$  $3$  $R808Ch$  $$  $RW$  $1h$  $NA$
$$unused_6$  $2$  $2$  $R808Ch$  $$  $RW$  $1h$  $NA$
$$unused_7$  $1$  $1$  $R808Ch$  $$  $RW$  $1h$  $NA$
$$unused_8$  $0$  $0$  $R808Ch$  $$  $RW$  $1h$  $NA$
$$RESERVED$  $31$  $8$  $R8090h$  $$  $RW$  $0h$  $$
$$unused_9$  $7$  $7$  $R8090h$  $$  $RW$  $1h$  $NA$
$$unused_10$  $6$  $6$  $R8090h$  $$  $RW$  $1h$  $NA$
$$RESERVED$  $5$  $5$  $R8090h$  $$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R8090h$  $$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R8090h$  $$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R8090h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R8090h$  $$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8090h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8094h$  $Digital Common Calibration Register 0$  $RW$  $0h$  $$
$$cmn_dig_cal_clk_en$  $7$  $7$  $R8094h$  $Digital Common Calibration Register 0$  $RW$  $1h$  $Common Calibration Reference Clock Enable$
$$cmn_dig_cal_clk_rst$  $6$  $6$  $R8094h$  $Digital Common Calibration Register 0$  $RW$  $0h$  $Common Calibration Reference Clock Reset$
$$RESERVED$  $5$  $5$  $R8094h$  $Digital Common Calibration Register 0$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R8094h$  $Digital Common Calibration Register 0$  $RW$  $0h$  $$
$$cmn_dig_testbus_sel[3:0]$  $3$  $0$  $R8094h$  $Digital Common Calibration Register 0$  $RW$  $0h$  $Common Calibration Testbus Selection$
$$RESERVED$  $31$  $8$  $R8098h$  $Digital Common Calibration Register 1$  $RW$  $0h$  $$
$$cmn_dig_cal2m_div[7:0]$  $7$  $0$  $R8098h$  $Digital Common Calibration Register 1$  $RW$  $9Ch$  $Common Calibration Reference Clock Divide Ratio$
$$RESERVED$  $31$  $8$  $R8400h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_comn_ext_en$  $7$  $7$  $R8400h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cmp_ctrl_ext$  $6$  $6$  $R8400h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_auto_zero_clk_ext$  $5$  $5$  $R8400h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_updn_rd$  $4$  $4$  $R8400h$  $TBD$  $R$  $0h$  $TBD$
$$rx_imp_top_start$  $3$  $3$  $R8400h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_testbus_core_sel[2:0]$  $2$  $0$  $R8400h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R8404h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_top_done$  $7$  $7$  $R8404h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $6$  $0$  $R8404h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8408h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_single_en$  $7$  $7$  $R8408h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_imp_cal_bypass_en$  $6$  $6$  $R8408h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_dir_inv$  $5$  $5$  $R8408h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_single_mode_stepsize[2:0]$  $4$  $2$  $R8408h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_updn_toggle_dir_sel[1:0]$  $1$  $0$  $R8408h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R840Ch$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_toggle_times[2:0]$  $7$  $5$  $R840Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rx_imp_cal_result_avg_en$  $4$  $4$  $R840Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_auto_zero_clk_h_2m_pulse_cnt[2:0]$  $3$  $1$  $R840Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rx_imp_cal_timeout_chk_dis$  $0$  $0$  $R840Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R8410h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_sample_pulse_div[7:0]$  $7$  $0$  $R8410h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $8$  $R8414h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_timeout_steps[2:0]$  $7$  $5$  $R8414h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_imp_cal_val_max[4:0]$  $4$  $0$  $R8414h$  $TBD$  $RW$  $1Fh$  $TBD$
$$RESERVED$  $31$  $8$  $R8418h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_val_min[4:0]$  $7$  $3$  $R8418h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_indv_ext_en$  $2$  $2$  $R8418h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_cal_en_ext$  $1$  $1$  $R8418h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_cal_done_rd$  $0$  $0$  $R8418h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R841Ch$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_result_ext[4:0]$  $7$  $3$  $R841Ch$  $TBD$  $RW$  $Eh$  $TBD$
$$rx_imp_cal_timeout_rd$  $2$  $2$  $R841Ch$  $TBD$  $R$  $0h$  $TBD$
$$rx_imp_cal_overflow_rd$  $1$  $1$  $R841Ch$  $TBD$  $R$  $0h$  $TBD$
$$rx_imp_cal_underflow_rd$  $0$  $0$  $R841Ch$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $31$  $8$  $R8420h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_result_rd[4:0]$  $7$  $3$  $R8420h$  $TBD$  $R$  $0h$  $TBD$
$$RESERVED$  $2$  $0$  $R8420h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $31$  $0$  $RA100h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $10$  $RA200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$INIT_XDATA_FROM_PMEM$  $9$  $9$  $RA200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Initialize Xdata from Program Memory By MCU&#xd;&#xa;1: MCU moves xdata from pram to PHY memory&#xd;&#xa;0: SoC downloads xdata to PHY$
$$INIT_DONE_CMN$  $8$  $8$  $RA200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $CMN MCU Initialization Done$
$$RESERVED$  $7$  $5$  $RA200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$MCU_EN_CMN$  $4$  $4$  $RA200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable CMN MCU&#xd;&#xa;Do not enable MCU before program is loaded$
$$MCU_EN_LANE3$  $3$  $3$  $RA200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 3&#xd;&#xa;Do not enable MCU before program is loaded$
$$MCU_EN_LANE2$  $2$  $2$  $RA200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 2&#xd;&#xa;Do not enable MCU before program is loaded$
$$MCU_EN_LANE1$  $1$  $1$  $RA200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 1&#xd;&#xa;Do not enable MCU before program is loaded$
$$MCU_EN_LANE0$  $0$  $0$  $RA200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 0&#xd;&#xa;Do not enable MCU before program is loaded$
$$cmn_mcu_restart$  $31$  $31$  $RA204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $MCU Restart&#xd;&#xa;Setting this register 0 then 1 resets and restarts MCU$
$$RESERVED$  $30$  $17$  $RA204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$hold_mcu_cmn$  $16$  $16$  $RA204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $CMN MCU  Hold Mode Request internal&#xd;&#xa;Force the CPU to stop program execution and enter the Hold Mode$
$$RESERVED$  $15$  $9$  $RA204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$hold_mcu_lane0$  $8$  $8$  $RA204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $MCU Lane0 Hold Mode Request internal&#xd;&#xa;Force the CPU to stop program execution and enter the Hold Mode$
$$RESERVED$  $7$  $0$  $RA204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$RESERVED$  $31$  $9$  $RA208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $$
$$hold_mcu_lane1$  $8$  $8$  $RA208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $MCU Lane1 Hold Mode Request internal&#xd;&#xa;Force the CPU to stop program execution and enter the Hold Mode$
$$RESERVED$  $7$  $0$  $RA208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $$
$$RESERVED$  $31$  $9$  $RA20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $$
$$hold_mcu_lane2$  $8$  $8$  $RA20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $MCU Lane2 Hold Mode Request internal&#xd;&#xa;Force the CPU to stop program execution and enter the Hold Mode$
$$RESERVED$  $7$  $0$  $RA20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $$
$$RESERVED$  $31$  $9$  $RA210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $$
$$hold_mcu_lane3$  $8$  $8$  $RA210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $MCU Lane3 Hold Mode Request internal&#xd;&#xa;Force the CPU to stop program execution and enter the Hold Mode$
$$RESERVED$  $7$  $0$  $RA210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $$
$$mcu_debug_cmn_3[7:0]$  $31$  $24$  $RA214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_2[7:0]$  $23$  $16$  $RA214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_1[7:0]$  $15$  $8$  $RA214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_0[7:0]$  $7$  $0$  $RA214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_7[7:0]$  $31$  $24$  $RA218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_6[7:0]$  $23$  $16$  $RA218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_5[7:0]$  $15$  $8$  $RA218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_4[7:0]$  $7$  $0$  $RA218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use internal$
$$RESERVED$  $31$  $12$  $RA220h$  $Memory Control Register 1$  $RW$  $0h$  $$
$$cache_rtsel_cmn[1:0]$  $11$  $10$  $RA220h$  $Memory Control Register 1$  $RW$  $1h$  $CMN Cache Memory Read Timing Control internal&#xd;&#xa;RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes$
$$cache_wtsel_cmn[1:0]$  $9$  $8$  $RA220h$  $Memory Control Register 1$  $RW$  $1h$  $CMN Cache Memory Write Timing Control internal&#xd;&#xa;WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.$
$$iram_rtsel_cmn[1:0]$  $7$  $6$  $RA220h$  $Memory Control Register 1$  $RW$  $1h$  $CMN IRAM Read Timing Control internal&#xd;&#xa;RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes$
$$iram_wtsel_cmn[1:0]$  $5$  $4$  $RA220h$  $Memory Control Register 1$  $RW$  $1h$  $CMN IRAM Write Timing Control internal&#xd;&#xa;WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.$
$$xram_cmn_wtsel[1:0]$  $3$  $2$  $RA220h$  $Memory Control Register 1$  $RW$  $1h$  $Common Xdata Ram Write Timing Control For Debug Only internal$
$$xram_cmn_rtsel[1:0]$  $1$  $0$  $RA220h$  $Memory Control Register 1$  $RW$  $1h$  $Common Xdata Ram Read Timing Control For Debug Only internal$
$$RESERVED$  $31$  $29$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $$
$$IRAM_ECC_2ERR_SET_CMN$  $28$  $28$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set IRAM MEM ECC For 2 Bit Error&#xd;&#xa;Rising edge to set error status$
$$CACHE_ECC_2ERR_SET_CMN$  $27$  $27$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set Cache Mem ECC For 2 Bit Error&#xd;&#xa;Rising edge to set error status$
$$XDATA_ECC_2ERR_SET_CMN$  $26$  $26$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set Xdata Mem ECC For 2 Bit Error&#xd;&#xa;Rising edge to set error status$
$$IRAM_ECC_1ERR_SET_CMN$  $25$  $25$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set IRAM MEM ECC For 1 Bit Error&#xd;&#xa;Rising edge to set error status$
$$CACHE_ECC_1ERR_SET_CMN$  $24$  $24$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set Cache Mem ECC For 1 Bit Error&#xd;&#xa;Rising edge to set error status$
$$XDATA_ECC_1ERR_SET_CMN$  $23$  $23$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set Xdata Mem ECC For 1 Bit Error&#xd;&#xa;Rising edge to set error status$
$$IRAM_ECC_2ERR_CLEAR_CMN$  $22$  $22$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC For 2 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$CACHE_ECC_2ERR_CLEAR_CMN$  $21$  $21$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC For 2 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$XDATA_ECC_2ERR_CLEAR_CMN$  $20$  $20$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC For 2 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$IRAM_ECC_1ERR_CLEAR_CMN$  $19$  $19$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC For 1 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$CACHE_ECC_1ERR_CLEAR_CMN$  $18$  $18$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC For 1 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$XDATA_ECC_1ERR_CLEAR_CMN$  $17$  $17$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC For 1 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$IRAM_ECC_2ERR_ENABLE_CMN$  $16$  $16$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC Enable For 2 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$CACHE_ECC_2ERR_ENABLE_CMN$  $15$  $15$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC Enable For 2 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$XDATA_ECC_2ERR_ENABLE_CMN$  $14$  $14$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC Enable For 2 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$IRAM_ECC_1ERR_ENABLE_CMN$  $13$  $13$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC Enable For 1 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$CACHE_ECC_1ERR_ENABLE_CMN$  $12$  $12$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC Enable For 1 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$XDATA_ECC_1ERR_ENABLE_CMN$  $11$  $11$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC Enable For 1 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$IRAM_ECC_2ERR_CMN$  $10$  $10$  $RA22Ch$  $Memory Control Register 4$  $R$  $0h$  $IRAM MEM ECC 2 Bits Error Detected$
$$CACHE_ECC_2ERR_CMN$  $9$  $9$  $RA22Ch$  $Memory Control Register 4$  $R$  $0h$  $Cache Mem ECC 2 Bits Error Detected$
$$XDATA_ECC_2ERR_CMN$  $8$  $8$  $RA22Ch$  $Memory Control Register 4$  $R$  $0h$  $Xdata Mem ECC 2 Bits Error Detected$
$$IRAM_ECC_1ERR_CMN$  $7$  $7$  $RA22Ch$  $Memory Control Register 4$  $R$  $0h$  $IRAM MEM ECC 1 Bit Error Detected$
$$CACHE_ECC_1ERR_CMN$  $6$  $6$  $RA22Ch$  $Memory Control Register 4$  $R$  $0h$  $Cache Mem ECC 1 Bit Error Detected$
$$XDATA_ECC_1ERR_CMN$  $5$  $5$  $RA22Ch$  $Memory Control Register 4$  $R$  $0h$  $Xdata Mem ECC 1 Bit Error Detected$
$$RESERVED$  $4$  $3$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $$
$$ecc_enable$  $2$  $2$  $RA22Ch$  $Memory Control Register 4$  $RW$  $1h$  $Enable Memory ECC Function internal&#xd;&#xa;1: Enable Memory ECC Function&#xd;&#xa;0: Disable Memory ECC Function$
$$RESERVED$  $1$  $0$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $$
$$set_mcu_command_lane0[31:0]$  $31$  $0$  $RA234h$  $MCU Information Register 0$  $RW$  $0h$  $For Firmware Use internal&#xd;&#xa;[0] : POWERUP_SIMPLE&#xd;&#xa;1= power up simple&#xd;&#xa;0= normal (default)&#xd;&#xa;[1] : FORCE_EXIT_CAL&#xd;&#xa;1= forced exit calibration&#xd;&#xa;0= normal (default)&#xd;&#xa;0= normal (default)&#xd;&#xa;1-3=delay_time/2^number&#xd;&#xa;4-7=force delay_time=0&#xd;&#xa;[5] : BYPASS_power on_DELAY&#xd;&#xa;1=bypass power on delay&#xd;&#xa;0=normal (default)&#xd;&#xa;[6] : BYPASS_XDAT_INIT&#xd;&#xa;1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)&#xd;&#xa;0=normal (default)&#xd;&#xa;[7] : Check_Speed_Table_Load&#xd;&#xa;1=check speed table enable&#xd;&#xa;FW sweeps all the speed table value by using mcu_debug**:&#xd;&#xa;MCU_DEBUG2_LANE = table index count for each gen&#xd;&#xa;MCU_DEBUG4_LANE = gen&#xd;&#xa;MCU_DEBUG3_LANE = speed data value&#xd;&#xa;0=normal (default)&#xd;&#xa;[8] : BYPASS_speed table_LOAD&#xd;&#xa;1=bypass speed table load&#xd;&#xa;0=normal (default)$
$$set_mcu_command_lane1[31:0]$  $31$  $0$  $RA238h$  $MCU Information Register 1$  $RW$  $0h$  $For Firmware Use internal&#xd;&#xa;[0] : POWERUP_SIMPLE&#xd;&#xa;1= power up simple&#xd;&#xa;0= normal (default)&#xd;&#xa;[1] : FORCE_EXIT_CAL&#xd;&#xa;1= forced exit calibration&#xd;&#xa;0= normal (default)&#xd;&#xa;0= normal (default)&#xd;&#xa;1-3=delay_time/2^number&#xd;&#xa;4-7=force delay_time=0&#xd;&#xa;[5] : BYPASS_power on_DELAY&#xd;&#xa;1=bypass power on delay&#xd;&#xa;0=normal (default)&#xd;&#xa;[6] : BYPASS_XDAT_INIT&#xd;&#xa;1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)&#xd;&#xa;0=normal (default)&#xd;&#xa;[7] : Check_Speed_Table_Load&#xd;&#xa;1=check speed table enable&#xd;&#xa;FW sweeps all the speed table value by using mcu_debug**:&#xd;&#xa;MCU_DEBUG2_LANE = table index count for each gen&#xd;&#xa;MCU_DEBUG4_LANE = gen&#xd;&#xa;MCU_DEBUG3_LANE = speed data value&#xd;&#xa;0=normal (default)&#xd;&#xa;[8] : BYPASS_speed table_LOAD&#xd;&#xa;1=bypass speed table load&#xd;&#xa;0=normal (default)$
$$set_mcu_command_lane2[31:0]$  $31$  $0$  $RA23Ch$  $MCU Information Register 2$  $RW$  $0h$  $For Firmware Use internal&#xd;&#xa;[0] : POWERUP_SIMPLE&#xd;&#xa;1= power up simple&#xd;&#xa;0= normal (default)&#xd;&#xa;[1] : FORCE_EXIT_CAL&#xd;&#xa;1= forced exit calibration&#xd;&#xa;0= normal (default)&#xd;&#xa;0= normal (default)&#xd;&#xa;1-3=delay_time/2^number&#xd;&#xa;4-7=force delay_time=0&#xd;&#xa;[5] : BYPASS_power on_DELAY&#xd;&#xa;1=bypass power on delay&#xd;&#xa;0=normal (default)&#xd;&#xa;[6] : BYPASS_XDAT_INIT&#xd;&#xa;1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)&#xd;&#xa;0=normal (default)&#xd;&#xa;[7] : Check_Speed_Table_Load&#xd;&#xa;1=check speed table enable&#xd;&#xa;FW sweeps all the speed table value by using mcu_debug**:&#xd;&#xa;MCU_DEBUG2_LANE = table index count for each gen&#xd;&#xa;MCU_DEBUG4_LANE = gen&#xd;&#xa;MCU_DEBUG3_LANE = speed data value&#xd;&#xa;0=normal (default)&#xd;&#xa;[8] : BYPASS_speed table_LOAD&#xd;&#xa;1=bypass speed table load&#xd;&#xa;0=normal (default)$
$$set_mcu_command_lane3[31:0]$  $31$  $0$  $RA240h$  $MCU Information Register 3$  $RW$  $0h$  $For Firmware Use internal&#xd;&#xa;[0] : POWERUP_SIMPLE&#xd;&#xa;1= power up simple&#xd;&#xa;0= normal (default)&#xd;&#xa;[1] : FORCE_EXIT_CAL&#xd;&#xa;1= forced exit calibration&#xd;&#xa;0= normal (default)&#xd;&#xa;0= normal (default)&#xd;&#xa;1-3=delay_time/2^number&#xd;&#xa;4-7=force delay_time=0&#xd;&#xa;[5] : BYPASS_power on_DELAY&#xd;&#xa;1=bypass power on delay&#xd;&#xa;0=normal (default)&#xd;&#xa;[6] : BYPASS_XDAT_INIT&#xd;&#xa;1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)&#xd;&#xa;0=normal (default)&#xd;&#xa;[7] : BYPASS_speed table_LOAD&#xd;&#xa;1=bypass speed table load&#xd;&#xa;0=normal (default)&#xd;&#xa;[8] : Check_Speed_Table_Load&#xd;&#xa;1=check speed table enable&#xd;&#xa;FW sweeps all the speed table value by using mcu_debug**:&#xd;&#xa;MCU_DEBUG2_LANE = table index count for each gen&#xd;&#xa;MCU_DEBUG4_LANE = gen&#xd;&#xa;MCU_DEBUG3_LANE = speed data value&#xd;&#xa;0=normal (default)$
$$RESERVED$  $31$  $25$  $RA244h$  $MEMORY CMN ECC ERROR ADDR$  $RW$  $0h$  $$
$$CACHE_ECC_ERR_ADDR_CMN[7:0]$  $24$  $17$  $RA244h$  $MEMORY CMN ECC ERROR ADDR$  $R$  $0h$  $Cache LANE ECC Error Address$
$$IRAM_ECC_ERR_ADDR_CMN[7:0]$  $16$  $9$  $RA244h$  $MEMORY CMN ECC ERROR ADDR$  $R$  $0h$  $Iram LANE ECC Error Address$
$$XDATA_ECC_ERR_ADDR_CMN[8:0]$  $8$  $0$  $RA244h$  $MEMORY CMN ECC ERROR ADDR$  $R$  $0h$  $Xdata LANE ECC Error Address$
$$ana_reg_cmn_addr[7:0]$  $31$  $24$  $RA2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register ADDR Input internal&#xd;&#xa;Force analog input REG_CMN_ADDR_BOT and REG_CMN_ADDR_TOP when register ana_reg_cmn_force is 1$
$$ana_reg_cmn_wd[7:0]$  $23$  $16$  $RA2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register WD Input internal&#xd;&#xa;Force analog input REG_CMN_WD_BOT and REG_CMN_WD_BOT when register ana_reg_cmn_force is 1$
$$ana_reg_cmn_rd_out[7:0]$  $15$  $8$  $RA2ECh$  $Analog Interface Register 0$  $R$  $0h$  $Common Analog Register RD_OUT Output internal$
$$ana_reg_cmn_rst$  $7$  $7$  $RA2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register RST Input internal&#xd;&#xa;Force analog input REG_CMN_RST_BOT and REG_CMN_RST_BOT when register ana_reg_cmn_force is 1$
$$ana_reg_cmn_we$  $6$  $6$  $RA2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register WE Input internal&#xd;&#xa;Force analog input REG_CMN_WE_BOT and REG_CMN_WE_BOT when register ana_reg_cmn_force is 1$
$$ana_reg_cmn_re$  $5$  $5$  $RA2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register RE Input internal&#xd;&#xa;Force analog input REG_CMN_RE_BOT and REG_CMN_RE_BOT when register ana_reg_cmn_force is 1$
$$ana_reg_cmn_force$  $4$  $4$  $RA2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register Force internal&#xd;&#xa;Force analog CMN register control$
$$ana_reg_hd_dly_sel[1:0]$  $3$  $2$  $RA2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Analog Register Hold Time Select internal$
$$ana_reg_su_dly_sel[1:0]$  $1$  $0$  $RA2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Analog Register Setup Time Select internal$
$$ana_reg_cmn_cal_rd_out[7:0]$  $31$  $24$  $RA2F8h$  $Analog Interface Register 1$  $R$  $0h$  $Common Analog Register RD_OUT Output internal$
$$RESERVED$  $23$  $1$  $RA2F8h$  $Analog Interface Register 1$  $RW$  $0h$  $$
$$ana_reg_cmn_cal_force$  $0$  $0$  $RA2F8h$  $Analog Interface Register 1$  $RW$  $0h$  $Common Analog Register Force internal$
$$dig_rsvd0[15:0]$  $31$  $16$  $RA300h$  $Common Test Registers 0$  $RW$  $0h$  $Digital Reserved Registers 0 internal$
$$dig_int_rsvd0[15:0]$  $15$  $0$  $RA300h$  $Common Test Registers 0$  $RW$  $0h$  $Digital Internal Reserved Registers 0 internal$
$$ana_cmn_rsvd0[15:0]$  $31$  $16$  $RA304h$  $Common Test Registers 1$  $RW$  $0h$  $Analog Common Reserved Registers 0 internal$
$$ana_cmn_rsvd1[15:0]$  $15$  $0$  $RA304h$  $Common Test Registers 1$  $RW$  $0h$  $Analog Common Reserved Registers 1 internal$
$$stresstest_en$  $31$  $31$  $RA308h$  $Common Test Registers 2$  $RW$  $0h$  $Stress Test Enable internal&#xd;&#xa;This is used for analog port STRESSTEST_EN in normal function mode&#xd;&#xa;0: Normal voltage&#xd;&#xa;1: Voltage stress test$
$$RESERVED$  $30$  $30$  $RA308h$  $Common Test Registers 2$  $RW$  $0h$  $$
$$TESTBUS_SEL_LO0_CMN[5:0]$  $29$  $24$  $RA308h$  $Common Test Registers 2$  $RW$  $0h$  $Second Level Test Bus Selection For Testbus Result&#xd;&#xa;Selects Module Level Signals. Refer To The Testbus Structure Document For Details$
$$RESERVED$  $23$  $22$  $RA308h$  $Common Test Registers 2$  $RW$  $0h$  $$
$$testbus_sel_lo1_cmn[5:0]$  $21$  $16$  $RA308h$  $Common Test Registers 2$  $RW$  $0h$  $Second Level Test Bus Selection For Optional Testbus Result internal&#xd;&#xa;Selects Module Level Signals. Refer To The Testbus Structure Document For Details$
$$ana_cmn_ana_rsvd_in[15:0]$  $15$  $0$  $RA308h$  $Common Test Registers 2$  $RW$  $FF01h$  $Analog CMN_ANA_RSVD_IN Input internal&#xd;&#xa;[0]: P4PHY_UPHY_SEL = 1$
$$TESTBUS_LANE_SEL0[2:0]$  $31$  $29$  $RA30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Lane Selection For Testbus Result&#xd;&#xa;3'b000 : Lane 0&#xd;&#xa;3'b001 : Lane 1&#xd;&#xa;3'b010 : Lane 2&#xd;&#xa;3'b011 : Lane 3$
$$testbus_lane_sel1[2:0]$  $28$  $26$  $RA30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Lane Selection For Optional Testbus Result internal&#xd;&#xa;3'b000 : Lane 0&#xd;&#xa;3'b001 : Lane 1&#xd;&#xa;3'b010 : Lane 2&#xd;&#xa;3'b011 : Lane 3$
$$RESERVED$  $25$  $22$  $RA30Ch$  $Common Test Registers 3$  $RW$  $0h$  $$
$$TESTBUS_SEL_HI0_CMN[5:0]$  $21$  $16$  $RA30Ch$  $Common Test Registers 3$  $RW$  $0h$  $First Level Test Bus Selection For Testbus Result&#xd;&#xa;Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details$
$$RESERVED$  $15$  $15$  $RA30Ch$  $Common Test Registers 3$  $RW$  $0h$  $$
$$testbus_sel_hi1_cmn[5:0]$  $14$  $9$  $RA30Ch$  $Common Test Registers 3$  $RW$  $0h$  $First Level Test Bus Selection For Opitional Testbus Result.  internal&#xd;&#xa;Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details$
$$TESTBUS_HI8BSEL_8BMODE$  $8$  $8$  $RA30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Byte Selection For 8 Bit Mode Test Bus. It Shall Be 0 For 16 Bit Test Bus Output.&#xd;&#xa;0: The 8 LSB of the 16 bit test bus is sent to PIN_DIG_TEST_BUS[7:0]&#xd;&#xa;1: The 8 MSB of the 16 bit test bus is sent to PIN_DIG_TEST_BUS[7:0]$
$$testbus_sel_order0[3:0]$  $7$  $4$  $RA30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Rotate Testbus Order To The Left internal&#xd;&#xa;0: [15:0]&#xd;&#xa;1: [14:0][15]&#xd;&#xa;2: [13:0][15:14]&#xd;&#xa;. . .$
$$testbus_sel_order1[3:0]$  $3$  $0$  $RA30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Rotate Optional Testbus Order To The Left internal&#xd;&#xa;0: [15:0]&#xd;&#xa;1: [14:0][15]&#xd;&#xa;2: [13:0][15:14]&#xd;&#xa;. . .$
$$testbus_sel_swap[15:0]$  $31$  $16$  $RA310h$  $Common Test Registers 4$  $RW$  $0h$  $Select Which Testbus Result And Optional Testbus Result To Be Swapped internal&#xd;&#xa;0: Select Testbus&#xd;&#xa;1: Select Optional Testbus$
$$DIG_TEST_BUS[15:0]$  $15$  $0$  $RA310h$  $Common Test Registers 4$  $R$  $0h$  $Digital Test Bus Register Read Out.&#xd;&#xa;User Can Read The Selected 16-bit Testbus Value From This Register.&#xd;&#xa;Provides internal status signals or flags selected by testbus_sel_hi0[5:0], testbus_sel_lo0[5:0]$
$$LANE_SEL[2:0]$  $31$  $29$  $RA314h$  $Common System Registers$  $RW$  $0h$  $Register Lane Selection.&#xd;&#xa;These registers select which lane to program.&#xd;&#xa;3'b000: First lane&#xd;&#xa;3'b001: Second lane&#xd;&#xa;Others: N-1 lane$
$$RESERVED$  $28$  $28$  $RA314h$  $Common System Registers$  $RW$  $0h$  $$
$$BROADCAST$  $27$  $27$  $RA314h$  $Common System Registers$  $RW$  $1h$  $Register Broadcast Mode.&#xd;&#xa;This register indicates that the PHY is in Broadcast mode&#xd;&#xa;0: Not in Broadcast mode. Program LANE_SEL[2:0] To access each lane.&#xd;&#xa;1: APB and SIF Broadcast to all lanes. LANE_SEL[2:0] is ignored.$
$$PHY_MODE[2:0]$  $26$  $24$  $RA314h$  $Common System Registers$  $RW$  $4h$  $PHY Mode&#xd;&#xa;These registers select the current PHY mode&#xd;&#xa;3'b100: SERDES&#xd;&#xa;All other values: modes currently not supported.$
$$PHY_ISOLATE_MODE$  $23$  $23$  $RA314h$  $Common System Registers$  $RW$  $0h$  $PHY Isolate Mode&#xd;&#xa;0: PHY is in Normal mode&#xd;&#xa;1: PHY is in Isolation mode. (This is used to isolate the PHY from outside logic to test it in standalone mode.)$
$$RESERVED$  $22$  $22$  $RA314h$  $Common System Registers$  $RW$  $0h$  $$
$$SFT_RST_NO_REG_CMN$  $21$  $21$  $RA314h$  $Common System Registers$  $RW$  $0h$  $Software Reset For Internal Logic.&#xd;&#xa;Soft reset internal logic except control registers. It shall be set to 0 to release reset&#xd;&#xa;0: Not reset&#xd;&#xa;1: Reset$
$$SFT_RST_ONLY_REG$  $20$  $20$  $RA314h$  $Common System Registers$  $RW$  $0h$  $PHY Register Soft Reset With Auto Clear.&#xd;&#xa;This register resets all PHY registers to default values including itself. It doesn't reset any PHY state machines. After this register is set to 1h, it is cleared back to 0h automatically. This field is ORed with PIN_RESET to generate a reset for all PHY registers.&#xd;&#xa;0: No reset&#xd;&#xa;1: Reset$
$$PHY_MODE_FM_REG$  $19$  $19$  $RA314h$  $Common System Registers$  $RW$  $0h$  $PHY Mode Select From Registers&#xd;&#xa;PHY mode is determined by register instead of input pins&#xd;&#xa;1'b1 : PHY mode is determined by register PHY_MODE[2:0]&#xd;&#xa;1'b0 : PHY mode is determined by PIN_PHY_MODE[2:0]$
$$pin_phy_mode_rd[2:0]$  $18$  $16$  $RA314h$  $Common System Registers$  $R$  $4h$  $PHY Mode Result From Either Register PHY_MODE[2:0] Or PIN_PHY_MODE[2:0] internal&#xd;&#xa;These registers show the result of phy mode&#xd;&#xa;3'b000: SATA&#xd;&#xa;3'b001: SAS&#xd;&#xa;3'b010: RESERVED&#xd;&#xa;3'b011: PCIE&#xd;&#xa;3'b100: SERDES&#xd;&#xa;3'b101: USB3&#xd;&#xa;All other values: modes currently not supported.$
$$RESERVED$  $15$  $1$  $RA314h$  $Common System Registers$  $RW$  $0h$  $$
$$rst_reg_clk_cmn$  $0$  $0$  $RA314h$  $Common System Registers$  $RW$  $0h$  $Reset Common Control Registers internal&#xd;&#xa;1: Reset&#xd;&#xa;0: Not reset$
$$refclk_dis_fm_pm$  $31$  $31$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Disable Reference Clock internal&#xd;&#xa;Disable reference clock in PCIE mode. This register must follow power control and speed change sequence. It is controlled by firmware.&#xd;&#xa;0: Not disable REFCLK&#xd;&#xa;1: Disable REFCLK$
$$ana_pu_bg_force$  $30$  $30$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Analog PU_BG Control Force Selection internal&#xd;&#xa;0: Controlled by internal logic&#xd;&#xa;1: Use register pu_bg$
$$pin_pu_ivref_rd$  $29$  $29$  $RA318h$  $Power Control Common Register 1$  $R$  $0h$  $Internal Pu_ivref Read Value internal$
$$ana_pu_bg$  $28$  $28$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Power Up Analog BG internal&#xd;&#xa;1: Power up analog BG&#xd;&#xa;0: Power down analog BG$
$$RESERVED$  $27$  $27$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ana_pu_ivref_force$  $23$  $23$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Analog PU_IVREF Control Force Selection internal&#xd;&#xa;0: Controlled by internal logic&#xd;&#xa;1: Use register ana_pu_ivref$
$$RESERVED$  $22$  $22$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ana_pu_ivref_dly1_force$  $21$  $21$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Analog PU_IVREF_DLY1 Control Force Selection internal&#xd;&#xa;0: Controlled by internal logic&#xd;&#xa;1: Use register ana_pu_ivref_dly1$
$$pu_pll_or$  $20$  $20$  $RA318h$  $Power Control Common Register 1$  $R$  $0h$  $Logic OR Of All PU PLL Value internal&#xd;&#xa;This register indicates any PIN_PU_PLL is high in multiple lane design&#xd;&#xa;1'b0: All PIN_PU_PLL is low&#xd;&#xa;1'b1: At least one PIN_PU_PLL is high$
$$ana_pu_ivref_dly2_force$  $19$  $19$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $PU_IVREF_DLY2 Control Force Selection internal&#xd;&#xa;0: Controlled by internal logic&#xd;&#xa;1: Use register ana_pu_ivref_dly2$
$$RESERVED$  $18$  $18$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ana_pu_ivref_dly3_force$  $17$  $17$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $PU_IVREF_DLY3 Control Force Selection internal&#xd;&#xa;0: Controlled by internal logic&#xd;&#xa;1: Use register ana_pu_ivref_dly3$
$$pin_refclk_dis_rd$  $16$  $16$  $RA318h$  $Power Control Common Register 1$  $R$  $0h$  $PIN Referece Clock Disable Value internal$
$$RESERVED$  $15$  $15$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$REFCLK_SEL$  $13$  $13$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Reference Clock Selection&#xd;&#xa;0: Reference clock comes from group 1 REFCLKC_IN_RXSIDE/REFCLKC_IN_TXSIDE&#xd;&#xa;1: Reference clock comes from group 2 REFCLKC_IN_RXSIDE_G2/REFCLKC_IN_TXSIDE_G2$
$$RESERVED$  $12$  $12$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$pu_bg_rdy_rd$  $11$  $11$  $RA318h$  $Power Control Common Register 1$  $R$  $0h$  $PIN BG READY Value Read internal$
$$RESERVED$  $10$  $10$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $&#xd;&#xa;This register is used to control analog input LD_CAL_DATA$
$$RESERVED$  $9$  $9$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$pin_refclk_sel_rd$  $7$  $7$  $RA318h$  $Power Control Common Register 1$  $R$  $0h$  $Reference Clock Selection Read Value internal$
$$ana_refclk_sel$  $6$  $6$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Reference Clock Selection internal&#xd;&#xa;0: Reference clock comes from group 1 REFCLKC_IN_RXSIDE/REFCLKC_IN_TXSIDE&#xd;&#xa;1: Reference clock comes from group 2 REFCLKC_IN_RXSIDE_G2/REFCLKC_IN_TXSIDE_G2$
$$cmn_pwron_seq$  $5$  $5$  $RA318h$  $Power Control Common Register 1$  $RW$  $1h$  $Power Up Sequence Status internal&#xd;&#xa;This register indicates the power up sequence is done or not. This register is controlled by PHY firmware.&#xd;&#xa;0: Power up sequence is done.&#xd;&#xa;1: Power up sequence is not done.$
$$RESERVED$  $4$  $4$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$pu_bg_fell$  $3$  $3$  $RA318h$  $Power Control Common Register 1$  $R$  $0h$  $PU_BG Fell internal&#xd;&#xa;PU_BG falling edge was captured. This register is used by firmware.$
$$RESERVED$  $2$  $2$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$pu_ivref_fell$  $1$  $1$  $RA318h$  $Power Control Common Register 1$  $R$  $0h$  $PU_ivref Fell internal&#xd;&#xa;PU_ivref falling edge was captured. This register is used by firmware.$
$$RESERVED$  $0$  $0$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$RESERVED$  $31$  $31$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$RESERVED$  $29$  $23$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$reserved_input[15:0]$  $22$  $7$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $Reserved_input internal&#xd;&#xa;Set value of reserved_input when register reserved_input_fm_reg is 1 or in isolation/scan mode.$
$$reserved_input_fm_reg$  $6$  $6$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $Reserved_input From Registers Selection internal&#xd;&#xa;1: From registers reserved_input[15:0]&#xd;&#xa;0: From PIN_RESERVED_INPUT when PHY_ISOLATE_MODE = 0 or from register reserved_input[15:0] When PHY_ISOLATE_MODE=1$
$$bg_rdy$  $5$  $5$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $BG Is Ready internal&#xd;&#xa;Set value of bg_rdy when register bg_rdy_fm_reg is 1 or in isolation/scan mode.$
$$bg_rdy_fm_reg$  $4$  $4$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $Bg_rdy Control From Registers Selection internal&#xd;&#xa;1: From register bg_rdy&#xd;&#xa;0: From PIN_BG_RDY when PHY_ISOLATE_MODE=0 or from register bg_rdy when PHY_ISOLATE_MODE=1$
$$RESERVED$  $3$  $3$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$refclk_sel_fm_reg$  $2$  $2$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $Value Of Refclk_sel From Register Selection internal&#xd;&#xa;1: From register refclk_sel&#xd;&#xa;0: From PIN_REFCLK_SEL when PHY_ISOLATE_MODE=0 or from register refclk_sel when PHY_ISOLATE_MODE=1$
$$pu_ivref$  $1$  $1$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $Power Up IVREF internal&#xd;&#xa;Set value of pu_ivref when register pu_ivref_fm_reg is 1 or in isolation/scan mode.$
$$pu_ivref_fm_reg$  $0$  $0$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $Pu_ivref Control From Register Selection internal&#xd;&#xa;1: From register pu_ivref&#xd;&#xa;0: From PIN_PU_IVREF when PHY_ISOLATE_MODE = 0 or from register pu_ivref when PHY_ISOLATE_MODE=1$
$$ana_cmn_ana_rsvd_out[15:0]$  $31$  $16$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $Analog Common Reserved Output internal&#xd;&#xa;Set value of ana_cmn_ana_rsvd_out when register ana_cmn_ana_rsvd_out_fm_reg is 1 or in isolation/scan mode.$
$$ana_cmn_ana_rsvd_out_fm_reg$  $15$  $15$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $Ana_cmn_ana_rsvd_out From Register Selection internal$
$$refclk_dis$  $14$  $14$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $Reference Clock Disable internal&#xd;&#xa;Set value of refclk_dis when register refclk_dis_fm_reg is 1 or in isolation/scan mode.&#xd;&#xa;1: Disable reference clock&#xd;&#xa;0: Not disable reference clock$
$$refclk_dis_fm_reg$  $13$  $13$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $Refclk_dis Control From Register Selection. internal&#xd;&#xa;1: Controlled by register refclk_dis&#xd;&#xa;0: Controlled by PIN_REFCLK_DIS ( PHY_ISOLATE_MODE=0) or by register refclk_dis (PHY_ISOLATE_MODE=1) or by PIPE logic (PIN_PIPE_SEL=1)$
$$ana_cmn_processmon_fclk_rdy$  $12$  $12$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $Analog Process Monitor FCLK Ready internal&#xd;&#xa;Set value of ana_processmon_fclk_rdy when register ana_processmon_fclk_rdy_fm_reg is 1 or in isolation/scan mode.$
$$ana_cmn_processmon_fclk_rdy_fm_reg$  $11$  $11$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $Analog Process Monitor FCLK Ready Control From Register Slection internal&#xd;&#xa;Force value of ana_processmon_fclk_rdy from register ana_processmon_fclk_rdy.$
$$RESERVED$  $10$  $10$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $$
$$processmon_cnt_ready$  $9$  $9$  $RA320h$  $Input Interface Register1$  $R$  $0h$  $Process Monitor Count Ready Indicator internal$
$$RESERVED$  $8$  $8$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $$
$$clear_phy_fm_rst$  $7$  $7$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $Clear Phy_fm_rst Status internal&#xd;&#xa;The rising edge of this register clear phy_fm_rst register&#xd;&#xa;MCU shall write 0 then 1 to reset phy_fm_rst$
$$phy_fm_rst$  $6$  $6$  $RA320h$  $Input Interface Register1$  $R$  $0h$  $PHY CMN Reset Status internal&#xd;&#xa;1: PHY CMN has been reset&#xd;&#xa;0: PHY CMN has not been reset$
$$ref_fref_sel_fm_reg$  $5$  $5$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $Ref_fref_sel Control From Register Selection internal&#xd;&#xa;1: Controlled by register REF_FREF_SEL[4:0]&#xd;&#xa;0: Controlled by PIN_REF_FREF_SEL (PHY_ISOLATE_MODE=0) or by registers REF_FREF_SEL[4:0] ( PHY_ISOLATE_MODE=1)$
$$REF_FREF_SEL[4:0]$  $4$  $0$  $RA320h$  $Input Interface Register1$  $RW$  $2h$  $Reference Clock Frequency Select.&#xd;&#xa;This registers indicate the reference clock frequency in MHz used at the SoC level for the PHY internal logic.&#xd;&#xa;5'h00: 25&#xd;&#xa;5'h01: 30&#xd;&#xa;5'h02: 40&#xd;&#xa;5'h03: 50&#xd;&#xa;5'h04: 62.5&#xd;&#xa;5'h05: 100&#xd;&#xa;5'h06: 125&#xd;&#xa;5'h07: 156.25$
$$RESERVED$  $31$  $10$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$iddq$  $9$  $9$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $IDDQ Enable internal&#xd;&#xa;Set IDDQ mode when register iddq_fm_reg or phy_isolate_mode is 1$
$$iddq_fm_reg$  $8$  $8$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $IDDQ Control From Register Selection internal&#xd;&#xa;1: IDDQ mode is controlled by register iddq&#xd;&#xa;0: IDDQ mode is controlled by PIN_IDDQ if when register phy_isolate_mode is 0$
$$RESERVED$  $7$  $4$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$phy_fm_rst_lane3$  $3$  $3$  $RA324h$  $Input Interface Register2$  $R$  $0h$  $PHY LANE3 Reset Status internal&#xd;&#xa;1: PHY LANE3 has been reset&#xd;&#xa;0: PHY LANE3 has not been reset$
$$phy_fm_rst_lane2$  $2$  $2$  $RA324h$  $Input Interface Register2$  $R$  $0h$  $PHY LANE2 Reset Status internal&#xd;&#xa;1: PHY LANE2 has been reset&#xd;&#xa;0: PHY LANE2 has not been reset$
$$phy_fm_rst_lane1$  $1$  $1$  $RA324h$  $Input Interface Register2$  $R$  $0h$  $PHY LANE1 Reset Status internal&#xd;&#xa;1: PHY LANE1 has been reset&#xd;&#xa;0: PHY LANE1 has not been reset$
$$phy_fm_rst_lane0$  $0$  $0$  $RA324h$  $Input Interface Register2$  $R$  $0h$  $PHY LANE1 Reset Status internal&#xd;&#xa;1: PHY LANE0 has been reset&#xd;&#xa;0: PHY LANE0 has not been reset$
$$pin_ref_fref_sel_rd[4:0]$  $31$  $27$  $RA328h$  $Input Interface Register3$  $R$  $0h$  $Reference Frequency Selection Read internal$
$$ana_cmn_tsen_adc_rdy$  $26$  $26$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $Ana_tsen_adc_rdy  internal&#xd;&#xa;Set value of ana_tsen_adc_rdy when register ana_tsen_adc_rdy_fm_reg is 1 or PHY is in isolation/scan mode.$
$$ana_cmn_tsen_adc_rdy_fm_reg$  $25$  $25$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $Ana_tsen_adc_rdy Control From Register Selection internal&#xd;&#xa;This register is used with register ana_tsen_adc_rdy$
$$RESERVED$  $24$  $24$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$burn_in_test$  $18$  $18$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $BURN_IN Test Mode internal&#xd;&#xa;Set value of burn_in_test when register burn_in_test_fm_reg is 1 or PHY is in isolation/scan mode.$
$$burn_in_test_fm_reg$  $17$  $17$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $Value Of Burn_in_test Control From Register Selection internal&#xd;&#xa;This register is used with register burn_in_test$
$$RESERVED$  $16$  $12$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$tsen_adc_rd_req$  $11$  $11$  $RA328h$  $Input Interface Register3$  $RW$  $1h$  $TSEN Data Read Request internal&#xd;&#xa;0: Freeze ana_tsen_adc_data&#xd;&#xa;1: Keep updating ana_tsen_adc_data$
$$tsen_adc_rdy$  $10$  $10$  $RA328h$  $Input Interface Register3$  $R$  $0h$  $TSEN Ready Signal For MCU internal&#xd;&#xa;0: tsen_adc_data is invalid&#xd;&#xa;1: tsen_adc_data is ready$
$$tsen_adc_data[9:0]$  $9$  $0$  $RA328h$  $Input Interface Register3$  $R$  $0h$  $TSEN_ADC_DATA Output For MCU internal$
$$processmon_cnt[15:0]$  $31$  $16$  $RA32Ch$  $Process Calibration Related Register 0$  $R$  $0h$  $Analog Feedback Clock Count Result internal&#xd;&#xa;This value is used to compare feedback clock frequency against speed_thresh$
$$processmon_cnt_timer[15:0]$  $15$  $0$  $RA32Ch$  $Process Calibration Related Register 0$  $RW$  $4Fh$  $Analog Feedback Clock Count Timer internal&#xd;&#xa;The counters are based on reference clock. Count period is 1us or 4us&#xd;&#xa;If reference clock is 20M, set 20*4us -1 = 79(dec) to count for 4us, set 19 for 1us&#xd;&#xa;If reference clock is 62.5M, set 63*4us -1 = 251(dec) to count for 4us, set 63 for 1us$
$$RESERVED$  $31$  $9$  $RA330h$  $Process Calibration Related Register 1$  $RW$  $0h$  $$
$$ana_processmon_fclk_rdy_rd$  $8$  $8$  $RA330h$  $Process Calibration Related Register 1$  $R$  $0h$  $Analog Process Monitor FCLK Ready Readback internal&#xd;&#xa;Analog ANA_PROCESSMON_FCLK_RDY Readback Value$
$$ANA_PROCESS_VALUE[3:0]$  $7$  $4$  $RA330h$  $Process Calibration Related Register 1$  $RW$  $8h$  $Process Calibration Value To Analog&#xd;&#xa;Typically, this field holds the result of process calibration$
$$RESERVED$  $3$  $3$  $RA330h$  $Process Calibration Related Register 1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $RA330h$  $Process Calibration Related Register 1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $RA330h$  $Process Calibration Related Register 1$  $RW$  $0h$  $$
$$processmon_cnt_start$  $0$  $0$  $RA330h$  $Process Calibration Related Register 1$  $RW$  $0h$  $Feedback Clock Count Start internal&#xd;&#xa;Set to 1 to start feedback clock counter. The count result can be read at register fbc_pllcal_cnt$
$$RESERVED$  $31$  $31$  $RA334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $RA334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$refclk_dis_ack_force$  $29$  $29$  $RA334h$  $Clock gen cmn reg1$  $RW$  $0h$  $PIN_REFCLK_DIS_ACK Control From Register Selection internal&#xd;&#xa;0: PIN_REFCLK_DIS_ACK is controlled by internal logic&#xd;&#xa;1: PIN_REFCLK_DIS_ACK is controlled by register value refclk_dis_ack$
$$refclk_dis_ack$  $28$  $28$  $RA334h$  $Clock gen cmn reg1$  $RW$  $0h$  $PIN_REFCLK_DIS_ACK Value internal&#xd;&#xa;Valid only when register refclk_dis_ack_forceis 1.$
$$ref_clk_en$  $27$  $27$  $RA334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Force Referece Clock Enable.  internal&#xd;&#xa;This register has highest priority and ignores the PIN_REFCLK_DIS value.$
$$rst_processmon_fclk$  $26$  $26$  $RA334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Reset Process Monitor Calibration Clock internal&#xd;&#xa;1: Reset&#xd;&#xa;0: Not reset$
$$rst_pm_150m_clk$  $25$  $25$  $RA334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Reset Power Control  Clock internal&#xd;&#xa;1: Reset&#xd;&#xa;0: Not reset$
$$rst_ref_clk$  $24$  $24$  $RA334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Reset Reference Clock internal&#xd;&#xa;1: Reset&#xd;&#xa;0: Not reset$
$$pm_150m_clk_en$  $23$  $23$  $RA334h$  $Clock gen cmn reg1$  $RW$  $1h$  $150M Clock Enable internal&#xd;&#xa;This Clock is for power control module&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$RESERVED$  $22$  $5$  $RA334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$EN_CMN$  $4$  $4$  $RA334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Common Module$
$$EN_LANE3$  $3$  $3$  $RA334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Lane 3$
$$EN_LANE2$  $2$  $2$  $RA334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Lane 2$
$$EN_LANE1$  $1$  $1$  $RA334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Lane 1$
$$EN_LANE0$  $0$  $0$  $RA334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Lane 0$
$$RESERVED$  $31$  $2$  $RA338h$  $common register 1$  $RW$  $0h$  $$
$$PHY_MCU_REMOTE_ACK$  $1$  $1$  $RA338h$  $common register 1$  $RW$  $0h$  $PHY MCU Remote Acknowledge$
$$PHY_MCU_REMOTE_REQ$  $0$  $0$  $RA338h$  $common register 1$  $RW$  $0h$  $PHY MCU Remote Reqest$
$$ana_tsen_adc_clk_cnt[15:0]$  $31$  $16$  $RA340h$  $_field description_$  $RW$  $31h$  $Analog Temp Sensor Clock Frequency Count internal&#xd;&#xa;Set ana_tsen_adc_clk frequency based on refclk$
$$RESERVED$  $15$  $12$  $RA340h$  $_field description_$  $RW$  $0h$  $$
$$ana_tsen_adc_clk_en$  $11$  $11$  $RA340h$  $_field description_$  $RW$  $1h$  $Analog Temp Sensor Clock Frequency Count Enable internal&#xd;&#xa;Enable ana_tsen_adc_clk for analog temp. sensor$
$$ana_tsen_adc_start$  $10$  $10$  $RA340h$  $_field description_$  $RW$  $0h$  $Analog Input TSEN_ADC_START Control internal$
$$ana_tsen_adc_reset$  $9$  $9$  $RA340h$  $_field description_$  $RW$  $1h$  $Analog Input ANA_TSEN_ADC_RESET Control internal$
$$ana_tsen_adc_en$  $8$  $8$  $RA340h$  $_field description_$  $RW$  $0h$  $Analog Input ANA_TSEN_ADC_EN Control internal$
$$RESERVED$  $7$  $5$  $RA340h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $4$  $0$  $RA340h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $31$  $11$  $RA348h$  $Input Interface Register4$  $RW$  $0h$  $$
$$ana_cmn_tsen_adc_data_fm_reg$  $10$  $10$  $RA348h$  $Input Interface Register4$  $RW$  $0h$  $Force Value Of Ana_tsen_adc_data From Register. internal$
$$ana_cmn_tsen_adc_data[9:0]$  $9$  $0$  $RA348h$  $Input Interface Register4$  $RW$  $0h$  $Ana_tsen_adc_data internal&#xd;&#xa;Set value of ana_tsen_adc_data when register ana_tsen_adc_data_fm_reg is 1 or in isolation/scan mode.$
$$RESERVED$  $31$  $29$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ana_pu_tx_or_force$  $28$  $28$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $Force Value Of PU_TX_OR internal$
$$ana_pu_tx_or$  $27$  $27$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $Logic OR'ed Value Of All PU_TX Signals internal&#xd;&#xa;Logic OR All PU_TX Signals Together And Send To Analog CMN Block$
$$ana_pu_pll_or_force$  $26$  $26$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $Force Value Of PU_PLL_OR internal$
$$ana_pu_pll_or$  $25$  $25$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $Logic OR'ed Value Of All PU_PLL Signals internal&#xd;&#xa;Logic OR All PU_PLL Signals Together And Send To Analog CMN Block$
$$RESERVED$  $24$  $24$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ana_pu_ivref$  $19$  $19$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF Control internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$ana_pu_ivref_dly1$  $18$  $18$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF_DLY1 Control internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$ana_pu_ivref_dly2$  $17$  $17$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF_DLY2 Control internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$ana_pu_ivref_dly3$  $16$  $16$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF_DLY3 Control internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$RESERVED$  $15$  $11$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$RESERVED$  $9$  $0$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$testbus_dbg[15:0]$  $31$  $16$  $RA354h$  $_field description_$  $RW$  $0h$  $Debug Dummy Register.  internal&#xd;&#xa;Used For Shadow Register During Debug$
$$RESERVED$  $15$  $0$  $RA354h$  $_field description_$  $RW$  $0h$  $$
$$cmn_ana_rsvd_out_rd[15:0]$  $31$  $16$  $RA358h$  $Common Reserved Register 1$  $R$  $0h$  $CMN_ANA_RSVD_OUT Value internal$
$$pin_reserved_input_rd[15:0]$  $15$  $0$  $RA358h$  $Common Reserved Register 1$  $R$  $0h$  $PIN_RESERVED_INPUT Value internal$
$$RESERVED$  $31$  $31$  $RA35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $RA35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $RA35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $RA35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $RA35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $RA35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $RA35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $RA35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $RA35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $RA35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $RA35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $RA35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $RA35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $RA35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $RA35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $RA35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$pin_reserved_output[15:0]$  $15$  $0$  $RA35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $PIN_RESERVED_OUTPUT Value internal$
$$timer3_clk_sel_cmn[1:0]$  $31$  $30$  $RA360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function3 internal&#xd;&#xa;01: MCU clock$
$$timer2_clk_sel_cmn[1:0]$  $29$  $28$  $RA360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function2 internal&#xd;&#xa;01: MCU clock$
$$timer1_clk_sel_cmn[1:0]$  $27$  $26$  $RA360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function1 internal&#xd;&#xa;01: MCU clock$
$$timer0_clk_sel_cmn[1:0]$  $25$  $24$  $RA360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function0 internal&#xd;&#xa;01: MCU clock$
$$pwm3_clk_sel_cmn[1:0]$  $23$  $22$  $RA360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function3 internal&#xd;&#xa;01: MCU clock$
$$pwm2_clk_sel_cmn[1:0]$  $21$  $20$  $RA360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function2 internal&#xd;&#xa;01: MCU clock$
$$pwm1_clk_sel_cmn[1:0]$  $19$  $18$  $RA360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function1 internal&#xd;&#xa;01: MCU clock$
$$pwm0_clk_sel_cmn[1:0]$  $17$  $16$  $RA360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function0 internal&#xd;&#xa;01: MCU clock$
$$timer_2ex_sel_cmn[1:0]$  $15$  $14$  $RA360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T2EX Input Selection internal&#xd;&#xa;00:Select MCU timer clock source from hardware clock source generation function 0&#xd;&#xa;01:Select MCU timer clock source from hardware clock source generation function 1&#xd;&#xa;10:Select MCU timer clock source from hardware clock source generation function 2&#xd;&#xa;11:Select MCU timer clock source from hardware clock source generation function 3$
$$timer_2_sel_cmn[1:0]$  $13$  $12$  $RA360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T2 Input Selection internal&#xd;&#xa;00:Select MCU timer clock source from hardware clock source generation function 0&#xd;&#xa;01:Select MCU timer clock source from hardware clock source generation function 1&#xd;&#xa;10:Select MCU timer clock source from hardware clock source generation function 2&#xd;&#xa;11:Select MCU timer clock source from hardware clock source generation function 3$
$$timer_1_sel_cmn[1:0]$  $11$  $10$  $RA360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T1 Input Selection internal&#xd;&#xa;00:Select MCU timer clock source from hardware clock source generation function 0&#xd;&#xa;01:Select MCU timer clock source from hardware clock source generation function 1&#xd;&#xa;10:Select MCU timer clock source from hardware clock source generation function 2&#xd;&#xa;11:Select MCU timer clock source from hardware clock source generation function 3$
$$timer_0_sel_cmn[1:0]$  $9$  $8$  $RA360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T0 Input Selection internal&#xd;&#xa;00:Select MCU timer clock source from hardware clock source generation function 0&#xd;&#xa;01:Select MCU timer clock source from hardware clock source generation function 1&#xd;&#xa;10:Select MCU timer clock source from hardware clock source generation function 2&#xd;&#xa;11:Select MCU timer clock source from hardware clock source generation function 3$
$$RESERVED$  $7$  $5$  $RA360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $$
$$swd_cmn$  $4$  $4$  $RA360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Start Watchdog Timer internal&#xd;&#xa;Setting this register to 1 before MCU is enabled starts the watchdog timer immediately after MCU is enabled&#xd;&#xa;1: Enable MCU watchdog timer&#xd;&#xa;0: Disable MCU watchdog timer$
$$timer_3_en_cmn$  $3$  $3$  $RA360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer3 internal&#xd;&#xa;1: Enable Timer 3&#xd;&#xa;0: Disable Timer 3$
$$timer_2_en_cmn$  $2$  $2$  $RA360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer2 internal&#xd;&#xa;1: Enable Timer 2&#xd;&#xa;0: Disable Timer 2$
$$timer_1_en_cmn$  $1$  $1$  $RA360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer1 internal&#xd;&#xa;1: Enable Timer 1&#xd;&#xa;0: Disable Timer 1$
$$timer_0_en_cmn$  $0$  $0$  $RA360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer0 internal&#xd;&#xa;1: Enable Timer 0&#xd;&#xa;0: Disable Timer 0$
$$timer0_lo_cnt_cmn[15:0]$  $31$  $16$  $RA364h$  $CMN MCU Ext Timer Control Register 1$  $RW$  $1h$  $Timer 0 Counter Number internal$
$$timer0_hi_cnt_cmn[15:0]$  $15$  $0$  $RA364h$  $CMN MCU Ext Timer Control Register 1$  $RW$  $1h$  $Timer 0 Counter Number internal&#xd;&#xa;The number of clock count to generate interrupt$
$$timer1_lo_cnt_cmn[15:0]$  $31$  $16$  $RA368h$  $CMN MCU Ext Timer Control Register 2$  $RW$  $1h$  $Timer 1 Counter Number internal$
$$timer1_hi_cnt_cmn[15:0]$  $15$  $0$  $RA368h$  $CMN MCU Ext Timer Control Register 2$  $RW$  $1h$  $Timer 1 Counter Number internal&#xd;&#xa;The number of clock count to generate interrupt$
$$timer2_lo_cnt_cmn[15:0]$  $31$  $16$  $RA36Ch$  $CMN MCU Ext Timer Control Register 3$  $RW$  $1h$  $Timer 2 Counter Number internal$
$$timer2_hi_cnt_cmn[15:0]$  $15$  $0$  $RA36Ch$  $CMN MCU Ext Timer Control Register 3$  $RW$  $1h$  $Timer 2 Counter Number internal&#xd;&#xa;The number of clock count to generate interrupt$
$$timer3_lo_cnt_cmn[15:0]$  $31$  $16$  $RA370h$  $CMN MCU Ext Timer Control Register 4$  $RW$  $1h$  $Timer 3 Counter Number internal$
$$timer3_hi_cnt_cmn[15:0]$  $15$  $0$  $RA370h$  $CMN MCU Ext Timer Control Register 4$  $RW$  $1h$  $Timer 3 Counter Number internal&#xd;&#xa;The number of clock count to generate interrupt$
$$pwm0_en_cmn$  $31$  $31$  $RA374h$  $CMN MCU Ext Timer Control Register 8$  $RW$  $1h$  $Enable Timer Clock Generation Function0 For CPU Timer internal$
$$pwm0_counter_cmn[30:0]$  $30$  $0$  $RA374h$  $CMN MCU Ext Timer Control Register 8$  $RW$  $14h$  $Timer Clock Block 0 Control internal&#xd;&#xa;Timer frequency = timer clock frequency/(2 X pwm0_counter[30:0])$
$$pwm1_en_cmn$  $31$  $31$  $RA378h$  $CMN MCU Ext Timer Control Register 9$  $RW$  $1h$  $Enable Timer Clock Generation Function1 For CPU Timer internal$
$$pwm1_counter_cmn[30:0]$  $30$  $0$  $RA378h$  $CMN MCU Ext Timer Control Register 9$  $RW$  $14h$  $Timer Clock Block 1 Control internal&#xd;&#xa;Timer frequency = timer clock frequency/(2 X pwm1_counter[30:0])$
$$pwm2_en_cmn$  $31$  $31$  $RA37Ch$  $CMN_MCU Ext Timer Control Register 10$  $RW$  $1h$  $Enable Timer Clock Generation Function2 For CPU Timer internal$
$$pwm2_counter_cmn[30:0]$  $30$  $0$  $RA37Ch$  $CMN_MCU Ext Timer Control Register 10$  $RW$  $14h$  $Timer Clock Block 2 Control internal&#xd;&#xa;Timer frequency = timer clock frequency/(2 X pwm2_counter[30:0])$
$$pwm3_en_cmn$  $31$  $31$  $RA380h$  $CMN MCU Ext Timer Control Register 11$  $RW$  $1h$  $Enable Timer Clock Generation Function3 For CPU Timer internal$
$$pwm3_counter_cmn[30:0]$  $30$  $0$  $RA380h$  $CMN MCU Ext Timer Control Register 11$  $RW$  $14h$  $Timer Clock Block 3 Control internal&#xd;&#xa;Timer frequency = timer clock frequency/(2 X pwm3_counter[30:0])$
$$RESERVED$  $31$  $25$  $RA384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane3_int_isr$  $24$  $24$  $RA384h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 3 INT ISR$
$$RESERVED$  $23$  $17$  $RA384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane2_int_isr$  $16$  $16$  $RA384h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 2 INT ISR$
$$RESERVED$  $15$  $9$  $RA384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane1_int_isr$  $8$  $8$  $RA384h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 1 INT ISR$
$$RESERVED$  $7$  $1$  $RA384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane0_int_isr$  $0$  $0$  $RA384h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 0 INT ISR$
$$RESERVED$  $31$  $25$  $RA388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$lane3_int_mask$  $24$  $24$  $RA388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 3 INT ISR Mask$
$$RESERVED$  $23$  $17$  $RA388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$lane2_int_mask$  $16$  $16$  $RA388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 2 INT ISR Mask$
$$RESERVED$  $15$  $9$  $RA388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$lane1_int_mask$  $8$  $8$  $RA388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 1 INT ISR Mask$
$$RESERVED$  $7$  $1$  $RA388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$lane0_int_mask$  $0$  $0$  $RA388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 0 INT ISR Mask$
$$RESERVED$  $31$  $25$  $RA38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $$
$$lane3_int_isr_clear$  $24$  $24$  $RA38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $Lane 3 INT ISR Clear$
$$RESERVED$  $23$  $17$  $RA38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $$
$$lane2_int_isr_clear$  $16$  $16$  $RA38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $Lane 2 INT ISR Clear$
$$RESERVED$  $15$  $9$  $RA38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $$
$$lane1_int_isr_clear$  $8$  $8$  $RA38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $Lane 1 INT ISR Clear$
$$RESERVED$  $7$  $1$  $RA38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $$
$$lane0_int_isr_clear$  $0$  $0$  $RA38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $Lane 0 INT ISR Clear$
$$RESERVED$  $31$  $25$  $RA390h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$set_int_isr_lane3$  $24$  $24$  $RA390h$  $MCU  INT Register 1$  $RW$  $0h$  $Set Lane 3 INT ISR$
$$RESERVED$  $23$  $17$  $RA390h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$set_int_isr_lane2$  $16$  $16$  $RA390h$  $MCU  INT Register 1$  $RW$  $0h$  $Set Lane 2 INT ISR$
$$RESERVED$  $15$  $9$  $RA390h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$set_int_isr_lane1$  $8$  $8$  $RA390h$  $MCU  INT Register 1$  $RW$  $0h$  $Set Lane 1 INT ISR$
$$RESERVED$  $7$  $1$  $RA390h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$set_int_isr_lane0$  $0$  $0$  $RA390h$  $MCU  INT Register 1$  $RW$  $0h$  $Set Lane 0 INT ISR$
$$RESERVED$  $31$  $26$  $RA394h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $$
$$gpi_cmn_fm_reg$  $25$  $25$  $RA394h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $Force Value Of GPI_CMN From Register internal&#xd;&#xa;Set value of GPI CMN when register gpi_cmn_fm_reg is 1 or in isolation and scan mode.$
$$gpo_sel_cmn$  $24$  $24$  $RA394h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $GPIO Control Select internal&#xd;&#xa;1: PIN_GPO_CMN is controlled by CMN MCU output ports&#xd;&#xa;0: PIN_GPO_CMN is controlled by registers pin_gpo_cmn[7:0]$
$$pin_gpo_cmn[7:0]$  $23$  $16$  $RA394h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $PIN_GPO_CMN Control Register internal&#xd;&#xa;Set PIN_GPO_CMN value when register gpo_sel_lane=1$
$$pin_gpo_rd_cmn[7:0]$  $15$  $8$  $RA394h$  $CMN MCU GPIO Control Register$  $R$  $0h$  $PIN_GPO_CMN Read Back Value internal$
$$pin_gpi_rd_cmn[7:0]$  $7$  $0$  $RA394h$  $CMN MCU GPIO Control Register$  $R$  $0h$  $PIN_GPI_CMN Read Back Value internal$
$$int7_enable_cmn$  $31$  $31$  $RA398h$  $CMN Cache Control Debug Register 0$  $RW$  $1h$  $Overall CMN MCU INT7 Enable internal$
$$int6_enable_cmn$  $30$  $30$  $RA398h$  $CMN Cache Control Debug Register 0$  $RW$  $1h$  $Overall CMN MCU INT6 Enable internal$
$$int5_enable_cmn$  $29$  $29$  $RA398h$  $CMN Cache Control Debug Register 0$  $RW$  $1h$  $Overall CMN MCU INT5 Enable internal$
$$int4_enable_cmn$  $28$  $28$  $RA398h$  $CMN Cache Control Debug Register 0$  $RW$  $1h$  $Overall CMN MCU INT4 Enable internal$
$$int3_enable_cmn$  $27$  $27$  $RA398h$  $CMN Cache Control Debug Register 0$  $RW$  $1h$  $Overall CMN MCU INT3 Enable internal$
$$int2_enable_cmn$  $26$  $26$  $RA398h$  $CMN Cache Control Debug Register 0$  $RW$  $1h$  $Overall CMN MCU INT2 Enable internal$
$$int0_enable_cmn$  $25$  $25$  $RA398h$  $CMN Cache Control Debug Register 0$  $RW$  $1h$  $Overall CMN MCU INT0 Enable internal$
$$RESERVED$  $24$  $24$  $RA398h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $$
$$mem_line_sel1_cmn[4:0]$  $23$  $19$  $RA398h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select memory line index for debug$
$$RESERVED$  $18$  $14$  $RA398h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $$
$$line_tag_sel_cmn[4:0]$  $13$  $9$  $RA398h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select one of 32 line tags for read back$
$$line_tag_cmn[8:0]$  $8$  $0$  $RA398h$  $CMN Cache Control Debug Register 0$  $R$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Cache line tag readback value$
$$RESERVED$  $31$  $29$  $RA39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$mem_line_sel0_cmn[4:0]$  $28$  $24$  $RA39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select memory line index for debug$
$$gpi_cmn[7:0]$  $23$  $16$  $RA39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $GPI CMN internal$
$$RESERVED$  $15$  $13$  $RA39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$miss_line_sel1_cmn[4:0]$  $12$  $8$  $RA39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select memory line index for debug$
$$RESERVED$  $7$  $5$  $RA39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$miss_line_sel0_cmn[4:0]$  $4$  $0$  $RA39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select memory line index for debug$
$$mcu_wdt_reset_cmn$  $31$  $31$  $RA3A0h$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $MCU Watch Dog Timer RESET. internal&#xd;&#xa;Set 0 to 1 or 1 to 0 to reset watch dog timer$
$$RESERVED$  $30$  $16$  $RA3A0h$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $$
$$mcu_wdt_en_cmn$  $15$  $15$  $RA3A0h$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $CMN MCU Watch Dog Timer Enable internal$
$$mcu_wdt_cnt_hi_cmn[14:0]$  $14$  $0$  $RA3A0h$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $400h$  $CMN MCU Watch Dog Timer counter internal$
$$XDATA_MEM_CHECKSUM_EXP_CMN[31:0]$  $31$  $0$  $RA3A4h$  $XDATA MEMORY CMN CHECKSUM Registers 0$  $RW$  $FFFFFFFFh$  $Xdata Memory CMN Checksum Expected Value$
$$XDATA_MEM_CHECKSUM_CMN[31:0]$  $31$  $0$  $RA3A8h$  $XDATA MEMORY CMN CHECKSUM Registers 1$  $R$  $0h$  $Xdata Memory CMN Checksum Readback$
$$RESERVED$  $31$  $2$  $RA3ACh$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $RW$  $0h$  $$
$$XDATA_MEM_CHECKSUM_PASS_CMN$  $1$  $1$  $RA3ACh$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $R$  $0h$  $PHY Xdata CMN Memory Checksum PASS$
$$XDATA_MEM_CHECKSUM_RESET_CMN$  $0$  $0$  $RA3ACh$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $RW$  $0h$  $Reset PHY Xdata CMN Memory Checksum Calculation Value$
$$RESERVED$  $31$  $9$  $RA3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_ack_isr$  $8$  $8$  $RA3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt$
$$RESERVED$  $7$  $1$  $RA3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_req_isr$  $0$  $0$  $RA3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt$
$$RESERVED$  $31$  $9$  $RA3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_ack_mask$  $8$  $8$  $RA3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt Mask$
$$RESERVED$  $7$  $1$  $RA3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_req_mask$  $0$  $0$  $RA3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt Mask$
$$RESERVED$  $31$  $9$  $RA3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_ack_isr_clear$  $8$  $8$  $RA3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt Clear$
$$RESERVED$  $7$  $1$  $RA3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_req_isr_clear$  $0$  $0$  $RA3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt Clear$
$$CID0[7:4]$  $31$  $28$  $RA3F8h$  $Chip ID$  $R$  $4h$  $PHY Technology.&#xd;&#xa;This field defines the process node used for this PHY design.&#xd;&#xa;{CID0 comes from the IP.}&#xd;&#xa;4'b0000: 90 nm or 80 nm&#xd;&#xa;4'b0001: 65 nm or 55 nm&#xd;&#xa;4'b0010: 40 nm&#xd;&#xa;4'b0011: 28 nm&#xd;&#xa;4'b0100: 16nm&#xd;&#xa;Other values: Reserved$
$$CID0[3:0]$  $27$  $24$  $RA3F8h$  $Chip ID$  $R$  $3h$  $PHY Type.&#xd;&#xa;This field defines the PHY type.&#xd;&#xa;{CID0 comes from the IP.}&#xd;&#xa;4'b0000: COMPHY-L&#xd;&#xa;4'b0001: COMPHY-M&#xd;&#xa;4'b0010: COMPHY-H&#xd;&#xa;4'b0011: COMPHY-S&#xd;&#xa;4'b0100: COMPHY_56G&#xd;&#xa;Others: Reserved$
$$CID1[7:4]$  $23$  $20$  $RA3F8h$  $Chip ID$  $R$  $0h$  $Major Revision.&#xd;&#xa;This field defines the all-layer change for a given PHY type. This field is incremented each time an all-layer revision is taped out.&#xd;&#xa;{CID1 comes from the SoC.}$
$$CID1[3:0]$  $19$  $16$  $RA3F8h$  $Chip ID$  $R$  $0h$  $Minor Revision.&#xd;&#xa;This field defines a metal revision to a given PHY type. This field is incremented each time a metal revision is taped out for the PHY for a given major revision.&#xd;&#xa;{CID1 comes from the SoC.}$
$$cid3[7:6]$  $15$  $14$  $RA3F8h$  $Chip ID$  $R$  $1h$  $Process Node internal&#xd;&#xa;2'b00: FF+&#xd;&#xa;2'b01: FFC&#xd;&#xa;2'b10: Reserved&#xd;&#xa;2'b11: Reserved$
$$cid3[5:4]$  $13$  $12$  $RA3F8h$  $Chip ID$  $R$  $0h$  $Foundry internal&#xd;&#xa;2'b00: TSMC&#xd;&#xa;2'b01: UMC&#xd;&#xa;2'b10: Reserved&#xd;&#xa;2'b11: Reserved$
$$cid3[3:2]$  $11$  $10$  $RA3F8h$  $Chip ID$  $R$  $3h$  $Chip Threshold internal&#xd;&#xa;2'b00: SVT Only&#xd;&#xa;2'b01: SVT + HVT&#xd;&#xa;2'b10: SVT + LVT&#xd;&#xa;2'b11: LVT Only$
$$cid3[1:0]$  $9$  $8$  $RA3F8h$  $Chip ID$  $R$  $3h$  $Digital Threshold internal&#xd;&#xa;2'b00: SVT Only&#xd;&#xa;2'b01: SVT + HVT&#xd;&#xa;2'b10: SVT + LVT&#xd;&#xa;2'b11: LVT Only$
$$cid2[7:0]$  $7$  $0$  $RA3F8h$  $Chip ID$  $R$  $10h$  $Main Revision internal&#xd;&#xa;It is from CHIP_ID$
$$PHY_LANE_NUM[2:0]$  $31$  $29$  $RA3FCh$  $_field description_$  $R$  $2h$  $Physical Number Of Lanes&#xd;&#xa;The physically supported number of lanes in this PHY&#xd;&#xa;3'h0: 1 lane&#xd;&#xa;3'h1: 2 lanes&#xd;&#xa;3'h2: 4 lanes&#xd;&#xa;Others: reserved$
$$RESERVED$  $28$  $24$  $RA3FCh$  $_field description_$  $RW$  $0h$  $$
$$dig_id[7:0]$  $23$  $16$  $RA3FCh$  $_field description_$  $R$  $10h$  $Digital Revision internal&#xd;&#xa;dig_id[7:4]: Digital wrapper major Revision. Defines the all layer change for a given PHY type.&#xd;&#xa;dig_id[3:0]: Digital wrapper Minor revision. Defines a metal revision to a given phy type and major revision.&#xd;&#xa;This field is incremented every time a metal revision is taped out for the PHY for a given major rev.$
$$ana_id[15:0]$  $15$  $0$  $RA3FCh$  $_field description_$  $R$  $0h$  $Analog ID internal$
$$cal_lcvco_dac_lsb_cont_rate1[7:0]$  $31$  $24$  $RE000h$  $TBD$  $RW$  $1Fh$  $TBD$
$$cal_lcvco_dac_lsb_rate1[7:0]$  $23$  $16$  $RE000h$  $TBD$  $RW$  $1Fh$  $TBD$
$$cal_lcvco_dac_lsb_rate0[7:0]$  $15$  $8$  $RE000h$  $TBD$  $RW$  $1Fh$  $TBD$
$$RESERVED$  $7$  $1$  $RE000h$  $TBD$  $RW$  $0h$  $$
$$use_ring_refclk_250m$  $0$  $0$  $RE000h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_lcvco_dac_msb_cont_rate1[7:0]$  $31$  $24$  $RE004h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_lcvco_dac_msb_cont_rate0[7:0]$  $23$  $16$  $RE004h$  $TBD$  $RW$  $21h$  $TBD$
$$cal_lcvco_dac_msb_rate1[7:0]$  $15$  $8$  $RE004h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_lcvco_dac_msb_rate0[7:0]$  $7$  $0$  $RE004h$  $TBD$  $RW$  $21h$  $TBD$
$$cal_lccap_msb_rate1[7:0]$  $31$  $24$  $RE008h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_lccap_msb_rate0[7:0]$  $23$  $16$  $RE008h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_lccap_lsb_rate1[7:0]$  $15$  $8$  $RE008h$  $TBD$  $RW$  $10h$  $TBD$
$$cal_lccap_lsb_rate0[7:0]$  $7$  $0$  $RE008h$  $TBD$  $RW$  $10h$  $TBD$
$$cal_plldcc_cnt_cont_rate1[7:0]$  $31$  $24$  $RE00Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_plldcc_cnt_cont_rate0[7:0]$  $23$  $16$  $RE00Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_plldcc_cnt_rate1[7:0]$  $15$  $8$  $RE00Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_plldcc_cnt_rate0[7:0]$  $7$  $0$  $RE00Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_pll_speed_ring_cont_rate1[7:0]$  $31$  $24$  $RE010h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_speed_ring_cont_rate0[7:0]$  $23$  $16$  $RE010h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_speed_ring_rate1[7:0]$  $15$  $8$  $RE010h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_speed_ring_rate0[7:0]$  $7$  $0$  $RE010h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_cont_rate1[7:0]$  $31$  $24$  $RE014h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_cont_rate0[7:0]$  $23$  $16$  $RE014h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_rate1[7:0]$  $15$  $8$  $RE014h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_rate0[7:0]$  $7$  $0$  $RE014h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_rate1[15:8]$  $31$  $24$  $RE018h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_rate1[7:0]$  $23$  $16$  $RE018h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_rate0[15:8]$  $15$  $8$  $RE018h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_rate0[7:0]$  $7$  $0$  $RE018h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate1[15:8]$  $31$  $24$  $RE01Ch$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate1[7:0]$  $23$  $16$  $RE01Ch$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate0[15:8]$  $15$  $8$  $RE01Ch$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate0[7:0]$  $7$  $0$  $RE01Ch$  $TBD$  $RW$  $0h$  $TBD$
$$FW_MAJOR_VER[7:0]$  $31$  $24$  $RE600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Major Version.$
$$FW_MINOR_VER[7:0]$  $23$  $16$  $RE600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Minor Version.$
$$FW_PATCH_VER[7:0]$  $15$  $8$  $RE600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Patch Version.$
$$FW_BUILD_VER[7:0]$  $7$  $0$  $RE600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Build Version.$
$$RESERVED$  $31$  $27$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $$
$$skip_cdr_dfe_scheme$  $25$  $25$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Skip CDR DFE SCHEME For Simulation Faster internal$
$$FORCE_CONT_CAL_SKIP$  $24$  $24$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Force Continuous Calibration To Skip.$
$$BYPASS_SPEED_TABLE_LOAD$  $23$  $23$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Speed Table Load To Analog Registers By Firmware For Simulation Only$
$$BYPASS_XDAT_INIT$  $22$  $22$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Bypass XDATA Initialization By Firmware For Simulation Only$
$$BYPASS_POWER_ON_DELAY$  $21$  $21$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Delay During Power Up For Simulation Only$
$$BYPASS_DELAY[2:0]$  $20$  $18$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Delay For Simulation Only&#xd;&#xa;0= normal (default)&#xd;&#xa;1-3=delay_time/2^number&#xd;&#xa;4-7=force delay_time=0$
$$POWER_UP_SIMPLE_EN$  $17$  $17$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Power Up Simple. For COSIM Use.$
$$RESERVED$  $16$  $16$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $$
$$TRAIN_SIM_EN$  $13$  $13$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Train For Simulation Enable. For Simulation Only.$
$$FAST_DFE_TIMER_EN$  $12$  $12$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Fast DFE Timer Enable.$
$$EXT_FORCE_CAL_DONE$  $11$  $11$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Externally Force Calibration Done, Use Pre-loaded Values$
$$FAST_POWER_ON_EN$  $10$  $10$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Fast Power On Enable. For Simulation Only.$
$$MCU_INIT_DONE$  $9$  $9$  $RE604h$  $Calibration enable control$  $R$  $0h$  $MCU Initialization Done.$
$$CAL_DONE$  $8$  $8$  $RE604h$  $Calibration enable control$  $R$  $0h$  $Calibration Done.&#xd;&#xa;0: Calibration is in progress or has not started.&#xd;&#xa;1: Calibration is done.$
$$RESERVED$  $7$  $7$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $$
$$RESERVED$  $5$  $3$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $$
$$LCPLL_LANE_SEL$  $2$  $2$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $LCPLL Control MCU Lane Selection In Case Of ETHERNET_CFG>1&#xd;&#xa;This register will select this MCU lane control LCPLL in case of ETHERNET_CFG[1:0] > 1&#xd;&#xa;0: select MCU and LANE to control LCPLL which MCU_ID_LANE is 0&#xd;&#xa;1: select MCU and LANE to control LCPLL which MCU_ID_LANE is 1$
$$ETHERNET_CFG[1:0]$  $1$  $0$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Ethernet Configuration For Speed Change Data Bit Rate Range&#xd;&#xa;0: No Speed Change Support For SERDES&#xd;&#xa;1: 10.3125G and 20.625G&#xd;&#xa;2:1.25G, 3.125G, 5.15625G and 10.3125G&#xd;&#xa;3:1.25G, 3.125G, 10.3125G, 25.78125G$
$$RESERVED$  $31$  $31$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$sq_cal_ext_en$  $27$  $27$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Squelch Calibration External Enable internal$
$$process_cal_ext_en$  $26$  $26$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Process Calibration External Enable internal$
$$txdcc_cal_ext_en$  $25$  $25$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx DCC Calibration External Enable internal$
$$txdcc_pdiv_cal_ext_en$  $24$  $24$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx DCC Post Divider Calibration External Enable internal$
$$vdd_cal_ext_en$  $23$  $23$  $RE608h$  $Calibration Configuration 1$  $RW$  $1h$  $VDD Calibration External Enable internal$
$$rximp_cal_ext_en$  $22$  $22$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Impedance Calibration External Enable internal$
$$tximp_cal_ext_en$  $21$  $21$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx Impedance Calibration External Enable internal$
$$sampler_cal_ext_en$  $20$  $20$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Sampler Calibration External Enable internal$
$$eom_align_cal_ext_en$  $19$  $19$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $EOM Alignment Calibration External Enable internal$
$$rxalign90_cal_ext_en$  $18$  $18$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Align90 Calibration External Enable internal$
$$rxdcc_eom_cal_ext_en$  $17$  $17$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DCC EOM Calibration External Enable internal$
$$rxdcc_data_cal_ext_en$  $16$  $16$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DCC Data Calibration External Enable internal$
$$rxdcc_dll_cal_ext_en$  $15$  $15$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DCC DLL Calibration External Enable internal$
$$txdetect_cal_ext_en$  $14$  $14$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx Detect Calibration External Enable internal$
$$eom_dll_cal_ext_en$  $13$  $13$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $EOM DLL Calibration External Enable internal$
$$rxdll_cal_ext_en$  $12$  $12$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DLL Calibration External Enable internal$
$$pll_temp_cal_ext_en$  $11$  $11$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $PLL Temperature Calibration External Enable internal$
$$pll_cal_ext_en$  $10$  $10$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $PLL Calibration External Enable internal$
$$plldcc_cal_ext_en$  $9$  $9$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $PLL DCC Calibration External Enable internal$
$$ring_pll_cal_ext_en$  $8$  $8$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $RING PLL Calibration External Enable internal$
$$txclk_vdd_cal_ext_en$  $7$  $7$  $RE608h$  $Calibration Configuration 1$  $RW$  $1h$  $TxClk VDD Calibration External Enable internal$
$$txdata_vdd_cal_ext_en$  $6$  $6$  $RE608h$  $Calibration Configuration 1$  $RW$  $1h$  $TxDATA VDD Calibration External Enable internal$
$$txpre_vdd_cal_ext_en$  $5$  $5$  $RE608h$  $Calibration Configuration 1$  $RW$  $1h$  $TX Pre-Driver VDD Calibration External Enable internal$
$$rxdclk_vdd_cal_ext_en$  $4$  $4$  $RE608h$  $Calibration Configuration 1$  $RW$  $1h$  $Rx Data Clock VDD Calibration External Enable internal$
$$rxeomclk_vdd_cal_ext_en$  $3$  $3$  $RE608h$  $Calibration Configuration 1$  $RW$  $1h$  $Rx EOM Clock VDD Calibration External Enable internal$
$$rxsmplr_vdd_cal_ext_en$  $2$  $2$  $RE608h$  $Calibration Configuration 1$  $RW$  $1h$  $Rx Sampler VDD Calibration External Enable internal$
$$RESERVED$  $1$  $1$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$cal_start$  $0$  $0$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Calbration Manual Start. internal$
$$txclk_vdd_cal_cont_en$  $31$  $31$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $TxClk VDD Calibration Continuous Enable internal$
$$txdata_vdd_cal_cont_en$  $30$  $30$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $TxDATA VDD Calibration Continuous Enable internal$
$$txpre_vdd_cal_cont_en$  $29$  $29$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $TX Pre-Driver VDD Calibration Continuous Enable internal$
$$rxdclk_vdd_cal_cont_en$  $28$  $28$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Data Clock VDD Calibration Continuous Enable internal$
$$rxeomclk_vdd_cal_cont_en$  $27$  $27$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx EOM Clock VDD Calibration Continuous Enable internal$
$$rxsmplr_vdd_cal_cont_en$  $26$  $26$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Sampler VDD Calibration Continuous Enable internal$
$$rxdcc_data_cal_cont_en$  $25$  $25$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DCC Center Calibration Continuous Enable internal$
$$rxdcc_eom_cal_cont_en$  $24$  $24$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DCC EOM Calibration Continuous Enable internal$
$$txdcc_cal_cont_en$  $23$  $23$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Tx DCC Calibration Continuous Enable internal$
$$txdcc_pdiv_cal_cont_en$  $22$  $22$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Tx DCC Post Divider Calibration Continuous Enable internal$
$$pllamp_cal_cont_en$  $21$  $21$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $PLL AMP Calibration Continuous Mode Enable. internal$
$$plldcc_cal_cont_en$  $20$  $20$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $PLL DCC Calibration Continuous Mode Enable. internal$
$$align90_cal_cont_en$  $19$  $19$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx Align90 Calibration  Continuous Enable$
$$eom_dll_cal_cont_en$  $18$  $18$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $EOM DLL Continuous Calibration Enable internal$
$$rxdll_cal_cont_en$  $17$  $17$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DLL Continuous Calibration Enable internal$
$$txdetect_cal_cont_en$  $16$  $16$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Tx Detect Continuous Calibration Enable internal$
$$rxdcc_dll_cal_cont_en$  $15$  $15$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DCC Center Calibration Continuous Enable internal$
$$pll_temp_cal_cont_en$  $14$  $14$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $PLL Temperature Calibration Continuous Enable internal$
$$RESERVED$  $13$  $13$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $31$  $31$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$cal_process_result_sel$  $27$  $27$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $Process Calibration Result Selection internal&#xd;&#xa;0: Use ULVT result;&#xd;&#xa;1: Use LVT result.$
$$pllamp_cal_speedup_disable$  $26$  $26$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $PLLamp_Cal Speed Up For Debug. internal&#xd;&#xa;0: Fast Mode(Default).&#xd;&#xa;1: Slow Mode.$
$$RESERVED$  $25$  $24$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$fast_pll_mode$  $23$  $23$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $Fast PLL Cal Mode For Debug. internal&#xd;&#xa;0: Fast_Mode.&#xd;&#xa;1: Normal_Mode.$
$$spdchg_fast_pll_mode[1:0]$  $22$  $21$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $Speed Change Fast PLL Cal Mode 0/1/2 For Debug. internal$
$$tempc_step_ctrl[2:0]$  $20$  $18$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $Tempc_DAC Step Size 0/1/2/3/4/5/6/7 For Debug. internal$
$$tempc_dac_mode[1:0]$  $17$  $16$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $PLL Temperature Calibration Mode 0/1/2 For Debug. internal$
$$thold_sel2[7:0]$  $15$  $8$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $PLL Fast Cal Tempc_Mux_Hold_Sel Settle Time For Debug. internal$
$$tshrtr[7:0]$  $7$  $0$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $PLL Fast Cal SHRTR Time 0/1/2/3 For Debug. internal$
$$vcoamp_vth_freq[7:0]$  $31$  $24$  $RE614h$  $Calibration Configuration 3$  $RW$  $Eh$  $PLL VCO Amplitude Threshold For PLL Clock Freq Calibration. internal$
$$vcoamp_vth_amp[7:0]$  $23$  $16$  $RE614h$  $Calibration Configuration 3$  $RW$  $Fh$  $PLL VCO Amplitude Threshold For Initial PLL Amp Power On. internal$
$$vcoamp_vth_normal[7:0]$  $15$  $8$  $RE614h$  $Calibration Configuration 3$  $RW$  $Ch$  $PLL VCO Amplitude Threshold For Normal Mode. internal$
$$fbc_ratio[7:0]$  $7$  $0$  $RE614h$  $Calibration Configuration 3$  $RW$  $0h$  $FBC Measure Time. internal&#xd;&#xa;0: 4uS.&#xd;&#xa;1: 8uS.&#xd;&#xa;2: 16uS.&#xd;&#xa;3: 32uS.&#xd;&#xa;4-255 : Not used$
$$RESERVED$  $31$  $31$  $RE618h$  $Calibration Configuration 4$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $RE618h$  $Calibration Configuration 4$  $RW$  $0h$  $$
$$ring_pll_disable$  $29$  $29$  $RE618h$  $Calibration Configuration 4$  $RW$  $0h$  $RING PLL Disabled Indicator internal$
$$tpllfreq4$  $28$  $28$  $RE618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time4 For Debug. internal&#xd;&#xa;0: 50uS.&#xd;&#xa;1: 100uS.$
$$tpllfreq3[1:0]$  $27$  $26$  $RE618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time3 For Debug internal&#xd;&#xa;0: 3uS.&#xd;&#xa;1: 4.5uS.&#xd;&#xa;2: 6uS.&#xd;&#xa;3: 7.5uS.$
$$tpllfreq2[1:0]$  $25$  $24$  $RE618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time2  For Debug internal&#xd;&#xa;0: 4uS.&#xd;&#xa;1: 6uS.&#xd;&#xa;2: 8uS.&#xd;&#xa;3: 10uS.$
$$tpllfreq1[1:0]$  $23$  $22$  $RE618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time1  For Debug internal&#xd;&#xa;0: 5uS.&#xd;&#xa;1: 7.5uS.&#xd;&#xa;2: 10uS.&#xd;&#xa;3: 12.5uS.$
$$tpllfreq0[1:0]$  $21$  $20$  $RE618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time0  For Debug internal&#xd;&#xa;0: 3uS.&#xd;&#xa;1: 4.5uS.&#xd;&#xa;2: 6uS.&#xd;&#xa;3: 7.5uS.$
$$tpllamp0[1:0]$  $19$  $18$  $RE618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLampcal_En Wait Time  For Debug internal&#xd;&#xa;0: 25uS.&#xd;&#xa;1: 37.5uS.&#xd;&#xa;2: 50uS.&#xd;&#xa;3: 62.5uS.$
$$tpllamp1[1:0]$  $17$  $16$  $RE618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLL Amp Cal Settle Time 0/1/2/3 For Debug internal&#xd;&#xa;0: Slow=25uS, fast=2.5uS (default).&#xd;&#xa;1: Slow=37.5uS, fast=3.75uS.&#xd;&#xa;2: Slow=50uS, fast=5uS.&#xd;&#xa;0: Slow=62.5uS, fast=6.25uS.&#xd;&#xa;If PLLAMP_CAL_SPEEDUP_DISABLE=0, then fast mode (default).&#xd;&#xa;Else slow mode.$
$$pll_speed_thresh_ring[15:0]$  $15$  $0$  $RE618h$  $Calibration Configuration 4$  $RW$  $0h$  $RING PLL Speed Threshold[11:0]. internal$
$$pll_rate_sel_ring[7:0]$  $31$  $24$  $RE61Ch$  $Calibration Configuration 5$  $RW$  $0h$  $RING PLL Speed Rate Selection. internal$
$$pll_rate_sel[7:0]$  $23$  $16$  $RE61Ch$  $Calibration Configuration 5$  $RW$  $0h$  $PLL Speed Rate Selection. internal$
$$speed_thresh[15:0]$  $15$  $0$  $RE61Ch$  $Calibration Configuration 5$  $RW$  $0h$  $PLL Speed Threshold internal$
$$CAL_SQ_THRESH_IN[7:0]$  $31$  $24$  $RE620h$  $Calibration Threshold 1$  $RW$  $6h$  $SQ Threshold.$
$$CAL_PROC_SUBSS[7:0]$  $23$  $16$  $RE620h$  $Calibration Threshold 1$  $RW$  $13h$  $Process Threshold  SUBSS[4:0].$
$$CAL_PROC_SS2TT[7:0]$  $15$  $8$  $RE620h$  $Calibration Threshold 1$  $RW$  $10h$  $Process Threshold  SS2TT[4:0].$
$$CAL_PROC_TT2FF[7:0]$  $7$  $0$  $RE620h$  $Calibration Threshold 1$  $RW$  $15h$  $Process Threshold  TT2FF[4:0].$
$$CAL_TEMPC_MUX_HOLD_SEL_R0[7:0]$  $31$  $24$  $RE624h$  $Calibration Result 0$  $RW$  $6h$  $PLLTemp Calibration Mux Hold Sel Result For R0.$
$$CAL_TEMPC_MUX_SEL_R0[7:0]$  $23$  $16$  $RE624h$  $Calibration Result 0$  $RW$  $5h$  $PLL Temp Calibration Mux Sel Result For R0.$
$$CAL_TEMPC_DAC_SEL[7:0]$  $15$  $8$  $RE624h$  $Calibration Result 0$  $RW$  $0h$  $PLL Temp Calibration DAC Sel Result.$
$$RESERVED$  $7$  $0$  $RE624h$  $Calibration Result 0$  $RW$  $0h$  $$
$$RESERVED$  $31$  $1$  $RE628h$  $Train Interface Config$  $RW$  $0h$  $$
$$PIPE4_EN$  $0$  $0$  $RE628h$  $Train Interface Config$  $RW$  $1h$  $PCIE3 PIPE4 Interface Enable.&#xd;&#xa;In PCIe mode, default value=1. All in other phy modes, default value=0.&#xd;&#xa;0: Do not support PCIE3 PIPE4 interface.&#xd;&#xa;1: Support PCIE3 PIPE4 interface.$
$$refclk_freq[7:0]$  $31$  $24$  $RE62Ch$  $Config control$  $R$  $0h$  $Reference Frequency Clock For Debug internal&#xd;&#xa;0: 0MHz (no use).&#xd;&#xa;1: 1MHz.$
$$RESERVED$  $23$  $23$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$AUTO_RX_INIT_EN$  $16$  $16$  $RE62Ch$  $Config control$  $RW$  $0h$  $Automatic Rx_Init Enable.&#xd;&#xa;1: Enable automatic rx_init trigger after power up, partial slumber/slumber and speed change.&#xd;&#xa;0: Disable automatic rx_init trigger after power up, partial slumber/slumber and speed change (Default).$
$$RESERVED$  $15$  $15$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $11$  $8$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$PHY_GEN_MAX[4:0]$  $4$  $0$  $RE62Ch$  $Config control$  $RW$  $0h$  $Max Tx/Rx Speed Data Rate.$
$$txclk_vdd_cal_cont_cur_load_en$  $31$  $31$  $RE630h$  $Config control$  $RW$  $0h$  $TxClk VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$txdata_vdd_cal_cont_cur_load_en$  $30$  $30$  $RE630h$  $Config control$  $RW$  $0h$  $TxDATA VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$txpre_vdd_cal_cont_cur_load_en$  $29$  $29$  $RE630h$  $Config control$  $RW$  $0h$  $TX Pre-Driver VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$rxdclk_vdd_cal_cont_cur_load_en$  $28$  $28$  $RE630h$  $Config control$  $RW$  $0h$  $Rx Data Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$rxeomclk_vdd_cal_cont_cur_load_en$  $27$  $27$  $RE630h$  $Config control$  $RW$  $0h$  $Rx EOM Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$rxsmplr_vdd_cal_cont_cur_load_en$  $26$  $26$  $RE630h$  $Config control$  $RW$  $0h$  $Rx Sampler VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$rxdcc_data_cal_cont_cur_load_en$  $25$  $25$  $RE630h$  $Config control$  $RW$  $0h$  $Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$rxdcc_eom_cal_cont_cur_load_en$  $24$  $24$  $RE630h$  $Config control$  $RW$  $0h$  $Rx DCC EOM Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$txdcc_cal_cont_cur_load_en$  $23$  $23$  $RE630h$  $Config control$  $RW$  $0h$  $Tx DCC Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$txdcc_pdiv_cal_cont_cur_load_en$  $22$  $22$  $RE630h$  $Config control$  $RW$  $0h$  $Tx DCC Post Divider Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$pllamp_cal_cont_cur_load_en$  $21$  $21$  $RE630h$  $Config control$  $RW$  $0h$  $PLL AMP Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result). internal$
$$plldcc_cal_cont_cur_load_en$  $20$  $20$  $RE630h$  $Config control$  $RW$  $0h$  $PLL DCC Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result). internal$
$$align90_cal_cont_cur_load_en$  $19$  $19$  $RE630h$  $Config control$  $RW$  $0h$  $Rx Align90 Calibration  Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$eom_dll_cal_cont_cur_load_en$  $18$  $18$  $RE630h$  $Config control$  $RW$  $0h$  $EOM DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$rxdll_cal_cont_cur_load_en$  $17$  $17$  $RE630h$  $Config control$  $RW$  $0h$  $Rx DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$txdetect_cal_cont_cur_load_en$  $16$  $16$  $RE630h$  $Config control$  $RW$  $0h$  $Tx Detect Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$rxdcc_dll_cal_cont_cur_load_en$  $15$  $15$  $RE630h$  $Config control$  $RW$  $0h$  $Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$RESERVED$  $14$  $14$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$txclk_vdd_cal_step_size[7:0]$  $31$  $24$  $RE634h$  $Calibration Configuration$  $RW$  $20h$  $TXCLK VDD Cal Continuous Step Size  internal$
$$txdata_vdd_cal_step_size[7:0]$  $23$  $16$  $RE634h$  $Calibration Configuration$  $RW$  $20h$  $TXDATA VDD Cal Continuous Step Size  internal$
$$txpre_vdd_cal_step_size[7:0]$  $15$  $8$  $RE634h$  $Calibration Configuration$  $RW$  $20h$  $TXPRE VDD Cal Continuous Step Size  internal$
$$rxdclk_vdd_cal_step_size[7:0]$  $7$  $0$  $RE634h$  $Calibration Configuration$  $RW$  $20h$  $RXDCLK VDD Cal Continuous Step Size  internal$
$$rxeomclk_vdd_cal_step_size[7:0]$  $31$  $24$  $RE638h$  $Calibration Configuration$  $RW$  $20h$  $RXEOMCLK VDD Cal Continuous Step Size  internal$
$$rxsmplr_vdd_cal_step_size[7:0]$  $23$  $16$  $RE638h$  $Calibration Configuration$  $RW$  $20h$  $RXSMPLR VDD Cal Continuous Step Size  internal$
$$rxdcc_data_cal_step_size[7:0]$  $15$  $8$  $RE638h$  $Calibration Configuration$  $RW$  $20h$  $RXDCC Data Cal Continuous Step Size  internal$
$$rxdcc_eom_cal_step_size[7:0]$  $7$  $0$  $RE638h$  $Calibration Configuration$  $RW$  $20h$  $RXDCC EOM Cal Continuous Step Size  internal$
$$txdcc_cal_step_size[7:0]$  $31$  $24$  $RE63Ch$  $Calibration Configuration$  $RW$  $20h$  $TXDCC CAl Continuous Step Size  internal$
$$txdcc_pdiv_cal_step_size[7:0]$  $23$  $16$  $RE63Ch$  $Calibration Configuration$  $RW$  $20h$  $TXDCC PDIV Cal Continuous Step Size  internal$
$$pllamp_cal_step_size[7:0]$  $15$  $8$  $RE63Ch$  $Calibration Configuration$  $RW$  $20h$  $PLLAMP Cal Continuous Step Size  internal$
$$plldcc_cal_step_size[7:0]$  $7$  $0$  $RE63Ch$  $Calibration Configuration$  $RW$  $20h$  $PLLDCC Cal Continuous Step Size  internal$
$$align90_cal_step_size[7:0]$  $31$  $24$  $RE640h$  $Calibration Configuration$  $RW$  $20h$  $ALIGN90 Cal Continuous Step Size  internal$
$$eom_dll_cal_step_size[7:0]$  $23$  $16$  $RE640h$  $Calibration Configuration$  $RW$  $20h$  $EOM DLL Cal Continuous Step Size  internal$
$$rxdll_cal_step_size[7:0]$  $15$  $8$  $RE640h$  $Calibration Configuration$  $RW$  $20h$  $RXDLL CAl Continuous Step Size  internal$
$$txdetect_cal_step_size[7:0]$  $7$  $0$  $RE640h$  $Calibration Configuration$  $RW$  $20h$  $TXDETECT Cal Continuous Step Size  internal$
$$rxdcc_dll_cal_step_size[7:0]$  $31$  $24$  $RE644h$  $Calibration Configuration$  $RW$  $20h$  $RXDCC DLL Cal Continuous Step Size  internal$
$$ringpll_cal_step_size[7:0]$  $23$  $16$  $RE644h$  $Calibration Configuration$  $RW$  $8h$  $RINGPLL Cal Continuous Step Size  internal$
$$RESERVED$  $15$  $15$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$pll_vcon_polarity_inv$  $1$  $1$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $RING PLL VCON Polarity Conversion internal$
$$pll_vddvco_polarity_inv$  $0$  $0$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $RING PLL VDDVCO Polarity Conversion internal$
$$RESERVED$  $31$  $24$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $$
$$eom_align_cal_timeout_dis$  $12$  $12$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $EOM Align Calibration Timeout Disable. internal$
$$plldcc_cal_timeout$  $11$  $11$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $PLLDCC Calibration Timeout internal$
$$ringpll_cal_timeout_dis$  $10$  $10$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $RING PLL Calibration Timeout Disable. internal$
$$pll_cal_timeout_dis$  $9$  $9$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $PLL Calibration Timeout Disable. internal$
$$align90_cal_timeout_dis$  $8$  $8$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $Align90 Calibration Timeout Disable. internal$
$$rximp_cal_timeout_dis$  $7$  $7$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $Rx Impedance Calibration Timeout Disable. internal&#xd;&#xa;0: Enable timeout feature&#xd;&#xa;1: Disable timeout feature$
$$tximp_cal_timeout_dis$  $6$  $6$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $Tx Impedance Calibration Timeout Disable. internal&#xd;&#xa;0: Enable timeout feature&#xd;&#xa;1: Disable timeout feature$
$$plldcc_cal_timeout_dis$  $5$  $5$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $PLL DCC Calibration Timeout Disable internal$
$$txdcc_cal_timeout_dis$  $4$  $4$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $TXDCC Calibration Timeout Disable internal$
$$txdcc_pdiv_cal_timeout_dis$  $3$  $3$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $TXDCC Post-Divider Calibration Timeout Disable internal$
$$rxdcc_dll_cal_timeout_dis$  $2$  $2$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $RXDCC DLL Clock Calibration Timeout Disable internal$
$$rxdcc_data_cal_timeout_dis$  $1$  $1$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $RXDCC DATA Clock Calibration Timeout Disable internal$
$$rxdcc_eom_cal_timeout_dis$  $0$  $0$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $RXDCC EOM Clock Calibration Timeout Disable internal$
$$RESERVED$  $31$  $24$  $RE64Ch$  $MCU Configuration$  $RW$  $0h$  $$
$$RESERVED$  $23$  $20$  $RE64Ch$  $MCU Configuration$  $RW$  $0h$  $$
$$mcu_sync_lane3$  $19$  $19$  $RE64Ch$  $MCU Configuration$  $RW$  $0h$  $MCU Sync For Lane3 internal$
$$mcu_sync_lane2$  $18$  $18$  $RE64Ch$  $MCU Configuration$  $RW$  $0h$  $MCU Sync For Lane2 internal$
$$mcu_sync_lane1$  $17$  $17$  $RE64Ch$  $MCU Configuration$  $RW$  $0h$  $MCU Sync For Lane1 internal$
$$mcu_sync_lane0$  $16$  $16$  $RE64Ch$  $MCU Configuration$  $RW$  $0h$  $MCU Sync For Lane0 internal$
$$mcuclk_sel[7:0]$  $15$  $8$  $RE64Ch$  $MCU Configuration$  $RW$  $0h$  $MCUCLK Selection For Timer Delay internal&#xd;&#xa;0: 400MHz&#xd;&#xa;1: 500MHz&#xd;&#xa;All others : N.A$
$$master_mcu_sel[7:0]$  $7$  $0$  $RE64Ch$  $MCU Configuration$  $RW$  $0h$  $Master MCU Selection internal&#xd;&#xa;0: MCU0&#xd;&#xa;1: MCU1&#xd;&#xa;2: MCU2&#xd;&#xa;3: MCU3&#xd;&#xa;All others : N.A$
$$CAL_TEMPC_MUX_HOLD_SEL_R1[7:0]$  $31$  $24$  $RE650h$  $Calibration Result 1$  $RW$  $6h$  $PLLTemp Calibration Mux Hold Sel Result For Rate 1. internal$
$$CAL_TEMPC_MUX_SEL_R1[7:0]$  $23$  $16$  $RE650h$  $Calibration Result 1$  $RW$  $5h$  $PLL Temp Calibration Mux Sel Result For Rate 1. internal$
$$CAL_PROCESS_VALUE_LVT[7:0]$  $15$  $8$  $RE650h$  $Calibration Result 1$  $RW$  $0h$  $Process Calibration Result LVT. internal$
$$CAL_PROCESS_VALUE_ULVT[7:0]$  $7$  $0$  $RE650h$  $Calibration Result 1$  $RW$  $0h$  $Process Calibration Result ULVT. internal$
$$RESERVED$  $31$  $2$  $RE654h$  $Calibration Status$  $RW$  $0h$  $$
$$process_cal_pass$  $1$  $1$  $RE654h$  $Calibration Status$  $R$  $0h$  $Process Calibration Pass Indicator. internal$
$$process_cal_done$  $0$  $0$  $RE654h$  $Calibration Status$  $R$  $0h$  $Process Calibration Done. internal$
$$RESERVED$  $31$  $8$  $RE658h$  $Loop Count Control$  $RW$  $0h$  $$
$$phase_tracking_loop_cnts[7:0]$  $7$  $0$  $RE658h$  $Loop Count Control$  $RW$  $10h$  $Loop Number For Phase Tracking. internal$
$$RESERVED$  $31$  $16$  $RE65Ch$  $$  $RW$  $0h$  $$
$$MCU_FREQ[15:0]$  $15$  $0$  $RE65Ch$  $$  $RW$  $190h$  $MCUCLK Frequency For Firmware Delay Timer&#xd;&#xa;Unit is MHz.$
$$RESERVED$  $31$  $8$  $RE660h$  $$  $RW$  $0h$  $$
$$TSEN_DAT_CEL[7:0]$  $7$  $0$  $RE660h$  $$  $RW$  $0h$  $Temperature Sensor Data Converted By Firmware&#xd;&#xa;Unit is Celsius degree.$
$$dfe_res_f0a_high_thres_init_pam2_slope[7:0]$  $31$  $24$  $RE664h$  $$  $RW$  $0h$  $If dfe_res_f0a_high_thres_init_force=1, dfe_res_f0a_high_thres_init_pam2=dfe_res_f0a_high_thres_init_pam2_intercept+temperature/dfe_res_f0a_high_thres_init_pam2_slope internal$
$$dfe_res_f0a_high_thres_init_pam2_intercept[7:0]$  $23$  $16$  $RE664h$  $$  $RW$  $0h$  $If dfe_res_f0a_high_thres_init_force=1, dfe_res_f0a_high_thres_init_pam2=dfe_res_f0a_high_thres_init_pam2_intercept+temperature/dfe_res_f0a_high_thres_init_pam2_slope internal$
$$RESERVED$  $15$  $1$  $RE664h$  $$  $RW$  $0h$  $$
$$dfe_res_f0a_high_thres_init_force$  $0$  $0$  $RE664h$  $$  $RW$  $0h$  $Set dfe_res_f0a_high_thres_init value from register internal&#xd;&#xa;0: Use firmware default values for pam2/pam4&#xd;&#xa;1: Use (dfe_res_f0a_high_thres_init_*_intercept+temperature/dfe_res_f0a_high_thres_init_*_slope)$
$$dfe_res_f0a_high_thres_init_56g_slope[7:0]$  $31$  $24$  $RE668h$  $$  $RW$  $0h$  $If dfe_res_f0a_high_thres_init_force=1, dfe_res_f0a_high_thres_init_56g=dfe_res_f0a_high_thres_init_56g_intercept+temperature/dfe_res_f0a_high_thres_init_56g_slope internal$
$$dfe_res_f0a_high_thres_init_56g_intercept[7:0]$  $23$  $16$  $RE668h$  $$  $RW$  $0h$  $If dfe_res_f0a_high_thres_init_force=1, dfe_res_f0a_high_thres_init_56g=dfe_res_f0a_high_thres_init_56g_intercept+temperature/dfe_res_f0a_high_thres_init_56g_slope internal$
$$dfe_res_f0a_high_thres_init_112g_slope[7:0]$  $15$  $8$  $RE668h$  $$  $RW$  $0h$  $If dfe_res_f0a_high_thres_init_force=1, dfe_res_f0a_high_thres_init_112g=dfe_res_f0a_high_thres_init_112g_intercept+temperature/dfe_res_f0a_high_thres_init_112g_slope internal$
$$dfe_res_f0a_high_thres_init_112g_intercept[7:0]$  $7$  $0$  $RE668h$  $$  $RW$  $0h$  $If dfe_res_f0a_high_thres_init_force=1, dfe_res_f0a_high_thres_init_112g=dfe_res_f0a_high_thres_init_112g_intercept+temperature/dfe_res_f0a_high_thres_init_112g_slope internal$
$$mcu_debug_cmn_11[7:0]$  $31$  $24$  $RE66Ch$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_10[7:0]$  $23$  $16$  $RE66Ch$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_9[7:0]$  $15$  $8$  $RE66Ch$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_8[7:0]$  $7$  $0$  $RE66Ch$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_15[7:0]$  $31$  $24$  $RE670h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_14[7:0]$  $23$  $16$  $RE670h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_13[7:0]$  $15$  $8$  $RE670h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_12[7:0]$  $7$  $0$  $RE670h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_19[7:0]$  $31$  $24$  $RE674h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_18[7:0]$  $23$  $16$  $RE674h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_17[7:0]$  $15$  $8$  $RE674h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_16[7:0]$  $7$  $0$  $RE674h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_23[7:0]$  $31$  $24$  $RE678h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_22[7:0]$  $23$  $16$  $RE678h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_21[7:0]$  $15$  $8$  $RE678h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_20[7:0]$  $7$  $0$  $RE678h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_27[7:0]$  $31$  $24$  $RE67Ch$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_26[7:0]$  $23$  $16$  $RE67Ch$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_25[7:0]$  $15$  $8$  $RE67Ch$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_24[7:0]$  $7$  $0$  $RE67Ch$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_31[7:0]$  $31$  $24$  $RE680h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_30[7:0]$  $23$  $16$  $RE680h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_29[7:0]$  $15$  $8$  $RE680h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_28[7:0]$  $7$  $0$  $RE680h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_35[7:0]$  $31$  $24$  $RE684h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_34[7:0]$  $23$  $16$  $RE684h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_33[7:0]$  $15$  $8$  $RE684h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_32[7:0]$  $7$  $0$  $RE684h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_39[7:0]$  $31$  $24$  $RE688h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_38[7:0]$  $23$  $16$  $RE688h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_37[7:0]$  $15$  $8$  $RE688h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_36[7:0]$  $7$  $0$  $RE688h$  $$  $RW$  $0h$  $For Firmware Use internal$
$$RESERVED$  $31$  $8$  $RE68Ch$  $$  $RW$  $0h$  $$
$$end_xdat_cmn[7:0]$  $7$  $0$  $RE68Ch$  $$  $RW$  $AAh$  $End Of Xdata Common For Firmware Only internal$
