 
cpldfit:  version P.28xd                            Xilinx Inc.
                                  Fitter Report
Design Name: vhdltop                             Date: 11- 7-2012,  2:59PM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
7  /72  ( 10%) 13  /360  (  4%) 18 /216 (  8%)   7  /72  ( 10%) 8  /34  ( 24%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           1/18        6/54        3/90       2/ 9
FB2           3/18        4/54        5/90       2/ 9
FB3           1/18        6/54        3/90       1/ 9
FB4           2/18        2/54        2/90       3/ 7
             -----       -----       -----      -----    
              7/72       18/216      13/360      8/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Signal 'resin' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    4           4    |  I/O              :     6      28
Output        :    2           2    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total      8           8

** Power Data **

There are 7 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'vhdltop.ise'.
*************************  Summary of Mapped Logic  ************************

** 2 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
borrmotor           3     6     FB1_2   1    I/O     O       STD  FAST RESET
solenoid            3     6     FB3_2   11   I/O     O       STD  FAST RESET

** 5 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
x2/state_FSM_FFd2   1     3     FB2_16  STD  RESET
x2/state_FSM_FFd1   2     3     FB2_17  STD  RESET
puls                2     4     FB2_18  STD  RESET
q                   1     1     FB4_17  STD  RESET
levin               1     1     FB4_18  STD  RESET

** 6 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
clk                 FB1_9   5~   GCK/I/O GCK
din<0>              FB2_6   37   I/O     I
resin               FB2_9   39~  GSR/I/O GSR/I
din<2>              FB4_2   25   I/O     I
din<1>              FB4_8   27   I/O     I
dav                 FB4_17  34   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               6/48
Number of signals used by logic mapping into function block:  6
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
borrmotor             3       0     0   2     FB1_2   1     I/O     O
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   2     I/O     
(unused)              0       0     0   5     FB1_6   3     I/O     
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   4     I/O     
(unused)              0       0     0   5     FB1_9   5     GCK/I/O GCK
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  6     GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  7     GCK/I/O 
(unused)              0       0     0   5     FB1_15  8     I/O     
(unused)              0       0     0   5     FB1_16        (b)     
(unused)              0       0     0   5     FB1_17  9     I/O     
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: borrmotor          3: din<1>             5: puls 
  2: din<0>             4: din<2>             6: resin 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
borrmotor            XXXXXX.................................. 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               4/50
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   35    I/O     
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     
(unused)              0       0     0   5     FB2_6   37    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     
(unused)              0       0     0   5     FB2_9   39    GSR/I/O GSR/I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O 
(unused)              0       0     0   5     FB2_15  43    I/O     
x2/state_FSM_FFd2     1       0     0   4     FB2_16        (b)     (b)
x2/state_FSM_FFd1     2       0     0   3     FB2_17  44    I/O     (b)
puls                  2       0     0   3     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: levin              3: x2/state_FSM_FFd1   4: x2/state_FSM_FFd2 
  2: puls             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
x2/state_FSM_FFd2    X.XX.................................... 3
x2/state_FSM_FFd1    X.XX.................................... 3
puls                 XXXX.................................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               6/48
Number of signals used by logic mapping into function block:  6
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
solenoid              3       0     0   2     FB3_2   11    I/O     O
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   13    I/O     
(unused)              0       0     0   5     FB3_9   14    I/O     
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  18    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  19    I/O     
(unused)              0       0     0   5     FB3_15  20    I/O     
(unused)              0       0     0   5     FB3_16  24    I/O     
(unused)              0       0     0   5     FB3_17  22    I/O     
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: din<0>             3: din<2>             5: resin 
  2: din<1>             4: puls               6: solenoid 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
solenoid             XXXXXX.................................. 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               2/52
Number of signals used by logic mapping into function block:  2
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     I
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     I
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
q                     1       0     0   4     FB4_17  34    I/O     I
levin                 1       0     0   4     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: dav                2: q                

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
q                    X....................................... 1
levin                .X...................................... 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_borrmotor: FTCPE port map (borrmotor,borrmotor_T,clk,'0','0');
borrmotor_T <= ((NOT resin AND borrmotor)
	OR (NOT din(2) AND NOT din(1) AND din(0) AND puls AND borrmotor)
	OR (NOT din(2) AND NOT din(1) AND NOT din(0) AND resin AND puls AND 
	NOT borrmotor));

FDCPE_levin: FDCPE port map (levin,q,clk,'0','0');

FDCPE_puls: FDCPE port map (puls,puls_D,clk,NOT resin,'0');
puls_D <= ((puls AND x2/state_FSM_FFd1)
	OR (NOT x2/state_FSM_FFd1 AND NOT x2/state_FSM_FFd2 AND levin));

FDCPE_q: FDCPE port map (q,dav,clk,'0','0');

FTCPE_solenoid: FTCPE port map (solenoid,solenoid_T,clk,'0','0');
solenoid_T <= ((NOT resin AND solenoid)
	OR (NOT din(2) AND din(1) AND din(0) AND puls AND solenoid)
	OR (NOT din(2) AND din(1) AND NOT din(0) AND resin AND puls AND 
	NOT solenoid));

FDCPE_x2/state_FSM_FFd1: FDCPE port map (x2/state_FSM_FFd1,x2/state_FSM_FFd1_D,clk,NOT resin,'0');
x2/state_FSM_FFd1_D <= ((x2/state_FSM_FFd2)
	OR (x2/state_FSM_FFd1 AND levin));

FDCPE_x2/state_FSM_FFd2: FDCPE port map (x2/state_FSM_FFd2,x2/state_FSM_FFd2_D,clk,NOT resin,'0');
x2/state_FSM_FFd2_D <= (NOT x2/state_FSM_FFd1 AND NOT x2/state_FSM_FFd2 AND levin);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 borrmotor                        23 GND                           
  2 KPR                              24 KPR                           
  3 KPR                              25 din<2>                        
  4 KPR                              26 KPR                           
  5 clk                              27 din<1>                        
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 solenoid                         33 KPR                           
 12 KPR                              34 dav                           
 13 KPR                              35 KPR                           
 14 KPR                              36 KPR                           
 15 TDI                              37 din<0>                        
 16 TMS                              38 KPR                           
 17 TCK                              39 resin                         
 18 KPR                              40 KPR                           
 19 KPR                              41 VCC                           
 20 KPR                              42 KPR                           
 21 VCC                              43 KPR                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
