{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 07 16:12:54 2008 " "Info: Processing started: Fri Nov 07 16:12:54 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g30_Flasher -c g30_Flasher " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g30_Flasher -c g30_Flasher" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g30_Flasher_Timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g30_Flasher_Timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g30_Flasher_Timer-A_FT " "Info: Found design unit 1: g30_Flasher_Timer-A_FT" {  } { { "g30_Flasher_Timer.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Timer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 g30_Flasher_Timer " "Info: Found entity 1: g30_Flasher_Timer" {  } { { "g30_Flasher_Timer.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Timer.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/lpm_counter0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g30_Flasher_Mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g30_Flasher_Mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g30_Flasher_Mux-A_FM " "Info: Found design unit 1: g30_Flasher_Mux-A_FM" {  } { { "g30_Flasher_Mux.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Mux.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 g30_Flasher_Mux " "Info: Found entity 1: g30_Flasher_Mux" {  } { { "g30_Flasher_Mux.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Mux.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_tff0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_tff0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_tff0-SYN " "Info: Found design unit 1: lpm_tff0-SYN" {  } { { "lpm_tff0.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/lpm_tff0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_tff0 " "Info: Found entity 1: lpm_tff0" {  } { { "lpm_tff0.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/lpm_tff0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g30_Flasher.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g30_Flasher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g30_Flasher-A_F " "Info: Found design unit 1: g30_Flasher-A_F" {  } { { "g30_Flasher.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 g30_Flasher " "Info: Found entity 1: g30_Flasher" {  } { { "g30_Flasher.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g30_Flasher_Testbed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g30_Flasher_Testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g30_Flasher_Testbed-A_F " "Info: Found design unit 1: g30_Flasher_Testbed-A_F" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 g30_Flasher_Testbed " "Info: Found entity 1: g30_Flasher_Testbed" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g30_LED_Decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g30_LED_Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g30_LED_decoder-A_LD " "Info: Found design unit 1: g30_LED_decoder-A_LD" {  } { { "g30_LED_Decoder.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_LED_Decoder.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 g30_LED_decoder " "Info: Found entity 1: g30_LED_decoder" {  } { { "g30_LED_Decoder.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_LED_Decoder.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g30_7_seg_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g30_7_seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g30_7_segment_decoder-a_g30_7_segment_decoder " "Info: Found design unit 1: g30_7_segment_decoder-a_g30_7_segment_decoder" {  } { { "g30_7_seg_decoder.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_7_seg_decoder.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 g30_7_segment_decoder " "Info: Found entity 1: g30_7_segment_decoder" {  } { { "g30_7_seg_decoder.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_7_seg_decoder.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "g30_Flasher_Testbed " "Info: Elaborating entity \"g30_Flasher_Testbed\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED4_RB g30_Flasher_Testbed.vhd(25) " "Warning (10036): Verilog HDL or VHDL warning at g30_Flasher_Testbed.vhd(25): object \"LED4_RB\" assigned a value but never read" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g30_Flasher g30_Flasher:FTB1_Flasher " "Info: Elaborating entity \"g30_Flasher\" for hierarchy \"g30_Flasher:FTB1_Flasher\"" {  } { { "g30_Flasher_Testbed.vhd" "FTB1_Flasher" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g30_Flasher_Timer g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1 " "Info: Elaborating entity \"g30_Flasher_Timer\" for hierarchy \"g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\"" {  } { { "g30_Flasher.vhd" "F1" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\"" {  } { { "g30_Flasher_Timer.vhd" "FT1" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Timer.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/lpm_counter0.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/lpm_counter0.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Info: Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Info: Parameter \"lpm_width\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/lpm_counter0.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cti.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_cti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cti " "Info: Found entity 1: cntr_cti" {  } { { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cti g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated " "Info: Elaborating entity \"cntr_cti\" for hierarchy \"g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g30_Flasher_Mux g30_Flasher:FTB1_Flasher\|g30_Flasher_Mux:F2 " "Info: Elaborating entity \"g30_Flasher_Mux\" for hierarchy \"g30_Flasher:FTB1_Flasher\|g30_Flasher_Mux:F2\"" {  } { { "g30_Flasher.vhd" "F2" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_tff0 g30_Flasher:FTB1_Flasher\|g30_Flasher_Mux:F2\|lpm_tff0:FM1 " "Info: Elaborating entity \"lpm_tff0\" for hierarchy \"g30_Flasher:FTB1_Flasher\|g30_Flasher_Mux:F2\|lpm_tff0:FM1\"" {  } { { "g30_Flasher_Mux.vhd" "FM1" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Mux.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff g30_Flasher:FTB1_Flasher\|g30_Flasher_Mux:F2\|lpm_tff0:FM1\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"g30_Flasher:FTB1_Flasher\|g30_Flasher_Mux:F2\|lpm_tff0:FM1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_tff0.vhd" "lpm_ff_component" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/lpm_tff0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "g30_Flasher:FTB1_Flasher\|g30_Flasher_Mux:F2\|lpm_tff0:FM1\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"g30_Flasher:FTB1_Flasher\|g30_Flasher_Mux:F2\|lpm_tff0:FM1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_tff0.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/lpm_tff0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g30_Flasher:FTB1_Flasher\|g30_Flasher_Mux:F2\|lpm_tff0:FM1\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"g30_Flasher:FTB1_Flasher\|g30_Flasher_Mux:F2\|lpm_tff0:FM1\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype TFF " "Info: Parameter \"lpm_fftype\" = \"TFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_tff0.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/lpm_tff0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g30_LED_decoder g30_LED_decoder:FTB_LED1 " "Info: Elaborating entity \"g30_LED_decoder\" for hierarchy \"g30_LED_decoder:FTB_LED1\"" {  } { { "g30_Flasher_Testbed.vhd" "FTB_LED1" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LED1_SEGMENTS\[0\] VCC " "Warning (13410): Pin \"LED1_SEGMENTS\[0\]\" is stuck at VCC" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED1_SEGMENTS\[1\] VCC " "Warning (13410): Pin \"LED1_SEGMENTS\[1\]\" is stuck at VCC" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED2_SEGMENTS\[0\] VCC " "Warning (13410): Pin \"LED2_SEGMENTS\[0\]\" is stuck at VCC" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED2_SEGMENTS\[1\] VCC " "Warning (13410): Pin \"LED2_SEGMENTS\[1\]\" is stuck at VCC" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED2_SEGMENTS\[2\] VCC " "Warning (13410): Pin \"LED2_SEGMENTS\[2\]\" is stuck at VCC" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED2_SEGMENTS\[6\] VCC " "Warning (13410): Pin \"LED2_SEGMENTS\[6\]\" is stuck at VCC" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED3_SEGMENTS\[0\] VCC " "Warning (13410): Pin \"LED3_SEGMENTS\[0\]\" is stuck at VCC" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED3_SEGMENTS\[1\] VCC " "Warning (13410): Pin \"LED3_SEGMENTS\[1\]\" is stuck at VCC" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED3_SEGMENTS\[2\] VCC " "Warning (13410): Pin \"LED3_SEGMENTS\[2\]\" is stuck at VCC" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED3_SEGMENTS\[6\] VCC " "Warning (13410): Pin \"LED3_SEGMENTS\[6\]\" is stuck at VCC" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED4_SEGMENTS\[0\] VCC " "Warning (13410): Pin \"LED4_SEGMENTS\[0\]\" is stuck at VCC" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED4_SEGMENTS\[1\] VCC " "Warning (13410): Pin \"LED4_SEGMENTS\[1\]\" is stuck at VCC" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED4_SEGMENTS\[2\] VCC " "Warning (13410): Pin \"LED4_SEGMENTS\[2\]\" is stuck at VCC" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED4_SEGMENTS\[3\] VCC " "Warning (13410): Pin \"LED4_SEGMENTS\[3\]\" is stuck at VCC" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED4_SEGMENTS\[4\] VCC " "Warning (13410): Pin \"LED4_SEGMENTS\[4\]\" is stuck at VCC" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED4_SEGMENTS\[5\] VCC " "Warning (13410): Pin \"LED4_SEGMENTS\[5\]\" is stuck at VCC" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED4_SEGMENTS\[6\] VCC " "Warning (13410): Pin \"LED4_SEGMENTS\[6\]\" is stuck at VCC" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Info: Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Info: Implemented 44 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 07 16:12:56 2008 " "Info: Processing ended: Fri Nov 07 16:12:56 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 07 16:12:57 2008 " "Info: Processing started: Fri Nov 07 16:12:57 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g30_Flasher -c g30_Flasher " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off g30_Flasher -c g30_Flasher" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "g30_Flasher EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design g30_Flasher" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "Warning: No exact pin location assignment(s) for 32 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED1_SEGMENTS\[0\] " "Info: Pin LED1_SEGMENTS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED1_SEGMENTS[0] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 12 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED1_SEGMENTS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED1_SEGMENTS\[1\] " "Info: Pin LED1_SEGMENTS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED1_SEGMENTS[1] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 12 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED1_SEGMENTS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED1_SEGMENTS\[2\] " "Info: Pin LED1_SEGMENTS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED1_SEGMENTS[2] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 12 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED1_SEGMENTS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED1_SEGMENTS\[3\] " "Info: Pin LED1_SEGMENTS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED1_SEGMENTS[3] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 12 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED1_SEGMENTS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED1_SEGMENTS\[4\] " "Info: Pin LED1_SEGMENTS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED1_SEGMENTS[4] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 12 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED1_SEGMENTS[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED1_SEGMENTS\[5\] " "Info: Pin LED1_SEGMENTS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED1_SEGMENTS[5] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 12 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED1_SEGMENTS[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED1_SEGMENTS\[6\] " "Info: Pin LED1_SEGMENTS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED1_SEGMENTS[6] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 12 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED1_SEGMENTS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED2_SEGMENTS\[0\] " "Info: Pin LED2_SEGMENTS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED2_SEGMENTS[0] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 13 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED2_SEGMENTS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED2_SEGMENTS\[1\] " "Info: Pin LED2_SEGMENTS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED2_SEGMENTS[1] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 13 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED2_SEGMENTS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED2_SEGMENTS\[2\] " "Info: Pin LED2_SEGMENTS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED2_SEGMENTS[2] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 13 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED2_SEGMENTS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED2_SEGMENTS\[3\] " "Info: Pin LED2_SEGMENTS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED2_SEGMENTS[3] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 13 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED2_SEGMENTS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED2_SEGMENTS\[4\] " "Info: Pin LED2_SEGMENTS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED2_SEGMENTS[4] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 13 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED2_SEGMENTS[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED2_SEGMENTS\[5\] " "Info: Pin LED2_SEGMENTS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED2_SEGMENTS[5] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 13 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED2_SEGMENTS[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED2_SEGMENTS\[6\] " "Info: Pin LED2_SEGMENTS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED2_SEGMENTS[6] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 13 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED2_SEGMENTS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED3_SEGMENTS\[0\] " "Info: Pin LED3_SEGMENTS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED3_SEGMENTS[0] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 14 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED3_SEGMENTS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED3_SEGMENTS\[1\] " "Info: Pin LED3_SEGMENTS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED3_SEGMENTS[1] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 14 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED3_SEGMENTS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED3_SEGMENTS\[2\] " "Info: Pin LED3_SEGMENTS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED3_SEGMENTS[2] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 14 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED3_SEGMENTS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED3_SEGMENTS\[3\] " "Info: Pin LED3_SEGMENTS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED3_SEGMENTS[3] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 14 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED3_SEGMENTS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED3_SEGMENTS\[4\] " "Info: Pin LED3_SEGMENTS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED3_SEGMENTS[4] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 14 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED3_SEGMENTS[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED3_SEGMENTS\[5\] " "Info: Pin LED3_SEGMENTS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED3_SEGMENTS[5] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 14 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED3_SEGMENTS[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED3_SEGMENTS\[6\] " "Info: Pin LED3_SEGMENTS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED3_SEGMENTS[6] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 14 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED3_SEGMENTS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED4_SEGMENTS\[0\] " "Info: Pin LED4_SEGMENTS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED4_SEGMENTS[0] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED4_SEGMENTS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED4_SEGMENTS\[1\] " "Info: Pin LED4_SEGMENTS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED4_SEGMENTS[1] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED4_SEGMENTS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED4_SEGMENTS\[2\] " "Info: Pin LED4_SEGMENTS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED4_SEGMENTS[2] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED4_SEGMENTS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED4_SEGMENTS\[3\] " "Info: Pin LED4_SEGMENTS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED4_SEGMENTS[3] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED4_SEGMENTS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED4_SEGMENTS\[4\] " "Info: Pin LED4_SEGMENTS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED4_SEGMENTS[4] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED4_SEGMENTS[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED4_SEGMENTS\[5\] " "Info: Pin LED4_SEGMENTS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED4_SEGMENTS[5] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED4_SEGMENTS[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED4_SEGMENTS\[6\] " "Info: Pin LED4_SEGMENTS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED4_SEGMENTS[6] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED4_SEGMENTS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { clock } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 9 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fsel\[0\] " "Info: Pin fsel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { fsel[0] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 11 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsel[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fsel\[1\] " "Info: Pin fsel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { fsel[1] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 11 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsel[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { reset } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 10 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { clock } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 9 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 3.3V 3 28 0 " "Info: Number of I/O pins in group: 31 (unused VREF, 3.3V VCCIO, 3 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.666 ns register register " "Info: Estimated most critical path is register to register delay of 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[17\] 1 REG LAB_X29_Y2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y2; Fanout = 3; REG Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[17\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.154 ns) 0.786 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|Equal4~141 2 COMB LAB_X30_Y3 1 " "Info: 2: + IC(0.632 ns) + CELL(0.154 ns) = 0.786 ns; Loc. = LAB_X30_Y3; Fanout = 1; COMB Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|Equal4~141'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[17] g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|Equal4~141 } "NODE_NAME" } } { "g30_Flasher_Timer.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Timer.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.187 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|Equal4~142 3 COMB LAB_X30_Y3 2 " "Info: 3: + IC(0.247 ns) + CELL(0.154 ns) = 1.187 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|Equal4~142'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|Equal4~141 g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|Equal4~142 } "NODE_NAME" } } { "g30_Flasher_Timer.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Timer.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.588 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|ORF~8 4 COMB LAB_X30_Y3 24 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 1.588 ns; Loc. = LAB_X30_Y3; Fanout = 24; COMB Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|ORF~8'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|Equal4~142 g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|ORF~8 } "NODE_NAME" } } { "g30_Flasher_Timer.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Timer.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.503 ns) 2.666 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[19\] 5 REG LAB_X29_Y2 3 " "Info: 5: + IC(0.575 ns) + CELL(0.503 ns) = 2.666 ns; Loc. = LAB_X29_Y2; Fanout = 3; REG Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[19\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|ORF~8 g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] } "NODE_NAME" } } { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.965 ns ( 36.20 % ) " "Info: Total cell delay = 0.965 ns ( 36.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.701 ns ( 63.80 % ) " "Info: Total interconnect delay = 1.701 ns ( 63.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[17] g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|Equal4~141 g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|Equal4~142 g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|ORF~8 g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_POST_FIT_LOGIC_DUPLICATION" "1 " "Info: Duplicated 1 combinational logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! combinational logic cells to improve design speed or routability" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Warning: Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_SEGMENTS\[0\] 0 " "Info: Pin \"LED1_SEGMENTS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_SEGMENTS\[1\] 0 " "Info: Pin \"LED1_SEGMENTS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_SEGMENTS\[2\] 0 " "Info: Pin \"LED1_SEGMENTS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_SEGMENTS\[3\] 0 " "Info: Pin \"LED1_SEGMENTS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_SEGMENTS\[4\] 0 " "Info: Pin \"LED1_SEGMENTS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_SEGMENTS\[5\] 0 " "Info: Pin \"LED1_SEGMENTS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_SEGMENTS\[6\] 0 " "Info: Pin \"LED1_SEGMENTS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_SEGMENTS\[0\] 0 " "Info: Pin \"LED2_SEGMENTS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_SEGMENTS\[1\] 0 " "Info: Pin \"LED2_SEGMENTS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_SEGMENTS\[2\] 0 " "Info: Pin \"LED2_SEGMENTS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_SEGMENTS\[3\] 0 " "Info: Pin \"LED2_SEGMENTS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_SEGMENTS\[4\] 0 " "Info: Pin \"LED2_SEGMENTS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_SEGMENTS\[5\] 0 " "Info: Pin \"LED2_SEGMENTS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_SEGMENTS\[6\] 0 " "Info: Pin \"LED2_SEGMENTS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_SEGMENTS\[0\] 0 " "Info: Pin \"LED3_SEGMENTS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_SEGMENTS\[1\] 0 " "Info: Pin \"LED3_SEGMENTS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_SEGMENTS\[2\] 0 " "Info: Pin \"LED3_SEGMENTS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_SEGMENTS\[3\] 0 " "Info: Pin \"LED3_SEGMENTS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_SEGMENTS\[4\] 0 " "Info: Pin \"LED3_SEGMENTS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_SEGMENTS\[5\] 0 " "Info: Pin \"LED3_SEGMENTS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_SEGMENTS\[6\] 0 " "Info: Pin \"LED3_SEGMENTS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED4_SEGMENTS\[0\] 0 " "Info: Pin \"LED4_SEGMENTS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED4_SEGMENTS\[1\] 0 " "Info: Pin \"LED4_SEGMENTS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED4_SEGMENTS\[2\] 0 " "Info: Pin \"LED4_SEGMENTS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED4_SEGMENTS\[3\] 0 " "Info: Pin \"LED4_SEGMENTS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED4_SEGMENTS\[4\] 0 " "Info: Pin \"LED4_SEGMENTS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED4_SEGMENTS\[5\] 0 " "Info: Pin \"LED4_SEGMENTS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED4_SEGMENTS\[6\] 0 " "Info: Pin \"LED4_SEGMENTS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "17 " "Warning: Following 17 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED1_SEGMENTS\[0\] VCC " "Info: Pin LED1_SEGMENTS\[0\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED1_SEGMENTS[0] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 12 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED1_SEGMENTS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED1_SEGMENTS\[1\] VCC " "Info: Pin LED1_SEGMENTS\[1\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED1_SEGMENTS[1] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 12 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED1_SEGMENTS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED2_SEGMENTS\[0\] VCC " "Info: Pin LED2_SEGMENTS\[0\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED2_SEGMENTS[0] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 13 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED2_SEGMENTS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED2_SEGMENTS\[1\] VCC " "Info: Pin LED2_SEGMENTS\[1\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED2_SEGMENTS[1] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 13 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED2_SEGMENTS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED2_SEGMENTS\[2\] VCC " "Info: Pin LED2_SEGMENTS\[2\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED2_SEGMENTS[2] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 13 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED2_SEGMENTS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED2_SEGMENTS\[6\] VCC " "Info: Pin LED2_SEGMENTS\[6\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED2_SEGMENTS[6] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 13 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED2_SEGMENTS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED3_SEGMENTS\[0\] VCC " "Info: Pin LED3_SEGMENTS\[0\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED3_SEGMENTS[0] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 14 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED3_SEGMENTS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED3_SEGMENTS\[1\] VCC " "Info: Pin LED3_SEGMENTS\[1\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED3_SEGMENTS[1] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 14 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED3_SEGMENTS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED3_SEGMENTS\[2\] VCC " "Info: Pin LED3_SEGMENTS\[2\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED3_SEGMENTS[2] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 14 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED3_SEGMENTS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED3_SEGMENTS\[6\] VCC " "Info: Pin LED3_SEGMENTS\[6\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED3_SEGMENTS[6] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 14 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED3_SEGMENTS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED4_SEGMENTS\[0\] VCC " "Info: Pin LED4_SEGMENTS\[0\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED4_SEGMENTS[0] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED4_SEGMENTS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED4_SEGMENTS\[1\] VCC " "Info: Pin LED4_SEGMENTS\[1\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED4_SEGMENTS[1] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED4_SEGMENTS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED4_SEGMENTS\[2\] VCC " "Info: Pin LED4_SEGMENTS\[2\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED4_SEGMENTS[2] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED4_SEGMENTS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED4_SEGMENTS\[3\] VCC " "Info: Pin LED4_SEGMENTS\[3\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED4_SEGMENTS[3] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED4_SEGMENTS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED4_SEGMENTS\[4\] VCC " "Info: Pin LED4_SEGMENTS\[4\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED4_SEGMENTS[4] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED4_SEGMENTS[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED4_SEGMENTS\[5\] VCC " "Info: Pin LED4_SEGMENTS\[5\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED4_SEGMENTS[5] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED4_SEGMENTS[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED4_SEGMENTS\[6\] VCC " "Info: Pin LED4_SEGMENTS\[6\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { LED4_SEGMENTS[6] } } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 15 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED4_SEGMENTS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 07 16:13:01 2008 " "Info: Processing ended: Fri Nov 07 16:13:01 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 07 16:13:03 2008 " "Info: Processing started: Fri Nov 07 16:13:03 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off g30_Flasher -c g30_Flasher " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off g30_Flasher -c g30_Flasher" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 07 16:13:05 2008 " "Info: Processing ended: Fri Nov 07 16:13:05 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 07 16:13:06 2008 " "Info: Processing started: Fri Nov 07 16:13:06 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g30_Flasher -c g30_Flasher --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g30_Flasher -c g30_Flasher --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 9 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[21\] register g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[19\] 349.9 MHz 2.858 ns Internal " "Info: Clock \"clock\" has Internal fmax of 349.9 MHz between source register \"g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[21\]\" and destination register \"g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[19\]\" (period= 2.858 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.674 ns + Longest register register " "Info: + Longest register to register delay is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[21\] 1 REG LCFF_X29_Y2_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y2_N27; Fanout = 3; REG Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[21\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.357 ns) 0.958 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|Equal4~141 2 COMB LCCOMB_X30_Y3_N28 1 " "Info: 2: + IC(0.601 ns) + CELL(0.357 ns) = 0.958 ns; Loc. = LCCOMB_X30_Y3_N28; Fanout = 1; COMB Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|Equal4~141'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|Equal4~141 } "NODE_NAME" } } { "g30_Flasher_Timer.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Timer.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.154 ns) 1.327 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|Equal4~142 3 COMB LCCOMB_X30_Y3_N0 3 " "Info: 3: + IC(0.215 ns) + CELL(0.154 ns) = 1.327 ns; Loc. = LCCOMB_X30_Y3_N0; Fanout = 3; COMB Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|Equal4~142'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|Equal4~141 g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|Equal4~142 } "NODE_NAME" } } { "g30_Flasher_Timer.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Timer.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.053 ns) 1.616 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|ORF~8 4 COMB LCCOMB_X30_Y3_N20 8 " "Info: 4: + IC(0.236 ns) + CELL(0.053 ns) = 1.616 ns; Loc. = LCCOMB_X30_Y3_N20; Fanout = 8; COMB Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|ORF~8'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.289 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|Equal4~142 g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|ORF~8 } "NODE_NAME" } } { "g30_Flasher_Timer.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Timer.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.503 ns) 2.674 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[19\] 5 REG LCFF_X29_Y2_N23 3 " "Info: 5: + IC(0.555 ns) + CELL(0.503 ns) = 2.674 ns; Loc. = LCFF_X29_Y2_N23; Fanout = 3; REG Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[19\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|ORF~8 g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] } "NODE_NAME" } } { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.067 ns ( 39.90 % ) " "Info: Total cell delay = 1.067 ns ( 39.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.607 ns ( 60.10 % ) " "Info: Total interconnect delay = 1.607 ns ( 60.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|Equal4~141 g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|Equal4~142 g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|ORF~8 g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|Equal4~141 {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|Equal4~142 {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|ORF~8 {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] {} } { 0.000ns 0.601ns 0.215ns 0.236ns 0.555ns } { 0.000ns 0.357ns 0.154ns 0.053ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.484 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[19\] 3 REG LCFF_X29_Y2_N23 3 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X29_Y2_N23; Fanout = 3; REG Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[19\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clock~clkctrl g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] } "NODE_NAME" } } { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.484 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[21\] 3 REG LCFF_X29_Y2_N27 3 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X29_Y2_N27; Fanout = 3; REG Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[21\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clock~clkctrl g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|Equal4~141 g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|Equal4~142 g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|ORF~8 g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|Equal4~141 {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|Equal4~142 {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|ORF~8 {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] {} } { 0.000ns 0.601ns 0.215ns 0.236ns 0.555ns } { 0.000ns 0.357ns 0.154ns 0.053ns 0.503ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[11\] fsel\[1\] clock 3.886 ns register " "Info: tsu for register \"g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[11\]\" (data pin = \"fsel\[1\]\", clock pin = \"clock\") is 3.886 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.277 ns + Longest pin register " "Info: + Longest pin to register delay is 6.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns fsel\[1\] 1 PIN PIN_U4 9 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 9; PIN Node = 'fsel\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsel[1] } "NODE_NAME" } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.052 ns) + CELL(0.346 ns) 5.208 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|CNST~101 2 COMB LCCOMB_X27_Y3_N26 2 " "Info: 2: + IC(4.052 ns) + CELL(0.346 ns) = 5.208 ns; Loc. = LCCOMB_X27_Y3_N26; Fanout = 2; COMB Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|CNST~101'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.398 ns" { fsel[1] g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|CNST~101 } "NODE_NAME" } } { "g30_Flasher_Timer.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Timer.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 5.470 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|CNST~101_wirecell 3 COMB LCCOMB_X27_Y3_N4 1 " "Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 5.470 ns; Loc. = LCCOMB_X27_Y3_N4; Fanout = 1; COMB Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|CNST~101_wirecell'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|CNST~101 g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|CNST~101_wirecell } "NODE_NAME" } } { "g30_Flasher_Timer.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Timer.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.309 ns) 6.277 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[11\] 4 REG LCFF_X29_Y3_N23 3 " "Info: 4: + IC(0.498 ns) + CELL(0.309 ns) = 6.277 ns; Loc. = LCFF_X29_Y3_N23; Fanout = 3; REG Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|CNST~101_wirecell g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.518 ns ( 24.18 % ) " "Info: Total cell delay = 1.518 ns ( 24.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.759 ns ( 75.82 % ) " "Info: Total interconnect delay = 4.759 ns ( 75.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.277 ns" { fsel[1] g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|CNST~101 g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|CNST~101_wirecell g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.277 ns" { fsel[1] {} fsel[1]~combout {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|CNST~101 {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|CNST~101_wirecell {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 4.052ns 0.209ns 0.498ns } { 0.000ns 0.810ns 0.346ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.481 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[11\] 3 REG LCFF_X29_Y3_N23 3 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X29_Y3_N23; Fanout = 3; REG Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clock~clkctrl g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.277 ns" { fsel[1] g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|CNST~101 g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|CNST~101_wirecell g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.277 ns" { fsel[1] {} fsel[1]~combout {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|CNST~101 {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|CNST~101_wirecell {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 4.052ns 0.209ns 0.498ns } { 0.000ns 0.810ns 0.346ns 0.053ns 0.309ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock LED2_SEGMENTS\[5\] g30_Flasher:FTB1_Flasher\|g30_Flasher_Mux:F2\|lpm_tff0:FM1\|lpm_ff:lpm_ff_component\|dffs\[0\] 7.267 ns register " "Info: tco from clock \"clock\" to destination pin \"LED2_SEGMENTS\[5\]\" through register \"g30_Flasher:FTB1_Flasher\|g30_Flasher_Mux:F2\|lpm_tff0:FM1\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 7.267 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.484 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Mux:F2\|lpm_tff0:FM1\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X30_Y3_N19 12 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X30_Y3_N19; Fanout = 12; REG Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Mux:F2\|lpm_tff0:FM1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clock~clkctrl g30_Flasher:FTB1_Flasher|g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl g30_Flasher:FTB1_Flasher|g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher:FTB1_Flasher|g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.689 ns + Longest register pin " "Info: + Longest register to pin delay is 4.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Mux:F2\|lpm_tff0:FM1\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X30_Y3_N19 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y3_N19; Fanout = 12; REG Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Mux:F2\|lpm_tff0:FM1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g30_Flasher:FTB1_Flasher|g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.707 ns) + CELL(1.982 ns) 4.689 ns LED2_SEGMENTS\[5\] 2 PIN PIN_A7 0 " "Info: 2: + IC(2.707 ns) + CELL(1.982 ns) = 4.689 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'LED2_SEGMENTS\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.689 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] LED2_SEGMENTS[5] } "NODE_NAME" } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 42.27 % ) " "Info: Total cell delay = 1.982 ns ( 42.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.707 ns ( 57.73 % ) " "Info: Total interconnect delay = 2.707 ns ( 57.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.689 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] LED2_SEGMENTS[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.689 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] {} LED2_SEGMENTS[5] {} } { 0.000ns 2.707ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl g30_Flasher:FTB1_Flasher|g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher:FTB1_Flasher|g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.689 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] LED2_SEGMENTS[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.689 ns" { g30_Flasher:FTB1_Flasher|g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] {} LED2_SEGMENTS[5] {} } { 0.000ns 2.707ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[9\] fsel\[0\] clock -2.306 ns register " "Info: th for register \"g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[9\]\" (data pin = \"fsel\[0\]\", clock pin = \"clock\") is -2.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.481 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[9\] 3 REG LCFF_X29_Y3_N19 3 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X29_Y3_N19; Fanout = 3; REG Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clock~clkctrl g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.936 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns fsel\[0\] 1 PIN PIN_AB7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB7; Fanout = 10; PIN Node = 'fsel\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsel[0] } "NODE_NAME" } } { "g30_Flasher_Testbed.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Testbed.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.770 ns) + CELL(0.309 ns) 4.936 ns g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[9\] 2 REG LCFF_X29_Y3_N19 3 " "Info: 2: + IC(3.770 ns) + CELL(0.309 ns) = 4.936 ns; Loc. = LCFF_X29_Y3_N19; Fanout = 3; REG Node = 'g30_Flasher:FTB1_Flasher\|g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.079 ns" { fsel[0] g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.166 ns ( 23.62 % ) " "Info: Total cell delay = 1.166 ns ( 23.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.770 ns ( 76.38 % ) " "Info: Total interconnect delay = 3.770 ns ( 76.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.936 ns" { fsel[0] g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.936 ns" { fsel[0] {} fsel[0]~combout {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 3.770ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.936 ns" { fsel[0] g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.936 ns" { fsel[0] {} fsel[0]~combout {} g30_Flasher:FTB1_Flasher|g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 3.770ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 07 16:13:06 2008 " "Info: Processing ended: Fri Nov 07 16:13:06 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Info: Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
