{
  "design": {
    "design_info": {
      "boundary_crc": "0x1ECA5DB76F692629",
      "device": "xc7z010clg400-1",
      "name": "BlkTest",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "imageDisplay_0": "",
      "blk_mem_gen_0": "",
      "UARTBRAMInterface_0": ""
    },
    "ports": {
      "clk": {
        "direction": "I"
      },
      "rst": {
        "direction": "I"
      },
      "R": {
        "direction": "O",
        "left": "4",
        "right": "0"
      },
      "G": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "B": {
        "direction": "O",
        "left": "4",
        "right": "0"
      },
      "hSYNC": {
        "direction": "O"
      },
      "vSYNC": {
        "direction": "O"
      },
      "txSignal": {
        "direction": "O"
      },
      "rxSignal": {
        "direction": "I"
      },
      "ledOut": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "imageDisplay_0": {
        "vlnv": "xilinx.com:module_ref:imageDisplay:1.0",
        "xci_name": "BlkTest_imageDisplay_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "imageDisplay",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "systemClk_125MHz": {
            "direction": "I"
          },
          "VGA_Image_AddressOut": {
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "VGA_Image_DataIn": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "R": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "G": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "hSYNC": {
            "direction": "O"
          },
          "vSYNC": {
            "direction": "O"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "BlkTest_blk_mem_gen_0_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "8"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "76800"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "Write_Width_B": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "UARTBRAMInterface_0": {
        "vlnv": "xilinx.com:module_ref:UARTBRAMInterface:1.0",
        "xci_name": "BlkTest_UARTBRAMInterface_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UARTBRAMInterface",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "rxSignal": {
            "direction": "I"
          },
          "txSignal": {
            "direction": "O"
          },
          "ledOut": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "addressVal": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "we": {
            "direction": "O"
          },
          "dataOut": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "clk",
          "blk_mem_gen_0/clkb",
          "blk_mem_gen_0/clka",
          "imageDisplay_0/systemClk_125MHz",
          "UARTBRAMInterface_0/clk"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "imageDisplay_0/rst",
          "UARTBRAMInterface_0/rst"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "imageDisplay_0/VGA_Image_DataIn"
        ]
      },
      "imageDisplay_0_VGA_Image_AddressOut": {
        "ports": [
          "imageDisplay_0/VGA_Image_AddressOut",
          "blk_mem_gen_0/addrb"
        ]
      },
      "imageDisplay_0_R": {
        "ports": [
          "imageDisplay_0/R",
          "R"
        ]
      },
      "imageDisplay_0_G": {
        "ports": [
          "imageDisplay_0/G",
          "G"
        ]
      },
      "imageDisplay_0_B": {
        "ports": [
          "imageDisplay_0/B",
          "B"
        ]
      },
      "imageDisplay_0_hSYNC": {
        "ports": [
          "imageDisplay_0/hSYNC",
          "hSYNC"
        ]
      },
      "imageDisplay_0_vSYNC": {
        "ports": [
          "imageDisplay_0/vSYNC",
          "vSYNC"
        ]
      },
      "UARTBRAMInterface_0_txSignal": {
        "ports": [
          "UARTBRAMInterface_0/txSignal",
          "txSignal"
        ]
      },
      "rxSignal_1": {
        "ports": [
          "rxSignal",
          "UARTBRAMInterface_0/rxSignal"
        ]
      },
      "UARTBRAMInterface_0_ledOut": {
        "ports": [
          "UARTBRAMInterface_0/ledOut",
          "ledOut"
        ]
      },
      "UARTBRAMInterface_0_addressVal": {
        "ports": [
          "UARTBRAMInterface_0/addressVal",
          "blk_mem_gen_0/addra"
        ]
      },
      "UARTBRAMInterface_0_dataOut": {
        "ports": [
          "UARTBRAMInterface_0/dataOut",
          "blk_mem_gen_0/dina"
        ]
      },
      "UARTBRAMInterface_0_we": {
        "ports": [
          "UARTBRAMInterface_0/we",
          "blk_mem_gen_0/wea"
        ]
      }
    }
  }
}