$date
	Tue May 25 00:19:10 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module synchronizer_testbench $end
$var wire 1 ! WR_Sync $end
$var wire 1 " Sensor_Sync $end
$var wire 1 # Reset_Sync $end
$var wire 1 $ Prog_Sync $end
$var reg 1 % Reprogram $end
$var reg 1 & Reset $end
$var reg 1 ' Sensor $end
$var reg 1 ( Walk_Request $end
$var reg 1 ) clk $end
$scope module t1 $end
$var wire 1 % Reprogram $end
$var wire 1 & Reset $end
$var wire 1 ' Sensor $end
$var wire 1 ( Walk_Request $end
$var wire 1 ) clk $end
$var reg 1 $ Prog_Sync $end
$var reg 1 # Reset_Sync $end
$var reg 1 " Sensor_Sync $end
$var reg 1 ! WR_Sync $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
x$
x#
x"
x!
$end
#2000
1&
#3000
0$
0!
0"
1#
1)
#5000
0&
#6000
0)
#8000
1(
#9000
1!
0#
1)
#12000
0)
#13000
0(
#15000
0!
1)
#16000
1'
#18000
0)
#21000
1"
1)
#22000
0'
#24000
1%
0)
#27000
0"
0%
1)
#30000
0)
#33000
1)
#35000
