
p10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f5d4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000016c4  0800f764  0800f764  00010764  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010e28  08010e28  00012078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010e28  08010e28  00011e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010e30  08010e30  00012078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010e30  08010e30  00011e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010e34  08010e34  00011e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  08010e38  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003594  20000078  08010eb0  00012078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000360c  08010eb0  0001260c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00012078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000361d7  00000000  00000000  000120a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000069f6  00000000  00000000  0004827f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002d60  00000000  00000000  0004ec78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002377  00000000  00000000  000519d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d462  00000000  00000000  00053d4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00033a31  00000000  00000000  000811b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011204e  00000000  00000000  000b4be2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c6c30  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cf74  00000000  00000000  001c6c74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  001d3be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f74c 	.word	0x0800f74c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	0800f74c 	.word	0x0800f74c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	4a06      	ldr	r2, [pc, #24]	@ (80005d4 <BSP_LED_On+0x28>)
 80005ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005be:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80005c2:	b291      	uxth	r1, r2
 80005c4:	2201      	movs	r2, #1
 80005c6:	4618      	mov	r0, r3
 80005c8:	f003 fc90 	bl	8003eec <HAL_GPIO_WritePin>
}
 80005cc:	bf00      	nop
 80005ce:	3708      	adds	r7, #8
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	20000000 	.word	0x20000000

080005d8 <BSP_LED_Off>:
  * @param  Led  LED to be set off
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	4603      	mov	r3, r0
 80005e0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 80005e2:	79fb      	ldrb	r3, [r7, #7]
 80005e4:	4a06      	ldr	r2, [pc, #24]	@ (8000600 <BSP_LED_Off+0x28>)
 80005e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005ea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80005ee:	b291      	uxth	r1, r2
 80005f0:	2200      	movs	r2, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f003 fc7a 	bl	8003eec <HAL_GPIO_WritePin>
}
 80005f8:	bf00      	nop
 80005fa:	3708      	adds	r7, #8
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	20000000 	.word	0x20000000

08000604 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000604:	b480      	push	{r7}
 8000606:	b083      	sub	sp, #12
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800060c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000610:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000614:	f003 0301 	and.w	r3, r3, #1
 8000618:	2b00      	cmp	r3, #0
 800061a:	d013      	beq.n	8000644 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800061c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000620:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000624:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000628:	2b00      	cmp	r3, #0
 800062a:	d00b      	beq.n	8000644 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800062c:	e000      	b.n	8000630 <ITM_SendChar+0x2c>
    {
      __NOP();
 800062e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000630:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d0f9      	beq.n	800062e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800063a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800063e:	687a      	ldr	r2, [r7, #4]
 8000640:	b2d2      	uxtb	r2, r2
 8000642:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000644:	687b      	ldr	r3, [r7, #4]
}
 8000646:	4618      	mov	r0, r3
 8000648:	370c      	adds	r7, #12
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
	...

08000654 <wifi_start>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static int wifi_start(void)
{
 8000654:	b5b0      	push	{r4, r5, r7, lr}
 8000656:	b086      	sub	sp, #24
 8000658:	af04      	add	r7, sp, #16
  uint8_t  MAC_Addr[6];

 /*Initialize and use WIFI module */
  if(WIFI_Init() ==  WIFI_STATUS_OK)
 800065a:	f002 fe19 	bl	8003290 <WIFI_Init>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d123      	bne.n	80006ac <wifi_start+0x58>
  {
    LOG(("ES-WIFI Initialized.\r\n"));
 8000664:	4814      	ldr	r0, [pc, #80]	@ (80006b8 <wifi_start+0x64>)
 8000666:	f00d fef1 	bl	800e44c <puts>
    if(WIFI_GetMAC_Address(MAC_Addr) == WIFI_STATUS_OK)
 800066a:	463b      	mov	r3, r7
 800066c:	4618      	mov	r0, r3
 800066e:	f002 fe5d 	bl	800332c <WIFI_GetMAC_Address>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d113      	bne.n	80006a0 <wifi_start+0x4c>
    {
      LOG(("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8000678:	783b      	ldrb	r3, [r7, #0]
 800067a:	4618      	mov	r0, r3
 800067c:	787b      	ldrb	r3, [r7, #1]
 800067e:	461c      	mov	r4, r3
 8000680:	78bb      	ldrb	r3, [r7, #2]
 8000682:	461d      	mov	r5, r3
 8000684:	78fb      	ldrb	r3, [r7, #3]
 8000686:	793a      	ldrb	r2, [r7, #4]
 8000688:	7979      	ldrb	r1, [r7, #5]
 800068a:	9102      	str	r1, [sp, #8]
 800068c:	9201      	str	r2, [sp, #4]
 800068e:	9300      	str	r3, [sp, #0]
 8000690:	462b      	mov	r3, r5
 8000692:	4622      	mov	r2, r4
 8000694:	4601      	mov	r1, r0
 8000696:	4809      	ldr	r0, [pc, #36]	@ (80006bc <wifi_start+0x68>)
 8000698:	f00d fe70 	bl	800e37c <iprintf>
  }
  else
  {
    return -1;
  }
  return 0;
 800069c:	2300      	movs	r3, #0
 800069e:	e007      	b.n	80006b0 <wifi_start+0x5c>
      LOG(("> ERROR : CANNOT get MAC address\r\n"));
 80006a0:	4807      	ldr	r0, [pc, #28]	@ (80006c0 <wifi_start+0x6c>)
 80006a2:	f00d fed3 	bl	800e44c <puts>
      return -1;
 80006a6:	f04f 33ff 	mov.w	r3, #4294967295
 80006aa:	e001      	b.n	80006b0 <wifi_start+0x5c>
    return -1;
 80006ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80006b0:	4618      	mov	r0, r3
 80006b2:	3708      	adds	r7, #8
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bdb0      	pop	{r4, r5, r7, pc}
 80006b8:	0800f77c 	.word	0x0800f77c
 80006bc:	0800f794 	.word	0x0800f794
 80006c0:	0800f7d4 	.word	0x0800f7d4

080006c4 <wifi_connect>:



int wifi_connect(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af02      	add	r7, sp, #8

  wifi_start();
 80006ca:	f7ff ffc3 	bl	8000654 <wifi_start>

  LOG(("\nConnecting to %s, %s\r\n",SSID,PASSWORD));
 80006ce:	4a19      	ldr	r2, [pc, #100]	@ (8000734 <wifi_connect+0x70>)
 80006d0:	4919      	ldr	r1, [pc, #100]	@ (8000738 <wifi_connect+0x74>)
 80006d2:	481a      	ldr	r0, [pc, #104]	@ (800073c <wifi_connect+0x78>)
 80006d4:	f00d fe52 	bl	800e37c <iprintf>
  if( WIFI_Connect(SSID, PASSWORD, WIFISECURITY) == WIFI_STATUS_OK)
 80006d8:	2200      	movs	r2, #0
 80006da:	4916      	ldr	r1, [pc, #88]	@ (8000734 <wifi_connect+0x70>)
 80006dc:	4816      	ldr	r0, [pc, #88]	@ (8000738 <wifi_connect+0x74>)
 80006de:	f002 fe03 	bl	80032e8 <WIFI_Connect>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d11d      	bne.n	8000724 <wifi_connect+0x60>
  {
    if(WIFI_GetIP_Address(IP_Addr) == WIFI_STATUS_OK)
 80006e8:	4815      	ldr	r0, [pc, #84]	@ (8000740 <wifi_connect+0x7c>)
 80006ea:	f002 fe35 	bl	8003358 <WIFI_GetIP_Address>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d111      	bne.n	8000718 <wifi_connect+0x54>
    {
      LOG(("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
 80006f4:	4b12      	ldr	r3, [pc, #72]	@ (8000740 <wifi_connect+0x7c>)
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	4619      	mov	r1, r3
 80006fa:	4b11      	ldr	r3, [pc, #68]	@ (8000740 <wifi_connect+0x7c>)
 80006fc:	785b      	ldrb	r3, [r3, #1]
 80006fe:	461a      	mov	r2, r3
 8000700:	4b0f      	ldr	r3, [pc, #60]	@ (8000740 <wifi_connect+0x7c>)
 8000702:	789b      	ldrb	r3, [r3, #2]
 8000704:	4618      	mov	r0, r3
 8000706:	4b0e      	ldr	r3, [pc, #56]	@ (8000740 <wifi_connect+0x7c>)
 8000708:	78db      	ldrb	r3, [r3, #3]
 800070a:	9300      	str	r3, [sp, #0]
 800070c:	4603      	mov	r3, r0
 800070e:	480d      	ldr	r0, [pc, #52]	@ (8000744 <wifi_connect+0x80>)
 8000710:	f00d fe34 	bl	800e37c <iprintf>
  else
  {
		 LOG(("ERROR : es-wifi module NOT connected\r\n"));
     return -1;
  }
  return 0;
 8000714:	2300      	movs	r3, #0
 8000716:	e00a      	b.n	800072e <wifi_connect+0x6a>
		  LOG((" ERROR : es-wifi module CANNOT get IP address\r\n"));
 8000718:	480b      	ldr	r0, [pc, #44]	@ (8000748 <wifi_connect+0x84>)
 800071a:	f00d fe97 	bl	800e44c <puts>
      return -1;
 800071e:	f04f 33ff 	mov.w	r3, #4294967295
 8000722:	e004      	b.n	800072e <wifi_connect+0x6a>
		 LOG(("ERROR : es-wifi module NOT connected\r\n"));
 8000724:	4809      	ldr	r0, [pc, #36]	@ (800074c <wifi_connect+0x88>)
 8000726:	f00d fe91 	bl	800e44c <puts>
     return -1;
 800072a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800072e:	4618      	mov	r0, r3
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	0800f7f8 	.word	0x0800f7f8
 8000738:	0800f7fc 	.word	0x0800f7fc
 800073c:	0800f804 	.word	0x0800f804
 8000740:	200007c4 	.word	0x200007c4
 8000744:	0800f81c 	.word	0x0800f81c
 8000748:	0800f858 	.word	0x0800f858
 800074c:	0800f888 	.word	0x0800f888

08000750 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000754:	f002 fe56 	bl	8003404 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000758:	f000 f832 	bl	80007c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800075c:	f000 f9fa 	bl	8000b54 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8000760:	f000 f890 	bl	8000884 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 8000764:	f000 f8c6 	bl	80008f4 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8000768:	f000 f902 	bl	8000970 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 800076c:	f000 f926 	bl	80009bc <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000770:	f000 f962 	bl	8000a38 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000774:	f000 f990 	bl	8000a98 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000778:	f000 f9be 	bl	8000af8 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800077c:	f00a ff5c 	bl	800b638 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of WifiTask */
  WifiTaskHandle = osThreadNew(StartWifiTask, NULL, &WifiTask_attributes);
 8000780:	4a09      	ldr	r2, [pc, #36]	@ (80007a8 <main+0x58>)
 8000782:	2100      	movs	r1, #0
 8000784:	4809      	ldr	r0, [pc, #36]	@ (80007ac <main+0x5c>)
 8000786:	f00a ffa1 	bl	800b6cc <osThreadNew>
 800078a:	4603      	mov	r3, r0
 800078c:	4a08      	ldr	r2, [pc, #32]	@ (80007b0 <main+0x60>)
 800078e:	6013      	str	r3, [r2, #0]

  /* creation of MQTT_Task */
  MQTT_TaskHandle = osThreadNew(MQTT_TaskFun, NULL, &MQTT_Task_attributes);
 8000790:	4a08      	ldr	r2, [pc, #32]	@ (80007b4 <main+0x64>)
 8000792:	2100      	movs	r1, #0
 8000794:	4808      	ldr	r0, [pc, #32]	@ (80007b8 <main+0x68>)
 8000796:	f00a ff99 	bl	800b6cc <osThreadNew>
 800079a:	4603      	mov	r3, r0
 800079c:	4a07      	ldr	r2, [pc, #28]	@ (80007bc <main+0x6c>)
 800079e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80007a0:	f00a ff6e 	bl	800b680 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007a4:	bf00      	nop
 80007a6:	e7fd      	b.n	80007a4 <main+0x54>
 80007a8:	08010aa0 	.word	0x08010aa0
 80007ac:	08000f35 	.word	0x08000f35
 80007b0:	200007bc 	.word	0x200007bc
 80007b4:	08010ac4 	.word	0x08010ac4
 80007b8:	08000f49 	.word	0x08000f49
 80007bc:	200007c0 	.word	0x200007c0

080007c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b096      	sub	sp, #88	@ 0x58
 80007c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007c6:	f107 0314 	add.w	r3, r7, #20
 80007ca:	2244      	movs	r2, #68	@ 0x44
 80007cc:	2100      	movs	r1, #0
 80007ce:	4618      	mov	r0, r3
 80007d0:	f00d ff68 	bl	800e6a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d4:	463b      	mov	r3, r7
 80007d6:	2200      	movs	r2, #0
 80007d8:	601a      	str	r2, [r3, #0]
 80007da:	605a      	str	r2, [r3, #4]
 80007dc:	609a      	str	r2, [r3, #8]
 80007de:	60da      	str	r2, [r3, #12]
 80007e0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80007e2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80007e6:	f003 fe35 	bl	8004454 <HAL_PWREx_ControlVoltageScaling>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80007f0:	f000 fc04 	bl	8000ffc <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80007f4:	f003 fe10 	bl	8004418 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80007f8:	4b21      	ldr	r3, [pc, #132]	@ (8000880 <SystemClock_Config+0xc0>)
 80007fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80007fe:	4a20      	ldr	r2, [pc, #128]	@ (8000880 <SystemClock_Config+0xc0>)
 8000800:	f023 0318 	bic.w	r3, r3, #24
 8000804:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000808:	2314      	movs	r3, #20
 800080a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800080c:	2301      	movs	r3, #1
 800080e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000810:	2301      	movs	r3, #1
 8000812:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000814:	2300      	movs	r3, #0
 8000816:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000818:	2360      	movs	r3, #96	@ 0x60
 800081a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800081c:	2302      	movs	r3, #2
 800081e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000820:	2301      	movs	r3, #1
 8000822:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000824:	2301      	movs	r3, #1
 8000826:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000828:	2328      	movs	r3, #40	@ 0x28
 800082a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800082c:	2307      	movs	r3, #7
 800082e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000830:	2302      	movs	r3, #2
 8000832:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000834:	2302      	movs	r3, #2
 8000836:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000838:	f107 0314 	add.w	r3, r7, #20
 800083c:	4618      	mov	r0, r3
 800083e:	f003 ff2b 	bl	8004698 <HAL_RCC_OscConfig>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000848:	f000 fbd8 	bl	8000ffc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800084c:	230f      	movs	r3, #15
 800084e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000850:	2303      	movs	r3, #3
 8000852:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000854:	2300      	movs	r3, #0
 8000856:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000858:	2300      	movs	r3, #0
 800085a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800085c:	2300      	movs	r3, #0
 800085e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000860:	463b      	mov	r3, r7
 8000862:	2104      	movs	r1, #4
 8000864:	4618      	mov	r0, r3
 8000866:	f004 faf3 	bl	8004e50 <HAL_RCC_ClockConfig>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000870:	f000 fbc4 	bl	8000ffc <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000874:	f005 f82c 	bl	80058d0 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000878:	bf00      	nop
 800087a:	3758      	adds	r7, #88	@ 0x58
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	40021000 	.word	0x40021000

08000884 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000888:	4b18      	ldr	r3, [pc, #96]	@ (80008ec <MX_DFSDM1_Init+0x68>)
 800088a:	4a19      	ldr	r2, [pc, #100]	@ (80008f0 <MX_DFSDM1_Init+0x6c>)
 800088c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800088e:	4b17      	ldr	r3, [pc, #92]	@ (80008ec <MX_DFSDM1_Init+0x68>)
 8000890:	2201      	movs	r2, #1
 8000892:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000894:	4b15      	ldr	r3, [pc, #84]	@ (80008ec <MX_DFSDM1_Init+0x68>)
 8000896:	2200      	movs	r2, #0
 8000898:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 800089a:	4b14      	ldr	r3, [pc, #80]	@ (80008ec <MX_DFSDM1_Init+0x68>)
 800089c:	2202      	movs	r2, #2
 800089e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80008a0:	4b12      	ldr	r3, [pc, #72]	@ (80008ec <MX_DFSDM1_Init+0x68>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80008a6:	4b11      	ldr	r3, [pc, #68]	@ (80008ec <MX_DFSDM1_Init+0x68>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 80008ac:	4b0f      	ldr	r3, [pc, #60]	@ (80008ec <MX_DFSDM1_Init+0x68>)
 80008ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80008b2:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80008b4:	4b0d      	ldr	r3, [pc, #52]	@ (80008ec <MX_DFSDM1_Init+0x68>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80008ba:	4b0c      	ldr	r3, [pc, #48]	@ (80008ec <MX_DFSDM1_Init+0x68>)
 80008bc:	2204      	movs	r2, #4
 80008be:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80008c0:	4b0a      	ldr	r3, [pc, #40]	@ (80008ec <MX_DFSDM1_Init+0x68>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 80008c6:	4b09      	ldr	r3, [pc, #36]	@ (80008ec <MX_DFSDM1_Init+0x68>)
 80008c8:	2201      	movs	r2, #1
 80008ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 80008cc:	4b07      	ldr	r3, [pc, #28]	@ (80008ec <MX_DFSDM1_Init+0x68>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 80008d2:	4b06      	ldr	r3, [pc, #24]	@ (80008ec <MX_DFSDM1_Init+0x68>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80008d8:	4804      	ldr	r0, [pc, #16]	@ (80008ec <MX_DFSDM1_Init+0x68>)
 80008da:	f002 ff03 	bl	80036e4 <HAL_DFSDM_ChannelInit>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 80008e4:	f000 fb8a 	bl	8000ffc <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80008e8:	bf00      	nop
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	20000094 	.word	0x20000094
 80008f0:	40016020 	.word	0x40016020

080008f4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80008f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000968 <MX_I2C2_Init+0x74>)
 80008fa:	4a1c      	ldr	r2, [pc, #112]	@ (800096c <MX_I2C2_Init+0x78>)
 80008fc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 80008fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000968 <MX_I2C2_Init+0x74>)
 8000900:	f640 6214 	movw	r2, #3604	@ 0xe14
 8000904:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000906:	4b18      	ldr	r3, [pc, #96]	@ (8000968 <MX_I2C2_Init+0x74>)
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800090c:	4b16      	ldr	r3, [pc, #88]	@ (8000968 <MX_I2C2_Init+0x74>)
 800090e:	2201      	movs	r2, #1
 8000910:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000912:	4b15      	ldr	r3, [pc, #84]	@ (8000968 <MX_I2C2_Init+0x74>)
 8000914:	2200      	movs	r2, #0
 8000916:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000918:	4b13      	ldr	r3, [pc, #76]	@ (8000968 <MX_I2C2_Init+0x74>)
 800091a:	2200      	movs	r2, #0
 800091c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800091e:	4b12      	ldr	r3, [pc, #72]	@ (8000968 <MX_I2C2_Init+0x74>)
 8000920:	2200      	movs	r2, #0
 8000922:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000924:	4b10      	ldr	r3, [pc, #64]	@ (8000968 <MX_I2C2_Init+0x74>)
 8000926:	2200      	movs	r2, #0
 8000928:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800092a:	4b0f      	ldr	r3, [pc, #60]	@ (8000968 <MX_I2C2_Init+0x74>)
 800092c:	2200      	movs	r2, #0
 800092e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000930:	480d      	ldr	r0, [pc, #52]	@ (8000968 <MX_I2C2_Init+0x74>)
 8000932:	f003 fb0b 	bl	8003f4c <HAL_I2C_Init>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800093c:	f000 fb5e 	bl	8000ffc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000940:	2100      	movs	r1, #0
 8000942:	4809      	ldr	r0, [pc, #36]	@ (8000968 <MX_I2C2_Init+0x74>)
 8000944:	f003 fb9d 	bl	8004082 <HAL_I2CEx_ConfigAnalogFilter>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800094e:	f000 fb55 	bl	8000ffc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000952:	2100      	movs	r1, #0
 8000954:	4804      	ldr	r0, [pc, #16]	@ (8000968 <MX_I2C2_Init+0x74>)
 8000956:	f003 fbdf 	bl	8004118 <HAL_I2CEx_ConfigDigitalFilter>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8000960:	f000 fb4c 	bl	8000ffc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000964:	bf00      	nop
 8000966:	bd80      	pop	{r7, pc}
 8000968:	200000cc 	.word	0x200000cc
 800096c:	40005800 	.word	0x40005800

08000970 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000974:	4b0f      	ldr	r3, [pc, #60]	@ (80009b4 <MX_QUADSPI_Init+0x44>)
 8000976:	4a10      	ldr	r2, [pc, #64]	@ (80009b8 <MX_QUADSPI_Init+0x48>)
 8000978:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 800097a:	4b0e      	ldr	r3, [pc, #56]	@ (80009b4 <MX_QUADSPI_Init+0x44>)
 800097c:	2202      	movs	r2, #2
 800097e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000980:	4b0c      	ldr	r3, [pc, #48]	@ (80009b4 <MX_QUADSPI_Init+0x44>)
 8000982:	2204      	movs	r2, #4
 8000984:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000986:	4b0b      	ldr	r3, [pc, #44]	@ (80009b4 <MX_QUADSPI_Init+0x44>)
 8000988:	2210      	movs	r2, #16
 800098a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 800098c:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <MX_QUADSPI_Init+0x44>)
 800098e:	2217      	movs	r2, #23
 8000990:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000992:	4b08      	ldr	r3, [pc, #32]	@ (80009b4 <MX_QUADSPI_Init+0x44>)
 8000994:	2200      	movs	r2, #0
 8000996:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000998:	4b06      	ldr	r3, [pc, #24]	@ (80009b4 <MX_QUADSPI_Init+0x44>)
 800099a:	2200      	movs	r2, #0
 800099c:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800099e:	4805      	ldr	r0, [pc, #20]	@ (80009b4 <MX_QUADSPI_Init+0x44>)
 80009a0:	f003 fdbe 	bl	8004520 <HAL_QSPI_Init>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 80009aa:	f000 fb27 	bl	8000ffc <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80009ae:	bf00      	nop
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	20000120 	.word	0x20000120
 80009b8:	a0001000 	.word	0xa0001000

080009bc <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80009c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000a30 <MX_SPI3_Init+0x74>)
 80009c2:	4a1c      	ldr	r2, [pc, #112]	@ (8000a34 <MX_SPI3_Init+0x78>)
 80009c4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80009c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000a30 <MX_SPI3_Init+0x74>)
 80009c8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009cc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80009ce:	4b18      	ldr	r3, [pc, #96]	@ (8000a30 <MX_SPI3_Init+0x74>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80009d4:	4b16      	ldr	r3, [pc, #88]	@ (8000a30 <MX_SPI3_Init+0x74>)
 80009d6:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80009da:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009dc:	4b14      	ldr	r3, [pc, #80]	@ (8000a30 <MX_SPI3_Init+0x74>)
 80009de:	2200      	movs	r2, #0
 80009e0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009e2:	4b13      	ldr	r3, [pc, #76]	@ (8000a30 <MX_SPI3_Init+0x74>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80009e8:	4b11      	ldr	r3, [pc, #68]	@ (8000a30 <MX_SPI3_Init+0x74>)
 80009ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009ee:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80009f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a30 <MX_SPI3_Init+0x74>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a30 <MX_SPI3_Init+0x74>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80009fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000a30 <MX_SPI3_Init+0x74>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a02:	4b0b      	ldr	r3, [pc, #44]	@ (8000a30 <MX_SPI3_Init+0x74>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000a08:	4b09      	ldr	r3, [pc, #36]	@ (8000a30 <MX_SPI3_Init+0x74>)
 8000a0a:	2207      	movs	r2, #7
 8000a0c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a0e:	4b08      	ldr	r3, [pc, #32]	@ (8000a30 <MX_SPI3_Init+0x74>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a14:	4b06      	ldr	r3, [pc, #24]	@ (8000a30 <MX_SPI3_Init+0x74>)
 8000a16:	2208      	movs	r2, #8
 8000a18:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000a1a:	4805      	ldr	r0, [pc, #20]	@ (8000a30 <MX_SPI3_Init+0x74>)
 8000a1c:	f005 f93a 	bl	8005c94 <HAL_SPI_Init>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000a26:	f000 fae9 	bl	8000ffc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000a2a:	bf00      	nop
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	20000164 	.word	0x20000164
 8000a34:	40003c00 	.word	0x40003c00

08000a38 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a3c:	4b14      	ldr	r3, [pc, #80]	@ (8000a90 <MX_USART1_UART_Init+0x58>)
 8000a3e:	4a15      	ldr	r2, [pc, #84]	@ (8000a94 <MX_USART1_UART_Init+0x5c>)
 8000a40:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a42:	4b13      	ldr	r3, [pc, #76]	@ (8000a90 <MX_USART1_UART_Init+0x58>)
 8000a44:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a48:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a4a:	4b11      	ldr	r3, [pc, #68]	@ (8000a90 <MX_USART1_UART_Init+0x58>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a50:	4b0f      	ldr	r3, [pc, #60]	@ (8000a90 <MX_USART1_UART_Init+0x58>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a56:	4b0e      	ldr	r3, [pc, #56]	@ (8000a90 <MX_USART1_UART_Init+0x58>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a90 <MX_USART1_UART_Init+0x58>)
 8000a5e:	220c      	movs	r2, #12
 8000a60:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a62:	4b0b      	ldr	r3, [pc, #44]	@ (8000a90 <MX_USART1_UART_Init+0x58>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a68:	4b09      	ldr	r3, [pc, #36]	@ (8000a90 <MX_USART1_UART_Init+0x58>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a6e:	4b08      	ldr	r3, [pc, #32]	@ (8000a90 <MX_USART1_UART_Init+0x58>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a74:	4b06      	ldr	r3, [pc, #24]	@ (8000a90 <MX_USART1_UART_Init+0x58>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a7a:	4805      	ldr	r0, [pc, #20]	@ (8000a90 <MX_USART1_UART_Init+0x58>)
 8000a7c:	f006 fefc 	bl	8007878 <HAL_UART_Init>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000a86:	f000 fab9 	bl	8000ffc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a8a:	bf00      	nop
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	200001c8 	.word	0x200001c8
 8000a94:	40013800 	.word	0x40013800

08000a98 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a9c:	4b14      	ldr	r3, [pc, #80]	@ (8000af0 <MX_USART3_UART_Init+0x58>)
 8000a9e:	4a15      	ldr	r2, [pc, #84]	@ (8000af4 <MX_USART3_UART_Init+0x5c>)
 8000aa0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000aa2:	4b13      	ldr	r3, [pc, #76]	@ (8000af0 <MX_USART3_UART_Init+0x58>)
 8000aa4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000aa8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000aaa:	4b11      	ldr	r3, [pc, #68]	@ (8000af0 <MX_USART3_UART_Init+0x58>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8000af0 <MX_USART3_UART_Init+0x58>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8000af0 <MX_USART3_UART_Init+0x58>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000abc:	4b0c      	ldr	r3, [pc, #48]	@ (8000af0 <MX_USART3_UART_Init+0x58>)
 8000abe:	220c      	movs	r2, #12
 8000ac0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8000af0 <MX_USART3_UART_Init+0x58>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ac8:	4b09      	ldr	r3, [pc, #36]	@ (8000af0 <MX_USART3_UART_Init+0x58>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ace:	4b08      	ldr	r3, [pc, #32]	@ (8000af0 <MX_USART3_UART_Init+0x58>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ad4:	4b06      	ldr	r3, [pc, #24]	@ (8000af0 <MX_USART3_UART_Init+0x58>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ada:	4805      	ldr	r0, [pc, #20]	@ (8000af0 <MX_USART3_UART_Init+0x58>)
 8000adc:	f006 fecc 	bl	8007878 <HAL_UART_Init>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000ae6:	f000 fa89 	bl	8000ffc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000aea:	bf00      	nop
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	20000250 	.word	0x20000250
 8000af4:	40004800 	.word	0x40004800

08000af8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000afc:	4b14      	ldr	r3, [pc, #80]	@ (8000b50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000afe:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000b02:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000b04:	4b12      	ldr	r3, [pc, #72]	@ (8000b50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b06:	2206      	movs	r2, #6
 8000b08:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000b0a:	4b11      	ldr	r3, [pc, #68]	@ (8000b50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b0c:	2202      	movs	r2, #2
 8000b0e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000b10:	4b0f      	ldr	r3, [pc, #60]	@ (8000b50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b12:	2202      	movs	r2, #2
 8000b14:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000b16:	4b0e      	ldr	r3, [pc, #56]	@ (8000b50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000b22:	4b0b      	ldr	r3, [pc, #44]	@ (8000b50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000b28:	4b09      	ldr	r3, [pc, #36]	@ (8000b50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000b2e:	4b08      	ldr	r3, [pc, #32]	@ (8000b50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000b34:	4b06      	ldr	r3, [pc, #24]	@ (8000b50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000b3a:	4805      	ldr	r0, [pc, #20]	@ (8000b50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b3c:	f003 fb38 	bl	80041b0 <HAL_PCD_Init>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000b46:	f000 fa59 	bl	8000ffc <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000b4a:	bf00      	nop
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	200002d8 	.word	0x200002d8

08000b54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b08a      	sub	sp, #40	@ 0x28
 8000b58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b5a:	f107 0314 	add.w	r3, r7, #20
 8000b5e:	2200      	movs	r2, #0
 8000b60:	601a      	str	r2, [r3, #0]
 8000b62:	605a      	str	r2, [r3, #4]
 8000b64:	609a      	str	r2, [r3, #8]
 8000b66:	60da      	str	r2, [r3, #12]
 8000b68:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b6a:	4bbd      	ldr	r3, [pc, #756]	@ (8000e60 <MX_GPIO_Init+0x30c>)
 8000b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6e:	4abc      	ldr	r2, [pc, #752]	@ (8000e60 <MX_GPIO_Init+0x30c>)
 8000b70:	f043 0310 	orr.w	r3, r3, #16
 8000b74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b76:	4bba      	ldr	r3, [pc, #744]	@ (8000e60 <MX_GPIO_Init+0x30c>)
 8000b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b7a:	f003 0310 	and.w	r3, r3, #16
 8000b7e:	613b      	str	r3, [r7, #16]
 8000b80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b82:	4bb7      	ldr	r3, [pc, #732]	@ (8000e60 <MX_GPIO_Init+0x30c>)
 8000b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b86:	4ab6      	ldr	r2, [pc, #728]	@ (8000e60 <MX_GPIO_Init+0x30c>)
 8000b88:	f043 0304 	orr.w	r3, r3, #4
 8000b8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b8e:	4bb4      	ldr	r3, [pc, #720]	@ (8000e60 <MX_GPIO_Init+0x30c>)
 8000b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b92:	f003 0304 	and.w	r3, r3, #4
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9a:	4bb1      	ldr	r3, [pc, #708]	@ (8000e60 <MX_GPIO_Init+0x30c>)
 8000b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b9e:	4ab0      	ldr	r2, [pc, #704]	@ (8000e60 <MX_GPIO_Init+0x30c>)
 8000ba0:	f043 0301 	orr.w	r3, r3, #1
 8000ba4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ba6:	4bae      	ldr	r3, [pc, #696]	@ (8000e60 <MX_GPIO_Init+0x30c>)
 8000ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000baa:	f003 0301 	and.w	r3, r3, #1
 8000bae:	60bb      	str	r3, [r7, #8]
 8000bb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb2:	4bab      	ldr	r3, [pc, #684]	@ (8000e60 <MX_GPIO_Init+0x30c>)
 8000bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb6:	4aaa      	ldr	r2, [pc, #680]	@ (8000e60 <MX_GPIO_Init+0x30c>)
 8000bb8:	f043 0302 	orr.w	r3, r3, #2
 8000bbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bbe:	4ba8      	ldr	r3, [pc, #672]	@ (8000e60 <MX_GPIO_Init+0x30c>)
 8000bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bc2:	f003 0302 	and.w	r3, r3, #2
 8000bc6:	607b      	str	r3, [r7, #4]
 8000bc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bca:	4ba5      	ldr	r3, [pc, #660]	@ (8000e60 <MX_GPIO_Init+0x30c>)
 8000bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bce:	4aa4      	ldr	r2, [pc, #656]	@ (8000e60 <MX_GPIO_Init+0x30c>)
 8000bd0:	f043 0308 	orr.w	r3, r3, #8
 8000bd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bd6:	4ba2      	ldr	r3, [pc, #648]	@ (8000e60 <MX_GPIO_Init+0x30c>)
 8000bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bda:	f003 0308 	and.w	r3, r3, #8
 8000bde:	603b      	str	r3, [r7, #0]
 8000be0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000be2:	2200      	movs	r2, #0
 8000be4:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8000be8:	489e      	ldr	r0, [pc, #632]	@ (8000e64 <MX_GPIO_Init+0x310>)
 8000bea:	f003 f97f 	bl	8003eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000bee:	2200      	movs	r2, #0
 8000bf0:	f248 1104 	movw	r1, #33028	@ 0x8104
 8000bf4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bf8:	f003 f978 	bl	8003eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	f24f 0114 	movw	r1, #61460	@ 0xf014
 8000c02:	4899      	ldr	r0, [pc, #612]	@ (8000e68 <MX_GPIO_Init+0x314>)
 8000c04:	f003 f972 	bl	8003eec <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000c08:	2200      	movs	r2, #0
 8000c0a:	f241 0181 	movw	r1, #4225	@ 0x1081
 8000c0e:	4897      	ldr	r0, [pc, #604]	@ (8000e6c <MX_GPIO_Init+0x318>)
 8000c10:	f003 f96c 	bl	8003eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000c14:	2201      	movs	r2, #1
 8000c16:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c1a:	4894      	ldr	r0, [pc, #592]	@ (8000e6c <MX_GPIO_Init+0x318>)
 8000c1c:	f003 f966 	bl	8003eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000c20:	2200      	movs	r2, #0
 8000c22:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8000c26:	4892      	ldr	r0, [pc, #584]	@ (8000e70 <MX_GPIO_Init+0x31c>)
 8000c28:	f003 f960 	bl	8003eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	2120      	movs	r1, #32
 8000c30:	488d      	ldr	r0, [pc, #564]	@ (8000e68 <MX_GPIO_Init+0x314>)
 8000c32:	f003 f95b 	bl	8003eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000c36:	2201      	movs	r2, #1
 8000c38:	2101      	movs	r1, #1
 8000c3a:	488a      	ldr	r0, [pc, #552]	@ (8000e64 <MX_GPIO_Init+0x310>)
 8000c3c:	f003 f956 	bl	8003eec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000c40:	f240 1315 	movw	r3, #277	@ 0x115
 8000c44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c46:	2301      	movs	r3, #1
 8000c48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c52:	f107 0314 	add.w	r3, r7, #20
 8000c56:	4619      	mov	r1, r3
 8000c58:	4882      	ldr	r0, [pc, #520]	@ (8000e64 <MX_GPIO_Init+0x310>)
 8000c5a:	f002 fe91 	bl	8003980 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000c5e:	236a      	movs	r3, #106	@ 0x6a
 8000c60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c62:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c6c:	f107 0314 	add.w	r3, r7, #20
 8000c70:	4619      	mov	r1, r3
 8000c72:	487c      	ldr	r0, [pc, #496]	@ (8000e64 <MX_GPIO_Init+0x310>)
 8000c74:	f002 fe84 	bl	8003980 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8000c78:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c7e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c84:	2300      	movs	r3, #0
 8000c86:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8000c88:	f107 0314 	add.w	r3, r7, #20
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4878      	ldr	r0, [pc, #480]	@ (8000e70 <MX_GPIO_Init+0x31c>)
 8000c90:	f002 fe76 	bl	8003980 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000c94:	233f      	movs	r3, #63	@ 0x3f
 8000c96:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000c98:	230b      	movs	r3, #11
 8000c9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ca0:	f107 0314 	add.w	r3, r7, #20
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4872      	ldr	r0, [pc, #456]	@ (8000e70 <MX_GPIO_Init+0x31c>)
 8000ca8:	f002 fe6a 	bl	8003980 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000cac:	2303      	movs	r3, #3
 8000cae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb8:	2303      	movs	r3, #3
 8000cba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000cbc:	2308      	movs	r3, #8
 8000cbe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc0:	f107 0314 	add.w	r3, r7, #20
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cca:	f002 fe59 	bl	8003980 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000cce:	f248 1304 	movw	r3, #33028	@ 0x8104
 8000cd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce0:	f107 0314 	add.w	r3, r7, #20
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cea:	f002 fe49 	bl	8003980 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000cee:	2308      	movs	r3, #8
 8000cf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000d02:	f107 0314 	add.w	r3, r7, #20
 8000d06:	4619      	mov	r1, r3
 8000d08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d0c:	f002 fe38 	bl	8003980 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8000d10:	2310      	movs	r3, #16
 8000d12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d14:	230b      	movs	r3, #11
 8000d16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8000d1c:	f107 0314 	add.w	r3, r7, #20
 8000d20:	4619      	mov	r1, r3
 8000d22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d26:	f002 fe2b 	bl	8003980 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8000d2a:	23e0      	movs	r3, #224	@ 0xe0
 8000d2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2e:	2302      	movs	r3, #2
 8000d30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d32:	2300      	movs	r3, #0
 8000d34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d36:	2303      	movs	r3, #3
 8000d38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d3a:	2305      	movs	r3, #5
 8000d3c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d3e:	f107 0314 	add.w	r3, r7, #20
 8000d42:	4619      	mov	r1, r3
 8000d44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d48:	f002 fe1a 	bl	8003980 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d50:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000d5a:	f107 0314 	add.w	r3, r7, #20
 8000d5e:	4619      	mov	r1, r3
 8000d60:	4841      	ldr	r0, [pc, #260]	@ (8000e68 <MX_GPIO_Init+0x314>)
 8000d62:	f002 fe0d 	bl	8003980 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000d66:	2302      	movs	r3, #2
 8000d68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d6a:	230b      	movs	r3, #11
 8000d6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000d72:	f107 0314 	add.w	r3, r7, #20
 8000d76:	4619      	mov	r1, r3
 8000d78:	483b      	ldr	r0, [pc, #236]	@ (8000e68 <MX_GPIO_Init+0x314>)
 8000d7a:	f002 fe01 	bl	8003980 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000d7e:	f24f 0334 	movw	r3, #61492	@ 0xf034
 8000d82:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d84:	2301      	movs	r3, #1
 8000d86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d90:	f107 0314 	add.w	r3, r7, #20
 8000d94:	4619      	mov	r1, r3
 8000d96:	4834      	ldr	r0, [pc, #208]	@ (8000e68 <MX_GPIO_Init+0x314>)
 8000d98:	f002 fdf2 	bl	8003980 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8000d9c:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 8000da0:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000da2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000da6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dac:	f107 0314 	add.w	r3, r7, #20
 8000db0:	4619      	mov	r1, r3
 8000db2:	482e      	ldr	r0, [pc, #184]	@ (8000e6c <MX_GPIO_Init+0x318>)
 8000db4:	f002 fde4 	bl	8003980 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8000db8:	f243 0381 	movw	r3, #12417	@ 0x3081
 8000dbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dca:	f107 0314 	add.w	r3, r7, #20
 8000dce:	4619      	mov	r1, r3
 8000dd0:	4826      	ldr	r0, [pc, #152]	@ (8000e6c <MX_GPIO_Init+0x318>)
 8000dd2:	f002 fdd5 	bl	8003980 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000dd6:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000dda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ddc:	2301      	movs	r3, #1
 8000dde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de0:	2300      	movs	r3, #0
 8000de2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de4:	2300      	movs	r3, #0
 8000de6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000de8:	f107 0314 	add.w	r3, r7, #20
 8000dec:	4619      	mov	r1, r3
 8000dee:	4820      	ldr	r0, [pc, #128]	@ (8000e70 <MX_GPIO_Init+0x31c>)
 8000df0:	f002 fdc6 	bl	8003980 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000df4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000df8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dfa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000dfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e00:	2300      	movs	r3, #0
 8000e02:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	4619      	mov	r1, r3
 8000e0a:	4819      	ldr	r0, [pc, #100]	@ (8000e70 <MX_GPIO_Init+0x31c>)
 8000e0c:	f002 fdb8 	bl	8003980 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8000e10:	2302      	movs	r3, #2
 8000e12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e14:	2302      	movs	r3, #2
 8000e16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1c:	2303      	movs	r3, #3
 8000e1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000e20:	2305      	movs	r3, #5
 8000e22:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8000e24:	f107 0314 	add.w	r3, r7, #20
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4810      	ldr	r0, [pc, #64]	@ (8000e6c <MX_GPIO_Init+0x318>)
 8000e2c:	f002 fda8 	bl	8003980 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8000e30:	2378      	movs	r3, #120	@ 0x78
 8000e32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e34:	2302      	movs	r3, #2
 8000e36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e3c:	2303      	movs	r3, #3
 8000e3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e40:	2307      	movs	r3, #7
 8000e42:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e44:	f107 0314 	add.w	r3, r7, #20
 8000e48:	4619      	mov	r1, r3
 8000e4a:	4808      	ldr	r0, [pc, #32]	@ (8000e6c <MX_GPIO_Init+0x318>)
 8000e4c:	f002 fd98 	bl	8003980 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8000e50:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e56:	2312      	movs	r3, #18
 8000e58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	e00a      	b.n	8000e74 <MX_GPIO_Init+0x320>
 8000e5e:	bf00      	nop
 8000e60:	40021000 	.word	0x40021000
 8000e64:	48001000 	.word	0x48001000
 8000e68:	48000400 	.word	0x48000400
 8000e6c:	48000c00 	.word	0x48000c00
 8000e70:	48000800 	.word	0x48000800
 8000e74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e76:	2303      	movs	r3, #3
 8000e78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e7a:	2304      	movs	r3, #4
 8000e7c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e7e:	f107 0314 	add.w	r3, r7, #20
 8000e82:	4619      	mov	r1, r3
 8000e84:	480f      	ldr	r0, [pc, #60]	@ (8000ec4 <MX_GPIO_Init+0x370>)
 8000e86:	f002 fd7b 	bl	8003980 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	2105      	movs	r1, #5
 8000e8e:	2007      	movs	r0, #7
 8000e90:	f002 fbf0 	bl	8003674 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000e94:	2007      	movs	r0, #7
 8000e96:	f002 fc09 	bl	80036ac <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2105      	movs	r1, #5
 8000e9e:	2017      	movs	r0, #23
 8000ea0:	f002 fbe8 	bl	8003674 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000ea4:	2017      	movs	r0, #23
 8000ea6:	f002 fc01 	bl	80036ac <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000eaa:	2200      	movs	r2, #0
 8000eac:	2105      	movs	r1, #5
 8000eae:	2028      	movs	r0, #40	@ 0x28
 8000eb0:	f002 fbe0 	bl	8003674 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000eb4:	2028      	movs	r0, #40	@ 0x28
 8000eb6:	f002 fbf9 	bl	80036ac <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000eba:	bf00      	nop
 8000ebc:	3728      	adds	r7, #40	@ 0x28
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	48000400 	.word	0x48000400

08000ec8 <_write>:

/* USER CODE BEGIN 4 */

int _write(int file, char *ptr, int len)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b086      	sub	sp, #24
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	617b      	str	r3, [r7, #20]
 8000ed8:	e009      	b.n	8000eee <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8000eda:	68bb      	ldr	r3, [r7, #8]
 8000edc:	1c5a      	adds	r2, r3, #1
 8000ede:	60ba      	str	r2, [r7, #8]
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f7ff fb8e 	bl	8000604 <ITM_SendChar>
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	3301      	adds	r3, #1
 8000eec:	617b      	str	r3, [r7, #20]
 8000eee:	697a      	ldr	r2, [r7, #20]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	429a      	cmp	r2, r3
 8000ef4:	dbf1      	blt.n	8000eda <_write+0x12>
	}
	return len;
 8000ef6:	687b      	ldr	r3, [r7, #4]
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3718      	adds	r7, #24
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <SPI3_IRQHandler>:


void SPI3_IRQHandler(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8000f04:	4802      	ldr	r0, [pc, #8]	@ (8000f10 <SPI3_IRQHandler+0x10>)
 8000f06:	f005 fcc3 	bl	8006890 <HAL_SPI_IRQHandler>
}
 8000f0a:	bf00      	nop
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	20000c0c 	.word	0x20000c0c

08000f14 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8000f1e:	88fb      	ldrh	r3, [r7, #6]
 8000f20:	2b02      	cmp	r3, #2
 8000f22:	d102      	bne.n	8000f2a <HAL_GPIO_EXTI_Callback+0x16>
  {
    case (GPIO_PIN_1):
    {
      SPI_WIFI_ISR();
 8000f24:	f002 f9a4 	bl	8003270 <SPI_WIFI_ISR>
      break;
 8000f28:	e000      	b.n	8000f2c <HAL_GPIO_EXTI_Callback+0x18>
    }
    default:
    {
      break;
 8000f2a:	bf00      	nop
    }
  }
}
 8000f2c:	bf00      	nop
 8000f2e:	3708      	adds	r7, #8
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <StartWifiTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartWifiTask */
void StartWifiTask(void *argument)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  wifi_connect();
 8000f3c:	f7ff fbc2 	bl	80006c4 <wifi_connect>

	/* Infinite loop */
  for(;;)
  {
	osDelay(1);
 8000f40:	2001      	movs	r0, #1
 8000f42:	f00a fc55 	bl	800b7f0 <osDelay>
 8000f46:	e7fb      	b.n	8000f40 <StartWifiTask+0xc>

08000f48 <MQTT_TaskFun>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MQTT_TaskFun */
void MQTT_TaskFun(void *argument)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b0a2      	sub	sp, #136	@ 0x88
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN MQTT_TaskFun */
	const uint32_t ulMaxPublishCount = 5UL;
 8000f50:	2305      	movs	r3, #5
 8000f52:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	NetworkContext_t xNetworkContext = { 0 };
 8000f56:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	601a      	str	r2, [r3, #0]
 8000f5e:	605a      	str	r2, [r3, #4]
	TransportStatus_t xNetworkStatus;
	float ftemp;
	char payLoad[16];
	/* Attempt to connect to the MQTT broker.  The socket is returned in
	 * the network context structure. */
	xNetworkStatus = prvConnectToServer( &xNetworkContext );
 8000f60:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000f64:	4618      	mov	r0, r3
 8000f66:	f000 f84f 	bl	8001008 <prvConnectToServer>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
	configASSERT( xNetworkStatus == PLAINTEXT_TRANSPORT_SUCCESS );
 8000f70:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d00b      	beq.n	8000f90 <MQTT_TaskFun+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000f78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f7c:	f383 8811 	msr	BASEPRI, r3
 8000f80:	f3bf 8f6f 	isb	sy
 8000f84:	f3bf 8f4f 	dsb	sy
 8000f88:	67fb      	str	r3, [r7, #124]	@ 0x7c
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000f8a:	bf00      	nop
 8000f8c:	bf00      	nop
 8000f8e:	e7fd      	b.n	8000f8c <MQTT_TaskFun+0x44>
	//LOG(("Trying to create an MQTT connection\n"));
	prvCreateMQTTConnectionWithBroker( &xMQTTContext, &xNetworkContext );
 8000f90:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8000f94:	f107 0318 	add.w	r3, r7, #24
 8000f98:	4611      	mov	r1, r2
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f000 f87e 	bl	800109c <prvCreateMQTTConnectionWithBroker>
	for( ; ; )
	    {
		/* Publicar cada 5 segundos */
		osDelay(5000);
 8000fa0:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000fa4:	f00a fc24 	bl	800b7f0 <osDelay>
		//ftemp=BSP_TSENSOR_ReadTemp();
		sprintf(payLoad,"%s","Hola");
 8000fa8:	f107 0308 	add.w	r3, r7, #8
 8000fac:	4a07      	ldr	r2, [pc, #28]	@ (8000fcc <MQTT_TaskFun+0x84>)
 8000fae:	4908      	ldr	r1, [pc, #32]	@ (8000fd0 <MQTT_TaskFun+0x88>)
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f00d fa53 	bl	800e45c <siprintf>
        prvMQTTPublishToTopic(&xMQTTContext,pcTempTopic,payLoad);
 8000fb6:	f107 0208 	add.w	r2, r7, #8
 8000fba:	f107 0318 	add.w	r3, r7, #24
 8000fbe:	4905      	ldr	r1, [pc, #20]	@ (8000fd4 <MQTT_TaskFun+0x8c>)
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f000 f8e9 	bl	8001198 <prvMQTTPublishToTopic>
		osDelay(5000);
 8000fc6:	bf00      	nop
 8000fc8:	e7ea      	b.n	8000fa0 <MQTT_TaskFun+0x58>
 8000fca:	bf00      	nop
 8000fcc:	0800f8b0 	.word	0x0800f8b0
 8000fd0:	0800f8b8 	.word	0x0800f8b8
 8000fd4:	0800f8bc 	.word	0x0800f8bc

08000fd8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a04      	ldr	r2, [pc, #16]	@ (8000ff8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d101      	bne.n	8000fee <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000fea:	f002 fa23 	bl	8003434 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40001000 	.word	0x40001000

08000ffc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001000:	b672      	cpsid	i
}
 8001002:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001004:	bf00      	nop
 8001006:	e7fd      	b.n	8001004 <Error_Handler+0x8>

08001008 <prvConnectToServer>:
 */
static uint32_t ulGlobalEntryTimeMs;


TransportStatus_t prvConnectToServer( NetworkContext_t * pxNetworkContext )
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b086      	sub	sp, #24
 800100c:	af02      	add	r7, sp, #8
 800100e:	6078      	str	r0, [r7, #4]
   TransportStatus_t xNetworkStatus;
   uint8_t ret;
   uint8_t ipaddr[4]=MQTT_BROKER_ENDPOINT_IP;
 8001010:	4b1d      	ldr	r3, [pc, #116]	@ (8001088 <prvConnectToServer+0x80>)
 8001012:	60bb      	str	r3, [r7, #8]

    /* Attempt to connect to MQTT broker. */
    do
    {
        /* Establish a TCP connection with the MQTT broker. */
        LOG( ( "Create a TCP connection to %s:%d.\n",
 8001014:	f240 725b 	movw	r2, #1883	@ 0x75b
 8001018:	491c      	ldr	r1, [pc, #112]	@ (800108c <prvConnectToServer+0x84>)
 800101a:	481d      	ldr	r0, [pc, #116]	@ (8001090 <prvConnectToServer+0x88>)
 800101c:	f00d f9ae 	bl	800e37c <iprintf>
                   MQTT_BROKER_ENDPOINT,
                   MQTT_BROKER_PORT ) );
        ret=WIFI_OpenClientConnection(SOCKET, WIFI_TCP_PROTOCOL, "mqtt", ipaddr , MQTT_BROKER_PORT, 0);
 8001020:	f107 0308 	add.w	r3, r7, #8
 8001024:	2200      	movs	r2, #0
 8001026:	9201      	str	r2, [sp, #4]
 8001028:	f240 725b 	movw	r2, #1883	@ 0x75b
 800102c:	9200      	str	r2, [sp, #0]
 800102e:	4a19      	ldr	r2, [pc, #100]	@ (8001094 <prvConnectToServer+0x8c>)
 8001030:	2100      	movs	r1, #0
 8001032:	2000      	movs	r0, #0
 8001034:	f002 f9ac 	bl	8003390 <WIFI_OpenClientConnection>
 8001038:	4603      	mov	r3, r0
 800103a:	73bb      	strb	r3, [r7, #14]
		if(ret!=WIFI_STATUS_OK) {
 800103c:	7bbb      	ldrb	r3, [r7, #14]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d009      	beq.n	8001056 <prvConnectToServer+0x4e>
			LOG(("Error in opening MQTT connection: %d\n",ret));
 8001042:	7bbb      	ldrb	r3, [r7, #14]
 8001044:	4619      	mov	r1, r3
 8001046:	4814      	ldr	r0, [pc, #80]	@ (8001098 <prvConnectToServer+0x90>)
 8001048:	f00d f998 	bl	800e37c <iprintf>
			osDelay(pdMS_TO_TICKS(10000));
 800104c:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001050:	f00a fbce 	bl	800b7f0 <osDelay>
 8001054:	e00f      	b.n	8001076 <prvConnectToServer+0x6e>
		} else {
	        pxNetworkContext->socket = SOCKET;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2200      	movs	r2, #0
 800105a:	701a      	strb	r2, [r3, #0]
	        pxNetworkContext->socket_open=1;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2201      	movs	r2, #1
 8001060:	705a      	strb	r2, [r3, #1]
	        memcpy(pxNetworkContext->ipaddr,ipaddr,4*sizeof(uint8_t));
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	3302      	adds	r3, #2
 8001066:	68ba      	ldr	r2, [r7, #8]
 8001068:	601a      	str	r2, [r3, #0]
	        pxNetworkContext->remote_port=MQTT_BROKER_PORT;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	f240 725b 	movw	r2, #1883	@ 0x75b
 8001070:	80da      	strh	r2, [r3, #6]
	        xNetworkStatus = PLAINTEXT_TRANSPORT_SUCCESS;
 8001072:	2301      	movs	r3, #1
 8001074:	73fb      	strb	r3, [r7, #15]
		}


    } while( ( xNetworkStatus != PLAINTEXT_TRANSPORT_SUCCESS ) );
 8001076:	7bfb      	ldrb	r3, [r7, #15]
 8001078:	2b01      	cmp	r3, #1
 800107a:	d1cb      	bne.n	8001014 <prvConnectToServer+0xc>

    return PLAINTEXT_TRANSPORT_SUCCESS;
 800107c:	2301      	movs	r3, #1
}
 800107e:	4618      	mov	r0, r3
 8001080:	3710      	adds	r7, #16
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	f91e3a34 	.word	0xf91e3a34
 800108c:	0800f8c4 	.word	0x0800f8c4
 8001090:	0800f8d8 	.word	0x0800f8d8
 8001094:	0800f8fc 	.word	0x0800f8fc
 8001098:	0800f904 	.word	0x0800f904

0800109c <prvCreateMQTTConnectionWithBroker>:

void prvCreateMQTTConnectionWithBroker( MQTTContext_t * pxMQTTContext,
                                               NetworkContext_t * pxNetworkContext )
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b094      	sub	sp, #80	@ 0x50
 80010a0:	af02      	add	r7, sp, #8
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	6039      	str	r1, [r7, #0]
    MQTTConnectInfo_t xConnectInfo;
    bool xSessionPresent;
    TransportInterface_t xTransport;

    /* Fill in Transport Interface send and receive function pointers. */
    init_transport_from_socket( pxNetworkContext->socket, 1,
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	7818      	ldrb	r0, [r3, #0]
 80010aa:	f107 030c 	add.w	r3, r7, #12
 80010ae:	683a      	ldr	r2, [r7, #0]
 80010b0:	2101      	movs	r1, #1
 80010b2:	f00a fa57 	bl	800b564 <init_transport_from_socket>
                                     pxNetworkContext,
                                     &xTransport );
    /* Initialize MQTT library. */
    xResult = MQTT_Init( pxMQTTContext,
 80010b6:	f107 010c 	add.w	r1, r7, #12
 80010ba:	4b31      	ldr	r3, [pc, #196]	@ (8001180 <prvCreateMQTTConnectionWithBroker+0xe4>)
 80010bc:	9300      	str	r3, [sp, #0]
 80010be:	4b31      	ldr	r3, [pc, #196]	@ (8001184 <prvCreateMQTTConnectionWithBroker+0xe8>)
 80010c0:	4a31      	ldr	r2, [pc, #196]	@ (8001188 <prvCreateMQTTConnectionWithBroker+0xec>)
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f008 fba8 	bl	8009818 <MQTT_Init>
 80010c8:	4603      	mov	r3, r0
 80010ca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                         &xTransport,
                         prvGetTimeMs,
                         prvEventCallback,
                         &xBuffer );

    configASSERT( xResult == MQTTSuccess );
 80010ce:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d00b      	beq.n	80010ee <prvCreateMQTTConnectionWithBroker+0x52>
	__asm volatile
 80010d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010da:	f383 8811 	msr	BASEPRI, r3
 80010de:	f3bf 8f6f 	isb	sy
 80010e2:	f3bf 8f4f 	dsb	sy
 80010e6:	643b      	str	r3, [r7, #64]	@ 0x40
}
 80010e8:	bf00      	nop
 80010ea:	bf00      	nop
 80010ec:	e7fd      	b.n	80010ea <prvCreateMQTTConnectionWithBroker+0x4e>
    LOG(("MQTT initialized\n"));
 80010ee:	4827      	ldr	r0, [pc, #156]	@ (800118c <prvCreateMQTTConnectionWithBroker+0xf0>)
 80010f0:	f00d f9ac 	bl	800e44c <puts>

    /* Many fields not used in this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xConnectInfo, 0x00, sizeof( xConnectInfo ) );
 80010f4:	f107 0320 	add.w	r3, r7, #32
 80010f8:	221c      	movs	r2, #28
 80010fa:	2100      	movs	r1, #0
 80010fc:	4618      	mov	r0, r3
 80010fe:	f00d fad1 	bl	800e6a4 <memset>

    /* Start with a clean session i.e. direct the MQTT broker to discard any
     * previous session data. Also, establishing a connection with clean
     * session will ensure that the broker does not store any data when this
     * client gets disconnected. */
    xConnectInfo.cleanSession = true;
 8001102:	2301      	movs	r3, #1
 8001104:	f887 3020 	strb.w	r3, [r7, #32]

    /* The client identifier is used to uniquely identify this MQTT client to
     * the MQTT broker. In a production device the identifier can be something
     * unique, such as a device serial number. */
    xConnectInfo.pClientIdentifier = MQTTCLIENT_IDENTIFIER;
 8001108:	4b21      	ldr	r3, [pc, #132]	@ (8001190 <prvCreateMQTTConnectionWithBroker+0xf4>)
 800110a:	627b      	str	r3, [r7, #36]	@ 0x24
    xConnectInfo.clientIdentifierLength = ( uint16_t ) strlen(
 800110c:	2317      	movs	r3, #23
 800110e:	853b      	strh	r3, [r7, #40]	@ 0x28
                                                  MQTTCLIENT_IDENTIFIER );
    xConnectInfo.pUserName=mqttUserName;
 8001110:	2300      	movs	r3, #0
 8001112:	62fb      	str	r3, [r7, #44]	@ 0x2c
    xConnectInfo.userNameLength=strlen(mqttUserName);
 8001114:	2000      	movs	r0, #0
 8001116:	f7ff f85b 	bl	80001d0 <strlen>
 800111a:	4603      	mov	r3, r0
 800111c:	b29b      	uxth	r3, r3
 800111e:	863b      	strh	r3, [r7, #48]	@ 0x30
    xConnectInfo.pPassword=mqttPass;
 8001120:	2300      	movs	r3, #0
 8001122:	637b      	str	r3, [r7, #52]	@ 0x34
    xConnectInfo.passwordLength=strlen(mqttPass);
 8001124:	2000      	movs	r0, #0
 8001126:	f7ff f853 	bl	80001d0 <strlen>
 800112a:	4603      	mov	r3, r0
 800112c:	b29b      	uxth	r3, r3
 800112e:	873b      	strh	r3, [r7, #56]	@ 0x38

    /* Set MQTT keep-alive period. It is the responsibility of the application
     * to ensure that the interval between Control Packets being sent does not
     * exceed the Keep Alive value.  In the absence of sending any other
     * Control Packets, the Client MUST send a PINGREQ Packet. */
    xConnectInfo.keepAliveSeconds = 60U;;
 8001130:	233c      	movs	r3, #60	@ 0x3c
 8001132:	847b      	strh	r3, [r7, #34]	@ 0x22

    /* Send MQTT CONNECT packet to broker. LWT is not used in this demo, so it
     * is passed as NULL. */
    xResult = MQTT_Connect( pxMQTTContext,
 8001134:	f107 0120 	add.w	r1, r7, #32
 8001138:	f107 031f 	add.w	r3, r7, #31
 800113c:	9300      	str	r3, [sp, #0]
 800113e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001142:	2200      	movs	r2, #0
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f008 fbbc 	bl	80098c2 <MQTT_Connect>
 800114a:	4603      	mov	r3, r0
 800114c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                            &xConnectInfo,
                            NULL,
                            1000U,
                            &xSessionPresent );
    configASSERT( xResult == MQTTSuccess );
 8001150:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001154:	2b00      	cmp	r3, #0
 8001156:	d00b      	beq.n	8001170 <prvCreateMQTTConnectionWithBroker+0xd4>
	__asm volatile
 8001158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800115c:	f383 8811 	msr	BASEPRI, r3
 8001160:	f3bf 8f6f 	isb	sy
 8001164:	f3bf 8f4f 	dsb	sy
 8001168:	63fb      	str	r3, [r7, #60]	@ 0x3c
}
 800116a:	bf00      	nop
 800116c:	bf00      	nop
 800116e:	e7fd      	b.n	800116c <prvCreateMQTTConnectionWithBroker+0xd0>
    LOG(("MQTT connected to broker\n"));
 8001170:	4808      	ldr	r0, [pc, #32]	@ (8001194 <prvCreateMQTTConnectionWithBroker+0xf8>)
 8001172:	f00d f96b 	bl	800e44c <puts>

}
 8001176:	bf00      	nop
 8001178:	3748      	adds	r7, #72	@ 0x48
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	20000004 	.word	0x20000004
 8001184:	08001325 	.word	0x08001325
 8001188:	080012f5 	.word	0x080012f5
 800118c:	0800f92c 	.word	0x0800f92c
 8001190:	0800f940 	.word	0x0800f940
 8001194:	0800f958 	.word	0x0800f958

08001198 <prvMQTTPublishToTopic>:

void prvMQTTPublishToTopic( MQTTContext_t * pxMQTTContext, char * topic, void * payload )
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08a      	sub	sp, #40	@ 0x28
 800119c:	af00      	add	r7, sp, #0
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	60b9      	str	r1, [r7, #8]
 80011a2:	607a      	str	r2, [r7, #4]
    MQTTStatus_t xResult;
    MQTTPublishInfo_t xMQTTPublishInfo;

    /* Some fields are not used by this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xMQTTPublishInfo, 0x00, sizeof(
 80011a4:	f107 0310 	add.w	r3, r7, #16
 80011a8:	2214      	movs	r2, #20
 80011aa:	2100      	movs	r1, #0
 80011ac:	4618      	mov	r0, r3
 80011ae:	f00d fa79 	bl	800e6a4 <memset>
                                                        xMQTTPublishInfo ) );

    /* This demo uses QoS0. */
    xMQTTPublishInfo.qos = MQTTQoS0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	743b      	strb	r3, [r7, #16]
    xMQTTPublishInfo.retain = false;
 80011b6:	2300      	movs	r3, #0
 80011b8:	747b      	strb	r3, [r7, #17]
    xMQTTPublishInfo.pTopicName = topic;
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	617b      	str	r3, [r7, #20]
    xMQTTPublishInfo.topicNameLength = ( uint16_t ) strlen( topic );
 80011be:	68b8      	ldr	r0, [r7, #8]
 80011c0:	f7ff f806 	bl	80001d0 <strlen>
 80011c4:	4603      	mov	r3, r0
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	833b      	strh	r3, [r7, #24]
    xMQTTPublishInfo.pPayload = payload;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	61fb      	str	r3, [r7, #28]
    xMQTTPublishInfo.payloadLength = strlen( payload );
 80011ce:	6878      	ldr	r0, [r7, #4]
 80011d0:	f7fe fffe 	bl	80001d0 <strlen>
 80011d4:	4603      	mov	r3, r0
 80011d6:	623b      	str	r3, [r7, #32]

    /* Send PUBLISH packet. Packet ID is not used for a QoS0 publish. */
    xResult = MQTT_Publish( pxMQTTContext, &xMQTTPublishInfo, 0U );
 80011d8:	f107 0310 	add.w	r3, r7, #16
 80011dc:	2200      	movs	r2, #0
 80011de:	4619      	mov	r1, r3
 80011e0:	68f8      	ldr	r0, [r7, #12]
 80011e2:	f008 fc26 	bl	8009a32 <MQTT_Publish>
 80011e6:	4603      	mov	r3, r0
 80011e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if(xResult==MQTTSuccess) LOG(("Published to topic %s: %s\n",topic,payload));
 80011ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d104      	bne.n	80011fe <prvMQTTPublishToTopic+0x66>
 80011f4:	687a      	ldr	r2, [r7, #4]
 80011f6:	68b9      	ldr	r1, [r7, #8]
 80011f8:	4803      	ldr	r0, [pc, #12]	@ (8001208 <prvMQTTPublishToTopic+0x70>)
 80011fa:	f00d f8bf 	bl	800e37c <iprintf>
    //configASSERT( xResult == MQTTSuccess );
}
 80011fe:	bf00      	nop
 8001200:	3728      	adds	r7, #40	@ 0x28
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	0800f974 	.word	0x0800f974

0800120c <prvMQTTProcessIncomingPublish>:

    } while( xFailedSubscribeToTopic == true  );
}

void prvMQTTProcessIncomingPublish( MQTTPublishInfo_t *pxPublishInfo )
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b0c2      	sub	sp, #264	@ 0x108
 8001210:	af00      	add	r7, sp, #0
 8001212:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001216:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800121a:	6018      	str	r0, [r3, #0]
	char buffer1[128];
	char buffer2[128];
    const char * pTopicName;

	// pPayload no termina en \0, hay que copiarlo en un buffer para imprimirlo. Lo mismo con pTopicName
	memcpy(buffer1,pxPublishInfo->pPayload,min(127,pxPublishInfo->payloadLength));
 800121c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001220:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	68d9      	ldr	r1, [r3, #12]
 8001228:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800122c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	691b      	ldr	r3, [r3, #16]
 8001234:	2b7f      	cmp	r3, #127	@ 0x7f
 8001236:	bf28      	it	cs
 8001238:	237f      	movcs	r3, #127	@ 0x7f
 800123a:	461a      	mov	r2, r3
 800123c:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001240:	4618      	mov	r0, r3
 8001242:	f00d fb8e 	bl	800e962 <memcpy>
	buffer1[min(1023,pxPublishInfo->payloadLength)]='\0';
 8001246:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800124a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	691b      	ldr	r3, [r3, #16]
 8001252:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8001256:	4293      	cmp	r3, r2
 8001258:	bf28      	it	cs
 800125a:	4613      	movcs	r3, r2
 800125c:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8001260:	443b      	add	r3, r7
 8001262:	2200      	movs	r2, #0
 8001264:	f803 2c80 	strb.w	r2, [r3, #-128]
	memcpy(buffer2,pxPublishInfo->pTopicName,min(127,pxPublishInfo->topicNameLength));
 8001268:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800126c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	6859      	ldr	r1, [r3, #4]
 8001274:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001278:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	891b      	ldrh	r3, [r3, #8]
 8001280:	2b7f      	cmp	r3, #127	@ 0x7f
 8001282:	bf28      	it	cs
 8001284:	237f      	movcs	r3, #127	@ 0x7f
 8001286:	b29b      	uxth	r3, r3
 8001288:	461a      	mov	r2, r3
 800128a:	f107 0308 	add.w	r3, r7, #8
 800128e:	4618      	mov	r0, r3
 8001290:	f00d fb67 	bl	800e962 <memcpy>
	buffer2[min(1023,pxPublishInfo->topicNameLength)]='\0';
 8001294:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001298:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	891b      	ldrh	r3, [r3, #8]
 80012a0:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 80012a4:	4293      	cmp	r3, r2
 80012a6:	bf28      	it	cs
 80012a8:	4613      	movcs	r3, r2
 80012aa:	b29b      	uxth	r3, r3
 80012ac:	461a      	mov	r2, r3
 80012ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80012b2:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80012b6:	2100      	movs	r1, #0
 80012b8:	5499      	strb	r1, [r3, r2]

	LOG(("Topic \"%s\": publicado \"%s\"\n",buffer2,buffer1));
 80012ba:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 80012be:	f107 0308 	add.w	r3, r7, #8
 80012c2:	4619      	mov	r1, r3
 80012c4:	480a      	ldr	r0, [pc, #40]	@ (80012f0 <prvMQTTProcessIncomingPublish+0xe4>)
 80012c6:	f00d f859 	bl	800e37c <iprintf>

  // Actuar localmente sobre los LEDs o alguna otra cosa
	if(buffer1[0]=='1') BSP_LED_On(LED2);
 80012ca:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 80012ce:	2b31      	cmp	r3, #49	@ 0x31
 80012d0:	d102      	bne.n	80012d8 <prvMQTTProcessIncomingPublish+0xcc>
 80012d2:	2000      	movs	r0, #0
 80012d4:	f7ff f96a 	bl	80005ac <BSP_LED_On>
	if(buffer1[0]=='0') BSP_LED_Off(LED2);
 80012d8:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 80012dc:	2b30      	cmp	r3, #48	@ 0x30
 80012de:	d102      	bne.n	80012e6 <prvMQTTProcessIncomingPublish+0xda>
 80012e0:	2000      	movs	r0, #0
 80012e2:	f7ff f979 	bl	80005d8 <BSP_LED_Off>

}
 80012e6:	bf00      	nop
 80012e8:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	0800f9e4 	.word	0x0800f9e4

080012f4 <prvGetTimeMs>:

uint32_t prvGetTimeMs( void )
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
#define MILLISECONDS_PER_TICK                             ( 1000 / configTICK_RATE_HZ )
    TickType_t xTickCount = 0;
 80012fa:	2300      	movs	r3, #0
 80012fc:	607b      	str	r3, [r7, #4]
    uint32_t ulTimeMs = 0UL;
 80012fe:	2300      	movs	r3, #0
 8001300:	603b      	str	r3, [r7, #0]

    /* Get the current tick count. */
    xTickCount = xTaskGetTickCount();
 8001302:	f00b fb83 	bl	800ca0c <xTaskGetTickCount>
 8001306:	6078      	str	r0, [r7, #4]

    /* Convert the ticks to milliseconds. */
    ulTimeMs = ( uint32_t ) xTickCount * MILLISECONDS_PER_TICK;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	603b      	str	r3, [r7, #0]

    /* Reduce ulGlobalEntryTimeMs from obtained time so as to always return the
     * elapsed time in the application. */
    ulTimeMs = ( uint32_t ) ( ulTimeMs - ulGlobalEntryTimeMs );
 800130c:	4b04      	ldr	r3, [pc, #16]	@ (8001320 <prvGetTimeMs+0x2c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	683a      	ldr	r2, [r7, #0]
 8001312:	1ad3      	subs	r3, r2, r3
 8001314:	603b      	str	r3, [r7, #0]

    return ulTimeMs;
 8001316:	683b      	ldr	r3, [r7, #0]
}
 8001318:	4618      	mov	r0, r3
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000bb0 	.word	0x20000bb0

08001324 <prvEventCallback>:

void prvEventCallback( MQTTContext_t * pxMQTTContext,
                              MQTTPacketInfo_t * pxPacketInfo,
                              MQTTDeserializedInfo_t * pxDeserializedInfo )
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	607a      	str	r2, [r7, #4]
    /* The MQTT context is not used for this demo. */
    ( void ) pxMQTTContext;

    if( ( pxPacketInfo->type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001338:	2b30      	cmp	r3, #48	@ 0x30
 800133a:	d104      	bne.n	8001346 <prvEventCallback+0x22>
    {
    	// procesar un paquete PUBLISH recibido,
    	//por ejemplo llamando a la funcin prvMQTTProcessIncomingPublish, que hay que desarrollar
      prvMQTTProcessIncomingPublish( pxDeserializedInfo->pPublishInfo );
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff ff63 	bl	800120c <prvMQTTProcessIncomingPublish>
    {
       // tambin se podra hacer algo con otros paquetes si fuera necesario
    	 //prvMQTTProcessResponse( pxPacketInfo, pxDeserializedInfo->packetIdentifier );
    }

}
 8001346:	bf00      	nop
 8001348:	3710      	adds	r7, #16
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
	...

08001350 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001356:	4b11      	ldr	r3, [pc, #68]	@ (800139c <HAL_MspInit+0x4c>)
 8001358:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800135a:	4a10      	ldr	r2, [pc, #64]	@ (800139c <HAL_MspInit+0x4c>)
 800135c:	f043 0301 	orr.w	r3, r3, #1
 8001360:	6613      	str	r3, [r2, #96]	@ 0x60
 8001362:	4b0e      	ldr	r3, [pc, #56]	@ (800139c <HAL_MspInit+0x4c>)
 8001364:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001366:	f003 0301 	and.w	r3, r3, #1
 800136a:	607b      	str	r3, [r7, #4]
 800136c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <HAL_MspInit+0x4c>)
 8001370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001372:	4a0a      	ldr	r2, [pc, #40]	@ (800139c <HAL_MspInit+0x4c>)
 8001374:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001378:	6593      	str	r3, [r2, #88]	@ 0x58
 800137a:	4b08      	ldr	r3, [pc, #32]	@ (800139c <HAL_MspInit+0x4c>)
 800137c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800137e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001382:	603b      	str	r3, [r7, #0]
 8001384:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001386:	2200      	movs	r2, #0
 8001388:	210f      	movs	r1, #15
 800138a:	f06f 0001 	mvn.w	r0, #1
 800138e:	f002 f971 	bl	8003674 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	40021000 	.word	0x40021000

080013a0 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b0ac      	sub	sp, #176	@ 0xb0
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	605a      	str	r2, [r3, #4]
 80013b2:	609a      	str	r2, [r3, #8]
 80013b4:	60da      	str	r2, [r3, #12]
 80013b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013b8:	f107 0314 	add.w	r3, r7, #20
 80013bc:	2288      	movs	r2, #136	@ 0x88
 80013be:	2100      	movs	r1, #0
 80013c0:	4618      	mov	r0, r3
 80013c2:	f00d f96f 	bl	800e6a4 <memset>
  if(DFSDM1_Init == 0)
 80013c6:	4b25      	ldr	r3, [pc, #148]	@ (800145c <HAL_DFSDM_ChannelMspInit+0xbc>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d142      	bne.n	8001454 <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80013ce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013d2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80013d4:	2300      	movs	r3, #0
 80013d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013da:	f107 0314 	add.w	r3, r7, #20
 80013de:	4618      	mov	r0, r3
 80013e0:	f003 ff8c 	bl	80052fc <HAL_RCCEx_PeriphCLKConfig>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80013ea:	f7ff fe07 	bl	8000ffc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80013ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001460 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80013f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001460 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80013f4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80013f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80013fa:	4b19      	ldr	r3, [pc, #100]	@ (8001460 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80013fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001402:	613b      	str	r3, [r7, #16]
 8001404:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001406:	4b16      	ldr	r3, [pc, #88]	@ (8001460 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800140a:	4a15      	ldr	r2, [pc, #84]	@ (8001460 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800140c:	f043 0310 	orr.w	r3, r3, #16
 8001410:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001412:	4b13      	ldr	r3, [pc, #76]	@ (8001460 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001416:	f003 0310 	and.w	r3, r3, #16
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 800141e:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001422:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001426:	2302      	movs	r3, #2
 8001428:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142c:	2300      	movs	r3, #0
 800142e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001432:	2300      	movs	r3, #0
 8001434:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001438:	2306      	movs	r3, #6
 800143a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800143e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001442:	4619      	mov	r1, r3
 8001444:	4807      	ldr	r0, [pc, #28]	@ (8001464 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8001446:	f002 fa9b 	bl	8003980 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 800144a:	4b04      	ldr	r3, [pc, #16]	@ (800145c <HAL_DFSDM_ChannelMspInit+0xbc>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	3301      	adds	r3, #1
 8001450:	4a02      	ldr	r2, [pc, #8]	@ (800145c <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001452:	6013      	str	r3, [r2, #0]
  }

}
 8001454:	bf00      	nop
 8001456:	37b0      	adds	r7, #176	@ 0xb0
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000bb4 	.word	0x20000bb4
 8001460:	40021000 	.word	0x40021000
 8001464:	48001000 	.word	0x48001000

08001468 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b0ac      	sub	sp, #176	@ 0xb0
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001470:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	605a      	str	r2, [r3, #4]
 800147a:	609a      	str	r2, [r3, #8]
 800147c:	60da      	str	r2, [r3, #12]
 800147e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001480:	f107 0314 	add.w	r3, r7, #20
 8001484:	2288      	movs	r2, #136	@ 0x88
 8001486:	2100      	movs	r1, #0
 8001488:	4618      	mov	r0, r3
 800148a:	f00d f90b 	bl	800e6a4 <memset>
  if(hi2c->Instance==I2C2)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a21      	ldr	r2, [pc, #132]	@ (8001518 <HAL_I2C_MspInit+0xb0>)
 8001494:	4293      	cmp	r3, r2
 8001496:	d13b      	bne.n	8001510 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001498:	2380      	movs	r3, #128	@ 0x80
 800149a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800149c:	2300      	movs	r3, #0
 800149e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014a0:	f107 0314 	add.w	r3, r7, #20
 80014a4:	4618      	mov	r0, r3
 80014a6:	f003 ff29 	bl	80052fc <HAL_RCCEx_PeriphCLKConfig>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80014b0:	f7ff fda4 	bl	8000ffc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b4:	4b19      	ldr	r3, [pc, #100]	@ (800151c <HAL_I2C_MspInit+0xb4>)
 80014b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b8:	4a18      	ldr	r2, [pc, #96]	@ (800151c <HAL_I2C_MspInit+0xb4>)
 80014ba:	f043 0302 	orr.w	r3, r3, #2
 80014be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014c0:	4b16      	ldr	r3, [pc, #88]	@ (800151c <HAL_I2C_MspInit+0xb4>)
 80014c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c4:	f003 0302 	and.w	r3, r3, #2
 80014c8:	613b      	str	r3, [r7, #16]
 80014ca:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80014cc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80014d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014d4:	2312      	movs	r3, #18
 80014d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014da:	2301      	movs	r3, #1
 80014dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e0:	2303      	movs	r3, #3
 80014e2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80014e6:	2304      	movs	r3, #4
 80014e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ec:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80014f0:	4619      	mov	r1, r3
 80014f2:	480b      	ldr	r0, [pc, #44]	@ (8001520 <HAL_I2C_MspInit+0xb8>)
 80014f4:	f002 fa44 	bl	8003980 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80014f8:	4b08      	ldr	r3, [pc, #32]	@ (800151c <HAL_I2C_MspInit+0xb4>)
 80014fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014fc:	4a07      	ldr	r2, [pc, #28]	@ (800151c <HAL_I2C_MspInit+0xb4>)
 80014fe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001502:	6593      	str	r3, [r2, #88]	@ 0x58
 8001504:	4b05      	ldr	r3, [pc, #20]	@ (800151c <HAL_I2C_MspInit+0xb4>)
 8001506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001508:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800150c:	60fb      	str	r3, [r7, #12]
 800150e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001510:	bf00      	nop
 8001512:	37b0      	adds	r7, #176	@ 0xb0
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	40005800 	.word	0x40005800
 800151c:	40021000 	.word	0x40021000
 8001520:	48000400 	.word	0x48000400

08001524 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b08a      	sub	sp, #40	@ 0x28
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800152c:	f107 0314 	add.w	r3, r7, #20
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
 800153a:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a17      	ldr	r2, [pc, #92]	@ (80015a0 <HAL_QSPI_MspInit+0x7c>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d128      	bne.n	8001598 <HAL_QSPI_MspInit+0x74>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001546:	4b17      	ldr	r3, [pc, #92]	@ (80015a4 <HAL_QSPI_MspInit+0x80>)
 8001548:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800154a:	4a16      	ldr	r2, [pc, #88]	@ (80015a4 <HAL_QSPI_MspInit+0x80>)
 800154c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001550:	6513      	str	r3, [r2, #80]	@ 0x50
 8001552:	4b14      	ldr	r3, [pc, #80]	@ (80015a4 <HAL_QSPI_MspInit+0x80>)
 8001554:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001556:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800155a:	613b      	str	r3, [r7, #16]
 800155c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800155e:	4b11      	ldr	r3, [pc, #68]	@ (80015a4 <HAL_QSPI_MspInit+0x80>)
 8001560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001562:	4a10      	ldr	r2, [pc, #64]	@ (80015a4 <HAL_QSPI_MspInit+0x80>)
 8001564:	f043 0310 	orr.w	r3, r3, #16
 8001568:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800156a:	4b0e      	ldr	r3, [pc, #56]	@ (80015a4 <HAL_QSPI_MspInit+0x80>)
 800156c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800156e:	f003 0310 	and.w	r3, r3, #16
 8001572:	60fb      	str	r3, [r7, #12]
 8001574:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001576:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800157a:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157c:	2302      	movs	r3, #2
 800157e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001584:	2303      	movs	r3, #3
 8001586:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001588:	230a      	movs	r3, #10
 800158a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800158c:	f107 0314 	add.w	r3, r7, #20
 8001590:	4619      	mov	r1, r3
 8001592:	4805      	ldr	r0, [pc, #20]	@ (80015a8 <HAL_QSPI_MspInit+0x84>)
 8001594:	f002 f9f4 	bl	8003980 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8001598:	bf00      	nop
 800159a:	3728      	adds	r7, #40	@ 0x28
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	a0001000 	.word	0xa0001000
 80015a4:	40021000 	.word	0x40021000
 80015a8:	48001000 	.word	0x48001000

080015ac <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b08a      	sub	sp, #40	@ 0x28
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b4:	f107 0314 	add.w	r3, r7, #20
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	605a      	str	r2, [r3, #4]
 80015be:	609a      	str	r2, [r3, #8]
 80015c0:	60da      	str	r2, [r3, #12]
 80015c2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a1b      	ldr	r2, [pc, #108]	@ (8001638 <HAL_SPI_MspInit+0x8c>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d130      	bne.n	8001630 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80015ce:	4b1b      	ldr	r3, [pc, #108]	@ (800163c <HAL_SPI_MspInit+0x90>)
 80015d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015d2:	4a1a      	ldr	r2, [pc, #104]	@ (800163c <HAL_SPI_MspInit+0x90>)
 80015d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80015d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80015da:	4b18      	ldr	r3, [pc, #96]	@ (800163c <HAL_SPI_MspInit+0x90>)
 80015dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80015e2:	613b      	str	r3, [r7, #16]
 80015e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015e6:	4b15      	ldr	r3, [pc, #84]	@ (800163c <HAL_SPI_MspInit+0x90>)
 80015e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ea:	4a14      	ldr	r2, [pc, #80]	@ (800163c <HAL_SPI_MspInit+0x90>)
 80015ec:	f043 0304 	orr.w	r3, r3, #4
 80015f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015f2:	4b12      	ldr	r3, [pc, #72]	@ (800163c <HAL_SPI_MspInit+0x90>)
 80015f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f6:	f003 0304 	and.w	r3, r3, #4
 80015fa:	60fb      	str	r3, [r7, #12]
 80015fc:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 80015fe:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001602:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001604:	2302      	movs	r3, #2
 8001606:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	2300      	movs	r3, #0
 800160a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800160c:	2303      	movs	r3, #3
 800160e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001610:	2306      	movs	r3, #6
 8001612:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001614:	f107 0314 	add.w	r3, r7, #20
 8001618:	4619      	mov	r1, r3
 800161a:	4809      	ldr	r0, [pc, #36]	@ (8001640 <HAL_SPI_MspInit+0x94>)
 800161c:	f002 f9b0 	bl	8003980 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8001620:	2200      	movs	r2, #0
 8001622:	2105      	movs	r1, #5
 8001624:	2033      	movs	r0, #51	@ 0x33
 8001626:	f002 f825 	bl	8003674 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800162a:	2033      	movs	r0, #51	@ 0x33
 800162c:	f002 f83e 	bl	80036ac <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001630:	bf00      	nop
 8001632:	3728      	adds	r7, #40	@ 0x28
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40003c00 	.word	0x40003c00
 800163c:	40021000 	.word	0x40021000
 8001640:	48000800 	.word	0x48000800

08001644 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a0a      	ldr	r2, [pc, #40]	@ (800167c <HAL_SPI_MspDeInit+0x38>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d10d      	bne.n	8001672 <HAL_SPI_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN SPI3_MspDeInit 0 */

    /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 8001656:	4b0a      	ldr	r3, [pc, #40]	@ (8001680 <HAL_SPI_MspDeInit+0x3c>)
 8001658:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800165a:	4a09      	ldr	r2, [pc, #36]	@ (8001680 <HAL_SPI_MspDeInit+0x3c>)
 800165c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001660:	6593      	str	r3, [r2, #88]	@ 0x58
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 8001662:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8001666:	4807      	ldr	r0, [pc, #28]	@ (8001684 <HAL_SPI_MspDeInit+0x40>)
 8001668:	f002 fb34 	bl	8003cd4 <HAL_GPIO_DeInit>

    /* SPI3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI3_IRQn);
 800166c:	2033      	movs	r0, #51	@ 0x33
 800166e:	f002 f82b 	bl	80036c8 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN SPI3_MspDeInit 1 */

    /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 8001672:	bf00      	nop
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40003c00 	.word	0x40003c00
 8001680:	40021000 	.word	0x40021000
 8001684:	48000800 	.word	0x48000800

08001688 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b0ae      	sub	sp, #184	@ 0xb8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001690:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	60da      	str	r2, [r3, #12]
 800169e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016a0:	f107 031c 	add.w	r3, r7, #28
 80016a4:	2288      	movs	r2, #136	@ 0x88
 80016a6:	2100      	movs	r1, #0
 80016a8:	4618      	mov	r0, r3
 80016aa:	f00c fffb 	bl	800e6a4 <memset>
  if(huart->Instance==USART1)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a42      	ldr	r2, [pc, #264]	@ (80017bc <HAL_UART_MspInit+0x134>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d13b      	bne.n	8001730 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80016b8:	2301      	movs	r3, #1
 80016ba:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80016bc:	2300      	movs	r3, #0
 80016be:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016c0:	f107 031c 	add.w	r3, r7, #28
 80016c4:	4618      	mov	r0, r3
 80016c6:	f003 fe19 	bl	80052fc <HAL_RCCEx_PeriphCLKConfig>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80016d0:	f7ff fc94 	bl	8000ffc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016d4:	4b3a      	ldr	r3, [pc, #232]	@ (80017c0 <HAL_UART_MspInit+0x138>)
 80016d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016d8:	4a39      	ldr	r2, [pc, #228]	@ (80017c0 <HAL_UART_MspInit+0x138>)
 80016da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016de:	6613      	str	r3, [r2, #96]	@ 0x60
 80016e0:	4b37      	ldr	r3, [pc, #220]	@ (80017c0 <HAL_UART_MspInit+0x138>)
 80016e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016e8:	61bb      	str	r3, [r7, #24]
 80016ea:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ec:	4b34      	ldr	r3, [pc, #208]	@ (80017c0 <HAL_UART_MspInit+0x138>)
 80016ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f0:	4a33      	ldr	r2, [pc, #204]	@ (80017c0 <HAL_UART_MspInit+0x138>)
 80016f2:	f043 0302 	orr.w	r3, r3, #2
 80016f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016f8:	4b31      	ldr	r3, [pc, #196]	@ (80017c0 <HAL_UART_MspInit+0x138>)
 80016fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016fc:	f003 0302 	and.w	r3, r3, #2
 8001700:	617b      	str	r3, [r7, #20]
 8001702:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001704:	23c0      	movs	r3, #192	@ 0xc0
 8001706:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170a:	2302      	movs	r3, #2
 800170c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001710:	2300      	movs	r3, #0
 8001712:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001716:	2303      	movs	r3, #3
 8001718:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800171c:	2307      	movs	r3, #7
 800171e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001722:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001726:	4619      	mov	r1, r3
 8001728:	4826      	ldr	r0, [pc, #152]	@ (80017c4 <HAL_UART_MspInit+0x13c>)
 800172a:	f002 f929 	bl	8003980 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800172e:	e040      	b.n	80017b2 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a24      	ldr	r2, [pc, #144]	@ (80017c8 <HAL_UART_MspInit+0x140>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d13b      	bne.n	80017b2 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800173a:	2304      	movs	r3, #4
 800173c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800173e:	2300      	movs	r3, #0
 8001740:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001742:	f107 031c 	add.w	r3, r7, #28
 8001746:	4618      	mov	r0, r3
 8001748:	f003 fdd8 	bl	80052fc <HAL_RCCEx_PeriphCLKConfig>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <HAL_UART_MspInit+0xce>
      Error_Handler();
 8001752:	f7ff fc53 	bl	8000ffc <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001756:	4b1a      	ldr	r3, [pc, #104]	@ (80017c0 <HAL_UART_MspInit+0x138>)
 8001758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175a:	4a19      	ldr	r2, [pc, #100]	@ (80017c0 <HAL_UART_MspInit+0x138>)
 800175c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001760:	6593      	str	r3, [r2, #88]	@ 0x58
 8001762:	4b17      	ldr	r3, [pc, #92]	@ (80017c0 <HAL_UART_MspInit+0x138>)
 8001764:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001766:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800176a:	613b      	str	r3, [r7, #16]
 800176c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800176e:	4b14      	ldr	r3, [pc, #80]	@ (80017c0 <HAL_UART_MspInit+0x138>)
 8001770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001772:	4a13      	ldr	r2, [pc, #76]	@ (80017c0 <HAL_UART_MspInit+0x138>)
 8001774:	f043 0308 	orr.w	r3, r3, #8
 8001778:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800177a:	4b11      	ldr	r3, [pc, #68]	@ (80017c0 <HAL_UART_MspInit+0x138>)
 800177c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177e:	f003 0308 	and.w	r3, r3, #8
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001786:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800178a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178e:	2302      	movs	r3, #2
 8001790:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001794:	2300      	movs	r3, #0
 8001796:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800179a:	2303      	movs	r3, #3
 800179c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80017a0:	2307      	movs	r3, #7
 80017a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017a6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80017aa:	4619      	mov	r1, r3
 80017ac:	4807      	ldr	r0, [pc, #28]	@ (80017cc <HAL_UART_MspInit+0x144>)
 80017ae:	f002 f8e7 	bl	8003980 <HAL_GPIO_Init>
}
 80017b2:	bf00      	nop
 80017b4:	37b8      	adds	r7, #184	@ 0xb8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40013800 	.word	0x40013800
 80017c0:	40021000 	.word	0x40021000
 80017c4:	48000400 	.word	0x48000400
 80017c8:	40004800 	.word	0x40004800
 80017cc:	48000c00 	.word	0x48000c00

080017d0 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b0ac      	sub	sp, #176	@ 0xb0
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	60da      	str	r2, [r3, #12]
 80017e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017e8:	f107 0314 	add.w	r3, r7, #20
 80017ec:	2288      	movs	r2, #136	@ 0x88
 80017ee:	2100      	movs	r1, #0
 80017f0:	4618      	mov	r0, r3
 80017f2:	f00c ff57 	bl	800e6a4 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80017fe:	d17c      	bne.n	80018fa <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001800:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001804:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001806:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800180a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800180e:	2301      	movs	r3, #1
 8001810:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001812:	2301      	movs	r3, #1
 8001814:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001816:	2318      	movs	r3, #24
 8001818:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800181a:	2307      	movs	r3, #7
 800181c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800181e:	2302      	movs	r3, #2
 8001820:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001822:	2302      	movs	r3, #2
 8001824:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001826:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800182a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800182c:	f107 0314 	add.w	r3, r7, #20
 8001830:	4618      	mov	r0, r3
 8001832:	f003 fd63 	bl	80052fc <HAL_RCCEx_PeriphCLKConfig>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 800183c:	f7ff fbde 	bl	8000ffc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001840:	4b30      	ldr	r3, [pc, #192]	@ (8001904 <HAL_PCD_MspInit+0x134>)
 8001842:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001844:	4a2f      	ldr	r2, [pc, #188]	@ (8001904 <HAL_PCD_MspInit+0x134>)
 8001846:	f043 0301 	orr.w	r3, r3, #1
 800184a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800184c:	4b2d      	ldr	r3, [pc, #180]	@ (8001904 <HAL_PCD_MspInit+0x134>)
 800184e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001850:	f003 0301 	and.w	r3, r3, #1
 8001854:	613b      	str	r3, [r7, #16]
 8001856:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001858:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800185c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001860:	2300      	movs	r3, #0
 8001862:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001866:	2300      	movs	r3, #0
 8001868:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800186c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001870:	4619      	mov	r1, r3
 8001872:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001876:	f002 f883 	bl	8003980 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 800187a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800187e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001882:	2302      	movs	r3, #2
 8001884:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001888:	2300      	movs	r3, #0
 800188a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800188e:	2303      	movs	r3, #3
 8001890:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001894:	230a      	movs	r3, #10
 8001896:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800189a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800189e:	4619      	mov	r1, r3
 80018a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018a4:	f002 f86c 	bl	8003980 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80018a8:	4b16      	ldr	r3, [pc, #88]	@ (8001904 <HAL_PCD_MspInit+0x134>)
 80018aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ac:	4a15      	ldr	r2, [pc, #84]	@ (8001904 <HAL_PCD_MspInit+0x134>)
 80018ae:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018b4:	4b13      	ldr	r3, [pc, #76]	@ (8001904 <HAL_PCD_MspInit+0x134>)
 80018b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018bc:	60fb      	str	r3, [r7, #12]
 80018be:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018c0:	4b10      	ldr	r3, [pc, #64]	@ (8001904 <HAL_PCD_MspInit+0x134>)
 80018c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d114      	bne.n	80018f6 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018cc:	4b0d      	ldr	r3, [pc, #52]	@ (8001904 <HAL_PCD_MspInit+0x134>)
 80018ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018d0:	4a0c      	ldr	r2, [pc, #48]	@ (8001904 <HAL_PCD_MspInit+0x134>)
 80018d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80018d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001904 <HAL_PCD_MspInit+0x134>)
 80018da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018e0:	60bb      	str	r3, [r7, #8]
 80018e2:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80018e4:	f002 fe0c 	bl	8004500 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80018e8:	4b06      	ldr	r3, [pc, #24]	@ (8001904 <HAL_PCD_MspInit+0x134>)
 80018ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ec:	4a05      	ldr	r2, [pc, #20]	@ (8001904 <HAL_PCD_MspInit+0x134>)
 80018ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018f2:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80018f4:	e001      	b.n	80018fa <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 80018f6:	f002 fe03 	bl	8004500 <HAL_PWREx_EnableVddUSB>
}
 80018fa:	bf00      	nop
 80018fc:	37b0      	adds	r7, #176	@ 0xb0
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40021000 	.word	0x40021000

08001908 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b08e      	sub	sp, #56	@ 0x38
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001910:	2300      	movs	r3, #0
 8001912:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001916:	4b34      	ldr	r3, [pc, #208]	@ (80019e8 <HAL_InitTick+0xe0>)
 8001918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800191a:	4a33      	ldr	r2, [pc, #204]	@ (80019e8 <HAL_InitTick+0xe0>)
 800191c:	f043 0310 	orr.w	r3, r3, #16
 8001920:	6593      	str	r3, [r2, #88]	@ 0x58
 8001922:	4b31      	ldr	r3, [pc, #196]	@ (80019e8 <HAL_InitTick+0xe0>)
 8001924:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001926:	f003 0310 	and.w	r3, r3, #16
 800192a:	60fb      	str	r3, [r7, #12]
 800192c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800192e:	f107 0210 	add.w	r2, r7, #16
 8001932:	f107 0314 	add.w	r3, r7, #20
 8001936:	4611      	mov	r1, r2
 8001938:	4618      	mov	r0, r3
 800193a:	f003 fc4d 	bl	80051d8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800193e:	6a3b      	ldr	r3, [r7, #32]
 8001940:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001944:	2b00      	cmp	r3, #0
 8001946:	d103      	bne.n	8001950 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001948:	f003 fc1a 	bl	8005180 <HAL_RCC_GetPCLK1Freq>
 800194c:	6378      	str	r0, [r7, #52]	@ 0x34
 800194e:	e004      	b.n	800195a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001950:	f003 fc16 	bl	8005180 <HAL_RCC_GetPCLK1Freq>
 8001954:	4603      	mov	r3, r0
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800195a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800195c:	4a23      	ldr	r2, [pc, #140]	@ (80019ec <HAL_InitTick+0xe4>)
 800195e:	fba2 2303 	umull	r2, r3, r2, r3
 8001962:	0c9b      	lsrs	r3, r3, #18
 8001964:	3b01      	subs	r3, #1
 8001966:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001968:	4b21      	ldr	r3, [pc, #132]	@ (80019f0 <HAL_InitTick+0xe8>)
 800196a:	4a22      	ldr	r2, [pc, #136]	@ (80019f4 <HAL_InitTick+0xec>)
 800196c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800196e:	4b20      	ldr	r3, [pc, #128]	@ (80019f0 <HAL_InitTick+0xe8>)
 8001970:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001974:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001976:	4a1e      	ldr	r2, [pc, #120]	@ (80019f0 <HAL_InitTick+0xe8>)
 8001978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800197a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800197c:	4b1c      	ldr	r3, [pc, #112]	@ (80019f0 <HAL_InitTick+0xe8>)
 800197e:	2200      	movs	r2, #0
 8001980:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001982:	4b1b      	ldr	r3, [pc, #108]	@ (80019f0 <HAL_InitTick+0xe8>)
 8001984:	2200      	movs	r2, #0
 8001986:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001988:	4b19      	ldr	r3, [pc, #100]	@ (80019f0 <HAL_InitTick+0xe8>)
 800198a:	2200      	movs	r2, #0
 800198c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800198e:	4818      	ldr	r0, [pc, #96]	@ (80019f0 <HAL_InitTick+0xe8>)
 8001990:	f005 fcb3 	bl	80072fa <HAL_TIM_Base_Init>
 8001994:	4603      	mov	r3, r0
 8001996:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800199a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d11b      	bne.n	80019da <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80019a2:	4813      	ldr	r0, [pc, #76]	@ (80019f0 <HAL_InitTick+0xe8>)
 80019a4:	f005 fd0a 	bl	80073bc <HAL_TIM_Base_Start_IT>
 80019a8:	4603      	mov	r3, r0
 80019aa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80019ae:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d111      	bne.n	80019da <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80019b6:	2036      	movs	r0, #54	@ 0x36
 80019b8:	f001 fe78 	bl	80036ac <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2b0f      	cmp	r3, #15
 80019c0:	d808      	bhi.n	80019d4 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80019c2:	2200      	movs	r2, #0
 80019c4:	6879      	ldr	r1, [r7, #4]
 80019c6:	2036      	movs	r0, #54	@ 0x36
 80019c8:	f001 fe54 	bl	8003674 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019cc:	4a0a      	ldr	r2, [pc, #40]	@ (80019f8 <HAL_InitTick+0xf0>)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6013      	str	r3, [r2, #0]
 80019d2:	e002      	b.n	80019da <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80019da:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3738      	adds	r7, #56	@ 0x38
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	40021000 	.word	0x40021000
 80019ec:	431bde83 	.word	0x431bde83
 80019f0:	20000bb8 	.word	0x20000bb8
 80019f4:	40001000 	.word	0x40001000
 80019f8:	20000010 	.word	0x20000010

080019fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a00:	bf00      	nop
 8001a02:	e7fd      	b.n	8001a00 <NMI_Handler+0x4>

08001a04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a08:	bf00      	nop
 8001a0a:	e7fd      	b.n	8001a08 <HardFault_Handler+0x4>

08001a0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a10:	bf00      	nop
 8001a12:	e7fd      	b.n	8001a10 <MemManage_Handler+0x4>

08001a14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a18:	bf00      	nop
 8001a1a:	e7fd      	b.n	8001a18 <BusFault_Handler+0x4>

08001a1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a20:	bf00      	nop
 8001a22:	e7fd      	b.n	8001a20 <UsageFault_Handler+0x4>

08001a24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a28:	bf00      	nop
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr

08001a32 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ISM43362_DRDY_EXTI1_Pin);
 8001a36:	2002      	movs	r0, #2
 8001a38:	f002 fa70 	bl	8003f1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001a3c:	bf00      	nop
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8001a44:	2020      	movs	r0, #32
 8001a46:	f002 fa69 	bl	8003f1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001a4a:	2040      	movs	r0, #64	@ 0x40
 8001a4c:	f002 fa66 	bl	8003f1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001a50:	2080      	movs	r0, #128	@ 0x80
 8001a52:	f002 fa63 	bl	8003f1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001a56:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001a5a:	f002 fa5f 	bl	8003f1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001a5e:	bf00      	nop
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a62:	b580      	push	{r7, lr}
 8001a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8001a66:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001a6a:	f002 fa57 	bl	8003f1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001a6e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001a72:	f002 fa53 	bl	8003f1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8001a76:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001a7a:	f002 fa4f 	bl	8003f1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8001a7e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001a82:	f002 fa4b 	bl	8003f1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8001a86:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001a8a:	f002 fa47 	bl	8003f1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a8e:	bf00      	nop
 8001a90:	bd80      	pop	{r7, pc}
	...

08001a94 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001a98:	4802      	ldr	r0, [pc, #8]	@ (8001aa4 <TIM6_DAC_IRQHandler+0x10>)
 8001a9a:	f005 fcff 	bl	800749c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	20000bb8 	.word	0x20000bb8

08001aa8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  return 1;
 8001aac:	2301      	movs	r3, #1
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <_kill>:

int _kill(int pid, int sig)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ac2:	f00c ff21 	bl	800e908 <__errno>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2216      	movs	r2, #22
 8001aca:	601a      	str	r2, [r3, #0]
  return -1;
 8001acc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3708      	adds	r7, #8
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <_exit>:

void _exit (int status)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ae0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f7ff ffe7 	bl	8001ab8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001aea:	bf00      	nop
 8001aec:	e7fd      	b.n	8001aea <_exit+0x12>

08001aee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b086      	sub	sp, #24
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	60f8      	str	r0, [r7, #12]
 8001af6:	60b9      	str	r1, [r7, #8]
 8001af8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001afa:	2300      	movs	r3, #0
 8001afc:	617b      	str	r3, [r7, #20]
 8001afe:	e00a      	b.n	8001b16 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b00:	f3af 8000 	nop.w
 8001b04:	4601      	mov	r1, r0
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	1c5a      	adds	r2, r3, #1
 8001b0a:	60ba      	str	r2, [r7, #8]
 8001b0c:	b2ca      	uxtb	r2, r1
 8001b0e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	3301      	adds	r3, #1
 8001b14:	617b      	str	r3, [r7, #20]
 8001b16:	697a      	ldr	r2, [r7, #20]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	dbf0      	blt.n	8001b00 <_read+0x12>
  }

  return len;
 8001b1e:	687b      	ldr	r3, [r7, #4]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3718      	adds	r7, #24
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b50:	605a      	str	r2, [r3, #4]
  return 0;
 8001b52:	2300      	movs	r3, #0
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <_isatty>:

int _isatty(int file)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b68:	2301      	movs	r3, #1
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	370c      	adds	r7, #12
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr

08001b76 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b76:	b480      	push	{r7}
 8001b78:	b085      	sub	sp, #20
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	60f8      	str	r0, [r7, #12]
 8001b7e:	60b9      	str	r1, [r7, #8]
 8001b80:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b82:	2300      	movs	r3, #0
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3714      	adds	r7, #20
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr

08001b90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b086      	sub	sp, #24
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b98:	4a14      	ldr	r2, [pc, #80]	@ (8001bec <_sbrk+0x5c>)
 8001b9a:	4b15      	ldr	r3, [pc, #84]	@ (8001bf0 <_sbrk+0x60>)
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ba4:	4b13      	ldr	r3, [pc, #76]	@ (8001bf4 <_sbrk+0x64>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d102      	bne.n	8001bb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bac:	4b11      	ldr	r3, [pc, #68]	@ (8001bf4 <_sbrk+0x64>)
 8001bae:	4a12      	ldr	r2, [pc, #72]	@ (8001bf8 <_sbrk+0x68>)
 8001bb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bb2:	4b10      	ldr	r3, [pc, #64]	@ (8001bf4 <_sbrk+0x64>)
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4413      	add	r3, r2
 8001bba:	693a      	ldr	r2, [r7, #16]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d207      	bcs.n	8001bd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bc0:	f00c fea2 	bl	800e908 <__errno>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	220c      	movs	r2, #12
 8001bc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bca:	f04f 33ff 	mov.w	r3, #4294967295
 8001bce:	e009      	b.n	8001be4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bd0:	4b08      	ldr	r3, [pc, #32]	@ (8001bf4 <_sbrk+0x64>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bd6:	4b07      	ldr	r3, [pc, #28]	@ (8001bf4 <_sbrk+0x64>)
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4413      	add	r3, r2
 8001bde:	4a05      	ldr	r2, [pc, #20]	@ (8001bf4 <_sbrk+0x64>)
 8001be0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001be2:	68fb      	ldr	r3, [r7, #12]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3718      	adds	r7, #24
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	20018000 	.word	0x20018000
 8001bf0:	00000400 	.word	0x00000400
 8001bf4:	20000c04 	.word	0x20000c04
 8001bf8:	20003610 	.word	0x20003610

08001bfc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c00:	4b06      	ldr	r3, [pc, #24]	@ (8001c1c <SystemInit+0x20>)
 8001c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c06:	4a05      	ldr	r2, [pc, #20]	@ (8001c1c <SystemInit+0x20>)
 8001c08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	e000ed00 	.word	0xe000ed00

08001c20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c20:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c58 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c24:	f7ff ffea 	bl	8001bfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c28:	480c      	ldr	r0, [pc, #48]	@ (8001c5c <LoopForever+0x6>)
  ldr r1, =_edata
 8001c2a:	490d      	ldr	r1, [pc, #52]	@ (8001c60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c64 <LoopForever+0xe>)
  movs r3, #0
 8001c2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c30:	e002      	b.n	8001c38 <LoopCopyDataInit>

08001c32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c36:	3304      	adds	r3, #4

08001c38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c3c:	d3f9      	bcc.n	8001c32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c40:	4c0a      	ldr	r4, [pc, #40]	@ (8001c6c <LoopForever+0x16>)
  movs r3, #0
 8001c42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c44:	e001      	b.n	8001c4a <LoopFillZerobss>

08001c46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c48:	3204      	adds	r2, #4

08001c4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c4c:	d3fb      	bcc.n	8001c46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c4e:	f00c fe61 	bl	800e914 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c52:	f7fe fd7d 	bl	8000750 <main>

08001c56 <LoopForever>:

LoopForever:
    b LoopForever
 8001c56:	e7fe      	b.n	8001c56 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c58:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c60:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001c64:	08010e38 	.word	0x08010e38
  ldr r2, =_sbss
 8001c68:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001c6c:	2000360c 	.word	0x2000360c

08001c70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c70:	e7fe      	b.n	8001c70 <ADC1_2_IRQHandler>

08001c72 <Hex2Num>:
  * @param  a: character to convert
  * @retval integer value.
  */

static  uint8_t Hex2Num(char a)
{
 8001c72:	b480      	push	{r7}
 8001c74:	b083      	sub	sp, #12
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	4603      	mov	r3, r0
 8001c7a:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001c80:	d906      	bls.n	8001c90 <Hex2Num+0x1e>
 8001c82:	79fb      	ldrb	r3, [r7, #7]
 8001c84:	2b39      	cmp	r3, #57	@ 0x39
 8001c86:	d803      	bhi.n	8001c90 <Hex2Num+0x1e>
        return a - '0';
 8001c88:	79fb      	ldrb	r3, [r7, #7]
 8001c8a:	3b30      	subs	r3, #48	@ 0x30
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	e014      	b.n	8001cba <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 8001c90:	79fb      	ldrb	r3, [r7, #7]
 8001c92:	2b60      	cmp	r3, #96	@ 0x60
 8001c94:	d906      	bls.n	8001ca4 <Hex2Num+0x32>
 8001c96:	79fb      	ldrb	r3, [r7, #7]
 8001c98:	2b66      	cmp	r3, #102	@ 0x66
 8001c9a:	d803      	bhi.n	8001ca4 <Hex2Num+0x32>
        return (a - 'a') + 10;
 8001c9c:	79fb      	ldrb	r3, [r7, #7]
 8001c9e:	3b57      	subs	r3, #87	@ 0x57
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	e00a      	b.n	8001cba <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 8001ca4:	79fb      	ldrb	r3, [r7, #7]
 8001ca6:	2b40      	cmp	r3, #64	@ 0x40
 8001ca8:	d906      	bls.n	8001cb8 <Hex2Num+0x46>
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	2b46      	cmp	r3, #70	@ 0x46
 8001cae:	d803      	bhi.n	8001cb8 <Hex2Num+0x46>
        return (a - 'A') + 10;
 8001cb0:	79fb      	ldrb	r3, [r7, #7]
 8001cb2:	3b37      	subs	r3, #55	@ 0x37
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	e000      	b.n	8001cba <Hex2Num+0x48>
    }

    return 0;
 8001cb8:	2300      	movs	r3, #0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr

08001cc6 <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint32_t ParseHexNumber(char* ptr, uint8_t* cnt)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b084      	sub	sp, #16
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
 8001cce:	6039      	str	r1, [r7, #0]
    uint32_t sum = 0;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	60fb      	str	r3, [r7, #12]
    uint8_t i = 0;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	72fb      	strb	r3, [r7, #11]

    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8001cd8:	e012      	b.n	8001d00 <ParseHexNumber+0x3a>
        sum <<= 4;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	011b      	lsls	r3, r3, #4
 8001cde:	60fb      	str	r3, [r7, #12]
        sum += Hex2Num(*ptr);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7ff ffc4 	bl	8001c72 <Hex2Num>
 8001cea:	4603      	mov	r3, r0
 8001cec:	461a      	mov	r2, r3
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	4413      	add	r3, r2
 8001cf2:	60fb      	str	r3, [r7, #12]
        ptr++;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	607b      	str	r3, [r7, #4]
        i++;
 8001cfa:	7afb      	ldrb	r3, [r7, #11]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	72fb      	strb	r3, [r7, #11]
    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	2b2f      	cmp	r3, #47	@ 0x2f
 8001d06:	d903      	bls.n	8001d10 <ParseHexNumber+0x4a>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	2b39      	cmp	r3, #57	@ 0x39
 8001d0e:	d9e4      	bls.n	8001cda <ParseHexNumber+0x14>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	2b60      	cmp	r3, #96	@ 0x60
 8001d16:	d903      	bls.n	8001d20 <ParseHexNumber+0x5a>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	2b66      	cmp	r3, #102	@ 0x66
 8001d1e:	d9dc      	bls.n	8001cda <ParseHexNumber+0x14>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	2b40      	cmp	r3, #64	@ 0x40
 8001d26:	d903      	bls.n	8001d30 <ParseHexNumber+0x6a>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	2b46      	cmp	r3, #70	@ 0x46
 8001d2e:	d9d4      	bls.n	8001cda <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                               		/* Save number of characters used for number */
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d002      	beq.n	8001d3c <ParseHexNumber+0x76>
        *cnt = i;
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	7afa      	ldrb	r2, [r7, #11]
 8001d3a:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                        		/* Return number */
 8001d3c:	68fb      	ldr	r3, [r7, #12]
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3710      	adds	r7, #16
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 8001d46:	b480      	push	{r7}
 8001d48:	b085      	sub	sp, #20
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
 8001d4e:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 8001d50:	2300      	movs	r3, #0
 8001d52:	73fb      	strb	r3, [r7, #15]
 8001d54:	2300      	movs	r3, #0
 8001d56:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	2b2d      	cmp	r3, #45	@ 0x2d
 8001d62:	d119      	bne.n	8001d98 <ParseNumber+0x52>
        minus = 1;
 8001d64:	2301      	movs	r3, #1
 8001d66:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	607b      	str	r3, [r7, #4]
        i++;
 8001d6e:	7bbb      	ldrb	r3, [r7, #14]
 8001d70:	3301      	adds	r3, #1
 8001d72:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8001d74:	e010      	b.n	8001d98 <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 8001d76:	68ba      	ldr	r2, [r7, #8]
 8001d78:	4613      	mov	r3, r2
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	4413      	add	r3, r2
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	461a      	mov	r2, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	3b30      	subs	r3, #48	@ 0x30
 8001d88:	4413      	add	r3, r2
 8001d8a:	60bb      	str	r3, [r7, #8]
        ptr++;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	3301      	adds	r3, #1
 8001d90:	607b      	str	r3, [r7, #4]
        i++;
 8001d92:	7bbb      	ldrb	r3, [r7, #14]
 8001d94:	3301      	adds	r3, #1
 8001d96:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	2b2f      	cmp	r3, #47	@ 0x2f
 8001d9e:	d903      	bls.n	8001da8 <ParseNumber+0x62>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	2b39      	cmp	r3, #57	@ 0x39
 8001da6:	d9e6      	bls.n	8001d76 <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d002      	beq.n	8001db4 <ParseNumber+0x6e>
        *cnt = i;
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	7bba      	ldrb	r2, [r7, #14]
 8001db2:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 8001db4:	7bfb      	ldrb	r3, [r7, #15]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d002      	beq.n	8001dc0 <ParseNumber+0x7a>
        return 0 - sum;
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	425b      	negs	r3, r3
 8001dbe:	e000      	b.n	8001dc2 <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 8001dc0:	68bb      	ldr	r3, [r7, #8]
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3714      	adds	r7, #20
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <ParseMAC>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to MAC array
  * @retval None.
  */
static void ParseMAC(char* ptr, uint8_t* arr)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b084      	sub	sp, #16
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
 8001dd6:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8001ddc:	e019      	b.n	8001e12 <ParseMAC+0x44>
    hexcnt = 1;
 8001dde:	2301      	movs	r3, #1
 8001de0:	73bb      	strb	r3, [r7, #14]
    if(*ptr != ':')
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	2b3a      	cmp	r3, #58	@ 0x3a
 8001de8:	d00e      	beq.n	8001e08 <ParseMAC+0x3a>
    {
      arr[hexnum++] = ParseHexNumber(ptr, &hexcnt);
 8001dea:	f107 030e 	add.w	r3, r7, #14
 8001dee:	4619      	mov	r1, r3
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f7ff ff68 	bl	8001cc6 <ParseHexNumber>
 8001df6:	4601      	mov	r1, r0
 8001df8:	7bfb      	ldrb	r3, [r7, #15]
 8001dfa:	1c5a      	adds	r2, r3, #1
 8001dfc:	73fa      	strb	r2, [r7, #15]
 8001dfe:	461a      	mov	r2, r3
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	4413      	add	r3, r2
 8001e04:	b2ca      	uxtb	r2, r1
 8001e06:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8001e08:	7bbb      	ldrb	r3, [r7, #14]
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	4413      	add	r3, r2
 8001e10:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d1e1      	bne.n	8001dde <ParseMAC+0x10>
  }
}
 8001e1a:	bf00      	nop
 8001e1c:	bf00      	nop
 8001e1e:	3710      	adds	r7, #16
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8001e32:	e019      	b.n	8001e68 <ParseIP+0x44>
    hexcnt = 1;
 8001e34:	2301      	movs	r3, #1
 8001e36:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	2b2e      	cmp	r3, #46	@ 0x2e
 8001e3e:	d00e      	beq.n	8001e5e <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 8001e40:	f107 030e 	add.w	r3, r7, #14
 8001e44:	4619      	mov	r1, r3
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f7ff ff7d 	bl	8001d46 <ParseNumber>
 8001e4c:	4601      	mov	r1, r0
 8001e4e:	7bfb      	ldrb	r3, [r7, #15]
 8001e50:	1c5a      	adds	r2, r3, #1
 8001e52:	73fa      	strb	r2, [r7, #15]
 8001e54:	461a      	mov	r2, r3
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	4413      	add	r3, r2
 8001e5a:	b2ca      	uxtb	r2, r1
 8001e5c:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8001e5e:	7bbb      	ldrb	r3, [r7, #14]
 8001e60:	461a      	mov	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4413      	add	r3, r2
 8001e66:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d1e1      	bne.n	8001e34 <ParseIP+0x10>
  }
}
 8001e70:	bf00      	nop
 8001e72:	bf00      	nop
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
	...

08001e7c <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 8001e86:	2300      	movs	r3, #0
 8001e88:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	3302      	adds	r3, #2
 8001e8e:	4934      	ldr	r1, [pc, #208]	@ (8001f60 <AT_ParseInfo+0xe4>)
 8001e90:	4618      	mov	r0, r3
 8001e92:	f00c fc23 	bl	800e6dc <strtok>
 8001e96:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 8001e98:	e05a      	b.n	8001f50 <AT_ParseInfo+0xd4>
    switch (num++) {
 8001e9a:	7afb      	ldrb	r3, [r7, #11]
 8001e9c:	1c5a      	adds	r2, r3, #1
 8001e9e:	72fa      	strb	r2, [r7, #11]
 8001ea0:	2b06      	cmp	r3, #6
 8001ea2:	d84f      	bhi.n	8001f44 <AT_ParseInfo+0xc8>
 8001ea4:	a201      	add	r2, pc, #4	@ (adr r2, 8001eac <AT_ParseInfo+0x30>)
 8001ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eaa:	bf00      	nop
 8001eac:	08001ec9 	.word	0x08001ec9
 8001eb0:	08001ed7 	.word	0x08001ed7
 8001eb4:	08001ee7 	.word	0x08001ee7
 8001eb8:	08001ef7 	.word	0x08001ef7
 8001ebc:	08001f07 	.word	0x08001f07
 8001ec0:	08001f17 	.word	0x08001f17
 8001ec4:	08001f2b 	.word	0x08001f2b
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2220      	movs	r2, #32
 8001ecc:	68f9      	ldr	r1, [r7, #12]
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f00c fbf0 	bl	800e6b4 <strncpy>
      break;
 8001ed4:	e037      	b.n	8001f46 <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	3320      	adds	r3, #32
 8001eda:	2218      	movs	r2, #24
 8001edc:	68f9      	ldr	r1, [r7, #12]
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f00c fbe8 	bl	800e6b4 <strncpy>
      break;
 8001ee4:	e02f      	b.n	8001f46 <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	3338      	adds	r3, #56	@ 0x38
 8001eea:	2210      	movs	r2, #16
 8001eec:	68f9      	ldr	r1, [r7, #12]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f00c fbe0 	bl	800e6b4 <strncpy>
      break;
 8001ef4:	e027      	b.n	8001f46 <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	3348      	adds	r3, #72	@ 0x48
 8001efa:	2210      	movs	r2, #16
 8001efc:	68f9      	ldr	r1, [r7, #12]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f00c fbd8 	bl	800e6b4 <strncpy>
      break;
 8001f04:	e01f      	b.n	8001f46 <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	3358      	adds	r3, #88	@ 0x58
 8001f0a:	2210      	movs	r2, #16
 8001f0c:	68f9      	ldr	r1, [r7, #12]
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f00c fbd0 	bl	800e6b4 <strncpy>
      break;
 8001f14:	e017      	b.n	8001f46 <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 8001f16:	2100      	movs	r1, #0
 8001f18:	68f8      	ldr	r0, [r7, #12]
 8001f1a:	f7ff ff14 	bl	8001d46 <ParseNumber>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	461a      	mov	r2, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      break;
 8001f28:	e00d      	b.n	8001f46 <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 8001f2a:	490e      	ldr	r1, [pc, #56]	@ (8001f64 <AT_ParseInfo+0xe8>)
 8001f2c:	68f8      	ldr	r0, [r7, #12]
 8001f2e:	f00c fbd5 	bl	800e6dc <strtok>
 8001f32:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	3368      	adds	r3, #104	@ 0x68
 8001f38:	2220      	movs	r2, #32
 8001f3a:	68f9      	ldr	r1, [r7, #12]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f00c fbb9 	bl	800e6b4 <strncpy>
      break;
 8001f42:	e000      	b.n	8001f46 <AT_ParseInfo+0xca>

    default: break;
 8001f44:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8001f46:	4906      	ldr	r1, [pc, #24]	@ (8001f60 <AT_ParseInfo+0xe4>)
 8001f48:	2000      	movs	r0, #0
 8001f4a:	f00c fbc7 	bl	800e6dc <strtok>
 8001f4e:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d1a1      	bne.n	8001e9a <AT_ParseInfo+0x1e>
  }
}
 8001f56:	bf00      	nop
 8001f58:	bf00      	nop
 8001f5a:	3710      	adds	r7, #16
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	0800faec 	.word	0x0800faec
 8001f64:	0800faf0 	.word	0x0800faf0

08001f68 <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 8001f72:	2300      	movs	r3, #0
 8001f74:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	3302      	adds	r3, #2
 8001f7a:	4952      	ldr	r1, [pc, #328]	@ (80020c4 <AT_ParseConnSettings+0x15c>)
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f00c fbad 	bl	800e6dc <strtok>
 8001f82:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 8001f84:	e095      	b.n	80020b2 <AT_ParseConnSettings+0x14a>
    switch (num++) {
 8001f86:	7bfb      	ldrb	r3, [r7, #15]
 8001f88:	1c5a      	adds	r2, r3, #1
 8001f8a:	73fa      	strb	r2, [r7, #15]
 8001f8c:	2b0b      	cmp	r3, #11
 8001f8e:	d87f      	bhi.n	8002090 <AT_ParseConnSettings+0x128>
 8001f90:	a201      	add	r2, pc, #4	@ (adr r2, 8001f98 <AT_ParseConnSettings+0x30>)
 8001f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f96:	bf00      	nop
 8001f98:	08001fc9 	.word	0x08001fc9
 8001f9c:	08001fd7 	.word	0x08001fd7
 8001fa0:	08001fe7 	.word	0x08001fe7
 8001fa4:	08001ffb 	.word	0x08001ffb
 8001fa8:	0800200f 	.word	0x0800200f
 8001fac:	08002023 	.word	0x08002023
 8001fb0:	08002031 	.word	0x08002031
 8001fb4:	0800203f 	.word	0x0800203f
 8001fb8:	0800204d 	.word	0x0800204d
 8001fbc:	0800205b 	.word	0x0800205b
 8001fc0:	08002069 	.word	0x08002069
 8001fc4:	0800207d 	.word	0x0800207d
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	2221      	movs	r2, #33	@ 0x21
 8001fcc:	68b9      	ldr	r1, [r7, #8]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f00c fb70 	bl	800e6b4 <strncpy>
      break;
 8001fd4:	e05d      	b.n	8002092 <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	3321      	adds	r3, #33	@ 0x21
 8001fda:	2221      	movs	r2, #33	@ 0x21
 8001fdc:	68b9      	ldr	r1, [r7, #8]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f00c fb68 	bl	800e6b4 <strncpy>
      break;
 8001fe4:	e055      	b.n	8002092 <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	68b8      	ldr	r0, [r7, #8]
 8001fea:	f7ff feac 	bl	8001d46 <ParseNumber>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	b2da      	uxtb	r2, r3
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        break;
 8001ff8:	e04b      	b.n	8002092 <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	68b8      	ldr	r0, [r7, #8]
 8001ffe:	f7ff fea2 	bl	8001d46 <ParseNumber>
 8002002:	4603      	mov	r3, r0
 8002004:	b2da      	uxtb	r2, r3
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      break;
 800200c:	e041      	b.n	8002092 <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 800200e:	2100      	movs	r1, #0
 8002010:	68b8      	ldr	r0, [r7, #8]
 8002012:	f7ff fe98 	bl	8001d46 <ParseNumber>
 8002016:	4603      	mov	r3, r0
 8002018:	b2da      	uxtb	r2, r3
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 8002020:	e037      	b.n	8002092 <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	3348      	adds	r3, #72	@ 0x48
 8002026:	4619      	mov	r1, r3
 8002028:	68b8      	ldr	r0, [r7, #8]
 800202a:	f7ff fefb 	bl	8001e24 <ParseIP>
      break;
 800202e:	e030      	b.n	8002092 <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	334c      	adds	r3, #76	@ 0x4c
 8002034:	4619      	mov	r1, r3
 8002036:	68b8      	ldr	r0, [r7, #8]
 8002038:	f7ff fef4 	bl	8001e24 <ParseIP>
      break;
 800203c:	e029      	b.n	8002092 <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	3350      	adds	r3, #80	@ 0x50
 8002042:	4619      	mov	r1, r3
 8002044:	68b8      	ldr	r0, [r7, #8]
 8002046:	f7ff feed 	bl	8001e24 <ParseIP>
      break;
 800204a:	e022      	b.n	8002092 <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	3354      	adds	r3, #84	@ 0x54
 8002050:	4619      	mov	r1, r3
 8002052:	68b8      	ldr	r0, [r7, #8]
 8002054:	f7ff fee6 	bl	8001e24 <ParseIP>
      break;
 8002058:	e01b      	b.n	8002092 <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	3358      	adds	r3, #88	@ 0x58
 800205e:	4619      	mov	r1, r3
 8002060:	68b8      	ldr	r0, [r7, #8]
 8002062:	f7ff fedf 	bl	8001e24 <ParseIP>
      break;
 8002066:	e014      	b.n	8002092 <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 8002068:	2100      	movs	r1, #0
 800206a:	68b8      	ldr	r0, [r7, #8]
 800206c:	f7ff fe6b 	bl	8001d46 <ParseNumber>
 8002070:	4603      	mov	r3, r0
 8002072:	b2da      	uxtb	r2, r3
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      break;
 800207a:	e00a      	b.n	8002092 <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 800207c:	2100      	movs	r1, #0
 800207e:	68b8      	ldr	r0, [r7, #8]
 8002080:	f7ff fe61 	bl	8001d46 <ParseNumber>
 8002084:	4603      	mov	r3, r0
 8002086:	b2da      	uxtb	r2, r3
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
      break;
 800208e:	e000      	b.n	8002092 <AT_ParseConnSettings+0x12a>

    default:
      break;
 8002090:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8002092:	490c      	ldr	r1, [pc, #48]	@ (80020c4 <AT_ParseConnSettings+0x15c>)
 8002094:	2000      	movs	r0, #0
 8002096:	f00c fb21 	bl	800e6dc <strtok>
 800209a:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d007      	beq.n	80020b2 <AT_ParseConnSettings+0x14a>
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	3b01      	subs	r3, #1
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	2b2c      	cmp	r3, #44	@ 0x2c
 80020aa:	d102      	bne.n	80020b2 <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 80020ac:	7bfb      	ldrb	r3, [r7, #15]
 80020ae:	3301      	adds	r3, #1
 80020b0:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	f47f af66 	bne.w	8001f86 <AT_ParseConnSettings+0x1e>
    }
  }
}
 80020ba:	bf00      	nop
 80020bc:	bf00      	nop
 80020be:	3710      	adds	r7, #16
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	0800faec 	.word	0x0800faec

080020c8 <AT_ParseIsConnected>:
  * @param  pdata: pointer to data
  * @param  isConnected: pointer to result
  * @retval None.
  */
static void AT_ParseIsConnected(char *pdata, uint8_t *isConnected)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	6039      	str	r1, [r7, #0]
  *isConnected = (pdata[2] == '1') ? 1 : 0;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	3302      	adds	r3, #2
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	2b31      	cmp	r3, #49	@ 0x31
 80020da:	bf0c      	ite	eq
 80020dc:	2301      	moveq	r3, #1
 80020de:	2300      	movne	r3, #0
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	461a      	mov	r2, r3
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	701a      	strb	r2, [r3, #0]
}
 80020e8:	bf00      	nop
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 80020f4:	b590      	push	{r4, r7, lr}
 80020f6:	b087      	sub	sp, #28
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
  int ret = 0;
 8002100:	2300      	movs	r3, #0
 8002102:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8002104:	2300      	movs	r3, #0
 8002106:	82fb      	strh	r3, [r7, #22]
  LOCK_WIFI();

  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 800210e:	68b8      	ldr	r0, [r7, #8]
 8002110:	f7fe f85e 	bl	80001d0 <strlen>
 8002114:	4603      	mov	r3, r0
 8002116:	b299      	uxth	r1, r3
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	@ 0x6a0
 800211e:	461a      	mov	r2, r3
 8002120:	68b8      	ldr	r0, [r7, #8]
 8002122:	47a0      	blx	r4
 8002124:	4603      	mov	r3, r0
 8002126:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	2b00      	cmp	r3, #0
 800212c:	dd3e      	ble.n	80021ac <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002134:	68fa      	ldr	r2, [r7, #12]
 8002136:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 800213a:	f44f 61af 	mov.w	r1, #1400	@ 0x578
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	4798      	blx	r3
 8002142:	4603      	mov	r3, r0
 8002144:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 8002146:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800214a:	2b00      	cmp	r3, #0
 800214c:	dd27      	ble.n	800219e <AT_ExecuteCommand+0xaa>
 800214e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002152:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8002156:	dc22      	bgt.n	800219e <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 8002158:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800215c:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8002160:	d105      	bne.n	800216e <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 8002162:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002166:	b29b      	uxth	r3, r3
 8002168:	3b01      	subs	r3, #1
 800216a:	b29b      	uxth	r3, r3
 800216c:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 800216e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	4413      	add	r3, r2
 8002176:	2200      	movs	r2, #0
 8002178:	701a      	strb	r2, [r3, #0]
      if(strstr((char *)pdata, AT_OK_STRING))
 800217a:	490f      	ldr	r1, [pc, #60]	@ (80021b8 <AT_ExecuteCommand+0xc4>)
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f00c fb09 	bl	800e794 <strstr>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <AT_ExecuteCommand+0x98>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 8002188:	2300      	movs	r3, #0
 800218a:	e010      	b.n	80021ae <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 800218c:	490b      	ldr	r1, [pc, #44]	@ (80021bc <AT_ExecuteCommand+0xc8>)
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f00c fb00 	bl	800e794 <strstr>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <AT_ExecuteCommand+0xaa>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800219a:	2305      	movs	r3, #5
 800219c:	e007      	b.n	80021ae <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 800219e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80021a2:	f113 0f04 	cmn.w	r3, #4
 80021a6:	d101      	bne.n	80021ac <AT_ExecuteCommand+0xb8>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 80021a8:	2306      	movs	r3, #6
 80021aa:	e000      	b.n	80021ae <AT_ExecuteCommand+0xba>
    }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 80021ac:	2304      	movs	r3, #4
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	371c      	adds	r7, #28
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd90      	pop	{r4, r7, pc}
 80021b6:	bf00      	nop
 80021b8:	0800fb00 	.word	0x0800fb00
 80021bc:	0800fb0c 	.word	0x0800fb0c

080021c0 <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */

static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b086      	sub	sp, #24
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	60f8      	str	r0, [r7, #12]
 80021c8:	60b9      	str	r1, [r7, #8]
 80021ca:	607a      	str	r2, [r7, #4]
 80021cc:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 80021ce:	2300      	movs	r3, #0
 80021d0:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 80021d2:	2300      	movs	r3, #0
 80021d4:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 80021d6:	2300      	movs	r3, #0
 80021d8:	827b      	strh	r3, [r7, #18]
  uint16_t n ;

  LOCK_WIFI();
  cmd_len = strlen((char*)cmd);
 80021da:	68b8      	ldr	r0, [r7, #8]
 80021dc:	f7fd fff8 	bl	80001d0 <strlen>
 80021e0:	4603      	mov	r3, r0
 80021e2:	827b      	strh	r3, [r7, #18]

  /* can send only even number of byte on first send */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 80021e4:	8a7b      	ldrh	r3, [r7, #18]
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <AT_RequestSendData+0x32>
 80021ee:	2302      	movs	r3, #2
 80021f0:	e053      	b.n	800229a <AT_RequestSendData+0xda>
  n=Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 80021f8:	68fa      	ldr	r2, [r7, #12]
 80021fa:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 80021fe:	8a79      	ldrh	r1, [r7, #18]
 8002200:	68b8      	ldr	r0, [r7, #8]
 8002202:	4798      	blx	r3
 8002204:	4603      	mov	r3, r0
 8002206:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 8002208:	8a3a      	ldrh	r2, [r7, #16]
 800220a:	8a7b      	ldrh	r3, [r7, #18]
 800220c:	429a      	cmp	r2, r3
 800220e:	d143      	bne.n	8002298 <AT_RequestSendData+0xd8>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8002216:	68fa      	ldr	r2, [r7, #12]
 8002218:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 800221c:	8879      	ldrh	r1, [r7, #2]
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	4798      	blx	r3
 8002222:	4603      	mov	r3, r0
 8002224:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 8002226:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800222a:	887b      	ldrh	r3, [r7, #2]
 800222c:	429a      	cmp	r2, r3
 800222e:	d131      	bne.n	8002294 <AT_RequestSendData+0xd4>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002236:	68fa      	ldr	r2, [r7, #12]
 8002238:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 800223c:	2100      	movs	r1, #0
 800223e:	6a38      	ldr	r0, [r7, #32]
 8002240:	4798      	blx	r3
 8002242:	4603      	mov	r3, r0
 8002244:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 8002246:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800224a:	2b00      	cmp	r3, #0
 800224c:	dd19      	ble.n	8002282 <AT_RequestSendData+0xc2>
      {
        *(pdata+recv_len) = 0;
 800224e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002252:	6a3a      	ldr	r2, [r7, #32]
 8002254:	4413      	add	r3, r2
 8002256:	2200      	movs	r2, #0
 8002258:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 800225a:	4912      	ldr	r1, [pc, #72]	@ (80022a4 <AT_RequestSendData+0xe4>)
 800225c:	6a38      	ldr	r0, [r7, #32]
 800225e:	f00c fa99 	bl	800e794 <strstr>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d001      	beq.n	800226c <AT_RequestSendData+0xac>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 8002268:	2300      	movs	r3, #0
 800226a:	e016      	b.n	800229a <AT_RequestSendData+0xda>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 800226c:	490e      	ldr	r1, [pc, #56]	@ (80022a8 <AT_RequestSendData+0xe8>)
 800226e:	6a38      	ldr	r0, [r7, #32]
 8002270:	f00c fa90 	bl	800e794 <strstr>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <AT_RequestSendData+0xbe>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800227a:	2305      	movs	r3, #5
 800227c:	e00d      	b.n	800229a <AT_RequestSendData+0xda>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 800227e:	2302      	movs	r3, #2
 8002280:	e00b      	b.n	800229a <AT_RequestSendData+0xda>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8002282:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002286:	f113 0f04 	cmn.w	r3, #4
 800228a:	d101      	bne.n	8002290 <AT_RequestSendData+0xd0>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 800228c:	2306      	movs	r3, #6
 800228e:	e004      	b.n	800229a <AT_RequestSendData+0xda>
      }
      return ES_WIFI_STATUS_ERROR;
 8002290:	2302      	movs	r3, #2
 8002292:	e002      	b.n	800229a <AT_RequestSendData+0xda>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 8002294:	2302      	movs	r3, #2
 8002296:	e000      	b.n	800229a <AT_RequestSendData+0xda>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 8002298:	2304      	movs	r3, #4
}
 800229a:	4618      	mov	r0, r3
 800229c:	3718      	adds	r7, #24
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	0800fb00 	.word	0x0800fb00
 80022a8:	0800fb0c 	.word	0x0800fb0c

080022ac <AT_RequestReceiveData>:
  * @param  Reqlen : requested Data length.
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t* cmd, char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 80022ac:	b590      	push	{r4, r7, lr}
 80022ae:	b087      	sub	sp, #28
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	607a      	str	r2, [r7, #4]
 80022b8:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80022c0:	613b      	str	r3, [r7, #16]

  LOCK_WIFI();
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 80022c8:	68b8      	ldr	r0, [r7, #8]
 80022ca:	f7fd ff81 	bl	80001d0 <strlen>
 80022ce:	4603      	mov	r3, r0
 80022d0:	b299      	uxth	r1, r3
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	@ 0x6a0
 80022d8:	461a      	mov	r2, r3
 80022da:	68b8      	ldr	r0, [r7, #8]
 80022dc:	47a0      	blx	r4
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	dd6f      	ble.n	80023c4 <AT_RequestReceiveData+0x118>
  {
    len = Obj->fops.IO_Receive(p, 0 , Obj->Timeout);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 80022ea:	68fa      	ldr	r2, [r7, #12]
 80022ec:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 80022f0:	2100      	movs	r1, #0
 80022f2:	6938      	ldr	r0, [r7, #16]
 80022f4:	4798      	blx	r3
 80022f6:	4603      	mov	r3, r0
 80022f8:	617b      	str	r3, [r7, #20]
    if ((p[0]!='\r') || (p[1]!='\n'))
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	2b0d      	cmp	r3, #13
 8002300:	d104      	bne.n	800230c <AT_RequestReceiveData+0x60>
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	3301      	adds	r3, #1
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	2b0a      	cmp	r3, #10
 800230a:	d001      	beq.n	8002310 <AT_RequestReceiveData+0x64>
    {
     return  ES_WIFI_STATUS_IO_ERROR;
 800230c:	2304      	movs	r3, #4
 800230e:	e05a      	b.n	80023c6 <AT_RequestReceiveData+0x11a>
    }
    len-=2;
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	3b02      	subs	r3, #2
 8002314:	617b      	str	r3, [r7, #20]
    p+=2;
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	3302      	adds	r3, #2
 800231a:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	2b07      	cmp	r3, #7
 8002320:	d94a      	bls.n	80023b8 <AT_RequestReceiveData+0x10c>
    {
     while(len && (p[len-1]==0x15)) len--;
 8002322:	e002      	b.n	800232a <AT_RequestReceiveData+0x7e>
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	3b01      	subs	r3, #1
 8002328:	617b      	str	r3, [r7, #20]
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d006      	beq.n	800233e <AT_RequestReceiveData+0x92>
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	3b01      	subs	r3, #1
 8002334:	693a      	ldr	r2, [r7, #16]
 8002336:	4413      	add	r3, r2
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	2b15      	cmp	r3, #21
 800233c:	d0f2      	beq.n	8002324 <AT_RequestReceiveData+0x78>
     p[len] = '\0';
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	693a      	ldr	r2, [r7, #16]
 8002342:	4413      	add	r3, r2
 8002344:	2200      	movs	r2, #0
 8002346:	701a      	strb	r2, [r3, #0]
     if(strstr( (char*) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	3b08      	subs	r3, #8
 800234c:	693a      	ldr	r2, [r7, #16]
 800234e:	4413      	add	r3, r2
 8002350:	491f      	ldr	r1, [pc, #124]	@ (80023d0 <AT_RequestReceiveData+0x124>)
 8002352:	4618      	mov	r0, r3
 8002354:	f00c fa1e 	bl	800e794 <strstr>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d016      	beq.n	800238c <AT_RequestReceiveData+0xe0>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	b29b      	uxth	r3, r3
 8002362:	3b08      	subs	r3, #8
 8002364:	b29a      	uxth	r2, r3
 8002366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002368:	801a      	strh	r2, [r3, #0]
	   if (*ReadData > Reqlen)
 800236a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800236c:	881b      	ldrh	r3, [r3, #0]
 800236e:	887a      	ldrh	r2, [r7, #2]
 8002370:	429a      	cmp	r2, r3
 8002372:	d202      	bcs.n	800237a <AT_RequestReceiveData+0xce>
       {
         *ReadData = Reqlen;
 8002374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002376:	887a      	ldrh	r2, [r7, #2]
 8002378:	801a      	strh	r2, [r3, #0]
       }
       memcpy(pdata, p, *ReadData);
 800237a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800237c:	881b      	ldrh	r3, [r3, #0]
 800237e:	461a      	mov	r2, r3
 8002380:	6939      	ldr	r1, [r7, #16]
 8002382:	6878      	ldr	r0, [r7, #4]
 8002384:	f00c faed 	bl	800e962 <memcpy>
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_OK;
 8002388:	2300      	movs	r3, #0
 800238a:	e01c      	b.n	80023c6 <AT_RequestReceiveData+0x11a>
     }
     else if(memcmp((char *)p + len - AT_DELIMETER_LEN , AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	3b04      	subs	r3, #4
 8002390:	693a      	ldr	r2, [r7, #16]
 8002392:	4413      	add	r3, r2
 8002394:	2204      	movs	r2, #4
 8002396:	490f      	ldr	r1, [pc, #60]	@ (80023d4 <AT_RequestReceiveData+0x128>)
 8002398:	4618      	mov	r0, r3
 800239a:	f00c f959 	bl	800e650 <memcmp>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d104      	bne.n	80023ae <AT_RequestReceiveData+0x102>
     {
       *ReadData = 0;
 80023a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023a6:	2200      	movs	r2, #0
 80023a8:	801a      	strh	r2, [r3, #0]
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80023aa:	2305      	movs	r3, #5
 80023ac:	e00b      	b.n	80023c6 <AT_RequestReceiveData+0x11a>
     }

     UNLOCK_WIFI();
     *ReadData = 0;
 80023ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023b0:	2200      	movs	r2, #0
 80023b2:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80023b4:	2305      	movs	r3, #5
 80023b6:	e006      	b.n	80023c6 <AT_RequestReceiveData+0x11a>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	f113 0f04 	cmn.w	r3, #4
 80023be:	d101      	bne.n	80023c4 <AT_RequestReceiveData+0x118>
   {
     UNLOCK_WIFI();
     return ES_WIFI_STATUS_MODULE_CRASH;
 80023c0:	2306      	movs	r3, #6
 80023c2:	e000      	b.n	80023c6 <AT_RequestReceiveData+0x11a>
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 80023c4:	2304      	movs	r3, #4
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	371c      	adds	r7, #28
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd90      	pop	{r4, r7, pc}
 80023ce:	bf00      	nop
 80023d0:	0800fb00 	.word	0x0800fb00
 80023d4:	0800fb14 	.word	0x0800fb14

080023d8 <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 80023e0:	2302      	movs	r3, #2
 80023e2:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023ea:	f8c3 26a0 	str.w	r2, [r3, #1696]	@ 0x6a0

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80023f4:	2000      	movs	r0, #0
 80023f6:	4798      	blx	r3
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d113      	bne.n	8002426 <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002404:	461a      	mov	r2, r3
 8002406:	490a      	ldr	r1, [pc, #40]	@ (8002430 <ES_WIFI_Init+0x58>)
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f7ff fe73 	bl	80020f4 <AT_ExecuteCommand>
 800240e:	4603      	mov	r3, r0
 8002410:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 8002412:	7bfb      	ldrb	r3, [r7, #15]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d106      	bne.n	8002426 <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800241e:	4619      	mov	r1, r3
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f7ff fd2b 	bl	8001e7c <AT_ParseInfo>
    }
  }
  UNLOCK_WIFI();
  return ret;
 8002426:	7bfb      	ldrb	r3, [r7, #15]
}
 8002428:	4618      	mov	r0, r3
 800242a:	3710      	adds	r7, #16
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	0800fb1c 	.word	0x0800fb1c

08002434 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 8002434:	b480      	push	{r7}
 8002436:	b085      	sub	sp, #20
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
 8002440:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d00b      	beq.n	8002460 <ES_WIFI_RegisterBusIO+0x2c>
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d008      	beq.n	8002460 <ES_WIFI_RegisterBusIO+0x2c>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d005      	beq.n	8002460 <ES_WIFI_RegisterBusIO+0x2c>
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d002      	beq.n	8002460 <ES_WIFI_RegisterBusIO+0x2c>
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d101      	bne.n	8002464 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 8002460:	2302      	movs	r3, #2
 8002462:	e014      	b.n	800248e <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	68ba      	ldr	r2, [r7, #8]
 8002468:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
  Obj->fops.IO_Send = IO_Send;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	69ba      	ldr	r2, [r7, #24]
 8002478:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
  Obj->fops.IO_Receive = IO_Receive;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	69fa      	ldr	r2, [r7, #28]
 8002480:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
  Obj->fops.IO_Delay = IO_Delay;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	683a      	ldr	r2, [r7, #0]
 8002488:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  return ES_WIFI_STATUS_OK;
 800248c:	2300      	movs	r3, #0
}
 800248e:	4618      	mov	r0, r3
 8002490:	3714      	adds	r7, #20
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
	...

0800249c <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	60f8      	str	r0, [r7, #12]
 80024a4:	60b9      	str	r1, [r7, #8]
 80024a6:	607a      	str	r2, [r7, #4]
 80024a8:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80024b0:	68ba      	ldr	r2, [r7, #8]
 80024b2:	4932      	ldr	r1, [pc, #200]	@ (800257c <ES_WIFI_Connect+0xe0>)
 80024b4:	4618      	mov	r0, r3
 80024b6:	f00b ffd1 	bl	800e45c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80024c6:	461a      	mov	r2, r3
 80024c8:	68f8      	ldr	r0, [r7, #12]
 80024ca:	f7ff fe13 	bl	80020f4 <AT_ExecuteCommand>
 80024ce:	4603      	mov	r3, r0
 80024d0:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 80024d2:	7dfb      	ldrb	r3, [r7, #23]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d14b      	bne.n	8002570 <ES_WIFI_Connect+0xd4>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	4927      	ldr	r1, [pc, #156]	@ (8002580 <ES_WIFI_Connect+0xe4>)
 80024e2:	4618      	mov	r0, r3
 80024e4:	f00b ffba 	bl	800e45c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80024f4:	461a      	mov	r2, r3
 80024f6:	68f8      	ldr	r0, [r7, #12]
 80024f8:	f7ff fdfc 	bl	80020f4 <AT_ExecuteCommand>
 80024fc:	4603      	mov	r3, r0
 80024fe:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 8002500:	7dfb      	ldrb	r3, [r7, #23]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d134      	bne.n	8002570 <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	78fa      	ldrb	r2, [r7, #3]
 800250a:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002514:	78fa      	ldrb	r2, [r7, #3]
 8002516:	491b      	ldr	r1, [pc, #108]	@ (8002584 <ES_WIFI_Connect+0xe8>)
 8002518:	4618      	mov	r0, r3
 800251a:	f00b ff9f 	bl	800e45c <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800252a:	461a      	mov	r2, r3
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	f7ff fde1 	bl	80020f4 <AT_ExecuteCommand>
 8002532:	4603      	mov	r3, r0
 8002534:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8002536:	7dfb      	ldrb	r3, [r7, #23]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d119      	bne.n	8002570 <ES_WIFI_Connect+0xd4>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002542:	4911      	ldr	r1, [pc, #68]	@ (8002588 <ES_WIFI_Connect+0xec>)
 8002544:	4618      	mov	r0, r3
 8002546:	f00b ff89 	bl	800e45c <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002556:	461a      	mov	r2, r3
 8002558:	68f8      	ldr	r0, [r7, #12]
 800255a:	f7ff fdcb 	bl	80020f4 <AT_ExecuteCommand>
 800255e:	4603      	mov	r3, r0
 8002560:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 8002562:	7dfb      	ldrb	r3, [r7, #23]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d103      	bne.n	8002570 <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2201      	movs	r2, #1
 800256c:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 8002570:	7dfb      	ldrb	r3, [r7, #23]
}
 8002572:	4618      	mov	r0, r3
 8002574:	3718      	adds	r7, #24
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	0800fb34 	.word	0x0800fb34
 8002580:	0800fb3c 	.word	0x0800fb3c
 8002584:	0800fb44 	.word	0x0800fb44
 8002588:	0800fb4c 	.word	0x0800fb4c

0800258c <ES_WIFI_IsConnected>:
/**
  * @brief  Check whether the module is connected to an access point.
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret ;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"CS\r");
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800259a:	4911      	ldr	r1, [pc, #68]	@ (80025e0 <ES_WIFI_IsConnected+0x54>)
 800259c:	4618      	mov	r0, r3
 800259e:	f00b ff5d 	bl	800e45c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80025ae:	461a      	mov	r2, r3
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f7ff fd9f 	bl	80020f4 <AT_ExecuteCommand>
 80025b6:	4603      	mov	r3, r0
 80025b8:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 80025ba:	7bfb      	ldrb	r3, [r7, #15]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d108      	bne.n	80025d2 <ES_WIFI_IsConnected+0x46>
  {
    AT_ParseIsConnected((char *)Obj->CmdData, &(Obj->NetSettings.IsConnected));
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	33d2      	adds	r3, #210	@ 0xd2
 80025ca:	4619      	mov	r1, r3
 80025cc:	4610      	mov	r0, r2
 80025ce:	f7ff fd7b 	bl	80020c8 <AT_ParseIsConnected>
  }
  UNLOCK_WIFI();
  return Obj->NetSettings.IsConnected;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f893 30d2 	ldrb.w	r3, [r3, #210]	@ 0xd2
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3710      	adds	r7, #16
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	0800fb50 	.word	0x0800fb50

080025e4 <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80025f2:	4910      	ldr	r1, [pc, #64]	@ (8002634 <ES_WIFI_GetNetworkSettings+0x50>)
 80025f4:	4618      	mov	r0, r3
 80025f6:	f00b ff31 	bl	800e45c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002606:	461a      	mov	r2, r3
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f7ff fd73 	bl	80020f4 <AT_ExecuteCommand>
 800260e:	4603      	mov	r3, r0
 8002610:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 8002612:	7bfb      	ldrb	r3, [r7, #15]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d108      	bne.n	800262a <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	338d      	adds	r3, #141	@ 0x8d
 8002622:	4619      	mov	r1, r3
 8002624:	4610      	mov	r0, r2
 8002626:	f7ff fc9f 	bl	8001f68 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 800262a:	7bfb      	ldrb	r3, [r7, #15]
}
 800262c:	4618      	mov	r0, r3
 800262e:	3710      	adds	r7, #16
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	0800fb58 	.word	0x0800fb58

08002638 <ES_WIFI_GetMACAddress>:
  * @param  Obj: pointer to module handle
  * @param  mac: pointer to the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret ;
  char *ptr;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"Z5\r");
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002648:	4912      	ldr	r1, [pc, #72]	@ (8002694 <ES_WIFI_GetMACAddress+0x5c>)
 800264a:	4618      	mov	r0, r3
 800264c:	f00b ff06 	bl	800e45c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800265c:	461a      	mov	r2, r3
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f7ff fd48 	bl	80020f4 <AT_ExecuteCommand>
 8002664:	4603      	mov	r3, r0
 8002666:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8002668:	7bfb      	ldrb	r3, [r7, #15]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d10c      	bne.n	8002688 <ES_WIFI_GetMACAddress+0x50>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002674:	3302      	adds	r3, #2
 8002676:	4908      	ldr	r1, [pc, #32]	@ (8002698 <ES_WIFI_GetMACAddress+0x60>)
 8002678:	4618      	mov	r0, r3
 800267a:	f00c f82f 	bl	800e6dc <strtok>
 800267e:	60b8      	str	r0, [r7, #8]
    ParseMAC(ptr, mac) ;
 8002680:	6839      	ldr	r1, [r7, #0]
 8002682:	68b8      	ldr	r0, [r7, #8]
 8002684:	f7ff fba3 	bl	8001dce <ParseMAC>
  }
  UNLOCK_WIFI();
  return ret;
 8002688:	7bfb      	ldrb	r3, [r7, #15]
}
 800268a:	4618      	mov	r0, r3
 800268c:	3710      	adds	r7, #16
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	0800fba8 	.word	0x0800fba8
 8002698:	0800fbac 	.word	0x0800fbac

0800269c <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 800269c:	b590      	push	{r4, r7, lr}
 800269e:	b087      	sub	sp, #28
 80026a0:	af02      	add	r7, sp, #8
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 80026a6:	2300      	movs	r3, #0
 80026a8:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	781b      	ldrb	r3, [r3, #0]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d003      	beq.n	80026ba <ES_WIFI_StartClientConnection+0x1e>
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	781b      	ldrb	r3, [r3, #0]
 80026b6:	2b03      	cmp	r3, #3
 80026b8:	d105      	bne.n	80026c6 <ES_WIFI_StartClientConnection+0x2a>
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	885b      	ldrh	r3, [r3, #2]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d101      	bne.n	80026c6 <ES_WIFI_StartClientConnection+0x2a>
 80026c2:	2302      	movs	r3, #2
 80026c4:	e0c1      	b.n	800284a <ES_WIFI_StartClientConnection+0x1ae>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	785b      	ldrb	r3, [r3, #1]
 80026d0:	461a      	mov	r2, r3
 80026d2:	4960      	ldr	r1, [pc, #384]	@ (8002854 <ES_WIFI_StartClientConnection+0x1b8>)
 80026d4:	f00b fec2 	bl	800e45c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80026e4:	461a      	mov	r2, r3
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f7ff fd04 	bl	80020f4 <AT_ExecuteCommand>
 80026ec:	4603      	mov	r3, r0
 80026ee:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 80026f0:	7bfb      	ldrb	r3, [r7, #15]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d114      	bne.n	8002720 <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	461a      	mov	r2, r3
 8002702:	4955      	ldr	r1, [pc, #340]	@ (8002858 <ES_WIFI_StartClientConnection+0x1bc>)
 8002704:	f00b feaa 	bl	800e45c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002714:	461a      	mov	r2, r3
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f7ff fcec 	bl	80020f4 <AT_ExecuteCommand>
 800271c:	4603      	mov	r3, r0
 800271e:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8002720:	7bfb      	ldrb	r3, [r7, #15]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d114      	bne.n	8002750 <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	889b      	ldrh	r3, [r3, #4]
 8002730:	461a      	mov	r2, r3
 8002732:	494a      	ldr	r1, [pc, #296]	@ (800285c <ES_WIFI_StartClientConnection+0x1c0>)
 8002734:	f00b fe92 	bl	800e45c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002744:	461a      	mov	r2, r3
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f7ff fcd4 	bl	80020f4 <AT_ExecuteCommand>
 800274c:	4603      	mov	r3, r0
 800274e:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8002750:	7bfb      	ldrb	r3, [r7, #15]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d11c      	bne.n	8002790 <ES_WIFI_StartClientConnection+0xf4>
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d003      	beq.n	8002766 <ES_WIFI_StartClientConnection+0xca>
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	2b03      	cmp	r3, #3
 8002764:	d114      	bne.n	8002790 <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	885b      	ldrh	r3, [r3, #2]
 8002770:	461a      	mov	r2, r3
 8002772:	493b      	ldr	r1, [pc, #236]	@ (8002860 <ES_WIFI_StartClientConnection+0x1c4>)
 8002774:	f00b fe72 	bl	800e45c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002784:	461a      	mov	r2, r3
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f7ff fcb4 	bl	80020f4 <AT_ExecuteCommand>
 800278c:	4603      	mov	r3, r0
 800278e:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8002790:	7bfb      	ldrb	r3, [r7, #15]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d128      	bne.n	80027e8 <ES_WIFI_StartClientConnection+0x14c>
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d003      	beq.n	80027a6 <ES_WIFI_StartClientConnection+0x10a>
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	2b03      	cmp	r3, #3
 80027a4:	d120      	bne.n	80027e8 <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	799b      	ldrb	r3, [r3, #6]
 80027b0:	4619      	mov	r1, r3
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	79db      	ldrb	r3, [r3, #7]
 80027b6:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	7a1b      	ldrb	r3, [r3, #8]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80027bc:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	7a5b      	ldrb	r3, [r3, #9]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80027c2:	9301      	str	r3, [sp, #4]
 80027c4:	9200      	str	r2, [sp, #0]
 80027c6:	4623      	mov	r3, r4
 80027c8:	460a      	mov	r2, r1
 80027ca:	4926      	ldr	r1, [pc, #152]	@ (8002864 <ES_WIFI_StartClientConnection+0x1c8>)
 80027cc:	f00b fe46 	bl	800e45c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80027dc:	461a      	mov	r2, r3
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f7ff fc88 	bl	80020f4 <AT_ExecuteCommand>
 80027e4:	4603      	mov	r3, r0
 80027e6:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 80027e8:	7bfb      	ldrb	r3, [r7, #15]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d116      	bne.n	800281c <ES_WIFI_StartClientConnection+0x180>
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	2b03      	cmp	r3, #3
 80027f4:	d112      	bne.n	800281c <ES_WIFI_StartClientConnection+0x180>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80027fc:	491a      	ldr	r1, [pc, #104]	@ (8002868 <ES_WIFI_StartClientConnection+0x1cc>)
 80027fe:	4618      	mov	r0, r3
 8002800:	f00b fe2c 	bl	800e45c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002810:	461a      	mov	r2, r3
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f7ff fc6e 	bl	80020f4 <AT_ExecuteCommand>
 8002818:	4603      	mov	r3, r0
 800281a:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 800281c:	7bfb      	ldrb	r3, [r7, #15]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d112      	bne.n	8002848 <ES_WIFI_StartClientConnection+0x1ac>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002828:	4910      	ldr	r1, [pc, #64]	@ (800286c <ES_WIFI_StartClientConnection+0x1d0>)
 800282a:	4618      	mov	r0, r3
 800282c:	f00b fe16 	bl	800e45c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800283c:	461a      	mov	r2, r3
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f7ff fc58 	bl	80020f4 <AT_ExecuteCommand>
 8002844:	4603      	mov	r3, r0
 8002846:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 8002848:	7bfb      	ldrb	r3, [r7, #15]
}
 800284a:	4618      	mov	r0, r3
 800284c:	3714      	adds	r7, #20
 800284e:	46bd      	mov	sp, r7
 8002850:	bd90      	pop	{r4, r7, pc}
 8002852:	bf00      	nop
 8002854:	0800fc10 	.word	0x0800fc10
 8002858:	0800fc18 	.word	0x0800fc18
 800285c:	0800fc20 	.word	0x0800fc20
 8002860:	0800fc28 	.word	0x0800fc28
 8002864:	0800fc30 	.word	0x0800fc30
 8002868:	0800fc40 	.word	0x0800fc40
 800286c:	0800fc48 	.word	0x0800fc48

08002870 <ES_WIFI_SendData>:
  * @param  pdata: pointer to data
  * @param  len : length of the data to be sent
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen , uint16_t *SentLen , uint32_t Timeout)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b088      	sub	sp, #32
 8002874:	af02      	add	r7, sp, #8
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	607a      	str	r2, [r7, #4]
 800287a:	461a      	mov	r2, r3
 800287c:	460b      	mov	r3, r1
 800287e:	72fb      	strb	r3, [r7, #11]
 8002880:	4613      	mov	r3, r2
 8002882:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002884:	2302      	movs	r3, #2
 8002886:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8002888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288a:	2b00      	cmp	r3, #0
 800288c:	d102      	bne.n	8002894 <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 800288e:	2301      	movs	r3, #1
 8002890:	617b      	str	r3, [r7, #20]
 8002892:	e001      	b.n	8002898 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8002894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002896:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();
  if(Reqlen >= ES_WIFI_PAYLOAD_SIZE ) Reqlen= ES_WIFI_PAYLOAD_SIZE;
 8002898:	893b      	ldrh	r3, [r7, #8]
 800289a:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 800289e:	d302      	bcc.n	80028a6 <ES_WIFI_SendData+0x36>
 80028a0:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 80028a4:	813b      	strh	r3, [r7, #8]

  *SentLen = Reqlen;
 80028a6:	6a3b      	ldr	r3, [r7, #32]
 80028a8:	893a      	ldrh	r2, [r7, #8]
 80028aa:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80028b2:	7afa      	ldrb	r2, [r7, #11]
 80028b4:	4942      	ldr	r1, [pc, #264]	@ (80029c0 <ES_WIFI_SendData+0x150>)
 80028b6:	4618      	mov	r0, r3
 80028b8:	f00b fdd0 	bl	800e45c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80028c8:	461a      	mov	r2, r3
 80028ca:	68f8      	ldr	r0, [r7, #12]
 80028cc:	f7ff fc12 	bl	80020f4 <AT_ExecuteCommand>
 80028d0:	4603      	mov	r3, r0
 80028d2:	74fb      	strb	r3, [r7, #19]
  if(ret == ES_WIFI_STATUS_OK)
 80028d4:	7cfb      	ldrb	r3, [r7, #19]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d15e      	bne.n	8002998 <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80028e0:	697a      	ldr	r2, [r7, #20]
 80028e2:	4938      	ldr	r1, [pc, #224]	@ (80029c4 <ES_WIFI_SendData+0x154>)
 80028e4:	4618      	mov	r0, r3
 80028e6:	f00b fdb9 	bl	800e45c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80028f6:	461a      	mov	r2, r3
 80028f8:	68f8      	ldr	r0, [r7, #12]
 80028fa:	f7ff fbfb 	bl	80020f4 <AT_ExecuteCommand>
 80028fe:	4603      	mov	r3, r0
 8002900:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8002902:	7cfb      	ldrb	r3, [r7, #19]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d13d      	bne.n	8002984 <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData,"S3=%04d\r",Reqlen);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800290e:	893a      	ldrh	r2, [r7, #8]
 8002910:	492d      	ldr	r1, [pc, #180]	@ (80029c8 <ES_WIFI_SendData+0x158>)
 8002912:	4618      	mov	r0, r3
 8002914:	f00b fda2 	bl	800e45c <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002924:	893a      	ldrh	r2, [r7, #8]
 8002926:	9300      	str	r3, [sp, #0]
 8002928:	4613      	mov	r3, r2
 800292a:	687a      	ldr	r2, [r7, #4]
 800292c:	68f8      	ldr	r0, [r7, #12]
 800292e:	f7ff fc47 	bl	80021c0 <AT_RequestSendData>
 8002932:	4603      	mov	r3, r0
 8002934:	74fb      	strb	r3, [r7, #19]

      if(ret == ES_WIFI_STATUS_OK)
 8002936:	7cfb      	ldrb	r3, [r7, #19]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d119      	bne.n	8002970 <ES_WIFI_SendData+0x100>
      {
        if(strstr((char *)Obj->CmdData,"-1\r\n"))
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002942:	4922      	ldr	r1, [pc, #136]	@ (80029cc <ES_WIFI_SendData+0x15c>)
 8002944:	4618      	mov	r0, r3
 8002946:	f00b ff25 	bl	800e794 <strstr>
 800294a:	4603      	mov	r3, r0
 800294c:	2b00      	cmp	r3, #0
 800294e:	d02c      	beq.n	80029aa <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 8002950:	f640 024c 	movw	r2, #2124	@ 0x84c
 8002954:	491e      	ldr	r1, [pc, #120]	@ (80029d0 <ES_WIFI_SendData+0x160>)
 8002956:	481f      	ldr	r0, [pc, #124]	@ (80029d4 <ES_WIFI_SendData+0x164>)
 8002958:	f00b fd10 	bl	800e37c <iprintf>
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002962:	4619      	mov	r1, r3
 8002964:	481c      	ldr	r0, [pc, #112]	@ (80029d8 <ES_WIFI_SendData+0x168>)
 8002966:	f00b fd09 	bl	800e37c <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 800296a:	2302      	movs	r3, #2
 800296c:	74fb      	strb	r3, [r7, #19]
 800296e:	e01c      	b.n	80029aa <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 8002970:	f640 0252 	movw	r2, #2130	@ 0x852
 8002974:	4916      	ldr	r1, [pc, #88]	@ (80029d0 <ES_WIFI_SendData+0x160>)
 8002976:	4817      	ldr	r0, [pc, #92]	@ (80029d4 <ES_WIFI_SendData+0x164>)
 8002978:	f00b fd00 	bl	800e37c <iprintf>
 800297c:	4817      	ldr	r0, [pc, #92]	@ (80029dc <ES_WIFI_SendData+0x16c>)
 800297e:	f00b fd65 	bl	800e44c <puts>
 8002982:	e012      	b.n	80029aa <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 8002984:	f640 0257 	movw	r2, #2135	@ 0x857
 8002988:	4911      	ldr	r1, [pc, #68]	@ (80029d0 <ES_WIFI_SendData+0x160>)
 800298a:	4812      	ldr	r0, [pc, #72]	@ (80029d4 <ES_WIFI_SendData+0x164>)
 800298c:	f00b fcf6 	bl	800e37c <iprintf>
 8002990:	4813      	ldr	r0, [pc, #76]	@ (80029e0 <ES_WIFI_SendData+0x170>)
 8002992:	f00b fd5b 	bl	800e44c <puts>
 8002996:	e008      	b.n	80029aa <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 8002998:	f640 025c 	movw	r2, #2140	@ 0x85c
 800299c:	490c      	ldr	r1, [pc, #48]	@ (80029d0 <ES_WIFI_SendData+0x160>)
 800299e:	480d      	ldr	r0, [pc, #52]	@ (80029d4 <ES_WIFI_SendData+0x164>)
 80029a0:	f00b fcec 	bl	800e37c <iprintf>
 80029a4:	480f      	ldr	r0, [pc, #60]	@ (80029e4 <ES_WIFI_SendData+0x174>)
 80029a6:	f00b fd51 	bl	800e44c <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 80029aa:	7cfb      	ldrb	r3, [r7, #19]
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	d102      	bne.n	80029b6 <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 80029b0:	6a3b      	ldr	r3, [r7, #32]
 80029b2:	2200      	movs	r2, #0
 80029b4:	801a      	strh	r2, [r3, #0]
  }
  UNLOCK_WIFI();
  return ret;
 80029b6:	7cfb      	ldrb	r3, [r7, #19]
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3718      	adds	r7, #24
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	0800fc10 	.word	0x0800fc10
 80029c4:	0800fdcc 	.word	0x0800fdcc
 80029c8:	0800fdd4 	.word	0x0800fdd4
 80029cc:	0800fde0 	.word	0x0800fde0
 80029d0:	0800fca0 	.word	0x0800fca0
 80029d4:	0800fcc0 	.word	0x0800fcc0
 80029d8:	0800fde8 	.word	0x0800fde8
 80029dc:	0800fe04 	.word	0x0800fe04
 80029e0:	0800fe20 	.word	0x0800fe20
 80029e4:	0800fe34 	.word	0x0800fe34

080029e8 <ES_WIFI_ReceiveData>:
  * @param  pdata: pointer to data
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *Receivedlen, uint32_t Timeout)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b088      	sub	sp, #32
 80029ec:	af02      	add	r7, sp, #8
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	607a      	str	r2, [r7, #4]
 80029f2:	461a      	mov	r2, r3
 80029f4:	460b      	mov	r3, r1
 80029f6:	72fb      	strb	r3, [r7, #11]
 80029f8:	4613      	mov	r3, r2
 80029fa:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 80029fc:	2302      	movs	r3, #2
 80029fe:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8002a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d102      	bne.n	8002a0c <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 8002a06:	2301      	movs	r3, #1
 8002a08:	617b      	str	r3, [r7, #20]
 8002a0a:	e001      	b.n	8002a10 <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8002a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0e:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if(Reqlen <= ES_WIFI_PAYLOAD_SIZE )
 8002a10:	893b      	ldrh	r3, [r7, #8]
 8002a12:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8002a16:	f200 808b 	bhi.w	8002b30 <ES_WIFI_ReceiveData+0x148>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a20:	7afa      	ldrb	r2, [r7, #11]
 8002a22:	4946      	ldr	r1, [pc, #280]	@ (8002b3c <ES_WIFI_ReceiveData+0x154>)
 8002a24:	4618      	mov	r0, r3
 8002a26:	f00b fd19 	bl	800e45c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a36:	461a      	mov	r2, r3
 8002a38:	68f8      	ldr	r0, [r7, #12]
 8002a3a:	f7ff fb5b 	bl	80020f4 <AT_ExecuteCommand>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8002a42:	7cfb      	ldrb	r3, [r7, #19]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d165      	bne.n	8002b14 <ES_WIFI_ReceiveData+0x12c>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a4e:	893a      	ldrh	r2, [r7, #8]
 8002a50:	493b      	ldr	r1, [pc, #236]	@ (8002b40 <ES_WIFI_ReceiveData+0x158>)
 8002a52:	4618      	mov	r0, r3
 8002a54:	f00b fd02 	bl	800e45c <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a64:	461a      	mov	r2, r3
 8002a66:	68f8      	ldr	r0, [r7, #12]
 8002a68:	f7ff fb44 	bl	80020f4 <AT_ExecuteCommand>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	74fb      	strb	r3, [r7, #19]
      if(ret == ES_WIFI_STATUS_OK)
 8002a70:	7cfb      	ldrb	r3, [r7, #19]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d141      	bne.n	8002afa <ES_WIFI_ReceiveData+0x112>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a7c:	697a      	ldr	r2, [r7, #20]
 8002a7e:	4931      	ldr	r1, [pc, #196]	@ (8002b44 <ES_WIFI_ReceiveData+0x15c>)
 8002a80:	4618      	mov	r0, r3
 8002a82:	f00b fceb 	bl	800e45c <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a92:	461a      	mov	r2, r3
 8002a94:	68f8      	ldr	r0, [r7, #12]
 8002a96:	f7ff fb2d 	bl	80020f4 <AT_ExecuteCommand>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	74fb      	strb	r3, [r7, #19]
        if(ret == ES_WIFI_STATUS_OK)
 8002a9e:	7cfb      	ldrb	r3, [r7, #19]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d120      	bne.n	8002ae6 <ES_WIFI_ReceiveData+0xfe>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002aaa:	4927      	ldr	r1, [pc, #156]	@ (8002b48 <ES_WIFI_ReceiveData+0x160>)
 8002aac:	4618      	mov	r0, r3
 8002aae:	f00b fcd5 	bl	800e45c <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002ab8:	893a      	ldrh	r2, [r7, #8]
 8002aba:	6a3b      	ldr	r3, [r7, #32]
 8002abc:	9300      	str	r3, [sp, #0]
 8002abe:	4613      	mov	r3, r2
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	68f8      	ldr	r0, [r7, #12]
 8002ac4:	f7ff fbf2 	bl	80022ac <AT_RequestReceiveData>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	74fb      	strb	r3, [r7, #19]
          if (ret != ES_WIFI_STATUS_OK)
 8002acc:	7cfb      	ldrb	r3, [r7, #19]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d02e      	beq.n	8002b30 <ES_WIFI_ReceiveData+0x148>
          {
            DEBUG("AT_RequestReceiveData  failed\n");
 8002ad2:	f640 02ed 	movw	r2, #2285	@ 0x8ed
 8002ad6:	491d      	ldr	r1, [pc, #116]	@ (8002b4c <ES_WIFI_ReceiveData+0x164>)
 8002ad8:	481d      	ldr	r0, [pc, #116]	@ (8002b50 <ES_WIFI_ReceiveData+0x168>)
 8002ada:	f00b fc4f 	bl	800e37c <iprintf>
 8002ade:	481d      	ldr	r0, [pc, #116]	@ (8002b54 <ES_WIFI_ReceiveData+0x16c>)
 8002ae0:	f00b fcb4 	bl	800e44c <puts>
 8002ae4:	e024      	b.n	8002b30 <ES_WIFI_ReceiveData+0x148>
          }
        }
        else
        {
         DEBUG("setting timeout failed\n");
 8002ae6:	f640 02f2 	movw	r2, #2290	@ 0x8f2
 8002aea:	4918      	ldr	r1, [pc, #96]	@ (8002b4c <ES_WIFI_ReceiveData+0x164>)
 8002aec:	4818      	ldr	r0, [pc, #96]	@ (8002b50 <ES_WIFI_ReceiveData+0x168>)
 8002aee:	f00b fc45 	bl	800e37c <iprintf>
 8002af2:	4819      	ldr	r0, [pc, #100]	@ (8002b58 <ES_WIFI_ReceiveData+0x170>)
 8002af4:	f00b fcaa 	bl	800e44c <puts>
 8002af8:	e01a      	b.n	8002b30 <ES_WIFI_ReceiveData+0x148>
        }
      }
      else
      {
        DEBUG("setting requested len failed\n");
 8002afa:	f640 02f7 	movw	r2, #2295	@ 0x8f7
 8002afe:	4913      	ldr	r1, [pc, #76]	@ (8002b4c <ES_WIFI_ReceiveData+0x164>)
 8002b00:	4813      	ldr	r0, [pc, #76]	@ (8002b50 <ES_WIFI_ReceiveData+0x168>)
 8002b02:	f00b fc3b 	bl	800e37c <iprintf>
 8002b06:	4815      	ldr	r0, [pc, #84]	@ (8002b5c <ES_WIFI_ReceiveData+0x174>)
 8002b08:	f00b fca0 	bl	800e44c <puts>
        *Receivedlen = 0;
 8002b0c:	6a3b      	ldr	r3, [r7, #32]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	801a      	strh	r2, [r3, #0]
 8002b12:	e00d      	b.n	8002b30 <ES_WIFI_ReceiveData+0x148>
      }
    }
    else
    {
      DEBUG("setting socket for read failed\n");
 8002b14:	f640 02fd 	movw	r2, #2301	@ 0x8fd
 8002b18:	490c      	ldr	r1, [pc, #48]	@ (8002b4c <ES_WIFI_ReceiveData+0x164>)
 8002b1a:	480d      	ldr	r0, [pc, #52]	@ (8002b50 <ES_WIFI_ReceiveData+0x168>)
 8002b1c:	f00b fc2e 	bl	800e37c <iprintf>
 8002b20:	480f      	ldr	r0, [pc, #60]	@ (8002b60 <ES_WIFI_ReceiveData+0x178>)
 8002b22:	f00b fc93 	bl	800e44c <puts>
      issue15++;
 8002b26:	4b0f      	ldr	r3, [pc, #60]	@ (8002b64 <ES_WIFI_ReceiveData+0x17c>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002b64 <ES_WIFI_ReceiveData+0x17c>)
 8002b2e:	6013      	str	r3, [r2, #0]
    }
  }
  UNLOCK_WIFI();
  return ret;
 8002b30:	7cfb      	ldrb	r3, [r7, #19]
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3718      	adds	r7, #24
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	0800fc10 	.word	0x0800fc10
 8002b40:	0800fe58 	.word	0x0800fe58
 8002b44:	0800fe60 	.word	0x0800fe60
 8002b48:	0800fe68 	.word	0x0800fe68
 8002b4c:	0800fca0 	.word	0x0800fca0
 8002b50:	0800fcc0 	.word	0x0800fcc0
 8002b54:	0800fe6c 	.word	0x0800fe6c
 8002b58:	0800fe8c 	.word	0x0800fe8c
 8002b5c:	0800fea4 	.word	0x0800fea4
 8002b60:	0800fec4 	.word	0x0800fec4
 8002b64:	20000c08 	.word	0x20000c08

08002b68 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b08c      	sub	sp, #48	@ 0x30
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 8002b70:	4b57      	ldr	r3, [pc, #348]	@ (8002cd0 <SPI_WIFI_MspInit+0x168>)
 8002b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b74:	4a56      	ldr	r2, [pc, #344]	@ (8002cd0 <SPI_WIFI_MspInit+0x168>)
 8002b76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b7c:	4b54      	ldr	r3, [pc, #336]	@ (8002cd0 <SPI_WIFI_MspInit+0x168>)
 8002b7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b84:	61bb      	str	r3, [r7, #24]
 8002b86:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b88:	4b51      	ldr	r3, [pc, #324]	@ (8002cd0 <SPI_WIFI_MspInit+0x168>)
 8002b8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b8c:	4a50      	ldr	r2, [pc, #320]	@ (8002cd0 <SPI_WIFI_MspInit+0x168>)
 8002b8e:	f043 0302 	orr.w	r3, r3, #2
 8002b92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b94:	4b4e      	ldr	r3, [pc, #312]	@ (8002cd0 <SPI_WIFI_MspInit+0x168>)
 8002b96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b98:	f003 0302 	and.w	r3, r3, #2
 8002b9c:	617b      	str	r3, [r7, #20]
 8002b9e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ba0:	4b4b      	ldr	r3, [pc, #300]	@ (8002cd0 <SPI_WIFI_MspInit+0x168>)
 8002ba2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ba4:	4a4a      	ldr	r2, [pc, #296]	@ (8002cd0 <SPI_WIFI_MspInit+0x168>)
 8002ba6:	f043 0304 	orr.w	r3, r3, #4
 8002baa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bac:	4b48      	ldr	r3, [pc, #288]	@ (8002cd0 <SPI_WIFI_MspInit+0x168>)
 8002bae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bb0:	f003 0304 	and.w	r3, r3, #4
 8002bb4:	613b      	str	r3, [r7, #16]
 8002bb6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002bb8:	4b45      	ldr	r3, [pc, #276]	@ (8002cd0 <SPI_WIFI_MspInit+0x168>)
 8002bba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bbc:	4a44      	ldr	r2, [pc, #272]	@ (8002cd0 <SPI_WIFI_MspInit+0x168>)
 8002bbe:	f043 0310 	orr.w	r3, r3, #16
 8002bc2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bc4:	4b42      	ldr	r3, [pc, #264]	@ (8002cd0 <SPI_WIFI_MspInit+0x168>)
 8002bc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bc8:	f003 0310 	and.w	r3, r3, #16
 8002bcc:	60fb      	str	r3, [r7, #12]
 8002bce:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002bd6:	483f      	ldr	r0, [pc, #252]	@ (8002cd4 <SPI_WIFI_MspInit+0x16c>)
 8002bd8:	f001 f988 	bl	8003eec <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8002bdc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002be0:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8002be2:	2301      	movs	r3, #1
 8002be4:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002be6:	2300      	movs	r3, #0
 8002be8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8002bea:	2300      	movs	r3, #0
 8002bec:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 8002bee:	f107 031c 	add.w	r3, r7, #28
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	4837      	ldr	r0, [pc, #220]	@ (8002cd4 <SPI_WIFI_MspInit+0x16c>)
 8002bf6:	f000 fec3 	bl	8003980 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 8002bfe:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002c02:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002c04:	2300      	movs	r3, #0
 8002c06:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8002c0c:	f107 031c 	add.w	r3, r7, #28
 8002c10:	4619      	mov	r1, r3
 8002c12:	4831      	ldr	r0, [pc, #196]	@ (8002cd8 <SPI_WIFI_MspInit+0x170>)
 8002c14:	f000 feb4 	bl	8003980 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8002c18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c1c:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002c22:	2300      	movs	r3, #0
 8002c24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8002c26:	2300      	movs	r3, #0
 8002c28:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = 0;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8002c2e:	f107 031c 	add.w	r3, r7, #28
 8002c32:	4619      	mov	r1, r3
 8002c34:	4828      	ldr	r0, [pc, #160]	@ (8002cd8 <SPI_WIFI_MspInit+0x170>)
 8002c36:	f000 fea3 	bl	8003980 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	2101      	movs	r1, #1
 8002c3e:	4826      	ldr	r0, [pc, #152]	@ (8002cd8 <SPI_WIFI_MspInit+0x170>)
 8002c40:	f001 f954 	bl	8003eec <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8002c44:	2301      	movs	r3, #1
 8002c46:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002c50:	2301      	movs	r3, #1
 8002c52:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8002c54:	f107 031c 	add.w	r3, r7, #28
 8002c58:	4619      	mov	r1, r3
 8002c5a:	481f      	ldr	r0, [pc, #124]	@ (8002cd8 <SPI_WIFI_MspInit+0x170>)
 8002c5c:	f000 fe90 	bl	8003980 <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 8002c60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c64:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8002c66:	2302      	movs	r3, #2
 8002c68:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8002c72:	2306      	movs	r3, #6
 8002c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 8002c76:	f107 031c 	add.w	r3, r7, #28
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	4817      	ldr	r0, [pc, #92]	@ (8002cdc <SPI_WIFI_MspInit+0x174>)
 8002c7e:	f000 fe7f 	bl	8003980 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 8002c82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c86:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8002c88:	2302      	movs	r3, #2
 8002c8a:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002c90:	2301      	movs	r3, #1
 8002c92:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8002c94:	2306      	movs	r3, #6
 8002c96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8002c98:	f107 031c 	add.w	r3, r7, #28
 8002c9c:	4619      	mov	r1, r3
 8002c9e:	480f      	ldr	r0, [pc, #60]	@ (8002cdc <SPI_WIFI_MspInit+0x174>)
 8002ca0:	f000 fe6e 	bl	8003980 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 8002ca4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002ca8:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8002caa:	2302      	movs	r3, #2
 8002cac:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8002cb6:	2306      	movs	r3, #6
 8002cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 8002cba:	f107 031c 	add.w	r3, r7, #28
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	4806      	ldr	r0, [pc, #24]	@ (8002cdc <SPI_WIFI_MspInit+0x174>)
 8002cc2:	f000 fe5d 	bl	8003980 <HAL_GPIO_Init>
}
 8002cc6:	bf00      	nop
 8002cc8:	3730      	adds	r7, #48	@ 0x30
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	40021000 	.word	0x40021000
 8002cd4:	48000400 	.word	0x48000400
 8002cd8:	48001000 	.word	0x48001000
 8002cdc:	48000800 	.word	0x48000800

08002ce0 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 8002cea:	2300      	movs	r3, #0
 8002cec:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 8002cee:	88fb      	ldrh	r3, [r7, #6]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d145      	bne.n	8002d80 <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 8002cf4:	4b27      	ldr	r3, [pc, #156]	@ (8002d94 <SPI_WIFI_Init+0xb4>)
 8002cf6:	4a28      	ldr	r2, [pc, #160]	@ (8002d98 <SPI_WIFI_Init+0xb8>)
 8002cf8:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 8002cfa:	4826      	ldr	r0, [pc, #152]	@ (8002d94 <SPI_WIFI_Init+0xb4>)
 8002cfc:	f7ff ff34 	bl	8002b68 <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 8002d00:	4b24      	ldr	r3, [pc, #144]	@ (8002d94 <SPI_WIFI_Init+0xb4>)
 8002d02:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002d06:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8002d08:	4b22      	ldr	r3, [pc, #136]	@ (8002d94 <SPI_WIFI_Init+0xb4>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 8002d0e:	4b21      	ldr	r3, [pc, #132]	@ (8002d94 <SPI_WIFI_Init+0xb4>)
 8002d10:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8002d14:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8002d16:	4b1f      	ldr	r3, [pc, #124]	@ (8002d94 <SPI_WIFI_Init+0xb4>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8002d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8002d94 <SPI_WIFI_Init+0xb4>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 8002d22:	4b1c      	ldr	r3, [pc, #112]	@ (8002d94 <SPI_WIFI_Init+0xb4>)
 8002d24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d28:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 8002d2a:	4b1a      	ldr	r3, [pc, #104]	@ (8002d94 <SPI_WIFI_Init+0xb4>)
 8002d2c:	2210      	movs	r2, #16
 8002d2e:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8002d30:	4b18      	ldr	r3, [pc, #96]	@ (8002d94 <SPI_WIFI_Init+0xb4>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 8002d36:	4b17      	ldr	r3, [pc, #92]	@ (8002d94 <SPI_WIFI_Init+0xb4>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8002d3c:	4b15      	ldr	r3, [pc, #84]	@ (8002d94 <SPI_WIFI_Init+0xb4>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi.Init.CRCPolynomial     = 0;
 8002d42:	4b14      	ldr	r3, [pc, #80]	@ (8002d94 <SPI_WIFI_Init+0xb4>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	62da      	str	r2, [r3, #44]	@ 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8002d48:	4812      	ldr	r0, [pc, #72]	@ (8002d94 <SPI_WIFI_Init+0xb4>)
 8002d4a:	f002 ffa3 	bl	8005c94 <HAL_SPI_Init>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d002      	beq.n	8002d5a <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8002d54:	f04f 33ff 	mov.w	r3, #4294967295
 8002d58:	e018      	b.n	8002d8c <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, 5, 0x00);
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	2105      	movs	r1, #5
 8002d5e:	2007      	movs	r0, #7
 8002d60:	f000 fc88 	bl	8003674 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 8002d64:	2007      	movs	r0, #7
 8002d66:	f000 fca1 	bl	80036ac <HAL_NVIC_EnableIRQ>
     
     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, 5, 0);
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	2105      	movs	r1, #5
 8002d6e:	2033      	movs	r0, #51	@ 0x33
 8002d70:	f000 fc80 	bl	8003674 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 8002d74:	2033      	movs	r0, #51	@ 0x33
 8002d76:	f000 fc99 	bl	80036ac <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 8002d7a:	200a      	movs	r0, #10
 8002d7c:	f000 f9fe 	bl	800317c <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 8002d80:	f000 f80c 	bl	8002d9c <SPI_WIFI_ResetModule>
 8002d84:	4603      	mov	r3, r0
 8002d86:	73fb      	strb	r3, [r7, #15]

  return rc;
 8002d88:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3710      	adds	r7, #16
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	20000c0c 	.word	0x20000c0c
 8002d98:	40003c00 	.word	0x40003c00

08002d9c <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 8002da2:	f000 fb5b 	bl	800345c <HAL_GetTick>
 8002da6:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 8002da8:	2300      	movs	r3, #0
 8002daa:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 8002dac:	2200      	movs	r2, #0
 8002dae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002db2:	4830      	ldr	r0, [pc, #192]	@ (8002e74 <SPI_WIFI_ResetModule+0xd8>)
 8002db4:	f001 f89a 	bl	8003eec <HAL_GPIO_WritePin>
 8002db8:	200a      	movs	r0, #10
 8002dba:	f000 fb5b 	bl	8003474 <HAL_Delay>
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002dc4:	482b      	ldr	r0, [pc, #172]	@ (8002e74 <SPI_WIFI_ResetModule+0xd8>)
 8002dc6:	f001 f891 	bl	8003eec <HAL_GPIO_WritePin>
 8002dca:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002dce:	f000 fb51 	bl	8003474 <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	2101      	movs	r1, #1
 8002dd6:	4827      	ldr	r0, [pc, #156]	@ (8002e74 <SPI_WIFI_ResetModule+0xd8>)
 8002dd8:	f001 f888 	bl	8003eec <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8002ddc:	200f      	movs	r0, #15
 8002dde:	f000 f9cd 	bl	800317c <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 8002de2:	e020      	b.n	8002e26 <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 8002de4:	7bfb      	ldrb	r3, [r7, #15]
 8002de6:	463a      	mov	r2, r7
 8002de8:	18d1      	adds	r1, r2, r3
 8002dea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002dee:	2201      	movs	r2, #1
 8002df0:	4821      	ldr	r0, [pc, #132]	@ (8002e78 <SPI_WIFI_ResetModule+0xdc>)
 8002df2:	f003 f81a 	bl	8005e2a <HAL_SPI_Receive>
 8002df6:	4603      	mov	r3, r0
 8002df8:	71fb      	strb	r3, [r7, #7]
    count += 2;
 8002dfa:	7bfb      	ldrb	r3, [r7, #15]
 8002dfc:	3302      	adds	r3, #2
 8002dfe:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 8002e00:	f000 fb2c 	bl	800345c <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e0e:	d202      	bcs.n	8002e16 <SPI_WIFI_ResetModule+0x7a>
 8002e10:	79fb      	ldrb	r3, [r7, #7]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d007      	beq.n	8002e26 <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 8002e16:	2201      	movs	r2, #1
 8002e18:	2101      	movs	r1, #1
 8002e1a:	4816      	ldr	r0, [pc, #88]	@ (8002e74 <SPI_WIFI_ResetModule+0xd8>)
 8002e1c:	f001 f866 	bl	8003eec <HAL_GPIO_WritePin>
      return -1;
 8002e20:	f04f 33ff 	mov.w	r3, #4294967295
 8002e24:	e021      	b.n	8002e6a <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 8002e26:	2102      	movs	r1, #2
 8002e28:	4812      	ldr	r0, [pc, #72]	@ (8002e74 <SPI_WIFI_ResetModule+0xd8>)
 8002e2a:	f001 f847 	bl	8003ebc <HAL_GPIO_ReadPin>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d0d7      	beq.n	8002de4 <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 8002e34:	2201      	movs	r2, #1
 8002e36:	2101      	movs	r1, #1
 8002e38:	480e      	ldr	r0, [pc, #56]	@ (8002e74 <SPI_WIFI_ResetModule+0xd8>)
 8002e3a:	f001 f857 	bl	8003eec <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8002e3e:	783b      	ldrb	r3, [r7, #0]
 8002e40:	2b15      	cmp	r3, #21
 8002e42:	d10e      	bne.n	8002e62 <SPI_WIFI_ResetModule+0xc6>
 8002e44:	787b      	ldrb	r3, [r7, #1]
 8002e46:	2b15      	cmp	r3, #21
 8002e48:	d10b      	bne.n	8002e62 <SPI_WIFI_ResetModule+0xc6>
 8002e4a:	78bb      	ldrb	r3, [r7, #2]
 8002e4c:	2b0d      	cmp	r3, #13
 8002e4e:	d108      	bne.n	8002e62 <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8002e50:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8002e52:	2b0a      	cmp	r3, #10
 8002e54:	d105      	bne.n	8002e62 <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8002e56:	793b      	ldrb	r3, [r7, #4]
 8002e58:	2b3e      	cmp	r3, #62	@ 0x3e
 8002e5a:	d102      	bne.n	8002e62 <SPI_WIFI_ResetModule+0xc6>
 8002e5c:	797b      	ldrb	r3, [r7, #5]
 8002e5e:	2b20      	cmp	r3, #32
 8002e60:	d002      	beq.n	8002e68 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 8002e62:	f04f 33ff 	mov.w	r3, #4294967295
 8002e66:	e000      	b.n	8002e6a <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3710      	adds	r7, #16
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	48001000 	.word	0x48001000
 8002e78:	20000c0c 	.word	0x20000c0c

08002e7c <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 8002e80:	4802      	ldr	r0, [pc, #8]	@ (8002e8c <SPI_WIFI_DeInit+0x10>)
 8002e82:	f002 ffaa 	bl	8005dda <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 8002e86:	2300      	movs	r3, #0
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	bd80      	pop	{r7, pc}
 8002e8c:	20000c0c 	.word	0x20000c0c

08002e90 <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 8002e98:	f000 fae0 	bl	800345c <HAL_GetTick>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 8002ea0:	e00a      	b.n	8002eb8 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8002ea2:	f000 fadb 	bl	800345c <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	1ad2      	subs	r2, r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d902      	bls.n	8002eb8 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 8002eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8002eb6:	e007      	b.n	8002ec8 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 8002eb8:	2102      	movs	r1, #2
 8002eba:	4805      	ldr	r0, [pc, #20]	@ (8002ed0 <wait_cmddata_rdy_high+0x40>)
 8002ebc:	f000 fffe 	bl	8003ebc <HAL_GPIO_ReadPin>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d1ed      	bne.n	8002ea2 <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3710      	adds	r7, #16
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	48001000 	.word	0x48001000

08002ed4 <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8002edc:	f000 fabe 	bl	800345c <HAL_GetTick>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 8002ee4:	e00a      	b.n	8002efc <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8002ee6:	f000 fab9 	bl	800345c <HAL_GetTick>
 8002eea:	4602      	mov	r2, r0
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	1ad2      	subs	r2, r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d902      	bls.n	8002efc <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 8002ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8002efa:	e004      	b.n	8002f06 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 8002efc:	4b04      	ldr	r3, [pc, #16]	@ (8002f10 <wait_cmddata_rdy_rising_event+0x3c>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d0f0      	beq.n	8002ee6 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 8002f04:	2300      	movs	r3, #0
#endif
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	20000c78 	.word	0x20000c78

08002f14 <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8002f1c:	f000 fa9e 	bl	800345c <HAL_GetTick>
 8002f20:	4603      	mov	r3, r0
 8002f22:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 8002f24:	e00a      	b.n	8002f3c <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8002f26:	f000 fa99 	bl	800345c <HAL_GetTick>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	1ad2      	subs	r2, r2, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d902      	bls.n	8002f3c <wait_spi_rx_event+0x28>
    {
      return -1;
 8002f36:	f04f 33ff 	mov.w	r3, #4294967295
 8002f3a:	e004      	b.n	8002f46 <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 8002f3c:	4b04      	ldr	r3, [pc, #16]	@ (8002f50 <wait_spi_rx_event+0x3c>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d0f0      	beq.n	8002f26 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 8002f44:	2300      	movs	r3, #0
#endif
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3710      	adds	r7, #16
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	20000c70 	.word	0x20000c70

08002f54 <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8002f5c:	f000 fa7e 	bl	800345c <HAL_GetTick>
 8002f60:	4603      	mov	r3, r0
 8002f62:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 8002f64:	e00a      	b.n	8002f7c <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8002f66:	f000 fa79 	bl	800345c <HAL_GetTick>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	1ad2      	subs	r2, r2, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d902      	bls.n	8002f7c <wait_spi_tx_event+0x28>
    {
      return -1;
 8002f76:	f04f 33ff 	mov.w	r3, #4294967295
 8002f7a:	e004      	b.n	8002f86 <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 8002f7c:	4b04      	ldr	r3, [pc, #16]	@ (8002f90 <wait_spi_tx_event+0x3c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d0f0      	beq.n	8002f66 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 8002f84:	2300      	movs	r3, #0
#endif
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3710      	adds	r7, #16
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	20000c74 	.word	0x20000c74

08002f94 <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b086      	sub	sp, #24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	460b      	mov	r3, r1
 8002f9e:	607a      	str	r2, [r7, #4]
 8002fa0:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	2101      	movs	r1, #1
 8002faa:	4834      	ldr	r0, [pc, #208]	@ (800307c <SPI_WIFI_ReceiveData+0xe8>)
 8002fac:	f000 ff9e 	bl	8003eec <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8002fb0:	2003      	movs	r0, #3
 8002fb2:	f000 f8e3 	bl	800317c <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f7ff ff8b 	bl	8002ed4 <wait_cmddata_rdy_rising_event>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	da02      	bge.n	8002fca <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 8002fc4:	f06f 0302 	mvn.w	r3, #2
 8002fc8:	e054      	b.n	8003074 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8002fca:	2200      	movs	r2, #0
 8002fcc:	2101      	movs	r1, #1
 8002fce:	482b      	ldr	r0, [pc, #172]	@ (800307c <SPI_WIFI_ReceiveData+0xe8>)
 8002fd0:	f000 ff8c 	bl	8003eec <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8002fd4:	200f      	movs	r0, #15
 8002fd6:	f000 f8d1 	bl	800317c <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 8002fda:	e03d      	b.n	8003058 <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 8002fdc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002fe0:	897b      	ldrh	r3, [r7, #10]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	db02      	blt.n	8002fec <SPI_WIFI_ReceiveData+0x58>
 8002fe6:	897b      	ldrh	r3, [r7, #10]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d13c      	bne.n	8003066 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 8002fec:	4b24      	ldr	r3, [pc, #144]	@ (8003080 <SPI_WIFI_ReceiveData+0xec>)
 8002fee:	2201      	movs	r2, #1
 8002ff0:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 8002ff2:	f107 0314 	add.w	r3, r7, #20
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	4822      	ldr	r0, [pc, #136]	@ (8003084 <SPI_WIFI_ReceiveData+0xf0>)
 8002ffc:	f003 faf4 	bl	80065e8 <HAL_SPI_Receive_IT>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d007      	beq.n	8003016 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 8003006:	2201      	movs	r2, #1
 8003008:	2101      	movs	r1, #1
 800300a:	481c      	ldr	r0, [pc, #112]	@ (800307c <SPI_WIFI_ReceiveData+0xe8>)
 800300c:	f000 ff6e 	bl	8003eec <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 8003010:	f04f 33ff 	mov.w	r3, #4294967295
 8003014:	e02e      	b.n	8003074 <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4618      	mov	r0, r3
 800301a:	f7ff ff7b 	bl	8002f14 <wait_spi_rx_event>

      pData[0] = tmp[0];
 800301e:	7d3a      	ldrb	r2, [r7, #20]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	3301      	adds	r3, #1
 8003028:	7d7a      	ldrb	r2, [r7, #21]
 800302a:	701a      	strb	r2, [r3, #0]
      length += 2;
 800302c:	8afb      	ldrh	r3, [r7, #22]
 800302e:	3302      	adds	r3, #2
 8003030:	b29b      	uxth	r3, r3
 8003032:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	3302      	adds	r3, #2
 8003038:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 800303a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800303e:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8003042:	db09      	blt.n	8003058 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 8003044:	2201      	movs	r2, #1
 8003046:	2101      	movs	r1, #1
 8003048:	480c      	ldr	r0, [pc, #48]	@ (800307c <SPI_WIFI_ReceiveData+0xe8>)
 800304a:	f000 ff4f 	bl	8003eec <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 800304e:	f7ff fea5 	bl	8002d9c <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 8003052:	f06f 0303 	mvn.w	r3, #3
 8003056:	e00d      	b.n	8003074 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 8003058:	2102      	movs	r1, #2
 800305a:	4808      	ldr	r0, [pc, #32]	@ (800307c <SPI_WIFI_ReceiveData+0xe8>)
 800305c:	f000 ff2e 	bl	8003ebc <HAL_GPIO_ReadPin>
 8003060:	4603      	mov	r3, r0
 8003062:	2b01      	cmp	r3, #1
 8003064:	d0ba      	beq.n	8002fdc <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 8003066:	2201      	movs	r2, #1
 8003068:	2101      	movs	r1, #1
 800306a:	4804      	ldr	r0, [pc, #16]	@ (800307c <SPI_WIFI_ReceiveData+0xe8>)
 800306c:	f000 ff3e 	bl	8003eec <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 8003070:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8003074:	4618      	mov	r0, r3
 8003076:	3718      	adds	r7, #24
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	48001000 	.word	0x48001000
 8003080:	20000c70 	.word	0x20000c70
 8003084:	20000c0c 	.word	0x20000c0c

08003088 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b086      	sub	sp, #24
 800308c:	af00      	add	r7, sp, #0
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	460b      	mov	r3, r1
 8003092:	607a      	str	r2, [r7, #4]
 8003094:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4618      	mov	r0, r3
 800309a:	f7ff fef9 	bl	8002e90 <wait_cmddata_rdy_high>
 800309e:	4603      	mov	r3, r0
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	da02      	bge.n	80030aa <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 80030a4:	f04f 33ff 	mov.w	r3, #4294967295
 80030a8:	e04f      	b.n	800314a <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 80030aa:	4b2a      	ldr	r3, [pc, #168]	@ (8003154 <SPI_WIFI_SendData+0xcc>)
 80030ac:	2201      	movs	r2, #1
 80030ae:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 80030b0:	2200      	movs	r2, #0
 80030b2:	2101      	movs	r1, #1
 80030b4:	4828      	ldr	r0, [pc, #160]	@ (8003158 <SPI_WIFI_SendData+0xd0>)
 80030b6:	f000 ff19 	bl	8003eec <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 80030ba:	200f      	movs	r0, #15
 80030bc:	f000 f85e 	bl	800317c <SPI_WIFI_DelayUs>
  if (len > 1)
 80030c0:	897b      	ldrh	r3, [r7, #10]
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d919      	bls.n	80030fa <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 80030c6:	4b25      	ldr	r3, [pc, #148]	@ (800315c <SPI_WIFI_SendData+0xd4>)
 80030c8:	2201      	movs	r2, #1
 80030ca:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len/2) != HAL_OK)
 80030cc:	897b      	ldrh	r3, [r7, #10]
 80030ce:	085b      	lsrs	r3, r3, #1
 80030d0:	b29b      	uxth	r3, r3
 80030d2:	461a      	mov	r2, r3
 80030d4:	68f9      	ldr	r1, [r7, #12]
 80030d6:	4822      	ldr	r0, [pc, #136]	@ (8003160 <SPI_WIFI_SendData+0xd8>)
 80030d8:	f003 f9fe 	bl	80064d8 <HAL_SPI_Transmit_IT>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d007      	beq.n	80030f2 <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 80030e2:	2201      	movs	r2, #1
 80030e4:	2101      	movs	r1, #1
 80030e6:	481c      	ldr	r0, [pc, #112]	@ (8003158 <SPI_WIFI_SendData+0xd0>)
 80030e8:	f000 ff00 	bl	8003eec <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 80030ec:	f04f 33ff 	mov.w	r3, #4294967295
 80030f0:	e02b      	b.n	800314a <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f7ff ff2d 	bl	8002f54 <wait_spi_tx_event>
  }
  
  if ( len & 1)
 80030fa:	897b      	ldrh	r3, [r7, #10]
 80030fc:	f003 0301 	and.w	r3, r3, #1
 8003100:	2b00      	cmp	r3, #0
 8003102:	d020      	beq.n	8003146 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 8003104:	897b      	ldrh	r3, [r7, #10]
 8003106:	3b01      	subs	r3, #1
 8003108:	68fa      	ldr	r2, [r7, #12]
 800310a:	4413      	add	r3, r2
 800310c:	781b      	ldrb	r3, [r3, #0]
 800310e:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 8003110:	230a      	movs	r3, #10
 8003112:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 8003114:	4b11      	ldr	r3, [pc, #68]	@ (800315c <SPI_WIFI_SendData+0xd4>)
 8003116:	2201      	movs	r2, #1
 8003118:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 800311a:	f107 0314 	add.w	r3, r7, #20
 800311e:	2201      	movs	r2, #1
 8003120:	4619      	mov	r1, r3
 8003122:	480f      	ldr	r0, [pc, #60]	@ (8003160 <SPI_WIFI_SendData+0xd8>)
 8003124:	f003 f9d8 	bl	80064d8 <HAL_SPI_Transmit_IT>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d007      	beq.n	800313e <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 800312e:	2201      	movs	r2, #1
 8003130:	2101      	movs	r1, #1
 8003132:	4809      	ldr	r0, [pc, #36]	@ (8003158 <SPI_WIFI_SendData+0xd0>)
 8003134:	f000 feda 	bl	8003eec <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8003138:	f04f 33ff 	mov.w	r3, #4294967295
 800313c:	e005      	b.n	800314a <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff ff07 	bl	8002f54 <wait_spi_tx_event>
    
  }
  return len;
 8003146:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 800314a:	4618      	mov	r0, r3
 800314c:	3718      	adds	r7, #24
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	20000c78 	.word	0x20000c78
 8003158:	48001000 	.word	0x48001000
 800315c:	20000c74 	.word	0x20000c74
 8003160:	20000c0c 	.word	0x20000c0c

08003164 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b082      	sub	sp, #8
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f000 f981 	bl	8003474 <HAL_Delay>
}
 8003172:	bf00      	nop
 8003174:	3708      	adds	r7, #8
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
	...

0800317c <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b086      	sub	sp, #24
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 8003184:	2300      	movs	r3, #0
 8003186:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 8003188:	2300      	movs	r3, #0
 800318a:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 800318c:	4b20      	ldr	r3, [pc, #128]	@ (8003210 <SPI_WIFI_DelayUs+0x94>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d122      	bne.n	80031da <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 8003194:	4b1f      	ldr	r3, [pc, #124]	@ (8003214 <SPI_WIFI_DelayUs+0x98>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a1f      	ldr	r2, [pc, #124]	@ (8003218 <SPI_WIFI_DelayUs+0x9c>)
 800319a:	fba2 2303 	umull	r2, r3, r2, r3
 800319e:	099b      	lsrs	r3, r3, #6
 80031a0:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 80031a2:	2300      	movs	r3, #0
 80031a4:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 80031aa:	f000 f957 	bl	800345c <HAL_GetTick>
 80031ae:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 80031b0:	e002      	b.n	80031b8 <SPI_WIFI_DelayUs+0x3c>
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	3b01      	subs	r3, #1
 80031b6:	60bb      	str	r3, [r7, #8]
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1f9      	bne.n	80031b2 <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 80031be:	f000 f94d 	bl	800345c <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	4a11      	ldr	r2, [pc, #68]	@ (8003210 <SPI_WIFI_DelayUs+0x94>)
 80031ca:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 80031cc:	4b10      	ldr	r3, [pc, #64]	@ (8003210 <SPI_WIFI_DelayUs+0x94>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d102      	bne.n	80031da <SPI_WIFI_DelayUs+0x5e>
 80031d4:	4b0e      	ldr	r3, [pc, #56]	@ (8003210 <SPI_WIFI_DelayUs+0x94>)
 80031d6:	2201      	movs	r2, #1
 80031d8:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 80031da:	4b0e      	ldr	r3, [pc, #56]	@ (8003214 <SPI_WIFI_DelayUs+0x98>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a0f      	ldr	r2, [pc, #60]	@ (800321c <SPI_WIFI_DelayUs+0xa0>)
 80031e0:	fba2 2303 	umull	r2, r3, r2, r3
 80031e4:	0c9a      	lsrs	r2, r3, #18
 80031e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003210 <SPI_WIFI_DelayUs+0x94>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ee:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	697a      	ldr	r2, [r7, #20]
 80031f4:	fb02 f303 	mul.w	r3, r2, r3
 80031f8:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 80031fa:	e002      	b.n	8003202 <SPI_WIFI_DelayUs+0x86>
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	3b01      	subs	r3, #1
 8003200:	60bb      	str	r3, [r7, #8]
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d1f9      	bne.n	80031fc <SPI_WIFI_DelayUs+0x80>
  return;
 8003208:	bf00      	nop
}
 800320a:	3718      	adds	r7, #24
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	20000c7c 	.word	0x20000c7c
 8003214:	2000000c 	.word	0x2000000c
 8003218:	10624dd3 	.word	0x10624dd3
 800321c:	431bde83 	.word	0x431bde83

08003220 <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 8003228:	4b06      	ldr	r3, [pc, #24]	@ (8003244 <HAL_SPI_RxCpltCallback+0x24>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d002      	beq.n	8003236 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 8003230:	4b04      	ldr	r3, [pc, #16]	@ (8003244 <HAL_SPI_RxCpltCallback+0x24>)
 8003232:	2200      	movs	r2, #0
 8003234:	601a      	str	r2, [r3, #0]
  }
}
 8003236:	bf00      	nop
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	20000c70 	.word	0x20000c70

08003248 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 8003250:	4b06      	ldr	r3, [pc, #24]	@ (800326c <HAL_SPI_TxCpltCallback+0x24>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d002      	beq.n	800325e <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 8003258:	4b04      	ldr	r3, [pc, #16]	@ (800326c <HAL_SPI_TxCpltCallback+0x24>)
 800325a:	2200      	movs	r2, #0
 800325c:	601a      	str	r2, [r3, #0]
  }
}
 800325e:	bf00      	nop
 8003260:	370c      	adds	r7, #12
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	20000c74 	.word	0x20000c74

08003270 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8003270:	b480      	push	{r7}
 8003272:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 8003274:	4b05      	ldr	r3, [pc, #20]	@ (800328c <SPI_WIFI_ISR+0x1c>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2b01      	cmp	r3, #1
 800327a:	d102      	bne.n	8003282 <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 800327c:	4b03      	ldr	r3, [pc, #12]	@ (800328c <SPI_WIFI_ISR+0x1c>)
 800327e:	2200      	movs	r2, #0
 8003280:	601a      	str	r2, [r3, #0]
   }
}
 8003282:	bf00      	nop
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr
 800328c:	20000c78 	.word	0x20000c78

08003290 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b084      	sub	sp, #16
 8003294:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 800329a:	4b0d      	ldr	r3, [pc, #52]	@ (80032d0 <WIFI_Init+0x40>)
 800329c:	9301      	str	r3, [sp, #4]
 800329e:	4b0d      	ldr	r3, [pc, #52]	@ (80032d4 <WIFI_Init+0x44>)
 80032a0:	9300      	str	r3, [sp, #0]
 80032a2:	4b0d      	ldr	r3, [pc, #52]	@ (80032d8 <WIFI_Init+0x48>)
 80032a4:	4a0d      	ldr	r2, [pc, #52]	@ (80032dc <WIFI_Init+0x4c>)
 80032a6:	490e      	ldr	r1, [pc, #56]	@ (80032e0 <WIFI_Init+0x50>)
 80032a8:	480e      	ldr	r0, [pc, #56]	@ (80032e4 <WIFI_Init+0x54>)
 80032aa:	f7ff f8c3 	bl	8002434 <ES_WIFI_RegisterBusIO>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d107      	bne.n	80032c4 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 80032b4:	480b      	ldr	r0, [pc, #44]	@ (80032e4 <WIFI_Init+0x54>)
 80032b6:	f7ff f88f 	bl	80023d8 <ES_WIFI_Init>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d101      	bne.n	80032c4 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 80032c0:	2300      	movs	r3, #0
 80032c2:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 80032c4:	79fb      	ldrb	r3, [r7, #7]
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3708      	adds	r7, #8
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	08002f95 	.word	0x08002f95
 80032d4:	08003089 	.word	0x08003089
 80032d8:	08003165 	.word	0x08003165
 80032dc:	08002e7d 	.word	0x08002e7d
 80032e0:	08002ce1 	.word	0x08002ce1
 80032e4:	20000c80 	.word	0x20000c80

080032e8 <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	4613      	mov	r3, r2
 80032f4:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 80032fa:	79fb      	ldrb	r3, [r7, #7]
 80032fc:	68ba      	ldr	r2, [r7, #8]
 80032fe:	68f9      	ldr	r1, [r7, #12]
 8003300:	4809      	ldr	r0, [pc, #36]	@ (8003328 <WIFI_Connect+0x40>)
 8003302:	f7ff f8cb 	bl	800249c <ES_WIFI_Connect>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d107      	bne.n	800331c <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 800330c:	4806      	ldr	r0, [pc, #24]	@ (8003328 <WIFI_Connect+0x40>)
 800330e:	f7ff f969 	bl	80025e4 <ES_WIFI_GetNetworkSettings>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d101      	bne.n	800331c <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 8003318:	2300      	movs	r3, #0
 800331a:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 800331c:	7dfb      	ldrb	r3, [r7, #23]
}
 800331e:	4618      	mov	r0, r3
 8003320:	3718      	adds	r7, #24
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	20000c80 	.word	0x20000c80

0800332c <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t  *mac)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	73fb      	strb	r3, [r7, #15]
  
  if(ES_WIFI_GetMACAddress(&EsWifiObj, mac) == ES_WIFI_STATUS_OK)
 8003338:	6879      	ldr	r1, [r7, #4]
 800333a:	4806      	ldr	r0, [pc, #24]	@ (8003354 <WIFI_GetMAC_Address+0x28>)
 800333c:	f7ff f97c 	bl	8002638 <ES_WIFI_GetMACAddress>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d101      	bne.n	800334a <WIFI_GetMAC_Address+0x1e>
  {
    ret = WIFI_STATUS_OK;
 8003346:	2300      	movs	r3, #0
 8003348:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 800334a:	7bfb      	ldrb	r3, [r7, #15]
}
 800334c:	4618      	mov	r0, r3
 800334e:	3710      	adds	r7, #16
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}
 8003354:	20000c80 	.word	0x20000c80

08003358 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address (uint8_t  *ipaddr)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	73fb      	strb	r3, [r7, #15]
  
  if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 8003364:	4809      	ldr	r0, [pc, #36]	@ (800338c <WIFI_GetIP_Address+0x34>)
 8003366:	f7ff f911 	bl	800258c <ES_WIFI_IsConnected>
 800336a:	4603      	mov	r3, r0
 800336c:	2b01      	cmp	r3, #1
 800336e:	d107      	bne.n	8003380 <WIFI_GetIP_Address+0x28>
  {
    memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 8003370:	4b06      	ldr	r3, [pc, #24]	@ (800338c <WIFI_GetIP_Address+0x34>)
 8003372:	f8d3 30d5 	ldr.w	r3, [r3, #213]	@ 0xd5
 8003376:	461a      	mov	r2, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	601a      	str	r2, [r3, #0]
    ret = WIFI_STATUS_OK;
 800337c:	2300      	movs	r3, #0
 800337e:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8003380:	7bfb      	ldrb	r3, [r7, #15]
}
 8003382:	4618      	mov	r0, r3
 8003384:	3710      	adds	r7, #16
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	20000c80 	.word	0x20000c80

08003390 <WIFI_OpenClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name, uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b08a      	sub	sp, #40	@ 0x28
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	607a      	str	r2, [r7, #4]
 800339a:	603b      	str	r3, [r7, #0]
 800339c:	460b      	mov	r3, r1
 800339e:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  ES_WIFI_Conn_t conn;
  
  conn.Number = socket;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	747b      	strb	r3, [r7, #17]
  conn.RemotePort = port;
 80033ac:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80033ae:	827b      	strh	r3, [r7, #18]
  conn.LocalPort = local_port;
 80033b0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80033b2:	82bb      	strh	r3, [r7, #20]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 80033b4:	7afb      	ldrb	r3, [r7, #11]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	bf14      	ite	ne
 80033ba:	2301      	movne	r3, #1
 80033bc:	2300      	moveq	r3, #0
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	75bb      	strb	r3, [r7, #22]
  conn.RemoteIP[1] = ipaddr[1];
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	785b      	ldrb	r3, [r3, #1]
 80033cc:	75fb      	strb	r3, [r7, #23]
  conn.RemoteIP[2] = ipaddr[2];
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	789b      	ldrb	r3, [r3, #2]
 80033d2:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[3] = ipaddr[3];
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	78db      	ldrb	r3, [r3, #3]
 80033d8:	767b      	strb	r3, [r7, #25]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 80033da:	f107 0310 	add.w	r3, r7, #16
 80033de:	4619      	mov	r1, r3
 80033e0:	4807      	ldr	r0, [pc, #28]	@ (8003400 <WIFI_OpenClientConnection+0x70>)
 80033e2:	f7ff f95b 	bl	800269c <ES_WIFI_StartClientConnection>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d102      	bne.n	80033f2 <WIFI_OpenClientConnection+0x62>
  {
    ret = WIFI_STATUS_OK;
 80033ec:	2300      	movs	r3, #0
 80033ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 80033f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3728      	adds	r7, #40	@ 0x28
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	bf00      	nop
 8003400:	20000c80 	.word	0x20000c80

08003404 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b082      	sub	sp, #8
 8003408:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800340a:	2300      	movs	r3, #0
 800340c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800340e:	2003      	movs	r0, #3
 8003410:	f000 f925 	bl	800365e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003414:	200f      	movs	r0, #15
 8003416:	f7fe fa77 	bl	8001908 <HAL_InitTick>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d002      	beq.n	8003426 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	71fb      	strb	r3, [r7, #7]
 8003424:	e001      	b.n	800342a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003426:	f7fd ff93 	bl	8001350 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800342a:	79fb      	ldrb	r3, [r7, #7]
}
 800342c:	4618      	mov	r0, r3
 800342e:	3708      	adds	r7, #8
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003434:	b480      	push	{r7}
 8003436:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003438:	4b06      	ldr	r3, [pc, #24]	@ (8003454 <HAL_IncTick+0x20>)
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	461a      	mov	r2, r3
 800343e:	4b06      	ldr	r3, [pc, #24]	@ (8003458 <HAL_IncTick+0x24>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4413      	add	r3, r2
 8003444:	4a04      	ldr	r2, [pc, #16]	@ (8003458 <HAL_IncTick+0x24>)
 8003446:	6013      	str	r3, [r2, #0]
}
 8003448:	bf00      	nop
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop
 8003454:	20000014 	.word	0x20000014
 8003458:	20001328 	.word	0x20001328

0800345c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800345c:	b480      	push	{r7}
 800345e:	af00      	add	r7, sp, #0
  return uwTick;
 8003460:	4b03      	ldr	r3, [pc, #12]	@ (8003470 <HAL_GetTick+0x14>)
 8003462:	681b      	ldr	r3, [r3, #0]
}
 8003464:	4618      	mov	r0, r3
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	20001328 	.word	0x20001328

08003474 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b084      	sub	sp, #16
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800347c:	f7ff ffee 	bl	800345c <HAL_GetTick>
 8003480:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800348c:	d005      	beq.n	800349a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800348e:	4b0a      	ldr	r3, [pc, #40]	@ (80034b8 <HAL_Delay+0x44>)
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	461a      	mov	r2, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	4413      	add	r3, r2
 8003498:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800349a:	bf00      	nop
 800349c:	f7ff ffde 	bl	800345c <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	68fa      	ldr	r2, [r7, #12]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d8f7      	bhi.n	800349c <HAL_Delay+0x28>
  {
  }
}
 80034ac:	bf00      	nop
 80034ae:	bf00      	nop
 80034b0:	3710      	adds	r7, #16
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	20000014 	.word	0x20000014

080034bc <__NVIC_SetPriorityGrouping>:
{
 80034bc:	b480      	push	{r7}
 80034be:	b085      	sub	sp, #20
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	f003 0307 	and.w	r3, r3, #7
 80034ca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003500 <__NVIC_SetPriorityGrouping+0x44>)
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034d2:	68ba      	ldr	r2, [r7, #8]
 80034d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034d8:	4013      	ands	r3, r2
 80034da:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80034e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034ee:	4a04      	ldr	r2, [pc, #16]	@ (8003500 <__NVIC_SetPriorityGrouping+0x44>)
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	60d3      	str	r3, [r2, #12]
}
 80034f4:	bf00      	nop
 80034f6:	3714      	adds	r7, #20
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr
 8003500:	e000ed00 	.word	0xe000ed00

08003504 <__NVIC_GetPriorityGrouping>:
{
 8003504:	b480      	push	{r7}
 8003506:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003508:	4b04      	ldr	r3, [pc, #16]	@ (800351c <__NVIC_GetPriorityGrouping+0x18>)
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	0a1b      	lsrs	r3, r3, #8
 800350e:	f003 0307 	and.w	r3, r3, #7
}
 8003512:	4618      	mov	r0, r3
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr
 800351c:	e000ed00 	.word	0xe000ed00

08003520 <__NVIC_EnableIRQ>:
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	4603      	mov	r3, r0
 8003528:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800352a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352e:	2b00      	cmp	r3, #0
 8003530:	db0b      	blt.n	800354a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003532:	79fb      	ldrb	r3, [r7, #7]
 8003534:	f003 021f 	and.w	r2, r3, #31
 8003538:	4907      	ldr	r1, [pc, #28]	@ (8003558 <__NVIC_EnableIRQ+0x38>)
 800353a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353e:	095b      	lsrs	r3, r3, #5
 8003540:	2001      	movs	r0, #1
 8003542:	fa00 f202 	lsl.w	r2, r0, r2
 8003546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800354a:	bf00      	nop
 800354c:	370c      	adds	r7, #12
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr
 8003556:	bf00      	nop
 8003558:	e000e100 	.word	0xe000e100

0800355c <__NVIC_DisableIRQ>:
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	4603      	mov	r3, r0
 8003564:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800356a:	2b00      	cmp	r3, #0
 800356c:	db12      	blt.n	8003594 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800356e:	79fb      	ldrb	r3, [r7, #7]
 8003570:	f003 021f 	and.w	r2, r3, #31
 8003574:	490a      	ldr	r1, [pc, #40]	@ (80035a0 <__NVIC_DisableIRQ+0x44>)
 8003576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357a:	095b      	lsrs	r3, r3, #5
 800357c:	2001      	movs	r0, #1
 800357e:	fa00 f202 	lsl.w	r2, r0, r2
 8003582:	3320      	adds	r3, #32
 8003584:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003588:	f3bf 8f4f 	dsb	sy
}
 800358c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800358e:	f3bf 8f6f 	isb	sy
}
 8003592:	bf00      	nop
}
 8003594:	bf00      	nop
 8003596:	370c      	adds	r7, #12
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr
 80035a0:	e000e100 	.word	0xe000e100

080035a4 <__NVIC_SetPriority>:
{
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	4603      	mov	r3, r0
 80035ac:	6039      	str	r1, [r7, #0]
 80035ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	db0a      	blt.n	80035ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	b2da      	uxtb	r2, r3
 80035bc:	490c      	ldr	r1, [pc, #48]	@ (80035f0 <__NVIC_SetPriority+0x4c>)
 80035be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c2:	0112      	lsls	r2, r2, #4
 80035c4:	b2d2      	uxtb	r2, r2
 80035c6:	440b      	add	r3, r1
 80035c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80035cc:	e00a      	b.n	80035e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	b2da      	uxtb	r2, r3
 80035d2:	4908      	ldr	r1, [pc, #32]	@ (80035f4 <__NVIC_SetPriority+0x50>)
 80035d4:	79fb      	ldrb	r3, [r7, #7]
 80035d6:	f003 030f 	and.w	r3, r3, #15
 80035da:	3b04      	subs	r3, #4
 80035dc:	0112      	lsls	r2, r2, #4
 80035de:	b2d2      	uxtb	r2, r2
 80035e0:	440b      	add	r3, r1
 80035e2:	761a      	strb	r2, [r3, #24]
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr
 80035f0:	e000e100 	.word	0xe000e100
 80035f4:	e000ed00 	.word	0xe000ed00

080035f8 <NVIC_EncodePriority>:
{
 80035f8:	b480      	push	{r7}
 80035fa:	b089      	sub	sp, #36	@ 0x24
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f003 0307 	and.w	r3, r3, #7
 800360a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	f1c3 0307 	rsb	r3, r3, #7
 8003612:	2b04      	cmp	r3, #4
 8003614:	bf28      	it	cs
 8003616:	2304      	movcs	r3, #4
 8003618:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	3304      	adds	r3, #4
 800361e:	2b06      	cmp	r3, #6
 8003620:	d902      	bls.n	8003628 <NVIC_EncodePriority+0x30>
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	3b03      	subs	r3, #3
 8003626:	e000      	b.n	800362a <NVIC_EncodePriority+0x32>
 8003628:	2300      	movs	r3, #0
 800362a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800362c:	f04f 32ff 	mov.w	r2, #4294967295
 8003630:	69bb      	ldr	r3, [r7, #24]
 8003632:	fa02 f303 	lsl.w	r3, r2, r3
 8003636:	43da      	mvns	r2, r3
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	401a      	ands	r2, r3
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003640:	f04f 31ff 	mov.w	r1, #4294967295
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	fa01 f303 	lsl.w	r3, r1, r3
 800364a:	43d9      	mvns	r1, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003650:	4313      	orrs	r3, r2
}
 8003652:	4618      	mov	r0, r3
 8003654:	3724      	adds	r7, #36	@ 0x24
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr

0800365e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800365e:	b580      	push	{r7, lr}
 8003660:	b082      	sub	sp, #8
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f7ff ff28 	bl	80034bc <__NVIC_SetPriorityGrouping>
}
 800366c:	bf00      	nop
 800366e:	3708      	adds	r7, #8
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}

08003674 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b086      	sub	sp, #24
 8003678:	af00      	add	r7, sp, #0
 800367a:	4603      	mov	r3, r0
 800367c:	60b9      	str	r1, [r7, #8]
 800367e:	607a      	str	r2, [r7, #4]
 8003680:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003682:	2300      	movs	r3, #0
 8003684:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003686:	f7ff ff3d 	bl	8003504 <__NVIC_GetPriorityGrouping>
 800368a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800368c:	687a      	ldr	r2, [r7, #4]
 800368e:	68b9      	ldr	r1, [r7, #8]
 8003690:	6978      	ldr	r0, [r7, #20]
 8003692:	f7ff ffb1 	bl	80035f8 <NVIC_EncodePriority>
 8003696:	4602      	mov	r2, r0
 8003698:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800369c:	4611      	mov	r1, r2
 800369e:	4618      	mov	r0, r3
 80036a0:	f7ff ff80 	bl	80035a4 <__NVIC_SetPriority>
}
 80036a4:	bf00      	nop
 80036a6:	3718      	adds	r7, #24
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	4603      	mov	r3, r0
 80036b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7ff ff30 	bl	8003520 <__NVIC_EnableIRQ>
}
 80036c0:	bf00      	nop
 80036c2:	3708      	adds	r7, #8
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	4603      	mov	r3, r0
 80036d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80036d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7ff ff40 	bl	800355c <__NVIC_DisableIRQ>
}
 80036dc:	bf00      	nop
 80036de:	3708      	adds	r7, #8
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b082      	sub	sp, #8
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d101      	bne.n	80036f6 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e0ac      	b.n	8003850 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4618      	mov	r0, r3
 80036fc:	f000 f8b2 	bl	8003864 <DFSDM_GetChannelFromInstance>
 8003700:	4603      	mov	r3, r0
 8003702:	4a55      	ldr	r2, [pc, #340]	@ (8003858 <HAL_DFSDM_ChannelInit+0x174>)
 8003704:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d001      	beq.n	8003710 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e09f      	b.n	8003850 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f7fd fe45 	bl	80013a0 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8003716:	4b51      	ldr	r3, [pc, #324]	@ (800385c <HAL_DFSDM_ChannelInit+0x178>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	3301      	adds	r3, #1
 800371c:	4a4f      	ldr	r2, [pc, #316]	@ (800385c <HAL_DFSDM_ChannelInit+0x178>)
 800371e:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8003720:	4b4e      	ldr	r3, [pc, #312]	@ (800385c <HAL_DFSDM_ChannelInit+0x178>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	2b01      	cmp	r3, #1
 8003726:	d125      	bne.n	8003774 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8003728:	4b4d      	ldr	r3, [pc, #308]	@ (8003860 <HAL_DFSDM_ChannelInit+0x17c>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a4c      	ldr	r2, [pc, #304]	@ (8003860 <HAL_DFSDM_ChannelInit+0x17c>)
 800372e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003732:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8003734:	4b4a      	ldr	r3, [pc, #296]	@ (8003860 <HAL_DFSDM_ChannelInit+0x17c>)
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	4948      	ldr	r1, [pc, #288]	@ (8003860 <HAL_DFSDM_ChannelInit+0x17c>)
 800373e:	4313      	orrs	r3, r2
 8003740:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8003742:	4b47      	ldr	r3, [pc, #284]	@ (8003860 <HAL_DFSDM_ChannelInit+0x17c>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a46      	ldr	r2, [pc, #280]	@ (8003860 <HAL_DFSDM_ChannelInit+0x17c>)
 8003748:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 800374c:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	791b      	ldrb	r3, [r3, #4]
 8003752:	2b01      	cmp	r3, #1
 8003754:	d108      	bne.n	8003768 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8003756:	4b42      	ldr	r3, [pc, #264]	@ (8003860 <HAL_DFSDM_ChannelInit+0x17c>)
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	3b01      	subs	r3, #1
 8003760:	041b      	lsls	r3, r3, #16
 8003762:	493f      	ldr	r1, [pc, #252]	@ (8003860 <HAL_DFSDM_ChannelInit+0x17c>)
 8003764:	4313      	orrs	r3, r2
 8003766:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8003768:	4b3d      	ldr	r3, [pc, #244]	@ (8003860 <HAL_DFSDM_ChannelInit+0x17c>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a3c      	ldr	r2, [pc, #240]	@ (8003860 <HAL_DFSDM_ChannelInit+0x17c>)
 800376e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003772:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8003782:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	6819      	ldr	r1, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003792:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003798:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	430a      	orrs	r2, r1
 80037a0:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f022 020f 	bic.w	r2, r2, #15
 80037b0:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	6819      	ldr	r1, [r3, #0]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80037c0:	431a      	orrs	r2, r3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	430a      	orrs	r2, r1
 80037c8:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 80037d8:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	6899      	ldr	r1, [r3, #8]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037e8:	3b01      	subs	r3, #1
 80037ea:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80037ec:	431a      	orrs	r2, r3
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	430a      	orrs	r2, r1
 80037f4:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	685a      	ldr	r2, [r3, #4]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f002 0207 	and.w	r2, r2, #7
 8003804:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	6859      	ldr	r1, [r3, #4]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003810:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003816:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003818:	431a      	orrs	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	430a      	orrs	r2, r1
 8003820:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003830:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4618      	mov	r0, r3
 8003840:	f000 f810 	bl	8003864 <DFSDM_GetChannelFromInstance>
 8003844:	4602      	mov	r2, r0
 8003846:	4904      	ldr	r1, [pc, #16]	@ (8003858 <HAL_DFSDM_ChannelInit+0x174>)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 800384e:	2300      	movs	r3, #0
}
 8003850:	4618      	mov	r0, r3
 8003852:	3708      	adds	r7, #8
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}
 8003858:	20001330 	.word	0x20001330
 800385c:	2000132c 	.word	0x2000132c
 8003860:	40016000 	.word	0x40016000

08003864 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8003864:	b480      	push	{r7}
 8003866:	b085      	sub	sp, #20
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4a1c      	ldr	r2, [pc, #112]	@ (80038e0 <DFSDM_GetChannelFromInstance+0x7c>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d102      	bne.n	800387a <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8003874:	2300      	movs	r3, #0
 8003876:	60fb      	str	r3, [r7, #12]
 8003878:	e02b      	b.n	80038d2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a19      	ldr	r2, [pc, #100]	@ (80038e4 <DFSDM_GetChannelFromInstance+0x80>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d102      	bne.n	8003888 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8003882:	2301      	movs	r3, #1
 8003884:	60fb      	str	r3, [r7, #12]
 8003886:	e024      	b.n	80038d2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	4a17      	ldr	r2, [pc, #92]	@ (80038e8 <DFSDM_GetChannelFromInstance+0x84>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d102      	bne.n	8003896 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8003890:	2302      	movs	r3, #2
 8003892:	60fb      	str	r3, [r7, #12]
 8003894:	e01d      	b.n	80038d2 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a14      	ldr	r2, [pc, #80]	@ (80038ec <DFSDM_GetChannelFromInstance+0x88>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d102      	bne.n	80038a4 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800389e:	2304      	movs	r3, #4
 80038a0:	60fb      	str	r3, [r7, #12]
 80038a2:	e016      	b.n	80038d2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a12      	ldr	r2, [pc, #72]	@ (80038f0 <DFSDM_GetChannelFromInstance+0x8c>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d102      	bne.n	80038b2 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80038ac:	2305      	movs	r3, #5
 80038ae:	60fb      	str	r3, [r7, #12]
 80038b0:	e00f      	b.n	80038d2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a0f      	ldr	r2, [pc, #60]	@ (80038f4 <DFSDM_GetChannelFromInstance+0x90>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d102      	bne.n	80038c0 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80038ba:	2306      	movs	r3, #6
 80038bc:	60fb      	str	r3, [r7, #12]
 80038be:	e008      	b.n	80038d2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	4a0d      	ldr	r2, [pc, #52]	@ (80038f8 <DFSDM_GetChannelFromInstance+0x94>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d102      	bne.n	80038ce <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 80038c8:	2307      	movs	r3, #7
 80038ca:	60fb      	str	r3, [r7, #12]
 80038cc:	e001      	b.n	80038d2 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 80038ce:	2303      	movs	r3, #3
 80038d0:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 80038d2:	68fb      	ldr	r3, [r7, #12]
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3714      	adds	r7, #20
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr
 80038e0:	40016000 	.word	0x40016000
 80038e4:	40016020 	.word	0x40016020
 80038e8:	40016040 	.word	0x40016040
 80038ec:	40016080 	.word	0x40016080
 80038f0:	400160a0 	.word	0x400160a0
 80038f4:	400160c0 	.word	0x400160c0
 80038f8:	400160e0 	.word	0x400160e0

080038fc <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003904:	2300      	movs	r3, #0
 8003906:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800390e:	b2db      	uxtb	r3, r3
 8003910:	2b02      	cmp	r3, #2
 8003912:	d005      	beq.n	8003920 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2204      	movs	r2, #4
 8003918:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	73fb      	strb	r3, [r7, #15]
 800391e:	e029      	b.n	8003974 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f022 0201 	bic.w	r2, r2, #1
 800392e:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f022 020e 	bic.w	r2, r2, #14
 800393e:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003944:	f003 021c 	and.w	r2, r3, #28
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394c:	2101      	movs	r1, #1
 800394e:	fa01 f202 	lsl.w	r2, r1, r2
 8003952:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2201      	movs	r2, #1
 8003958:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003968:	2b00      	cmp	r3, #0
 800396a:	d003      	beq.n	8003974 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	4798      	blx	r3
    }
  }
  return status;
 8003974:	7bfb      	ldrb	r3, [r7, #15]
}
 8003976:	4618      	mov	r0, r3
 8003978:	3710      	adds	r7, #16
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
	...

08003980 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003980:	b480      	push	{r7}
 8003982:	b087      	sub	sp, #28
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800398a:	2300      	movs	r3, #0
 800398c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800398e:	e17f      	b.n	8003c90 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	2101      	movs	r1, #1
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	fa01 f303 	lsl.w	r3, r1, r3
 800399c:	4013      	ands	r3, r2
 800399e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	f000 8171 	beq.w	8003c8a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f003 0303 	and.w	r3, r3, #3
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d005      	beq.n	80039c0 <HAL_GPIO_Init+0x40>
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f003 0303 	and.w	r3, r3, #3
 80039bc:	2b02      	cmp	r3, #2
 80039be:	d130      	bne.n	8003a22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	005b      	lsls	r3, r3, #1
 80039ca:	2203      	movs	r2, #3
 80039cc:	fa02 f303 	lsl.w	r3, r2, r3
 80039d0:	43db      	mvns	r3, r3
 80039d2:	693a      	ldr	r2, [r7, #16]
 80039d4:	4013      	ands	r3, r2
 80039d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	68da      	ldr	r2, [r3, #12]
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	005b      	lsls	r3, r3, #1
 80039e0:	fa02 f303 	lsl.w	r3, r2, r3
 80039e4:	693a      	ldr	r2, [r7, #16]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80039f6:	2201      	movs	r2, #1
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	fa02 f303 	lsl.w	r3, r2, r3
 80039fe:	43db      	mvns	r3, r3
 8003a00:	693a      	ldr	r2, [r7, #16]
 8003a02:	4013      	ands	r3, r2
 8003a04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	091b      	lsrs	r3, r3, #4
 8003a0c:	f003 0201 	and.w	r2, r3, #1
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	fa02 f303 	lsl.w	r3, r2, r3
 8003a16:	693a      	ldr	r2, [r7, #16]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	693a      	ldr	r2, [r7, #16]
 8003a20:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	f003 0303 	and.w	r3, r3, #3
 8003a2a:	2b03      	cmp	r3, #3
 8003a2c:	d118      	bne.n	8003a60 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003a34:	2201      	movs	r2, #1
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	4013      	ands	r3, r2
 8003a42:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	08db      	lsrs	r3, r3, #3
 8003a4a:	f003 0201 	and.w	r2, r3, #1
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	fa02 f303 	lsl.w	r3, r2, r3
 8003a54:	693a      	ldr	r2, [r7, #16]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	693a      	ldr	r2, [r7, #16]
 8003a5e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f003 0303 	and.w	r3, r3, #3
 8003a68:	2b03      	cmp	r3, #3
 8003a6a:	d017      	beq.n	8003a9c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	2203      	movs	r2, #3
 8003a78:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7c:	43db      	mvns	r3, r3
 8003a7e:	693a      	ldr	r2, [r7, #16]
 8003a80:	4013      	ands	r3, r2
 8003a82:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	689a      	ldr	r2, [r3, #8]
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	005b      	lsls	r3, r3, #1
 8003a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a90:	693a      	ldr	r2, [r7, #16]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	693a      	ldr	r2, [r7, #16]
 8003a9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f003 0303 	and.w	r3, r3, #3
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	d123      	bne.n	8003af0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	08da      	lsrs	r2, r3, #3
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	3208      	adds	r2, #8
 8003ab0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ab4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	f003 0307 	and.w	r3, r3, #7
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	220f      	movs	r2, #15
 8003ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac4:	43db      	mvns	r3, r3
 8003ac6:	693a      	ldr	r2, [r7, #16]
 8003ac8:	4013      	ands	r3, r2
 8003aca:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	691a      	ldr	r2, [r3, #16]
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	f003 0307 	and.w	r3, r3, #7
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8003adc:	693a      	ldr	r2, [r7, #16]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	08da      	lsrs	r2, r3, #3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	3208      	adds	r2, #8
 8003aea:	6939      	ldr	r1, [r7, #16]
 8003aec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	005b      	lsls	r3, r3, #1
 8003afa:	2203      	movs	r2, #3
 8003afc:	fa02 f303 	lsl.w	r3, r2, r3
 8003b00:	43db      	mvns	r3, r3
 8003b02:	693a      	ldr	r2, [r7, #16]
 8003b04:	4013      	ands	r3, r2
 8003b06:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f003 0203 	and.w	r2, r3, #3
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	005b      	lsls	r3, r3, #1
 8003b14:	fa02 f303 	lsl.w	r3, r2, r3
 8003b18:	693a      	ldr	r2, [r7, #16]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	693a      	ldr	r2, [r7, #16]
 8003b22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	f000 80ac 	beq.w	8003c8a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b32:	4b5f      	ldr	r3, [pc, #380]	@ (8003cb0 <HAL_GPIO_Init+0x330>)
 8003b34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b36:	4a5e      	ldr	r2, [pc, #376]	@ (8003cb0 <HAL_GPIO_Init+0x330>)
 8003b38:	f043 0301 	orr.w	r3, r3, #1
 8003b3c:	6613      	str	r3, [r2, #96]	@ 0x60
 8003b3e:	4b5c      	ldr	r3, [pc, #368]	@ (8003cb0 <HAL_GPIO_Init+0x330>)
 8003b40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b42:	f003 0301 	and.w	r3, r3, #1
 8003b46:	60bb      	str	r3, [r7, #8]
 8003b48:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003b4a:	4a5a      	ldr	r2, [pc, #360]	@ (8003cb4 <HAL_GPIO_Init+0x334>)
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	089b      	lsrs	r3, r3, #2
 8003b50:	3302      	adds	r3, #2
 8003b52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b56:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	f003 0303 	and.w	r3, r3, #3
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	220f      	movs	r2, #15
 8003b62:	fa02 f303 	lsl.w	r3, r2, r3
 8003b66:	43db      	mvns	r3, r3
 8003b68:	693a      	ldr	r2, [r7, #16]
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003b74:	d025      	beq.n	8003bc2 <HAL_GPIO_Init+0x242>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4a4f      	ldr	r2, [pc, #316]	@ (8003cb8 <HAL_GPIO_Init+0x338>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d01f      	beq.n	8003bbe <HAL_GPIO_Init+0x23e>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a4e      	ldr	r2, [pc, #312]	@ (8003cbc <HAL_GPIO_Init+0x33c>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d019      	beq.n	8003bba <HAL_GPIO_Init+0x23a>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a4d      	ldr	r2, [pc, #308]	@ (8003cc0 <HAL_GPIO_Init+0x340>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d013      	beq.n	8003bb6 <HAL_GPIO_Init+0x236>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a4c      	ldr	r2, [pc, #304]	@ (8003cc4 <HAL_GPIO_Init+0x344>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d00d      	beq.n	8003bb2 <HAL_GPIO_Init+0x232>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a4b      	ldr	r2, [pc, #300]	@ (8003cc8 <HAL_GPIO_Init+0x348>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d007      	beq.n	8003bae <HAL_GPIO_Init+0x22e>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a4a      	ldr	r2, [pc, #296]	@ (8003ccc <HAL_GPIO_Init+0x34c>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d101      	bne.n	8003baa <HAL_GPIO_Init+0x22a>
 8003ba6:	2306      	movs	r3, #6
 8003ba8:	e00c      	b.n	8003bc4 <HAL_GPIO_Init+0x244>
 8003baa:	2307      	movs	r3, #7
 8003bac:	e00a      	b.n	8003bc4 <HAL_GPIO_Init+0x244>
 8003bae:	2305      	movs	r3, #5
 8003bb0:	e008      	b.n	8003bc4 <HAL_GPIO_Init+0x244>
 8003bb2:	2304      	movs	r3, #4
 8003bb4:	e006      	b.n	8003bc4 <HAL_GPIO_Init+0x244>
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e004      	b.n	8003bc4 <HAL_GPIO_Init+0x244>
 8003bba:	2302      	movs	r3, #2
 8003bbc:	e002      	b.n	8003bc4 <HAL_GPIO_Init+0x244>
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e000      	b.n	8003bc4 <HAL_GPIO_Init+0x244>
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	697a      	ldr	r2, [r7, #20]
 8003bc6:	f002 0203 	and.w	r2, r2, #3
 8003bca:	0092      	lsls	r2, r2, #2
 8003bcc:	4093      	lsls	r3, r2
 8003bce:	693a      	ldr	r2, [r7, #16]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003bd4:	4937      	ldr	r1, [pc, #220]	@ (8003cb4 <HAL_GPIO_Init+0x334>)
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	089b      	lsrs	r3, r3, #2
 8003bda:	3302      	adds	r3, #2
 8003bdc:	693a      	ldr	r2, [r7, #16]
 8003bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003be2:	4b3b      	ldr	r3, [pc, #236]	@ (8003cd0 <HAL_GPIO_Init+0x350>)
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	43db      	mvns	r3, r3
 8003bec:	693a      	ldr	r2, [r7, #16]
 8003bee:	4013      	ands	r3, r2
 8003bf0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d003      	beq.n	8003c06 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003bfe:	693a      	ldr	r2, [r7, #16]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c06:	4a32      	ldr	r2, [pc, #200]	@ (8003cd0 <HAL_GPIO_Init+0x350>)
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003c0c:	4b30      	ldr	r3, [pc, #192]	@ (8003cd0 <HAL_GPIO_Init+0x350>)
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	43db      	mvns	r3, r3
 8003c16:	693a      	ldr	r2, [r7, #16]
 8003c18:	4013      	ands	r3, r2
 8003c1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d003      	beq.n	8003c30 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003c28:	693a      	ldr	r2, [r7, #16]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003c30:	4a27      	ldr	r2, [pc, #156]	@ (8003cd0 <HAL_GPIO_Init+0x350>)
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003c36:	4b26      	ldr	r3, [pc, #152]	@ (8003cd0 <HAL_GPIO_Init+0x350>)
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	43db      	mvns	r3, r3
 8003c40:	693a      	ldr	r2, [r7, #16]
 8003c42:	4013      	ands	r3, r2
 8003c44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d003      	beq.n	8003c5a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003c52:	693a      	ldr	r2, [r7, #16]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003c5a:	4a1d      	ldr	r2, [pc, #116]	@ (8003cd0 <HAL_GPIO_Init+0x350>)
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003c60:	4b1b      	ldr	r3, [pc, #108]	@ (8003cd0 <HAL_GPIO_Init+0x350>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	43db      	mvns	r3, r3
 8003c6a:	693a      	ldr	r2, [r7, #16]
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d003      	beq.n	8003c84 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003c7c:	693a      	ldr	r2, [r7, #16]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	4313      	orrs	r3, r2
 8003c82:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003c84:	4a12      	ldr	r2, [pc, #72]	@ (8003cd0 <HAL_GPIO_Init+0x350>)
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	3301      	adds	r3, #1
 8003c8e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	fa22 f303 	lsr.w	r3, r2, r3
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	f47f ae78 	bne.w	8003990 <HAL_GPIO_Init+0x10>
  }
}
 8003ca0:	bf00      	nop
 8003ca2:	bf00      	nop
 8003ca4:	371c      	adds	r7, #28
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	40010000 	.word	0x40010000
 8003cb8:	48000400 	.word	0x48000400
 8003cbc:	48000800 	.word	0x48000800
 8003cc0:	48000c00 	.word	0x48000c00
 8003cc4:	48001000 	.word	0x48001000
 8003cc8:	48001400 	.word	0x48001400
 8003ccc:	48001800 	.word	0x48001800
 8003cd0:	40010400 	.word	0x40010400

08003cd4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b087      	sub	sp, #28
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
 8003cdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003ce2:	e0cd      	b.n	8003e80 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cec:	683a      	ldr	r2, [r7, #0]
 8003cee:	4013      	ands	r3, r2
 8003cf0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	f000 80c0 	beq.w	8003e7a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003cfa:	4a68      	ldr	r2, [pc, #416]	@ (8003e9c <HAL_GPIO_DeInit+0x1c8>)
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	089b      	lsrs	r3, r3, #2
 8003d00:	3302      	adds	r3, #2
 8003d02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d06:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	f003 0303 	and.w	r3, r3, #3
 8003d0e:	009b      	lsls	r3, r3, #2
 8003d10:	220f      	movs	r2, #15
 8003d12:	fa02 f303 	lsl.w	r3, r2, r3
 8003d16:	68fa      	ldr	r2, [r7, #12]
 8003d18:	4013      	ands	r3, r2
 8003d1a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003d22:	d025      	beq.n	8003d70 <HAL_GPIO_DeInit+0x9c>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	4a5e      	ldr	r2, [pc, #376]	@ (8003ea0 <HAL_GPIO_DeInit+0x1cc>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d01f      	beq.n	8003d6c <HAL_GPIO_DeInit+0x98>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4a5d      	ldr	r2, [pc, #372]	@ (8003ea4 <HAL_GPIO_DeInit+0x1d0>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d019      	beq.n	8003d68 <HAL_GPIO_DeInit+0x94>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	4a5c      	ldr	r2, [pc, #368]	@ (8003ea8 <HAL_GPIO_DeInit+0x1d4>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d013      	beq.n	8003d64 <HAL_GPIO_DeInit+0x90>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	4a5b      	ldr	r2, [pc, #364]	@ (8003eac <HAL_GPIO_DeInit+0x1d8>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d00d      	beq.n	8003d60 <HAL_GPIO_DeInit+0x8c>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	4a5a      	ldr	r2, [pc, #360]	@ (8003eb0 <HAL_GPIO_DeInit+0x1dc>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d007      	beq.n	8003d5c <HAL_GPIO_DeInit+0x88>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	4a59      	ldr	r2, [pc, #356]	@ (8003eb4 <HAL_GPIO_DeInit+0x1e0>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d101      	bne.n	8003d58 <HAL_GPIO_DeInit+0x84>
 8003d54:	2306      	movs	r3, #6
 8003d56:	e00c      	b.n	8003d72 <HAL_GPIO_DeInit+0x9e>
 8003d58:	2307      	movs	r3, #7
 8003d5a:	e00a      	b.n	8003d72 <HAL_GPIO_DeInit+0x9e>
 8003d5c:	2305      	movs	r3, #5
 8003d5e:	e008      	b.n	8003d72 <HAL_GPIO_DeInit+0x9e>
 8003d60:	2304      	movs	r3, #4
 8003d62:	e006      	b.n	8003d72 <HAL_GPIO_DeInit+0x9e>
 8003d64:	2303      	movs	r3, #3
 8003d66:	e004      	b.n	8003d72 <HAL_GPIO_DeInit+0x9e>
 8003d68:	2302      	movs	r3, #2
 8003d6a:	e002      	b.n	8003d72 <HAL_GPIO_DeInit+0x9e>
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e000      	b.n	8003d72 <HAL_GPIO_DeInit+0x9e>
 8003d70:	2300      	movs	r3, #0
 8003d72:	697a      	ldr	r2, [r7, #20]
 8003d74:	f002 0203 	and.w	r2, r2, #3
 8003d78:	0092      	lsls	r2, r2, #2
 8003d7a:	4093      	lsls	r3, r2
 8003d7c:	68fa      	ldr	r2, [r7, #12]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d132      	bne.n	8003de8 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003d82:	4b4d      	ldr	r3, [pc, #308]	@ (8003eb8 <HAL_GPIO_DeInit+0x1e4>)
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	43db      	mvns	r3, r3
 8003d8a:	494b      	ldr	r1, [pc, #300]	@ (8003eb8 <HAL_GPIO_DeInit+0x1e4>)
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003d90:	4b49      	ldr	r3, [pc, #292]	@ (8003eb8 <HAL_GPIO_DeInit+0x1e4>)
 8003d92:	685a      	ldr	r2, [r3, #4]
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	43db      	mvns	r3, r3
 8003d98:	4947      	ldr	r1, [pc, #284]	@ (8003eb8 <HAL_GPIO_DeInit+0x1e4>)
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003d9e:	4b46      	ldr	r3, [pc, #280]	@ (8003eb8 <HAL_GPIO_DeInit+0x1e4>)
 8003da0:	68da      	ldr	r2, [r3, #12]
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	43db      	mvns	r3, r3
 8003da6:	4944      	ldr	r1, [pc, #272]	@ (8003eb8 <HAL_GPIO_DeInit+0x1e4>)
 8003da8:	4013      	ands	r3, r2
 8003daa:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8003dac:	4b42      	ldr	r3, [pc, #264]	@ (8003eb8 <HAL_GPIO_DeInit+0x1e4>)
 8003dae:	689a      	ldr	r2, [r3, #8]
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	43db      	mvns	r3, r3
 8003db4:	4940      	ldr	r1, [pc, #256]	@ (8003eb8 <HAL_GPIO_DeInit+0x1e4>)
 8003db6:	4013      	ands	r3, r2
 8003db8:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	f003 0303 	and.w	r3, r3, #3
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	220f      	movs	r2, #15
 8003dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003dca:	4a34      	ldr	r2, [pc, #208]	@ (8003e9c <HAL_GPIO_DeInit+0x1c8>)
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	089b      	lsrs	r3, r3, #2
 8003dd0:	3302      	adds	r3, #2
 8003dd2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	43da      	mvns	r2, r3
 8003dda:	4830      	ldr	r0, [pc, #192]	@ (8003e9c <HAL_GPIO_DeInit+0x1c8>)
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	089b      	lsrs	r3, r3, #2
 8003de0:	400a      	ands	r2, r1
 8003de2:	3302      	adds	r3, #2
 8003de4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	005b      	lsls	r3, r3, #1
 8003df0:	2103      	movs	r1, #3
 8003df2:	fa01 f303 	lsl.w	r3, r1, r3
 8003df6:	431a      	orrs	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFul << ((position & 0x07u) * 4u)) ;
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	08da      	lsrs	r2, r3, #3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	3208      	adds	r2, #8
 8003e04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	f003 0307 	and.w	r3, r3, #7
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	220f      	movs	r2, #15
 8003e12:	fa02 f303 	lsl.w	r3, r2, r3
 8003e16:	43db      	mvns	r3, r3
 8003e18:	697a      	ldr	r2, [r7, #20]
 8003e1a:	08d2      	lsrs	r2, r2, #3
 8003e1c:	4019      	ands	r1, r3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	3208      	adds	r2, #8
 8003e22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	689a      	ldr	r2, [r3, #8]
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	005b      	lsls	r3, r3, #1
 8003e2e:	2103      	movs	r1, #3
 8003e30:	fa01 f303 	lsl.w	r3, r1, r3
 8003e34:	43db      	mvns	r3, r3
 8003e36:	401a      	ands	r2, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	685a      	ldr	r2, [r3, #4]
 8003e40:	2101      	movs	r1, #1
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	fa01 f303 	lsl.w	r3, r1, r3
 8003e48:	43db      	mvns	r3, r3
 8003e4a:	401a      	ands	r2, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	68da      	ldr	r2, [r3, #12]
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	005b      	lsls	r3, r3, #1
 8003e58:	2103      	movs	r1, #3
 8003e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e5e:	43db      	mvns	r3, r3
 8003e60:	401a      	ands	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e6a:	2101      	movs	r1, #1
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e72:	43db      	mvns	r3, r3
 8003e74:	401a      	ands	r2, r3
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	3301      	adds	r3, #1
 8003e7e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003e80:	683a      	ldr	r2, [r7, #0]
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	fa22 f303 	lsr.w	r3, r2, r3
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	f47f af2b 	bne.w	8003ce4 <HAL_GPIO_DeInit+0x10>
  }
}
 8003e8e:	bf00      	nop
 8003e90:	bf00      	nop
 8003e92:	371c      	adds	r7, #28
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr
 8003e9c:	40010000 	.word	0x40010000
 8003ea0:	48000400 	.word	0x48000400
 8003ea4:	48000800 	.word	0x48000800
 8003ea8:	48000c00 	.word	0x48000c00
 8003eac:	48001000 	.word	0x48001000
 8003eb0:	48001400 	.word	0x48001400
 8003eb4:	48001800 	.word	0x48001800
 8003eb8:	40010400 	.word	0x40010400

08003ebc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b085      	sub	sp, #20
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	460b      	mov	r3, r1
 8003ec6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	691a      	ldr	r2, [r3, #16]
 8003ecc:	887b      	ldrh	r3, [r7, #2]
 8003ece:	4013      	ands	r3, r2
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d002      	beq.n	8003eda <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	73fb      	strb	r3, [r7, #15]
 8003ed8:	e001      	b.n	8003ede <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003eda:	2300      	movs	r3, #0
 8003edc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ede:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3714      	adds	r7, #20
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr

08003eec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	460b      	mov	r3, r1
 8003ef6:	807b      	strh	r3, [r7, #2]
 8003ef8:	4613      	mov	r3, r2
 8003efa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003efc:	787b      	ldrb	r3, [r7, #1]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d003      	beq.n	8003f0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f02:	887a      	ldrh	r2, [r7, #2]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f08:	e002      	b.n	8003f10 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f0a:	887a      	ldrh	r2, [r7, #2]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003f10:	bf00      	nop
 8003f12:	370c      	adds	r7, #12
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	4603      	mov	r3, r0
 8003f24:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003f26:	4b08      	ldr	r3, [pc, #32]	@ (8003f48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f28:	695a      	ldr	r2, [r3, #20]
 8003f2a:	88fb      	ldrh	r3, [r7, #6]
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d006      	beq.n	8003f40 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f32:	4a05      	ldr	r2, [pc, #20]	@ (8003f48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f34:	88fb      	ldrh	r3, [r7, #6]
 8003f36:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f38:	88fb      	ldrh	r3, [r7, #6]
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f7fc ffea 	bl	8000f14 <HAL_GPIO_EXTI_Callback>
  }
}
 8003f40:	bf00      	nop
 8003f42:	3708      	adds	r7, #8
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	40010400 	.word	0x40010400

08003f4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b082      	sub	sp, #8
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d101      	bne.n	8003f5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e08d      	b.n	800407a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d106      	bne.n	8003f78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f7fd fa78 	bl	8001468 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2224      	movs	r2, #36	@ 0x24
 8003f7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f022 0201 	bic.w	r2, r2, #1
 8003f8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003f9c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	689a      	ldr	r2, [r3, #8]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003fac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d107      	bne.n	8003fc6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	689a      	ldr	r2, [r3, #8]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003fc2:	609a      	str	r2, [r3, #8]
 8003fc4:	e006      	b.n	8003fd4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	689a      	ldr	r2, [r3, #8]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003fd2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d108      	bne.n	8003fee <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	685a      	ldr	r2, [r3, #4]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003fea:	605a      	str	r2, [r3, #4]
 8003fec:	e007      	b.n	8003ffe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	685a      	ldr	r2, [r3, #4]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ffc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	687a      	ldr	r2, [r7, #4]
 8004006:	6812      	ldr	r2, [r2, #0]
 8004008:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800400c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004010:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	68da      	ldr	r2, [r3, #12]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004020:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	691a      	ldr	r2, [r3, #16]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	695b      	ldr	r3, [r3, #20]
 800402a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	699b      	ldr	r3, [r3, #24]
 8004032:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	430a      	orrs	r2, r1
 800403a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	69d9      	ldr	r1, [r3, #28]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6a1a      	ldr	r2, [r3, #32]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	430a      	orrs	r2, r1
 800404a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f042 0201 	orr.w	r2, r2, #1
 800405a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2220      	movs	r2, #32
 8004066:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004078:	2300      	movs	r3, #0
}
 800407a:	4618      	mov	r0, r3
 800407c:	3708      	adds	r7, #8
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}

08004082 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004082:	b480      	push	{r7}
 8004084:	b083      	sub	sp, #12
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
 800408a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004092:	b2db      	uxtb	r3, r3
 8004094:	2b20      	cmp	r3, #32
 8004096:	d138      	bne.n	800410a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d101      	bne.n	80040a6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80040a2:	2302      	movs	r3, #2
 80040a4:	e032      	b.n	800410c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2201      	movs	r2, #1
 80040aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2224      	movs	r2, #36	@ 0x24
 80040b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f022 0201 	bic.w	r2, r2, #1
 80040c4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80040d4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	6819      	ldr	r1, [r3, #0]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	683a      	ldr	r2, [r7, #0]
 80040e2:	430a      	orrs	r2, r1
 80040e4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f042 0201 	orr.w	r2, r2, #1
 80040f4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2220      	movs	r2, #32
 80040fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004106:	2300      	movs	r3, #0
 8004108:	e000      	b.n	800410c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800410a:	2302      	movs	r3, #2
  }
}
 800410c:	4618      	mov	r0, r3
 800410e:	370c      	adds	r7, #12
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr

08004118 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004118:	b480      	push	{r7}
 800411a:	b085      	sub	sp, #20
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004128:	b2db      	uxtb	r3, r3
 800412a:	2b20      	cmp	r3, #32
 800412c:	d139      	bne.n	80041a2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004134:	2b01      	cmp	r3, #1
 8004136:	d101      	bne.n	800413c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004138:	2302      	movs	r3, #2
 800413a:	e033      	b.n	80041a4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2224      	movs	r2, #36	@ 0x24
 8004148:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f022 0201 	bic.w	r2, r2, #1
 800415a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800416a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	021b      	lsls	r3, r3, #8
 8004170:	68fa      	ldr	r2, [r7, #12]
 8004172:	4313      	orrs	r3, r2
 8004174:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	68fa      	ldr	r2, [r7, #12]
 800417c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f042 0201 	orr.w	r2, r2, #1
 800418c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2220      	movs	r2, #32
 8004192:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2200      	movs	r2, #0
 800419a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800419e:	2300      	movs	r3, #0
 80041a0:	e000      	b.n	80041a4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80041a2:	2302      	movs	r3, #2
  }
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3714      	adds	r7, #20
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr

080041b0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b086      	sub	sp, #24
 80041b4:	af02      	add	r7, sp, #8
 80041b6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e101      	b.n	80043c6 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d106      	bne.n	80041dc <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f7fd fafa 	bl	80017d0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2203      	movs	r2, #3
 80041e0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4618      	mov	r0, r3
 80041f0:	f004 f890 	bl	8008314 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6818      	ldr	r0, [r3, #0]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	7c1a      	ldrb	r2, [r3, #16]
 80041fc:	f88d 2000 	strb.w	r2, [sp]
 8004200:	3304      	adds	r3, #4
 8004202:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004204:	f004 f859 	bl	80082ba <USB_CoreInit>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d005      	beq.n	800421a <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2202      	movs	r2, #2
 8004212:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e0d5      	b.n	80043c6 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	2100      	movs	r1, #0
 8004220:	4618      	mov	r0, r3
 8004222:	f004 f888 	bl	8008336 <USB_SetCurrentMode>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d005      	beq.n	8004238 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2202      	movs	r2, #2
 8004230:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e0c6      	b.n	80043c6 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004238:	2300      	movs	r3, #0
 800423a:	73fb      	strb	r3, [r7, #15]
 800423c:	e04a      	b.n	80042d4 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800423e:	7bfa      	ldrb	r2, [r7, #15]
 8004240:	6879      	ldr	r1, [r7, #4]
 8004242:	4613      	mov	r3, r2
 8004244:	00db      	lsls	r3, r3, #3
 8004246:	4413      	add	r3, r2
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	440b      	add	r3, r1
 800424c:	3315      	adds	r3, #21
 800424e:	2201      	movs	r2, #1
 8004250:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004252:	7bfa      	ldrb	r2, [r7, #15]
 8004254:	6879      	ldr	r1, [r7, #4]
 8004256:	4613      	mov	r3, r2
 8004258:	00db      	lsls	r3, r3, #3
 800425a:	4413      	add	r3, r2
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	440b      	add	r3, r1
 8004260:	3314      	adds	r3, #20
 8004262:	7bfa      	ldrb	r2, [r7, #15]
 8004264:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004266:	7bfa      	ldrb	r2, [r7, #15]
 8004268:	7bfb      	ldrb	r3, [r7, #15]
 800426a:	b298      	uxth	r0, r3
 800426c:	6879      	ldr	r1, [r7, #4]
 800426e:	4613      	mov	r3, r2
 8004270:	00db      	lsls	r3, r3, #3
 8004272:	4413      	add	r3, r2
 8004274:	009b      	lsls	r3, r3, #2
 8004276:	440b      	add	r3, r1
 8004278:	332e      	adds	r3, #46	@ 0x2e
 800427a:	4602      	mov	r2, r0
 800427c:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800427e:	7bfa      	ldrb	r2, [r7, #15]
 8004280:	6879      	ldr	r1, [r7, #4]
 8004282:	4613      	mov	r3, r2
 8004284:	00db      	lsls	r3, r3, #3
 8004286:	4413      	add	r3, r2
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	440b      	add	r3, r1
 800428c:	3318      	adds	r3, #24
 800428e:	2200      	movs	r2, #0
 8004290:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004292:	7bfa      	ldrb	r2, [r7, #15]
 8004294:	6879      	ldr	r1, [r7, #4]
 8004296:	4613      	mov	r3, r2
 8004298:	00db      	lsls	r3, r3, #3
 800429a:	4413      	add	r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	440b      	add	r3, r1
 80042a0:	331c      	adds	r3, #28
 80042a2:	2200      	movs	r2, #0
 80042a4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80042a6:	7bfa      	ldrb	r2, [r7, #15]
 80042a8:	6879      	ldr	r1, [r7, #4]
 80042aa:	4613      	mov	r3, r2
 80042ac:	00db      	lsls	r3, r3, #3
 80042ae:	4413      	add	r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	440b      	add	r3, r1
 80042b4:	3320      	adds	r3, #32
 80042b6:	2200      	movs	r2, #0
 80042b8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80042ba:	7bfa      	ldrb	r2, [r7, #15]
 80042bc:	6879      	ldr	r1, [r7, #4]
 80042be:	4613      	mov	r3, r2
 80042c0:	00db      	lsls	r3, r3, #3
 80042c2:	4413      	add	r3, r2
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	440b      	add	r3, r1
 80042c8:	3324      	adds	r3, #36	@ 0x24
 80042ca:	2200      	movs	r2, #0
 80042cc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042ce:	7bfb      	ldrb	r3, [r7, #15]
 80042d0:	3301      	adds	r3, #1
 80042d2:	73fb      	strb	r3, [r7, #15]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	791b      	ldrb	r3, [r3, #4]
 80042d8:	7bfa      	ldrb	r2, [r7, #15]
 80042da:	429a      	cmp	r2, r3
 80042dc:	d3af      	bcc.n	800423e <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042de:	2300      	movs	r3, #0
 80042e0:	73fb      	strb	r3, [r7, #15]
 80042e2:	e044      	b.n	800436e <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80042e4:	7bfa      	ldrb	r2, [r7, #15]
 80042e6:	6879      	ldr	r1, [r7, #4]
 80042e8:	4613      	mov	r3, r2
 80042ea:	00db      	lsls	r3, r3, #3
 80042ec:	4413      	add	r3, r2
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	440b      	add	r3, r1
 80042f2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80042f6:	2200      	movs	r2, #0
 80042f8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80042fa:	7bfa      	ldrb	r2, [r7, #15]
 80042fc:	6879      	ldr	r1, [r7, #4]
 80042fe:	4613      	mov	r3, r2
 8004300:	00db      	lsls	r3, r3, #3
 8004302:	4413      	add	r3, r2
 8004304:	009b      	lsls	r3, r3, #2
 8004306:	440b      	add	r3, r1
 8004308:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800430c:	7bfa      	ldrb	r2, [r7, #15]
 800430e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004310:	7bfa      	ldrb	r2, [r7, #15]
 8004312:	6879      	ldr	r1, [r7, #4]
 8004314:	4613      	mov	r3, r2
 8004316:	00db      	lsls	r3, r3, #3
 8004318:	4413      	add	r3, r2
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	440b      	add	r3, r1
 800431e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004322:	2200      	movs	r2, #0
 8004324:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004326:	7bfa      	ldrb	r2, [r7, #15]
 8004328:	6879      	ldr	r1, [r7, #4]
 800432a:	4613      	mov	r3, r2
 800432c:	00db      	lsls	r3, r3, #3
 800432e:	4413      	add	r3, r2
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	440b      	add	r3, r1
 8004334:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004338:	2200      	movs	r2, #0
 800433a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800433c:	7bfa      	ldrb	r2, [r7, #15]
 800433e:	6879      	ldr	r1, [r7, #4]
 8004340:	4613      	mov	r3, r2
 8004342:	00db      	lsls	r3, r3, #3
 8004344:	4413      	add	r3, r2
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	440b      	add	r3, r1
 800434a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800434e:	2200      	movs	r2, #0
 8004350:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004352:	7bfa      	ldrb	r2, [r7, #15]
 8004354:	6879      	ldr	r1, [r7, #4]
 8004356:	4613      	mov	r3, r2
 8004358:	00db      	lsls	r3, r3, #3
 800435a:	4413      	add	r3, r2
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	440b      	add	r3, r1
 8004360:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004364:	2200      	movs	r2, #0
 8004366:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004368:	7bfb      	ldrb	r3, [r7, #15]
 800436a:	3301      	adds	r3, #1
 800436c:	73fb      	strb	r3, [r7, #15]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	791b      	ldrb	r3, [r3, #4]
 8004372:	7bfa      	ldrb	r2, [r7, #15]
 8004374:	429a      	cmp	r2, r3
 8004376:	d3b5      	bcc.n	80042e4 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6818      	ldr	r0, [r3, #0]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	7c1a      	ldrb	r2, [r3, #16]
 8004380:	f88d 2000 	strb.w	r2, [sp]
 8004384:	3304      	adds	r3, #4
 8004386:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004388:	f004 f822 	bl	80083d0 <USB_DevInit>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d005      	beq.n	800439e <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2202      	movs	r2, #2
 8004396:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e013      	b.n	80043c6 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2200      	movs	r2, #0
 80043a2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	7b1b      	ldrb	r3, [r3, #12]
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d102      	bne.n	80043ba <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f000 f80a 	bl	80043ce <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4618      	mov	r0, r3
 80043c0:	f004 f9c7 	bl	8008752 <USB_DevDisconnect>

  return HAL_OK;
 80043c4:	2300      	movs	r3, #0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3710      	adds	r7, #16
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80043ce:	b480      	push	{r7}
 80043d0:	b085      	sub	sp, #20
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	699b      	ldr	r3, [r3, #24]
 80043f0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004400:	f043 0303 	orr.w	r3, r3, #3
 8004404:	68fa      	ldr	r2, [r7, #12]
 8004406:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8004408:	2300      	movs	r3, #0
}
 800440a:	4618      	mov	r0, r3
 800440c:	3714      	adds	r7, #20
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
	...

08004418 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004418:	b480      	push	{r7}
 800441a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800441c:	4b05      	ldr	r3, [pc, #20]	@ (8004434 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a04      	ldr	r2, [pc, #16]	@ (8004434 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004422:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004426:	6013      	str	r3, [r2, #0]
}
 8004428:	bf00      	nop
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	40007000 	.word	0x40007000

08004438 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004438:	b480      	push	{r7}
 800443a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800443c:	4b04      	ldr	r3, [pc, #16]	@ (8004450 <HAL_PWREx_GetVoltageRange+0x18>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004444:	4618      	mov	r0, r3
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	40007000 	.word	0x40007000

08004454 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004454:	b480      	push	{r7}
 8004456:	b085      	sub	sp, #20
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004462:	d130      	bne.n	80044c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004464:	4b23      	ldr	r3, [pc, #140]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800446c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004470:	d038      	beq.n	80044e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004472:	4b20      	ldr	r3, [pc, #128]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800447a:	4a1e      	ldr	r2, [pc, #120]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800447c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004480:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004482:	4b1d      	ldr	r3, [pc, #116]	@ (80044f8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	2232      	movs	r2, #50	@ 0x32
 8004488:	fb02 f303 	mul.w	r3, r2, r3
 800448c:	4a1b      	ldr	r2, [pc, #108]	@ (80044fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800448e:	fba2 2303 	umull	r2, r3, r2, r3
 8004492:	0c9b      	lsrs	r3, r3, #18
 8004494:	3301      	adds	r3, #1
 8004496:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004498:	e002      	b.n	80044a0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	3b01      	subs	r3, #1
 800449e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80044a0:	4b14      	ldr	r3, [pc, #80]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044a2:	695b      	ldr	r3, [r3, #20]
 80044a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044ac:	d102      	bne.n	80044b4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d1f2      	bne.n	800449a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80044b4:	4b0f      	ldr	r3, [pc, #60]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044b6:	695b      	ldr	r3, [r3, #20]
 80044b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044c0:	d110      	bne.n	80044e4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e00f      	b.n	80044e6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80044c6:	4b0b      	ldr	r3, [pc, #44]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80044ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044d2:	d007      	beq.n	80044e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80044d4:	4b07      	ldr	r3, [pc, #28]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80044dc:	4a05      	ldr	r2, [pc, #20]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80044e2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3714      	adds	r7, #20
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	40007000 	.word	0x40007000
 80044f8:	2000000c 	.word	0x2000000c
 80044fc:	431bde83 	.word	0x431bde83

08004500 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004500:	b480      	push	{r7}
 8004502:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004504:	4b05      	ldr	r3, [pc, #20]	@ (800451c <HAL_PWREx_EnableVddUSB+0x1c>)
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	4a04      	ldr	r2, [pc, #16]	@ (800451c <HAL_PWREx_EnableVddUSB+0x1c>)
 800450a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800450e:	6053      	str	r3, [r2, #4]
}
 8004510:	bf00      	nop
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr
 800451a:	bf00      	nop
 800451c:	40007000 	.word	0x40007000

08004520 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b086      	sub	sp, #24
 8004524:	af02      	add	r7, sp, #8
 8004526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004528:	f7fe ff98 	bl	800345c <HAL_GetTick>
 800452c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d101      	bne.n	8004538 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e063      	b.n	8004600 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800453e:	b2db      	uxtb	r3, r3
 8004540:	2b00      	cmp	r3, #0
 8004542:	d10b      	bne.n	800455c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f7fc ffe9 	bl	8001524 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8004552:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f000 f858 	bl	800460c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	3b01      	subs	r3, #1
 800456c:	021a      	lsls	r2, r3, #8
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	430a      	orrs	r2, r1
 8004574:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457a:	9300      	str	r3, [sp, #0]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2200      	movs	r2, #0
 8004580:	2120      	movs	r1, #32
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 f850 	bl	8004628 <QSPI_WaitFlagStateUntilTimeout>
 8004588:	4603      	mov	r3, r0
 800458a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800458c:	7afb      	ldrb	r3, [r7, #11]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d131      	bne.n	80045f6 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800459c:	f023 0310 	bic.w	r3, r3, #16
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	6852      	ldr	r2, [r2, #4]
 80045a4:	0611      	lsls	r1, r2, #24
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	68d2      	ldr	r2, [r2, #12]
 80045aa:	4311      	orrs	r1, r2
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	6812      	ldr	r2, [r2, #0]
 80045b0:	430b      	orrs	r3, r1
 80045b2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	685a      	ldr	r2, [r3, #4]
 80045ba:	4b13      	ldr	r3, [pc, #76]	@ (8004608 <HAL_QSPI_Init+0xe8>)
 80045bc:	4013      	ands	r3, r2
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	6912      	ldr	r2, [r2, #16]
 80045c2:	0411      	lsls	r1, r2, #16
 80045c4:	687a      	ldr	r2, [r7, #4]
 80045c6:	6952      	ldr	r2, [r2, #20]
 80045c8:	4311      	orrs	r1, r2
 80045ca:	687a      	ldr	r2, [r7, #4]
 80045cc:	6992      	ldr	r2, [r2, #24]
 80045ce:	4311      	orrs	r1, r2
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	6812      	ldr	r2, [r2, #0]
 80045d4:	430b      	orrs	r3, r1
 80045d6:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f042 0201 	orr.w	r2, r2, #1
 80045e6:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2201      	movs	r2, #1
 80045f2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 80045fe:	7afb      	ldrb	r3, [r7, #11]
}
 8004600:	4618      	mov	r0, r3
 8004602:	3710      	adds	r7, #16
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}
 8004608:	ffe0f8fe 	.word	0xffe0f8fe

0800460c <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	683a      	ldr	r2, [r7, #0]
 800461a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800461c:	bf00      	nop
 800461e:	370c      	adds	r7, #12
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr

08004628 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b084      	sub	sp, #16
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	603b      	str	r3, [r7, #0]
 8004634:	4613      	mov	r3, r2
 8004636:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004638:	e01a      	b.n	8004670 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800463a:	69bb      	ldr	r3, [r7, #24]
 800463c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004640:	d016      	beq.n	8004670 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004642:	f7fe ff0b 	bl	800345c <HAL_GetTick>
 8004646:	4602      	mov	r2, r0
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	69ba      	ldr	r2, [r7, #24]
 800464e:	429a      	cmp	r2, r3
 8004650:	d302      	bcc.n	8004658 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8004652:	69bb      	ldr	r3, [r7, #24]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d10b      	bne.n	8004670 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2204      	movs	r2, #4
 800465c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004664:	f043 0201 	orr.w	r2, r3, #1
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e00e      	b.n	800468e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	689a      	ldr	r2, [r3, #8]
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	4013      	ands	r3, r2
 800467a:	2b00      	cmp	r3, #0
 800467c:	bf14      	ite	ne
 800467e:	2301      	movne	r3, #1
 8004680:	2300      	moveq	r3, #0
 8004682:	b2db      	uxtb	r3, r3
 8004684:	461a      	mov	r2, r3
 8004686:	79fb      	ldrb	r3, [r7, #7]
 8004688:	429a      	cmp	r2, r3
 800468a:	d1d6      	bne.n	800463a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800468c:	2300      	movs	r3, #0
}
 800468e:	4618      	mov	r0, r3
 8004690:	3710      	adds	r7, #16
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
	...

08004698 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b088      	sub	sp, #32
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d101      	bne.n	80046aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e3ca      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046aa:	4b97      	ldr	r3, [pc, #604]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	f003 030c 	and.w	r3, r3, #12
 80046b2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046b4:	4b94      	ldr	r3, [pc, #592]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 80046b6:	68db      	ldr	r3, [r3, #12]
 80046b8:	f003 0303 	and.w	r3, r3, #3
 80046bc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 0310 	and.w	r3, r3, #16
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	f000 80e4 	beq.w	8004894 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d007      	beq.n	80046e2 <HAL_RCC_OscConfig+0x4a>
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	2b0c      	cmp	r3, #12
 80046d6:	f040 808b 	bne.w	80047f0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	2b01      	cmp	r3, #1
 80046de:	f040 8087 	bne.w	80047f0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80046e2:	4b89      	ldr	r3, [pc, #548]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0302 	and.w	r3, r3, #2
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d005      	beq.n	80046fa <HAL_RCC_OscConfig+0x62>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	699b      	ldr	r3, [r3, #24]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d101      	bne.n	80046fa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e3a2      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6a1a      	ldr	r2, [r3, #32]
 80046fe:	4b82      	ldr	r3, [pc, #520]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0308 	and.w	r3, r3, #8
 8004706:	2b00      	cmp	r3, #0
 8004708:	d004      	beq.n	8004714 <HAL_RCC_OscConfig+0x7c>
 800470a:	4b7f      	ldr	r3, [pc, #508]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004712:	e005      	b.n	8004720 <HAL_RCC_OscConfig+0x88>
 8004714:	4b7c      	ldr	r3, [pc, #496]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 8004716:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800471a:	091b      	lsrs	r3, r3, #4
 800471c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004720:	4293      	cmp	r3, r2
 8004722:	d223      	bcs.n	800476c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6a1b      	ldr	r3, [r3, #32]
 8004728:	4618      	mov	r0, r3
 800472a:	f000 fd87 	bl	800523c <RCC_SetFlashLatencyFromMSIRange>
 800472e:	4603      	mov	r3, r0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d001      	beq.n	8004738 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	e383      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004738:	4b73      	ldr	r3, [pc, #460]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a72      	ldr	r2, [pc, #456]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 800473e:	f043 0308 	orr.w	r3, r3, #8
 8004742:	6013      	str	r3, [r2, #0]
 8004744:	4b70      	ldr	r3, [pc, #448]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6a1b      	ldr	r3, [r3, #32]
 8004750:	496d      	ldr	r1, [pc, #436]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 8004752:	4313      	orrs	r3, r2
 8004754:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004756:	4b6c      	ldr	r3, [pc, #432]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	69db      	ldr	r3, [r3, #28]
 8004762:	021b      	lsls	r3, r3, #8
 8004764:	4968      	ldr	r1, [pc, #416]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 8004766:	4313      	orrs	r3, r2
 8004768:	604b      	str	r3, [r1, #4]
 800476a:	e025      	b.n	80047b8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800476c:	4b66      	ldr	r3, [pc, #408]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a65      	ldr	r2, [pc, #404]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 8004772:	f043 0308 	orr.w	r3, r3, #8
 8004776:	6013      	str	r3, [r2, #0]
 8004778:	4b63      	ldr	r3, [pc, #396]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6a1b      	ldr	r3, [r3, #32]
 8004784:	4960      	ldr	r1, [pc, #384]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 8004786:	4313      	orrs	r3, r2
 8004788:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800478a:	4b5f      	ldr	r3, [pc, #380]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	69db      	ldr	r3, [r3, #28]
 8004796:	021b      	lsls	r3, r3, #8
 8004798:	495b      	ldr	r1, [pc, #364]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 800479a:	4313      	orrs	r3, r2
 800479c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800479e:	69bb      	ldr	r3, [r7, #24]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d109      	bne.n	80047b8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6a1b      	ldr	r3, [r3, #32]
 80047a8:	4618      	mov	r0, r3
 80047aa:	f000 fd47 	bl	800523c <RCC_SetFlashLatencyFromMSIRange>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d001      	beq.n	80047b8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e343      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80047b8:	f000 fc4a 	bl	8005050 <HAL_RCC_GetSysClockFreq>
 80047bc:	4602      	mov	r2, r0
 80047be:	4b52      	ldr	r3, [pc, #328]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	091b      	lsrs	r3, r3, #4
 80047c4:	f003 030f 	and.w	r3, r3, #15
 80047c8:	4950      	ldr	r1, [pc, #320]	@ (800490c <HAL_RCC_OscConfig+0x274>)
 80047ca:	5ccb      	ldrb	r3, [r1, r3]
 80047cc:	f003 031f 	and.w	r3, r3, #31
 80047d0:	fa22 f303 	lsr.w	r3, r2, r3
 80047d4:	4a4e      	ldr	r2, [pc, #312]	@ (8004910 <HAL_RCC_OscConfig+0x278>)
 80047d6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80047d8:	4b4e      	ldr	r3, [pc, #312]	@ (8004914 <HAL_RCC_OscConfig+0x27c>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4618      	mov	r0, r3
 80047de:	f7fd f893 	bl	8001908 <HAL_InitTick>
 80047e2:	4603      	mov	r3, r0
 80047e4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80047e6:	7bfb      	ldrb	r3, [r7, #15]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d052      	beq.n	8004892 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80047ec:	7bfb      	ldrb	r3, [r7, #15]
 80047ee:	e327      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	699b      	ldr	r3, [r3, #24]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d032      	beq.n	800485e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80047f8:	4b43      	ldr	r3, [pc, #268]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a42      	ldr	r2, [pc, #264]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 80047fe:	f043 0301 	orr.w	r3, r3, #1
 8004802:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004804:	f7fe fe2a 	bl	800345c <HAL_GetTick>
 8004808:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800480a:	e008      	b.n	800481e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800480c:	f7fe fe26 	bl	800345c <HAL_GetTick>
 8004810:	4602      	mov	r2, r0
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	2b02      	cmp	r3, #2
 8004818:	d901      	bls.n	800481e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e310      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800481e:	4b3a      	ldr	r3, [pc, #232]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0302 	and.w	r3, r3, #2
 8004826:	2b00      	cmp	r3, #0
 8004828:	d0f0      	beq.n	800480c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800482a:	4b37      	ldr	r3, [pc, #220]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a36      	ldr	r2, [pc, #216]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 8004830:	f043 0308 	orr.w	r3, r3, #8
 8004834:	6013      	str	r3, [r2, #0]
 8004836:	4b34      	ldr	r3, [pc, #208]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a1b      	ldr	r3, [r3, #32]
 8004842:	4931      	ldr	r1, [pc, #196]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 8004844:	4313      	orrs	r3, r2
 8004846:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004848:	4b2f      	ldr	r3, [pc, #188]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	69db      	ldr	r3, [r3, #28]
 8004854:	021b      	lsls	r3, r3, #8
 8004856:	492c      	ldr	r1, [pc, #176]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 8004858:	4313      	orrs	r3, r2
 800485a:	604b      	str	r3, [r1, #4]
 800485c:	e01a      	b.n	8004894 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800485e:	4b2a      	ldr	r3, [pc, #168]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a29      	ldr	r2, [pc, #164]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 8004864:	f023 0301 	bic.w	r3, r3, #1
 8004868:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800486a:	f7fe fdf7 	bl	800345c <HAL_GetTick>
 800486e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004870:	e008      	b.n	8004884 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004872:	f7fe fdf3 	bl	800345c <HAL_GetTick>
 8004876:	4602      	mov	r2, r0
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	2b02      	cmp	r3, #2
 800487e:	d901      	bls.n	8004884 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004880:	2303      	movs	r3, #3
 8004882:	e2dd      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004884:	4b20      	ldr	r3, [pc, #128]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 0302 	and.w	r3, r3, #2
 800488c:	2b00      	cmp	r3, #0
 800488e:	d1f0      	bne.n	8004872 <HAL_RCC_OscConfig+0x1da>
 8004890:	e000      	b.n	8004894 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004892:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 0301 	and.w	r3, r3, #1
 800489c:	2b00      	cmp	r3, #0
 800489e:	d074      	beq.n	800498a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	2b08      	cmp	r3, #8
 80048a4:	d005      	beq.n	80048b2 <HAL_RCC_OscConfig+0x21a>
 80048a6:	69bb      	ldr	r3, [r7, #24]
 80048a8:	2b0c      	cmp	r3, #12
 80048aa:	d10e      	bne.n	80048ca <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	2b03      	cmp	r3, #3
 80048b0:	d10b      	bne.n	80048ca <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048b2:	4b15      	ldr	r3, [pc, #84]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d064      	beq.n	8004988 <HAL_RCC_OscConfig+0x2f0>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d160      	bne.n	8004988 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e2ba      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048d2:	d106      	bne.n	80048e2 <HAL_RCC_OscConfig+0x24a>
 80048d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a0b      	ldr	r2, [pc, #44]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 80048da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048de:	6013      	str	r3, [r2, #0]
 80048e0:	e026      	b.n	8004930 <HAL_RCC_OscConfig+0x298>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80048ea:	d115      	bne.n	8004918 <HAL_RCC_OscConfig+0x280>
 80048ec:	4b06      	ldr	r3, [pc, #24]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a05      	ldr	r2, [pc, #20]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 80048f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80048f6:	6013      	str	r3, [r2, #0]
 80048f8:	4b03      	ldr	r3, [pc, #12]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a02      	ldr	r2, [pc, #8]	@ (8004908 <HAL_RCC_OscConfig+0x270>)
 80048fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004902:	6013      	str	r3, [r2, #0]
 8004904:	e014      	b.n	8004930 <HAL_RCC_OscConfig+0x298>
 8004906:	bf00      	nop
 8004908:	40021000 	.word	0x40021000
 800490c:	08010ae8 	.word	0x08010ae8
 8004910:	2000000c 	.word	0x2000000c
 8004914:	20000010 	.word	0x20000010
 8004918:	4ba0      	ldr	r3, [pc, #640]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a9f      	ldr	r2, [pc, #636]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 800491e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004922:	6013      	str	r3, [r2, #0]
 8004924:	4b9d      	ldr	r3, [pc, #628]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a9c      	ldr	r2, [pc, #624]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 800492a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800492e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d013      	beq.n	8004960 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004938:	f7fe fd90 	bl	800345c <HAL_GetTick>
 800493c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800493e:	e008      	b.n	8004952 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004940:	f7fe fd8c 	bl	800345c <HAL_GetTick>
 8004944:	4602      	mov	r2, r0
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	1ad3      	subs	r3, r2, r3
 800494a:	2b64      	cmp	r3, #100	@ 0x64
 800494c:	d901      	bls.n	8004952 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800494e:	2303      	movs	r3, #3
 8004950:	e276      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004952:	4b92      	ldr	r3, [pc, #584]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800495a:	2b00      	cmp	r3, #0
 800495c:	d0f0      	beq.n	8004940 <HAL_RCC_OscConfig+0x2a8>
 800495e:	e014      	b.n	800498a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004960:	f7fe fd7c 	bl	800345c <HAL_GetTick>
 8004964:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004966:	e008      	b.n	800497a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004968:	f7fe fd78 	bl	800345c <HAL_GetTick>
 800496c:	4602      	mov	r2, r0
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	2b64      	cmp	r3, #100	@ 0x64
 8004974:	d901      	bls.n	800497a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004976:	2303      	movs	r3, #3
 8004978:	e262      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800497a:	4b88      	ldr	r3, [pc, #544]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004982:	2b00      	cmp	r3, #0
 8004984:	d1f0      	bne.n	8004968 <HAL_RCC_OscConfig+0x2d0>
 8004986:	e000      	b.n	800498a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004988:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 0302 	and.w	r3, r3, #2
 8004992:	2b00      	cmp	r3, #0
 8004994:	d060      	beq.n	8004a58 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004996:	69bb      	ldr	r3, [r7, #24]
 8004998:	2b04      	cmp	r3, #4
 800499a:	d005      	beq.n	80049a8 <HAL_RCC_OscConfig+0x310>
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	2b0c      	cmp	r3, #12
 80049a0:	d119      	bne.n	80049d6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d116      	bne.n	80049d6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049a8:	4b7c      	ldr	r3, [pc, #496]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d005      	beq.n	80049c0 <HAL_RCC_OscConfig+0x328>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d101      	bne.n	80049c0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e23f      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049c0:	4b76      	ldr	r3, [pc, #472]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	691b      	ldr	r3, [r3, #16]
 80049cc:	061b      	lsls	r3, r3, #24
 80049ce:	4973      	ldr	r1, [pc, #460]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 80049d0:	4313      	orrs	r3, r2
 80049d2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049d4:	e040      	b.n	8004a58 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d023      	beq.n	8004a26 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049de:	4b6f      	ldr	r3, [pc, #444]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a6e      	ldr	r2, [pc, #440]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 80049e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ea:	f7fe fd37 	bl	800345c <HAL_GetTick>
 80049ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049f0:	e008      	b.n	8004a04 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049f2:	f7fe fd33 	bl	800345c <HAL_GetTick>
 80049f6:	4602      	mov	r2, r0
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	1ad3      	subs	r3, r2, r3
 80049fc:	2b02      	cmp	r3, #2
 80049fe:	d901      	bls.n	8004a04 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e21d      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a04:	4b65      	ldr	r3, [pc, #404]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d0f0      	beq.n	80049f2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a10:	4b62      	ldr	r3, [pc, #392]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	691b      	ldr	r3, [r3, #16]
 8004a1c:	061b      	lsls	r3, r3, #24
 8004a1e:	495f      	ldr	r1, [pc, #380]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004a20:	4313      	orrs	r3, r2
 8004a22:	604b      	str	r3, [r1, #4]
 8004a24:	e018      	b.n	8004a58 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a26:	4b5d      	ldr	r3, [pc, #372]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a5c      	ldr	r2, [pc, #368]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004a2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a32:	f7fe fd13 	bl	800345c <HAL_GetTick>
 8004a36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a38:	e008      	b.n	8004a4c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a3a:	f7fe fd0f 	bl	800345c <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d901      	bls.n	8004a4c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e1f9      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a4c:	4b53      	ldr	r3, [pc, #332]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d1f0      	bne.n	8004a3a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0308 	and.w	r3, r3, #8
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d03c      	beq.n	8004ade <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	695b      	ldr	r3, [r3, #20]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d01c      	beq.n	8004aa6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a6c:	4b4b      	ldr	r3, [pc, #300]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004a6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a72:	4a4a      	ldr	r2, [pc, #296]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004a74:	f043 0301 	orr.w	r3, r3, #1
 8004a78:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a7c:	f7fe fcee 	bl	800345c <HAL_GetTick>
 8004a80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a82:	e008      	b.n	8004a96 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a84:	f7fe fcea 	bl	800345c <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	2b02      	cmp	r3, #2
 8004a90:	d901      	bls.n	8004a96 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004a92:	2303      	movs	r3, #3
 8004a94:	e1d4      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a96:	4b41      	ldr	r3, [pc, #260]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004a98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a9c:	f003 0302 	and.w	r3, r3, #2
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d0ef      	beq.n	8004a84 <HAL_RCC_OscConfig+0x3ec>
 8004aa4:	e01b      	b.n	8004ade <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004aa6:	4b3d      	ldr	r3, [pc, #244]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004aa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004aac:	4a3b      	ldr	r2, [pc, #236]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004aae:	f023 0301 	bic.w	r3, r3, #1
 8004ab2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ab6:	f7fe fcd1 	bl	800345c <HAL_GetTick>
 8004aba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004abc:	e008      	b.n	8004ad0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004abe:	f7fe fccd 	bl	800345c <HAL_GetTick>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	1ad3      	subs	r3, r2, r3
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	d901      	bls.n	8004ad0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004acc:	2303      	movs	r3, #3
 8004ace:	e1b7      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ad0:	4b32      	ldr	r3, [pc, #200]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004ad2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ad6:	f003 0302 	and.w	r3, r3, #2
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d1ef      	bne.n	8004abe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0304 	and.w	r3, r3, #4
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	f000 80a6 	beq.w	8004c38 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004aec:	2300      	movs	r3, #0
 8004aee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004af0:	4b2a      	ldr	r3, [pc, #168]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004af4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d10d      	bne.n	8004b18 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004afc:	4b27      	ldr	r3, [pc, #156]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b00:	4a26      	ldr	r2, [pc, #152]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004b02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b06:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b08:	4b24      	ldr	r3, [pc, #144]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b10:	60bb      	str	r3, [r7, #8]
 8004b12:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b14:	2301      	movs	r3, #1
 8004b16:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b18:	4b21      	ldr	r3, [pc, #132]	@ (8004ba0 <HAL_RCC_OscConfig+0x508>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d118      	bne.n	8004b56 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b24:	4b1e      	ldr	r3, [pc, #120]	@ (8004ba0 <HAL_RCC_OscConfig+0x508>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a1d      	ldr	r2, [pc, #116]	@ (8004ba0 <HAL_RCC_OscConfig+0x508>)
 8004b2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b2e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b30:	f7fe fc94 	bl	800345c <HAL_GetTick>
 8004b34:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b36:	e008      	b.n	8004b4a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b38:	f7fe fc90 	bl	800345c <HAL_GetTick>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	1ad3      	subs	r3, r2, r3
 8004b42:	2b02      	cmp	r3, #2
 8004b44:	d901      	bls.n	8004b4a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004b46:	2303      	movs	r3, #3
 8004b48:	e17a      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b4a:	4b15      	ldr	r3, [pc, #84]	@ (8004ba0 <HAL_RCC_OscConfig+0x508>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d0f0      	beq.n	8004b38 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d108      	bne.n	8004b70 <HAL_RCC_OscConfig+0x4d8>
 8004b5e:	4b0f      	ldr	r3, [pc, #60]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b64:	4a0d      	ldr	r2, [pc, #52]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004b66:	f043 0301 	orr.w	r3, r3, #1
 8004b6a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b6e:	e029      	b.n	8004bc4 <HAL_RCC_OscConfig+0x52c>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	2b05      	cmp	r3, #5
 8004b76:	d115      	bne.n	8004ba4 <HAL_RCC_OscConfig+0x50c>
 8004b78:	4b08      	ldr	r3, [pc, #32]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b7e:	4a07      	ldr	r2, [pc, #28]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004b80:	f043 0304 	orr.w	r3, r3, #4
 8004b84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b88:	4b04      	ldr	r3, [pc, #16]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b8e:	4a03      	ldr	r2, [pc, #12]	@ (8004b9c <HAL_RCC_OscConfig+0x504>)
 8004b90:	f043 0301 	orr.w	r3, r3, #1
 8004b94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b98:	e014      	b.n	8004bc4 <HAL_RCC_OscConfig+0x52c>
 8004b9a:	bf00      	nop
 8004b9c:	40021000 	.word	0x40021000
 8004ba0:	40007000 	.word	0x40007000
 8004ba4:	4b9c      	ldr	r3, [pc, #624]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004baa:	4a9b      	ldr	r2, [pc, #620]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004bac:	f023 0301 	bic.w	r3, r3, #1
 8004bb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004bb4:	4b98      	ldr	r3, [pc, #608]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bba:	4a97      	ldr	r2, [pc, #604]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004bbc:	f023 0304 	bic.w	r3, r3, #4
 8004bc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d016      	beq.n	8004bfa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bcc:	f7fe fc46 	bl	800345c <HAL_GetTick>
 8004bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bd2:	e00a      	b.n	8004bea <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bd4:	f7fe fc42 	bl	800345c <HAL_GetTick>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d901      	bls.n	8004bea <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e12a      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bea:	4b8b      	ldr	r3, [pc, #556]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bf0:	f003 0302 	and.w	r3, r3, #2
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d0ed      	beq.n	8004bd4 <HAL_RCC_OscConfig+0x53c>
 8004bf8:	e015      	b.n	8004c26 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bfa:	f7fe fc2f 	bl	800345c <HAL_GetTick>
 8004bfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c00:	e00a      	b.n	8004c18 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c02:	f7fe fc2b 	bl	800345c <HAL_GetTick>
 8004c06:	4602      	mov	r2, r0
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d901      	bls.n	8004c18 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e113      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c18:	4b7f      	ldr	r3, [pc, #508]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c1e:	f003 0302 	and.w	r3, r3, #2
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d1ed      	bne.n	8004c02 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c26:	7ffb      	ldrb	r3, [r7, #31]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d105      	bne.n	8004c38 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c2c:	4b7a      	ldr	r3, [pc, #488]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c30:	4a79      	ldr	r2, [pc, #484]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004c32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c36:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	f000 80fe 	beq.w	8004e3e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c46:	2b02      	cmp	r3, #2
 8004c48:	f040 80d0 	bne.w	8004dec <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004c4c:	4b72      	ldr	r3, [pc, #456]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	f003 0203 	and.w	r2, r3, #3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d130      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c6a:	3b01      	subs	r3, #1
 8004c6c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d127      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c7c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d11f      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c88:	687a      	ldr	r2, [r7, #4]
 8004c8a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004c8c:	2a07      	cmp	r2, #7
 8004c8e:	bf14      	ite	ne
 8004c90:	2201      	movne	r2, #1
 8004c92:	2200      	moveq	r2, #0
 8004c94:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d113      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ca4:	085b      	lsrs	r3, r3, #1
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d109      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb8:	085b      	lsrs	r3, r3, #1
 8004cba:	3b01      	subs	r3, #1
 8004cbc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d06e      	beq.n	8004da0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004cc2:	69bb      	ldr	r3, [r7, #24]
 8004cc4:	2b0c      	cmp	r3, #12
 8004cc6:	d069      	beq.n	8004d9c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004cc8:	4b53      	ldr	r3, [pc, #332]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d105      	bne.n	8004ce0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004cd4:	4b50      	ldr	r3, [pc, #320]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d001      	beq.n	8004ce4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e0ad      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004ce4:	4b4c      	ldr	r3, [pc, #304]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a4b      	ldr	r2, [pc, #300]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004cea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004cee:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004cf0:	f7fe fbb4 	bl	800345c <HAL_GetTick>
 8004cf4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cf6:	e008      	b.n	8004d0a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cf8:	f7fe fbb0 	bl	800345c <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	2b02      	cmp	r3, #2
 8004d04:	d901      	bls.n	8004d0a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	e09a      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d0a:	4b43      	ldr	r3, [pc, #268]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d1f0      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d16:	4b40      	ldr	r3, [pc, #256]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004d18:	68da      	ldr	r2, [r3, #12]
 8004d1a:	4b40      	ldr	r3, [pc, #256]	@ (8004e1c <HAL_RCC_OscConfig+0x784>)
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004d26:	3a01      	subs	r2, #1
 8004d28:	0112      	lsls	r2, r2, #4
 8004d2a:	4311      	orrs	r1, r2
 8004d2c:	687a      	ldr	r2, [r7, #4]
 8004d2e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004d30:	0212      	lsls	r2, r2, #8
 8004d32:	4311      	orrs	r1, r2
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004d38:	0852      	lsrs	r2, r2, #1
 8004d3a:	3a01      	subs	r2, #1
 8004d3c:	0552      	lsls	r2, r2, #21
 8004d3e:	4311      	orrs	r1, r2
 8004d40:	687a      	ldr	r2, [r7, #4]
 8004d42:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004d44:	0852      	lsrs	r2, r2, #1
 8004d46:	3a01      	subs	r2, #1
 8004d48:	0652      	lsls	r2, r2, #25
 8004d4a:	4311      	orrs	r1, r2
 8004d4c:	687a      	ldr	r2, [r7, #4]
 8004d4e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004d50:	0912      	lsrs	r2, r2, #4
 8004d52:	0452      	lsls	r2, r2, #17
 8004d54:	430a      	orrs	r2, r1
 8004d56:	4930      	ldr	r1, [pc, #192]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004d5c:	4b2e      	ldr	r3, [pc, #184]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a2d      	ldr	r2, [pc, #180]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004d62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d66:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004d68:	4b2b      	ldr	r3, [pc, #172]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004d6a:	68db      	ldr	r3, [r3, #12]
 8004d6c:	4a2a      	ldr	r2, [pc, #168]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004d6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d72:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004d74:	f7fe fb72 	bl	800345c <HAL_GetTick>
 8004d78:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d7a:	e008      	b.n	8004d8e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d7c:	f7fe fb6e 	bl	800345c <HAL_GetTick>
 8004d80:	4602      	mov	r2, r0
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	2b02      	cmp	r3, #2
 8004d88:	d901      	bls.n	8004d8e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e058      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d8e:	4b22      	ldr	r3, [pc, #136]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d0f0      	beq.n	8004d7c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d9a:	e050      	b.n	8004e3e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e04f      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004da0:	4b1d      	ldr	r3, [pc, #116]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d148      	bne.n	8004e3e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004dac:	4b1a      	ldr	r3, [pc, #104]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a19      	ldr	r2, [pc, #100]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004db2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004db6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004db8:	4b17      	ldr	r3, [pc, #92]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	4a16      	ldr	r2, [pc, #88]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004dbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004dc2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004dc4:	f7fe fb4a 	bl	800345c <HAL_GetTick>
 8004dc8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dca:	e008      	b.n	8004dde <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dcc:	f7fe fb46 	bl	800345c <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	2b02      	cmp	r3, #2
 8004dd8:	d901      	bls.n	8004dde <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e030      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dde:	4b0e      	ldr	r3, [pc, #56]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d0f0      	beq.n	8004dcc <HAL_RCC_OscConfig+0x734>
 8004dea:	e028      	b.n	8004e3e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004dec:	69bb      	ldr	r3, [r7, #24]
 8004dee:	2b0c      	cmp	r3, #12
 8004df0:	d023      	beq.n	8004e3a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004df2:	4b09      	ldr	r3, [pc, #36]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a08      	ldr	r2, [pc, #32]	@ (8004e18 <HAL_RCC_OscConfig+0x780>)
 8004df8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004dfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dfe:	f7fe fb2d 	bl	800345c <HAL_GetTick>
 8004e02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e04:	e00c      	b.n	8004e20 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e06:	f7fe fb29 	bl	800345c <HAL_GetTick>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	1ad3      	subs	r3, r2, r3
 8004e10:	2b02      	cmp	r3, #2
 8004e12:	d905      	bls.n	8004e20 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e013      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
 8004e18:	40021000 	.word	0x40021000
 8004e1c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e20:	4b09      	ldr	r3, [pc, #36]	@ (8004e48 <HAL_RCC_OscConfig+0x7b0>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1ec      	bne.n	8004e06 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004e2c:	4b06      	ldr	r3, [pc, #24]	@ (8004e48 <HAL_RCC_OscConfig+0x7b0>)
 8004e2e:	68da      	ldr	r2, [r3, #12]
 8004e30:	4905      	ldr	r1, [pc, #20]	@ (8004e48 <HAL_RCC_OscConfig+0x7b0>)
 8004e32:	4b06      	ldr	r3, [pc, #24]	@ (8004e4c <HAL_RCC_OscConfig+0x7b4>)
 8004e34:	4013      	ands	r3, r2
 8004e36:	60cb      	str	r3, [r1, #12]
 8004e38:	e001      	b.n	8004e3e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	e000      	b.n	8004e40 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004e3e:	2300      	movs	r3, #0
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	3720      	adds	r7, #32
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}
 8004e48:	40021000 	.word	0x40021000
 8004e4c:	feeefffc 	.word	0xfeeefffc

08004e50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b084      	sub	sp, #16
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d101      	bne.n	8004e64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	e0e7      	b.n	8005034 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e64:	4b75      	ldr	r3, [pc, #468]	@ (800503c <HAL_RCC_ClockConfig+0x1ec>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 0307 	and.w	r3, r3, #7
 8004e6c:	683a      	ldr	r2, [r7, #0]
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	d910      	bls.n	8004e94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e72:	4b72      	ldr	r3, [pc, #456]	@ (800503c <HAL_RCC_ClockConfig+0x1ec>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f023 0207 	bic.w	r2, r3, #7
 8004e7a:	4970      	ldr	r1, [pc, #448]	@ (800503c <HAL_RCC_ClockConfig+0x1ec>)
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e82:	4b6e      	ldr	r3, [pc, #440]	@ (800503c <HAL_RCC_ClockConfig+0x1ec>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 0307 	and.w	r3, r3, #7
 8004e8a:	683a      	ldr	r2, [r7, #0]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d001      	beq.n	8004e94 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004e90:	2301      	movs	r3, #1
 8004e92:	e0cf      	b.n	8005034 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0302 	and.w	r3, r3, #2
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d010      	beq.n	8004ec2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	689a      	ldr	r2, [r3, #8]
 8004ea4:	4b66      	ldr	r3, [pc, #408]	@ (8005040 <HAL_RCC_ClockConfig+0x1f0>)
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d908      	bls.n	8004ec2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004eb0:	4b63      	ldr	r3, [pc, #396]	@ (8005040 <HAL_RCC_ClockConfig+0x1f0>)
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	4960      	ldr	r1, [pc, #384]	@ (8005040 <HAL_RCC_ClockConfig+0x1f0>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0301 	and.w	r3, r3, #1
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d04c      	beq.n	8004f68 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	2b03      	cmp	r3, #3
 8004ed4:	d107      	bne.n	8004ee6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ed6:	4b5a      	ldr	r3, [pc, #360]	@ (8005040 <HAL_RCC_ClockConfig+0x1f0>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d121      	bne.n	8004f26 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e0a6      	b.n	8005034 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	2b02      	cmp	r3, #2
 8004eec:	d107      	bne.n	8004efe <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004eee:	4b54      	ldr	r3, [pc, #336]	@ (8005040 <HAL_RCC_ClockConfig+0x1f0>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d115      	bne.n	8004f26 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e09a      	b.n	8005034 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d107      	bne.n	8004f16 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004f06:	4b4e      	ldr	r3, [pc, #312]	@ (8005040 <HAL_RCC_ClockConfig+0x1f0>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0302 	and.w	r3, r3, #2
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d109      	bne.n	8004f26 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e08e      	b.n	8005034 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f16:	4b4a      	ldr	r3, [pc, #296]	@ (8005040 <HAL_RCC_ClockConfig+0x1f0>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d101      	bne.n	8004f26 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e086      	b.n	8005034 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004f26:	4b46      	ldr	r3, [pc, #280]	@ (8005040 <HAL_RCC_ClockConfig+0x1f0>)
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f023 0203 	bic.w	r2, r3, #3
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	4943      	ldr	r1, [pc, #268]	@ (8005040 <HAL_RCC_ClockConfig+0x1f0>)
 8004f34:	4313      	orrs	r3, r2
 8004f36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f38:	f7fe fa90 	bl	800345c <HAL_GetTick>
 8004f3c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f3e:	e00a      	b.n	8004f56 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f40:	f7fe fa8c 	bl	800345c <HAL_GetTick>
 8004f44:	4602      	mov	r2, r0
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	1ad3      	subs	r3, r2, r3
 8004f4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d901      	bls.n	8004f56 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	e06e      	b.n	8005034 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f56:	4b3a      	ldr	r3, [pc, #232]	@ (8005040 <HAL_RCC_ClockConfig+0x1f0>)
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	f003 020c 	and.w	r2, r3, #12
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	009b      	lsls	r3, r3, #2
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d1eb      	bne.n	8004f40 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 0302 	and.w	r3, r3, #2
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d010      	beq.n	8004f96 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	689a      	ldr	r2, [r3, #8]
 8004f78:	4b31      	ldr	r3, [pc, #196]	@ (8005040 <HAL_RCC_ClockConfig+0x1f0>)
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d208      	bcs.n	8004f96 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f84:	4b2e      	ldr	r3, [pc, #184]	@ (8005040 <HAL_RCC_ClockConfig+0x1f0>)
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	492b      	ldr	r1, [pc, #172]	@ (8005040 <HAL_RCC_ClockConfig+0x1f0>)
 8004f92:	4313      	orrs	r3, r2
 8004f94:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004f96:	4b29      	ldr	r3, [pc, #164]	@ (800503c <HAL_RCC_ClockConfig+0x1ec>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 0307 	and.w	r3, r3, #7
 8004f9e:	683a      	ldr	r2, [r7, #0]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d210      	bcs.n	8004fc6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fa4:	4b25      	ldr	r3, [pc, #148]	@ (800503c <HAL_RCC_ClockConfig+0x1ec>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f023 0207 	bic.w	r2, r3, #7
 8004fac:	4923      	ldr	r1, [pc, #140]	@ (800503c <HAL_RCC_ClockConfig+0x1ec>)
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fb4:	4b21      	ldr	r3, [pc, #132]	@ (800503c <HAL_RCC_ClockConfig+0x1ec>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0307 	and.w	r3, r3, #7
 8004fbc:	683a      	ldr	r2, [r7, #0]
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d001      	beq.n	8004fc6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e036      	b.n	8005034 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 0304 	and.w	r3, r3, #4
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d008      	beq.n	8004fe4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fd2:	4b1b      	ldr	r3, [pc, #108]	@ (8005040 <HAL_RCC_ClockConfig+0x1f0>)
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	68db      	ldr	r3, [r3, #12]
 8004fde:	4918      	ldr	r1, [pc, #96]	@ (8005040 <HAL_RCC_ClockConfig+0x1f0>)
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 0308 	and.w	r3, r3, #8
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d009      	beq.n	8005004 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ff0:	4b13      	ldr	r3, [pc, #76]	@ (8005040 <HAL_RCC_ClockConfig+0x1f0>)
 8004ff2:	689b      	ldr	r3, [r3, #8]
 8004ff4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	691b      	ldr	r3, [r3, #16]
 8004ffc:	00db      	lsls	r3, r3, #3
 8004ffe:	4910      	ldr	r1, [pc, #64]	@ (8005040 <HAL_RCC_ClockConfig+0x1f0>)
 8005000:	4313      	orrs	r3, r2
 8005002:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005004:	f000 f824 	bl	8005050 <HAL_RCC_GetSysClockFreq>
 8005008:	4602      	mov	r2, r0
 800500a:	4b0d      	ldr	r3, [pc, #52]	@ (8005040 <HAL_RCC_ClockConfig+0x1f0>)
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	091b      	lsrs	r3, r3, #4
 8005010:	f003 030f 	and.w	r3, r3, #15
 8005014:	490b      	ldr	r1, [pc, #44]	@ (8005044 <HAL_RCC_ClockConfig+0x1f4>)
 8005016:	5ccb      	ldrb	r3, [r1, r3]
 8005018:	f003 031f 	and.w	r3, r3, #31
 800501c:	fa22 f303 	lsr.w	r3, r2, r3
 8005020:	4a09      	ldr	r2, [pc, #36]	@ (8005048 <HAL_RCC_ClockConfig+0x1f8>)
 8005022:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005024:	4b09      	ldr	r3, [pc, #36]	@ (800504c <HAL_RCC_ClockConfig+0x1fc>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4618      	mov	r0, r3
 800502a:	f7fc fc6d 	bl	8001908 <HAL_InitTick>
 800502e:	4603      	mov	r3, r0
 8005030:	72fb      	strb	r3, [r7, #11]

  return status;
 8005032:	7afb      	ldrb	r3, [r7, #11]
}
 8005034:	4618      	mov	r0, r3
 8005036:	3710      	adds	r7, #16
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}
 800503c:	40022000 	.word	0x40022000
 8005040:	40021000 	.word	0x40021000
 8005044:	08010ae8 	.word	0x08010ae8
 8005048:	2000000c 	.word	0x2000000c
 800504c:	20000010 	.word	0x20000010

08005050 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005050:	b480      	push	{r7}
 8005052:	b089      	sub	sp, #36	@ 0x24
 8005054:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005056:	2300      	movs	r3, #0
 8005058:	61fb      	str	r3, [r7, #28]
 800505a:	2300      	movs	r3, #0
 800505c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800505e:	4b3e      	ldr	r3, [pc, #248]	@ (8005158 <HAL_RCC_GetSysClockFreq+0x108>)
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	f003 030c 	and.w	r3, r3, #12
 8005066:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005068:	4b3b      	ldr	r3, [pc, #236]	@ (8005158 <HAL_RCC_GetSysClockFreq+0x108>)
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	f003 0303 	and.w	r3, r3, #3
 8005070:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d005      	beq.n	8005084 <HAL_RCC_GetSysClockFreq+0x34>
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	2b0c      	cmp	r3, #12
 800507c:	d121      	bne.n	80050c2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2b01      	cmp	r3, #1
 8005082:	d11e      	bne.n	80050c2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005084:	4b34      	ldr	r3, [pc, #208]	@ (8005158 <HAL_RCC_GetSysClockFreq+0x108>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 0308 	and.w	r3, r3, #8
 800508c:	2b00      	cmp	r3, #0
 800508e:	d107      	bne.n	80050a0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005090:	4b31      	ldr	r3, [pc, #196]	@ (8005158 <HAL_RCC_GetSysClockFreq+0x108>)
 8005092:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005096:	0a1b      	lsrs	r3, r3, #8
 8005098:	f003 030f 	and.w	r3, r3, #15
 800509c:	61fb      	str	r3, [r7, #28]
 800509e:	e005      	b.n	80050ac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80050a0:	4b2d      	ldr	r3, [pc, #180]	@ (8005158 <HAL_RCC_GetSysClockFreq+0x108>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	091b      	lsrs	r3, r3, #4
 80050a6:	f003 030f 	and.w	r3, r3, #15
 80050aa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80050ac:	4a2b      	ldr	r2, [pc, #172]	@ (800515c <HAL_RCC_GetSysClockFreq+0x10c>)
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050b4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d10d      	bne.n	80050d8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80050bc:	69fb      	ldr	r3, [r7, #28]
 80050be:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80050c0:	e00a      	b.n	80050d8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	2b04      	cmp	r3, #4
 80050c6:	d102      	bne.n	80050ce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80050c8:	4b25      	ldr	r3, [pc, #148]	@ (8005160 <HAL_RCC_GetSysClockFreq+0x110>)
 80050ca:	61bb      	str	r3, [r7, #24]
 80050cc:	e004      	b.n	80050d8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	2b08      	cmp	r3, #8
 80050d2:	d101      	bne.n	80050d8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80050d4:	4b23      	ldr	r3, [pc, #140]	@ (8005164 <HAL_RCC_GetSysClockFreq+0x114>)
 80050d6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	2b0c      	cmp	r3, #12
 80050dc:	d134      	bne.n	8005148 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80050de:	4b1e      	ldr	r3, [pc, #120]	@ (8005158 <HAL_RCC_GetSysClockFreq+0x108>)
 80050e0:	68db      	ldr	r3, [r3, #12]
 80050e2:	f003 0303 	and.w	r3, r3, #3
 80050e6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d003      	beq.n	80050f6 <HAL_RCC_GetSysClockFreq+0xa6>
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	2b03      	cmp	r3, #3
 80050f2:	d003      	beq.n	80050fc <HAL_RCC_GetSysClockFreq+0xac>
 80050f4:	e005      	b.n	8005102 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80050f6:	4b1a      	ldr	r3, [pc, #104]	@ (8005160 <HAL_RCC_GetSysClockFreq+0x110>)
 80050f8:	617b      	str	r3, [r7, #20]
      break;
 80050fa:	e005      	b.n	8005108 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80050fc:	4b19      	ldr	r3, [pc, #100]	@ (8005164 <HAL_RCC_GetSysClockFreq+0x114>)
 80050fe:	617b      	str	r3, [r7, #20]
      break;
 8005100:	e002      	b.n	8005108 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	617b      	str	r3, [r7, #20]
      break;
 8005106:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005108:	4b13      	ldr	r3, [pc, #76]	@ (8005158 <HAL_RCC_GetSysClockFreq+0x108>)
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	091b      	lsrs	r3, r3, #4
 800510e:	f003 0307 	and.w	r3, r3, #7
 8005112:	3301      	adds	r3, #1
 8005114:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005116:	4b10      	ldr	r3, [pc, #64]	@ (8005158 <HAL_RCC_GetSysClockFreq+0x108>)
 8005118:	68db      	ldr	r3, [r3, #12]
 800511a:	0a1b      	lsrs	r3, r3, #8
 800511c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005120:	697a      	ldr	r2, [r7, #20]
 8005122:	fb03 f202 	mul.w	r2, r3, r2
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	fbb2 f3f3 	udiv	r3, r2, r3
 800512c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800512e:	4b0a      	ldr	r3, [pc, #40]	@ (8005158 <HAL_RCC_GetSysClockFreq+0x108>)
 8005130:	68db      	ldr	r3, [r3, #12]
 8005132:	0e5b      	lsrs	r3, r3, #25
 8005134:	f003 0303 	and.w	r3, r3, #3
 8005138:	3301      	adds	r3, #1
 800513a:	005b      	lsls	r3, r3, #1
 800513c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800513e:	697a      	ldr	r2, [r7, #20]
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	fbb2 f3f3 	udiv	r3, r2, r3
 8005146:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005148:	69bb      	ldr	r3, [r7, #24]
}
 800514a:	4618      	mov	r0, r3
 800514c:	3724      	adds	r7, #36	@ 0x24
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr
 8005156:	bf00      	nop
 8005158:	40021000 	.word	0x40021000
 800515c:	08010b00 	.word	0x08010b00
 8005160:	00f42400 	.word	0x00f42400
 8005164:	007a1200 	.word	0x007a1200

08005168 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005168:	b480      	push	{r7}
 800516a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800516c:	4b03      	ldr	r3, [pc, #12]	@ (800517c <HAL_RCC_GetHCLKFreq+0x14>)
 800516e:	681b      	ldr	r3, [r3, #0]
}
 8005170:	4618      	mov	r0, r3
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr
 800517a:	bf00      	nop
 800517c:	2000000c 	.word	0x2000000c

08005180 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005184:	f7ff fff0 	bl	8005168 <HAL_RCC_GetHCLKFreq>
 8005188:	4602      	mov	r2, r0
 800518a:	4b06      	ldr	r3, [pc, #24]	@ (80051a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	0a1b      	lsrs	r3, r3, #8
 8005190:	f003 0307 	and.w	r3, r3, #7
 8005194:	4904      	ldr	r1, [pc, #16]	@ (80051a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005196:	5ccb      	ldrb	r3, [r1, r3]
 8005198:	f003 031f 	and.w	r3, r3, #31
 800519c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	40021000 	.word	0x40021000
 80051a8:	08010af8 	.word	0x08010af8

080051ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80051b0:	f7ff ffda 	bl	8005168 <HAL_RCC_GetHCLKFreq>
 80051b4:	4602      	mov	r2, r0
 80051b6:	4b06      	ldr	r3, [pc, #24]	@ (80051d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	0adb      	lsrs	r3, r3, #11
 80051bc:	f003 0307 	and.w	r3, r3, #7
 80051c0:	4904      	ldr	r1, [pc, #16]	@ (80051d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80051c2:	5ccb      	ldrb	r3, [r1, r3]
 80051c4:	f003 031f 	and.w	r3, r3, #31
 80051c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	40021000 	.word	0x40021000
 80051d4:	08010af8 	.word	0x08010af8

080051d8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80051d8:	b480      	push	{r7}
 80051da:	b083      	sub	sp, #12
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
 80051e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	220f      	movs	r2, #15
 80051e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80051e8:	4b12      	ldr	r3, [pc, #72]	@ (8005234 <HAL_RCC_GetClockConfig+0x5c>)
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	f003 0203 	and.w	r2, r3, #3
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80051f4:	4b0f      	ldr	r3, [pc, #60]	@ (8005234 <HAL_RCC_GetClockConfig+0x5c>)
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005200:	4b0c      	ldr	r3, [pc, #48]	@ (8005234 <HAL_RCC_GetClockConfig+0x5c>)
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800520c:	4b09      	ldr	r3, [pc, #36]	@ (8005234 <HAL_RCC_GetClockConfig+0x5c>)
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	08db      	lsrs	r3, r3, #3
 8005212:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800521a:	4b07      	ldr	r3, [pc, #28]	@ (8005238 <HAL_RCC_GetClockConfig+0x60>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 0207 	and.w	r2, r3, #7
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	601a      	str	r2, [r3, #0]
}
 8005226:	bf00      	nop
 8005228:	370c      	adds	r7, #12
 800522a:	46bd      	mov	sp, r7
 800522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005230:	4770      	bx	lr
 8005232:	bf00      	nop
 8005234:	40021000 	.word	0x40021000
 8005238:	40022000 	.word	0x40022000

0800523c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b086      	sub	sp, #24
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005244:	2300      	movs	r3, #0
 8005246:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005248:	4b2a      	ldr	r3, [pc, #168]	@ (80052f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800524a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800524c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005250:	2b00      	cmp	r3, #0
 8005252:	d003      	beq.n	800525c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005254:	f7ff f8f0 	bl	8004438 <HAL_PWREx_GetVoltageRange>
 8005258:	6178      	str	r0, [r7, #20]
 800525a:	e014      	b.n	8005286 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800525c:	4b25      	ldr	r3, [pc, #148]	@ (80052f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800525e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005260:	4a24      	ldr	r2, [pc, #144]	@ (80052f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005262:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005266:	6593      	str	r3, [r2, #88]	@ 0x58
 8005268:	4b22      	ldr	r3, [pc, #136]	@ (80052f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800526a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800526c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005270:	60fb      	str	r3, [r7, #12]
 8005272:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005274:	f7ff f8e0 	bl	8004438 <HAL_PWREx_GetVoltageRange>
 8005278:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800527a:	4b1e      	ldr	r3, [pc, #120]	@ (80052f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800527c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800527e:	4a1d      	ldr	r2, [pc, #116]	@ (80052f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005280:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005284:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800528c:	d10b      	bne.n	80052a6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2b80      	cmp	r3, #128	@ 0x80
 8005292:	d919      	bls.n	80052c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2ba0      	cmp	r3, #160	@ 0xa0
 8005298:	d902      	bls.n	80052a0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800529a:	2302      	movs	r3, #2
 800529c:	613b      	str	r3, [r7, #16]
 800529e:	e013      	b.n	80052c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80052a0:	2301      	movs	r3, #1
 80052a2:	613b      	str	r3, [r7, #16]
 80052a4:	e010      	b.n	80052c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2b80      	cmp	r3, #128	@ 0x80
 80052aa:	d902      	bls.n	80052b2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80052ac:	2303      	movs	r3, #3
 80052ae:	613b      	str	r3, [r7, #16]
 80052b0:	e00a      	b.n	80052c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2b80      	cmp	r3, #128	@ 0x80
 80052b6:	d102      	bne.n	80052be <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80052b8:	2302      	movs	r3, #2
 80052ba:	613b      	str	r3, [r7, #16]
 80052bc:	e004      	b.n	80052c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2b70      	cmp	r3, #112	@ 0x70
 80052c2:	d101      	bne.n	80052c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80052c4:	2301      	movs	r3, #1
 80052c6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80052c8:	4b0b      	ldr	r3, [pc, #44]	@ (80052f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f023 0207 	bic.w	r2, r3, #7
 80052d0:	4909      	ldr	r1, [pc, #36]	@ (80052f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80052d8:	4b07      	ldr	r3, [pc, #28]	@ (80052f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0307 	and.w	r3, r3, #7
 80052e0:	693a      	ldr	r2, [r7, #16]
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d001      	beq.n	80052ea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e000      	b.n	80052ec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80052ea:	2300      	movs	r3, #0
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3718      	adds	r7, #24
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}
 80052f4:	40021000 	.word	0x40021000
 80052f8:	40022000 	.word	0x40022000

080052fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b086      	sub	sp, #24
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005304:	2300      	movs	r3, #0
 8005306:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005308:	2300      	movs	r3, #0
 800530a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005314:	2b00      	cmp	r3, #0
 8005316:	d041      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800531c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005320:	d02a      	beq.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005322:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005326:	d824      	bhi.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005328:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800532c:	d008      	beq.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800532e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005332:	d81e      	bhi.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005334:	2b00      	cmp	r3, #0
 8005336:	d00a      	beq.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005338:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800533c:	d010      	beq.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800533e:	e018      	b.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005340:	4b86      	ldr	r3, [pc, #536]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	4a85      	ldr	r2, [pc, #532]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005346:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800534a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800534c:	e015      	b.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	3304      	adds	r3, #4
 8005352:	2100      	movs	r1, #0
 8005354:	4618      	mov	r0, r3
 8005356:	f000 facb 	bl	80058f0 <RCCEx_PLLSAI1_Config>
 800535a:	4603      	mov	r3, r0
 800535c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800535e:	e00c      	b.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	3320      	adds	r3, #32
 8005364:	2100      	movs	r1, #0
 8005366:	4618      	mov	r0, r3
 8005368:	f000 fbb6 	bl	8005ad8 <RCCEx_PLLSAI2_Config>
 800536c:	4603      	mov	r3, r0
 800536e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005370:	e003      	b.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	74fb      	strb	r3, [r7, #19]
      break;
 8005376:	e000      	b.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005378:	bf00      	nop
    }

    if(ret == HAL_OK)
 800537a:	7cfb      	ldrb	r3, [r7, #19]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d10b      	bne.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005380:	4b76      	ldr	r3, [pc, #472]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005386:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800538e:	4973      	ldr	r1, [pc, #460]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005390:	4313      	orrs	r3, r2
 8005392:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005396:	e001      	b.n	800539c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005398:	7cfb      	ldrb	r3, [r7, #19]
 800539a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d041      	beq.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053ac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80053b0:	d02a      	beq.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80053b2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80053b6:	d824      	bhi.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80053b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80053bc:	d008      	beq.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80053be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80053c2:	d81e      	bhi.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d00a      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80053c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80053cc:	d010      	beq.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80053ce:	e018      	b.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80053d0:	4b62      	ldr	r3, [pc, #392]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	4a61      	ldr	r2, [pc, #388]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053da:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80053dc:	e015      	b.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	3304      	adds	r3, #4
 80053e2:	2100      	movs	r1, #0
 80053e4:	4618      	mov	r0, r3
 80053e6:	f000 fa83 	bl	80058f0 <RCCEx_PLLSAI1_Config>
 80053ea:	4603      	mov	r3, r0
 80053ec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80053ee:	e00c      	b.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	3320      	adds	r3, #32
 80053f4:	2100      	movs	r1, #0
 80053f6:	4618      	mov	r0, r3
 80053f8:	f000 fb6e 	bl	8005ad8 <RCCEx_PLLSAI2_Config>
 80053fc:	4603      	mov	r3, r0
 80053fe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005400:	e003      	b.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	74fb      	strb	r3, [r7, #19]
      break;
 8005406:	e000      	b.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005408:	bf00      	nop
    }

    if(ret == HAL_OK)
 800540a:	7cfb      	ldrb	r3, [r7, #19]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d10b      	bne.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005410:	4b52      	ldr	r3, [pc, #328]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005412:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005416:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800541e:	494f      	ldr	r1, [pc, #316]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005420:	4313      	orrs	r3, r2
 8005422:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005426:	e001      	b.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005428:	7cfb      	ldrb	r3, [r7, #19]
 800542a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005434:	2b00      	cmp	r3, #0
 8005436:	f000 80a0 	beq.w	800557a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800543a:	2300      	movs	r3, #0
 800543c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800543e:	4b47      	ldr	r3, [pc, #284]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005442:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005446:	2b00      	cmp	r3, #0
 8005448:	d101      	bne.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800544a:	2301      	movs	r3, #1
 800544c:	e000      	b.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800544e:	2300      	movs	r3, #0
 8005450:	2b00      	cmp	r3, #0
 8005452:	d00d      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005454:	4b41      	ldr	r3, [pc, #260]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005456:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005458:	4a40      	ldr	r2, [pc, #256]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800545a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800545e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005460:	4b3e      	ldr	r3, [pc, #248]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005464:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005468:	60bb      	str	r3, [r7, #8]
 800546a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800546c:	2301      	movs	r3, #1
 800546e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005470:	4b3b      	ldr	r3, [pc, #236]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a3a      	ldr	r2, [pc, #232]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005476:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800547a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800547c:	f7fd ffee 	bl	800345c <HAL_GetTick>
 8005480:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005482:	e009      	b.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005484:	f7fd ffea 	bl	800345c <HAL_GetTick>
 8005488:	4602      	mov	r2, r0
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	1ad3      	subs	r3, r2, r3
 800548e:	2b02      	cmp	r3, #2
 8005490:	d902      	bls.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005492:	2303      	movs	r3, #3
 8005494:	74fb      	strb	r3, [r7, #19]
        break;
 8005496:	e005      	b.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005498:	4b31      	ldr	r3, [pc, #196]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d0ef      	beq.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80054a4:	7cfb      	ldrb	r3, [r7, #19]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d15c      	bne.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80054aa:	4b2c      	ldr	r3, [pc, #176]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054b4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d01f      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x200>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054c2:	697a      	ldr	r2, [r7, #20]
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d019      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80054c8:	4b24      	ldr	r3, [pc, #144]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054d2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80054d4:	4b21      	ldr	r3, [pc, #132]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054da:	4a20      	ldr	r2, [pc, #128]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80054e4:	4b1d      	ldr	r3, [pc, #116]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ea:	4a1c      	ldr	r2, [pc, #112]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80054f4:	4a19      	ldr	r2, [pc, #100]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	f003 0301 	and.w	r3, r3, #1
 8005502:	2b00      	cmp	r3, #0
 8005504:	d016      	beq.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005506:	f7fd ffa9 	bl	800345c <HAL_GetTick>
 800550a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800550c:	e00b      	b.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800550e:	f7fd ffa5 	bl	800345c <HAL_GetTick>
 8005512:	4602      	mov	r2, r0
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	1ad3      	subs	r3, r2, r3
 8005518:	f241 3288 	movw	r2, #5000	@ 0x1388
 800551c:	4293      	cmp	r3, r2
 800551e:	d902      	bls.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005520:	2303      	movs	r3, #3
 8005522:	74fb      	strb	r3, [r7, #19]
            break;
 8005524:	e006      	b.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005526:	4b0d      	ldr	r3, [pc, #52]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005528:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800552c:	f003 0302 	and.w	r3, r3, #2
 8005530:	2b00      	cmp	r3, #0
 8005532:	d0ec      	beq.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005534:	7cfb      	ldrb	r3, [r7, #19]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d10c      	bne.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800553a:	4b08      	ldr	r3, [pc, #32]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800553c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005540:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800554a:	4904      	ldr	r1, [pc, #16]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800554c:	4313      	orrs	r3, r2
 800554e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005552:	e009      	b.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005554:	7cfb      	ldrb	r3, [r7, #19]
 8005556:	74bb      	strb	r3, [r7, #18]
 8005558:	e006      	b.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800555a:	bf00      	nop
 800555c:	40021000 	.word	0x40021000
 8005560:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005564:	7cfb      	ldrb	r3, [r7, #19]
 8005566:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005568:	7c7b      	ldrb	r3, [r7, #17]
 800556a:	2b01      	cmp	r3, #1
 800556c:	d105      	bne.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800556e:	4b9e      	ldr	r3, [pc, #632]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005572:	4a9d      	ldr	r2, [pc, #628]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005574:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005578:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f003 0301 	and.w	r3, r3, #1
 8005582:	2b00      	cmp	r3, #0
 8005584:	d00a      	beq.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005586:	4b98      	ldr	r3, [pc, #608]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005588:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800558c:	f023 0203 	bic.w	r2, r3, #3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005594:	4994      	ldr	r1, [pc, #592]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005596:	4313      	orrs	r3, r2
 8005598:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 0302 	and.w	r3, r3, #2
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d00a      	beq.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80055a8:	4b8f      	ldr	r3, [pc, #572]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055ae:	f023 020c 	bic.w	r2, r3, #12
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055b6:	498c      	ldr	r1, [pc, #560]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055b8:	4313      	orrs	r3, r2
 80055ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0304 	and.w	r3, r3, #4
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d00a      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80055ca:	4b87      	ldr	r3, [pc, #540]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055d0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d8:	4983      	ldr	r1, [pc, #524]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055da:	4313      	orrs	r3, r2
 80055dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 0308 	and.w	r3, r3, #8
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d00a      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80055ec:	4b7e      	ldr	r3, [pc, #504]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055fa:	497b      	ldr	r1, [pc, #492]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055fc:	4313      	orrs	r3, r2
 80055fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 0310 	and.w	r3, r3, #16
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00a      	beq.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800560e:	4b76      	ldr	r3, [pc, #472]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005614:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800561c:	4972      	ldr	r1, [pc, #456]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800561e:	4313      	orrs	r3, r2
 8005620:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 0320 	and.w	r3, r3, #32
 800562c:	2b00      	cmp	r3, #0
 800562e:	d00a      	beq.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005630:	4b6d      	ldr	r3, [pc, #436]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005632:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005636:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800563e:	496a      	ldr	r1, [pc, #424]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005640:	4313      	orrs	r3, r2
 8005642:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800564e:	2b00      	cmp	r3, #0
 8005650:	d00a      	beq.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005652:	4b65      	ldr	r3, [pc, #404]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005654:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005658:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005660:	4961      	ldr	r1, [pc, #388]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005662:	4313      	orrs	r3, r2
 8005664:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005670:	2b00      	cmp	r3, #0
 8005672:	d00a      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005674:	4b5c      	ldr	r3, [pc, #368]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800567a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005682:	4959      	ldr	r1, [pc, #356]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005684:	4313      	orrs	r3, r2
 8005686:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00a      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005696:	4b54      	ldr	r3, [pc, #336]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005698:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800569c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056a4:	4950      	ldr	r1, [pc, #320]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056a6:	4313      	orrs	r3, r2
 80056a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d00a      	beq.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80056b8:	4b4b      	ldr	r3, [pc, #300]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056be:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056c6:	4948      	ldr	r1, [pc, #288]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056c8:	4313      	orrs	r3, r2
 80056ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d00a      	beq.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80056da:	4b43      	ldr	r3, [pc, #268]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056e8:	493f      	ldr	r1, [pc, #252]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056ea:	4313      	orrs	r3, r2
 80056ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d028      	beq.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80056fc:	4b3a      	ldr	r3, [pc, #232]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005702:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800570a:	4937      	ldr	r1, [pc, #220]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800570c:	4313      	orrs	r3, r2
 800570e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005716:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800571a:	d106      	bne.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800571c:	4b32      	ldr	r3, [pc, #200]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800571e:	68db      	ldr	r3, [r3, #12]
 8005720:	4a31      	ldr	r2, [pc, #196]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005722:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005726:	60d3      	str	r3, [r2, #12]
 8005728:	e011      	b.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800572e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005732:	d10c      	bne.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	3304      	adds	r3, #4
 8005738:	2101      	movs	r1, #1
 800573a:	4618      	mov	r0, r3
 800573c:	f000 f8d8 	bl	80058f0 <RCCEx_PLLSAI1_Config>
 8005740:	4603      	mov	r3, r0
 8005742:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005744:	7cfb      	ldrb	r3, [r7, #19]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d001      	beq.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800574a:	7cfb      	ldrb	r3, [r7, #19]
 800574c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005756:	2b00      	cmp	r3, #0
 8005758:	d028      	beq.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800575a:	4b23      	ldr	r3, [pc, #140]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800575c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005760:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005768:	491f      	ldr	r1, [pc, #124]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800576a:	4313      	orrs	r3, r2
 800576c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005774:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005778:	d106      	bne.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800577a:	4b1b      	ldr	r3, [pc, #108]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800577c:	68db      	ldr	r3, [r3, #12]
 800577e:	4a1a      	ldr	r2, [pc, #104]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005780:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005784:	60d3      	str	r3, [r2, #12]
 8005786:	e011      	b.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800578c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005790:	d10c      	bne.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	3304      	adds	r3, #4
 8005796:	2101      	movs	r1, #1
 8005798:	4618      	mov	r0, r3
 800579a:	f000 f8a9 	bl	80058f0 <RCCEx_PLLSAI1_Config>
 800579e:	4603      	mov	r3, r0
 80057a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80057a2:	7cfb      	ldrb	r3, [r7, #19]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d001      	beq.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80057a8:	7cfb      	ldrb	r3, [r7, #19]
 80057aa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d02b      	beq.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80057b8:	4b0b      	ldr	r3, [pc, #44]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057c6:	4908      	ldr	r1, [pc, #32]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057c8:	4313      	orrs	r3, r2
 80057ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80057d6:	d109      	bne.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057d8:	4b03      	ldr	r3, [pc, #12]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	4a02      	ldr	r2, [pc, #8]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057e2:	60d3      	str	r3, [r2, #12]
 80057e4:	e014      	b.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80057e6:	bf00      	nop
 80057e8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80057f4:	d10c      	bne.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	3304      	adds	r3, #4
 80057fa:	2101      	movs	r1, #1
 80057fc:	4618      	mov	r0, r3
 80057fe:	f000 f877 	bl	80058f0 <RCCEx_PLLSAI1_Config>
 8005802:	4603      	mov	r3, r0
 8005804:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005806:	7cfb      	ldrb	r3, [r7, #19]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d001      	beq.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800580c:	7cfb      	ldrb	r3, [r7, #19]
 800580e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005818:	2b00      	cmp	r3, #0
 800581a:	d02f      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800581c:	4b2b      	ldr	r3, [pc, #172]	@ (80058cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800581e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005822:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800582a:	4928      	ldr	r1, [pc, #160]	@ (80058cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800582c:	4313      	orrs	r3, r2
 800582e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005836:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800583a:	d10d      	bne.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	3304      	adds	r3, #4
 8005840:	2102      	movs	r1, #2
 8005842:	4618      	mov	r0, r3
 8005844:	f000 f854 	bl	80058f0 <RCCEx_PLLSAI1_Config>
 8005848:	4603      	mov	r3, r0
 800584a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800584c:	7cfb      	ldrb	r3, [r7, #19]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d014      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005852:	7cfb      	ldrb	r3, [r7, #19]
 8005854:	74bb      	strb	r3, [r7, #18]
 8005856:	e011      	b.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800585c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005860:	d10c      	bne.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	3320      	adds	r3, #32
 8005866:	2102      	movs	r1, #2
 8005868:	4618      	mov	r0, r3
 800586a:	f000 f935 	bl	8005ad8 <RCCEx_PLLSAI2_Config>
 800586e:	4603      	mov	r3, r0
 8005870:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005872:	7cfb      	ldrb	r3, [r7, #19]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d001      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005878:	7cfb      	ldrb	r3, [r7, #19]
 800587a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005884:	2b00      	cmp	r3, #0
 8005886:	d00a      	beq.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005888:	4b10      	ldr	r3, [pc, #64]	@ (80058cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800588a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800588e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005896:	490d      	ldr	r1, [pc, #52]	@ (80058cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005898:	4313      	orrs	r3, r2
 800589a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00b      	beq.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80058aa:	4b08      	ldr	r3, [pc, #32]	@ (80058cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80058ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058ba:	4904      	ldr	r1, [pc, #16]	@ (80058cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80058bc:	4313      	orrs	r3, r2
 80058be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80058c2:	7cbb      	ldrb	r3, [r7, #18]
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	3718      	adds	r7, #24
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}
 80058cc:	40021000 	.word	0x40021000

080058d0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80058d0:	b480      	push	{r7}
 80058d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80058d4:	4b05      	ldr	r3, [pc, #20]	@ (80058ec <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a04      	ldr	r2, [pc, #16]	@ (80058ec <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80058da:	f043 0304 	orr.w	r3, r3, #4
 80058de:	6013      	str	r3, [r2, #0]
}
 80058e0:	bf00      	nop
 80058e2:	46bd      	mov	sp, r7
 80058e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e8:	4770      	bx	lr
 80058ea:	bf00      	nop
 80058ec:	40021000 	.word	0x40021000

080058f0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b084      	sub	sp, #16
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058fa:	2300      	movs	r3, #0
 80058fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80058fe:	4b75      	ldr	r3, [pc, #468]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005900:	68db      	ldr	r3, [r3, #12]
 8005902:	f003 0303 	and.w	r3, r3, #3
 8005906:	2b00      	cmp	r3, #0
 8005908:	d018      	beq.n	800593c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800590a:	4b72      	ldr	r3, [pc, #456]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800590c:	68db      	ldr	r3, [r3, #12]
 800590e:	f003 0203 	and.w	r2, r3, #3
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	429a      	cmp	r2, r3
 8005918:	d10d      	bne.n	8005936 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
       ||
 800591e:	2b00      	cmp	r3, #0
 8005920:	d009      	beq.n	8005936 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005922:	4b6c      	ldr	r3, [pc, #432]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	091b      	lsrs	r3, r3, #4
 8005928:	f003 0307 	and.w	r3, r3, #7
 800592c:	1c5a      	adds	r2, r3, #1
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	685b      	ldr	r3, [r3, #4]
       ||
 8005932:	429a      	cmp	r2, r3
 8005934:	d047      	beq.n	80059c6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	73fb      	strb	r3, [r7, #15]
 800593a:	e044      	b.n	80059c6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	2b03      	cmp	r3, #3
 8005942:	d018      	beq.n	8005976 <RCCEx_PLLSAI1_Config+0x86>
 8005944:	2b03      	cmp	r3, #3
 8005946:	d825      	bhi.n	8005994 <RCCEx_PLLSAI1_Config+0xa4>
 8005948:	2b01      	cmp	r3, #1
 800594a:	d002      	beq.n	8005952 <RCCEx_PLLSAI1_Config+0x62>
 800594c:	2b02      	cmp	r3, #2
 800594e:	d009      	beq.n	8005964 <RCCEx_PLLSAI1_Config+0x74>
 8005950:	e020      	b.n	8005994 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005952:	4b60      	ldr	r3, [pc, #384]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f003 0302 	and.w	r3, r3, #2
 800595a:	2b00      	cmp	r3, #0
 800595c:	d11d      	bne.n	800599a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005962:	e01a      	b.n	800599a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005964:	4b5b      	ldr	r3, [pc, #364]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800596c:	2b00      	cmp	r3, #0
 800596e:	d116      	bne.n	800599e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005974:	e013      	b.n	800599e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005976:	4b57      	ldr	r3, [pc, #348]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800597e:	2b00      	cmp	r3, #0
 8005980:	d10f      	bne.n	80059a2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005982:	4b54      	ldr	r3, [pc, #336]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800598a:	2b00      	cmp	r3, #0
 800598c:	d109      	bne.n	80059a2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005992:	e006      	b.n	80059a2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	73fb      	strb	r3, [r7, #15]
      break;
 8005998:	e004      	b.n	80059a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800599a:	bf00      	nop
 800599c:	e002      	b.n	80059a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800599e:	bf00      	nop
 80059a0:	e000      	b.n	80059a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80059a2:	bf00      	nop
    }

    if(status == HAL_OK)
 80059a4:	7bfb      	ldrb	r3, [r7, #15]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d10d      	bne.n	80059c6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80059aa:	4b4a      	ldr	r3, [pc, #296]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6819      	ldr	r1, [r3, #0]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	3b01      	subs	r3, #1
 80059bc:	011b      	lsls	r3, r3, #4
 80059be:	430b      	orrs	r3, r1
 80059c0:	4944      	ldr	r1, [pc, #272]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059c2:	4313      	orrs	r3, r2
 80059c4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80059c6:	7bfb      	ldrb	r3, [r7, #15]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d17d      	bne.n	8005ac8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80059cc:	4b41      	ldr	r3, [pc, #260]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a40      	ldr	r2, [pc, #256]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80059d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059d8:	f7fd fd40 	bl	800345c <HAL_GetTick>
 80059dc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80059de:	e009      	b.n	80059f4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80059e0:	f7fd fd3c 	bl	800345c <HAL_GetTick>
 80059e4:	4602      	mov	r2, r0
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	1ad3      	subs	r3, r2, r3
 80059ea:	2b02      	cmp	r3, #2
 80059ec:	d902      	bls.n	80059f4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80059ee:	2303      	movs	r3, #3
 80059f0:	73fb      	strb	r3, [r7, #15]
        break;
 80059f2:	e005      	b.n	8005a00 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80059f4:	4b37      	ldr	r3, [pc, #220]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d1ef      	bne.n	80059e0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005a00:	7bfb      	ldrb	r3, [r7, #15]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d160      	bne.n	8005ac8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d111      	bne.n	8005a30 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a0c:	4b31      	ldr	r3, [pc, #196]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a0e:	691b      	ldr	r3, [r3, #16]
 8005a10:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005a14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a18:	687a      	ldr	r2, [r7, #4]
 8005a1a:	6892      	ldr	r2, [r2, #8]
 8005a1c:	0211      	lsls	r1, r2, #8
 8005a1e:	687a      	ldr	r2, [r7, #4]
 8005a20:	68d2      	ldr	r2, [r2, #12]
 8005a22:	0912      	lsrs	r2, r2, #4
 8005a24:	0452      	lsls	r2, r2, #17
 8005a26:	430a      	orrs	r2, r1
 8005a28:	492a      	ldr	r1, [pc, #168]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	610b      	str	r3, [r1, #16]
 8005a2e:	e027      	b.n	8005a80 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d112      	bne.n	8005a5c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a36:	4b27      	ldr	r3, [pc, #156]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a38:	691b      	ldr	r3, [r3, #16]
 8005a3a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005a3e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	6892      	ldr	r2, [r2, #8]
 8005a46:	0211      	lsls	r1, r2, #8
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	6912      	ldr	r2, [r2, #16]
 8005a4c:	0852      	lsrs	r2, r2, #1
 8005a4e:	3a01      	subs	r2, #1
 8005a50:	0552      	lsls	r2, r2, #21
 8005a52:	430a      	orrs	r2, r1
 8005a54:	491f      	ldr	r1, [pc, #124]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a56:	4313      	orrs	r3, r2
 8005a58:	610b      	str	r3, [r1, #16]
 8005a5a:	e011      	b.n	8005a80 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a5c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a5e:	691b      	ldr	r3, [r3, #16]
 8005a60:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005a64:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a68:	687a      	ldr	r2, [r7, #4]
 8005a6a:	6892      	ldr	r2, [r2, #8]
 8005a6c:	0211      	lsls	r1, r2, #8
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	6952      	ldr	r2, [r2, #20]
 8005a72:	0852      	lsrs	r2, r2, #1
 8005a74:	3a01      	subs	r2, #1
 8005a76:	0652      	lsls	r2, r2, #25
 8005a78:	430a      	orrs	r2, r1
 8005a7a:	4916      	ldr	r1, [pc, #88]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005a80:	4b14      	ldr	r3, [pc, #80]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a13      	ldr	r2, [pc, #76]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a86:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005a8a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a8c:	f7fd fce6 	bl	800345c <HAL_GetTick>
 8005a90:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005a92:	e009      	b.n	8005aa8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a94:	f7fd fce2 	bl	800345c <HAL_GetTick>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	2b02      	cmp	r3, #2
 8005aa0:	d902      	bls.n	8005aa8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005aa2:	2303      	movs	r3, #3
 8005aa4:	73fb      	strb	r3, [r7, #15]
          break;
 8005aa6:	e005      	b.n	8005ab4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005aa8:	4b0a      	ldr	r3, [pc, #40]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d0ef      	beq.n	8005a94 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005ab4:	7bfb      	ldrb	r3, [r7, #15]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d106      	bne.n	8005ac8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005aba:	4b06      	ldr	r3, [pc, #24]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005abc:	691a      	ldr	r2, [r3, #16]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	699b      	ldr	r3, [r3, #24]
 8005ac2:	4904      	ldr	r1, [pc, #16]	@ (8005ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3710      	adds	r7, #16
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	bf00      	nop
 8005ad4:	40021000 	.word	0x40021000

08005ad8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005ae6:	4b6a      	ldr	r3, [pc, #424]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	f003 0303 	and.w	r3, r3, #3
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d018      	beq.n	8005b24 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005af2:	4b67      	ldr	r3, [pc, #412]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	f003 0203 	and.w	r2, r3, #3
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	429a      	cmp	r2, r3
 8005b00:	d10d      	bne.n	8005b1e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
       ||
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d009      	beq.n	8005b1e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005b0a:	4b61      	ldr	r3, [pc, #388]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	091b      	lsrs	r3, r3, #4
 8005b10:	f003 0307 	and.w	r3, r3, #7
 8005b14:	1c5a      	adds	r2, r3, #1
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	685b      	ldr	r3, [r3, #4]
       ||
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d047      	beq.n	8005bae <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	73fb      	strb	r3, [r7, #15]
 8005b22:	e044      	b.n	8005bae <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	2b03      	cmp	r3, #3
 8005b2a:	d018      	beq.n	8005b5e <RCCEx_PLLSAI2_Config+0x86>
 8005b2c:	2b03      	cmp	r3, #3
 8005b2e:	d825      	bhi.n	8005b7c <RCCEx_PLLSAI2_Config+0xa4>
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d002      	beq.n	8005b3a <RCCEx_PLLSAI2_Config+0x62>
 8005b34:	2b02      	cmp	r3, #2
 8005b36:	d009      	beq.n	8005b4c <RCCEx_PLLSAI2_Config+0x74>
 8005b38:	e020      	b.n	8005b7c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005b3a:	4b55      	ldr	r3, [pc, #340]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 0302 	and.w	r3, r3, #2
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d11d      	bne.n	8005b82 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
 8005b48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b4a:	e01a      	b.n	8005b82 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005b4c:	4b50      	ldr	r3, [pc, #320]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d116      	bne.n	8005b86 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b5c:	e013      	b.n	8005b86 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005b5e:	4b4c      	ldr	r3, [pc, #304]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d10f      	bne.n	8005b8a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005b6a:	4b49      	ldr	r3, [pc, #292]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d109      	bne.n	8005b8a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005b7a:	e006      	b.n	8005b8a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	73fb      	strb	r3, [r7, #15]
      break;
 8005b80:	e004      	b.n	8005b8c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005b82:	bf00      	nop
 8005b84:	e002      	b.n	8005b8c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005b86:	bf00      	nop
 8005b88:	e000      	b.n	8005b8c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005b8a:	bf00      	nop
    }

    if(status == HAL_OK)
 8005b8c:	7bfb      	ldrb	r3, [r7, #15]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d10d      	bne.n	8005bae <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005b92:	4b3f      	ldr	r3, [pc, #252]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b94:	68db      	ldr	r3, [r3, #12]
 8005b96:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6819      	ldr	r1, [r3, #0]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	011b      	lsls	r3, r3, #4
 8005ba6:	430b      	orrs	r3, r1
 8005ba8:	4939      	ldr	r1, [pc, #228]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005baa:	4313      	orrs	r3, r2
 8005bac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005bae:	7bfb      	ldrb	r3, [r7, #15]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d167      	bne.n	8005c84 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005bb4:	4b36      	ldr	r3, [pc, #216]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a35      	ldr	r2, [pc, #212]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bc0:	f7fd fc4c 	bl	800345c <HAL_GetTick>
 8005bc4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005bc6:	e009      	b.n	8005bdc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005bc8:	f7fd fc48 	bl	800345c <HAL_GetTick>
 8005bcc:	4602      	mov	r2, r0
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	1ad3      	subs	r3, r2, r3
 8005bd2:	2b02      	cmp	r3, #2
 8005bd4:	d902      	bls.n	8005bdc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005bd6:	2303      	movs	r3, #3
 8005bd8:	73fb      	strb	r3, [r7, #15]
        break;
 8005bda:	e005      	b.n	8005be8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005bdc:	4b2c      	ldr	r3, [pc, #176]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d1ef      	bne.n	8005bc8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005be8:	7bfb      	ldrb	r3, [r7, #15]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d14a      	bne.n	8005c84 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d111      	bne.n	8005c18 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005bf4:	4b26      	ldr	r3, [pc, #152]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bf6:	695b      	ldr	r3, [r3, #20]
 8005bf8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005bfc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c00:	687a      	ldr	r2, [r7, #4]
 8005c02:	6892      	ldr	r2, [r2, #8]
 8005c04:	0211      	lsls	r1, r2, #8
 8005c06:	687a      	ldr	r2, [r7, #4]
 8005c08:	68d2      	ldr	r2, [r2, #12]
 8005c0a:	0912      	lsrs	r2, r2, #4
 8005c0c:	0452      	lsls	r2, r2, #17
 8005c0e:	430a      	orrs	r2, r1
 8005c10:	491f      	ldr	r1, [pc, #124]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c12:	4313      	orrs	r3, r2
 8005c14:	614b      	str	r3, [r1, #20]
 8005c16:	e011      	b.n	8005c3c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005c18:	4b1d      	ldr	r3, [pc, #116]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c1a:	695b      	ldr	r3, [r3, #20]
 8005c1c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005c20:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	6892      	ldr	r2, [r2, #8]
 8005c28:	0211      	lsls	r1, r2, #8
 8005c2a:	687a      	ldr	r2, [r7, #4]
 8005c2c:	6912      	ldr	r2, [r2, #16]
 8005c2e:	0852      	lsrs	r2, r2, #1
 8005c30:	3a01      	subs	r2, #1
 8005c32:	0652      	lsls	r2, r2, #25
 8005c34:	430a      	orrs	r2, r1
 8005c36:	4916      	ldr	r1, [pc, #88]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005c3c:	4b14      	ldr	r3, [pc, #80]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a13      	ldr	r2, [pc, #76]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c46:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c48:	f7fd fc08 	bl	800345c <HAL_GetTick>
 8005c4c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005c4e:	e009      	b.n	8005c64 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005c50:	f7fd fc04 	bl	800345c <HAL_GetTick>
 8005c54:	4602      	mov	r2, r0
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	2b02      	cmp	r3, #2
 8005c5c:	d902      	bls.n	8005c64 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	73fb      	strb	r3, [r7, #15]
          break;
 8005c62:	e005      	b.n	8005c70 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005c64:	4b0a      	ldr	r3, [pc, #40]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d0ef      	beq.n	8005c50 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005c70:	7bfb      	ldrb	r3, [r7, #15]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d106      	bne.n	8005c84 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005c76:	4b06      	ldr	r3, [pc, #24]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c78:	695a      	ldr	r2, [r3, #20]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	695b      	ldr	r3, [r3, #20]
 8005c7e:	4904      	ldr	r1, [pc, #16]	@ (8005c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c80:	4313      	orrs	r3, r2
 8005c82:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3710      	adds	r7, #16
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}
 8005c8e:	bf00      	nop
 8005c90:	40021000 	.word	0x40021000

08005c94 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b084      	sub	sp, #16
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d101      	bne.n	8005ca6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e095      	b.n	8005dd2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d108      	bne.n	8005cc0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cb6:	d009      	beq.n	8005ccc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	61da      	str	r2, [r3, #28]
 8005cbe:	e005      	b.n	8005ccc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d106      	bne.n	8005cec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005ce6:	6878      	ldr	r0, [r7, #4]
 8005ce8:	f7fb fc60 	bl	80015ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2202      	movs	r2, #2
 8005cf0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d02:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d0c:	d902      	bls.n	8005d14 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	60fb      	str	r3, [r7, #12]
 8005d12:	e002      	b.n	8005d1a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005d14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d18:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	68db      	ldr	r3, [r3, #12]
 8005d1e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005d22:	d007      	beq.n	8005d34 <HAL_SPI_Init+0xa0>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d2c:	d002      	beq.n	8005d34 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005d44:	431a      	orrs	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	691b      	ldr	r3, [r3, #16]
 8005d4a:	f003 0302 	and.w	r3, r3, #2
 8005d4e:	431a      	orrs	r2, r3
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	695b      	ldr	r3, [r3, #20]
 8005d54:	f003 0301 	and.w	r3, r3, #1
 8005d58:	431a      	orrs	r2, r3
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	699b      	ldr	r3, [r3, #24]
 8005d5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d62:	431a      	orrs	r2, r3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	69db      	ldr	r3, [r3, #28]
 8005d68:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d6c:	431a      	orrs	r2, r3
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6a1b      	ldr	r3, [r3, #32]
 8005d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d76:	ea42 0103 	orr.w	r1, r2, r3
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d7e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	430a      	orrs	r2, r1
 8005d88:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	699b      	ldr	r3, [r3, #24]
 8005d8e:	0c1b      	lsrs	r3, r3, #16
 8005d90:	f003 0204 	and.w	r2, r3, #4
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d98:	f003 0310 	and.w	r3, r3, #16
 8005d9c:	431a      	orrs	r2, r3
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005da2:	f003 0308 	and.w	r3, r3, #8
 8005da6:	431a      	orrs	r2, r3
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	68db      	ldr	r3, [r3, #12]
 8005dac:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005db0:	ea42 0103 	orr.w	r1, r2, r3
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	430a      	orrs	r2, r1
 8005dc0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005dd0:	2300      	movs	r3, #0
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	3710      	adds	r7, #16
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}

08005dda <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005dda:	b580      	push	{r7, lr}
 8005ddc:	b082      	sub	sp, #8
 8005dde:	af00      	add	r7, sp, #0
 8005de0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d101      	bne.n	8005dec <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005de8:	2301      	movs	r3, #1
 8005dea:	e01a      	b.n	8005e22 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2202      	movs	r2, #2
 8005df0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e02:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f7fb fc1d 	bl	8001644 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 8005e20:	2300      	movs	r3, #0
}
 8005e22:	4618      	mov	r0, r3
 8005e24:	3708      	adds	r7, #8
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bd80      	pop	{r7, pc}

08005e2a <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e2a:	b580      	push	{r7, lr}
 8005e2c:	b088      	sub	sp, #32
 8005e2e:	af02      	add	r7, sp, #8
 8005e30:	60f8      	str	r0, [r7, #12]
 8005e32:	60b9      	str	r1, [r7, #8]
 8005e34:	603b      	str	r3, [r7, #0]
 8005e36:	4613      	mov	r3, r2
 8005e38:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	2b01      	cmp	r3, #1
 8005e44:	d001      	beq.n	8005e4a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005e46:	2302      	movs	r3, #2
 8005e48:	e123      	b.n	8006092 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d002      	beq.n	8005e56 <HAL_SPI_Receive+0x2c>
 8005e50:	88fb      	ldrh	r3, [r7, #6]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d101      	bne.n	8005e5a <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e11b      	b.n	8006092 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e62:	d112      	bne.n	8005e8a <HAL_SPI_Receive+0x60>
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d10e      	bne.n	8005e8a <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2204      	movs	r2, #4
 8005e70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005e74:	88fa      	ldrh	r2, [r7, #6]
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	9300      	str	r3, [sp, #0]
 8005e7a:	4613      	mov	r3, r2
 8005e7c:	68ba      	ldr	r2, [r7, #8]
 8005e7e:	68b9      	ldr	r1, [r7, #8]
 8005e80:	68f8      	ldr	r0, [r7, #12]
 8005e82:	f000 f90a 	bl	800609a <HAL_SPI_TransmitReceive>
 8005e86:	4603      	mov	r3, r0
 8005e88:	e103      	b.n	8006092 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e8a:	f7fd fae7 	bl	800345c <HAL_GetTick>
 8005e8e:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d101      	bne.n	8005e9e <HAL_SPI_Receive+0x74>
 8005e9a:	2302      	movs	r3, #2
 8005e9c:	e0f9      	b.n	8006092 <HAL_SPI_Receive+0x268>
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2204      	movs	r2, #4
 8005eaa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	68ba      	ldr	r2, [r7, #8]
 8005eb8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	88fa      	ldrh	r2, [r7, #6]
 8005ebe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	88fa      	ldrh	r2, [r7, #6]
 8005ec6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	68db      	ldr	r3, [r3, #12]
 8005eec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ef0:	d908      	bls.n	8005f04 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	685a      	ldr	r2, [r3, #4]
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005f00:	605a      	str	r2, [r3, #4]
 8005f02:	e007      	b.n	8005f14 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	685a      	ldr	r2, [r3, #4]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005f12:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f1c:	d10f      	bne.n	8005f3e <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	681a      	ldr	r2, [r3, #0]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f2c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005f3c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f48:	2b40      	cmp	r3, #64	@ 0x40
 8005f4a:	d007      	beq.n	8005f5c <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f5a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005f64:	d875      	bhi.n	8006052 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005f66:	e037      	b.n	8005fd8 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	f003 0301 	and.w	r3, r3, #1
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d117      	bne.n	8005fa6 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f103 020c 	add.w	r2, r3, #12
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f82:	7812      	ldrb	r2, [r2, #0]
 8005f84:	b2d2      	uxtb	r2, r2
 8005f86:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f8c:	1c5a      	adds	r2, r3, #1
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	3b01      	subs	r3, #1
 8005f9c:	b29a      	uxth	r2, r3
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005fa4:	e018      	b.n	8005fd8 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005fa6:	f7fd fa59 	bl	800345c <HAL_GetTick>
 8005faa:	4602      	mov	r2, r0
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	1ad3      	subs	r3, r2, r3
 8005fb0:	683a      	ldr	r2, [r7, #0]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d803      	bhi.n	8005fbe <HAL_SPI_Receive+0x194>
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fbc:	d102      	bne.n	8005fc4 <HAL_SPI_Receive+0x19a>
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d109      	bne.n	8005fd8 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005fd4:	2303      	movs	r3, #3
 8005fd6:	e05c      	b.n	8006092 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005fde:	b29b      	uxth	r3, r3
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d1c1      	bne.n	8005f68 <HAL_SPI_Receive+0x13e>
 8005fe4:	e03b      	b.n	800605e <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	f003 0301 	and.w	r3, r3, #1
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	d115      	bne.n	8006020 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	68da      	ldr	r2, [r3, #12]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ffe:	b292      	uxth	r2, r2
 8006000:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006006:	1c9a      	adds	r2, r3, #2
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006012:	b29b      	uxth	r3, r3
 8006014:	3b01      	subs	r3, #1
 8006016:	b29a      	uxth	r2, r3
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800601e:	e018      	b.n	8006052 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006020:	f7fd fa1c 	bl	800345c <HAL_GetTick>
 8006024:	4602      	mov	r2, r0
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	1ad3      	subs	r3, r2, r3
 800602a:	683a      	ldr	r2, [r7, #0]
 800602c:	429a      	cmp	r2, r3
 800602e:	d803      	bhi.n	8006038 <HAL_SPI_Receive+0x20e>
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006036:	d102      	bne.n	800603e <HAL_SPI_Receive+0x214>
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d109      	bne.n	8006052 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2201      	movs	r2, #1
 8006042:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	2200      	movs	r2, #0
 800604a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800604e:	2303      	movs	r3, #3
 8006050:	e01f      	b.n	8006092 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006058:	b29b      	uxth	r3, r3
 800605a:	2b00      	cmp	r3, #0
 800605c:	d1c3      	bne.n	8005fe6 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800605e:	697a      	ldr	r2, [r7, #20]
 8006060:	6839      	ldr	r1, [r7, #0]
 8006062:	68f8      	ldr	r0, [r7, #12]
 8006064:	f000 fffa 	bl	800705c <SPI_EndRxTransaction>
 8006068:	4603      	mov	r3, r0
 800606a:	2b00      	cmp	r3, #0
 800606c:	d002      	beq.n	8006074 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2220      	movs	r2, #32
 8006072:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2201      	movs	r2, #1
 8006078:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2200      	movs	r2, #0
 8006080:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006088:	2b00      	cmp	r3, #0
 800608a:	d001      	beq.n	8006090 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800608c:	2301      	movs	r3, #1
 800608e:	e000      	b.n	8006092 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8006090:	2300      	movs	r3, #0
  }
}
 8006092:	4618      	mov	r0, r3
 8006094:	3718      	adds	r7, #24
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}

0800609a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800609a:	b580      	push	{r7, lr}
 800609c:	b08a      	sub	sp, #40	@ 0x28
 800609e:	af00      	add	r7, sp, #0
 80060a0:	60f8      	str	r0, [r7, #12]
 80060a2:	60b9      	str	r1, [r7, #8]
 80060a4:	607a      	str	r2, [r7, #4]
 80060a6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80060a8:	2301      	movs	r3, #1
 80060aa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060ac:	f7fd f9d6 	bl	800345c <HAL_GetTick>
 80060b0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80060b8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80060c0:	887b      	ldrh	r3, [r7, #2]
 80060c2:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80060c4:	887b      	ldrh	r3, [r7, #2]
 80060c6:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80060c8:	7ffb      	ldrb	r3, [r7, #31]
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	d00c      	beq.n	80060e8 <HAL_SPI_TransmitReceive+0x4e>
 80060ce:	69bb      	ldr	r3, [r7, #24]
 80060d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060d4:	d106      	bne.n	80060e4 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d102      	bne.n	80060e4 <HAL_SPI_TransmitReceive+0x4a>
 80060de:	7ffb      	ldrb	r3, [r7, #31]
 80060e0:	2b04      	cmp	r3, #4
 80060e2:	d001      	beq.n	80060e8 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80060e4:	2302      	movs	r3, #2
 80060e6:	e1f3      	b.n	80064d0 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d005      	beq.n	80060fa <HAL_SPI_TransmitReceive+0x60>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d002      	beq.n	80060fa <HAL_SPI_TransmitReceive+0x60>
 80060f4:	887b      	ldrh	r3, [r7, #2]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d101      	bne.n	80060fe <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	e1e8      	b.n	80064d0 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006104:	2b01      	cmp	r3, #1
 8006106:	d101      	bne.n	800610c <HAL_SPI_TransmitReceive+0x72>
 8006108:	2302      	movs	r3, #2
 800610a:	e1e1      	b.n	80064d0 <HAL_SPI_TransmitReceive+0x436>
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2201      	movs	r2, #1
 8006110:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800611a:	b2db      	uxtb	r3, r3
 800611c:	2b04      	cmp	r3, #4
 800611e:	d003      	beq.n	8006128 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2205      	movs	r2, #5
 8006124:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2200      	movs	r2, #0
 800612c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	687a      	ldr	r2, [r7, #4]
 8006132:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	887a      	ldrh	r2, [r7, #2]
 8006138:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	887a      	ldrh	r2, [r7, #2]
 8006140:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	68ba      	ldr	r2, [r7, #8]
 8006148:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	887a      	ldrh	r2, [r7, #2]
 800614e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	887a      	ldrh	r2, [r7, #2]
 8006154:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2200      	movs	r2, #0
 800615a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2200      	movs	r2, #0
 8006160:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	68db      	ldr	r3, [r3, #12]
 8006166:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800616a:	d802      	bhi.n	8006172 <HAL_SPI_TransmitReceive+0xd8>
 800616c:	8abb      	ldrh	r3, [r7, #20]
 800616e:	2b01      	cmp	r3, #1
 8006170:	d908      	bls.n	8006184 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	685a      	ldr	r2, [r3, #4]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006180:	605a      	str	r2, [r3, #4]
 8006182:	e007      	b.n	8006194 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	685a      	ldr	r2, [r3, #4]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006192:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800619e:	2b40      	cmp	r3, #64	@ 0x40
 80061a0:	d007      	beq.n	80061b2 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80061b0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	68db      	ldr	r3, [r3, #12]
 80061b6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80061ba:	f240 8083 	bls.w	80062c4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d002      	beq.n	80061cc <HAL_SPI_TransmitReceive+0x132>
 80061c6:	8afb      	ldrh	r3, [r7, #22]
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d16f      	bne.n	80062ac <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061d0:	881a      	ldrh	r2, [r3, #0]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061dc:	1c9a      	adds	r2, r3, #2
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	3b01      	subs	r3, #1
 80061ea:	b29a      	uxth	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061f0:	e05c      	b.n	80062ac <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	f003 0302 	and.w	r3, r3, #2
 80061fc:	2b02      	cmp	r3, #2
 80061fe:	d11b      	bne.n	8006238 <HAL_SPI_TransmitReceive+0x19e>
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006204:	b29b      	uxth	r3, r3
 8006206:	2b00      	cmp	r3, #0
 8006208:	d016      	beq.n	8006238 <HAL_SPI_TransmitReceive+0x19e>
 800620a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800620c:	2b01      	cmp	r3, #1
 800620e:	d113      	bne.n	8006238 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006214:	881a      	ldrh	r2, [r3, #0]
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006220:	1c9a      	adds	r2, r3, #2
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800622a:	b29b      	uxth	r3, r3
 800622c:	3b01      	subs	r3, #1
 800622e:	b29a      	uxth	r2, r3
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006234:	2300      	movs	r3, #0
 8006236:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	f003 0301 	and.w	r3, r3, #1
 8006242:	2b01      	cmp	r3, #1
 8006244:	d11c      	bne.n	8006280 <HAL_SPI_TransmitReceive+0x1e6>
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800624c:	b29b      	uxth	r3, r3
 800624e:	2b00      	cmp	r3, #0
 8006250:	d016      	beq.n	8006280 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	68da      	ldr	r2, [r3, #12]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800625c:	b292      	uxth	r2, r2
 800625e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006264:	1c9a      	adds	r2, r3, #2
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006270:	b29b      	uxth	r3, r3
 8006272:	3b01      	subs	r3, #1
 8006274:	b29a      	uxth	r2, r3
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800627c:	2301      	movs	r3, #1
 800627e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006280:	f7fd f8ec 	bl	800345c <HAL_GetTick>
 8006284:	4602      	mov	r2, r0
 8006286:	6a3b      	ldr	r3, [r7, #32]
 8006288:	1ad3      	subs	r3, r2, r3
 800628a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800628c:	429a      	cmp	r2, r3
 800628e:	d80d      	bhi.n	80062ac <HAL_SPI_TransmitReceive+0x212>
 8006290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006296:	d009      	beq.n	80062ac <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2200      	movs	r2, #0
 80062a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80062a8:	2303      	movs	r3, #3
 80062aa:	e111      	b.n	80064d0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d19d      	bne.n	80061f2 <HAL_SPI_TransmitReceive+0x158>
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80062bc:	b29b      	uxth	r3, r3
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d197      	bne.n	80061f2 <HAL_SPI_TransmitReceive+0x158>
 80062c2:	e0e5      	b.n	8006490 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d003      	beq.n	80062d4 <HAL_SPI_TransmitReceive+0x23a>
 80062cc:	8afb      	ldrh	r3, [r7, #22]
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	f040 80d1 	bne.w	8006476 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062d8:	b29b      	uxth	r3, r3
 80062da:	2b01      	cmp	r3, #1
 80062dc:	d912      	bls.n	8006304 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062e2:	881a      	ldrh	r2, [r3, #0]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062ee:	1c9a      	adds	r2, r3, #2
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062f8:	b29b      	uxth	r3, r3
 80062fa:	3b02      	subs	r3, #2
 80062fc:	b29a      	uxth	r2, r3
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006302:	e0b8      	b.n	8006476 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	330c      	adds	r3, #12
 800630e:	7812      	ldrb	r2, [r2, #0]
 8006310:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006316:	1c5a      	adds	r2, r3, #1
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006320:	b29b      	uxth	r3, r3
 8006322:	3b01      	subs	r3, #1
 8006324:	b29a      	uxth	r2, r3
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800632a:	e0a4      	b.n	8006476 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	689b      	ldr	r3, [r3, #8]
 8006332:	f003 0302 	and.w	r3, r3, #2
 8006336:	2b02      	cmp	r3, #2
 8006338:	d134      	bne.n	80063a4 <HAL_SPI_TransmitReceive+0x30a>
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800633e:	b29b      	uxth	r3, r3
 8006340:	2b00      	cmp	r3, #0
 8006342:	d02f      	beq.n	80063a4 <HAL_SPI_TransmitReceive+0x30a>
 8006344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006346:	2b01      	cmp	r3, #1
 8006348:	d12c      	bne.n	80063a4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800634e:	b29b      	uxth	r3, r3
 8006350:	2b01      	cmp	r3, #1
 8006352:	d912      	bls.n	800637a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006358:	881a      	ldrh	r2, [r3, #0]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006364:	1c9a      	adds	r2, r3, #2
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800636e:	b29b      	uxth	r3, r3
 8006370:	3b02      	subs	r3, #2
 8006372:	b29a      	uxth	r2, r3
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006378:	e012      	b.n	80063a0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	330c      	adds	r3, #12
 8006384:	7812      	ldrb	r2, [r2, #0]
 8006386:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800638c:	1c5a      	adds	r2, r3, #1
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006396:	b29b      	uxth	r3, r3
 8006398:	3b01      	subs	r3, #1
 800639a:	b29a      	uxth	r2, r3
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80063a0:	2300      	movs	r3, #0
 80063a2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	f003 0301 	and.w	r3, r3, #1
 80063ae:	2b01      	cmp	r3, #1
 80063b0:	d148      	bne.n	8006444 <HAL_SPI_TransmitReceive+0x3aa>
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d042      	beq.n	8006444 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d923      	bls.n	8006412 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	68da      	ldr	r2, [r3, #12]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063d4:	b292      	uxth	r2, r2
 80063d6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063dc:	1c9a      	adds	r2, r3, #2
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80063e8:	b29b      	uxth	r3, r3
 80063ea:	3b02      	subs	r3, #2
 80063ec:	b29a      	uxth	r2, r3
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80063fa:	b29b      	uxth	r3, r3
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	d81f      	bhi.n	8006440 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	685a      	ldr	r2, [r3, #4]
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800640e:	605a      	str	r2, [r3, #4]
 8006410:	e016      	b.n	8006440 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f103 020c 	add.w	r2, r3, #12
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800641e:	7812      	ldrb	r2, [r2, #0]
 8006420:	b2d2      	uxtb	r2, r2
 8006422:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006428:	1c5a      	adds	r2, r3, #1
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006434:	b29b      	uxth	r3, r3
 8006436:	3b01      	subs	r3, #1
 8006438:	b29a      	uxth	r2, r3
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006440:	2301      	movs	r3, #1
 8006442:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006444:	f7fd f80a 	bl	800345c <HAL_GetTick>
 8006448:	4602      	mov	r2, r0
 800644a:	6a3b      	ldr	r3, [r7, #32]
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006450:	429a      	cmp	r2, r3
 8006452:	d803      	bhi.n	800645c <HAL_SPI_TransmitReceive+0x3c2>
 8006454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800645a:	d102      	bne.n	8006462 <HAL_SPI_TransmitReceive+0x3c8>
 800645c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800645e:	2b00      	cmp	r3, #0
 8006460:	d109      	bne.n	8006476 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2201      	movs	r2, #1
 8006466:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2200      	movs	r2, #0
 800646e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006472:	2303      	movs	r3, #3
 8006474:	e02c      	b.n	80064d0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800647a:	b29b      	uxth	r3, r3
 800647c:	2b00      	cmp	r3, #0
 800647e:	f47f af55 	bne.w	800632c <HAL_SPI_TransmitReceive+0x292>
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006488:	b29b      	uxth	r3, r3
 800648a:	2b00      	cmp	r3, #0
 800648c:	f47f af4e 	bne.w	800632c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006490:	6a3a      	ldr	r2, [r7, #32]
 8006492:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006494:	68f8      	ldr	r0, [r7, #12]
 8006496:	f000 fe39 	bl	800710c <SPI_EndRxTxTransaction>
 800649a:	4603      	mov	r3, r0
 800649c:	2b00      	cmp	r3, #0
 800649e:	d008      	beq.n	80064b2 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2220      	movs	r2, #32
 80064a4:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2200      	movs	r2, #0
 80064aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e00e      	b.n	80064d0 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2201      	movs	r2, #1
 80064b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2200      	movs	r2, #0
 80064be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d001      	beq.n	80064ce <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e000      	b.n	80064d0 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80064ce:	2300      	movs	r3, #0
  }
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	3728      	adds	r7, #40	@ 0x28
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bd80      	pop	{r7, pc}

080064d8 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80064d8:	b480      	push	{r7}
 80064da:	b085      	sub	sp, #20
 80064dc:	af00      	add	r7, sp, #0
 80064de:	60f8      	str	r0, [r7, #12]
 80064e0:	60b9      	str	r1, [r7, #8]
 80064e2:	4613      	mov	r3, r2
 80064e4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d002      	beq.n	80064f2 <HAL_SPI_Transmit_IT+0x1a>
 80064ec:	88fb      	ldrh	r3, [r7, #6]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d101      	bne.n	80064f6 <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	e06d      	b.n	80065d2 <HAL_SPI_Transmit_IT+0xfa>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80064fc:	b2db      	uxtb	r3, r3
 80064fe:	2b01      	cmp	r3, #1
 8006500:	d001      	beq.n	8006506 <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 8006502:	2302      	movs	r3, #2
 8006504:	e065      	b.n	80065d2 <HAL_SPI_Transmit_IT+0xfa>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800650c:	2b01      	cmp	r3, #1
 800650e:	d101      	bne.n	8006514 <HAL_SPI_Transmit_IT+0x3c>
 8006510:	2302      	movs	r3, #2
 8006512:	e05e      	b.n	80065d2 <HAL_SPI_Transmit_IT+0xfa>
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2203      	movs	r2, #3
 8006520:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2200      	movs	r2, #0
 8006528:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	68ba      	ldr	r2, [r7, #8]
 800652e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	88fa      	ldrh	r2, [r7, #6]
 8006534:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	88fa      	ldrh	r2, [r7, #6]
 800653a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2200      	movs	r2, #0
 8006540:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2200      	movs	r2, #0
 8006546:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2200      	movs	r2, #0
 800654e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2200      	movs	r2, #0
 8006556:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	68db      	ldr	r3, [r3, #12]
 800655c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006560:	d903      	bls.n	800656a <HAL_SPI_Transmit_IT+0x92>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	4a1e      	ldr	r2, [pc, #120]	@ (80065e0 <HAL_SPI_Transmit_IT+0x108>)
 8006566:	651a      	str	r2, [r3, #80]	@ 0x50
 8006568:	e002      	b.n	8006570 <HAL_SPI_Transmit_IT+0x98>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	4a1d      	ldr	r2, [pc, #116]	@ (80065e4 <HAL_SPI_Transmit_IT+0x10c>)
 800656e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006578:	d10f      	bne.n	800659a <HAL_SPI_Transmit_IT+0xc2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	681a      	ldr	r2, [r3, #0]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006588:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006598:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065a4:	2b40      	cmp	r3, #64	@ 0x40
 80065a6:	d007      	beq.n	80065b8 <HAL_SPI_Transmit_IT+0xe0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80065b6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2200      	movs	r2, #0
 80065bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	685a      	ldr	r2, [r3, #4]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 80065ce:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80065d0:	2300      	movs	r3, #0
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3714      	adds	r7, #20
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr
 80065de:	bf00      	nop
 80065e0:	08006ddb 	.word	0x08006ddb
 80065e4:	08006d95 	.word	0x08006d95

080065e8 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b084      	sub	sp, #16
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	60f8      	str	r0, [r7, #12]
 80065f0:	60b9      	str	r1, [r7, #8]
 80065f2:	4613      	mov	r3, r2
 80065f4:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80065fc:	b2db      	uxtb	r3, r3
 80065fe:	2b01      	cmp	r3, #1
 8006600:	d001      	beq.n	8006606 <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 8006602:	2302      	movs	r3, #2
 8006604:	e092      	b.n	800672c <HAL_SPI_Receive_IT+0x144>
  }

  if ((pData == NULL) || (Size == 0U))
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d002      	beq.n	8006612 <HAL_SPI_Receive_IT+0x2a>
 800660c:	88fb      	ldrh	r3, [r7, #6]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d101      	bne.n	8006616 <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	e08a      	b.n	800672c <HAL_SPI_Receive_IT+0x144>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d110      	bne.n	8006640 <HAL_SPI_Receive_IT+0x58>
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006626:	d10b      	bne.n	8006640 <HAL_SPI_Receive_IT+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2204      	movs	r2, #4
 800662c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8006630:	88fb      	ldrh	r3, [r7, #6]
 8006632:	68ba      	ldr	r2, [r7, #8]
 8006634:	68b9      	ldr	r1, [r7, #8]
 8006636:	68f8      	ldr	r0, [r7, #12]
 8006638:	f000 f880 	bl	800673c <HAL_SPI_TransmitReceive_IT>
 800663c:	4603      	mov	r3, r0
 800663e:	e075      	b.n	800672c <HAL_SPI_Receive_IT+0x144>
  }


  /* Process Locked */
  __HAL_LOCK(hspi);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006646:	2b01      	cmp	r3, #1
 8006648:	d101      	bne.n	800664e <HAL_SPI_Receive_IT+0x66>
 800664a:	2302      	movs	r3, #2
 800664c:	e06e      	b.n	800672c <HAL_SPI_Receive_IT+0x144>
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2201      	movs	r2, #1
 8006652:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2204      	movs	r2, #4
 800665a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2200      	movs	r2, #0
 8006662:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	68ba      	ldr	r2, [r7, #8]
 8006668:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	88fa      	ldrh	r2, [r7, #6]
 800666e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	88fa      	ldrh	r2, [r7, #6]
 8006676:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	2200      	movs	r2, #0
 800667e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2200      	movs	r2, #0
 8006684:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2200      	movs	r2, #0
 800668a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2200      	movs	r2, #0
 8006690:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800669a:	d90b      	bls.n	80066b4 <HAL_SPI_Receive_IT+0xcc>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	685a      	ldr	r2, [r3, #4]
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80066aa:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	4a21      	ldr	r2, [pc, #132]	@ (8006734 <HAL_SPI_Receive_IT+0x14c>)
 80066b0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80066b2:	e00a      	b.n	80066ca <HAL_SPI_Receive_IT+0xe2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	685a      	ldr	r2, [r3, #4]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80066c2:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	4a1c      	ldr	r2, [pc, #112]	@ (8006738 <HAL_SPI_Receive_IT+0x150>)
 80066c8:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066d2:	d10f      	bne.n	80066f4 <HAL_SPI_Receive_IT+0x10c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066e2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80066f2:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066fe:	2b40      	cmp	r3, #64	@ 0x40
 8006700:	d007      	beq.n	8006712 <HAL_SPI_Receive_IT+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006710:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	685a      	ldr	r2, [r3, #4]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8006728:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800672a:	2300      	movs	r3, #0
}
 800672c:	4618      	mov	r0, r3
 800672e:	3710      	adds	r7, #16
 8006730:	46bd      	mov	sp, r7
 8006732:	bd80      	pop	{r7, pc}
 8006734:	08006d49 	.word	0x08006d49
 8006738:	08006cf9 	.word	0x08006cf9

0800673c <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 800673c:	b480      	push	{r7}
 800673e:	b087      	sub	sp, #28
 8006740:	af00      	add	r7, sp, #0
 8006742:	60f8      	str	r0, [r7, #12]
 8006744:	60b9      	str	r1, [r7, #8]
 8006746:	607a      	str	r2, [r7, #4]
 8006748:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006750:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006758:	7dfb      	ldrb	r3, [r7, #23]
 800675a:	2b01      	cmp	r3, #1
 800675c:	d00c      	beq.n	8006778 <HAL_SPI_TransmitReceive_IT+0x3c>
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006764:	d106      	bne.n	8006774 <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d102      	bne.n	8006774 <HAL_SPI_TransmitReceive_IT+0x38>
 800676e:	7dfb      	ldrb	r3, [r7, #23]
 8006770:	2b04      	cmp	r3, #4
 8006772:	d001      	beq.n	8006778 <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006774:	2302      	movs	r3, #2
 8006776:	e07d      	b.n	8006874 <HAL_SPI_TransmitReceive_IT+0x138>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d005      	beq.n	800678a <HAL_SPI_TransmitReceive_IT+0x4e>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d002      	beq.n	800678a <HAL_SPI_TransmitReceive_IT+0x4e>
 8006784:	887b      	ldrh	r3, [r7, #2]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d101      	bne.n	800678e <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	e072      	b.n	8006874 <HAL_SPI_TransmitReceive_IT+0x138>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006794:	2b01      	cmp	r3, #1
 8006796:	d101      	bne.n	800679c <HAL_SPI_TransmitReceive_IT+0x60>
 8006798:	2302      	movs	r3, #2
 800679a:	e06b      	b.n	8006874 <HAL_SPI_TransmitReceive_IT+0x138>
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	2b04      	cmp	r3, #4
 80067ae:	d003      	beq.n	80067b8 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2205      	movs	r2, #5
 80067b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2200      	movs	r2, #0
 80067bc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	68ba      	ldr	r2, [r7, #8]
 80067c2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	887a      	ldrh	r2, [r7, #2]
 80067c8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	887a      	ldrh	r2, [r7, #2]
 80067ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	687a      	ldr	r2, [r7, #4]
 80067d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	887a      	ldrh	r2, [r7, #2]
 80067da:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	887a      	ldrh	r2, [r7, #2]
 80067e2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	68db      	ldr	r3, [r3, #12]
 80067ea:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80067ee:	d906      	bls.n	80067fe <HAL_SPI_TransmitReceive_IT+0xc2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	4a23      	ldr	r2, [pc, #140]	@ (8006880 <HAL_SPI_TransmitReceive_IT+0x144>)
 80067f4:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	4a22      	ldr	r2, [pc, #136]	@ (8006884 <HAL_SPI_TransmitReceive_IT+0x148>)
 80067fa:	651a      	str	r2, [r3, #80]	@ 0x50
 80067fc:	e005      	b.n	800680a <HAL_SPI_TransmitReceive_IT+0xce>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	4a21      	ldr	r2, [pc, #132]	@ (8006888 <HAL_SPI_TransmitReceive_IT+0x14c>)
 8006802:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	4a21      	ldr	r2, [pc, #132]	@ (800688c <HAL_SPI_TransmitReceive_IT+0x150>)
 8006808:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	68db      	ldr	r3, [r3, #12]
 800680e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006812:	d802      	bhi.n	800681a <HAL_SPI_TransmitReceive_IT+0xde>
 8006814:	887b      	ldrh	r3, [r7, #2]
 8006816:	2b01      	cmp	r3, #1
 8006818:	d908      	bls.n	800682c <HAL_SPI_TransmitReceive_IT+0xf0>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	685a      	ldr	r2, [r3, #4]
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006828:	605a      	str	r2, [r3, #4]
 800682a:	e007      	b.n	800683c <HAL_SPI_TransmitReceive_IT+0x100>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	685a      	ldr	r2, [r3, #4]
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800683a:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006846:	2b40      	cmp	r3, #64	@ 0x40
 8006848:	d007      	beq.n	800685a <HAL_SPI_TransmitReceive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	681a      	ldr	r2, [r3, #0]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006858:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2200      	movs	r2, #0
 800685e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	685a      	ldr	r2, [r3, #4]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8006870:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006872:	2300      	movs	r3, #0
}
 8006874:	4618      	mov	r0, r3
 8006876:	371c      	adds	r7, #28
 8006878:	46bd      	mov	sp, r7
 800687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687e:	4770      	bx	lr
 8006880:	08006c33 	.word	0x08006c33
 8006884:	08006c99 	.word	0x08006c99
 8006888:	08006ae3 	.word	0x08006ae3
 800688c:	08006ba1 	.word	0x08006ba1

08006890 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b088      	sub	sp, #32
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	689b      	ldr	r3, [r3, #8]
 80068a6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80068a8:	69bb      	ldr	r3, [r7, #24]
 80068aa:	099b      	lsrs	r3, r3, #6
 80068ac:	f003 0301 	and.w	r3, r3, #1
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d10f      	bne.n	80068d4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80068b4:	69bb      	ldr	r3, [r7, #24]
 80068b6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d00a      	beq.n	80068d4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80068be:	69fb      	ldr	r3, [r7, #28]
 80068c0:	099b      	lsrs	r3, r3, #6
 80068c2:	f003 0301 	and.w	r3, r3, #1
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d004      	beq.n	80068d4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	4798      	blx	r3
    return;
 80068d2:	e0d7      	b.n	8006a84 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80068d4:	69bb      	ldr	r3, [r7, #24]
 80068d6:	085b      	lsrs	r3, r3, #1
 80068d8:	f003 0301 	and.w	r3, r3, #1
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d00a      	beq.n	80068f6 <HAL_SPI_IRQHandler+0x66>
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	09db      	lsrs	r3, r3, #7
 80068e4:	f003 0301 	and.w	r3, r3, #1
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d004      	beq.n	80068f6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	4798      	blx	r3
    return;
 80068f4:	e0c6      	b.n	8006a84 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80068f6:	69bb      	ldr	r3, [r7, #24]
 80068f8:	095b      	lsrs	r3, r3, #5
 80068fa:	f003 0301 	and.w	r3, r3, #1
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d10c      	bne.n	800691c <HAL_SPI_IRQHandler+0x8c>
 8006902:	69bb      	ldr	r3, [r7, #24]
 8006904:	099b      	lsrs	r3, r3, #6
 8006906:	f003 0301 	and.w	r3, r3, #1
 800690a:	2b00      	cmp	r3, #0
 800690c:	d106      	bne.n	800691c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	0a1b      	lsrs	r3, r3, #8
 8006912:	f003 0301 	and.w	r3, r3, #1
 8006916:	2b00      	cmp	r3, #0
 8006918:	f000 80b4 	beq.w	8006a84 <HAL_SPI_IRQHandler+0x1f4>
 800691c:	69fb      	ldr	r3, [r7, #28]
 800691e:	095b      	lsrs	r3, r3, #5
 8006920:	f003 0301 	and.w	r3, r3, #1
 8006924:	2b00      	cmp	r3, #0
 8006926:	f000 80ad 	beq.w	8006a84 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800692a:	69bb      	ldr	r3, [r7, #24]
 800692c:	099b      	lsrs	r3, r3, #6
 800692e:	f003 0301 	and.w	r3, r3, #1
 8006932:	2b00      	cmp	r3, #0
 8006934:	d023      	beq.n	800697e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800693c:	b2db      	uxtb	r3, r3
 800693e:	2b03      	cmp	r3, #3
 8006940:	d011      	beq.n	8006966 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006946:	f043 0204 	orr.w	r2, r3, #4
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800694e:	2300      	movs	r3, #0
 8006950:	617b      	str	r3, [r7, #20]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	617b      	str	r3, [r7, #20]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	617b      	str	r3, [r7, #20]
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	e00b      	b.n	800697e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006966:	2300      	movs	r3, #0
 8006968:	613b      	str	r3, [r7, #16]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	613b      	str	r3, [r7, #16]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	613b      	str	r3, [r7, #16]
 800697a:	693b      	ldr	r3, [r7, #16]
        return;
 800697c:	e082      	b.n	8006a84 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800697e:	69bb      	ldr	r3, [r7, #24]
 8006980:	095b      	lsrs	r3, r3, #5
 8006982:	f003 0301 	and.w	r3, r3, #1
 8006986:	2b00      	cmp	r3, #0
 8006988:	d014      	beq.n	80069b4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800698e:	f043 0201 	orr.w	r2, r3, #1
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006996:	2300      	movs	r3, #0
 8006998:	60fb      	str	r3, [r7, #12]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	689b      	ldr	r3, [r3, #8]
 80069a0:	60fb      	str	r3, [r7, #12]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069b0:	601a      	str	r2, [r3, #0]
 80069b2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80069b4:	69bb      	ldr	r3, [r7, #24]
 80069b6:	0a1b      	lsrs	r3, r3, #8
 80069b8:	f003 0301 	and.w	r3, r3, #1
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d00c      	beq.n	80069da <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069c4:	f043 0208 	orr.w	r2, r3, #8
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80069cc:	2300      	movs	r3, #0
 80069ce:	60bb      	str	r3, [r7, #8]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	60bb      	str	r3, [r7, #8]
 80069d8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d04f      	beq.n	8006a82 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	685a      	ldr	r2, [r3, #4]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80069f0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2201      	movs	r2, #1
 80069f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80069fa:	69fb      	ldr	r3, [r7, #28]
 80069fc:	f003 0302 	and.w	r3, r3, #2
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d104      	bne.n	8006a0e <HAL_SPI_IRQHandler+0x17e>
 8006a04:	69fb      	ldr	r3, [r7, #28]
 8006a06:	f003 0301 	and.w	r3, r3, #1
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d034      	beq.n	8006a78 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	685a      	ldr	r2, [r3, #4]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f022 0203 	bic.w	r2, r2, #3
 8006a1c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d011      	beq.n	8006a4a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a2a:	4a18      	ldr	r2, [pc, #96]	@ (8006a8c <HAL_SPI_IRQHandler+0x1fc>)
 8006a2c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a32:	4618      	mov	r0, r3
 8006a34:	f7fc ff62 	bl	80038fc <HAL_DMA_Abort_IT>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d005      	beq.n	8006a4a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a42:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d016      	beq.n	8006a80 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a56:	4a0d      	ldr	r2, [pc, #52]	@ (8006a8c <HAL_SPI_IRQHandler+0x1fc>)
 8006a58:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f7fc ff4c 	bl	80038fc <HAL_DMA_Abort_IT>
 8006a64:	4603      	mov	r3, r0
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d00a      	beq.n	8006a80 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a6e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8006a76:	e003      	b.n	8006a80 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f000 f813 	bl	8006aa4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006a7e:	e000      	b.n	8006a82 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006a80:	bf00      	nop
    return;
 8006a82:	bf00      	nop
  }
}
 8006a84:	3720      	adds	r7, #32
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}
 8006a8a:	bf00      	nop
 8006a8c:	08006ab9 	.word	0x08006ab9

08006a90 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006a90:	b480      	push	{r7}
 8006a92:	b083      	sub	sp, #12
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006a98:	bf00      	nop
 8006a9a:	370c      	adds	r7, #12
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr

08006aa4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b083      	sub	sp, #12
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006aac:	bf00      	nop
 8006aae:	370c      	adds	r7, #12
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab6:	4770      	bx	lr

08006ab8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b084      	sub	sp, #16
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ac4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006ad4:	68f8      	ldr	r0, [r7, #12]
 8006ad6:	f7ff ffe5 	bl	8006aa4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006ada:	bf00      	nop
 8006adc:	3710      	adds	r7, #16
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}

08006ae2 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006ae2:	b580      	push	{r7, lr}
 8006ae4:	b082      	sub	sp, #8
 8006ae6:	af00      	add	r7, sp, #0
 8006ae8:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006af0:	b29b      	uxth	r3, r3
 8006af2:	2b01      	cmp	r3, #1
 8006af4:	d923      	bls.n	8006b3e <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	68da      	ldr	r2, [r3, #12]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b00:	b292      	uxth	r2, r2
 8006b02:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b08:	1c9a      	adds	r2, r3, #2
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b14:	b29b      	uxth	r3, r3
 8006b16:	3b02      	subs	r3, #2
 8006b18:	b29a      	uxth	r2, r3
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    if (hspi->RxXferCount == 1U)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b26:	b29b      	uxth	r3, r3
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d11f      	bne.n	8006b6c <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	685a      	ldr	r2, [r3, #4]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006b3a:	605a      	str	r2, [r3, #4]
 8006b3c:	e016      	b.n	8006b6c <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f103 020c 	add.w	r2, r3, #12
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b4a:	7812      	ldrb	r2, [r2, #0]
 8006b4c:	b2d2      	uxtb	r2, r2
 8006b4e:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b54:	1c5a      	adds	r2, r3, #1
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b60:	b29b      	uxth	r3, r3
 8006b62:	3b01      	subs	r3, #1
 8006b64:	b29a      	uxth	r2, r3
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d10f      	bne.n	8006b98 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	685a      	ldr	r2, [r3, #4]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006b86:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d102      	bne.n	8006b98 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f000 fb00 	bl	8007198 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006b98:	bf00      	nop
 8006b9a:	3708      	adds	r7, #8
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}

08006ba0 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b082      	sub	sp, #8
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	2b01      	cmp	r3, #1
 8006bb0:	d912      	bls.n	8006bd8 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bb6:	881a      	ldrh	r2, [r3, #0]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bc2:	1c9a      	adds	r2, r3, #2
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	3b02      	subs	r3, #2
 8006bd0:	b29a      	uxth	r2, r3
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006bd6:	e012      	b.n	8006bfe <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	330c      	adds	r3, #12
 8006be2:	7812      	ldrb	r2, [r2, #0]
 8006be4:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bea:	1c5a      	adds	r2, r3, #1
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	3b01      	subs	r3, #1
 8006bf8:	b29a      	uxth	r2, r3
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d110      	bne.n	8006c2a <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	685a      	ldr	r2, [r3, #4]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006c16:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c1e:	b29b      	uxth	r3, r3
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d102      	bne.n	8006c2a <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f000 fab7 	bl	8007198 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006c2a:	bf00      	nop
 8006c2c:	3708      	adds	r7, #8
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}

08006c32 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006c32:	b580      	push	{r7, lr}
 8006c34:	b082      	sub	sp, #8
 8006c36:	af00      	add	r7, sp, #0
 8006c38:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	68da      	ldr	r2, [r3, #12]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c44:	b292      	uxth	r2, r2
 8006c46:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c4c:	1c9a      	adds	r2, r3, #2
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c58:	b29b      	uxth	r3, r3
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	b29a      	uxth	r2, r3
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  if (hspi->RxXferCount == 0U)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c6a:	b29b      	uxth	r3, r3
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d10f      	bne.n	8006c90 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	685a      	ldr	r2, [r3, #4]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c7e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d102      	bne.n	8006c90 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006c8a:	6878      	ldr	r0, [r7, #4]
 8006c8c:	f000 fa84 	bl	8007198 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006c90:	bf00      	nop
 8006c92:	3708      	adds	r7, #8
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}

08006c98 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b082      	sub	sp, #8
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ca4:	881a      	ldrh	r2, [r3, #0]
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cb0:	1c9a      	adds	r2, r3, #2
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	3b01      	subs	r3, #1
 8006cbe:	b29a      	uxth	r2, r3
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d110      	bne.n	8006cf0 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	685a      	ldr	r2, [r3, #4]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006cdc:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d102      	bne.n	8006cf0 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f000 fa54 	bl	8007198 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006cf0:	bf00      	nop
 8006cf2:	3708      	adds	r7, #8
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}

08006cf8 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b082      	sub	sp, #8
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f103 020c 	add.w	r2, r3, #12
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d0c:	7812      	ldrb	r2, [r2, #0]
 8006d0e:	b2d2      	uxtb	r2, r2
 8006d10:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d16:	1c5a      	adds	r2, r3, #1
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d22:	b29b      	uxth	r3, r3
 8006d24:	3b01      	subs	r3, #1
 8006d26:	b29a      	uxth	r2, r3
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d34:	b29b      	uxth	r3, r3
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d102      	bne.n	8006d40 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8006d3a:	6878      	ldr	r0, [r7, #4]
 8006d3c:	f000 fa6e 	bl	800721c <SPI_CloseRx_ISR>
  }
}
 8006d40:	bf00      	nop
 8006d42:	3708      	adds	r7, #8
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd80      	pop	{r7, pc}

08006d48 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b082      	sub	sp, #8
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	68da      	ldr	r2, [r3, #12]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d5a:	b292      	uxth	r2, r2
 8006d5c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d62:	1c9a      	adds	r2, r3, #2
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d6e:	b29b      	uxth	r3, r3
 8006d70:	3b01      	subs	r3, #1
 8006d72:	b29a      	uxth	r2, r3
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d102      	bne.n	8006d8c <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f000 fa48 	bl	800721c <SPI_CloseRx_ISR>
  }
}
 8006d8c:	bf00      	nop
 8006d8e:	3708      	adds	r7, #8
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}

08006d94 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b082      	sub	sp, #8
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	330c      	adds	r3, #12
 8006da6:	7812      	ldrb	r2, [r2, #0]
 8006da8:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dae:	1c5a      	adds	r2, r3, #1
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	3b01      	subs	r3, #1
 8006dbc:	b29a      	uxth	r2, r3
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dc6:	b29b      	uxth	r3, r3
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d102      	bne.n	8006dd2 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f000 fa55 	bl	800727c <SPI_CloseTx_ISR>
  }
}
 8006dd2:	bf00      	nop
 8006dd4:	3708      	adds	r7, #8
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}

08006dda <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006dda:	b580      	push	{r7, lr}
 8006ddc:	b082      	sub	sp, #8
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006de6:	881a      	ldrh	r2, [r3, #0]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006df2:	1c9a      	adds	r2, r3, #2
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	3b01      	subs	r3, #1
 8006e00:	b29a      	uxth	r2, r3
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e0a:	b29b      	uxth	r3, r3
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d102      	bne.n	8006e16 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f000 fa33 	bl	800727c <SPI_CloseTx_ISR>
  }
}
 8006e16:	bf00      	nop
 8006e18:	3708      	adds	r7, #8
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}
	...

08006e20 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b088      	sub	sp, #32
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	60b9      	str	r1, [r7, #8]
 8006e2a:	603b      	str	r3, [r7, #0]
 8006e2c:	4613      	mov	r3, r2
 8006e2e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006e30:	f7fc fb14 	bl	800345c <HAL_GetTick>
 8006e34:	4602      	mov	r2, r0
 8006e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e38:	1a9b      	subs	r3, r3, r2
 8006e3a:	683a      	ldr	r2, [r7, #0]
 8006e3c:	4413      	add	r3, r2
 8006e3e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006e40:	f7fc fb0c 	bl	800345c <HAL_GetTick>
 8006e44:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006e46:	4b39      	ldr	r3, [pc, #228]	@ (8006f2c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	015b      	lsls	r3, r3, #5
 8006e4c:	0d1b      	lsrs	r3, r3, #20
 8006e4e:	69fa      	ldr	r2, [r7, #28]
 8006e50:	fb02 f303 	mul.w	r3, r2, r3
 8006e54:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006e56:	e055      	b.n	8006f04 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e5e:	d051      	beq.n	8006f04 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006e60:	f7fc fafc 	bl	800345c <HAL_GetTick>
 8006e64:	4602      	mov	r2, r0
 8006e66:	69bb      	ldr	r3, [r7, #24]
 8006e68:	1ad3      	subs	r3, r2, r3
 8006e6a:	69fa      	ldr	r2, [r7, #28]
 8006e6c:	429a      	cmp	r2, r3
 8006e6e:	d902      	bls.n	8006e76 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006e70:	69fb      	ldr	r3, [r7, #28]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d13d      	bne.n	8006ef2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	685a      	ldr	r2, [r3, #4]
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006e84:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e8e:	d111      	bne.n	8006eb4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e98:	d004      	beq.n	8006ea4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ea2:	d107      	bne.n	8006eb4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	681a      	ldr	r2, [r3, #0]
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006eb2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eb8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ebc:	d10f      	bne.n	8006ede <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006ecc:	601a      	str	r2, [r3, #0]
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	681a      	ldr	r2, [r3, #0]
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006edc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006eee:	2303      	movs	r3, #3
 8006ef0:	e018      	b.n	8006f24 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d102      	bne.n	8006efe <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	61fb      	str	r3, [r7, #28]
 8006efc:	e002      	b.n	8006f04 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	3b01      	subs	r3, #1
 8006f02:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	689a      	ldr	r2, [r3, #8]
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	4013      	ands	r3, r2
 8006f0e:	68ba      	ldr	r2, [r7, #8]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	bf0c      	ite	eq
 8006f14:	2301      	moveq	r3, #1
 8006f16:	2300      	movne	r3, #0
 8006f18:	b2db      	uxtb	r3, r3
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	79fb      	ldrb	r3, [r7, #7]
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	d19a      	bne.n	8006e58 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8006f22:	2300      	movs	r3, #0
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3720      	adds	r7, #32
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}
 8006f2c:	2000000c 	.word	0x2000000c

08006f30 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b08a      	sub	sp, #40	@ 0x28
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	60f8      	str	r0, [r7, #12]
 8006f38:	60b9      	str	r1, [r7, #8]
 8006f3a:	607a      	str	r2, [r7, #4]
 8006f3c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006f42:	f7fc fa8b 	bl	800345c <HAL_GetTick>
 8006f46:	4602      	mov	r2, r0
 8006f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f4a:	1a9b      	subs	r3, r3, r2
 8006f4c:	683a      	ldr	r2, [r7, #0]
 8006f4e:	4413      	add	r3, r2
 8006f50:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006f52:	f7fc fa83 	bl	800345c <HAL_GetTick>
 8006f56:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	330c      	adds	r3, #12
 8006f5e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006f60:	4b3d      	ldr	r3, [pc, #244]	@ (8007058 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006f62:	681a      	ldr	r2, [r3, #0]
 8006f64:	4613      	mov	r3, r2
 8006f66:	009b      	lsls	r3, r3, #2
 8006f68:	4413      	add	r3, r2
 8006f6a:	00da      	lsls	r2, r3, #3
 8006f6c:	1ad3      	subs	r3, r2, r3
 8006f6e:	0d1b      	lsrs	r3, r3, #20
 8006f70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f72:	fb02 f303 	mul.w	r3, r2, r3
 8006f76:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006f78:	e061      	b.n	800703e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006f80:	d107      	bne.n	8006f92 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d104      	bne.n	8006f92 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006f88:	69fb      	ldr	r3, [r7, #28]
 8006f8a:	781b      	ldrb	r3, [r3, #0]
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006f90:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f98:	d051      	beq.n	800703e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006f9a:	f7fc fa5f 	bl	800345c <HAL_GetTick>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	6a3b      	ldr	r3, [r7, #32]
 8006fa2:	1ad3      	subs	r3, r2, r3
 8006fa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	d902      	bls.n	8006fb0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d13d      	bne.n	800702c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	685a      	ldr	r2, [r3, #4]
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006fbe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006fc8:	d111      	bne.n	8006fee <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fd2:	d004      	beq.n	8006fde <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	689b      	ldr	r3, [r3, #8]
 8006fd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fdc:	d107      	bne.n	8006fee <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006fec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ff2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ff6:	d10f      	bne.n	8007018 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681a      	ldr	r2, [r3, #0]
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007006:	601a      	str	r2, [r3, #0]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	681a      	ldr	r2, [r3, #0]
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007016:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2201      	movs	r2, #1
 800701c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	2200      	movs	r2, #0
 8007024:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007028:	2303      	movs	r3, #3
 800702a:	e011      	b.n	8007050 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800702c:	69bb      	ldr	r3, [r7, #24]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d102      	bne.n	8007038 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8007032:	2300      	movs	r3, #0
 8007034:	627b      	str	r3, [r7, #36]	@ 0x24
 8007036:	e002      	b.n	800703e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8007038:	69bb      	ldr	r3, [r7, #24]
 800703a:	3b01      	subs	r3, #1
 800703c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	689a      	ldr	r2, [r3, #8]
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	4013      	ands	r3, r2
 8007048:	687a      	ldr	r2, [r7, #4]
 800704a:	429a      	cmp	r2, r3
 800704c:	d195      	bne.n	8006f7a <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800704e:	2300      	movs	r3, #0
}
 8007050:	4618      	mov	r0, r3
 8007052:	3728      	adds	r7, #40	@ 0x28
 8007054:	46bd      	mov	sp, r7
 8007056:	bd80      	pop	{r7, pc}
 8007058:	2000000c 	.word	0x2000000c

0800705c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b086      	sub	sp, #24
 8007060:	af02      	add	r7, sp, #8
 8007062:	60f8      	str	r0, [r7, #12]
 8007064:	60b9      	str	r1, [r7, #8]
 8007066:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	685b      	ldr	r3, [r3, #4]
 800706c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007070:	d111      	bne.n	8007096 <SPI_EndRxTransaction+0x3a>
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800707a:	d004      	beq.n	8007086 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007084:	d107      	bne.n	8007096 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007094:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	9300      	str	r3, [sp, #0]
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	2200      	movs	r2, #0
 800709e:	2180      	movs	r1, #128	@ 0x80
 80070a0:	68f8      	ldr	r0, [r7, #12]
 80070a2:	f7ff febd 	bl	8006e20 <SPI_WaitFlagStateUntilTimeout>
 80070a6:	4603      	mov	r3, r0
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d007      	beq.n	80070bc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070b0:	f043 0220 	orr.w	r2, r3, #32
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80070b8:	2303      	movs	r3, #3
 80070ba:	e023      	b.n	8007104 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070c4:	d11d      	bne.n	8007102 <SPI_EndRxTransaction+0xa6>
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070ce:	d004      	beq.n	80070da <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	689b      	ldr	r3, [r3, #8]
 80070d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070d8:	d113      	bne.n	8007102 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	9300      	str	r3, [sp, #0]
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	2200      	movs	r2, #0
 80070e2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80070e6:	68f8      	ldr	r0, [r7, #12]
 80070e8:	f7ff ff22 	bl	8006f30 <SPI_WaitFifoStateUntilTimeout>
 80070ec:	4603      	mov	r3, r0
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d007      	beq.n	8007102 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070f6:	f043 0220 	orr.w	r2, r3, #32
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80070fe:	2303      	movs	r3, #3
 8007100:	e000      	b.n	8007104 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8007102:	2300      	movs	r3, #0
}
 8007104:	4618      	mov	r0, r3
 8007106:	3710      	adds	r7, #16
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}

0800710c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b086      	sub	sp, #24
 8007110:	af02      	add	r7, sp, #8
 8007112:	60f8      	str	r0, [r7, #12]
 8007114:	60b9      	str	r1, [r7, #8]
 8007116:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	9300      	str	r3, [sp, #0]
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	2200      	movs	r2, #0
 8007120:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007124:	68f8      	ldr	r0, [r7, #12]
 8007126:	f7ff ff03 	bl	8006f30 <SPI_WaitFifoStateUntilTimeout>
 800712a:	4603      	mov	r3, r0
 800712c:	2b00      	cmp	r3, #0
 800712e:	d007      	beq.n	8007140 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007134:	f043 0220 	orr.w	r2, r3, #32
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800713c:	2303      	movs	r3, #3
 800713e:	e027      	b.n	8007190 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	9300      	str	r3, [sp, #0]
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	2200      	movs	r2, #0
 8007148:	2180      	movs	r1, #128	@ 0x80
 800714a:	68f8      	ldr	r0, [r7, #12]
 800714c:	f7ff fe68 	bl	8006e20 <SPI_WaitFlagStateUntilTimeout>
 8007150:	4603      	mov	r3, r0
 8007152:	2b00      	cmp	r3, #0
 8007154:	d007      	beq.n	8007166 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800715a:	f043 0220 	orr.w	r2, r3, #32
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007162:	2303      	movs	r3, #3
 8007164:	e014      	b.n	8007190 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	9300      	str	r3, [sp, #0]
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	2200      	movs	r2, #0
 800716e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007172:	68f8      	ldr	r0, [r7, #12]
 8007174:	f7ff fedc 	bl	8006f30 <SPI_WaitFifoStateUntilTimeout>
 8007178:	4603      	mov	r3, r0
 800717a:	2b00      	cmp	r3, #0
 800717c:	d007      	beq.n	800718e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007182:	f043 0220 	orr.w	r2, r3, #32
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800718a:	2303      	movs	r3, #3
 800718c:	e000      	b.n	8007190 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800718e:	2300      	movs	r3, #0
}
 8007190:	4618      	mov	r0, r3
 8007192:	3710      	adds	r7, #16
 8007194:	46bd      	mov	sp, r7
 8007196:	bd80      	pop	{r7, pc}

08007198 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b084      	sub	sp, #16
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80071a0:	f7fc f95c 	bl	800345c <HAL_GetTick>
 80071a4:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	685a      	ldr	r2, [r3, #4]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f022 0220 	bic.w	r2, r2, #32
 80071b4:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80071b6:	68fa      	ldr	r2, [r7, #12]
 80071b8:	2164      	movs	r1, #100	@ 0x64
 80071ba:	6878      	ldr	r0, [r7, #4]
 80071bc:	f7ff ffa6 	bl	800710c <SPI_EndRxTxTransaction>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d005      	beq.n	80071d2 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071ca:	f043 0220 	orr.w	r2, r3, #32
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d115      	bne.n	8007206 <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80071e0:	b2db      	uxtb	r3, r3
 80071e2:	2b04      	cmp	r3, #4
 80071e4:	d107      	bne.n	80071f6 <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2201      	movs	r2, #1
 80071ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f7fc f816 	bl	8003220 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80071f4:	e00e      	b.n	8007214 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2201      	movs	r2, #1
 80071fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f7ff fc46 	bl	8006a90 <HAL_SPI_TxRxCpltCallback>
}
 8007204:	e006      	b.n	8007214 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2201      	movs	r2, #1
 800720a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f7ff fc48 	bl	8006aa4 <HAL_SPI_ErrorCallback>
}
 8007214:	bf00      	nop
 8007216:	3710      	adds	r7, #16
 8007218:	46bd      	mov	sp, r7
 800721a:	bd80      	pop	{r7, pc}

0800721c <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b082      	sub	sp, #8
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	685a      	ldr	r2, [r3, #4]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007232:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007234:	f7fc f912 	bl	800345c <HAL_GetTick>
 8007238:	4603      	mov	r3, r0
 800723a:	461a      	mov	r2, r3
 800723c:	2164      	movs	r1, #100	@ 0x64
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f7ff ff0c 	bl	800705c <SPI_EndRxTransaction>
 8007244:	4603      	mov	r3, r0
 8007246:	2b00      	cmp	r3, #0
 8007248:	d005      	beq.n	8007256 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800724e:	f043 0220 	orr.w	r2, r3, #32
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2201      	movs	r2, #1
 800725a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007262:	2b00      	cmp	r3, #0
 8007264:	d103      	bne.n	800726e <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f7fb ffda 	bl	8003220 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800726c:	e002      	b.n	8007274 <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	f7ff fc18 	bl	8006aa4 <HAL_SPI_ErrorCallback>
}
 8007274:	bf00      	nop
 8007276:	3708      	adds	r7, #8
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}

0800727c <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007284:	f7fc f8ea 	bl	800345c <HAL_GetTick>
 8007288:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	685a      	ldr	r2, [r3, #4]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007298:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800729a:	68fa      	ldr	r2, [r7, #12]
 800729c:	2164      	movs	r1, #100	@ 0x64
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f7ff ff34 	bl	800710c <SPI_EndRxTxTransaction>
 80072a4:	4603      	mov	r3, r0
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d005      	beq.n	80072b6 <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072ae:	f043 0220 	orr.w	r2, r3, #32
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	689b      	ldr	r3, [r3, #8]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d10a      	bne.n	80072d4 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80072be:	2300      	movs	r3, #0
 80072c0:	60bb      	str	r3, [r7, #8]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	68db      	ldr	r3, [r3, #12]
 80072c8:	60bb      	str	r3, [r7, #8]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	60bb      	str	r3, [r7, #8]
 80072d2:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2201      	movs	r2, #1
 80072d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d003      	beq.n	80072ec <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80072e4:	6878      	ldr	r0, [r7, #4]
 80072e6:	f7ff fbdd 	bl	8006aa4 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 80072ea:	e002      	b.n	80072f2 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f7fb ffab 	bl	8003248 <HAL_SPI_TxCpltCallback>
}
 80072f2:	bf00      	nop
 80072f4:	3710      	adds	r7, #16
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}

080072fa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072fa:	b580      	push	{r7, lr}
 80072fc:	b082      	sub	sp, #8
 80072fe:	af00      	add	r7, sp, #0
 8007300:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d101      	bne.n	800730c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007308:	2301      	movs	r3, #1
 800730a:	e049      	b.n	80073a0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007312:	b2db      	uxtb	r3, r3
 8007314:	2b00      	cmp	r3, #0
 8007316:	d106      	bne.n	8007326 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2200      	movs	r2, #0
 800731c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007320:	6878      	ldr	r0, [r7, #4]
 8007322:	f000 f841 	bl	80073a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2202      	movs	r2, #2
 800732a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	3304      	adds	r3, #4
 8007336:	4619      	mov	r1, r3
 8007338:	4610      	mov	r0, r2
 800733a:	f000 f9df 	bl	80076fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2201      	movs	r2, #1
 8007342:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2201      	movs	r2, #1
 800734a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2201      	movs	r2, #1
 8007352:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2201      	movs	r2, #1
 800735a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2201      	movs	r2, #1
 8007362:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2201      	movs	r2, #1
 800736a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2201      	movs	r2, #1
 8007372:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2201      	movs	r2, #1
 800737a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2201      	movs	r2, #1
 8007382:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2201      	movs	r2, #1
 800738a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2201      	movs	r2, #1
 8007392:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2201      	movs	r2, #1
 800739a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800739e:	2300      	movs	r3, #0
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3708      	adds	r7, #8
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}

080073a8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b083      	sub	sp, #12
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80073b0:	bf00      	nop
 80073b2:	370c      	adds	r7, #12
 80073b4:	46bd      	mov	sp, r7
 80073b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ba:	4770      	bx	lr

080073bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80073bc:	b480      	push	{r7}
 80073be:	b085      	sub	sp, #20
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073ca:	b2db      	uxtb	r3, r3
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d001      	beq.n	80073d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
 80073d2:	e04f      	b.n	8007474 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2202      	movs	r2, #2
 80073d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	68da      	ldr	r2, [r3, #12]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f042 0201 	orr.w	r2, r2, #1
 80073ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a23      	ldr	r2, [pc, #140]	@ (8007480 <HAL_TIM_Base_Start_IT+0xc4>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d01d      	beq.n	8007432 <HAL_TIM_Base_Start_IT+0x76>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073fe:	d018      	beq.n	8007432 <HAL_TIM_Base_Start_IT+0x76>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a1f      	ldr	r2, [pc, #124]	@ (8007484 <HAL_TIM_Base_Start_IT+0xc8>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d013      	beq.n	8007432 <HAL_TIM_Base_Start_IT+0x76>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a1e      	ldr	r2, [pc, #120]	@ (8007488 <HAL_TIM_Base_Start_IT+0xcc>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d00e      	beq.n	8007432 <HAL_TIM_Base_Start_IT+0x76>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a1c      	ldr	r2, [pc, #112]	@ (800748c <HAL_TIM_Base_Start_IT+0xd0>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d009      	beq.n	8007432 <HAL_TIM_Base_Start_IT+0x76>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a1b      	ldr	r2, [pc, #108]	@ (8007490 <HAL_TIM_Base_Start_IT+0xd4>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d004      	beq.n	8007432 <HAL_TIM_Base_Start_IT+0x76>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a19      	ldr	r2, [pc, #100]	@ (8007494 <HAL_TIM_Base_Start_IT+0xd8>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d115      	bne.n	800745e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	689a      	ldr	r2, [r3, #8]
 8007438:	4b17      	ldr	r3, [pc, #92]	@ (8007498 <HAL_TIM_Base_Start_IT+0xdc>)
 800743a:	4013      	ands	r3, r2
 800743c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	2b06      	cmp	r3, #6
 8007442:	d015      	beq.n	8007470 <HAL_TIM_Base_Start_IT+0xb4>
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800744a:	d011      	beq.n	8007470 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	681a      	ldr	r2, [r3, #0]
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f042 0201 	orr.w	r2, r2, #1
 800745a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800745c:	e008      	b.n	8007470 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	681a      	ldr	r2, [r3, #0]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f042 0201 	orr.w	r2, r2, #1
 800746c:	601a      	str	r2, [r3, #0]
 800746e:	e000      	b.n	8007472 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007470:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007472:	2300      	movs	r3, #0
}
 8007474:	4618      	mov	r0, r3
 8007476:	3714      	adds	r7, #20
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr
 8007480:	40012c00 	.word	0x40012c00
 8007484:	40000400 	.word	0x40000400
 8007488:	40000800 	.word	0x40000800
 800748c:	40000c00 	.word	0x40000c00
 8007490:	40013400 	.word	0x40013400
 8007494:	40014000 	.word	0x40014000
 8007498:	00010007 	.word	0x00010007

0800749c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b084      	sub	sp, #16
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	68db      	ldr	r3, [r3, #12]
 80074aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	691b      	ldr	r3, [r3, #16]
 80074b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	f003 0302 	and.w	r3, r3, #2
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d020      	beq.n	8007500 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f003 0302 	and.w	r3, r3, #2
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d01b      	beq.n	8007500 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f06f 0202 	mvn.w	r2, #2
 80074d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2201      	movs	r2, #1
 80074d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	699b      	ldr	r3, [r3, #24]
 80074de:	f003 0303 	and.w	r3, r3, #3
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d003      	beq.n	80074ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f000 f8e9 	bl	80076be <HAL_TIM_IC_CaptureCallback>
 80074ec:	e005      	b.n	80074fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f000 f8db 	bl	80076aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	f000 f8ec 	bl	80076d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2200      	movs	r2, #0
 80074fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	f003 0304 	and.w	r3, r3, #4
 8007506:	2b00      	cmp	r3, #0
 8007508:	d020      	beq.n	800754c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f003 0304 	and.w	r3, r3, #4
 8007510:	2b00      	cmp	r3, #0
 8007512:	d01b      	beq.n	800754c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f06f 0204 	mvn.w	r2, #4
 800751c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2202      	movs	r2, #2
 8007522:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	699b      	ldr	r3, [r3, #24]
 800752a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800752e:	2b00      	cmp	r3, #0
 8007530:	d003      	beq.n	800753a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 f8c3 	bl	80076be <HAL_TIM_IC_CaptureCallback>
 8007538:	e005      	b.n	8007546 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 f8b5 	bl	80076aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f000 f8c6 	bl	80076d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2200      	movs	r2, #0
 800754a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	f003 0308 	and.w	r3, r3, #8
 8007552:	2b00      	cmp	r3, #0
 8007554:	d020      	beq.n	8007598 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	f003 0308 	and.w	r3, r3, #8
 800755c:	2b00      	cmp	r3, #0
 800755e:	d01b      	beq.n	8007598 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f06f 0208 	mvn.w	r2, #8
 8007568:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2204      	movs	r2, #4
 800756e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	69db      	ldr	r3, [r3, #28]
 8007576:	f003 0303 	and.w	r3, r3, #3
 800757a:	2b00      	cmp	r3, #0
 800757c:	d003      	beq.n	8007586 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f000 f89d 	bl	80076be <HAL_TIM_IC_CaptureCallback>
 8007584:	e005      	b.n	8007592 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f000 f88f 	bl	80076aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f000 f8a0 	bl	80076d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2200      	movs	r2, #0
 8007596:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	f003 0310 	and.w	r3, r3, #16
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d020      	beq.n	80075e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f003 0310 	and.w	r3, r3, #16
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d01b      	beq.n	80075e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f06f 0210 	mvn.w	r2, #16
 80075b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2208      	movs	r2, #8
 80075ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	69db      	ldr	r3, [r3, #28]
 80075c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d003      	beq.n	80075d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f000 f877 	bl	80076be <HAL_TIM_IC_CaptureCallback>
 80075d0:	e005      	b.n	80075de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f000 f869 	bl	80076aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f000 f87a 	bl	80076d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2200      	movs	r2, #0
 80075e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	f003 0301 	and.w	r3, r3, #1
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d00c      	beq.n	8007608 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f003 0301 	and.w	r3, r3, #1
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d007      	beq.n	8007608 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f06f 0201 	mvn.w	r2, #1
 8007600:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f7f9 fce8 	bl	8000fd8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800760e:	2b00      	cmp	r3, #0
 8007610:	d104      	bne.n	800761c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007618:	2b00      	cmp	r3, #0
 800761a:	d00c      	beq.n	8007636 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007622:	2b00      	cmp	r3, #0
 8007624:	d007      	beq.n	8007636 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800762e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	f000 f90d 	bl	8007850 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800763c:	2b00      	cmp	r3, #0
 800763e:	d00c      	beq.n	800765a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007646:	2b00      	cmp	r3, #0
 8007648:	d007      	beq.n	800765a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007652:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007654:	6878      	ldr	r0, [r7, #4]
 8007656:	f000 f905 	bl	8007864 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007660:	2b00      	cmp	r3, #0
 8007662:	d00c      	beq.n	800767e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800766a:	2b00      	cmp	r3, #0
 800766c:	d007      	beq.n	800767e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007676:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f000 f834 	bl	80076e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	f003 0320 	and.w	r3, r3, #32
 8007684:	2b00      	cmp	r3, #0
 8007686:	d00c      	beq.n	80076a2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f003 0320 	and.w	r3, r3, #32
 800768e:	2b00      	cmp	r3, #0
 8007690:	d007      	beq.n	80076a2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f06f 0220 	mvn.w	r2, #32
 800769a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f000 f8cd 	bl	800783c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80076a2:	bf00      	nop
 80076a4:	3710      	adds	r7, #16
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}

080076aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076aa:	b480      	push	{r7}
 80076ac:	b083      	sub	sp, #12
 80076ae:	af00      	add	r7, sp, #0
 80076b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076b2:	bf00      	nop
 80076b4:	370c      	adds	r7, #12
 80076b6:	46bd      	mov	sp, r7
 80076b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076bc:	4770      	bx	lr

080076be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80076be:	b480      	push	{r7}
 80076c0:	b083      	sub	sp, #12
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80076c6:	bf00      	nop
 80076c8:	370c      	adds	r7, #12
 80076ca:	46bd      	mov	sp, r7
 80076cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d0:	4770      	bx	lr

080076d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80076d2:	b480      	push	{r7}
 80076d4:	b083      	sub	sp, #12
 80076d6:	af00      	add	r7, sp, #0
 80076d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80076da:	bf00      	nop
 80076dc:	370c      	adds	r7, #12
 80076de:	46bd      	mov	sp, r7
 80076e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e4:	4770      	bx	lr

080076e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80076e6:	b480      	push	{r7}
 80076e8:	b083      	sub	sp, #12
 80076ea:	af00      	add	r7, sp, #0
 80076ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80076ee:	bf00      	nop
 80076f0:	370c      	adds	r7, #12
 80076f2:	46bd      	mov	sp, r7
 80076f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f8:	4770      	bx	lr
	...

080076fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b085      	sub	sp, #20
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
 8007704:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	4a43      	ldr	r2, [pc, #268]	@ (800781c <TIM_Base_SetConfig+0x120>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d013      	beq.n	800773c <TIM_Base_SetConfig+0x40>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800771a:	d00f      	beq.n	800773c <TIM_Base_SetConfig+0x40>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	4a40      	ldr	r2, [pc, #256]	@ (8007820 <TIM_Base_SetConfig+0x124>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d00b      	beq.n	800773c <TIM_Base_SetConfig+0x40>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	4a3f      	ldr	r2, [pc, #252]	@ (8007824 <TIM_Base_SetConfig+0x128>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d007      	beq.n	800773c <TIM_Base_SetConfig+0x40>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	4a3e      	ldr	r2, [pc, #248]	@ (8007828 <TIM_Base_SetConfig+0x12c>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d003      	beq.n	800773c <TIM_Base_SetConfig+0x40>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	4a3d      	ldr	r2, [pc, #244]	@ (800782c <TIM_Base_SetConfig+0x130>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d108      	bne.n	800774e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007742:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	685b      	ldr	r3, [r3, #4]
 8007748:	68fa      	ldr	r2, [r7, #12]
 800774a:	4313      	orrs	r3, r2
 800774c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	4a32      	ldr	r2, [pc, #200]	@ (800781c <TIM_Base_SetConfig+0x120>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d01f      	beq.n	8007796 <TIM_Base_SetConfig+0x9a>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800775c:	d01b      	beq.n	8007796 <TIM_Base_SetConfig+0x9a>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	4a2f      	ldr	r2, [pc, #188]	@ (8007820 <TIM_Base_SetConfig+0x124>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d017      	beq.n	8007796 <TIM_Base_SetConfig+0x9a>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	4a2e      	ldr	r2, [pc, #184]	@ (8007824 <TIM_Base_SetConfig+0x128>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d013      	beq.n	8007796 <TIM_Base_SetConfig+0x9a>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	4a2d      	ldr	r2, [pc, #180]	@ (8007828 <TIM_Base_SetConfig+0x12c>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d00f      	beq.n	8007796 <TIM_Base_SetConfig+0x9a>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	4a2c      	ldr	r2, [pc, #176]	@ (800782c <TIM_Base_SetConfig+0x130>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d00b      	beq.n	8007796 <TIM_Base_SetConfig+0x9a>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	4a2b      	ldr	r2, [pc, #172]	@ (8007830 <TIM_Base_SetConfig+0x134>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d007      	beq.n	8007796 <TIM_Base_SetConfig+0x9a>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	4a2a      	ldr	r2, [pc, #168]	@ (8007834 <TIM_Base_SetConfig+0x138>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d003      	beq.n	8007796 <TIM_Base_SetConfig+0x9a>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	4a29      	ldr	r2, [pc, #164]	@ (8007838 <TIM_Base_SetConfig+0x13c>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d108      	bne.n	80077a8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800779c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	68db      	ldr	r3, [r3, #12]
 80077a2:	68fa      	ldr	r2, [r7, #12]
 80077a4:	4313      	orrs	r3, r2
 80077a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	695b      	ldr	r3, [r3, #20]
 80077b2:	4313      	orrs	r3, r2
 80077b4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	689a      	ldr	r2, [r3, #8]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	681a      	ldr	r2, [r3, #0]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	4a14      	ldr	r2, [pc, #80]	@ (800781c <TIM_Base_SetConfig+0x120>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d00f      	beq.n	80077ee <TIM_Base_SetConfig+0xf2>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	4a16      	ldr	r2, [pc, #88]	@ (800782c <TIM_Base_SetConfig+0x130>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d00b      	beq.n	80077ee <TIM_Base_SetConfig+0xf2>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	4a15      	ldr	r2, [pc, #84]	@ (8007830 <TIM_Base_SetConfig+0x134>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d007      	beq.n	80077ee <TIM_Base_SetConfig+0xf2>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	4a14      	ldr	r2, [pc, #80]	@ (8007834 <TIM_Base_SetConfig+0x138>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d003      	beq.n	80077ee <TIM_Base_SetConfig+0xf2>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a13      	ldr	r2, [pc, #76]	@ (8007838 <TIM_Base_SetConfig+0x13c>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d103      	bne.n	80077f6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	691a      	ldr	r2, [r3, #16]
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f043 0204 	orr.w	r2, r3, #4
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2201      	movs	r2, #1
 8007806:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	68fa      	ldr	r2, [r7, #12]
 800780c:	601a      	str	r2, [r3, #0]
}
 800780e:	bf00      	nop
 8007810:	3714      	adds	r7, #20
 8007812:	46bd      	mov	sp, r7
 8007814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007818:	4770      	bx	lr
 800781a:	bf00      	nop
 800781c:	40012c00 	.word	0x40012c00
 8007820:	40000400 	.word	0x40000400
 8007824:	40000800 	.word	0x40000800
 8007828:	40000c00 	.word	0x40000c00
 800782c:	40013400 	.word	0x40013400
 8007830:	40014000 	.word	0x40014000
 8007834:	40014400 	.word	0x40014400
 8007838:	40014800 	.word	0x40014800

0800783c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800783c:	b480      	push	{r7}
 800783e:	b083      	sub	sp, #12
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007844:	bf00      	nop
 8007846:	370c      	adds	r7, #12
 8007848:	46bd      	mov	sp, r7
 800784a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784e:	4770      	bx	lr

08007850 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007850:	b480      	push	{r7}
 8007852:	b083      	sub	sp, #12
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007858:	bf00      	nop
 800785a:	370c      	adds	r7, #12
 800785c:	46bd      	mov	sp, r7
 800785e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007862:	4770      	bx	lr

08007864 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007864:	b480      	push	{r7}
 8007866:	b083      	sub	sp, #12
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800786c:	bf00      	nop
 800786e:	370c      	adds	r7, #12
 8007870:	46bd      	mov	sp, r7
 8007872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007876:	4770      	bx	lr

08007878 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b082      	sub	sp, #8
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d101      	bne.n	800788a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007886:	2301      	movs	r3, #1
 8007888:	e040      	b.n	800790c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800788e:	2b00      	cmp	r3, #0
 8007890:	d106      	bne.n	80078a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2200      	movs	r2, #0
 8007896:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f7f9 fef4 	bl	8001688 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2224      	movs	r2, #36	@ 0x24
 80078a4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	681a      	ldr	r2, [r3, #0]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f022 0201 	bic.w	r2, r2, #1
 80078b4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d002      	beq.n	80078c4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f000 fae0 	bl	8007e84 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	f000 f825 	bl	8007914 <UART_SetConfig>
 80078ca:	4603      	mov	r3, r0
 80078cc:	2b01      	cmp	r3, #1
 80078ce:	d101      	bne.n	80078d4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80078d0:	2301      	movs	r3, #1
 80078d2:	e01b      	b.n	800790c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	685a      	ldr	r2, [r3, #4]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80078e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	689a      	ldr	r2, [r3, #8]
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80078f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f042 0201 	orr.w	r2, r2, #1
 8007902:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007904:	6878      	ldr	r0, [r7, #4]
 8007906:	f000 fb5f 	bl	8007fc8 <UART_CheckIdleState>
 800790a:	4603      	mov	r3, r0
}
 800790c:	4618      	mov	r0, r3
 800790e:	3708      	adds	r7, #8
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}

08007914 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007914:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007918:	b08a      	sub	sp, #40	@ 0x28
 800791a:	af00      	add	r7, sp, #0
 800791c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800791e:	2300      	movs	r3, #0
 8007920:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	689a      	ldr	r2, [r3, #8]
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	691b      	ldr	r3, [r3, #16]
 800792c:	431a      	orrs	r2, r3
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	695b      	ldr	r3, [r3, #20]
 8007932:	431a      	orrs	r2, r3
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	69db      	ldr	r3, [r3, #28]
 8007938:	4313      	orrs	r3, r2
 800793a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	681a      	ldr	r2, [r3, #0]
 8007942:	4ba4      	ldr	r3, [pc, #656]	@ (8007bd4 <UART_SetConfig+0x2c0>)
 8007944:	4013      	ands	r3, r2
 8007946:	68fa      	ldr	r2, [r7, #12]
 8007948:	6812      	ldr	r2, [r2, #0]
 800794a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800794c:	430b      	orrs	r3, r1
 800794e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	68da      	ldr	r2, [r3, #12]
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	430a      	orrs	r2, r1
 8007964:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	699b      	ldr	r3, [r3, #24]
 800796a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4a99      	ldr	r2, [pc, #612]	@ (8007bd8 <UART_SetConfig+0x2c4>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d004      	beq.n	8007980 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	6a1b      	ldr	r3, [r3, #32]
 800797a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800797c:	4313      	orrs	r3, r2
 800797e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007990:	430a      	orrs	r2, r1
 8007992:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a90      	ldr	r2, [pc, #576]	@ (8007bdc <UART_SetConfig+0x2c8>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d126      	bne.n	80079ec <UART_SetConfig+0xd8>
 800799e:	4b90      	ldr	r3, [pc, #576]	@ (8007be0 <UART_SetConfig+0x2cc>)
 80079a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079a4:	f003 0303 	and.w	r3, r3, #3
 80079a8:	2b03      	cmp	r3, #3
 80079aa:	d81b      	bhi.n	80079e4 <UART_SetConfig+0xd0>
 80079ac:	a201      	add	r2, pc, #4	@ (adr r2, 80079b4 <UART_SetConfig+0xa0>)
 80079ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079b2:	bf00      	nop
 80079b4:	080079c5 	.word	0x080079c5
 80079b8:	080079d5 	.word	0x080079d5
 80079bc:	080079cd 	.word	0x080079cd
 80079c0:	080079dd 	.word	0x080079dd
 80079c4:	2301      	movs	r3, #1
 80079c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079ca:	e116      	b.n	8007bfa <UART_SetConfig+0x2e6>
 80079cc:	2302      	movs	r3, #2
 80079ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079d2:	e112      	b.n	8007bfa <UART_SetConfig+0x2e6>
 80079d4:	2304      	movs	r3, #4
 80079d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079da:	e10e      	b.n	8007bfa <UART_SetConfig+0x2e6>
 80079dc:	2308      	movs	r3, #8
 80079de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079e2:	e10a      	b.n	8007bfa <UART_SetConfig+0x2e6>
 80079e4:	2310      	movs	r3, #16
 80079e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079ea:	e106      	b.n	8007bfa <UART_SetConfig+0x2e6>
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4a7c      	ldr	r2, [pc, #496]	@ (8007be4 <UART_SetConfig+0x2d0>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d138      	bne.n	8007a68 <UART_SetConfig+0x154>
 80079f6:	4b7a      	ldr	r3, [pc, #488]	@ (8007be0 <UART_SetConfig+0x2cc>)
 80079f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079fc:	f003 030c 	and.w	r3, r3, #12
 8007a00:	2b0c      	cmp	r3, #12
 8007a02:	d82d      	bhi.n	8007a60 <UART_SetConfig+0x14c>
 8007a04:	a201      	add	r2, pc, #4	@ (adr r2, 8007a0c <UART_SetConfig+0xf8>)
 8007a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a0a:	bf00      	nop
 8007a0c:	08007a41 	.word	0x08007a41
 8007a10:	08007a61 	.word	0x08007a61
 8007a14:	08007a61 	.word	0x08007a61
 8007a18:	08007a61 	.word	0x08007a61
 8007a1c:	08007a51 	.word	0x08007a51
 8007a20:	08007a61 	.word	0x08007a61
 8007a24:	08007a61 	.word	0x08007a61
 8007a28:	08007a61 	.word	0x08007a61
 8007a2c:	08007a49 	.word	0x08007a49
 8007a30:	08007a61 	.word	0x08007a61
 8007a34:	08007a61 	.word	0x08007a61
 8007a38:	08007a61 	.word	0x08007a61
 8007a3c:	08007a59 	.word	0x08007a59
 8007a40:	2300      	movs	r3, #0
 8007a42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a46:	e0d8      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007a48:	2302      	movs	r3, #2
 8007a4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a4e:	e0d4      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007a50:	2304      	movs	r3, #4
 8007a52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a56:	e0d0      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007a58:	2308      	movs	r3, #8
 8007a5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a5e:	e0cc      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007a60:	2310      	movs	r3, #16
 8007a62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a66:	e0c8      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4a5e      	ldr	r2, [pc, #376]	@ (8007be8 <UART_SetConfig+0x2d4>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d125      	bne.n	8007abe <UART_SetConfig+0x1aa>
 8007a72:	4b5b      	ldr	r3, [pc, #364]	@ (8007be0 <UART_SetConfig+0x2cc>)
 8007a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a78:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007a7c:	2b30      	cmp	r3, #48	@ 0x30
 8007a7e:	d016      	beq.n	8007aae <UART_SetConfig+0x19a>
 8007a80:	2b30      	cmp	r3, #48	@ 0x30
 8007a82:	d818      	bhi.n	8007ab6 <UART_SetConfig+0x1a2>
 8007a84:	2b20      	cmp	r3, #32
 8007a86:	d00a      	beq.n	8007a9e <UART_SetConfig+0x18a>
 8007a88:	2b20      	cmp	r3, #32
 8007a8a:	d814      	bhi.n	8007ab6 <UART_SetConfig+0x1a2>
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d002      	beq.n	8007a96 <UART_SetConfig+0x182>
 8007a90:	2b10      	cmp	r3, #16
 8007a92:	d008      	beq.n	8007aa6 <UART_SetConfig+0x192>
 8007a94:	e00f      	b.n	8007ab6 <UART_SetConfig+0x1a2>
 8007a96:	2300      	movs	r3, #0
 8007a98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a9c:	e0ad      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007a9e:	2302      	movs	r3, #2
 8007aa0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007aa4:	e0a9      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007aa6:	2304      	movs	r3, #4
 8007aa8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007aac:	e0a5      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007aae:	2308      	movs	r3, #8
 8007ab0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ab4:	e0a1      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007ab6:	2310      	movs	r3, #16
 8007ab8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007abc:	e09d      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a4a      	ldr	r2, [pc, #296]	@ (8007bec <UART_SetConfig+0x2d8>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d125      	bne.n	8007b14 <UART_SetConfig+0x200>
 8007ac8:	4b45      	ldr	r3, [pc, #276]	@ (8007be0 <UART_SetConfig+0x2cc>)
 8007aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ace:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007ad2:	2bc0      	cmp	r3, #192	@ 0xc0
 8007ad4:	d016      	beq.n	8007b04 <UART_SetConfig+0x1f0>
 8007ad6:	2bc0      	cmp	r3, #192	@ 0xc0
 8007ad8:	d818      	bhi.n	8007b0c <UART_SetConfig+0x1f8>
 8007ada:	2b80      	cmp	r3, #128	@ 0x80
 8007adc:	d00a      	beq.n	8007af4 <UART_SetConfig+0x1e0>
 8007ade:	2b80      	cmp	r3, #128	@ 0x80
 8007ae0:	d814      	bhi.n	8007b0c <UART_SetConfig+0x1f8>
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d002      	beq.n	8007aec <UART_SetConfig+0x1d8>
 8007ae6:	2b40      	cmp	r3, #64	@ 0x40
 8007ae8:	d008      	beq.n	8007afc <UART_SetConfig+0x1e8>
 8007aea:	e00f      	b.n	8007b0c <UART_SetConfig+0x1f8>
 8007aec:	2300      	movs	r3, #0
 8007aee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007af2:	e082      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007af4:	2302      	movs	r3, #2
 8007af6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007afa:	e07e      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007afc:	2304      	movs	r3, #4
 8007afe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b02:	e07a      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007b04:	2308      	movs	r3, #8
 8007b06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b0a:	e076      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007b0c:	2310      	movs	r3, #16
 8007b0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b12:	e072      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	4a35      	ldr	r2, [pc, #212]	@ (8007bf0 <UART_SetConfig+0x2dc>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d12a      	bne.n	8007b74 <UART_SetConfig+0x260>
 8007b1e:	4b30      	ldr	r3, [pc, #192]	@ (8007be0 <UART_SetConfig+0x2cc>)
 8007b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b2c:	d01a      	beq.n	8007b64 <UART_SetConfig+0x250>
 8007b2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b32:	d81b      	bhi.n	8007b6c <UART_SetConfig+0x258>
 8007b34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b38:	d00c      	beq.n	8007b54 <UART_SetConfig+0x240>
 8007b3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b3e:	d815      	bhi.n	8007b6c <UART_SetConfig+0x258>
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d003      	beq.n	8007b4c <UART_SetConfig+0x238>
 8007b44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b48:	d008      	beq.n	8007b5c <UART_SetConfig+0x248>
 8007b4a:	e00f      	b.n	8007b6c <UART_SetConfig+0x258>
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b52:	e052      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007b54:	2302      	movs	r3, #2
 8007b56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b5a:	e04e      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007b5c:	2304      	movs	r3, #4
 8007b5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b62:	e04a      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007b64:	2308      	movs	r3, #8
 8007b66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b6a:	e046      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007b6c:	2310      	movs	r3, #16
 8007b6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b72:	e042      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4a17      	ldr	r2, [pc, #92]	@ (8007bd8 <UART_SetConfig+0x2c4>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d13a      	bne.n	8007bf4 <UART_SetConfig+0x2e0>
 8007b7e:	4b18      	ldr	r3, [pc, #96]	@ (8007be0 <UART_SetConfig+0x2cc>)
 8007b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b84:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007b88:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b8c:	d01a      	beq.n	8007bc4 <UART_SetConfig+0x2b0>
 8007b8e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b92:	d81b      	bhi.n	8007bcc <UART_SetConfig+0x2b8>
 8007b94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b98:	d00c      	beq.n	8007bb4 <UART_SetConfig+0x2a0>
 8007b9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b9e:	d815      	bhi.n	8007bcc <UART_SetConfig+0x2b8>
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d003      	beq.n	8007bac <UART_SetConfig+0x298>
 8007ba4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ba8:	d008      	beq.n	8007bbc <UART_SetConfig+0x2a8>
 8007baa:	e00f      	b.n	8007bcc <UART_SetConfig+0x2b8>
 8007bac:	2300      	movs	r3, #0
 8007bae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bb2:	e022      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007bb4:	2302      	movs	r3, #2
 8007bb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bba:	e01e      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007bbc:	2304      	movs	r3, #4
 8007bbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bc2:	e01a      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007bc4:	2308      	movs	r3, #8
 8007bc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bca:	e016      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007bcc:	2310      	movs	r3, #16
 8007bce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bd2:	e012      	b.n	8007bfa <UART_SetConfig+0x2e6>
 8007bd4:	efff69f3 	.word	0xefff69f3
 8007bd8:	40008000 	.word	0x40008000
 8007bdc:	40013800 	.word	0x40013800
 8007be0:	40021000 	.word	0x40021000
 8007be4:	40004400 	.word	0x40004400
 8007be8:	40004800 	.word	0x40004800
 8007bec:	40004c00 	.word	0x40004c00
 8007bf0:	40005000 	.word	0x40005000
 8007bf4:	2310      	movs	r3, #16
 8007bf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a9f      	ldr	r2, [pc, #636]	@ (8007e7c <UART_SetConfig+0x568>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d17a      	bne.n	8007cfa <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007c04:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007c08:	2b08      	cmp	r3, #8
 8007c0a:	d824      	bhi.n	8007c56 <UART_SetConfig+0x342>
 8007c0c:	a201      	add	r2, pc, #4	@ (adr r2, 8007c14 <UART_SetConfig+0x300>)
 8007c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c12:	bf00      	nop
 8007c14:	08007c39 	.word	0x08007c39
 8007c18:	08007c57 	.word	0x08007c57
 8007c1c:	08007c41 	.word	0x08007c41
 8007c20:	08007c57 	.word	0x08007c57
 8007c24:	08007c47 	.word	0x08007c47
 8007c28:	08007c57 	.word	0x08007c57
 8007c2c:	08007c57 	.word	0x08007c57
 8007c30:	08007c57 	.word	0x08007c57
 8007c34:	08007c4f 	.word	0x08007c4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c38:	f7fd faa2 	bl	8005180 <HAL_RCC_GetPCLK1Freq>
 8007c3c:	61f8      	str	r0, [r7, #28]
        break;
 8007c3e:	e010      	b.n	8007c62 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c40:	4b8f      	ldr	r3, [pc, #572]	@ (8007e80 <UART_SetConfig+0x56c>)
 8007c42:	61fb      	str	r3, [r7, #28]
        break;
 8007c44:	e00d      	b.n	8007c62 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c46:	f7fd fa03 	bl	8005050 <HAL_RCC_GetSysClockFreq>
 8007c4a:	61f8      	str	r0, [r7, #28]
        break;
 8007c4c:	e009      	b.n	8007c62 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c52:	61fb      	str	r3, [r7, #28]
        break;
 8007c54:	e005      	b.n	8007c62 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007c56:	2300      	movs	r3, #0
 8007c58:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007c60:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007c62:	69fb      	ldr	r3, [r7, #28]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	f000 80fb 	beq.w	8007e60 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	685a      	ldr	r2, [r3, #4]
 8007c6e:	4613      	mov	r3, r2
 8007c70:	005b      	lsls	r3, r3, #1
 8007c72:	4413      	add	r3, r2
 8007c74:	69fa      	ldr	r2, [r7, #28]
 8007c76:	429a      	cmp	r2, r3
 8007c78:	d305      	bcc.n	8007c86 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007c80:	69fa      	ldr	r2, [r7, #28]
 8007c82:	429a      	cmp	r2, r3
 8007c84:	d903      	bls.n	8007c8e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007c86:	2301      	movs	r3, #1
 8007c88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007c8c:	e0e8      	b.n	8007e60 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007c8e:	69fb      	ldr	r3, [r7, #28]
 8007c90:	2200      	movs	r2, #0
 8007c92:	461c      	mov	r4, r3
 8007c94:	4615      	mov	r5, r2
 8007c96:	f04f 0200 	mov.w	r2, #0
 8007c9a:	f04f 0300 	mov.w	r3, #0
 8007c9e:	022b      	lsls	r3, r5, #8
 8007ca0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007ca4:	0222      	lsls	r2, r4, #8
 8007ca6:	68f9      	ldr	r1, [r7, #12]
 8007ca8:	6849      	ldr	r1, [r1, #4]
 8007caa:	0849      	lsrs	r1, r1, #1
 8007cac:	2000      	movs	r0, #0
 8007cae:	4688      	mov	r8, r1
 8007cb0:	4681      	mov	r9, r0
 8007cb2:	eb12 0a08 	adds.w	sl, r2, r8
 8007cb6:	eb43 0b09 	adc.w	fp, r3, r9
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	685b      	ldr	r3, [r3, #4]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	603b      	str	r3, [r7, #0]
 8007cc2:	607a      	str	r2, [r7, #4]
 8007cc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007cc8:	4650      	mov	r0, sl
 8007cca:	4659      	mov	r1, fp
 8007ccc:	f7f8 fad8 	bl	8000280 <__aeabi_uldivmod>
 8007cd0:	4602      	mov	r2, r0
 8007cd2:	460b      	mov	r3, r1
 8007cd4:	4613      	mov	r3, r2
 8007cd6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007cd8:	69bb      	ldr	r3, [r7, #24]
 8007cda:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007cde:	d308      	bcc.n	8007cf2 <UART_SetConfig+0x3de>
 8007ce0:	69bb      	ldr	r3, [r7, #24]
 8007ce2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ce6:	d204      	bcs.n	8007cf2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	69ba      	ldr	r2, [r7, #24]
 8007cee:	60da      	str	r2, [r3, #12]
 8007cf0:	e0b6      	b.n	8007e60 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007cf8:	e0b2      	b.n	8007e60 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	69db      	ldr	r3, [r3, #28]
 8007cfe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d02:	d15e      	bne.n	8007dc2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007d04:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007d08:	2b08      	cmp	r3, #8
 8007d0a:	d828      	bhi.n	8007d5e <UART_SetConfig+0x44a>
 8007d0c:	a201      	add	r2, pc, #4	@ (adr r2, 8007d14 <UART_SetConfig+0x400>)
 8007d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d12:	bf00      	nop
 8007d14:	08007d39 	.word	0x08007d39
 8007d18:	08007d41 	.word	0x08007d41
 8007d1c:	08007d49 	.word	0x08007d49
 8007d20:	08007d5f 	.word	0x08007d5f
 8007d24:	08007d4f 	.word	0x08007d4f
 8007d28:	08007d5f 	.word	0x08007d5f
 8007d2c:	08007d5f 	.word	0x08007d5f
 8007d30:	08007d5f 	.word	0x08007d5f
 8007d34:	08007d57 	.word	0x08007d57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d38:	f7fd fa22 	bl	8005180 <HAL_RCC_GetPCLK1Freq>
 8007d3c:	61f8      	str	r0, [r7, #28]
        break;
 8007d3e:	e014      	b.n	8007d6a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d40:	f7fd fa34 	bl	80051ac <HAL_RCC_GetPCLK2Freq>
 8007d44:	61f8      	str	r0, [r7, #28]
        break;
 8007d46:	e010      	b.n	8007d6a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d48:	4b4d      	ldr	r3, [pc, #308]	@ (8007e80 <UART_SetConfig+0x56c>)
 8007d4a:	61fb      	str	r3, [r7, #28]
        break;
 8007d4c:	e00d      	b.n	8007d6a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d4e:	f7fd f97f 	bl	8005050 <HAL_RCC_GetSysClockFreq>
 8007d52:	61f8      	str	r0, [r7, #28]
        break;
 8007d54:	e009      	b.n	8007d6a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d5a:	61fb      	str	r3, [r7, #28]
        break;
 8007d5c:	e005      	b.n	8007d6a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007d62:	2301      	movs	r3, #1
 8007d64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007d68:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d6a:	69fb      	ldr	r3, [r7, #28]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d077      	beq.n	8007e60 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007d70:	69fb      	ldr	r3, [r7, #28]
 8007d72:	005a      	lsls	r2, r3, #1
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	685b      	ldr	r3, [r3, #4]
 8007d78:	085b      	lsrs	r3, r3, #1
 8007d7a:	441a      	add	r2, r3
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d84:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d86:	69bb      	ldr	r3, [r7, #24]
 8007d88:	2b0f      	cmp	r3, #15
 8007d8a:	d916      	bls.n	8007dba <UART_SetConfig+0x4a6>
 8007d8c:	69bb      	ldr	r3, [r7, #24]
 8007d8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d92:	d212      	bcs.n	8007dba <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007d94:	69bb      	ldr	r3, [r7, #24]
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	f023 030f 	bic.w	r3, r3, #15
 8007d9c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007d9e:	69bb      	ldr	r3, [r7, #24]
 8007da0:	085b      	lsrs	r3, r3, #1
 8007da2:	b29b      	uxth	r3, r3
 8007da4:	f003 0307 	and.w	r3, r3, #7
 8007da8:	b29a      	uxth	r2, r3
 8007daa:	8afb      	ldrh	r3, [r7, #22]
 8007dac:	4313      	orrs	r3, r2
 8007dae:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	8afa      	ldrh	r2, [r7, #22]
 8007db6:	60da      	str	r2, [r3, #12]
 8007db8:	e052      	b.n	8007e60 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007dc0:	e04e      	b.n	8007e60 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007dc2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007dc6:	2b08      	cmp	r3, #8
 8007dc8:	d827      	bhi.n	8007e1a <UART_SetConfig+0x506>
 8007dca:	a201      	add	r2, pc, #4	@ (adr r2, 8007dd0 <UART_SetConfig+0x4bc>)
 8007dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dd0:	08007df5 	.word	0x08007df5
 8007dd4:	08007dfd 	.word	0x08007dfd
 8007dd8:	08007e05 	.word	0x08007e05
 8007ddc:	08007e1b 	.word	0x08007e1b
 8007de0:	08007e0b 	.word	0x08007e0b
 8007de4:	08007e1b 	.word	0x08007e1b
 8007de8:	08007e1b 	.word	0x08007e1b
 8007dec:	08007e1b 	.word	0x08007e1b
 8007df0:	08007e13 	.word	0x08007e13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007df4:	f7fd f9c4 	bl	8005180 <HAL_RCC_GetPCLK1Freq>
 8007df8:	61f8      	str	r0, [r7, #28]
        break;
 8007dfa:	e014      	b.n	8007e26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007dfc:	f7fd f9d6 	bl	80051ac <HAL_RCC_GetPCLK2Freq>
 8007e00:	61f8      	str	r0, [r7, #28]
        break;
 8007e02:	e010      	b.n	8007e26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e04:	4b1e      	ldr	r3, [pc, #120]	@ (8007e80 <UART_SetConfig+0x56c>)
 8007e06:	61fb      	str	r3, [r7, #28]
        break;
 8007e08:	e00d      	b.n	8007e26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e0a:	f7fd f921 	bl	8005050 <HAL_RCC_GetSysClockFreq>
 8007e0e:	61f8      	str	r0, [r7, #28]
        break;
 8007e10:	e009      	b.n	8007e26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e16:	61fb      	str	r3, [r7, #28]
        break;
 8007e18:	e005      	b.n	8007e26 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007e24:	bf00      	nop
    }

    if (pclk != 0U)
 8007e26:	69fb      	ldr	r3, [r7, #28]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d019      	beq.n	8007e60 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	685b      	ldr	r3, [r3, #4]
 8007e30:	085a      	lsrs	r2, r3, #1
 8007e32:	69fb      	ldr	r3, [r7, #28]
 8007e34:	441a      	add	r2, r3
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	685b      	ldr	r3, [r3, #4]
 8007e3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e3e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e40:	69bb      	ldr	r3, [r7, #24]
 8007e42:	2b0f      	cmp	r3, #15
 8007e44:	d909      	bls.n	8007e5a <UART_SetConfig+0x546>
 8007e46:	69bb      	ldr	r3, [r7, #24]
 8007e48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e4c:	d205      	bcs.n	8007e5a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007e4e:	69bb      	ldr	r3, [r7, #24]
 8007e50:	b29a      	uxth	r2, r3
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	60da      	str	r2, [r3, #12]
 8007e58:	e002      	b.n	8007e60 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2200      	movs	r2, #0
 8007e64:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007e6c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	3728      	adds	r7, #40	@ 0x28
 8007e74:	46bd      	mov	sp, r7
 8007e76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e7a:	bf00      	nop
 8007e7c:	40008000 	.word	0x40008000
 8007e80:	00f42400 	.word	0x00f42400

08007e84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e90:	f003 0308 	and.w	r3, r3, #8
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d00a      	beq.n	8007eae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	430a      	orrs	r2, r1
 8007eac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eb2:	f003 0301 	and.w	r3, r3, #1
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d00a      	beq.n	8007ed0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	430a      	orrs	r2, r1
 8007ece:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ed4:	f003 0302 	and.w	r3, r3, #2
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d00a      	beq.n	8007ef2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	430a      	orrs	r2, r1
 8007ef0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ef6:	f003 0304 	and.w	r3, r3, #4
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d00a      	beq.n	8007f14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	430a      	orrs	r2, r1
 8007f12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f18:	f003 0310 	and.w	r3, r3, #16
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d00a      	beq.n	8007f36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	689b      	ldr	r3, [r3, #8]
 8007f26:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	430a      	orrs	r2, r1
 8007f34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f3a:	f003 0320 	and.w	r3, r3, #32
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d00a      	beq.n	8007f58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	689b      	ldr	r3, [r3, #8]
 8007f48:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	430a      	orrs	r2, r1
 8007f56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d01a      	beq.n	8007f9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	685b      	ldr	r3, [r3, #4]
 8007f6a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	430a      	orrs	r2, r1
 8007f78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f82:	d10a      	bne.n	8007f9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	685b      	ldr	r3, [r3, #4]
 8007f8a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	430a      	orrs	r2, r1
 8007f98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d00a      	beq.n	8007fbc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	430a      	orrs	r2, r1
 8007fba:	605a      	str	r2, [r3, #4]
  }
}
 8007fbc:	bf00      	nop
 8007fbe:	370c      	adds	r7, #12
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr

08007fc8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b098      	sub	sp, #96	@ 0x60
 8007fcc:	af02      	add	r7, sp, #8
 8007fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007fd8:	f7fb fa40 	bl	800345c <HAL_GetTick>
 8007fdc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f003 0308 	and.w	r3, r3, #8
 8007fe8:	2b08      	cmp	r3, #8
 8007fea:	d12e      	bne.n	800804a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007fec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007ff0:	9300      	str	r3, [sp, #0]
 8007ff2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f000 f88c 	bl	8008118 <UART_WaitOnFlagUntilTimeout>
 8008000:	4603      	mov	r3, r0
 8008002:	2b00      	cmp	r3, #0
 8008004:	d021      	beq.n	800804a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800800c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800800e:	e853 3f00 	ldrex	r3, [r3]
 8008012:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008014:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008016:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800801a:	653b      	str	r3, [r7, #80]	@ 0x50
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	461a      	mov	r2, r3
 8008022:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008024:	647b      	str	r3, [r7, #68]	@ 0x44
 8008026:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008028:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800802a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800802c:	e841 2300 	strex	r3, r2, [r1]
 8008030:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008032:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008034:	2b00      	cmp	r3, #0
 8008036:	d1e6      	bne.n	8008006 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2220      	movs	r2, #32
 800803c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008046:	2303      	movs	r3, #3
 8008048:	e062      	b.n	8008110 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f003 0304 	and.w	r3, r3, #4
 8008054:	2b04      	cmp	r3, #4
 8008056:	d149      	bne.n	80080ec <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008058:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800805c:	9300      	str	r3, [sp, #0]
 800805e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008060:	2200      	movs	r2, #0
 8008062:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008066:	6878      	ldr	r0, [r7, #4]
 8008068:	f000 f856 	bl	8008118 <UART_WaitOnFlagUntilTimeout>
 800806c:	4603      	mov	r3, r0
 800806e:	2b00      	cmp	r3, #0
 8008070:	d03c      	beq.n	80080ec <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800807a:	e853 3f00 	ldrex	r3, [r3]
 800807e:	623b      	str	r3, [r7, #32]
   return(result);
 8008080:	6a3b      	ldr	r3, [r7, #32]
 8008082:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008086:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	461a      	mov	r2, r3
 800808e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008090:	633b      	str	r3, [r7, #48]	@ 0x30
 8008092:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008094:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008096:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008098:	e841 2300 	strex	r3, r2, [r1]
 800809c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800809e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d1e6      	bne.n	8008072 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	3308      	adds	r3, #8
 80080aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ac:	693b      	ldr	r3, [r7, #16]
 80080ae:	e853 3f00 	ldrex	r3, [r3]
 80080b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f023 0301 	bic.w	r3, r3, #1
 80080ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	3308      	adds	r3, #8
 80080c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80080c4:	61fa      	str	r2, [r7, #28]
 80080c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080c8:	69b9      	ldr	r1, [r7, #24]
 80080ca:	69fa      	ldr	r2, [r7, #28]
 80080cc:	e841 2300 	strex	r3, r2, [r1]
 80080d0:	617b      	str	r3, [r7, #20]
   return(result);
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d1e5      	bne.n	80080a4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2220      	movs	r2, #32
 80080dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2200      	movs	r2, #0
 80080e4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80080e8:	2303      	movs	r3, #3
 80080ea:	e011      	b.n	8008110 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2220      	movs	r2, #32
 80080f0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2220      	movs	r2, #32
 80080f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2200      	movs	r2, #0
 80080fe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2200      	movs	r2, #0
 8008104:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800810e:	2300      	movs	r3, #0
}
 8008110:	4618      	mov	r0, r3
 8008112:	3758      	adds	r7, #88	@ 0x58
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}

08008118 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b084      	sub	sp, #16
 800811c:	af00      	add	r7, sp, #0
 800811e:	60f8      	str	r0, [r7, #12]
 8008120:	60b9      	str	r1, [r7, #8]
 8008122:	603b      	str	r3, [r7, #0]
 8008124:	4613      	mov	r3, r2
 8008126:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008128:	e04f      	b.n	80081ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800812a:	69bb      	ldr	r3, [r7, #24]
 800812c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008130:	d04b      	beq.n	80081ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008132:	f7fb f993 	bl	800345c <HAL_GetTick>
 8008136:	4602      	mov	r2, r0
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	1ad3      	subs	r3, r2, r3
 800813c:	69ba      	ldr	r2, [r7, #24]
 800813e:	429a      	cmp	r2, r3
 8008140:	d302      	bcc.n	8008148 <UART_WaitOnFlagUntilTimeout+0x30>
 8008142:	69bb      	ldr	r3, [r7, #24]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d101      	bne.n	800814c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008148:	2303      	movs	r3, #3
 800814a:	e04e      	b.n	80081ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f003 0304 	and.w	r3, r3, #4
 8008156:	2b00      	cmp	r3, #0
 8008158:	d037      	beq.n	80081ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	2b80      	cmp	r3, #128	@ 0x80
 800815e:	d034      	beq.n	80081ca <UART_WaitOnFlagUntilTimeout+0xb2>
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	2b40      	cmp	r3, #64	@ 0x40
 8008164:	d031      	beq.n	80081ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	69db      	ldr	r3, [r3, #28]
 800816c:	f003 0308 	and.w	r3, r3, #8
 8008170:	2b08      	cmp	r3, #8
 8008172:	d110      	bne.n	8008196 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	2208      	movs	r2, #8
 800817a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800817c:	68f8      	ldr	r0, [r7, #12]
 800817e:	f000 f838 	bl	80081f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	2208      	movs	r2, #8
 8008186:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	2200      	movs	r2, #0
 800818e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008192:	2301      	movs	r3, #1
 8008194:	e029      	b.n	80081ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	69db      	ldr	r3, [r3, #28]
 800819c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80081a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80081a4:	d111      	bne.n	80081ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80081ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80081b0:	68f8      	ldr	r0, [r7, #12]
 80081b2:	f000 f81e 	bl	80081f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	2220      	movs	r2, #32
 80081ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	2200      	movs	r2, #0
 80081c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80081c6:	2303      	movs	r3, #3
 80081c8:	e00f      	b.n	80081ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	69da      	ldr	r2, [r3, #28]
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	4013      	ands	r3, r2
 80081d4:	68ba      	ldr	r2, [r7, #8]
 80081d6:	429a      	cmp	r2, r3
 80081d8:	bf0c      	ite	eq
 80081da:	2301      	moveq	r3, #1
 80081dc:	2300      	movne	r3, #0
 80081de:	b2db      	uxtb	r3, r3
 80081e0:	461a      	mov	r2, r3
 80081e2:	79fb      	ldrb	r3, [r7, #7]
 80081e4:	429a      	cmp	r2, r3
 80081e6:	d0a0      	beq.n	800812a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80081e8:	2300      	movs	r3, #0
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3710      	adds	r7, #16
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}

080081f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081f2:	b480      	push	{r7}
 80081f4:	b095      	sub	sp, #84	@ 0x54
 80081f6:	af00      	add	r7, sp, #0
 80081f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008202:	e853 3f00 	ldrex	r3, [r3]
 8008206:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800820a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800820e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	461a      	mov	r2, r3
 8008216:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008218:	643b      	str	r3, [r7, #64]	@ 0x40
 800821a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800821c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800821e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008220:	e841 2300 	strex	r3, r2, [r1]
 8008224:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008228:	2b00      	cmp	r3, #0
 800822a:	d1e6      	bne.n	80081fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	3308      	adds	r3, #8
 8008232:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008234:	6a3b      	ldr	r3, [r7, #32]
 8008236:	e853 3f00 	ldrex	r3, [r3]
 800823a:	61fb      	str	r3, [r7, #28]
   return(result);
 800823c:	69fb      	ldr	r3, [r7, #28]
 800823e:	f023 0301 	bic.w	r3, r3, #1
 8008242:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	3308      	adds	r3, #8
 800824a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800824c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800824e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008250:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008252:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008254:	e841 2300 	strex	r3, r2, [r1]
 8008258:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800825a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800825c:	2b00      	cmp	r3, #0
 800825e:	d1e5      	bne.n	800822c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008264:	2b01      	cmp	r3, #1
 8008266:	d118      	bne.n	800829a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	e853 3f00 	ldrex	r3, [r3]
 8008274:	60bb      	str	r3, [r7, #8]
   return(result);
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	f023 0310 	bic.w	r3, r3, #16
 800827c:	647b      	str	r3, [r7, #68]	@ 0x44
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	461a      	mov	r2, r3
 8008284:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008286:	61bb      	str	r3, [r7, #24]
 8008288:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828a:	6979      	ldr	r1, [r7, #20]
 800828c:	69ba      	ldr	r2, [r7, #24]
 800828e:	e841 2300 	strex	r3, r2, [r1]
 8008292:	613b      	str	r3, [r7, #16]
   return(result);
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d1e6      	bne.n	8008268 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2220      	movs	r2, #32
 800829e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2200      	movs	r2, #0
 80082a6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2200      	movs	r2, #0
 80082ac:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80082ae:	bf00      	nop
 80082b0:	3754      	adds	r7, #84	@ 0x54
 80082b2:	46bd      	mov	sp, r7
 80082b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b8:	4770      	bx	lr

080082ba <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80082ba:	b084      	sub	sp, #16
 80082bc:	b580      	push	{r7, lr}
 80082be:	b084      	sub	sp, #16
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	f107 001c 	add.w	r0, r7, #28
 80082c8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	68db      	ldr	r3, [r3, #12]
 80082d0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80082d8:	6878      	ldr	r0, [r7, #4]
 80082da:	f000 fa69 	bl	80087b0 <USB_CoreReset>
 80082de:	4603      	mov	r3, r0
 80082e0:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80082e2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d106      	bne.n	80082f8 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082ee:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	639a      	str	r2, [r3, #56]	@ 0x38
 80082f6:	e005      	b.n	8008304 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082fc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8008304:	7bfb      	ldrb	r3, [r7, #15]
}
 8008306:	4618      	mov	r0, r3
 8008308:	3710      	adds	r7, #16
 800830a:	46bd      	mov	sp, r7
 800830c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008310:	b004      	add	sp, #16
 8008312:	4770      	bx	lr

08008314 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008314:	b480      	push	{r7}
 8008316:	b083      	sub	sp, #12
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	f023 0201 	bic.w	r2, r3, #1
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008328:	2300      	movs	r3, #0
}
 800832a:	4618      	mov	r0, r3
 800832c:	370c      	adds	r7, #12
 800832e:	46bd      	mov	sp, r7
 8008330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008334:	4770      	bx	lr

08008336 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8008336:	b580      	push	{r7, lr}
 8008338:	b084      	sub	sp, #16
 800833a:	af00      	add	r7, sp, #0
 800833c:	6078      	str	r0, [r7, #4]
 800833e:	460b      	mov	r3, r1
 8008340:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008342:	2300      	movs	r3, #0
 8008344:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	68db      	ldr	r3, [r3, #12]
 800834a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008352:	78fb      	ldrb	r3, [r7, #3]
 8008354:	2b01      	cmp	r3, #1
 8008356:	d115      	bne.n	8008384 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	68db      	ldr	r3, [r3, #12]
 800835c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008364:	200a      	movs	r0, #10
 8008366:	f7fb f885 	bl	8003474 <HAL_Delay>
      ms += 10U;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	330a      	adds	r3, #10
 800836e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f000 fa0f 	bl	8008794 <USB_GetMode>
 8008376:	4603      	mov	r3, r0
 8008378:	2b01      	cmp	r3, #1
 800837a:	d01e      	beq.n	80083ba <USB_SetCurrentMode+0x84>
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2bc7      	cmp	r3, #199	@ 0xc7
 8008380:	d9f0      	bls.n	8008364 <USB_SetCurrentMode+0x2e>
 8008382:	e01a      	b.n	80083ba <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008384:	78fb      	ldrb	r3, [r7, #3]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d115      	bne.n	80083b6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	68db      	ldr	r3, [r3, #12]
 800838e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008396:	200a      	movs	r0, #10
 8008398:	f7fb f86c 	bl	8003474 <HAL_Delay>
      ms += 10U;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	330a      	adds	r3, #10
 80083a0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f000 f9f6 	bl	8008794 <USB_GetMode>
 80083a8:	4603      	mov	r3, r0
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d005      	beq.n	80083ba <USB_SetCurrentMode+0x84>
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	2bc7      	cmp	r3, #199	@ 0xc7
 80083b2:	d9f0      	bls.n	8008396 <USB_SetCurrentMode+0x60>
 80083b4:	e001      	b.n	80083ba <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80083b6:	2301      	movs	r3, #1
 80083b8:	e005      	b.n	80083c6 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	2bc8      	cmp	r3, #200	@ 0xc8
 80083be:	d101      	bne.n	80083c4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80083c0:	2301      	movs	r3, #1
 80083c2:	e000      	b.n	80083c6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80083c4:	2300      	movs	r3, #0
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3710      	adds	r7, #16
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}
	...

080083d0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80083d0:	b084      	sub	sp, #16
 80083d2:	b580      	push	{r7, lr}
 80083d4:	b086      	sub	sp, #24
 80083d6:	af00      	add	r7, sp, #0
 80083d8:	6078      	str	r0, [r7, #4]
 80083da:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80083de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80083e2:	2300      	movs	r3, #0
 80083e4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80083ea:	2300      	movs	r3, #0
 80083ec:	613b      	str	r3, [r7, #16]
 80083ee:	e009      	b.n	8008404 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80083f0:	687a      	ldr	r2, [r7, #4]
 80083f2:	693b      	ldr	r3, [r7, #16]
 80083f4:	3340      	adds	r3, #64	@ 0x40
 80083f6:	009b      	lsls	r3, r3, #2
 80083f8:	4413      	add	r3, r2
 80083fa:	2200      	movs	r2, #0
 80083fc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80083fe:	693b      	ldr	r3, [r7, #16]
 8008400:	3301      	adds	r3, #1
 8008402:	613b      	str	r3, [r7, #16]
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	2b0e      	cmp	r3, #14
 8008408:	d9f2      	bls.n	80083f0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800840a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800840e:	2b00      	cmp	r3, #0
 8008410:	d11c      	bne.n	800844c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008418:	685b      	ldr	r3, [r3, #4]
 800841a:	68fa      	ldr	r2, [r7, #12]
 800841c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008420:	f043 0302 	orr.w	r3, r3, #2
 8008424:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800842a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	601a      	str	r2, [r3, #0]
 800844a:	e005      	b.n	8008458 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008450:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800845e:	461a      	mov	r2, r3
 8008460:	2300      	movs	r3, #0
 8008462:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008464:	2103      	movs	r1, #3
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f000 f95a 	bl	8008720 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800846c:	2110      	movs	r1, #16
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 f8f6 	bl	8008660 <USB_FlushTxFifo>
 8008474:	4603      	mov	r3, r0
 8008476:	2b00      	cmp	r3, #0
 8008478:	d001      	beq.n	800847e <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800847a:	2301      	movs	r3, #1
 800847c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f000 f920 	bl	80086c4 <USB_FlushRxFifo>
 8008484:	4603      	mov	r3, r0
 8008486:	2b00      	cmp	r3, #0
 8008488:	d001      	beq.n	800848e <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800848a:	2301      	movs	r3, #1
 800848c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008494:	461a      	mov	r2, r3
 8008496:	2300      	movs	r3, #0
 8008498:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084a0:	461a      	mov	r2, r3
 80084a2:	2300      	movs	r3, #0
 80084a4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084ac:	461a      	mov	r2, r3
 80084ae:	2300      	movs	r3, #0
 80084b0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80084b2:	2300      	movs	r3, #0
 80084b4:	613b      	str	r3, [r7, #16]
 80084b6:	e043      	b.n	8008540 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80084b8:	693b      	ldr	r3, [r7, #16]
 80084ba:	015a      	lsls	r2, r3, #5
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	4413      	add	r3, r2
 80084c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084ce:	d118      	bne.n	8008502 <USB_DevInit+0x132>
    {
      if (i == 0U)
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d10a      	bne.n	80084ec <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	015a      	lsls	r2, r3, #5
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	4413      	add	r3, r2
 80084de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084e2:	461a      	mov	r2, r3
 80084e4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80084e8:	6013      	str	r3, [r2, #0]
 80084ea:	e013      	b.n	8008514 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	015a      	lsls	r2, r3, #5
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	4413      	add	r3, r2
 80084f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084f8:	461a      	mov	r2, r3
 80084fa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80084fe:	6013      	str	r3, [r2, #0]
 8008500:	e008      	b.n	8008514 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	015a      	lsls	r2, r3, #5
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	4413      	add	r3, r2
 800850a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800850e:	461a      	mov	r2, r3
 8008510:	2300      	movs	r3, #0
 8008512:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	015a      	lsls	r2, r3, #5
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	4413      	add	r3, r2
 800851c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008520:	461a      	mov	r2, r3
 8008522:	2300      	movs	r3, #0
 8008524:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008526:	693b      	ldr	r3, [r7, #16]
 8008528:	015a      	lsls	r2, r3, #5
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	4413      	add	r3, r2
 800852e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008532:	461a      	mov	r2, r3
 8008534:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008538:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800853a:	693b      	ldr	r3, [r7, #16]
 800853c:	3301      	adds	r3, #1
 800853e:	613b      	str	r3, [r7, #16]
 8008540:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008544:	461a      	mov	r2, r3
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	4293      	cmp	r3, r2
 800854a:	d3b5      	bcc.n	80084b8 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800854c:	2300      	movs	r3, #0
 800854e:	613b      	str	r3, [r7, #16]
 8008550:	e043      	b.n	80085da <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	015a      	lsls	r2, r3, #5
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	4413      	add	r3, r2
 800855a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008564:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008568:	d118      	bne.n	800859c <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d10a      	bne.n	8008586 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008570:	693b      	ldr	r3, [r7, #16]
 8008572:	015a      	lsls	r2, r3, #5
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	4413      	add	r3, r2
 8008578:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800857c:	461a      	mov	r2, r3
 800857e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008582:	6013      	str	r3, [r2, #0]
 8008584:	e013      	b.n	80085ae <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008586:	693b      	ldr	r3, [r7, #16]
 8008588:	015a      	lsls	r2, r3, #5
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	4413      	add	r3, r2
 800858e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008592:	461a      	mov	r2, r3
 8008594:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008598:	6013      	str	r3, [r2, #0]
 800859a:	e008      	b.n	80085ae <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800859c:	693b      	ldr	r3, [r7, #16]
 800859e:	015a      	lsls	r2, r3, #5
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	4413      	add	r3, r2
 80085a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085a8:	461a      	mov	r2, r3
 80085aa:	2300      	movs	r3, #0
 80085ac:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	015a      	lsls	r2, r3, #5
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	4413      	add	r3, r2
 80085b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085ba:	461a      	mov	r2, r3
 80085bc:	2300      	movs	r3, #0
 80085be:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	015a      	lsls	r2, r3, #5
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	4413      	add	r3, r2
 80085c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085cc:	461a      	mov	r2, r3
 80085ce:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80085d2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	3301      	adds	r3, #1
 80085d8:	613b      	str	r3, [r7, #16]
 80085da:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80085de:	461a      	mov	r2, r3
 80085e0:	693b      	ldr	r3, [r7, #16]
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d3b5      	bcc.n	8008552 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085ec:	691b      	ldr	r3, [r3, #16]
 80085ee:	68fa      	ldr	r2, [r7, #12]
 80085f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80085f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085f8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2200      	movs	r2, #0
 80085fe:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008606:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	699b      	ldr	r3, [r3, #24]
 800860c:	f043 0210 	orr.w	r2, r3, #16
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	699a      	ldr	r2, [r3, #24]
 8008618:	4b10      	ldr	r3, [pc, #64]	@ (800865c <USB_DevInit+0x28c>)
 800861a:	4313      	orrs	r3, r2
 800861c:	687a      	ldr	r2, [r7, #4]
 800861e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008620:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008624:	2b00      	cmp	r3, #0
 8008626:	d005      	beq.n	8008634 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	699b      	ldr	r3, [r3, #24]
 800862c:	f043 0208 	orr.w	r2, r3, #8
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008634:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008638:	2b01      	cmp	r3, #1
 800863a:	d107      	bne.n	800864c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	699b      	ldr	r3, [r3, #24]
 8008640:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008644:	f043 0304 	orr.w	r3, r3, #4
 8008648:	687a      	ldr	r2, [r7, #4]
 800864a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800864c:	7dfb      	ldrb	r3, [r7, #23]
}
 800864e:	4618      	mov	r0, r3
 8008650:	3718      	adds	r7, #24
 8008652:	46bd      	mov	sp, r7
 8008654:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008658:	b004      	add	sp, #16
 800865a:	4770      	bx	lr
 800865c:	803c3800 	.word	0x803c3800

08008660 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008660:	b480      	push	{r7}
 8008662:	b085      	sub	sp, #20
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
 8008668:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800866a:	2300      	movs	r3, #0
 800866c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	3301      	adds	r3, #1
 8008672:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800867a:	d901      	bls.n	8008680 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800867c:	2303      	movs	r3, #3
 800867e:	e01b      	b.n	80086b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	691b      	ldr	r3, [r3, #16]
 8008684:	2b00      	cmp	r3, #0
 8008686:	daf2      	bge.n	800866e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008688:	2300      	movs	r3, #0
 800868a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	019b      	lsls	r3, r3, #6
 8008690:	f043 0220 	orr.w	r2, r3, #32
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	3301      	adds	r3, #1
 800869c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80086a4:	d901      	bls.n	80086aa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80086a6:	2303      	movs	r3, #3
 80086a8:	e006      	b.n	80086b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	691b      	ldr	r3, [r3, #16]
 80086ae:	f003 0320 	and.w	r3, r3, #32
 80086b2:	2b20      	cmp	r3, #32
 80086b4:	d0f0      	beq.n	8008698 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80086b6:	2300      	movs	r3, #0
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	3714      	adds	r7, #20
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr

080086c4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80086c4:	b480      	push	{r7}
 80086c6:	b085      	sub	sp, #20
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80086cc:	2300      	movs	r3, #0
 80086ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	3301      	adds	r3, #1
 80086d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80086dc:	d901      	bls.n	80086e2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80086de:	2303      	movs	r3, #3
 80086e0:	e018      	b.n	8008714 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	691b      	ldr	r3, [r3, #16]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	daf2      	bge.n	80086d0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80086ea:	2300      	movs	r3, #0
 80086ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2210      	movs	r2, #16
 80086f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	3301      	adds	r3, #1
 80086f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008700:	d901      	bls.n	8008706 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008702:	2303      	movs	r3, #3
 8008704:	e006      	b.n	8008714 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	691b      	ldr	r3, [r3, #16]
 800870a:	f003 0310 	and.w	r3, r3, #16
 800870e:	2b10      	cmp	r3, #16
 8008710:	d0f0      	beq.n	80086f4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008712:	2300      	movs	r3, #0
}
 8008714:	4618      	mov	r0, r3
 8008716:	3714      	adds	r7, #20
 8008718:	46bd      	mov	sp, r7
 800871a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871e:	4770      	bx	lr

08008720 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008720:	b480      	push	{r7}
 8008722:	b085      	sub	sp, #20
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
 8008728:	460b      	mov	r3, r1
 800872a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008736:	681a      	ldr	r2, [r3, #0]
 8008738:	78fb      	ldrb	r3, [r7, #3]
 800873a:	68f9      	ldr	r1, [r7, #12]
 800873c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008740:	4313      	orrs	r3, r2
 8008742:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008744:	2300      	movs	r3, #0
}
 8008746:	4618      	mov	r0, r3
 8008748:	3714      	adds	r7, #20
 800874a:	46bd      	mov	sp, r7
 800874c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008750:	4770      	bx	lr

08008752 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008752:	b480      	push	{r7}
 8008754:	b085      	sub	sp, #20
 8008756:	af00      	add	r7, sp, #0
 8008758:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	68fa      	ldr	r2, [r7, #12]
 8008768:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800876c:	f023 0303 	bic.w	r3, r3, #3
 8008770:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008778:	685b      	ldr	r3, [r3, #4]
 800877a:	68fa      	ldr	r2, [r7, #12]
 800877c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008780:	f043 0302 	orr.w	r3, r3, #2
 8008784:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008786:	2300      	movs	r3, #0
}
 8008788:	4618      	mov	r0, r3
 800878a:	3714      	adds	r7, #20
 800878c:	46bd      	mov	sp, r7
 800878e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008792:	4770      	bx	lr

08008794 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008794:	b480      	push	{r7}
 8008796:	b083      	sub	sp, #12
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	695b      	ldr	r3, [r3, #20]
 80087a0:	f003 0301 	and.w	r3, r3, #1
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	370c      	adds	r7, #12
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr

080087b0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b085      	sub	sp, #20
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80087b8:	2300      	movs	r3, #0
 80087ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	3301      	adds	r3, #1
 80087c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80087c8:	d901      	bls.n	80087ce <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80087ca:	2303      	movs	r3, #3
 80087cc:	e022      	b.n	8008814 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	691b      	ldr	r3, [r3, #16]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	daf2      	bge.n	80087bc <USB_CoreReset+0xc>

  count = 10U;
 80087d6:	230a      	movs	r3, #10
 80087d8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80087da:	e002      	b.n	80087e2 <USB_CoreReset+0x32>
  {
    count--;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	3b01      	subs	r3, #1
 80087e0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d1f9      	bne.n	80087dc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	691b      	ldr	r3, [r3, #16]
 80087ec:	f043 0201 	orr.w	r2, r3, #1
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	3301      	adds	r3, #1
 80087f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008800:	d901      	bls.n	8008806 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008802:	2303      	movs	r3, #3
 8008804:	e006      	b.n	8008814 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	691b      	ldr	r3, [r3, #16]
 800880a:	f003 0301 	and.w	r3, r3, #1
 800880e:	2b01      	cmp	r3, #1
 8008810:	d0f0      	beq.n	80087f4 <USB_CoreReset+0x44>

  return HAL_OK;
 8008812:	2300      	movs	r3, #0
}
 8008814:	4618      	mov	r0, r3
 8008816:	3714      	adds	r7, #20
 8008818:	46bd      	mov	sp, r7
 800881a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881e:	4770      	bx	lr

08008820 <sendMessageVector>:
/*-----------------------------------------------------------*/

static int32_t sendMessageVector( MQTTContext_t * pContext,
                                  TransportOutVector_t * pIoVec,
                                  size_t ioVecCount )
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b08a      	sub	sp, #40	@ 0x28
 8008824:	af00      	add	r7, sp, #0
 8008826:	60f8      	str	r0, [r7, #12]
 8008828:	60b9      	str	r1, [r7, #8]
 800882a:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t startTime;
    TransportOutVector_t * pIoVectIterator;
    size_t vectorsToBeSent = ioVecCount;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	61fb      	str	r3, [r7, #28]
    size_t bytesToSend = 0U;
 8008830:	2300      	movs	r3, #0
 8008832:	61bb      	str	r3, [r7, #24]
    int32_t bytesSentOrError = 0;
 8008834:	2300      	movs	r3, #0
 8008836:	617b      	str	r3, [r7, #20]

    assert( pContext != NULL );
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d106      	bne.n	800884c <sendMessageVector+0x2c>
 800883e:	4b6a      	ldr	r3, [pc, #424]	@ (80089e8 <sendMessageVector+0x1c8>)
 8008840:	4a6a      	ldr	r2, [pc, #424]	@ (80089ec <sendMessageVector+0x1cc>)
 8008842:	f240 3116 	movw	r1, #790	@ 0x316
 8008846:	486a      	ldr	r0, [pc, #424]	@ (80089f0 <sendMessageVector+0x1d0>)
 8008848:	f005 fca6 	bl	800e198 <__assert_func>
    assert( pIoVec != NULL );
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d106      	bne.n	8008860 <sendMessageVector+0x40>
 8008852:	4b68      	ldr	r3, [pc, #416]	@ (80089f4 <sendMessageVector+0x1d4>)
 8008854:	4a65      	ldr	r2, [pc, #404]	@ (80089ec <sendMessageVector+0x1cc>)
 8008856:	f240 3117 	movw	r1, #791	@ 0x317
 800885a:	4865      	ldr	r0, [pc, #404]	@ (80089f0 <sendMessageVector+0x1d0>)
 800885c:	f005 fc9c 	bl	800e198 <__assert_func>
    assert( pContext->getTime != NULL );
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008864:	2b00      	cmp	r3, #0
 8008866:	d106      	bne.n	8008876 <sendMessageVector+0x56>
 8008868:	4b63      	ldr	r3, [pc, #396]	@ (80089f8 <sendMessageVector+0x1d8>)
 800886a:	4a60      	ldr	r2, [pc, #384]	@ (80089ec <sendMessageVector+0x1cc>)
 800886c:	f44f 7146 	mov.w	r1, #792	@ 0x318
 8008870:	485f      	ldr	r0, [pc, #380]	@ (80089f0 <sendMessageVector+0x1d0>)
 8008872:	f005 fc91 	bl	800e198 <__assert_func>
    /* Send must always be defined */
    assert( pContext->transportInterface.send != NULL );
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	695b      	ldr	r3, [r3, #20]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d106      	bne.n	800888c <sendMessageVector+0x6c>
 800887e:	4b5f      	ldr	r3, [pc, #380]	@ (80089fc <sendMessageVector+0x1dc>)
 8008880:	4a5a      	ldr	r2, [pc, #360]	@ (80089ec <sendMessageVector+0x1cc>)
 8008882:	f240 311a 	movw	r1, #794	@ 0x31a
 8008886:	485a      	ldr	r0, [pc, #360]	@ (80089f0 <sendMessageVector+0x1d0>)
 8008888:	f005 fc86 	bl	800e198 <__assert_func>

    /* Count the total number of bytes to be sent as outlined in the vector. */
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	623b      	str	r3, [r7, #32]
 8008890:	e007      	b.n	80088a2 <sendMessageVector+0x82>
    {
        bytesToSend += pIoVectIterator->iov_len;
 8008892:	6a3b      	ldr	r3, [r7, #32]
 8008894:	685b      	ldr	r3, [r3, #4]
 8008896:	69ba      	ldr	r2, [r7, #24]
 8008898:	4413      	add	r3, r2
 800889a:	61bb      	str	r3, [r7, #24]
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800889c:	6a3b      	ldr	r3, [r7, #32]
 800889e:	3308      	adds	r3, #8
 80088a0:	623b      	str	r3, [r7, #32]
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 80088a8:	3b01      	subs	r3, #1
 80088aa:	00db      	lsls	r3, r3, #3
 80088ac:	68ba      	ldr	r2, [r7, #8]
 80088ae:	4413      	add	r3, r2
 80088b0:	6a3a      	ldr	r2, [r7, #32]
 80088b2:	429a      	cmp	r2, r3
 80088b4:	d9ed      	bls.n	8008892 <sendMessageVector+0x72>
    }

    /* Reset the iterator to point to the first entry in the array. */
    pIoVectIterator = pIoVec;
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	623b      	str	r3, [r7, #32]

    /* Note the start time. */
    startTime = pContext->getTime();
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088be:	4798      	blx	r3
 80088c0:	6138      	str	r0, [r7, #16]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 80088c2:	e082      	b.n	80089ca <sendMessageVector+0x1aa>
    {
        if( pContext->transportInterface.writev != NULL )
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	699b      	ldr	r3, [r3, #24]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d008      	beq.n	80088de <sendMessageVector+0xbe>
        {
            sendResult = pContext->transportInterface.writev( pContext->transportInterface.pNetworkContext,
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	699b      	ldr	r3, [r3, #24]
 80088d0:	68fa      	ldr	r2, [r7, #12]
 80088d2:	69d0      	ldr	r0, [r2, #28]
 80088d4:	69fa      	ldr	r2, [r7, #28]
 80088d6:	6a39      	ldr	r1, [r7, #32]
 80088d8:	4798      	blx	r3
 80088da:	6278      	str	r0, [r7, #36]	@ 0x24
 80088dc:	e009      	b.n	80088f2 <sendMessageVector+0xd2>
                                                              pIoVectIterator,
                                                              vectorsToBeSent );
        }
        else
        {
            sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	695b      	ldr	r3, [r3, #20]
 80088e2:	68fa      	ldr	r2, [r7, #12]
 80088e4:	69d0      	ldr	r0, [r2, #28]
 80088e6:	6a3a      	ldr	r2, [r7, #32]
 80088e8:	6811      	ldr	r1, [r2, #0]
 80088ea:	6a3a      	ldr	r2, [r7, #32]
 80088ec:	6852      	ldr	r2, [r2, #4]
 80088ee:	4798      	blx	r3
 80088f0:	6278      	str	r0, [r7, #36]	@ 0x24
                                                            pIoVectIterator->iov_base,
                                                            pIoVectIterator->iov_len );
        }

        if( sendResult > 0 )
 80088f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	dd17      	ble.n	8008928 <sendMessageVector+0x108>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 80088f8:	69ba      	ldr	r2, [r7, #24]
 80088fa:	697b      	ldr	r3, [r7, #20]
 80088fc:	1ad3      	subs	r3, r2, r3
 80088fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008900:	429a      	cmp	r2, r3
 8008902:	dd06      	ble.n	8008912 <sendMessageVector+0xf2>
 8008904:	4b3e      	ldr	r3, [pc, #248]	@ (8008a00 <sendMessageVector+0x1e0>)
 8008906:	4a39      	ldr	r2, [pc, #228]	@ (80089ec <sendMessageVector+0x1cc>)
 8008908:	f240 313b 	movw	r1, #827	@ 0x33b
 800890c:	4838      	ldr	r0, [pc, #224]	@ (80089f0 <sendMessageVector+0x1d0>)
 800890e:	f005 fc43 	bl	800e198 <__assert_func>

            bytesSentOrError += sendResult;
 8008912:	697a      	ldr	r2, [r7, #20]
 8008914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008916:	4413      	add	r3, r2
 8008918:	617b      	str	r3, [r7, #20]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800891e:	4798      	blx	r3
 8008920:	4602      	mov	r2, r0
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	635a      	str	r2, [r3, #52]	@ 0x34
 8008926:	e00d      	b.n	8008944 <sendMessageVector+0x124>

            LogDebug( ( "sendMessageVector: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 8008928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800892a:	2b00      	cmp	r3, #0
 800892c:	da0a      	bge.n	8008944 <sendMessageVector+0x124>
        {
            bytesSentOrError = sendResult;
 800892e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008930:	617b      	str	r3, [r7, #20]
            LogError( ( "sendMessageVector: Unable to send packet: Network Error." ) );

            if( pContext->connectStatus == MQTTConnected )
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8008938:	2b01      	cmp	r3, #1
 800893a:	d103      	bne.n	8008944 <sendMessageVector+0x124>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	2202      	movs	r2, #2
 8008940:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( calculateElapsedTime( pContext->getTime(), startTime ) > MQTT_SEND_TIMEOUT_MS )
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008948:	4798      	blx	r3
 800894a:	4603      	mov	r3, r0
 800894c:	6939      	ldr	r1, [r7, #16]
 800894e:	4618      	mov	r0, r3
 8008950:	f000 f8f2 	bl	8008b38 <calculateElapsedTime>
 8008954:	4603      	mov	r3, r0
 8008956:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800895a:	4293      	cmp	r3, r2
 800895c:	d83e      	bhi.n	80089dc <sendMessageVector+0x1bc>
            LogError( ( "sendMessageVector: Unable to send packet: Timed out." ) );
            break;
        }

        /* Update the send pointer to the correct vector and offset. */
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800895e:	e00b      	b.n	8008978 <sendMessageVector+0x158>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
        {
            sendResult -= ( int32_t ) pIoVectIterator->iov_len;
 8008960:	6a3b      	ldr	r3, [r7, #32]
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	461a      	mov	r2, r3
 8008966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008968:	1a9b      	subs	r3, r3, r2
 800896a:	627b      	str	r3, [r7, #36]	@ 0x24
            pIoVectIterator++;
 800896c:	6a3b      	ldr	r3, [r7, #32]
 800896e:	3308      	adds	r3, #8
 8008970:	623b      	str	r3, [r7, #32]
            /* Update the number of vector which are yet to be sent. */
            vectorsToBeSent--;
 8008972:	69fb      	ldr	r3, [r7, #28]
 8008974:	3b01      	subs	r3, #1
 8008976:	61fb      	str	r3, [r7, #28]
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800897e:	3b01      	subs	r3, #1
 8008980:	00db      	lsls	r3, r3, #3
 8008982:	68ba      	ldr	r2, [r7, #8]
 8008984:	4413      	add	r3, r2
 8008986:	6a3a      	ldr	r2, [r7, #32]
 8008988:	429a      	cmp	r2, r3
 800898a:	d805      	bhi.n	8008998 <sendMessageVector+0x178>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
 800898c:	6a3b      	ldr	r3, [r7, #32]
 800898e:	685b      	ldr	r3, [r3, #4]
 8008990:	461a      	mov	r2, r3
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 8008992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008994:	4293      	cmp	r3, r2
 8008996:	dae3      	bge.n	8008960 <sendMessageVector+0x140>
         * condition logically cannot be reached as the iterator would always be
         * bounded if the sendResult is positive. If it were not then the assert
         * above in the function will be triggered and the flow will never reach
         * here. Hence for that sake the branches on this condition are excluded
         * from coverage analysis */
        if( ( sendResult > 0 ) &&
 8008998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800899a:	2b00      	cmp	r3, #0
 800899c:	dd15      	ble.n	80089ca <sendMessageVector+0x1aa>
            ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) ) /* LCOV_EXCL_BR_LINE */
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 80089a4:	3b01      	subs	r3, #1
 80089a6:	00db      	lsls	r3, r3, #3
 80089a8:	68ba      	ldr	r2, [r7, #8]
 80089aa:	4413      	add	r3, r2
        if( ( sendResult > 0 ) &&
 80089ac:	6a3a      	ldr	r2, [r7, #32]
 80089ae:	429a      	cmp	r2, r3
 80089b0:	d80b      	bhi.n	80089ca <sendMessageVector+0x1aa>
        {
            pIoVectIterator->iov_base = ( const void * ) &( ( ( const uint8_t * ) pIoVectIterator->iov_base )[ sendResult ] );
 80089b2:	6a3b      	ldr	r3, [r7, #32]
 80089b4:	681a      	ldr	r2, [r3, #0]
 80089b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089b8:	441a      	add	r2, r3
 80089ba:	6a3b      	ldr	r3, [r7, #32]
 80089bc:	601a      	str	r2, [r3, #0]
            pIoVectIterator->iov_len -= ( size_t ) sendResult;
 80089be:	6a3b      	ldr	r3, [r7, #32]
 80089c0:	685a      	ldr	r2, [r3, #4]
 80089c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089c4:	1ad2      	subs	r2, r2, r3
 80089c6:	6a3b      	ldr	r3, [r7, #32]
 80089c8:	605a      	str	r2, [r3, #4]
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 80089ca:	69bb      	ldr	r3, [r7, #24]
 80089cc:	697a      	ldr	r2, [r7, #20]
 80089ce:	429a      	cmp	r2, r3
 80089d0:	da05      	bge.n	80089de <sendMessageVector+0x1be>
 80089d2:	697b      	ldr	r3, [r7, #20]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	f6bf af75 	bge.w	80088c4 <sendMessageVector+0xa4>
 80089da:	e000      	b.n	80089de <sendMessageVector+0x1be>
            break;
 80089dc:	bf00      	nop
        }
    }

    return bytesSentOrError;
 80089de:	697b      	ldr	r3, [r7, #20]
}
 80089e0:	4618      	mov	r0, r3
 80089e2:	3728      	adds	r7, #40	@ 0x28
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}
 80089e8:	0801006c 	.word	0x0801006c
 80089ec:	08010b30 	.word	0x08010b30
 80089f0:	0800ff90 	.word	0x0800ff90
 80089f4:	08010080 	.word	0x08010080
 80089f8:	08010090 	.word	0x08010090
 80089fc:	080100ac 	.word	0x080100ac
 8008a00:	080100d8 	.word	0x080100d8

08008a04 <sendBuffer>:

static int32_t sendBuffer( MQTTContext_t * pContext,
                           const uint8_t * pBufferToSend,
                           size_t bytesToSend )
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b088      	sub	sp, #32
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	60f8      	str	r0, [r7, #12]
 8008a0c:	60b9      	str	r1, [r7, #8]
 8008a0e:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t startTime;
    int32_t bytesSentOrError = 0;
 8008a10:	2300      	movs	r3, #0
 8008a12:	61fb      	str	r3, [r7, #28]
    const uint8_t * pIndex = pBufferToSend;
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	61bb      	str	r3, [r7, #24]

    assert( pContext != NULL );
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d106      	bne.n	8008a2c <sendBuffer+0x28>
 8008a1e:	4b3f      	ldr	r3, [pc, #252]	@ (8008b1c <sendBuffer+0x118>)
 8008a20:	4a3f      	ldr	r2, [pc, #252]	@ (8008b20 <sendBuffer+0x11c>)
 8008a22:	f240 3181 	movw	r1, #897	@ 0x381
 8008a26:	483f      	ldr	r0, [pc, #252]	@ (8008b24 <sendBuffer+0x120>)
 8008a28:	f005 fbb6 	bl	800e198 <__assert_func>
    assert( pContext->getTime != NULL );
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d106      	bne.n	8008a42 <sendBuffer+0x3e>
 8008a34:	4b3c      	ldr	r3, [pc, #240]	@ (8008b28 <sendBuffer+0x124>)
 8008a36:	4a3a      	ldr	r2, [pc, #232]	@ (8008b20 <sendBuffer+0x11c>)
 8008a38:	f240 3182 	movw	r1, #898	@ 0x382
 8008a3c:	4839      	ldr	r0, [pc, #228]	@ (8008b24 <sendBuffer+0x120>)
 8008a3e:	f005 fbab 	bl	800e198 <__assert_func>
    assert( pContext->transportInterface.send != NULL );
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	695b      	ldr	r3, [r3, #20]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d106      	bne.n	8008a58 <sendBuffer+0x54>
 8008a4a:	4b38      	ldr	r3, [pc, #224]	@ (8008b2c <sendBuffer+0x128>)
 8008a4c:	4a34      	ldr	r2, [pc, #208]	@ (8008b20 <sendBuffer+0x11c>)
 8008a4e:	f240 3183 	movw	r1, #899	@ 0x383
 8008a52:	4834      	ldr	r0, [pc, #208]	@ (8008b24 <sendBuffer+0x120>)
 8008a54:	f005 fba0 	bl	800e198 <__assert_func>
    assert( pIndex != NULL );
 8008a58:	69bb      	ldr	r3, [r7, #24]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d106      	bne.n	8008a6c <sendBuffer+0x68>
 8008a5e:	4b34      	ldr	r3, [pc, #208]	@ (8008b30 <sendBuffer+0x12c>)
 8008a60:	4a2f      	ldr	r2, [pc, #188]	@ (8008b20 <sendBuffer+0x11c>)
 8008a62:	f44f 7161 	mov.w	r1, #900	@ 0x384
 8008a66:	482f      	ldr	r0, [pc, #188]	@ (8008b24 <sendBuffer+0x120>)
 8008a68:	f005 fb96 	bl	800e198 <__assert_func>

    /* Set the timeout. */
    startTime = pContext->getTime();
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a70:	4798      	blx	r3
 8008a72:	6178      	str	r0, [r7, #20]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 8008a74:	e043      	b.n	8008afe <sendBuffer+0xfa>
    {
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	695b      	ldr	r3, [r3, #20]
 8008a7a:	68fa      	ldr	r2, [r7, #12]
 8008a7c:	69d0      	ldr	r0, [r2, #28]
                                                        pIndex,
                                                        bytesToSend - ( size_t ) bytesSentOrError );
 8008a7e:	69fa      	ldr	r2, [r7, #28]
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 8008a80:	6879      	ldr	r1, [r7, #4]
 8008a82:	1a8a      	subs	r2, r1, r2
 8008a84:	69b9      	ldr	r1, [r7, #24]
 8008a86:	4798      	blx	r3
 8008a88:	6138      	str	r0, [r7, #16]

        if( sendResult > 0 )
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	dd1b      	ble.n	8008ac8 <sendBuffer+0xc4>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 8008a90:	687a      	ldr	r2, [r7, #4]
 8008a92:	69fb      	ldr	r3, [r7, #28]
 8008a94:	1ad3      	subs	r3, r2, r3
 8008a96:	693a      	ldr	r2, [r7, #16]
 8008a98:	429a      	cmp	r2, r3
 8008a9a:	dd06      	ble.n	8008aaa <sendBuffer+0xa6>
 8008a9c:	4b25      	ldr	r3, [pc, #148]	@ (8008b34 <sendBuffer+0x130>)
 8008a9e:	4a20      	ldr	r2, [pc, #128]	@ (8008b20 <sendBuffer+0x11c>)
 8008aa0:	f240 3193 	movw	r1, #915	@ 0x393
 8008aa4:	481f      	ldr	r0, [pc, #124]	@ (8008b24 <sendBuffer+0x120>)
 8008aa6:	f005 fb77 	bl	800e198 <__assert_func>

            bytesSentOrError += sendResult;
 8008aaa:	69fa      	ldr	r2, [r7, #28]
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	4413      	add	r3, r2
 8008ab0:	61fb      	str	r3, [r7, #28]
            pIndex = &pIndex[ sendResult ];
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	69ba      	ldr	r2, [r7, #24]
 8008ab6:	4413      	add	r3, r2
 8008ab8:	61bb      	str	r3, [r7, #24]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008abe:	4798      	blx	r3
 8008ac0:	4602      	mov	r2, r0
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	635a      	str	r2, [r3, #52]	@ 0x34
 8008ac6:	e00d      	b.n	8008ae4 <sendBuffer+0xe0>

            LogDebug( ( "sendBuffer: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	da0a      	bge.n	8008ae4 <sendBuffer+0xe0>
        {
            bytesSentOrError = sendResult;
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	61fb      	str	r3, [r7, #28]
            LogError( ( "sendBuffer: Unable to send packet: Network Error." ) );

            if( pContext->connectStatus == MQTTConnected )
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8008ad8:	2b01      	cmp	r3, #1
 8008ada:	d103      	bne.n	8008ae4 <sendBuffer+0xe0>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	2202      	movs	r2, #2
 8008ae0:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( calculateElapsedTime( pContext->getTime(), startTime ) >= ( MQTT_SEND_TIMEOUT_MS ) )
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ae8:	4798      	blx	r3
 8008aea:	4603      	mov	r3, r0
 8008aec:	6979      	ldr	r1, [r7, #20]
 8008aee:	4618      	mov	r0, r3
 8008af0:	f000 f822 	bl	8008b38 <calculateElapsedTime>
 8008af4:	4603      	mov	r3, r0
 8008af6:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8008afa:	4293      	cmp	r3, r2
 8008afc:	d807      	bhi.n	8008b0e <sendBuffer+0x10a>
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	69fa      	ldr	r2, [r7, #28]
 8008b02:	429a      	cmp	r2, r3
 8008b04:	da04      	bge.n	8008b10 <sendBuffer+0x10c>
 8008b06:	69fb      	ldr	r3, [r7, #28]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	dab4      	bge.n	8008a76 <sendBuffer+0x72>
 8008b0c:	e000      	b.n	8008b10 <sendBuffer+0x10c>
        {
            LogError( ( "sendBuffer: Unable to send packet: Timed out." ) );
            break;
 8008b0e:	bf00      	nop
        }
    }

    return bytesSentOrError;
 8008b10:	69fb      	ldr	r3, [r7, #28]
}
 8008b12:	4618      	mov	r0, r3
 8008b14:	3720      	adds	r7, #32
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd80      	pop	{r7, pc}
 8008b1a:	bf00      	nop
 8008b1c:	0801006c 	.word	0x0801006c
 8008b20:	08010b44 	.word	0x08010b44
 8008b24:	0800ff90 	.word	0x0800ff90
 8008b28:	08010090 	.word	0x08010090
 8008b2c:	080100ac 	.word	0x080100ac
 8008b30:	08010118 	.word	0x08010118
 8008b34:	080100d8 	.word	0x080100d8

08008b38 <calculateElapsedTime>:

/*-----------------------------------------------------------*/

static uint32_t calculateElapsedTime( uint32_t later,
                                      uint32_t start )
{
 8008b38:	b480      	push	{r7}
 8008b3a:	b083      	sub	sp, #12
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
 8008b40:	6039      	str	r1, [r7, #0]
    return later - start;
 8008b42:	687a      	ldr	r2, [r7, #4]
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	1ad3      	subs	r3, r2, r3
}
 8008b48:	4618      	mov	r0, r3
 8008b4a:	370c      	adds	r7, #12
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b52:	4770      	bx	lr

08008b54 <getAckFromPacketType>:

/*-----------------------------------------------------------*/

static MQTTPubAckType_t getAckFromPacketType( uint8_t packetType )
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b084      	sub	sp, #16
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	4603      	mov	r3, r0
 8008b5c:	71fb      	strb	r3, [r7, #7]
    MQTTPubAckType_t ackType = MQTTPuback;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 8008b62:	79fb      	ldrb	r3, [r7, #7]
 8008b64:	2b62      	cmp	r3, #98	@ 0x62
 8008b66:	d00c      	beq.n	8008b82 <getAckFromPacketType+0x2e>
 8008b68:	2b62      	cmp	r3, #98	@ 0x62
 8008b6a:	dc0d      	bgt.n	8008b88 <getAckFromPacketType+0x34>
 8008b6c:	2b40      	cmp	r3, #64	@ 0x40
 8008b6e:	d002      	beq.n	8008b76 <getAckFromPacketType+0x22>
 8008b70:	2b50      	cmp	r3, #80	@ 0x50
 8008b72:	d003      	beq.n	8008b7c <getAckFromPacketType+0x28>
 8008b74:	e008      	b.n	8008b88 <getAckFromPacketType+0x34>
    {
        case MQTT_PACKET_TYPE_PUBACK:
            ackType = MQTTPuback;
 8008b76:	2300      	movs	r3, #0
 8008b78:	73fb      	strb	r3, [r7, #15]
            break;
 8008b7a:	e012      	b.n	8008ba2 <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREC:
            ackType = MQTTPubrec;
 8008b7c:	2301      	movs	r3, #1
 8008b7e:	73fb      	strb	r3, [r7, #15]
            break;
 8008b80:	e00f      	b.n	8008ba2 <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREL:
            ackType = MQTTPubrel;
 8008b82:	2302      	movs	r3, #2
 8008b84:	73fb      	strb	r3, [r7, #15]
            break;
 8008b86:	e00c      	b.n	8008ba2 <getAckFromPacketType+0x4e>

        default:

            /* This function is only called after checking the type is one of
             * the above four values, so packet type must be PUBCOMP here. */
            assert( packetType == MQTT_PACKET_TYPE_PUBCOMP );
 8008b88:	79fb      	ldrb	r3, [r7, #7]
 8008b8a:	2b70      	cmp	r3, #112	@ 0x70
 8008b8c:	d006      	beq.n	8008b9c <getAckFromPacketType+0x48>
 8008b8e:	4b07      	ldr	r3, [pc, #28]	@ (8008bac <getAckFromPacketType+0x58>)
 8008b90:	4a07      	ldr	r2, [pc, #28]	@ (8008bb0 <getAckFromPacketType+0x5c>)
 8008b92:	f240 31d9 	movw	r1, #985	@ 0x3d9
 8008b96:	4807      	ldr	r0, [pc, #28]	@ (8008bb4 <getAckFromPacketType+0x60>)
 8008b98:	f005 fafe 	bl	800e198 <__assert_func>
            ackType = MQTTPubcomp;
 8008b9c:	2303      	movs	r3, #3
 8008b9e:	73fb      	strb	r3, [r7, #15]
            break;
 8008ba0:	bf00      	nop
    }

    return ackType;
 8008ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	3710      	adds	r7, #16
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bd80      	pop	{r7, pc}
 8008bac:	08010128 	.word	0x08010128
 8008bb0:	08010b50 	.word	0x08010b50
 8008bb4:	0800ff90 	.word	0x0800ff90

08008bb8 <recvExact>:

/*-----------------------------------------------------------*/

static int32_t recvExact( MQTTContext_t * pContext,
                          size_t bytesToRecv )
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b08c      	sub	sp, #48	@ 0x30
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
 8008bc0:	6039      	str	r1, [r7, #0]
    uint8_t * pIndex = NULL;
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t bytesRemaining = bytesToRecv;
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
    int32_t totalBytesRecvd = 0, bytesRecvd;
 8008bca:	2300      	movs	r3, #0
 8008bcc:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t lastDataRecvTimeMs = 0U, timeSinceLastRecvMs = 0U;
 8008bce:	2300      	movs	r3, #0
 8008bd0:	623b      	str	r3, [r7, #32]
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	61bb      	str	r3, [r7, #24]
    TransportRecv_t recvFunc = NULL;
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 8008bda:	2300      	movs	r3, #0
 8008bdc:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 8008bde:	2300      	movs	r3, #0
 8008be0:	77fb      	strb	r3, [r7, #31]

    assert( pContext != NULL );
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d106      	bne.n	8008bf6 <recvExact+0x3e>
 8008be8:	4b48      	ldr	r3, [pc, #288]	@ (8008d0c <recvExact+0x154>)
 8008bea:	4a49      	ldr	r2, [pc, #292]	@ (8008d10 <recvExact+0x158>)
 8008bec:	f240 31ee 	movw	r1, #1006	@ 0x3ee
 8008bf0:	4848      	ldr	r0, [pc, #288]	@ (8008d14 <recvExact+0x15c>)
 8008bf2:	f005 fad1 	bl	800e198 <__assert_func>
    assert( bytesToRecv <= pContext->networkBuffer.size );
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bfa:	683a      	ldr	r2, [r7, #0]
 8008bfc:	429a      	cmp	r2, r3
 8008bfe:	d906      	bls.n	8008c0e <recvExact+0x56>
 8008c00:	4b45      	ldr	r3, [pc, #276]	@ (8008d18 <recvExact+0x160>)
 8008c02:	4a43      	ldr	r2, [pc, #268]	@ (8008d10 <recvExact+0x158>)
 8008c04:	f240 31ef 	movw	r1, #1007	@ 0x3ef
 8008c08:	4842      	ldr	r0, [pc, #264]	@ (8008d14 <recvExact+0x15c>)
 8008c0a:	f005 fac5 	bl	800e198 <__assert_func>
    assert( pContext->getTime != NULL );
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d106      	bne.n	8008c24 <recvExact+0x6c>
 8008c16:	4b41      	ldr	r3, [pc, #260]	@ (8008d1c <recvExact+0x164>)
 8008c18:	4a3d      	ldr	r2, [pc, #244]	@ (8008d10 <recvExact+0x158>)
 8008c1a:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 8008c1e:	483d      	ldr	r0, [pc, #244]	@ (8008d14 <recvExact+0x15c>)
 8008c20:	f005 faba 	bl	800e198 <__assert_func>
    assert( pContext->transportInterface.recv != NULL );
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	691b      	ldr	r3, [r3, #16]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d106      	bne.n	8008c3a <recvExact+0x82>
 8008c2c:	4b3c      	ldr	r3, [pc, #240]	@ (8008d20 <recvExact+0x168>)
 8008c2e:	4a38      	ldr	r2, [pc, #224]	@ (8008d10 <recvExact+0x158>)
 8008c30:	f240 31f1 	movw	r1, #1009	@ 0x3f1
 8008c34:	4837      	ldr	r0, [pc, #220]	@ (8008d14 <recvExact+0x15c>)
 8008c36:	f005 faaf 	bl	800e198 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6a1b      	ldr	r3, [r3, #32]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d106      	bne.n	8008c50 <recvExact+0x98>
 8008c42:	4b38      	ldr	r3, [pc, #224]	@ (8008d24 <recvExact+0x16c>)
 8008c44:	4a32      	ldr	r2, [pc, #200]	@ (8008d10 <recvExact+0x158>)
 8008c46:	f240 31f2 	movw	r1, #1010	@ 0x3f2
 8008c4a:	4832      	ldr	r0, [pc, #200]	@ (8008d14 <recvExact+0x15c>)
 8008c4c:	f005 faa4 	bl	800e198 <__assert_func>

    pIndex = pContext->networkBuffer.pBuffer;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	6a1b      	ldr	r3, [r3, #32]
 8008c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    recvFunc = pContext->transportInterface.recv;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	691b      	ldr	r3, [r3, #16]
 8008c5a:	617b      	str	r3, [r7, #20]
    getTimeStampMs = pContext->getTime;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c60:	613b      	str	r3, [r7, #16]

    /* Part of the MQTT packet has been read before calling this function. */
    lastDataRecvTimeMs = getTimeStampMs();
 8008c62:	693b      	ldr	r3, [r7, #16]
 8008c64:	4798      	blx	r3
 8008c66:	6238      	str	r0, [r7, #32]

    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 8008c68:	e042      	b.n	8008cf0 <recvExact+0x138>
    {
        bytesRecvd = recvFunc( pContext->transportInterface.pNetworkContext,
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	69d8      	ldr	r0, [r3, #28]
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c74:	4798      	blx	r3
 8008c76:	60f8      	str	r0, [r7, #12]
                               pIndex,
                               bytesRemaining );

        if( bytesRecvd < 0 )
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	da0d      	bge.n	8008c9a <recvExact+0xe2>
        {
            LogError( ( "Network error while receiving packet: ReturnCode=%ld.",
                        ( long int ) bytesRecvd ) );
            totalBytesRecvd = bytesRecvd;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	627b      	str	r3, [r7, #36]	@ 0x24
            receiveError = true;
 8008c82:	2301      	movs	r3, #1
 8008c84:	77fb      	strb	r3, [r7, #31]

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            if( pContext->connectStatus == MQTTConnected )
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8008c8c:	2b01      	cmp	r3, #1
 8008c8e:	d12f      	bne.n	8008cf0 <recvExact+0x138>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2202      	movs	r2, #2
 8008c94:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 8008c98:	e02a      	b.n	8008cf0 <recvExact+0x138>
            }

            MQTT_POST_STATE_UPDATE_HOOK( pContext );
        }
        else if( bytesRecvd > 0 )
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	dd1a      	ble.n	8008cd6 <recvExact+0x11e>
        {
            /* Reset the starting time as we have received some data from the network. */
            lastDataRecvTimeMs = getTimeStampMs();
 8008ca0:	693b      	ldr	r3, [r7, #16]
 8008ca2:	4798      	blx	r3
 8008ca4:	6238      	str	r0, [r7, #32]
            /* It is a bug in the application's transport receive implementation
             * if more bytes than expected are received. To avoid a possible
             * overflow in converting bytesRemaining from unsigned to signed,
             * this assert must exist after the check for bytesRecvd being
             * negative. */
            assert( ( size_t ) bytesRecvd <= bytesRemaining );
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008caa:	429a      	cmp	r2, r3
 8008cac:	d206      	bcs.n	8008cbc <recvExact+0x104>
 8008cae:	4b1e      	ldr	r3, [pc, #120]	@ (8008d28 <recvExact+0x170>)
 8008cb0:	4a17      	ldr	r2, [pc, #92]	@ (8008d10 <recvExact+0x158>)
 8008cb2:	f240 411b 	movw	r1, #1051	@ 0x41b
 8008cb6:	4817      	ldr	r0, [pc, #92]	@ (8008d14 <recvExact+0x15c>)
 8008cb8:	f005 fa6e 	bl	800e198 <__assert_func>

            bytesRemaining -= ( size_t ) bytesRecvd;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008cc0:	1ad3      	subs	r3, r2, r3
 8008cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
            totalBytesRecvd += ( int32_t ) bytesRecvd;
 8008cc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	4413      	add	r3, r2
 8008cca:	627b      	str	r3, [r7, #36]	@ 0x24
            /* Increment the index. */
            pIndex = &pIndex[ bytesRecvd ];
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008cd0:	4413      	add	r3, r2
 8008cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008cd4:	e00c      	b.n	8008cf0 <recvExact+0x138>
                        ( long int ) totalBytesRecvd ) );
        }
        else
        {
            /* No bytes were read from the network. */
            timeSinceLastRecvMs = calculateElapsedTime( getTimeStampMs(), lastDataRecvTimeMs );
 8008cd6:	693b      	ldr	r3, [r7, #16]
 8008cd8:	4798      	blx	r3
 8008cda:	4603      	mov	r3, r0
 8008cdc:	6a39      	ldr	r1, [r7, #32]
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f7ff ff2a 	bl	8008b38 <calculateElapsedTime>
 8008ce4:	61b8      	str	r0, [r7, #24]

            /* Check for timeout if we have been waiting to receive any byte on the network. */
            if( timeSinceLastRecvMs >= MQTT_RECV_POLLING_TIMEOUT_MS )
 8008ce6:	69bb      	ldr	r3, [r7, #24]
 8008ce8:	2b09      	cmp	r3, #9
 8008cea:	d901      	bls.n	8008cf0 <recvExact+0x138>
            {
                LogError( ( "Unable to receive packet: Timed out in transport recv." ) );
                receiveError = true;
 8008cec:	2301      	movs	r3, #1
 8008cee:	77fb      	strb	r3, [r7, #31]
    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 8008cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d005      	beq.n	8008d02 <recvExact+0x14a>
 8008cf6:	7ffb      	ldrb	r3, [r7, #31]
 8008cf8:	f083 0301 	eor.w	r3, r3, #1
 8008cfc:	b2db      	uxtb	r3, r3
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d1b3      	bne.n	8008c6a <recvExact+0xb2>
            }
        }
    }

    return totalBytesRecvd;
 8008d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	3730      	adds	r7, #48	@ 0x30
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	bd80      	pop	{r7, pc}
 8008d0c:	0801006c 	.word	0x0801006c
 8008d10:	08010b68 	.word	0x08010b68
 8008d14:	0800ff90 	.word	0x0800ff90
 8008d18:	08010150 	.word	0x08010150
 8008d1c:	08010090 	.word	0x08010090
 8008d20:	0801017c 	.word	0x0801017c
 8008d24:	080101a8 	.word	0x080101a8
 8008d28:	080101d0 	.word	0x080101d0

08008d2c <discardPacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t discardPacket( MQTTContext_t * pContext,
                                   size_t remainingLength,
                                   uint32_t timeoutMs )
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b08c      	sub	sp, #48	@ 0x30
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	60f8      	str	r0, [r7, #12]
 8008d34:	60b9      	str	r1, [r7, #8]
 8008d36:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTRecvFailed;
 8008d38:	2304      	movs	r3, #4
 8008d3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int32_t bytesReceived = 0;
 8008d3e:	2300      	movs	r3, #0
 8008d40:	61fb      	str	r3, [r7, #28]
    size_t bytesToReceive = 0U;
 8008d42:	2300      	movs	r3, #0
 8008d44:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t totalBytesReceived = 0U;
 8008d46:	2300      	movs	r3, #0
 8008d48:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t entryTimeMs = 0U;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	61bb      	str	r3, [r7, #24]
    uint32_t elapsedTimeMs = 0U;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 8008d52:	2300      	movs	r3, #0
 8008d54:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 8008d56:	2300      	movs	r3, #0
 8008d58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    assert( pContext != NULL );
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d106      	bne.n	8008d70 <discardPacket+0x44>
 8008d62:	4b2f      	ldr	r3, [pc, #188]	@ (8008e20 <discardPacket+0xf4>)
 8008d64:	4a2f      	ldr	r2, [pc, #188]	@ (8008e24 <discardPacket+0xf8>)
 8008d66:	f240 4146 	movw	r1, #1094	@ 0x446
 8008d6a:	482f      	ldr	r0, [pc, #188]	@ (8008e28 <discardPacket+0xfc>)
 8008d6c:	f005 fa14 	bl	800e198 <__assert_func>
    assert( pContext->getTime != NULL );
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d106      	bne.n	8008d86 <discardPacket+0x5a>
 8008d78:	4b2c      	ldr	r3, [pc, #176]	@ (8008e2c <discardPacket+0x100>)
 8008d7a:	4a2a      	ldr	r2, [pc, #168]	@ (8008e24 <discardPacket+0xf8>)
 8008d7c:	f240 4147 	movw	r1, #1095	@ 0x447
 8008d80:	4829      	ldr	r0, [pc, #164]	@ (8008e28 <discardPacket+0xfc>)
 8008d82:	f005 fa09 	bl	800e198 <__assert_func>

    bytesToReceive = pContext->networkBuffer.size;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
    getTimeStampMs = pContext->getTime;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d90:	613b      	str	r3, [r7, #16]

    entryTimeMs = getTimeStampMs();
 8008d92:	693b      	ldr	r3, [r7, #16]
 8008d94:	4798      	blx	r3
 8008d96:	61b8      	str	r0, [r7, #24]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 8008d98:	e029      	b.n	8008dee <discardPacket+0xc2>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 8008d9a:	68ba      	ldr	r2, [r7, #8]
 8008d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d9e:	1ad3      	subs	r3, r2, r3
 8008da0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008da2:	429a      	cmp	r2, r3
 8008da4:	d903      	bls.n	8008dae <discardPacket+0x82>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 8008da6:	68ba      	ldr	r2, [r7, #8]
 8008da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008daa:	1ad3      	subs	r3, r2, r3
 8008dac:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 8008dae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008db0:	68f8      	ldr	r0, [r7, #12]
 8008db2:	f7ff ff01 	bl	8008bb8 <recvExact>
 8008db6:	61f8      	str	r0, [r7, #28]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 8008db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dba:	69fa      	ldr	r2, [r7, #28]
 8008dbc:	429a      	cmp	r2, r3
 8008dbe:	d003      	beq.n	8008dc8 <discardPacket+0x9c>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 8008dc0:	2301      	movs	r3, #1
 8008dc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008dc6:	e012      	b.n	8008dee <discardPacket+0xc2>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 8008dc8:	69fb      	ldr	r3, [r7, #28]
 8008dca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008dcc:	4413      	add	r3, r2
 8008dce:	627b      	str	r3, [r7, #36]	@ 0x24

            elapsedTimeMs = calculateElapsedTime( getTimeStampMs(), entryTimeMs );
 8008dd0:	693b      	ldr	r3, [r7, #16]
 8008dd2:	4798      	blx	r3
 8008dd4:	4603      	mov	r3, r0
 8008dd6:	69b9      	ldr	r1, [r7, #24]
 8008dd8:	4618      	mov	r0, r3
 8008dda:	f7ff fead 	bl	8008b38 <calculateElapsedTime>
 8008dde:	6178      	str	r0, [r7, #20]

            /* Check for timeout. */
            if( elapsedTimeMs >= timeoutMs )
 8008de0:	697a      	ldr	r2, [r7, #20]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	429a      	cmp	r2, r3
 8008de6:	d302      	bcc.n	8008dee <discardPacket+0xc2>
            {
                LogError( ( "Time expired while discarding packet." ) );
                receiveError = true;
 8008de8:	2301      	movs	r3, #1
 8008dea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 8008dee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	429a      	cmp	r2, r3
 8008df4:	d206      	bcs.n	8008e04 <discardPacket+0xd8>
 8008df6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008dfa:	f083 0301 	eor.w	r3, r3, #1
 8008dfe:	b2db      	uxtb	r3, r3
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d1ca      	bne.n	8008d9a <discardPacket+0x6e>
            }
        }
    }

    if( totalBytesReceived == remainingLength )
 8008e04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	429a      	cmp	r2, r3
 8008e0a:	d102      	bne.n	8008e12 <discardPacket+0xe6>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 8008e0c:	2307      	movs	r3, #7
 8008e0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8008e12:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008e16:	4618      	mov	r0, r3
 8008e18:	3730      	adds	r7, #48	@ 0x30
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}
 8008e1e:	bf00      	nop
 8008e20:	0801006c 	.word	0x0801006c
 8008e24:	08010b74 	.word	0x08010b74
 8008e28:	0800ff90 	.word	0x0800ff90
 8008e2c:	08010090 	.word	0x08010090

08008e30 <receivePacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receivePacket( MQTTContext_t * pContext,
                                   MQTTPacketInfo_t incomingPacket,
                                   uint32_t remainingTimeMs )
{
 8008e30:	b084      	sub	sp, #16
 8008e32:	b580      	push	{r7, lr}
 8008e34:	b086      	sub	sp, #24
 8008e36:	af00      	add	r7, sp, #0
 8008e38:	6078      	str	r0, [r7, #4]
 8008e3a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008e3e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    MQTTStatus_t status = MQTTSuccess;
 8008e42:	2300      	movs	r3, #0
 8008e44:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 8008e46:	2300      	movs	r3, #0
 8008e48:	613b      	str	r3, [r7, #16]
    size_t bytesToReceive = 0U;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d106      	bne.n	8008e62 <receivePacket+0x32>
 8008e54:	4b1a      	ldr	r3, [pc, #104]	@ (8008ec0 <receivePacket+0x90>)
 8008e56:	4a1b      	ldr	r2, [pc, #108]	@ (8008ec4 <receivePacket+0x94>)
 8008e58:	f240 41c9 	movw	r1, #1225	@ 0x4c9
 8008e5c:	481a      	ldr	r0, [pc, #104]	@ (8008ec8 <receivePacket+0x98>)
 8008e5e:	f005 f99b 	bl	800e198 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6a1b      	ldr	r3, [r3, #32]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d106      	bne.n	8008e78 <receivePacket+0x48>
 8008e6a:	4b18      	ldr	r3, [pc, #96]	@ (8008ecc <receivePacket+0x9c>)
 8008e6c:	4a15      	ldr	r2, [pc, #84]	@ (8008ec4 <receivePacket+0x94>)
 8008e6e:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 8008e72:	4815      	ldr	r0, [pc, #84]	@ (8008ec8 <receivePacket+0x98>)
 8008e74:	f005 f990 	bl	800e198 <__assert_func>

    if( incomingPacket.remainingLength > pContext->networkBuffer.size )
 8008e78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e7e:	429a      	cmp	r2, r3
 8008e80:	d908      	bls.n	8008e94 <receivePacket+0x64>
        LogError( ( "Incoming packet will be dumped: "
                    "Packet length exceeds network buffer size."
                    "PacketSize=%lu, NetworkBufferSize=%lu.",
                    ( unsigned long ) incomingPacket.remainingLength,
                    ( unsigned long ) pContext->networkBuffer.size ) );
        status = discardPacket( pContext,
 8008e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e84:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008e86:	4619      	mov	r1, r3
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f7ff ff4f 	bl	8008d2c <discardPacket>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	75fb      	strb	r3, [r7, #23]
 8008e92:	e00c      	b.n	8008eae <receivePacket+0x7e>
                                incomingPacket.remainingLength,
                                remainingTimeMs );
    }
    else
    {
        bytesToReceive = incomingPacket.remainingLength;
 8008e94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e96:	60fb      	str	r3, [r7, #12]
        bytesReceived = recvExact( pContext, bytesToReceive );
 8008e98:	68f9      	ldr	r1, [r7, #12]
 8008e9a:	6878      	ldr	r0, [r7, #4]
 8008e9c:	f7ff fe8c 	bl	8008bb8 <recvExact>
 8008ea0:	6138      	str	r0, [r7, #16]

        if( bytesReceived == ( int32_t ) bytesToReceive )
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	693a      	ldr	r2, [r7, #16]
 8008ea6:	429a      	cmp	r2, r3
 8008ea8:	d001      	beq.n	8008eae <receivePacket+0x7e>
        {
            LogError( ( "Packet reception failed. ReceivedBytes=%ld, "
                        "ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            status = MQTTRecvFailed;
 8008eaa:	2304      	movs	r3, #4
 8008eac:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 8008eae:	7dfb      	ldrb	r3, [r7, #23]
}
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	3718      	adds	r7, #24
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008eba:	b004      	add	sp, #16
 8008ebc:	4770      	bx	lr
 8008ebe:	bf00      	nop
 8008ec0:	0801006c 	.word	0x0801006c
 8008ec4:	08010b84 	.word	0x08010b84
 8008ec8:	0800ff90 	.word	0x0800ff90
 8008ecc:	080101a8 	.word	0x080101a8

08008ed0 <getAckTypeToSend>:

/*-----------------------------------------------------------*/

static uint8_t getAckTypeToSend( MQTTPublishState_t state )
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b085      	sub	sp, #20
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	71fb      	strb	r3, [r7, #7]
    uint8_t packetTypeByte = 0U;
 8008eda:	2300      	movs	r3, #0
 8008edc:	73fb      	strb	r3, [r7, #15]

    switch( state )
 8008ede:	79fb      	ldrb	r3, [r7, #7]
 8008ee0:	3b02      	subs	r3, #2
 8008ee2:	2b03      	cmp	r3, #3
 8008ee4:	d816      	bhi.n	8008f14 <getAckTypeToSend+0x44>
 8008ee6:	a201      	add	r2, pc, #4	@ (adr r2, 8008eec <getAckTypeToSend+0x1c>)
 8008ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eec:	08008efd 	.word	0x08008efd
 8008ef0:	08008f03 	.word	0x08008f03
 8008ef4:	08008f09 	.word	0x08008f09
 8008ef8:	08008f0f 	.word	0x08008f0f
    {
        case MQTTPubAckSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBACK;
 8008efc:	2340      	movs	r3, #64	@ 0x40
 8008efe:	73fb      	strb	r3, [r7, #15]
            break;
 8008f00:	e009      	b.n	8008f16 <getAckTypeToSend+0x46>

        case MQTTPubRecSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREC;
 8008f02:	2350      	movs	r3, #80	@ 0x50
 8008f04:	73fb      	strb	r3, [r7, #15]
            break;
 8008f06:	e006      	b.n	8008f16 <getAckTypeToSend+0x46>

        case MQTTPubRelSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREL;
 8008f08:	2362      	movs	r3, #98	@ 0x62
 8008f0a:	73fb      	strb	r3, [r7, #15]
            break;
 8008f0c:	e003      	b.n	8008f16 <getAckTypeToSend+0x46>

        case MQTTPubCompSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBCOMP;
 8008f0e:	2370      	movs	r3, #112	@ 0x70
 8008f10:	73fb      	strb	r3, [r7, #15]
            break;
 8008f12:	e000      	b.n	8008f16 <getAckTypeToSend+0x46>

        default:
            /* Take no action for states that do not require sending an ack. */
            break;
 8008f14:	bf00      	nop
    }

    return packetTypeByte;
 8008f16:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f18:	4618      	mov	r0, r3
 8008f1a:	3714      	adds	r7, #20
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f22:	4770      	bx	lr

08008f24 <sendPublishAcks>:
/*-----------------------------------------------------------*/

static MQTTStatus_t sendPublishAcks( MQTTContext_t * pContext,
                                     uint16_t packetId,
                                     MQTTPublishState_t publishState )
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b08a      	sub	sp, #40	@ 0x28
 8008f28:	af02      	add	r7, sp, #8
 8008f2a:	6078      	str	r0, [r7, #4]
 8008f2c:	460b      	mov	r3, r1
 8008f2e:	807b      	strh	r3, [r7, #2]
 8008f30:	4613      	mov	r3, r2
 8008f32:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 8008f34:	2300      	movs	r3, #0
 8008f36:	77fb      	strb	r3, [r7, #31]
    MQTTPublishState_t newState = MQTTStateNull;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	753b      	strb	r3, [r7, #20]
    int32_t sendResult = 0;
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	61bb      	str	r3, [r7, #24]
    uint8_t packetTypeByte = 0U;
 8008f40:	2300      	movs	r3, #0
 8008f42:	75fb      	strb	r3, [r7, #23]
    MQTTPubAckType_t packetType;
    MQTTFixedBuffer_t localBuffer;
    MQTTConnectionStatus_t connectStatus;
    uint8_t pubAckPacket[ MQTT_PUBLISH_ACK_PACKET_SIZE ];

    localBuffer.pBuffer = pubAckPacket;
 8008f44:	f107 0308 	add.w	r3, r7, #8
 8008f48:	60fb      	str	r3, [r7, #12]
    localBuffer.size = MQTT_PUBLISH_ACK_PACKET_SIZE;
 8008f4a:	2304      	movs	r3, #4
 8008f4c:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d106      	bne.n	8008f62 <sendPublishAcks+0x3e>
 8008f54:	4b2a      	ldr	r3, [pc, #168]	@ (8009000 <sendPublishAcks+0xdc>)
 8008f56:	4a2b      	ldr	r2, [pc, #172]	@ (8009004 <sendPublishAcks+0xe0>)
 8008f58:	f240 5121 	movw	r1, #1313	@ 0x521
 8008f5c:	482a      	ldr	r0, [pc, #168]	@ (8009008 <sendPublishAcks+0xe4>)
 8008f5e:	f005 f91b 	bl	800e198 <__assert_func>

    packetTypeByte = getAckTypeToSend( publishState );
 8008f62:	787b      	ldrb	r3, [r7, #1]
 8008f64:	4618      	mov	r0, r3
 8008f66:	f7ff ffb3 	bl	8008ed0 <getAckTypeToSend>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	75fb      	strb	r3, [r7, #23]

    if( packetTypeByte != 0U )
 8008f6e:	7dfb      	ldrb	r3, [r7, #23]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d040      	beq.n	8008ff6 <sendPublishAcks+0xd2>
    {
        packetType = getAckFromPacketType( packetTypeByte );
 8008f74:	7dfb      	ldrb	r3, [r7, #23]
 8008f76:	4618      	mov	r0, r3
 8008f78:	f7ff fdec 	bl	8008b54 <getAckFromPacketType>
 8008f7c:	4603      	mov	r3, r0
 8008f7e:	75bb      	strb	r3, [r7, #22]

        status = MQTT_SerializeAck( &localBuffer,
 8008f80:	887a      	ldrh	r2, [r7, #2]
 8008f82:	7df9      	ldrb	r1, [r7, #23]
 8008f84:	f107 030c 	add.w	r3, r7, #12
 8008f88:	4618      	mov	r0, r3
 8008f8a:	f001 faa8 	bl	800a4de <MQTT_SerializeAck>
 8008f8e:	4603      	mov	r3, r0
 8008f90:	77fb      	strb	r3, [r7, #31]
                                    packetTypeByte,
                                    packetId );

        if( status == MQTTSuccess )
 8008f92:	7ffb      	ldrb	r3, [r7, #31]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d11c      	bne.n	8008fd2 <sendPublishAcks+0xae>
        {
            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            connectStatus = pContext->connectStatus;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8008f9e:	757b      	strb	r3, [r7, #21]

            if( connectStatus != MQTTConnected )
 8008fa0:	7d7b      	ldrb	r3, [r7, #21]
 8008fa2:	2b01      	cmp	r3, #1
 8008fa4:	d006      	beq.n	8008fb4 <sendPublishAcks+0x90>
            {
                status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 8008fa6:	7d7b      	ldrb	r3, [r7, #21]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d101      	bne.n	8008fb0 <sendPublishAcks+0x8c>
 8008fac:	230d      	movs	r3, #13
 8008fae:	e000      	b.n	8008fb2 <sendPublishAcks+0x8e>
 8008fb0:	230e      	movs	r3, #14
 8008fb2:	77fb      	strb	r3, [r7, #31]
            }

            if( status == MQTTSuccess )
 8008fb4:	7ffb      	ldrb	r3, [r7, #31]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d10b      	bne.n	8008fd2 <sendPublishAcks+0xae>
            {
                /* Here, we are not using the vector approach for efficiency. There is just one buffer
                 * to be sent which can be achieved with a normal send call. */
                sendResult = sendBuffer( pContext,
                                         localBuffer.pBuffer,
 8008fba:	68fb      	ldr	r3, [r7, #12]
                sendResult = sendBuffer( pContext,
 8008fbc:	2204      	movs	r2, #4
 8008fbe:	4619      	mov	r1, r3
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f7ff fd1f 	bl	8008a04 <sendBuffer>
 8008fc6:	61b8      	str	r0, [r7, #24]
                                         MQTT_PUBLISH_ACK_PACKET_SIZE );

                if( sendResult < ( int32_t ) MQTT_PUBLISH_ACK_PACKET_SIZE )
 8008fc8:	69bb      	ldr	r3, [r7, #24]
 8008fca:	2b03      	cmp	r3, #3
 8008fcc:	dc01      	bgt.n	8008fd2 <sendPublishAcks+0xae>
                {
                    status = MQTTSendFailed;
 8008fce:	2303      	movs	r3, #3
 8008fd0:	77fb      	strb	r3, [r7, #31]
            }

            MQTT_POST_STATE_UPDATE_HOOK( pContext );
        }

        if( status == MQTTSuccess )
 8008fd2:	7ffb      	ldrb	r3, [r7, #31]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d10e      	bne.n	8008ff6 <sendPublishAcks+0xd2>
        {
            pContext->controlPacketSent = true;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2201      	movs	r2, #1
 8008fdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            status = MQTT_UpdateStateAck( pContext,
 8008fe0:	7dba      	ldrb	r2, [r7, #22]
 8008fe2:	8879      	ldrh	r1, [r7, #2]
 8008fe4:	f107 0314 	add.w	r3, r7, #20
 8008fe8:	9300      	str	r3, [sp, #0]
 8008fea:	2300      	movs	r3, #0
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f002 f8bf 	bl	800b170 <MQTT_UpdateStateAck>
 8008ff2:	4603      	mov	r3, r0
 8008ff4:	77fb      	strb	r3, [r7, #31]
                        ( unsigned int ) packetTypeByte, ( long int ) sendResult,
                        MQTT_PUBLISH_ACK_PACKET_SIZE ) );
        }
    }

    return status;
 8008ff6:	7ffb      	ldrb	r3, [r7, #31]
}
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	3720      	adds	r7, #32
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}
 8009000:	0801006c 	.word	0x0801006c
 8009004:	08010b94 	.word	0x08010b94
 8009008:	0800ff90 	.word	0x0800ff90

0800900c <addEncodedStringToVector>:
static size_t addEncodedStringToVector( uint8_t serializedLength[ CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES ],
                                        const char * const string,
                                        uint16_t length,
                                        TransportOutVector_t * iterator,
                                        size_t * updatedLength )
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b088      	sub	sp, #32
 8009010:	af00      	add	r7, sp, #0
 8009012:	60f8      	str	r0, [r7, #12]
 8009014:	60b9      	str	r1, [r7, #8]
 8009016:	603b      	str	r3, [r7, #0]
 8009018:	4613      	mov	r3, r2
 800901a:	80fb      	strh	r3, [r7, #6]
    size_t packetLength = 0U;
 800901c:	2300      	movs	r3, #0
 800901e:	61fb      	str	r3, [r7, #28]
    TransportOutVector_t * pLocalIterator = iterator;
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	617b      	str	r3, [r7, #20]
    size_t vectorsAdded = 0U;
 8009024:	2300      	movs	r3, #0
 8009026:	61bb      	str	r3, [r7, #24]

    /* When length is non-zero, the string must be non-NULL. */
    assert( ( length != 0U ) ? ( string != NULL ) : true );
 8009028:	88fb      	ldrh	r3, [r7, #6]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d009      	beq.n	8009042 <addEncodedStringToVector+0x36>
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d106      	bne.n	8009042 <addEncodedStringToVector+0x36>
 8009034:	4b1e      	ldr	r3, [pc, #120]	@ (80090b0 <addEncodedStringToVector+0xa4>)
 8009036:	4a1f      	ldr	r2, [pc, #124]	@ (80090b4 <addEncodedStringToVector+0xa8>)
 8009038:	f240 7191 	movw	r1, #1937	@ 0x791
 800903c:	481e      	ldr	r0, [pc, #120]	@ (80090b8 <addEncodedStringToVector+0xac>)
 800903e:	f005 f8ab 	bl	800e198 <__assert_func>

    serializedLength[ 0 ] = ( ( uint8_t ) ( ( length ) >> 8 ) );
 8009042:	88fb      	ldrh	r3, [r7, #6]
 8009044:	0a1b      	lsrs	r3, r3, #8
 8009046:	b29b      	uxth	r3, r3
 8009048:	b2da      	uxtb	r2, r3
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	701a      	strb	r2, [r3, #0]
    serializedLength[ 1 ] = ( ( uint8_t ) ( ( length ) & 0x00ffU ) );
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	3301      	adds	r3, #1
 8009052:	88fa      	ldrh	r2, [r7, #6]
 8009054:	b2d2      	uxtb	r2, r2
 8009056:	701a      	strb	r2, [r3, #0]

    /* Add the serialized length of the string first. */
    pLocalIterator[ 0 ].iov_base = serializedLength;
 8009058:	697b      	ldr	r3, [r7, #20]
 800905a:	68fa      	ldr	r2, [r7, #12]
 800905c:	601a      	str	r2, [r3, #0]
    pLocalIterator[ 0 ].iov_len = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	2202      	movs	r2, #2
 8009062:	605a      	str	r2, [r3, #4]
    vectorsAdded++;
 8009064:	69bb      	ldr	r3, [r7, #24]
 8009066:	3301      	adds	r3, #1
 8009068:	61bb      	str	r3, [r7, #24]
    packetLength = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 800906a:	2302      	movs	r3, #2
 800906c:	61fb      	str	r3, [r7, #28]

    /* Sometimes the string can be NULL that is, of 0 length. In that case,
     * only the length field should be encoded in the vector. */
    if( ( string != NULL ) && ( length != 0U ) )
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d011      	beq.n	8009098 <addEncodedStringToVector+0x8c>
 8009074:	88fb      	ldrh	r3, [r7, #6]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d00e      	beq.n	8009098 <addEncodedStringToVector+0x8c>
    {
        /* Then add the pointer to the string itself. */
        pLocalIterator[ 1 ].iov_base = string;
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	3308      	adds	r3, #8
 800907e:	68ba      	ldr	r2, [r7, #8]
 8009080:	601a      	str	r2, [r3, #0]
        pLocalIterator[ 1 ].iov_len = length;
 8009082:	697b      	ldr	r3, [r7, #20]
 8009084:	3308      	adds	r3, #8
 8009086:	88fa      	ldrh	r2, [r7, #6]
 8009088:	605a      	str	r2, [r3, #4]
        vectorsAdded++;
 800908a:	69bb      	ldr	r3, [r7, #24]
 800908c:	3301      	adds	r3, #1
 800908e:	61bb      	str	r3, [r7, #24]
        packetLength += length;
 8009090:	88fb      	ldrh	r3, [r7, #6]
 8009092:	69fa      	ldr	r2, [r7, #28]
 8009094:	4413      	add	r3, r2
 8009096:	61fb      	str	r3, [r7, #28]
    }

    ( *updatedLength ) = ( *updatedLength ) + packetLength;
 8009098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800909a:	681a      	ldr	r2, [r3, #0]
 800909c:	69fb      	ldr	r3, [r7, #28]
 800909e:	441a      	add	r2, r3
 80090a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090a2:	601a      	str	r2, [r3, #0]

    return vectorsAdded;
 80090a4:	69bb      	ldr	r3, [r7, #24]
}
 80090a6:	4618      	mov	r0, r3
 80090a8:	3720      	adds	r7, #32
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bd80      	pop	{r7, pc}
 80090ae:	bf00      	nop
 80090b0:	08010274 	.word	0x08010274
 80090b4:	08010ba4 	.word	0x08010ba4
 80090b8:	0800ff90 	.word	0x0800ff90

080090bc <sendPublishWithoutCopy>:
static MQTTStatus_t sendPublishWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTPublishInfo_t * pPublishInfo,
                                            uint8_t * pMqttHeader,
                                            size_t headerSize,
                                            uint16_t packetId )
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b092      	sub	sp, #72	@ 0x48
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	60f8      	str	r0, [r7, #12]
 80090c4:	60b9      	str	r1, [r7, #8]
 80090c6:	607a      	str	r2, [r7, #4]
 80090c8:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 80090ca:	2300      	movs	r3, #0
 80090cc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    size_t ioVectorLength;
    size_t totalMessageLength;
    bool dupFlagChanged = false;
 80090d0:	2300      	movs	r3, #0
 80090d2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
     * Packet ID (only when QoS > QoS0)                    + 1 = 3
     * Payload                                             + 1 = 4  */
    TransportOutVector_t pIoVector[ 4U ];

    /* The header is sent first. */
    pIoVector[ 0U ].iov_base = pMqttHeader;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	61bb      	str	r3, [r7, #24]
    pIoVector[ 0U ].iov_len = headerSize;
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	61fb      	str	r3, [r7, #28]
    totalMessageLength = headerSize;
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Then the topic name has to be sent. */
    pIoVector[ 1U ].iov_base = pPublishInfo->pTopicName;
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	685b      	ldr	r3, [r3, #4]
 80090e6:	623b      	str	r3, [r7, #32]
    pIoVector[ 1U ].iov_len = pPublishInfo->topicNameLength;
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	891b      	ldrh	r3, [r3, #8]
 80090ec:	627b      	str	r3, [r7, #36]	@ 0x24
    totalMessageLength += pPublishInfo->topicNameLength;
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	891b      	ldrh	r3, [r3, #8]
 80090f2:	461a      	mov	r2, r3
 80090f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090f6:	4413      	add	r3, r2
 80090f8:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* The next field's index should be 2 as the first two fields
     * have been filled in. */
    ioVectorLength = 2U;
 80090fa:	2302      	movs	r3, #2
 80090fc:	643b      	str	r3, [r7, #64]	@ 0x40

    if( pPublishInfo->qos > MQTTQoS0 )
 80090fe:	68bb      	ldr	r3, [r7, #8]
 8009100:	781b      	ldrb	r3, [r3, #0]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d020      	beq.n	8009148 <sendPublishWithoutCopy+0x8c>
    {
        /* Encode the packet ID. */
        serializedPacketID[ 0 ] = ( ( uint8_t ) ( ( packetId ) >> 8 ) );
 8009106:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800910a:	0a1b      	lsrs	r3, r3, #8
 800910c:	b29b      	uxth	r3, r3
 800910e:	b2db      	uxtb	r3, r3
 8009110:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        serializedPacketID[ 1 ] = ( ( uint8_t ) ( ( packetId ) & 0x00ffU ) );
 8009114:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8009118:	b2db      	uxtb	r3, r3
 800911a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

        pIoVector[ ioVectorLength ].iov_base = serializedPacketID;
 800911e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009120:	00db      	lsls	r3, r3, #3
 8009122:	3348      	adds	r3, #72	@ 0x48
 8009124:	443b      	add	r3, r7
 8009126:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800912a:	f843 2c30 	str.w	r2, [r3, #-48]
        pIoVector[ ioVectorLength ].iov_len = sizeof( serializedPacketID );
 800912e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009130:	00db      	lsls	r3, r3, #3
 8009132:	3348      	adds	r3, #72	@ 0x48
 8009134:	443b      	add	r3, r7
 8009136:	2202      	movs	r2, #2
 8009138:	f843 2c2c 	str.w	r2, [r3, #-44]

        ioVectorLength++;
 800913c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800913e:	3301      	adds	r3, #1
 8009140:	643b      	str	r3, [r7, #64]	@ 0x40
        totalMessageLength += sizeof( serializedPacketID );
 8009142:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009144:	3302      	adds	r3, #2
 8009146:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Publish packets are allowed to contain no payload. */
    if( pPublishInfo->payloadLength > 0U )
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	691b      	ldr	r3, [r3, #16]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d017      	beq.n	8009180 <sendPublishWithoutCopy+0xc4>
    {
        pIoVector[ ioVectorLength ].iov_base = pPublishInfo->pPayload;
 8009150:	68bb      	ldr	r3, [r7, #8]
 8009152:	68da      	ldr	r2, [r3, #12]
 8009154:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009156:	00db      	lsls	r3, r3, #3
 8009158:	3348      	adds	r3, #72	@ 0x48
 800915a:	443b      	add	r3, r7
 800915c:	f843 2c30 	str.w	r2, [r3, #-48]
        pIoVector[ ioVectorLength ].iov_len = pPublishInfo->payloadLength;
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	691a      	ldr	r2, [r3, #16]
 8009164:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009166:	00db      	lsls	r3, r3, #3
 8009168:	3348      	adds	r3, #72	@ 0x48
 800916a:	443b      	add	r3, r7
 800916c:	f843 2c2c 	str.w	r2, [r3, #-44]

        ioVectorLength++;
 8009170:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009172:	3301      	adds	r3, #1
 8009174:	643b      	str	r3, [r7, #64]	@ 0x40
        totalMessageLength += pPublishInfo->payloadLength;
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	691b      	ldr	r3, [r3, #16]
 800917a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800917c:	4413      	add	r3, r2
 800917e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* store a copy of the publish for retransmission purposes */
    if( ( pPublishInfo->qos > MQTTQoS0 ) &&
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	781b      	ldrb	r3, [r3, #0]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d042      	beq.n	800920e <sendPublishWithoutCopy+0x152>
        ( pContext->storeFunction != NULL ) )
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
    if( ( pPublishInfo->qos > MQTTQoS0 ) &&
 800918c:	2b00      	cmp	r3, #0
 800918e:	d03e      	beq.n	800920e <sendPublishWithoutCopy+0x152>
    {
        /* If not already set, set the dup flag before storing a copy of the publish
         * this is because on retrieving back this copy we will get it in the form of an
         * array of TransportOutVector_t that holds the data in a const pointer which cannot be
         * changed after retrieving. */
        if( pPublishInfo->dup != true )
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	789b      	ldrb	r3, [r3, #2]
 8009194:	f083 0301 	eor.w	r3, r3, #1
 8009198:	b2db      	uxtb	r3, r3
 800919a:	2b00      	cmp	r3, #0
 800919c:	d00e      	beq.n	80091bc <sendPublishWithoutCopy+0x100>
        {
            status = MQTT_UpdateDuplicatePublishFlag( pMqttHeader, true );
 800919e:	2101      	movs	r1, #1
 80091a0:	6878      	ldr	r0, [r7, #4]
 80091a2:	f001 faa8 	bl	800a6f6 <MQTT_UpdateDuplicatePublishFlag>
 80091a6:	4603      	mov	r3, r0
 80091a8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

            dupFlagChanged = ( status == MQTTSuccess );
 80091ac:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	bf0c      	ite	eq
 80091b4:	2301      	moveq	r3, #1
 80091b6:	2300      	movne	r3, #0
 80091b8:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        }

        if( status == MQTTSuccess )
 80091bc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d115      	bne.n	80091f0 <sendPublishWithoutCopy+0x134>
        {
            MQTTVec_t mqttVec;

            mqttVec.pVector = pIoVector;
 80091c4:	f107 0318 	add.w	r3, r7, #24
 80091c8:	613b      	str	r3, [r7, #16]
            mqttVec.vectorLen = ioVectorLength;
 80091ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80091cc:	617b      	str	r3, [r7, #20]

            if( pContext->storeFunction( pContext, packetId, &mqttVec ) != true )
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091d2:	f107 0210 	add.w	r2, r7, #16
 80091d6:	f8b7 1050 	ldrh.w	r1, [r7, #80]	@ 0x50
 80091da:	68f8      	ldr	r0, [r7, #12]
 80091dc:	4798      	blx	r3
 80091de:	4603      	mov	r3, r0
 80091e0:	f083 0301 	eor.w	r3, r3, #1
 80091e4:	b2db      	uxtb	r3, r3
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d002      	beq.n	80091f0 <sendPublishWithoutCopy+0x134>
            {
                status = MQTTPublishStoreFailed;
 80091ea:	230f      	movs	r3, #15
 80091ec:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }
        }

        /* change the value of the dup flag to its original, if it was changed */
        if( ( status == MQTTSuccess ) && ( dupFlagChanged == true ) )
 80091f0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d10a      	bne.n	800920e <sendPublishWithoutCopy+0x152>
 80091f8:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d006      	beq.n	800920e <sendPublishWithoutCopy+0x152>
        {
            status = MQTT_UpdateDuplicatePublishFlag( pMqttHeader, false );
 8009200:	2100      	movs	r1, #0
 8009202:	6878      	ldr	r0, [r7, #4]
 8009204:	f001 fa77 	bl	800a6f6 <MQTT_UpdateDuplicatePublishFlag>
 8009208:	4603      	mov	r3, r0
 800920a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        }
    }

    if( ( status == MQTTSuccess ) &&
 800920e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009212:	2b00      	cmp	r3, #0
 8009214:	d10d      	bne.n	8009232 <sendPublishWithoutCopy+0x176>
        ( sendMessageVector( pContext, pIoVector, ioVectorLength ) != ( int32_t ) totalMessageLength ) )
 8009216:	f107 0318 	add.w	r3, r7, #24
 800921a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800921c:	4619      	mov	r1, r3
 800921e:	68f8      	ldr	r0, [r7, #12]
 8009220:	f7ff fafe 	bl	8008820 <sendMessageVector>
 8009224:	4602      	mov	r2, r0
 8009226:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    if( ( status == MQTTSuccess ) &&
 8009228:	429a      	cmp	r2, r3
 800922a:	d002      	beq.n	8009232 <sendPublishWithoutCopy+0x176>
    {
        status = MQTTSendFailed;
 800922c:	2303      	movs	r3, #3
 800922e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return status;
 8009232:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8009236:	4618      	mov	r0, r3
 8009238:	3748      	adds	r7, #72	@ 0x48
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}
	...

08009240 <sendConnectWithoutCopy>:

static MQTTStatus_t sendConnectWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b0ac      	sub	sp, #176	@ 0xb0
 8009244:	af02      	add	r7, sp, #8
 8009246:	60f8      	str	r0, [r7, #12]
 8009248:	60b9      	str	r1, [r7, #8]
 800924a:	607a      	str	r2, [r7, #4]
 800924c:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800924e:	2300      	movs	r3, #0
 8009250:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    TransportOutVector_t * iterator;
    size_t ioVectorLength = 0U;
 8009254:	2300      	movs	r3, #0
 8009256:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    size_t totalMessageLength = 0U;
 800925a:	2300      	movs	r3, #0
 800925c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
     * Will payload        + 2 = 7
     * Username            + 2 = 9
     * Password            + 2 = 11 */
    TransportOutVector_t pIoVector[ 11U ];

    iterator = pIoVector;
 8009260:	f107 0310 	add.w	r3, r7, #16
 8009264:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    pIndex = connectPacketHeader;
 8009268:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800926c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

    /* Validate arguments. */
    if( ( pWillInfo != NULL ) && ( pWillInfo->pTopicName == NULL ) )
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d007      	beq.n	8009286 <sendConnectWithoutCopy+0x46>
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	685b      	ldr	r3, [r3, #4]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d103      	bne.n	8009286 <sendConnectWithoutCopy+0x46>
    {
        LogError( ( "pWillInfo->pTopicName cannot be NULL if Will is present." ) );
        status = MQTTBadParameter;
 800927e:	2301      	movs	r3, #1
 8009280:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 8009284:	e0e4      	b.n	8009450 <sendConnectWithoutCopy+0x210>
    }
    else
    {
        pIndex = MQTT_SerializeConnectFixedHeader( pIndex,
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	687a      	ldr	r2, [r7, #4]
 800928a:	68b9      	ldr	r1, [r7, #8]
 800928c:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8009290:	f000 fff0 	bl	800a274 <MQTT_SerializeConnectFixedHeader>
 8009294:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
                                                   pConnectInfo,
                                                   pWillInfo,
                                                   remainingLength );

        assert( ( ( size_t ) ( pIndex - connectPacketHeader ) ) <= sizeof( connectPacketHeader ) );
 8009298:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800929c:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80092a0:	1ad3      	subs	r3, r2, r3
 80092a2:	2b0f      	cmp	r3, #15
 80092a4:	d906      	bls.n	80092b4 <sendConnectWithoutCopy+0x74>
 80092a6:	4b6d      	ldr	r3, [pc, #436]	@ (800945c <sendConnectWithoutCopy+0x21c>)
 80092a8:	4a6d      	ldr	r2, [pc, #436]	@ (8009460 <sendConnectWithoutCopy+0x220>)
 80092aa:	f640 1112 	movw	r1, #2322	@ 0x912
 80092ae:	486d      	ldr	r0, [pc, #436]	@ (8009464 <sendConnectWithoutCopy+0x224>)
 80092b0:	f004 ff72 	bl	800e198 <__assert_func>

        /* The header gets sent first. */
        iterator->iov_base = connectPacketHeader;
 80092b4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80092b8:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 80092bc:	601a      	str	r2, [r3, #0]
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-182 */
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-108 */
        /* coverity[misra_c_2012_rule_18_2_violation] */
        /* coverity[misra_c_2012_rule_10_8_violation] */
        iterator->iov_len = ( size_t ) ( pIndex - connectPacketHeader );
 80092be:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80092c2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80092c6:	1ad3      	subs	r3, r2, r3
 80092c8:	461a      	mov	r2, r3
 80092ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80092ce:	605a      	str	r2, [r3, #4]
        totalMessageLength += iterator->iov_len;
 80092d0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80092d4:	685a      	ldr	r2, [r3, #4]
 80092d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80092da:	4413      	add	r3, r2
 80092dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        iterator++;
 80092e0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80092e4:	3308      	adds	r3, #8
 80092e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        ioVectorLength++;
 80092ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80092ee:	3301      	adds	r3, #1
 80092f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        /* Serialize the client ID. */
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
                                                 pConnectInfo->pClientIdentifier,
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	6859      	ldr	r1, [r3, #4]
                                                 pConnectInfo->clientIdentifierLength,
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	891a      	ldrh	r2, [r3, #8]
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
 80092fc:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 8009300:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8009304:	9300      	str	r3, [sp, #0]
 8009306:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800930a:	f7ff fe7f 	bl	800900c <addEncodedStringToVector>
 800930e:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                 iterator,
                                                 &totalMessageLength );

        /* Update the iterator to point to the next empty slot. */
        iterator = &iterator[ vectorsAdded ];
 8009312:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009316:	00db      	lsls	r3, r3, #3
 8009318:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800931c:	4413      	add	r3, r2
 800931e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        ioVectorLength += vectorsAdded;
 8009322:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8009326:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800932a:	4413      	add	r3, r2
 800932c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        if( pWillInfo != NULL )
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d03c      	beq.n	80093b0 <sendConnectWithoutCopy+0x170>
        {
            /* Serialize the topic. */
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
                                                     pWillInfo->pTopicName,
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6859      	ldr	r1, [r3, #4]
                                                     pWillInfo->topicNameLength,
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	891a      	ldrh	r2, [r3, #8]
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
 800933e:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 8009342:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8009346:	9300      	str	r3, [sp, #0]
 8009348:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800934c:	f7ff fe5e 	bl	800900c <addEncodedStringToVector>
 8009350:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 8009354:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009358:	00db      	lsls	r3, r3, #3
 800935a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800935e:	4413      	add	r3, r2
 8009360:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 8009364:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8009368:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800936c:	4413      	add	r3, r2
 800936e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c


            /* Serialize the payload. Payload of last will and testament can be NULL. */
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
                                                     pWillInfo->pPayload,
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	68d9      	ldr	r1, [r3, #12]
                                                     ( uint16_t ) pWillInfo->payloadLength,
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	691b      	ldr	r3, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
 800937a:	b29a      	uxth	r2, r3
 800937c:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 8009380:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8009384:	9300      	str	r3, [sp, #0]
 8009386:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800938a:	f7ff fe3f 	bl	800900c <addEncodedStringToVector>
 800938e:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 8009392:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009396:	00db      	lsls	r3, r3, #3
 8009398:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800939c:	4413      	add	r3, r2
 800939e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 80093a2:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80093a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80093aa:	4413      	add	r3, r2
 80093ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        /* Encode the user name if provided. */
        if( pConnectInfo->pUserName != NULL )
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	68db      	ldr	r3, [r3, #12]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d01d      	beq.n	80093f4 <sendConnectWithoutCopy+0x1b4>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
                                                     pConnectInfo->pUserName,
 80093b8:	68bb      	ldr	r3, [r7, #8]
 80093ba:	68d9      	ldr	r1, [r3, #12]
                                                     pConnectInfo->userNameLength,
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	8a1a      	ldrh	r2, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
 80093c0:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 80093c4:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80093c8:	9300      	str	r3, [sp, #0]
 80093ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80093ce:	f7ff fe1d 	bl	800900c <addEncodedStringToVector>
 80093d2:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 80093d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80093da:	00db      	lsls	r3, r3, #3
 80093dc:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80093e0:	4413      	add	r3, r2
 80093e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 80093e6:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80093ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80093ee:	4413      	add	r3, r2
 80093f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        /* Encode the password if provided. */
        if( pConnectInfo->pPassword != NULL )
 80093f4:	68bb      	ldr	r3, [r7, #8]
 80093f6:	695b      	ldr	r3, [r3, #20]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d015      	beq.n	8009428 <sendConnectWithoutCopy+0x1e8>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
                                                     pConnectInfo->pPassword,
 80093fc:	68bb      	ldr	r3, [r7, #8]
 80093fe:	6959      	ldr	r1, [r3, #20]
                                                     pConnectInfo->passwordLength,
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	8b1a      	ldrh	r2, [r3, #24]
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
 8009404:	f107 0078 	add.w	r0, r7, #120	@ 0x78
 8009408:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800940c:	9300      	str	r3, [sp, #0]
 800940e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009412:	f7ff fdfb 	bl	800900c <addEncodedStringToVector>
 8009416:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );
            /* Update the iterator to point to the next empty slot. */
            ioVectorLength += vectorsAdded;
 800941a:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800941e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009422:	4413      	add	r3, r2
 8009424:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        bytesSentOrError = sendMessageVector( pContext, pIoVector, ioVectorLength );
 8009428:	f107 0310 	add.w	r3, r7, #16
 800942c:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8009430:	4619      	mov	r1, r3
 8009432:	68f8      	ldr	r0, [r7, #12]
 8009434:	f7ff f9f4 	bl	8008820 <sendMessageVector>
 8009438:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90

        if( bytesSentOrError != ( int32_t ) totalMessageLength )
 800943c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009440:	461a      	mov	r2, r3
 8009442:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009446:	4293      	cmp	r3, r2
 8009448:	d002      	beq.n	8009450 <sendConnectWithoutCopy+0x210>
        {
            status = MQTTSendFailed;
 800944a:	2303      	movs	r3, #3
 800944c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        }
    }

    return status;
 8009450:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
}
 8009454:	4618      	mov	r0, r3
 8009456:	37a8      	adds	r7, #168	@ 0xa8
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}
 800945c:	080102a4 	.word	0x080102a4
 8009460:	08010bc0 	.word	0x08010bc0
 8009464:	0800ff90 	.word	0x0800ff90

08009468 <receiveConnack>:
static MQTTStatus_t receiveConnack( MQTTContext_t * pContext,
                                    uint32_t timeoutMs,
                                    bool cleanSession,
                                    MQTTPacketInfo_t * pIncomingPacket,
                                    bool * pSessionPresent )
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b08c      	sub	sp, #48	@ 0x30
 800946c:	af02      	add	r7, sp, #8
 800946e:	60f8      	str	r0, [r7, #12]
 8009470:	60b9      	str	r1, [r7, #8]
 8009472:	603b      	str	r3, [r7, #0]
 8009474:	4613      	mov	r3, r2
 8009476:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 8009478:	2300      	movs	r3, #0
 800947a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MQTTGetCurrentTimeFunc_t getTimeStamp = NULL;
 800947e:	2300      	movs	r3, #0
 8009480:	61bb      	str	r3, [r7, #24]
    uint32_t entryTimeMs = 0U, remainingTimeMs = 0U, timeTakenMs = 0U;
 8009482:	2300      	movs	r3, #0
 8009484:	617b      	str	r3, [r7, #20]
 8009486:	2300      	movs	r3, #0
 8009488:	623b      	str	r3, [r7, #32]
 800948a:	2300      	movs	r3, #0
 800948c:	613b      	str	r3, [r7, #16]
    bool breakFromLoop = false;
 800948e:	2300      	movs	r3, #0
 8009490:	77fb      	strb	r3, [r7, #31]
    uint16_t loopCount = 0U;
 8009492:	2300      	movs	r3, #0
 8009494:	83bb      	strh	r3, [r7, #28]

    assert( pContext != NULL );
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d106      	bne.n	80094aa <receiveConnack+0x42>
 800949c:	4b4e      	ldr	r3, [pc, #312]	@ (80095d8 <receiveConnack+0x170>)
 800949e:	4a4f      	ldr	r2, [pc, #316]	@ (80095dc <receiveConnack+0x174>)
 80094a0:	f640 1179 	movw	r1, #2425	@ 0x979
 80094a4:	484e      	ldr	r0, [pc, #312]	@ (80095e0 <receiveConnack+0x178>)
 80094a6:	f004 fe77 	bl	800e198 <__assert_func>
    assert( pIncomingPacket != NULL );
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d106      	bne.n	80094be <receiveConnack+0x56>
 80094b0:	4b4c      	ldr	r3, [pc, #304]	@ (80095e4 <receiveConnack+0x17c>)
 80094b2:	4a4a      	ldr	r2, [pc, #296]	@ (80095dc <receiveConnack+0x174>)
 80094b4:	f640 117a 	movw	r1, #2426	@ 0x97a
 80094b8:	4849      	ldr	r0, [pc, #292]	@ (80095e0 <receiveConnack+0x178>)
 80094ba:	f004 fe6d 	bl	800e198 <__assert_func>
    assert( pContext->getTime != NULL );
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d106      	bne.n	80094d4 <receiveConnack+0x6c>
 80094c6:	4b48      	ldr	r3, [pc, #288]	@ (80095e8 <receiveConnack+0x180>)
 80094c8:	4a44      	ldr	r2, [pc, #272]	@ (80095dc <receiveConnack+0x174>)
 80094ca:	f640 117b 	movw	r1, #2427	@ 0x97b
 80094ce:	4844      	ldr	r0, [pc, #272]	@ (80095e0 <receiveConnack+0x178>)
 80094d0:	f004 fe62 	bl	800e198 <__assert_func>

    getTimeStamp = pContext->getTime;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094d8:	61bb      	str	r3, [r7, #24]

    /* Get the entry time for the function. */
    entryTimeMs = getTimeStamp();
 80094da:	69bb      	ldr	r3, [r7, #24]
 80094dc:	4798      	blx	r3
 80094de:	6178      	str	r0, [r7, #20]
    {
        /* Transport read for incoming CONNACK packet type and length.
         * MQTT_GetIncomingPacketTypeAndLength is a blocking call and it is
         * returned after a transport receive timeout, an error, or a successful
         * receive of packet type and length. */
        status = MQTT_GetIncomingPacketTypeAndLength( pContext->transportInterface.recv,
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	6918      	ldr	r0, [r3, #16]
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	69db      	ldr	r3, [r3, #28]
 80094e8:	683a      	ldr	r2, [r7, #0]
 80094ea:	4619      	mov	r1, r3
 80094ec:	f001 f8bd 	bl	800a66a <MQTT_GetIncomingPacketTypeAndLength>
 80094f0:	4603      	mov	r3, r0
 80094f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
         * 2. If timeoutMs is 0:
         *    Loop times out based on the maximum number of retries config
         *    MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT. This config will control
         *    maximum the number of retry attempts to read the CONNACK packet.
         *    A value of 0 for the config will try once to read CONNACK. */
        if( timeoutMs > 0U )
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d00e      	beq.n	800951a <receiveConnack+0xb2>
        {
            breakFromLoop = calculateElapsedTime( getTimeStamp(), entryTimeMs ) >= timeoutMs;
 80094fc:	69bb      	ldr	r3, [r7, #24]
 80094fe:	4798      	blx	r3
 8009500:	4603      	mov	r3, r0
 8009502:	6979      	ldr	r1, [r7, #20]
 8009504:	4618      	mov	r0, r3
 8009506:	f7ff fb17 	bl	8008b38 <calculateElapsedTime>
 800950a:	4602      	mov	r2, r0
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	4293      	cmp	r3, r2
 8009510:	bf94      	ite	ls
 8009512:	2301      	movls	r3, #1
 8009514:	2300      	movhi	r3, #0
 8009516:	77fb      	strb	r3, [r7, #31]
 8009518:	e008      	b.n	800952c <receiveConnack+0xc4>
        }
        else
        {
            breakFromLoop = loopCount >= MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT;
 800951a:	8bbb      	ldrh	r3, [r7, #28]
 800951c:	2b04      	cmp	r3, #4
 800951e:	bf8c      	ite	hi
 8009520:	2301      	movhi	r3, #1
 8009522:	2300      	movls	r3, #0
 8009524:	77fb      	strb	r3, [r7, #31]
            loopCount++;
 8009526:	8bbb      	ldrh	r3, [r7, #28]
 8009528:	3301      	adds	r3, #1
 800952a:	83bb      	strh	r3, [r7, #28]
        }

        /* Loop until there is data to read or if we have exceeded the timeout/retries. */
    } while( ( status == MQTTNoDataAvailable ) && ( breakFromLoop == false ) );
 800952c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009530:	2b07      	cmp	r3, #7
 8009532:	d105      	bne.n	8009540 <receiveConnack+0xd8>
 8009534:	7ffb      	ldrb	r3, [r7, #31]
 8009536:	f083 0301 	eor.w	r3, r3, #1
 800953a:	b2db      	uxtb	r3, r3
 800953c:	2b00      	cmp	r3, #0
 800953e:	d1cf      	bne.n	80094e0 <receiveConnack+0x78>

    if( status == MQTTSuccess )
 8009540:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009544:	2b00      	cmp	r3, #0
 8009546:	d123      	bne.n	8009590 <receiveConnack+0x128>
    {
        /* Time taken in this function so far. */
        timeTakenMs = calculateElapsedTime( getTimeStamp(), entryTimeMs );
 8009548:	69bb      	ldr	r3, [r7, #24]
 800954a:	4798      	blx	r3
 800954c:	4603      	mov	r3, r0
 800954e:	6979      	ldr	r1, [r7, #20]
 8009550:	4618      	mov	r0, r3
 8009552:	f7ff faf1 	bl	8008b38 <calculateElapsedTime>
 8009556:	6138      	str	r0, [r7, #16]

        if( timeTakenMs < timeoutMs )
 8009558:	693a      	ldr	r2, [r7, #16]
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	429a      	cmp	r2, r3
 800955e:	d203      	bcs.n	8009568 <receiveConnack+0x100>
        {
            /* Calculate remaining time for receiving the remainder of
             * the packet. */
            remainingTimeMs = timeoutMs - timeTakenMs;
 8009560:	68ba      	ldr	r2, [r7, #8]
 8009562:	693b      	ldr	r3, [r7, #16]
 8009564:	1ad3      	subs	r3, r2, r3
 8009566:	623b      	str	r3, [r7, #32]
         * Invoking receivePacket with remainingTime as 0 would attempt to
         * recv from network once. If using retries, the remainder of the
         * CONNACK packet is tried to be read only once. Reading once would be
         * good as the packet type and remaining length was already read. Hence,
         * the probability of the remaining 2 bytes available to read is very high. */
        if( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK )
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	781b      	ldrb	r3, [r3, #0]
 800956c:	2b20      	cmp	r3, #32
 800956e:	d10c      	bne.n	800958a <receiveConnack+0x122>
        {
            status = receivePacket( pContext,
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	6a3a      	ldr	r2, [r7, #32]
 8009574:	9201      	str	r2, [sp, #4]
 8009576:	68da      	ldr	r2, [r3, #12]
 8009578:	9200      	str	r2, [sp, #0]
 800957a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800957c:	68f8      	ldr	r0, [r7, #12]
 800957e:	f7ff fc57 	bl	8008e30 <receivePacket>
 8009582:	4603      	mov	r3, r0
 8009584:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009588:	e002      	b.n	8009590 <receiveConnack+0x128>
        {
            LogError( ( "Incorrect packet type %X received while expecting"
                        " CONNACK(%X).",
                        ( unsigned int ) pIncomingPacket->type,
                        MQTT_PACKET_TYPE_CONNACK ) );
            status = MQTTBadResponse;
 800958a:	2305      	movs	r3, #5
 800958c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }
    }

    if( status == MQTTSuccess )
 8009590:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009594:	2b00      	cmp	r3, #0
 8009596:	d10b      	bne.n	80095b0 <receiveConnack+0x148>
    {
        /* Update the packet info pointer to the buffer read. */
        pIncomingPacket->pRemainingData = pContext->networkBuffer.pBuffer;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	6a1a      	ldr	r2, [r3, #32]
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	605a      	str	r2, [r3, #4]

        /* Deserialize CONNACK. */
        status = MQTT_DeserializeAck( pIncomingPacket, NULL, pSessionPresent );
 80095a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095a2:	2100      	movs	r1, #0
 80095a4:	6838      	ldr	r0, [r7, #0]
 80095a6:	f000 ffed 	bl	800a584 <MQTT_DeserializeAck>
 80095aa:	4603      	mov	r3, r0
 80095ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If a clean session is requested, a session present should not be set by
     * broker. */
    if( status == MQTTSuccess )
 80095b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d109      	bne.n	80095cc <receiveConnack+0x164>
    {
        if( ( cleanSession == true ) && ( *pSessionPresent == true ) )
 80095b8:	79fb      	ldrb	r3, [r7, #7]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d006      	beq.n	80095cc <receiveConnack+0x164>
 80095be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c0:	781b      	ldrb	r3, [r3, #0]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d002      	beq.n	80095cc <receiveConnack+0x164>
        {
            LogError( ( "Unexpected session present flag in CONNACK response from broker."
                        " CONNECT request with clean session was made with broker." ) );
            status = MQTTBadResponse;
 80095c6:	2305      	movs	r3, #5
 80095c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        LogError( ( "CONNACK recv failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 80095cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80095d0:	4618      	mov	r0, r3
 80095d2:	3728      	adds	r7, #40	@ 0x28
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}
 80095d8:	0801006c 	.word	0x0801006c
 80095dc:	08010bd8 	.word	0x08010bd8
 80095e0:	0800ff90 	.word	0x0800ff90
 80095e4:	0801023c 	.word	0x0801023c
 80095e8:	08010090 	.word	0x08010090

080095ec <handleUncleanSessionResumption>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleUncleanSessionResumption( MQTTContext_t * pContext )
{
 80095ec:	b590      	push	{r4, r7, lr}
 80095ee:	b089      	sub	sp, #36	@ 0x24
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 80095f4:	2300      	movs	r3, #0
 80095f6:	77fb      	strb	r3, [r7, #31]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 80095f8:	2300      	movs	r3, #0
 80095fa:	61bb      	str	r3, [r7, #24]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 80095fc:	2300      	movs	r3, #0
 80095fe:	83bb      	strh	r3, [r7, #28]
    MQTTPublishState_t state = MQTTStateNull;
 8009600:	2300      	movs	r3, #0
 8009602:	75fb      	strb	r3, [r7, #23]
    size_t totalMessageLength = 0;
 8009604:	2300      	movs	r3, #0
 8009606:	613b      	str	r3, [r7, #16]
    uint8_t * pMqttPacket = NULL;
 8009608:	2300      	movs	r3, #0
 800960a:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d106      	bne.n	8009620 <handleUncleanSessionResumption+0x34>
 8009612:	4b33      	ldr	r3, [pc, #204]	@ (80096e0 <handleUncleanSessionResumption+0xf4>)
 8009614:	4a33      	ldr	r2, [pc, #204]	@ (80096e4 <handleUncleanSessionResumption+0xf8>)
 8009616:	f640 11f2 	movw	r1, #2546	@ 0x9f2
 800961a:	4833      	ldr	r0, [pc, #204]	@ (80096e8 <handleUncleanSessionResumption+0xfc>)
 800961c:	f004 fdbc 	bl	800e198 <__assert_func>

    /* Get the next packet ID for which a PUBREL need to be resent. */
    packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 8009620:	f107 0217 	add.w	r2, r7, #23
 8009624:	f107 0318 	add.w	r3, r7, #24
 8009628:	4619      	mov	r1, r3
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f001 fe1b 	bl	800b266 <MQTT_PubrelToResend>
 8009630:	4603      	mov	r3, r0
 8009632:	83bb      	strh	r3, [r7, #28]

    /* Resend all the PUBREL acks after session is reestablished. */
    while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 8009634:	e011      	b.n	800965a <handleUncleanSessionResumption+0x6e>
           ( status == MQTTSuccess ) )
    {
        status = sendPublishAcks( pContext, packetId, state );
 8009636:	7dfa      	ldrb	r2, [r7, #23]
 8009638:	8bbb      	ldrh	r3, [r7, #28]
 800963a:	4619      	mov	r1, r3
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f7ff fc71 	bl	8008f24 <sendPublishAcks>
 8009642:	4603      	mov	r3, r0
 8009644:	77fb      	strb	r3, [r7, #31]

        packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 8009646:	f107 0217 	add.w	r2, r7, #23
 800964a:	f107 0318 	add.w	r3, r7, #24
 800964e:	4619      	mov	r1, r3
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	f001 fe08 	bl	800b266 <MQTT_PubrelToResend>
 8009656:	4603      	mov	r3, r0
 8009658:	83bb      	strh	r3, [r7, #28]
    while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800965a:	8bbb      	ldrh	r3, [r7, #28]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d002      	beq.n	8009666 <handleUncleanSessionResumption+0x7a>
 8009660:	7ffb      	ldrb	r3, [r7, #31]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d0e7      	beq.n	8009636 <handleUncleanSessionResumption+0x4a>
    }

    if( ( status == MQTTSuccess ) &&
 8009666:	7ffb      	ldrb	r3, [r7, #31]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d134      	bne.n	80096d6 <handleUncleanSessionResumption+0xea>
        ( pContext->retrieveFunction != NULL ) )
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
    if( ( status == MQTTSuccess ) &&
 8009670:	2b00      	cmp	r3, #0
 8009672:	d030      	beq.n	80096d6 <handleUncleanSessionResumption+0xea>
    {
        cursor = MQTT_STATE_CURSOR_INITIALIZER;
 8009674:	2300      	movs	r3, #0
 8009676:	61bb      	str	r3, [r7, #24]

        /* Resend all the PUBLISH for which PUBACK/PUBREC is not received
         * after session is reestablished. */
        do
        {
            packetId = MQTT_PublishToResend( pContext, &cursor );
 8009678:	f107 0318 	add.w	r3, r7, #24
 800967c:	4619      	mov	r1, r3
 800967e:	6878      	ldr	r0, [r7, #4]
 8009680:	f001 fe1f 	bl	800b2c2 <MQTT_PublishToResend>
 8009684:	4603      	mov	r3, r0
 8009686:	83bb      	strh	r3, [r7, #28]

            if( packetId != MQTT_PACKET_ID_INVALID )
 8009688:	8bbb      	ldrh	r3, [r7, #28]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d01d      	beq.n	80096ca <handleUncleanSessionResumption+0xde>
            {
                if( pContext->retrieveFunction( pContext, packetId, &pMqttPacket, &totalMessageLength ) != true )
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 8009692:	f107 0310 	add.w	r3, r7, #16
 8009696:	f107 020c 	add.w	r2, r7, #12
 800969a:	8bb9      	ldrh	r1, [r7, #28]
 800969c:	6878      	ldr	r0, [r7, #4]
 800969e:	47a0      	blx	r4
 80096a0:	4603      	mov	r3, r0
 80096a2:	f083 0301 	eor.w	r3, r3, #1
 80096a6:	b2db      	uxtb	r3, r3
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d002      	beq.n	80096b2 <handleUncleanSessionResumption+0xc6>
                {
                    status = MQTTPublishRetrieveFailed;
 80096ac:	2310      	movs	r3, #16
 80096ae:	77fb      	strb	r3, [r7, #31]
                    break;
 80096b0:	e011      	b.n	80096d6 <handleUncleanSessionResumption+0xea>
                }

                MQTT_PRE_STATE_UPDATE_HOOK( pContext );

                if( sendBuffer( pContext, pMqttPacket, totalMessageLength ) != ( int32_t ) totalMessageLength )
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	693a      	ldr	r2, [r7, #16]
 80096b6:	4619      	mov	r1, r3
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f7ff f9a3 	bl	8008a04 <sendBuffer>
 80096be:	4603      	mov	r3, r0
 80096c0:	693a      	ldr	r2, [r7, #16]
 80096c2:	4293      	cmp	r3, r2
 80096c4:	d001      	beq.n	80096ca <handleUncleanSessionResumption+0xde>
                {
                    status = MQTTSendFailed;
 80096c6:	2303      	movs	r3, #3
 80096c8:	77fb      	strb	r3, [r7, #31]
                }

                MQTT_POST_STATE_UPDATE_HOOK( pContext );
            }
        } while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 80096ca:	8bbb      	ldrh	r3, [r7, #28]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d002      	beq.n	80096d6 <handleUncleanSessionResumption+0xea>
 80096d0:	7ffb      	ldrb	r3, [r7, #31]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d0d0      	beq.n	8009678 <handleUncleanSessionResumption+0x8c>
                 ( status == MQTTSuccess ) );
    }

    return status;
 80096d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80096d8:	4618      	mov	r0, r3
 80096da:	3724      	adds	r7, #36	@ 0x24
 80096dc:	46bd      	mov	sp, r7
 80096de:	bd90      	pop	{r4, r7, pc}
 80096e0:	0801006c 	.word	0x0801006c
 80096e4:	08010be8 	.word	0x08010be8
 80096e8:	0800ff90 	.word	0x0800ff90

080096ec <handleCleanSession>:

static MQTTStatus_t handleCleanSession( MQTTContext_t * pContext )
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b084      	sub	sp, #16
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 80096f4:	2300      	movs	r3, #0
 80096f6:	73fb      	strb	r3, [r7, #15]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 80096f8:	2300      	movs	r3, #0
 80096fa:	60bb      	str	r3, [r7, #8]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 80096fc:	2300      	movs	r3, #0
 80096fe:	81bb      	strh	r3, [r7, #12]

    assert( pContext != NULL );
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d106      	bne.n	8009714 <handleCleanSession+0x28>
 8009706:	4b25      	ldr	r3, [pc, #148]	@ (800979c <handleCleanSession+0xb0>)
 8009708:	4a25      	ldr	r2, [pc, #148]	@ (80097a0 <handleCleanSession+0xb4>)
 800970a:	f640 2129 	movw	r1, #2601	@ 0xa29
 800970e:	4825      	ldr	r0, [pc, #148]	@ (80097a4 <handleCleanSession+0xb8>)
 8009710:	f004 fd42 	bl	800e198 <__assert_func>

    /* Reset the index and clear the buffer when a new session is established. */
    pContext->index = 0;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2200      	movs	r2, #0
 8009718:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) memset( pContext->networkBuffer.pBuffer, 0, pContext->networkBuffer.size );
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6a18      	ldr	r0, [r3, #32]
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009722:	461a      	mov	r2, r3
 8009724:	2100      	movs	r1, #0
 8009726:	f004 ffbd 	bl	800e6a4 <memset>

    if( pContext->clearFunction != NULL )
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800972e:	2b00      	cmp	r3, #0
 8009730:	d015      	beq.n	800975e <handleCleanSession+0x72>
    {
        cursor = MQTT_STATE_CURSOR_INITIALIZER;
 8009732:	2300      	movs	r3, #0
 8009734:	60bb      	str	r3, [r7, #8]

        /* Resend all the PUBLISH for which PUBACK/PUBREC is not received
         * after session is reestablished. */
        do
        {
            packetId = MQTT_PublishToResend( pContext, &cursor );
 8009736:	f107 0308 	add.w	r3, r7, #8
 800973a:	4619      	mov	r1, r3
 800973c:	6878      	ldr	r0, [r7, #4]
 800973e:	f001 fdc0 	bl	800b2c2 <MQTT_PublishToResend>
 8009742:	4603      	mov	r3, r0
 8009744:	81bb      	strh	r3, [r7, #12]

            if( packetId != MQTT_PACKET_ID_INVALID )
 8009746:	89bb      	ldrh	r3, [r7, #12]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d005      	beq.n	8009758 <handleCleanSession+0x6c>
            {
                pContext->clearFunction( pContext, packetId );
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009750:	89ba      	ldrh	r2, [r7, #12]
 8009752:	4611      	mov	r1, r2
 8009754:	6878      	ldr	r0, [r7, #4]
 8009756:	4798      	blx	r3
            }
        } while( packetId != MQTT_PACKET_ID_INVALID );
 8009758:	89bb      	ldrh	r3, [r7, #12]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d1eb      	bne.n	8009736 <handleCleanSession+0x4a>
    }

    if( pContext->outgoingPublishRecordMaxCount > 0U )
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	689b      	ldr	r3, [r3, #8]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d008      	beq.n	8009778 <handleCleanSession+0x8c>
    {
        /* Clear any existing records if a new session is established. */
        ( void ) memset( pContext->outgoingPublishRecords,
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6818      	ldr	r0, [r3, #0]
                         0x00,
                         pContext->outgoingPublishRecordMaxCount * sizeof( *pContext->outgoingPublishRecords ) );
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	689b      	ldr	r3, [r3, #8]
        ( void ) memset( pContext->outgoingPublishRecords,
 800976e:	009b      	lsls	r3, r3, #2
 8009770:	461a      	mov	r2, r3
 8009772:	2100      	movs	r1, #0
 8009774:	f004 ff96 	bl	800e6a4 <memset>
    }

    if( pContext->incomingPublishRecordMaxCount > 0U )
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	68db      	ldr	r3, [r3, #12]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d008      	beq.n	8009792 <handleCleanSession+0xa6>
    {
        ( void ) memset( pContext->incomingPublishRecords,
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6858      	ldr	r0, [r3, #4]
                         0x00,
                         pContext->incomingPublishRecordMaxCount * sizeof( *pContext->incomingPublishRecords ) );
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	68db      	ldr	r3, [r3, #12]
        ( void ) memset( pContext->incomingPublishRecords,
 8009788:	009b      	lsls	r3, r3, #2
 800978a:	461a      	mov	r2, r3
 800978c:	2100      	movs	r1, #0
 800978e:	f004 ff89 	bl	800e6a4 <memset>
    }

    return status;
 8009792:	7bfb      	ldrb	r3, [r7, #15]
}
 8009794:	4618      	mov	r0, r3
 8009796:	3710      	adds	r7, #16
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}
 800979c:	0801006c 	.word	0x0801006c
 80097a0:	08010c08 	.word	0x08010c08
 80097a4:	0800ff90 	.word	0x0800ff90

080097a8 <validatePublishParams>:

static MQTTStatus_t validatePublishParams( const MQTTContext_t * pContext,
                                           const MQTTPublishInfo_t * pPublishInfo,
                                           uint16_t packetId )
{
 80097a8:	b480      	push	{r7}
 80097aa:	b087      	sub	sp, #28
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	60f8      	str	r0, [r7, #12]
 80097b0:	60b9      	str	r1, [r7, #8]
 80097b2:	4613      	mov	r3, r2
 80097b4:	80fb      	strh	r3, [r7, #6]
    MQTTStatus_t status = MQTTSuccess;
 80097b6:	2300      	movs	r3, #0
 80097b8:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pPublishInfo == NULL ) )
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d002      	beq.n	80097c6 <validatePublishParams+0x1e>
 80097c0:	68bb      	ldr	r3, [r7, #8]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d102      	bne.n	80097cc <validatePublishParams+0x24>
    {
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pPublishInfo=%p.",
                    ( void * ) pContext,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 80097c6:	2301      	movs	r3, #1
 80097c8:	75fb      	strb	r3, [r7, #23]
 80097ca:	e01e      	b.n	800980a <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->qos != MQTTQoS0 ) && ( packetId == 0U ) )
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	781b      	ldrb	r3, [r3, #0]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d005      	beq.n	80097e0 <validatePublishParams+0x38>
 80097d4:	88fb      	ldrh	r3, [r7, #6]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d102      	bne.n	80097e0 <validatePublishParams+0x38>
    {
        LogError( ( "Packet Id is 0 for PUBLISH with QoS=%u.",
                    ( unsigned int ) pPublishInfo->qos ) );
        status = MQTTBadParameter;
 80097da:	2301      	movs	r3, #1
 80097dc:	75fb      	strb	r3, [r7, #23]
 80097de:	e014      	b.n	800980a <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->payloadLength > 0U ) && ( pPublishInfo->pPayload == NULL ) )
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	691b      	ldr	r3, [r3, #16]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d006      	beq.n	80097f6 <validatePublishParams+0x4e>
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	68db      	ldr	r3, [r3, #12]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d102      	bne.n	80097f6 <validatePublishParams+0x4e>
    {
        LogError( ( "A nonzero payload length requires a non-NULL payload: "
                    "payloadLength=%lu, pPayload=%p.",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    pPublishInfo->pPayload ) );
        status = MQTTBadParameter;
 80097f0:	2301      	movs	r3, #1
 80097f2:	75fb      	strb	r3, [r7, #23]
 80097f4:	e009      	b.n	800980a <validatePublishParams+0x62>
    }
    else if( ( pContext->outgoingPublishRecords == NULL ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d105      	bne.n	800980a <validatePublishParams+0x62>
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	781b      	ldrb	r3, [r3, #0]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d001      	beq.n	800980a <validatePublishParams+0x62>
    {
        LogError( ( "Trying to publish a QoS > MQTTQoS0 packet when outgoing publishes "
                    "for QoS1/QoS2 have not been enabled. Please, call MQTT_InitStatefulQoS "
                    "to initialize and enable the use of QoS1/QoS2 publishes." ) );
        status = MQTTBadParameter;
 8009806:	2301      	movs	r3, #1
 8009808:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* MISRA else */
    }

    return status;
 800980a:	7dfb      	ldrb	r3, [r7, #23]
}
 800980c:	4618      	mov	r0, r3
 800980e:	371c      	adds	r7, #28
 8009810:	46bd      	mov	sp, r7
 8009812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009816:	4770      	bx	lr

08009818 <MQTT_Init>:
MQTTStatus_t MQTT_Init( MQTTContext_t * pContext,
                        const TransportInterface_t * pTransportInterface,
                        MQTTGetCurrentTimeFunc_t getTimeFunction,
                        MQTTEventCallback_t userCallback,
                        const MQTTFixedBuffer_t * pNetworkBuffer )
{
 8009818:	b590      	push	{r4, r7, lr}
 800981a:	b087      	sub	sp, #28
 800981c:	af00      	add	r7, sp, #0
 800981e:	60f8      	str	r0, [r7, #12]
 8009820:	60b9      	str	r1, [r7, #8]
 8009822:	607a      	str	r2, [r7, #4]
 8009824:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 8009826:	2300      	movs	r3, #0
 8009828:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pTransportInterface == NULL ) ||
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d005      	beq.n	800983c <MQTT_Init+0x24>
 8009830:	68bb      	ldr	r3, [r7, #8]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d002      	beq.n	800983c <MQTT_Init+0x24>
 8009836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009838:	2b00      	cmp	r3, #0
 800983a:	d102      	bne.n	8009842 <MQTT_Init+0x2a>
                    "pTransportInterface=%p, "
                    "pNetworkBuffer=%p",
                    ( void * ) pContext,
                    ( void * ) pTransportInterface,
                    ( void * ) pNetworkBuffer ) );
        status = MQTTBadParameter;
 800983c:	2301      	movs	r3, #1
 800983e:	75fb      	strb	r3, [r7, #23]
 8009840:	e03a      	b.n	80098b8 <MQTT_Init+0xa0>
    }
    else if( getTimeFunction == NULL )
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d102      	bne.n	800984e <MQTT_Init+0x36>
    {
        LogError( ( "Invalid parameter: getTimeFunction is NULL" ) );
        status = MQTTBadParameter;
 8009848:	2301      	movs	r3, #1
 800984a:	75fb      	strb	r3, [r7, #23]
 800984c:	e034      	b.n	80098b8 <MQTT_Init+0xa0>
    }
    else if( userCallback == NULL )
 800984e:	683b      	ldr	r3, [r7, #0]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d102      	bne.n	800985a <MQTT_Init+0x42>
    {
        LogError( ( "Invalid parameter: userCallback is NULL" ) );
        status = MQTTBadParameter;
 8009854:	2301      	movs	r3, #1
 8009856:	75fb      	strb	r3, [r7, #23]
 8009858:	e02e      	b.n	80098b8 <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->recv == NULL )
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d102      	bne.n	8009868 <MQTT_Init+0x50>
    {
        LogError( ( "Invalid parameter: pTransportInterface->recv is NULL" ) );
        status = MQTTBadParameter;
 8009862:	2301      	movs	r3, #1
 8009864:	75fb      	strb	r3, [r7, #23]
 8009866:	e027      	b.n	80098b8 <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->send == NULL )
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d102      	bne.n	8009876 <MQTT_Init+0x5e>
    {
        LogError( ( "Invalid parameter: pTransportInterface->send is NULL" ) );
        status = MQTTBadParameter;
 8009870:	2301      	movs	r3, #1
 8009872:	75fb      	strb	r3, [r7, #23]
 8009874:	e020      	b.n	80098b8 <MQTT_Init+0xa0>
    }
    else
    {
        ( void ) memset( pContext, 0x00, sizeof( MQTTContext_t ) );
 8009876:	225c      	movs	r2, #92	@ 0x5c
 8009878:	2100      	movs	r1, #0
 800987a:	68f8      	ldr	r0, [r7, #12]
 800987c:	f004 ff12 	bl	800e6a4 <memset>

        pContext->connectStatus = MQTTNotConnected;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	2200      	movs	r2, #0
 8009884:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        pContext->transportInterface = *pTransportInterface;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	68ba      	ldr	r2, [r7, #8]
 800988c:	f103 0410 	add.w	r4, r3, #16
 8009890:	4613      	mov	r3, r2
 8009892:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009894:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        pContext->getTime = getTimeFunction;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	687a      	ldr	r2, [r7, #4]
 800989c:	62da      	str	r2, [r3, #44]	@ 0x2c
        pContext->appCallback = userCallback;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	683a      	ldr	r2, [r7, #0]
 80098a2:	631a      	str	r2, [r3, #48]	@ 0x30
        pContext->networkBuffer = *pNetworkBuffer;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80098a8:	3320      	adds	r3, #32
 80098aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80098ae:	e883 0003 	stmia.w	r3, {r0, r1}

        /* Zero is not a valid packet ID per MQTT spec. Start from 1. */
        pContext->nextPacketId = 1;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	2201      	movs	r2, #1
 80098b6:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    return status;
 80098b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	371c      	adds	r7, #28
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd90      	pop	{r4, r7, pc}

080098c2 <MQTT_Connect>:
MQTTStatus_t MQTT_Connect( MQTTContext_t * pContext,
                           const MQTTConnectInfo_t * pConnectInfo,
                           const MQTTPublishInfo_t * pWillInfo,
                           uint32_t timeoutMs,
                           bool * pSessionPresent )
{
 80098c2:	b580      	push	{r7, lr}
 80098c4:	b08e      	sub	sp, #56	@ 0x38
 80098c6:	af02      	add	r7, sp, #8
 80098c8:	60f8      	str	r0, [r7, #12]
 80098ca:	60b9      	str	r1, [r7, #8]
 80098cc:	607a      	str	r2, [r7, #4]
 80098ce:	603b      	str	r3, [r7, #0]
    size_t remainingLength = 0UL, packetSize = 0UL;
 80098d0:	2300      	movs	r3, #0
 80098d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80098d4:	2300      	movs	r3, #0
 80098d6:	627b      	str	r3, [r7, #36]	@ 0x24
    MQTTStatus_t status = MQTTSuccess;
 80098d8:	2300      	movs	r3, #0
 80098da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    MQTTPacketInfo_t incomingPacket = { 0 };
 80098de:	f107 0314 	add.w	r3, r7, #20
 80098e2:	2200      	movs	r2, #0
 80098e4:	601a      	str	r2, [r3, #0]
 80098e6:	605a      	str	r2, [r3, #4]
 80098e8:	609a      	str	r2, [r3, #8]
 80098ea:	60da      	str	r2, [r3, #12]
    MQTTConnectionStatus_t connectStatus;

    incomingPacket.type = ( uint8_t ) 0;
 80098ec:	2300      	movs	r3, #0
 80098ee:	753b      	strb	r3, [r7, #20]

    if( ( pContext == NULL ) || ( pConnectInfo == NULL ) || ( pSessionPresent == NULL ) )
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d005      	beq.n	8009902 <MQTT_Connect+0x40>
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d002      	beq.n	8009902 <MQTT_Connect+0x40>
 80098fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d102      	bne.n	8009908 <MQTT_Connect+0x46>
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pConnectInfo=%p, pSessionPresent=%p.",
                    ( void * ) pContext,
                    ( void * ) pConnectInfo,
                    ( void * ) pSessionPresent ) );
        status = MQTTBadParameter;
 8009902:	2301      	movs	r3, #1
 8009904:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 8009908:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800990c:	2b00      	cmp	r3, #0
 800990e:	d10a      	bne.n	8009926 <MQTT_Connect+0x64>
    {
        /* Get MQTT connect packet size and remaining length. */
        status = MQTT_GetConnectPacketSize( pConnectInfo,
 8009910:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009914:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8009918:	6879      	ldr	r1, [r7, #4]
 800991a:	68b8      	ldr	r0, [r7, #8]
 800991c:	f000 fd22 	bl	800a364 <MQTT_GetConnectPacketSize>
 8009920:	4603      	mov	r3, r0
 8009922:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        LogDebug( ( "CONNECT packet size is %lu and remaining length is %lu.",
                    ( unsigned long ) packetSize,
                    ( unsigned long ) remainingLength ) );
    }

    if( status == MQTTSuccess )
 8009926:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800992a:	2b00      	cmp	r3, #0
 800992c:	d155      	bne.n	80099da <MQTT_Connect+0x118>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8009934:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        if( connectStatus != MQTTNotConnected )
 8009938:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800993c:	2b00      	cmp	r3, #0
 800993e:	d008      	beq.n	8009952 <MQTT_Connect+0x90>
        {
            status = ( connectStatus == MQTTConnected ) ? MQTTStatusConnected : MQTTStatusDisconnectPending;
 8009940:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009944:	2b01      	cmp	r3, #1
 8009946:	d101      	bne.n	800994c <MQTT_Connect+0x8a>
 8009948:	230c      	movs	r3, #12
 800994a:	e000      	b.n	800994e <MQTT_Connect+0x8c>
 800994c:	230e      	movs	r3, #14
 800994e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if( status == MQTTSuccess )
 8009952:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009956:	2b00      	cmp	r3, #0
 8009958:	d108      	bne.n	800996c <MQTT_Connect+0xaa>
        {
            status = sendConnectWithoutCopy( pContext,
 800995a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800995c:	687a      	ldr	r2, [r7, #4]
 800995e:	68b9      	ldr	r1, [r7, #8]
 8009960:	68f8      	ldr	r0, [r7, #12]
 8009962:	f7ff fc6d 	bl	8009240 <sendConnectWithoutCopy>
 8009966:	4603      	mov	r3, r0
 8009968:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                             pWillInfo,
                                             remainingLength );
        }

        /* Read CONNACK from transport layer. */
        if( status == MQTTSuccess )
 800996c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009970:	2b00      	cmp	r3, #0
 8009972:	d10d      	bne.n	8009990 <MQTT_Connect+0xce>
        {
            status = receiveConnack( pContext,
                                     timeoutMs,
                                     pConnectInfo->cleanSession,
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	781a      	ldrb	r2, [r3, #0]
            status = receiveConnack( pContext,
 8009978:	f107 0114 	add.w	r1, r7, #20
 800997c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800997e:	9300      	str	r3, [sp, #0]
 8009980:	460b      	mov	r3, r1
 8009982:	6839      	ldr	r1, [r7, #0]
 8009984:	68f8      	ldr	r0, [r7, #12]
 8009986:	f7ff fd6f 	bl	8009468 <receiveConnack>
 800998a:	4603      	mov	r3, r0
 800998c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                     &incomingPacket,
                                     pSessionPresent );
        }

        if( ( status == MQTTSuccess ) && ( *pSessionPresent != true ) )
 8009990:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009994:	2b00      	cmp	r3, #0
 8009996:	d10c      	bne.n	80099b2 <MQTT_Connect+0xf0>
 8009998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800999a:	781b      	ldrb	r3, [r3, #0]
 800999c:	f083 0301 	eor.w	r3, r3, #1
 80099a0:	b2db      	uxtb	r3, r3
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d005      	beq.n	80099b2 <MQTT_Connect+0xf0>
        {
            status = handleCleanSession( pContext );
 80099a6:	68f8      	ldr	r0, [r7, #12]
 80099a8:	f7ff fea0 	bl	80096ec <handleCleanSession>
 80099ac:	4603      	mov	r3, r0
 80099ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if( status == MQTTSuccess )
 80099b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d10f      	bne.n	80099da <MQTT_Connect+0x118>
        {
            pContext->connectStatus = MQTTConnected;
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	2201      	movs	r2, #1
 80099be:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
            /* Initialize keep-alive fields after a successful connection. */
            pContext->keepAliveIntervalSec = pConnectInfo->keepAliveSeconds;
 80099c2:	68bb      	ldr	r3, [r7, #8]
 80099c4:	885a      	ldrh	r2, [r3, #2]
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
            pContext->waitingForPingResp = false;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	2200      	movs	r2, #0
 80099d0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            pContext->pingReqSendTimeMs = 0U;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	2200      	movs	r2, #0
 80099d8:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    if( ( status == MQTTSuccess ) && ( *pSessionPresent == true ) )
 80099da:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d109      	bne.n	80099f6 <MQTT_Connect+0x134>
 80099e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099e4:	781b      	ldrb	r3, [r3, #0]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d005      	beq.n	80099f6 <MQTT_Connect+0x134>
    {
        /* Resend PUBRELs and PUBLISHES when reestablishing a session */
        status = handleUncleanSessionResumption( pContext );
 80099ea:	68f8      	ldr	r0, [r7, #12]
 80099ec:	f7ff fdfe 	bl	80095ec <handleUncleanSessionResumption>
 80099f0:	4603      	mov	r3, r0
 80099f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 80099f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d013      	beq.n	8009a26 <MQTT_Connect+0x164>
    {
        LogInfo( ( "MQTT connection established with the broker." ) );
    }
    else if( ( status == MQTTStatusConnected ) || ( status == MQTTStatusDisconnectPending ) )
 80099fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009a02:	2b0c      	cmp	r3, #12
 8009a04:	d00f      	beq.n	8009a26 <MQTT_Connect+0x164>
 8009a06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009a0a:	2b0e      	cmp	r3, #14
 8009a0c:	d00b      	beq.n	8009a26 <MQTT_Connect+0x164>
    {
        LogInfo( ( "MQTT Connection is either already established or a disconnect is pending, return status = %s.",
                   MQTT_Status_strerror( status ) ) );
    }
    else if( pContext == NULL )
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d008      	beq.n	8009a26 <MQTT_Connect+0x164>
        LogError( ( "MQTT connection failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        if( pContext->connectStatus == MQTTConnected )
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8009a1a:	2b01      	cmp	r3, #1
 8009a1c:	d103      	bne.n	8009a26 <MQTT_Connect+0x164>
             * the retransmits fail for some reason on an unclean session
             * connection. In this case we need to retry the re-transmits
             * which can only be done using the connect API and that can only
             * be done once we are disconnected, hence we ask the user to
             * call disconnect here */
            pContext->connectStatus = MQTTDisconnectPending;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	2202      	movs	r2, #2
 8009a22:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return status;
 8009a26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	3730      	adds	r7, #48	@ 0x30
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	bd80      	pop	{r7, pc}

08009a32 <MQTT_Publish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Publish( MQTTContext_t * pContext,
                           const MQTTPublishInfo_t * pPublishInfo,
                           uint16_t packetId )
{
 8009a32:	b580      	push	{r7, lr}
 8009a34:	b08c      	sub	sp, #48	@ 0x30
 8009a36:	af02      	add	r7, sp, #8
 8009a38:	60f8      	str	r0, [r7, #12]
 8009a3a:	60b9      	str	r1, [r7, #8]
 8009a3c:	4613      	mov	r3, r2
 8009a3e:	80fb      	strh	r3, [r7, #6]
    size_t headerSize = 0UL;
 8009a40:	2300      	movs	r3, #0
 8009a42:	623b      	str	r3, [r7, #32]
    size_t remainingLength = 0UL;
 8009a44:	2300      	movs	r3, #0
 8009a46:	61fb      	str	r3, [r7, #28]
    size_t packetSize = 0UL;
 8009a48:	2300      	movs	r3, #0
 8009a4a:	61bb      	str	r3, [r7, #24]
    MQTTPublishState_t publishStatus = MQTTStateNull;
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	75fb      	strb	r3, [r7, #23]
     * an extra call to 'send' (in case writev is not defined) to send the
     * topic length.    */
    uint8_t mqttHeader[ 7U ];

    /* Validate arguments. */
    MQTTStatus_t status = validatePublishParams( pContext, pPublishInfo, packetId );
 8009a50:	88fb      	ldrh	r3, [r7, #6]
 8009a52:	461a      	mov	r2, r3
 8009a54:	68b9      	ldr	r1, [r7, #8]
 8009a56:	68f8      	ldr	r0, [r7, #12]
 8009a58:	f7ff fea6 	bl	80097a8 <validatePublishParams>
 8009a5c:	4603      	mov	r3, r0
 8009a5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if( status == MQTTSuccess )
 8009a62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d10a      	bne.n	8009a80 <MQTT_Publish+0x4e>
    {
        /* Get the remaining length and packet size.*/
        status = MQTT_GetPublishPacketSize( pPublishInfo,
 8009a6a:	f107 0218 	add.w	r2, r7, #24
 8009a6e:	f107 031c 	add.w	r3, r7, #28
 8009a72:	4619      	mov	r1, r3
 8009a74:	68b8      	ldr	r0, [r7, #8]
 8009a76:	f000 fd01 	bl	800a47c <MQTT_GetPublishPacketSize>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                            &remainingLength,
                                            &packetSize );
    }

    if( status == MQTTSuccess )
 8009a80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d10a      	bne.n	8009a9e <MQTT_Publish+0x6c>
    {
        status = MQTT_SerializePublishHeaderWithoutTopic( pPublishInfo,
 8009a88:	69f9      	ldr	r1, [r7, #28]
 8009a8a:	f107 0320 	add.w	r3, r7, #32
 8009a8e:	f107 0210 	add.w	r2, r7, #16
 8009a92:	68b8      	ldr	r0, [r7, #8]
 8009a94:	f000 f972 	bl	8009d7c <MQTT_SerializePublishHeaderWithoutTopic>
 8009a98:	4603      	mov	r3, r0
 8009a9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                                          remainingLength,
                                                          mqttHeader,
                                                          &headerSize );
    }

    if( status == MQTTSuccess )
 8009a9e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d155      	bne.n	8009b52 <MQTT_Publish+0x120>
    {
        /* Take the mutex as multiple send calls are required for sending this
         * packet. */
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8009aac:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

        if( connectStatus != MQTTConnected )
 8009ab0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	d008      	beq.n	8009aca <MQTT_Publish+0x98>
        {
            status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 8009ab8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d101      	bne.n	8009ac4 <MQTT_Publish+0x92>
 8009ac0:	230d      	movs	r3, #13
 8009ac2:	e000      	b.n	8009ac6 <MQTT_Publish+0x94>
 8009ac4:	230e      	movs	r3, #14
 8009ac6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if( ( status == MQTTSuccess ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 8009aca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d118      	bne.n	8009b04 <MQTT_Publish+0xd2>
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	781b      	ldrb	r3, [r3, #0]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d014      	beq.n	8009b04 <MQTT_Publish+0xd2>
        {
            /* Set the flag so that the corresponding hook can be called later. */

            status = MQTT_ReserveState( pContext,
                                        packetId,
                                        pPublishInfo->qos );
 8009ada:	68bb      	ldr	r3, [r7, #8]
 8009adc:	781a      	ldrb	r2, [r3, #0]
            status = MQTT_ReserveState( pContext,
 8009ade:	88fb      	ldrh	r3, [r7, #6]
 8009ae0:	4619      	mov	r1, r3
 8009ae2:	68f8      	ldr	r0, [r7, #12]
 8009ae4:	f001 fa78 	bl	800afd8 <MQTT_ReserveState>
 8009ae8:	4603      	mov	r3, r0
 8009aea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            /* State already exists for a duplicate packet.
             * If a state doesn't exist, it will be handled as a new publish in
             * state engine. */
            if( ( status == MQTTStateCollision ) && ( pPublishInfo->dup == true ) )
 8009aee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009af2:	2b09      	cmp	r3, #9
 8009af4:	d106      	bne.n	8009b04 <MQTT_Publish+0xd2>
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	789b      	ldrb	r3, [r3, #2]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d002      	beq.n	8009b04 <MQTT_Publish+0xd2>
            {
                status = MQTTSuccess;
 8009afe:	2300      	movs	r3, #0
 8009b00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }

        if( status == MQTTSuccess )
 8009b04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d10c      	bne.n	8009b26 <MQTT_Publish+0xf4>
        {
            status = sendPublishWithoutCopy( pContext,
 8009b0c:	6a39      	ldr	r1, [r7, #32]
 8009b0e:	f107 0210 	add.w	r2, r7, #16
 8009b12:	88fb      	ldrh	r3, [r7, #6]
 8009b14:	9300      	str	r3, [sp, #0]
 8009b16:	460b      	mov	r3, r1
 8009b18:	68b9      	ldr	r1, [r7, #8]
 8009b1a:	68f8      	ldr	r0, [r7, #12]
 8009b1c:	f7ff face 	bl	80090bc <sendPublishWithoutCopy>
 8009b20:	4603      	mov	r3, r0
 8009b22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                             mqttHeader,
                                             headerSize,
                                             packetId );
        }

        if( ( status == MQTTSuccess ) &&
 8009b26:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d111      	bne.n	8009b52 <MQTT_Publish+0x120>
            ( pPublishInfo->qos > MQTTQoS0 ) )
 8009b2e:	68bb      	ldr	r3, [r7, #8]
 8009b30:	781b      	ldrb	r3, [r3, #0]
        if( ( status == MQTTSuccess ) &&
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d00d      	beq.n	8009b52 <MQTT_Publish+0x120>
            /* Update state machine after PUBLISH is sent.
             * Only to be done for QoS1 or QoS2. */
            status = MQTT_UpdateStatePublish( pContext,
                                              packetId,
                                              MQTT_SEND,
                                              pPublishInfo->qos,
 8009b36:	68bb      	ldr	r3, [r7, #8]
 8009b38:	781a      	ldrb	r2, [r3, #0]
            status = MQTT_UpdateStatePublish( pContext,
 8009b3a:	88f9      	ldrh	r1, [r7, #6]
 8009b3c:	f107 0317 	add.w	r3, r7, #23
 8009b40:	9300      	str	r3, [sp, #0]
 8009b42:	4613      	mov	r3, r2
 8009b44:	2200      	movs	r2, #0
 8009b46:	68f8      	ldr	r0, [r7, #12]
 8009b48:	f001 fa9f 	bl	800b08a <MQTT_UpdateStatePublish>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        LogError( ( "MQTT PUBLISH failed with status %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 8009b52:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009b56:	4618      	mov	r0, r3
 8009b58:	3728      	adds	r7, #40	@ 0x28
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	bd80      	pop	{r7, pc}

08009b5e <remainingLengthEncodedSize>:
static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp );

/*-----------------------------------------------------------*/

static size_t remainingLengthEncodedSize( size_t length )
{
 8009b5e:	b480      	push	{r7}
 8009b60:	b085      	sub	sp, #20
 8009b62:	af00      	add	r7, sp, #0
 8009b64:	6078      	str	r0, [r7, #4]

    /* Determine how many bytes are needed to encode length.
     * The values below are taken from the MQTT 3.1.1 spec. */

    /* 1 byte is needed to encode lengths between 0 and 127. */
    if( length < 128U )
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	2b7f      	cmp	r3, #127	@ 0x7f
 8009b6a:	d802      	bhi.n	8009b72 <remainingLengthEncodedSize+0x14>
    {
        encodedSize = 1U;
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	60fb      	str	r3, [r7, #12]
 8009b70:	e00f      	b.n	8009b92 <remainingLengthEncodedSize+0x34>
    }
    /* 2 bytes are needed to encode lengths between 128 and 16,383. */
    else if( length < 16384U )
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009b78:	d202      	bcs.n	8009b80 <remainingLengthEncodedSize+0x22>
    {
        encodedSize = 2U;
 8009b7a:	2302      	movs	r3, #2
 8009b7c:	60fb      	str	r3, [r7, #12]
 8009b7e:	e008      	b.n	8009b92 <remainingLengthEncodedSize+0x34>
    }
    /* 3 bytes are needed to encode lengths between 16,384 and 2,097,151. */
    else if( length < 2097152U )
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009b86:	d202      	bcs.n	8009b8e <remainingLengthEncodedSize+0x30>
    {
        encodedSize = 3U;
 8009b88:	2303      	movs	r3, #3
 8009b8a:	60fb      	str	r3, [r7, #12]
 8009b8c:	e001      	b.n	8009b92 <remainingLengthEncodedSize+0x34>
    }
    /* 4 bytes are needed to encode lengths between 2,097,152 and 268,435,455. */
    else
    {
        encodedSize = 4U;
 8009b8e:	2304      	movs	r3, #4
 8009b90:	60fb      	str	r3, [r7, #12]

    LogDebug( ( "Encoded size for length %lu is %lu bytes.",
                ( unsigned long ) length,
                ( unsigned long ) encodedSize ) );

    return encodedSize;
 8009b92:	68fb      	ldr	r3, [r7, #12]
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	3714      	adds	r7, #20
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9e:	4770      	bx	lr

08009ba0 <encodeRemainingLength>:

/*-----------------------------------------------------------*/

static uint8_t * encodeRemainingLength( uint8_t * pDestination,
                                        size_t length )
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b086      	sub	sp, #24
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
 8009ba8:	6039      	str	r1, [r7, #0]
    uint8_t lengthByte;
    uint8_t * pLengthEnd = NULL;
 8009baa:	2300      	movs	r3, #0
 8009bac:	613b      	str	r3, [r7, #16]
    size_t remainingLength = length;
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	60fb      	str	r3, [r7, #12]

    assert( pDestination != NULL );
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d106      	bne.n	8009bc6 <encodeRemainingLength+0x26>
 8009bb8:	4b12      	ldr	r3, [pc, #72]	@ (8009c04 <encodeRemainingLength+0x64>)
 8009bba:	4a13      	ldr	r2, [pc, #76]	@ (8009c08 <encodeRemainingLength+0x68>)
 8009bbc:	f240 11f3 	movw	r1, #499	@ 0x1f3
 8009bc0:	4812      	ldr	r0, [pc, #72]	@ (8009c0c <encodeRemainingLength+0x6c>)
 8009bc2:	f004 fae9 	bl	800e198 <__assert_func>

    pLengthEnd = pDestination;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	613b      	str	r3, [r7, #16]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        lengthByte = ( uint8_t ) ( remainingLength % 128U );
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	b2db      	uxtb	r3, r3
 8009bce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009bd2:	75fb      	strb	r3, [r7, #23]
        remainingLength = remainingLength / 128U;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	09db      	lsrs	r3, r3, #7
 8009bd8:	60fb      	str	r3, [r7, #12]

        /* Set the high bit of this byte, indicating that there's more data. */
        if( remainingLength > 0U )
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d003      	beq.n	8009be8 <encodeRemainingLength+0x48>
        {
            UINT8_SET_BIT( lengthByte, 7 );
 8009be0:	7dfb      	ldrb	r3, [r7, #23]
 8009be2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009be6:	75fb      	strb	r3, [r7, #23]
        }

        /* Output a single encoded byte. */
        *pLengthEnd = lengthByte;
 8009be8:	693b      	ldr	r3, [r7, #16]
 8009bea:	7dfa      	ldrb	r2, [r7, #23]
 8009bec:	701a      	strb	r2, [r3, #0]
        pLengthEnd++;
 8009bee:	693b      	ldr	r3, [r7, #16]
 8009bf0:	3301      	adds	r3, #1
 8009bf2:	613b      	str	r3, [r7, #16]
    } while( remainingLength > 0U );
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d1e7      	bne.n	8009bca <encodeRemainingLength+0x2a>

    return pLengthEnd;
 8009bfa:	693b      	ldr	r3, [r7, #16]
}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	3718      	adds	r7, #24
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}
 8009c04:	0801048c 	.word	0x0801048c
 8009c08:	08010c1c 	.word	0x08010c1c
 8009c0c:	080104a4 	.word	0x080104a4

08009c10 <encodeString>:
/*-----------------------------------------------------------*/

static uint8_t * encodeString( uint8_t * pDestination,
                               const char * pSource,
                               uint16_t sourceLength )
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b086      	sub	sp, #24
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	60f8      	str	r0, [r7, #12]
 8009c18:	60b9      	str	r1, [r7, #8]
 8009c1a:	4613      	mov	r3, r2
 8009c1c:	80fb      	strh	r3, [r7, #6]
    uint8_t * pBuffer = NULL;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	617b      	str	r3, [r7, #20]

    assert( pDestination != NULL );
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d106      	bne.n	8009c36 <encodeString+0x26>
 8009c28:	4b15      	ldr	r3, [pc, #84]	@ (8009c80 <encodeString+0x70>)
 8009c2a:	4a16      	ldr	r2, [pc, #88]	@ (8009c84 <encodeString+0x74>)
 8009c2c:	f240 2113 	movw	r1, #531	@ 0x213
 8009c30:	4815      	ldr	r0, [pc, #84]	@ (8009c88 <encodeString+0x78>)
 8009c32:	f004 fab1 	bl	800e198 <__assert_func>

    pBuffer = pDestination;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	617b      	str	r3, [r7, #20]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pBuffer = UINT16_HIGH_BYTE( sourceLength );
 8009c3a:	88fb      	ldrh	r3, [r7, #6]
 8009c3c:	0a1b      	lsrs	r3, r3, #8
 8009c3e:	b29b      	uxth	r3, r3
 8009c40:	b2da      	uxtb	r2, r3
 8009c42:	697b      	ldr	r3, [r7, #20]
 8009c44:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 8009c46:	697b      	ldr	r3, [r7, #20]
 8009c48:	3301      	adds	r3, #1
 8009c4a:	617b      	str	r3, [r7, #20]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pBuffer = UINT16_LOW_BYTE( sourceLength );
 8009c4c:	88fb      	ldrh	r3, [r7, #6]
 8009c4e:	b2da      	uxtb	r2, r3
 8009c50:	697b      	ldr	r3, [r7, #20]
 8009c52:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 8009c54:	697b      	ldr	r3, [r7, #20]
 8009c56:	3301      	adds	r3, #1
 8009c58:	617b      	str	r3, [r7, #20]

    /* Copy the string into pBuffer. */
    if( pSource != NULL )
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d005      	beq.n	8009c6c <encodeString+0x5c>
    {
        ( void ) memcpy( ( void * ) pBuffer, ( const void * ) pSource, sourceLength );
 8009c60:	88fb      	ldrh	r3, [r7, #6]
 8009c62:	461a      	mov	r2, r3
 8009c64:	68b9      	ldr	r1, [r7, #8]
 8009c66:	6978      	ldr	r0, [r7, #20]
 8009c68:	f004 fe7b 	bl	800e962 <memcpy>
    }

    /* Return the pointer to the end of the encoded string. */
    pBuffer = &pBuffer[ sourceLength ];
 8009c6c:	88fb      	ldrh	r3, [r7, #6]
 8009c6e:	697a      	ldr	r2, [r7, #20]
 8009c70:	4413      	add	r3, r2
 8009c72:	617b      	str	r3, [r7, #20]

    return pBuffer;
 8009c74:	697b      	ldr	r3, [r7, #20]
}
 8009c76:	4618      	mov	r0, r3
 8009c78:	3718      	adds	r7, #24
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	bd80      	pop	{r7, pc}
 8009c7e:	bf00      	nop
 8009c80:	0801048c 	.word	0x0801048c
 8009c84:	08010c34 	.word	0x08010c34
 8009c88:	080104a4 	.word	0x080104a4

08009c8c <calculatePublishPacketSize>:
/*-----------------------------------------------------------*/

static bool calculatePublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b088      	sub	sp, #32
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	60f8      	str	r0, [r7, #12]
 8009c94:	60b9      	str	r1, [r7, #8]
 8009c96:	607a      	str	r2, [r7, #4]
    bool status = true;
 8009c98:	2301      	movs	r3, #1
 8009c9a:	77fb      	strb	r3, [r7, #31]
    size_t packetSize = 0, payloadLimit = 0;
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	61bb      	str	r3, [r7, #24]
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	617b      	str	r3, [r7, #20]

    assert( pPublishInfo != NULL );
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d106      	bne.n	8009cb8 <calculatePublishPacketSize+0x2c>
 8009caa:	4b2e      	ldr	r3, [pc, #184]	@ (8009d64 <calculatePublishPacketSize+0xd8>)
 8009cac:	4a2e      	ldr	r2, [pc, #184]	@ (8009d68 <calculatePublishPacketSize+0xdc>)
 8009cae:	f44f 710d 	mov.w	r1, #564	@ 0x234
 8009cb2:	482e      	ldr	r0, [pc, #184]	@ (8009d6c <calculatePublishPacketSize+0xe0>)
 8009cb4:	f004 fa70 	bl	800e198 <__assert_func>
    assert( pRemainingLength != NULL );
 8009cb8:	68bb      	ldr	r3, [r7, #8]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d106      	bne.n	8009ccc <calculatePublishPacketSize+0x40>
 8009cbe:	4b2c      	ldr	r3, [pc, #176]	@ (8009d70 <calculatePublishPacketSize+0xe4>)
 8009cc0:	4a29      	ldr	r2, [pc, #164]	@ (8009d68 <calculatePublishPacketSize+0xdc>)
 8009cc2:	f240 2135 	movw	r1, #565	@ 0x235
 8009cc6:	4829      	ldr	r0, [pc, #164]	@ (8009d6c <calculatePublishPacketSize+0xe0>)
 8009cc8:	f004 fa66 	bl	800e198 <__assert_func>
    assert( pPacketSize != NULL );
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d106      	bne.n	8009ce0 <calculatePublishPacketSize+0x54>
 8009cd2:	4b28      	ldr	r3, [pc, #160]	@ (8009d74 <calculatePublishPacketSize+0xe8>)
 8009cd4:	4a24      	ldr	r2, [pc, #144]	@ (8009d68 <calculatePublishPacketSize+0xdc>)
 8009cd6:	f240 2136 	movw	r1, #566	@ 0x236
 8009cda:	4824      	ldr	r0, [pc, #144]	@ (8009d6c <calculatePublishPacketSize+0xe0>)
 8009cdc:	f004 fa5c 	bl	800e198 <__assert_func>

    /* The variable header of a PUBLISH packet always contains the topic name.
     * The first 2 bytes of UTF-8 string contains length of the string.
     */
    packetSize += pPublishInfo->topicNameLength + sizeof( uint16_t );
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	891b      	ldrh	r3, [r3, #8]
 8009ce4:	461a      	mov	r2, r3
 8009ce6:	69bb      	ldr	r3, [r7, #24]
 8009ce8:	4413      	add	r3, r2
 8009cea:	3302      	adds	r3, #2
 8009cec:	61bb      	str	r3, [r7, #24]

    /* The variable header of a QoS 1 or 2 PUBLISH packet contains a 2-byte
     * packet identifier. */
    if( pPublishInfo->qos > MQTTQoS0 )
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	781b      	ldrb	r3, [r3, #0]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d002      	beq.n	8009cfc <calculatePublishPacketSize+0x70>
    {
        packetSize += sizeof( uint16_t );
 8009cf6:	69bb      	ldr	r3, [r7, #24]
 8009cf8:	3302      	adds	r3, #2
 8009cfa:	61bb      	str	r3, [r7, #24]
    }

    /* Calculate the maximum allowed size of the payload for the given parameters.
     * This calculation excludes the "Remaining length" encoding, whose size is not
     * yet known. */
    payloadLimit = MQTT_MAX_REMAINING_LENGTH - packetSize - 1U;
 8009cfc:	69ba      	ldr	r2, [r7, #24]
 8009cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8009d78 <calculatePublishPacketSize+0xec>)
 8009d00:	1a9b      	subs	r3, r3, r2
 8009d02:	617b      	str	r3, [r7, #20]

    /* Ensure that the given payload fits within the calculated limit. */
    if( pPublishInfo->payloadLength > payloadLimit )
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	691b      	ldr	r3, [r3, #16]
 8009d08:	697a      	ldr	r2, [r7, #20]
 8009d0a:	429a      	cmp	r2, r3
 8009d0c:	d202      	bcs.n	8009d14 <calculatePublishPacketSize+0x88>
                    "%lu so as not to exceed the maximum "
                    "remaining length of MQTT 3.1.1 packet( %lu ).",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    ( unsigned long ) payloadLimit,
                    MQTT_MAX_REMAINING_LENGTH ) );
        status = false;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	77fb      	strb	r3, [r7, #31]
 8009d12:	e021      	b.n	8009d58 <calculatePublishPacketSize+0xcc>
    }
    else
    {
        /* Add the length of the PUBLISH payload. At this point, the "Remaining length"
         * has been calculated. */
        packetSize += pPublishInfo->payloadLength;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	691b      	ldr	r3, [r3, #16]
 8009d18:	69ba      	ldr	r2, [r7, #24]
 8009d1a:	4413      	add	r3, r2
 8009d1c:	61bb      	str	r3, [r7, #24]

        /* Now that the "Remaining length" is known, recalculate the payload limit
         * based on the size of its encoding. */
        payloadLimit -= remainingLengthEncodedSize( packetSize );
 8009d1e:	69b8      	ldr	r0, [r7, #24]
 8009d20:	f7ff ff1d 	bl	8009b5e <remainingLengthEncodedSize>
 8009d24:	4602      	mov	r2, r0
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	1a9b      	subs	r3, r3, r2
 8009d2a:	617b      	str	r3, [r7, #20]

        /* Check that the given payload fits within the size allowed by MQTT spec. */
        if( pPublishInfo->payloadLength > payloadLimit )
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	691b      	ldr	r3, [r3, #16]
 8009d30:	697a      	ldr	r2, [r7, #20]
 8009d32:	429a      	cmp	r2, r3
 8009d34:	d202      	bcs.n	8009d3c <calculatePublishPacketSize+0xb0>
                        "%lu so as not to exceed the maximum "
                        "remaining length of MQTT 3.1.1 packet( %lu ).",
                        ( unsigned long ) pPublishInfo->payloadLength,
                        ( unsigned long ) payloadLimit,
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = false;
 8009d36:	2300      	movs	r3, #0
 8009d38:	77fb      	strb	r3, [r7, #31]
 8009d3a:	e00d      	b.n	8009d58 <calculatePublishPacketSize+0xcc>
        }
        else
        {
            /* Set the "Remaining length" output parameter and calculate the full
             * size of the PUBLISH packet. */
            *pRemainingLength = packetSize;
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	69ba      	ldr	r2, [r7, #24]
 8009d40:	601a      	str	r2, [r3, #0]

            packetSize += 1U + remainingLengthEncodedSize( packetSize );
 8009d42:	69b8      	ldr	r0, [r7, #24]
 8009d44:	f7ff ff0b 	bl	8009b5e <remainingLengthEncodedSize>
 8009d48:	4603      	mov	r3, r0
 8009d4a:	3301      	adds	r3, #1
 8009d4c:	69ba      	ldr	r2, [r7, #24]
 8009d4e:	4413      	add	r3, r2
 8009d50:	61bb      	str	r3, [r7, #24]
            *pPacketSize = packetSize;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	69ba      	ldr	r2, [r7, #24]
 8009d56:	601a      	str	r2, [r3, #0]
    }

    LogDebug( ( "PUBLISH packet remaining length=%lu and packet size=%lu.",
                ( unsigned long ) *pRemainingLength,
                ( unsigned long ) *pPacketSize ) );
    return status;
 8009d58:	7ffb      	ldrb	r3, [r7, #31]
}
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	3720      	adds	r7, #32
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bd80      	pop	{r7, pc}
 8009d62:	bf00      	nop
 8009d64:	080104d8 	.word	0x080104d8
 8009d68:	08010c44 	.word	0x08010c44
 8009d6c:	080104a4 	.word	0x080104a4
 8009d70:	080104f0 	.word	0x080104f0
 8009d74:	0801050c 	.word	0x0801050c
 8009d78:	0ffffffe 	.word	0x0ffffffe

08009d7c <MQTT_SerializePublishHeaderWithoutTopic>:

MQTTStatus_t MQTT_SerializePublishHeaderWithoutTopic( const MQTTPublishInfo_t * pPublishInfo,
                                                      size_t remainingLength,
                                                      uint8_t * pBuffer,
                                                      size_t * headerSize )
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b088      	sub	sp, #32
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	60f8      	str	r0, [r7, #12]
 8009d84:	60b9      	str	r1, [r7, #8]
 8009d86:	607a      	str	r2, [r7, #4]
 8009d88:	603b      	str	r3, [r7, #0]
    size_t headerLength;
    uint8_t * pIndex;
    MQTTStatus_t status = MQTTSuccess;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	77bb      	strb	r3, [r7, #30]

    /* The first byte of a PUBLISH packet contains the packet type and flags. */
    uint8_t publishFlags = MQTT_PACKET_TYPE_PUBLISH;
 8009d8e:	2330      	movs	r3, #48	@ 0x30
 8009d90:	77fb      	strb	r3, [r7, #31]

    /* Get the start address of the buffer. */
    pIndex = pBuffer;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	61bb      	str	r3, [r7, #24]

    /* Length of serialized packet = First byte
     *                               + Length of encoded remaining length
     *                               + Encoded topic length. */
    headerLength = 1U + remainingLengthEncodedSize( remainingLength ) + 2U;
 8009d96:	68b8      	ldr	r0, [r7, #8]
 8009d98:	f7ff fee1 	bl	8009b5e <remainingLengthEncodedSize>
 8009d9c:	4603      	mov	r3, r0
 8009d9e:	3303      	adds	r3, #3
 8009da0:	617b      	str	r3, [r7, #20]

    if( pPublishInfo->qos == MQTTQoS1 )
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	781b      	ldrb	r3, [r3, #0]
 8009da6:	2b01      	cmp	r3, #1
 8009da8:	d104      	bne.n	8009db4 <MQTT_SerializePublishHeaderWithoutTopic+0x38>
    {
        LogDebug( ( "Adding QoS as QoS1 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 );
 8009daa:	7ffb      	ldrb	r3, [r7, #31]
 8009dac:	f043 0302 	orr.w	r3, r3, #2
 8009db0:	77fb      	strb	r3, [r7, #31]
 8009db2:	e007      	b.n	8009dc4 <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    }
    else if( pPublishInfo->qos == MQTTQoS2 )
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	781b      	ldrb	r3, [r3, #0]
 8009db8:	2b02      	cmp	r3, #2
 8009dba:	d103      	bne.n	8009dc4 <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    {
        LogDebug( ( "Adding QoS as QoS2 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 );
 8009dbc:	7ffb      	ldrb	r3, [r7, #31]
 8009dbe:	f043 0304 	orr.w	r3, r3, #4
 8009dc2:	77fb      	strb	r3, [r7, #31]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( pPublishInfo->retain == true )
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	785b      	ldrb	r3, [r3, #1]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d003      	beq.n	8009dd4 <MQTT_SerializePublishHeaderWithoutTopic+0x58>
    {
        LogDebug( ( "Adding retain bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 8009dcc:	7ffb      	ldrb	r3, [r7, #31]
 8009dce:	f043 0301 	orr.w	r3, r3, #1
 8009dd2:	77fb      	strb	r3, [r7, #31]
    }

    if( pPublishInfo->dup == true )
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	789b      	ldrb	r3, [r3, #2]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d003      	beq.n	8009de4 <MQTT_SerializePublishHeaderWithoutTopic+0x68>
    {
        LogDebug( ( "Adding dup bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 8009ddc:	7ffb      	ldrb	r3, [r7, #31]
 8009dde:	f043 0308 	orr.w	r3, r3, #8
 8009de2:	77fb      	strb	r3, [r7, #31]
    }

    *pIndex = publishFlags;
 8009de4:	69bb      	ldr	r3, [r7, #24]
 8009de6:	7ffa      	ldrb	r2, [r7, #31]
 8009de8:	701a      	strb	r2, [r3, #0]
    pIndex++;
 8009dea:	69bb      	ldr	r3, [r7, #24]
 8009dec:	3301      	adds	r3, #1
 8009dee:	61bb      	str	r3, [r7, #24]

    /* The "Remaining length" is encoded from the second byte. */
    pIndex = encodeRemainingLength( pIndex, remainingLength );
 8009df0:	68b9      	ldr	r1, [r7, #8]
 8009df2:	69b8      	ldr	r0, [r7, #24]
 8009df4:	f7ff fed4 	bl	8009ba0 <encodeRemainingLength>
 8009df8:	61b8      	str	r0, [r7, #24]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pIndex = UINT16_HIGH_BYTE( pPublishInfo->topicNameLength );
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	891b      	ldrh	r3, [r3, #8]
 8009dfe:	0a1b      	lsrs	r3, r3, #8
 8009e00:	b29b      	uxth	r3, r3
 8009e02:	b2da      	uxtb	r2, r3
 8009e04:	69bb      	ldr	r3, [r7, #24]
 8009e06:	701a      	strb	r2, [r3, #0]
    pIndex++;
 8009e08:	69bb      	ldr	r3, [r7, #24]
 8009e0a:	3301      	adds	r3, #1
 8009e0c:	61bb      	str	r3, [r7, #24]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pIndex = UINT16_LOW_BYTE( pPublishInfo->topicNameLength );
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	891b      	ldrh	r3, [r3, #8]
 8009e12:	b2da      	uxtb	r2, r3
 8009e14:	69bb      	ldr	r3, [r7, #24]
 8009e16:	701a      	strb	r2, [r3, #0]
    pIndex++;
 8009e18:	69bb      	ldr	r3, [r7, #24]
 8009e1a:	3301      	adds	r3, #1
 8009e1c:	61bb      	str	r3, [r7, #24]

    *headerSize = headerLength;
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	697a      	ldr	r2, [r7, #20]
 8009e22:	601a      	str	r2, [r3, #0]

    return status;
 8009e24:	7fbb      	ldrb	r3, [r7, #30]
}
 8009e26:	4618      	mov	r0, r3
 8009e28:	3720      	adds	r7, #32
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	bd80      	pop	{r7, pc}

08009e2e <getRemainingLength>:
    assert( ( ( size_t ) ( pIndex - pFixedBuffer->pBuffer ) ) <= pFixedBuffer->size );
}

static size_t getRemainingLength( TransportRecv_t recvFunc,
                                  NetworkContext_t * pNetworkContext )
{
 8009e2e:	b580      	push	{r7, lr}
 8009e30:	b088      	sub	sp, #32
 8009e32:	af00      	add	r7, sp, #0
 8009e34:	6078      	str	r0, [r7, #4]
 8009e36:	6039      	str	r1, [r7, #0]
    size_t remainingLength = 0, multiplier = 1, bytesDecoded = 0, expectedSize = 0;
 8009e38:	2300      	movs	r3, #0
 8009e3a:	61fb      	str	r3, [r7, #28]
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	61bb      	str	r3, [r7, #24]
 8009e40:	2300      	movs	r3, #0
 8009e42:	617b      	str	r3, [r7, #20]
 8009e44:	2300      	movs	r3, #0
 8009e46:	613b      	str	r3, [r7, #16]
    uint8_t encodedByte = 0;
 8009e48:	2300      	movs	r3, #0
 8009e4a:	72fb      	strb	r3, [r7, #11]
    int32_t bytesReceived = 0;
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	60fb      	str	r3, [r7, #12]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 8009e50:	69bb      	ldr	r3, [r7, #24]
 8009e52:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009e56:	d903      	bls.n	8009e60 <getRemainingLength+0x32>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 8009e58:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009e5c:	61fb      	str	r3, [r7, #28]
 8009e5e:	e01c      	b.n	8009e9a <getRemainingLength+0x6c>
        }
        else
        {
            bytesReceived = recvFunc( pNetworkContext, &encodedByte, 1U );
 8009e60:	f107 010b 	add.w	r1, r7, #11
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2201      	movs	r2, #1
 8009e68:	6838      	ldr	r0, [r7, #0]
 8009e6a:	4798      	blx	r3
 8009e6c:	60f8      	str	r0, [r7, #12]

            if( bytesReceived == 1 )
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	2b01      	cmp	r3, #1
 8009e72:	d10f      	bne.n	8009e94 <getRemainingLength+0x66>
            {
                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 8009e74:	7afb      	ldrb	r3, [r7, #11]
 8009e76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009e7a:	69ba      	ldr	r2, [r7, #24]
 8009e7c:	fb02 f303 	mul.w	r3, r2, r3
 8009e80:	69fa      	ldr	r2, [r7, #28]
 8009e82:	4413      	add	r3, r2
 8009e84:	61fb      	str	r3, [r7, #28]
                multiplier *= 128U;
 8009e86:	69bb      	ldr	r3, [r7, #24]
 8009e88:	01db      	lsls	r3, r3, #7
 8009e8a:	61bb      	str	r3, [r7, #24]
                bytesDecoded++;
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	3301      	adds	r3, #1
 8009e90:	617b      	str	r3, [r7, #20]
 8009e92:	e002      	b.n	8009e9a <getRemainingLength+0x6c>
            }
            else
            {
                remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 8009e94:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009e98:	61fb      	str	r3, [r7, #28]
            }
        }

        if( remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 8009e9a:	69fb      	ldr	r3, [r7, #28]
 8009e9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009ea0:	d004      	beq.n	8009eac <getRemainingLength+0x7e>
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 8009ea2:	7afb      	ldrb	r3, [r7, #11]
 8009ea4:	b25b      	sxtb	r3, r3
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	dbd2      	blt.n	8009e50 <getRemainingLength+0x22>
 8009eaa:	e000      	b.n	8009eae <getRemainingLength+0x80>
            break;
 8009eac:	bf00      	nop

    /* Check that the decoded remaining length conforms to the MQTT specification. */
    if( remainingLength != MQTT_REMAINING_LENGTH_INVALID )
 8009eae:	69fb      	ldr	r3, [r7, #28]
 8009eb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009eb4:	d00a      	beq.n	8009ecc <getRemainingLength+0x9e>
    {
        expectedSize = remainingLengthEncodedSize( remainingLength );
 8009eb6:	69f8      	ldr	r0, [r7, #28]
 8009eb8:	f7ff fe51 	bl	8009b5e <remainingLengthEncodedSize>
 8009ebc:	6138      	str	r0, [r7, #16]

        if( bytesDecoded != expectedSize )
 8009ebe:	697a      	ldr	r2, [r7, #20]
 8009ec0:	693b      	ldr	r3, [r7, #16]
 8009ec2:	429a      	cmp	r2, r3
 8009ec4:	d002      	beq.n	8009ecc <getRemainingLength+0x9e>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 8009ec6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009eca:	61fb      	str	r3, [r7, #28]
        }
    }

    return remainingLength;
 8009ecc:	69fb      	ldr	r3, [r7, #28]
}
 8009ece:	4618      	mov	r0, r3
 8009ed0:	3720      	adds	r7, #32
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bd80      	pop	{r7, pc}

08009ed6 <incomingPacketValid>:
}

/*-----------------------------------------------------------*/

static bool incomingPacketValid( uint8_t packetType )
{
 8009ed6:	b480      	push	{r7}
 8009ed8:	b085      	sub	sp, #20
 8009eda:	af00      	add	r7, sp, #0
 8009edc:	4603      	mov	r3, r0
 8009ede:	71fb      	strb	r3, [r7, #7]
    bool status = false;
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	73fb      	strb	r3, [r7, #15]

    /* Check packet type. Mask out lower bits to ignore flags. */
    switch( packetType & 0xF0U )
 8009ee4:	79fb      	ldrb	r3, [r7, #7]
 8009ee6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009eea:	2bd0      	cmp	r3, #208	@ 0xd0
 8009eec:	d01d      	beq.n	8009f2a <incomingPacketValid+0x54>
 8009eee:	2bd0      	cmp	r3, #208	@ 0xd0
 8009ef0:	d826      	bhi.n	8009f40 <incomingPacketValid+0x6a>
 8009ef2:	2bb0      	cmp	r3, #176	@ 0xb0
 8009ef4:	d019      	beq.n	8009f2a <incomingPacketValid+0x54>
 8009ef6:	2bb0      	cmp	r3, #176	@ 0xb0
 8009ef8:	d822      	bhi.n	8009f40 <incomingPacketValid+0x6a>
 8009efa:	2b90      	cmp	r3, #144	@ 0x90
 8009efc:	d015      	beq.n	8009f2a <incomingPacketValid+0x54>
 8009efe:	2b90      	cmp	r3, #144	@ 0x90
 8009f00:	d81e      	bhi.n	8009f40 <incomingPacketValid+0x6a>
 8009f02:	2b70      	cmp	r3, #112	@ 0x70
 8009f04:	d011      	beq.n	8009f2a <incomingPacketValid+0x54>
 8009f06:	2b70      	cmp	r3, #112	@ 0x70
 8009f08:	d81a      	bhi.n	8009f40 <incomingPacketValid+0x6a>
 8009f0a:	2b60      	cmp	r3, #96	@ 0x60
 8009f0c:	d010      	beq.n	8009f30 <incomingPacketValid+0x5a>
 8009f0e:	2b60      	cmp	r3, #96	@ 0x60
 8009f10:	d816      	bhi.n	8009f40 <incomingPacketValid+0x6a>
 8009f12:	2b50      	cmp	r3, #80	@ 0x50
 8009f14:	d009      	beq.n	8009f2a <incomingPacketValid+0x54>
 8009f16:	2b50      	cmp	r3, #80	@ 0x50
 8009f18:	d812      	bhi.n	8009f40 <incomingPacketValid+0x6a>
 8009f1a:	2b40      	cmp	r3, #64	@ 0x40
 8009f1c:	d005      	beq.n	8009f2a <incomingPacketValid+0x54>
 8009f1e:	2b40      	cmp	r3, #64	@ 0x40
 8009f20:	d80e      	bhi.n	8009f40 <incomingPacketValid+0x6a>
 8009f22:	2b20      	cmp	r3, #32
 8009f24:	d001      	beq.n	8009f2a <incomingPacketValid+0x54>
 8009f26:	2b30      	cmp	r3, #48	@ 0x30
 8009f28:	d10a      	bne.n	8009f40 <incomingPacketValid+0x6a>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBCOMP:
        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
        case MQTT_PACKET_TYPE_PINGRESP:
            status = true;
 8009f2a:	2301      	movs	r3, #1
 8009f2c:	73fb      	strb	r3, [r7, #15]
            break;
 8009f2e:	e00a      	b.n	8009f46 <incomingPacketValid+0x70>

        case ( MQTT_PACKET_TYPE_PUBREL & 0xF0U ):

            /* The second bit of a PUBREL must be set. */
            if( ( packetType & 0x02U ) > 0U )
 8009f30:	79fb      	ldrb	r3, [r7, #7]
 8009f32:	f003 0302 	and.w	r3, r3, #2
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d004      	beq.n	8009f44 <incomingPacketValid+0x6e>
            {
                status = true;
 8009f3a:	2301      	movs	r3, #1
 8009f3c:	73fb      	strb	r3, [r7, #15]
            }

            break;
 8009f3e:	e001      	b.n	8009f44 <incomingPacketValid+0x6e>

        /* Any other packet type is invalid. */
        default:
            LogWarn( ( "Incoming packet invalid: Packet type=%u.",
                       ( unsigned int ) packetType ) );
            break;
 8009f40:	bf00      	nop
 8009f42:	e000      	b.n	8009f46 <incomingPacketValid+0x70>
            break;
 8009f44:	bf00      	nop
    }

    return status;
 8009f46:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	3714      	adds	r7, #20
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f52:	4770      	bx	lr

08009f54 <logConnackResponse>:
}

/*-----------------------------------------------------------*/

static void logConnackResponse( uint8_t responseCode )
{
 8009f54:	b5b0      	push	{r4, r5, r7, lr}
 8009f56:	b088      	sub	sp, #32
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	71fb      	strb	r3, [r7, #7]
    const char * const pConnackResponses[ 6 ] =
 8009f5e:	4b0c      	ldr	r3, [pc, #48]	@ (8009f90 <logConnackResponse+0x3c>)
 8009f60:	f107 0408 	add.w	r4, r7, #8
 8009f64:	461d      	mov	r5, r3
 8009f66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009f68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009f6a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8009f6e:	e884 0003 	stmia.w	r4, {r0, r1}

    /* Avoid unused parameter warning when assert and logs are disabled. */
    ( void ) responseCode;
    ( void ) pConnackResponses;

    assert( responseCode <= 5U );
 8009f72:	79fb      	ldrb	r3, [r7, #7]
 8009f74:	2b05      	cmp	r3, #5
 8009f76:	d906      	bls.n	8009f86 <logConnackResponse+0x32>
 8009f78:	4b06      	ldr	r3, [pc, #24]	@ (8009f94 <logConnackResponse+0x40>)
 8009f7a:	4a07      	ldr	r2, [pc, #28]	@ (8009f98 <logConnackResponse+0x44>)
 8009f7c:	f44f 6185 	mov.w	r1, #1064	@ 0x428
 8009f80:	4806      	ldr	r0, [pc, #24]	@ (8009f9c <logConnackResponse+0x48>)
 8009f82:	f004 f909 	bl	800e198 <__assert_func>
    else
    {
        /* Log an error based on the CONNACK response code. */
        LogError( ( "%s", pConnackResponses[ responseCode ] ) );
    }
}
 8009f86:	bf00      	nop
 8009f88:	3720      	adds	r7, #32
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bdb0      	pop	{r4, r5, r7, pc}
 8009f8e:	bf00      	nop
 8009f90:	0801072c 	.word	0x0801072c
 8009f94:	08010624 	.word	0x08010624
 8009f98:	08010c60 	.word	0x08010c60
 8009f9c:	080104a4 	.word	0x080104a4

08009fa0 <deserializeConnack>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeConnack( const MQTTPacketInfo_t * pConnack,
                                        bool * pSessionPresent )
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b084      	sub	sp, #16
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
 8009fa8:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 8009faa:	2300      	movs	r3, #0
 8009fac:	73fb      	strb	r3, [r7, #15]
    const uint8_t * pRemainingData = NULL;
 8009fae:	2300      	movs	r3, #0
 8009fb0:	60bb      	str	r3, [r7, #8]

    assert( pConnack != NULL );
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d106      	bne.n	8009fc6 <deserializeConnack+0x26>
 8009fb8:	4b29      	ldr	r3, [pc, #164]	@ (800a060 <deserializeConnack+0xc0>)
 8009fba:	4a2a      	ldr	r2, [pc, #168]	@ (800a064 <deserializeConnack+0xc4>)
 8009fbc:	f240 413e 	movw	r1, #1086	@ 0x43e
 8009fc0:	4829      	ldr	r0, [pc, #164]	@ (800a068 <deserializeConnack+0xc8>)
 8009fc2:	f004 f8e9 	bl	800e198 <__assert_func>
    assert( pSessionPresent != NULL );
 8009fc6:	683b      	ldr	r3, [r7, #0]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d106      	bne.n	8009fda <deserializeConnack+0x3a>
 8009fcc:	4b27      	ldr	r3, [pc, #156]	@ (800a06c <deserializeConnack+0xcc>)
 8009fce:	4a25      	ldr	r2, [pc, #148]	@ (800a064 <deserializeConnack+0xc4>)
 8009fd0:	f240 413f 	movw	r1, #1087	@ 0x43f
 8009fd4:	4824      	ldr	r0, [pc, #144]	@ (800a068 <deserializeConnack+0xc8>)
 8009fd6:	f004 f8df 	bl	800e198 <__assert_func>
    pRemainingData = pConnack->pRemainingData;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	685b      	ldr	r3, [r3, #4]
 8009fde:	60bb      	str	r3, [r7, #8]

    /* According to MQTT 3.1.1, the second byte of CONNACK must specify a
     * "Remaining length" of 2. */
    if( pConnack->remainingLength != MQTT_PACKET_CONNACK_REMAINING_LENGTH )
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	689b      	ldr	r3, [r3, #8]
 8009fe4:	2b02      	cmp	r3, #2
 8009fe6:	d002      	beq.n	8009fee <deserializeConnack+0x4e>
    {
        LogError( ( "CONNACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_CONNACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 8009fe8:	2305      	movs	r3, #5
 8009fea:	73fb      	strb	r3, [r7, #15]
 8009fec:	e01a      	b.n	800a024 <deserializeConnack+0x84>
    }

    /* Check the reserved bits in CONNACK. The high 7 bits of the third byte
     * in CONNACK must be 0. */
    else if( ( pRemainingData[ 0 ] | 0x01U ) != 0x01U )
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	781b      	ldrb	r3, [r3, #0]
 8009ff2:	2b01      	cmp	r3, #1
 8009ff4:	d902      	bls.n	8009ffc <deserializeConnack+0x5c>
    {
        LogError( ( "Reserved bits in CONNACK incorrect." ) );

        status = MQTTBadResponse;
 8009ff6:	2305      	movs	r3, #5
 8009ff8:	73fb      	strb	r3, [r7, #15]
 8009ffa:	e013      	b.n	800a024 <deserializeConnack+0x84>
    }
    else
    {
        /* Determine if the "Session Present" bit is set. This is the lowest bit of
         * the third byte in CONNACK. */
        if( ( pRemainingData[ 0 ] & MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	781b      	ldrb	r3, [r3, #0]
 800a000:	f003 0301 	and.w	r3, r3, #1
 800a004:	2b00      	cmp	r3, #0
 800a006:	d00a      	beq.n	800a01e <deserializeConnack+0x7e>
            == MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
        {
            LogDebug( ( "CONNACK session present bit set." ) );
            *pSessionPresent = true;
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	2201      	movs	r2, #1
 800a00c:	701a      	strb	r2, [r3, #0]

            /* MQTT 3.1.1 specifies that the fourth byte in CONNACK must be 0 if the
             * "Session Present" bit is set. */
            if( pRemainingData[ 1 ] != 0U )
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	3301      	adds	r3, #1
 800a012:	781b      	ldrb	r3, [r3, #0]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d005      	beq.n	800a024 <deserializeConnack+0x84>
            {
                LogError( ( "Session Present bit is set, but connect return code in CONNACK is %u (nonzero).",
                            ( unsigned int ) pRemainingData[ 1 ] ) );
                status = MQTTBadResponse;
 800a018:	2305      	movs	r3, #5
 800a01a:	73fb      	strb	r3, [r7, #15]
 800a01c:	e002      	b.n	800a024 <deserializeConnack+0x84>
            }
        }
        else
        {
            LogDebug( ( "CONNACK session present bit not set." ) );
            *pSessionPresent = false;
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	2200      	movs	r2, #0
 800a022:	701a      	strb	r2, [r3, #0]
        }
    }

    if( status == MQTTSuccess )
 800a024:	7bfb      	ldrb	r3, [r7, #15]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d114      	bne.n	800a054 <deserializeConnack+0xb4>
    {
        /* In MQTT 3.1.1, only values 0 through 5 are valid CONNACK response codes. */
        if( pRemainingData[ 1 ] > 5U )
 800a02a:	68bb      	ldr	r3, [r7, #8]
 800a02c:	3301      	adds	r3, #1
 800a02e:	781b      	ldrb	r3, [r3, #0]
 800a030:	2b05      	cmp	r3, #5
 800a032:	d902      	bls.n	800a03a <deserializeConnack+0x9a>
        {
            LogError( ( "CONNACK response %u is invalid.",
                        ( unsigned int ) pRemainingData[ 1 ] ) );

            status = MQTTBadResponse;
 800a034:	2305      	movs	r3, #5
 800a036:	73fb      	strb	r3, [r7, #15]
 800a038:	e00c      	b.n	800a054 <deserializeConnack+0xb4>
        }
        else
        {
            /* Print the appropriate message for the CONNACK response code if logs are
             * enabled. */
            logConnackResponse( pRemainingData[ 1 ] );
 800a03a:	68bb      	ldr	r3, [r7, #8]
 800a03c:	3301      	adds	r3, #1
 800a03e:	781b      	ldrb	r3, [r3, #0]
 800a040:	4618      	mov	r0, r3
 800a042:	f7ff ff87 	bl	8009f54 <logConnackResponse>

            /* A nonzero CONNACK response code means the connection was refused. */
            if( pRemainingData[ 1 ] > 0U )
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	3301      	adds	r3, #1
 800a04a:	781b      	ldrb	r3, [r3, #0]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d001      	beq.n	800a054 <deserializeConnack+0xb4>
            {
                status = MQTTServerRefused;
 800a050:	2306      	movs	r3, #6
 800a052:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 800a054:	7bfb      	ldrb	r3, [r7, #15]
}
 800a056:	4618      	mov	r0, r3
 800a058:	3710      	adds	r7, #16
 800a05a:	46bd      	mov	sp, r7
 800a05c:	bd80      	pop	{r7, pc}
 800a05e:	bf00      	nop
 800a060:	08010744 	.word	0x08010744
 800a064:	08010c74 	.word	0x08010c74
 800a068:	080104a4 	.word	0x080104a4
 800a06c:	08010758 	.word	0x08010758

0800a070 <readSubackStatus>:

/*-----------------------------------------------------------*/

static MQTTStatus_t readSubackStatus( size_t statusCount,
                                      const uint8_t * pStatusStart )
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b086      	sub	sp, #24
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
 800a078:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800a07a:	2300      	movs	r3, #0
 800a07c:	75fb      	strb	r3, [r7, #23]
    uint8_t subscriptionStatus = 0;
 800a07e:	2300      	movs	r3, #0
 800a080:	73fb      	strb	r3, [r7, #15]
    size_t i = 0;
 800a082:	2300      	movs	r3, #0
 800a084:	613b      	str	r3, [r7, #16]

    assert( pStatusStart != NULL );
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d106      	bne.n	800a09a <readSubackStatus+0x2a>
 800a08c:	4b17      	ldr	r3, [pc, #92]	@ (800a0ec <readSubackStatus+0x7c>)
 800a08e:	4a18      	ldr	r2, [pc, #96]	@ (800a0f0 <readSubackStatus+0x80>)
 800a090:	f44f 619c 	mov.w	r1, #1248	@ 0x4e0
 800a094:	4817      	ldr	r0, [pc, #92]	@ (800a0f4 <readSubackStatus+0x84>)
 800a096:	f004 f87f 	bl	800e198 <__assert_func>

    /* Iterate through each status byte in the SUBACK packet. */
    for( i = 0; i < statusCount; i++ )
 800a09a:	2300      	movs	r3, #0
 800a09c:	613b      	str	r3, [r7, #16]
 800a09e:	e019      	b.n	800a0d4 <readSubackStatus+0x64>
    {
        /* Read a single status byte in SUBACK. */
        subscriptionStatus = pStatusStart[ i ];
 800a0a0:	683a      	ldr	r2, [r7, #0]
 800a0a2:	693b      	ldr	r3, [r7, #16]
 800a0a4:	4413      	add	r3, r2
 800a0a6:	781b      	ldrb	r3, [r3, #0]
 800a0a8:	73fb      	strb	r3, [r7, #15]

        /* MQTT 3.1.1 defines the following values as status codes. */
        switch( subscriptionStatus )
 800a0aa:	7bfb      	ldrb	r3, [r7, #15]
 800a0ac:	2b02      	cmp	r3, #2
 800a0ae:	dc02      	bgt.n	800a0b6 <readSubackStatus+0x46>
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	da08      	bge.n	800a0c6 <readSubackStatus+0x56>
 800a0b4:	e004      	b.n	800a0c0 <readSubackStatus+0x50>
 800a0b6:	2b80      	cmp	r3, #128	@ 0x80
 800a0b8:	d102      	bne.n	800a0c0 <readSubackStatus+0x50>
            case 0x80:

                LogWarn( ( "Topic filter %lu refused.", ( unsigned long ) i ) );

                /* Application should remove subscription from the list */
                status = MQTTServerRefused;
 800a0ba:	2306      	movs	r3, #6
 800a0bc:	75fb      	strb	r3, [r7, #23]

                break;
 800a0be:	e003      	b.n	800a0c8 <readSubackStatus+0x58>

            default:
                LogError( ( "Bad SUBSCRIBE status %u.",
                            ( unsigned int ) subscriptionStatus ) );

                status = MQTTBadResponse;
 800a0c0:	2305      	movs	r3, #5
 800a0c2:	75fb      	strb	r3, [r7, #23]

                break;
 800a0c4:	e000      	b.n	800a0c8 <readSubackStatus+0x58>
                break;
 800a0c6:	bf00      	nop
        }

        /* Stop parsing the subscription statuses if a bad response was received. */
        if( status == MQTTBadResponse )
 800a0c8:	7dfb      	ldrb	r3, [r7, #23]
 800a0ca:	2b05      	cmp	r3, #5
 800a0cc:	d007      	beq.n	800a0de <readSubackStatus+0x6e>
    for( i = 0; i < statusCount; i++ )
 800a0ce:	693b      	ldr	r3, [r7, #16]
 800a0d0:	3301      	adds	r3, #1
 800a0d2:	613b      	str	r3, [r7, #16]
 800a0d4:	693a      	ldr	r2, [r7, #16]
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	429a      	cmp	r2, r3
 800a0da:	d3e1      	bcc.n	800a0a0 <readSubackStatus+0x30>
 800a0dc:	e000      	b.n	800a0e0 <readSubackStatus+0x70>
        {
            break;
 800a0de:	bf00      	nop
        }
    }

    return status;
 800a0e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	3718      	adds	r7, #24
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	bd80      	pop	{r7, pc}
 800a0ea:	bf00      	nop
 800a0ec:	080107a4 	.word	0x080107a4
 800a0f0:	08010c88 	.word	0x08010c88
 800a0f4:	080104a4 	.word	0x080104a4

0800a0f8 <deserializeSuback>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSuback( const MQTTPacketInfo_t * pSuback,
                                       uint16_t * pPacketIdentifier )
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b086      	sub	sp, #24
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
 800a100:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800a102:	2300      	movs	r3, #0
 800a104:	75fb      	strb	r3, [r7, #23]
    size_t remainingLength;
    const uint8_t * pVariableHeader = NULL;
 800a106:	2300      	movs	r3, #0
 800a108:	613b      	str	r3, [r7, #16]

    assert( pSuback != NULL );
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d106      	bne.n	800a11e <deserializeSuback+0x26>
 800a110:	4b20      	ldr	r3, [pc, #128]	@ (800a194 <deserializeSuback+0x9c>)
 800a112:	4a21      	ldr	r2, [pc, #132]	@ (800a198 <deserializeSuback+0xa0>)
 800a114:	f240 5119 	movw	r1, #1305	@ 0x519
 800a118:	4820      	ldr	r0, [pc, #128]	@ (800a19c <deserializeSuback+0xa4>)
 800a11a:	f004 f83d 	bl	800e198 <__assert_func>
    assert( pPacketIdentifier != NULL );
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d106      	bne.n	800a132 <deserializeSuback+0x3a>
 800a124:	4b1e      	ldr	r3, [pc, #120]	@ (800a1a0 <deserializeSuback+0xa8>)
 800a126:	4a1c      	ldr	r2, [pc, #112]	@ (800a198 <deserializeSuback+0xa0>)
 800a128:	f240 511a 	movw	r1, #1306	@ 0x51a
 800a12c:	481b      	ldr	r0, [pc, #108]	@ (800a19c <deserializeSuback+0xa4>)
 800a12e:	f004 f833 	bl	800e198 <__assert_func>

    remainingLength = pSuback->remainingLength;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	689b      	ldr	r3, [r3, #8]
 800a136:	60fb      	str	r3, [r7, #12]
    pVariableHeader = pSuback->pRemainingData;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	685b      	ldr	r3, [r3, #4]
 800a13c:	613b      	str	r3, [r7, #16]

    /* A SUBACK must have a remaining length of at least 3 to accommodate the
     * packet identifier and at least 1 return code. */
    if( remainingLength < 3U )
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	2b02      	cmp	r3, #2
 800a142:	d802      	bhi.n	800a14a <deserializeSuback+0x52>
    {
        LogError( ( "SUBACK cannot have a remaining length less than 3." ) );
        status = MQTTBadResponse;
 800a144:	2305      	movs	r3, #5
 800a146:	75fb      	strb	r3, [r7, #23]
 800a148:	e01e      	b.n	800a188 <deserializeSuback+0x90>
    }
    else
    {
        /* Extract the packet identifier (first 2 bytes of variable header) from SUBACK. */
        *pPacketIdentifier = UINT16_DECODE( pVariableHeader );
 800a14a:	693b      	ldr	r3, [r7, #16]
 800a14c:	781b      	ldrb	r3, [r3, #0]
 800a14e:	b21b      	sxth	r3, r3
 800a150:	021b      	lsls	r3, r3, #8
 800a152:	b21a      	sxth	r2, r3
 800a154:	693b      	ldr	r3, [r7, #16]
 800a156:	3301      	adds	r3, #1
 800a158:	781b      	ldrb	r3, [r3, #0]
 800a15a:	b21b      	sxth	r3, r3
 800a15c:	4313      	orrs	r3, r2
 800a15e:	b21b      	sxth	r3, r3
 800a160:	b29a      	uxth	r2, r3
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        if( *pPacketIdentifier == 0U )
 800a166:	683b      	ldr	r3, [r7, #0]
 800a168:	881b      	ldrh	r3, [r3, #0]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d102      	bne.n	800a174 <deserializeSuback+0x7c>
        {
            status = MQTTBadResponse;
 800a16e:	2305      	movs	r3, #5
 800a170:	75fb      	strb	r3, [r7, #23]
 800a172:	e009      	b.n	800a188 <deserializeSuback+0x90>
        }
        else
        {
            status = readSubackStatus( remainingLength - sizeof( uint16_t ),
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	1e9a      	subs	r2, r3, #2
 800a178:	693b      	ldr	r3, [r7, #16]
 800a17a:	3302      	adds	r3, #2
 800a17c:	4619      	mov	r1, r3
 800a17e:	4610      	mov	r0, r2
 800a180:	f7ff ff76 	bl	800a070 <readSubackStatus>
 800a184:	4603      	mov	r3, r0
 800a186:	75fb      	strb	r3, [r7, #23]
                                       &pVariableHeader[ sizeof( uint16_t ) ] );
        }
    }

    return status;
 800a188:	7dfb      	ldrb	r3, [r7, #23]
}
 800a18a:	4618      	mov	r0, r3
 800a18c:	3718      	adds	r7, #24
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}
 800a192:	bf00      	nop
 800a194:	080107bc 	.word	0x080107bc
 800a198:	08010c9c 	.word	0x08010c9c
 800a19c:	080104a4 	.word	0x080104a4
 800a1a0:	080107cc 	.word	0x080107cc

0800a1a4 <deserializeSimpleAck>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSimpleAck( const MQTTPacketInfo_t * pAck,
                                          uint16_t * pPacketIdentifier )
{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b084      	sub	sp, #16
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
 800a1ac:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	73fb      	strb	r3, [r7, #15]

    assert( pAck != NULL );
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d106      	bne.n	800a1c6 <deserializeSimpleAck+0x22>
 800a1b8:	4b19      	ldr	r3, [pc, #100]	@ (800a220 <deserializeSimpleAck+0x7c>)
 800a1ba:	4a1a      	ldr	r2, [pc, #104]	@ (800a224 <deserializeSimpleAck+0x80>)
 800a1bc:	f240 51db 	movw	r1, #1499	@ 0x5db
 800a1c0:	4819      	ldr	r0, [pc, #100]	@ (800a228 <deserializeSimpleAck+0x84>)
 800a1c2:	f003 ffe9 	bl	800e198 <__assert_func>
    assert( pPacketIdentifier != NULL );
 800a1c6:	683b      	ldr	r3, [r7, #0]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d106      	bne.n	800a1da <deserializeSimpleAck+0x36>
 800a1cc:	4b17      	ldr	r3, [pc, #92]	@ (800a22c <deserializeSimpleAck+0x88>)
 800a1ce:	4a15      	ldr	r2, [pc, #84]	@ (800a224 <deserializeSimpleAck+0x80>)
 800a1d0:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800a1d4:	4814      	ldr	r0, [pc, #80]	@ (800a228 <deserializeSimpleAck+0x84>)
 800a1d6:	f003 ffdf 	bl	800e198 <__assert_func>

    /* Check that the "Remaining length" of the received ACK is 2. */
    if( pAck->remainingLength != MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH )
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	689b      	ldr	r3, [r3, #8]
 800a1de:	2b02      	cmp	r3, #2
 800a1e0:	d002      	beq.n	800a1e8 <deserializeSimpleAck+0x44>
    {
        LogError( ( "ACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800a1e2:	2305      	movs	r3, #5
 800a1e4:	73fb      	strb	r3, [r7, #15]
 800a1e6:	e015      	b.n	800a214 <deserializeSimpleAck+0x70>
    }
    else
    {
        /* Extract the packet identifier (third and fourth bytes) from ACK. */
        *pPacketIdentifier = UINT16_DECODE( pAck->pRemainingData );
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	685b      	ldr	r3, [r3, #4]
 800a1ec:	781b      	ldrb	r3, [r3, #0]
 800a1ee:	b21b      	sxth	r3, r3
 800a1f0:	021b      	lsls	r3, r3, #8
 800a1f2:	b21a      	sxth	r2, r3
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	685b      	ldr	r3, [r3, #4]
 800a1f8:	3301      	adds	r3, #1
 800a1fa:	781b      	ldrb	r3, [r3, #0]
 800a1fc:	b21b      	sxth	r3, r3
 800a1fe:	4313      	orrs	r3, r2
 800a200:	b21b      	sxth	r3, r3
 800a202:	b29a      	uxth	r2, r3
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        /* Packet identifier cannot be 0. */
        if( *pPacketIdentifier == 0U )
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	881b      	ldrh	r3, [r3, #0]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d101      	bne.n	800a214 <deserializeSimpleAck+0x70>
        {
            LogError( ( "Packet identifier cannot be 0." ) );
            status = MQTTBadResponse;
 800a210:	2305      	movs	r3, #5
 800a212:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 800a214:	7bfb      	ldrb	r3, [r7, #15]
}
 800a216:	4618      	mov	r0, r3
 800a218:	3710      	adds	r7, #16
 800a21a:	46bd      	mov	sp, r7
 800a21c:	bd80      	pop	{r7, pc}
 800a21e:	bf00      	nop
 800a220:	0801083c 	.word	0x0801083c
 800a224:	08010cb0 	.word	0x08010cb0
 800a228:	080104a4 	.word	0x080104a4
 800a22c:	080107cc 	.word	0x080107cc

0800a230 <deserializePingresp>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp )
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b084      	sub	sp, #16
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800a238:	2300      	movs	r3, #0
 800a23a:	73fb      	strb	r3, [r7, #15]

    assert( pPingresp != NULL );
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d106      	bne.n	800a250 <deserializePingresp+0x20>
 800a242:	4b09      	ldr	r3, [pc, #36]	@ (800a268 <deserializePingresp+0x38>)
 800a244:	4a09      	ldr	r2, [pc, #36]	@ (800a26c <deserializePingresp+0x3c>)
 800a246:	f240 51ff 	movw	r1, #1535	@ 0x5ff
 800a24a:	4809      	ldr	r0, [pc, #36]	@ (800a270 <deserializePingresp+0x40>)
 800a24c:	f003 ffa4 	bl	800e198 <__assert_func>

    /* Check the "Remaining length" (second byte) of the received PINGRESP is 0. */
    if( pPingresp->remainingLength != MQTT_PACKET_PINGRESP_REMAINING_LENGTH )
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	689b      	ldr	r3, [r3, #8]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d001      	beq.n	800a25c <deserializePingresp+0x2c>
    {
        LogError( ( "PINGRESP does not have remaining length of %u.",
                    MQTT_PACKET_PINGRESP_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800a258:	2305      	movs	r3, #5
 800a25a:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800a25c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3710      	adds	r7, #16
 800a262:	46bd      	mov	sp, r7
 800a264:	bd80      	pop	{r7, pc}
 800a266:	bf00      	nop
 800a268:	0801084c 	.word	0x0801084c
 800a26c:	08010cc8 	.word	0x08010cc8
 800a270:	080104a4 	.word	0x080104a4

0800a274 <MQTT_SerializeConnectFixedHeader>:

uint8_t * MQTT_SerializeConnectFixedHeader( uint8_t * pIndex,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b086      	sub	sp, #24
 800a278:	af00      	add	r7, sp, #0
 800a27a:	60f8      	str	r0, [r7, #12]
 800a27c:	60b9      	str	r1, [r7, #8]
 800a27e:	607a      	str	r2, [r7, #4]
 800a280:	603b      	str	r3, [r7, #0]
    uint8_t * pIndexLocal = pIndex;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	613b      	str	r3, [r7, #16]
    uint8_t connectFlags = 0U;
 800a286:	2300      	movs	r3, #0
 800a288:	75fb      	strb	r3, [r7, #23]

    /* The first byte in the CONNECT packet is the control packet type. */
    *pIndexLocal = MQTT_PACKET_TYPE_CONNECT;
 800a28a:	693b      	ldr	r3, [r7, #16]
 800a28c:	2210      	movs	r2, #16
 800a28e:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800a290:	693b      	ldr	r3, [r7, #16]
 800a292:	3301      	adds	r3, #1
 800a294:	613b      	str	r3, [r7, #16]

    /* The remaining length of the CONNECT packet is encoded starting from the
     * second byte. The remaining length does not include the length of the fixed
     * header or the encoding of the remaining length. */
    pIndexLocal = encodeRemainingLength( pIndexLocal, remainingLength );
 800a296:	6839      	ldr	r1, [r7, #0]
 800a298:	6938      	ldr	r0, [r7, #16]
 800a29a:	f7ff fc81 	bl	8009ba0 <encodeRemainingLength>
 800a29e:	6138      	str	r0, [r7, #16]

    /* The string "MQTT" is placed at the beginning of the CONNECT packet's variable
     * header. This string is 4 bytes long. */
    pIndexLocal = encodeString( pIndexLocal, "MQTT", 4 );
 800a2a0:	2204      	movs	r2, #4
 800a2a2:	492f      	ldr	r1, [pc, #188]	@ (800a360 <MQTT_SerializeConnectFixedHeader+0xec>)
 800a2a4:	6938      	ldr	r0, [r7, #16]
 800a2a6:	f7ff fcb3 	bl	8009c10 <encodeString>
 800a2aa:	6138      	str	r0, [r7, #16]

    /* The MQTT protocol version is the second field of the variable header. */
    *pIndexLocal = MQTT_VERSION_3_1_1;
 800a2ac:	693b      	ldr	r3, [r7, #16]
 800a2ae:	2204      	movs	r2, #4
 800a2b0:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800a2b2:	693b      	ldr	r3, [r7, #16]
 800a2b4:	3301      	adds	r3, #1
 800a2b6:	613b      	str	r3, [r7, #16]

    /* Set the clean session flag if needed. */
    if( pConnectInfo->cleanSession == true )
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	781b      	ldrb	r3, [r3, #0]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d003      	beq.n	800a2c8 <MQTT_SerializeConnectFixedHeader+0x54>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_CLEAN );
 800a2c0:	7dfb      	ldrb	r3, [r7, #23]
 800a2c2:	f043 0302 	orr.w	r3, r3, #2
 800a2c6:	75fb      	strb	r3, [r7, #23]
    }

    /* Set the flags for username and password if provided. */
    if( pConnectInfo->pUserName != NULL )
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	68db      	ldr	r3, [r3, #12]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d003      	beq.n	800a2d8 <MQTT_SerializeConnectFixedHeader+0x64>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_USERNAME );
 800a2d0:	7dfb      	ldrb	r3, [r7, #23]
 800a2d2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a2d6:	75fb      	strb	r3, [r7, #23]
    }

    if( pConnectInfo->pPassword != NULL )
 800a2d8:	68bb      	ldr	r3, [r7, #8]
 800a2da:	695b      	ldr	r3, [r3, #20]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d003      	beq.n	800a2e8 <MQTT_SerializeConnectFixedHeader+0x74>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_PASSWORD );
 800a2e0:	7dfb      	ldrb	r3, [r7, #23]
 800a2e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a2e6:	75fb      	strb	r3, [r7, #23]
    }

    /* Set will flag if a Last Will and Testament is provided. */
    if( pWillInfo != NULL )
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d01c      	beq.n	800a328 <MQTT_SerializeConnectFixedHeader+0xb4>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL );
 800a2ee:	7dfb      	ldrb	r3, [r7, #23]
 800a2f0:	f043 0304 	orr.w	r3, r3, #4
 800a2f4:	75fb      	strb	r3, [r7, #23]

        /* Flags only need to be changed for Will QoS 1 or 2. */
        if( pWillInfo->qos == MQTTQoS1 )
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	781b      	ldrb	r3, [r3, #0]
 800a2fa:	2b01      	cmp	r3, #1
 800a2fc:	d104      	bne.n	800a308 <MQTT_SerializeConnectFixedHeader+0x94>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS1 );
 800a2fe:	7dfb      	ldrb	r3, [r7, #23]
 800a300:	f043 0308 	orr.w	r3, r3, #8
 800a304:	75fb      	strb	r3, [r7, #23]
 800a306:	e007      	b.n	800a318 <MQTT_SerializeConnectFixedHeader+0xa4>
        }
        else if( pWillInfo->qos == MQTTQoS2 )
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	781b      	ldrb	r3, [r3, #0]
 800a30c:	2b02      	cmp	r3, #2
 800a30e:	d103      	bne.n	800a318 <MQTT_SerializeConnectFixedHeader+0xa4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS2 );
 800a310:	7dfb      	ldrb	r3, [r7, #23]
 800a312:	f043 0310 	orr.w	r3, r3, #16
 800a316:	75fb      	strb	r3, [r7, #23]
        else
        {
            /* Empty else MISRA 15.7 */
        }

        if( pWillInfo->retain == true )
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	785b      	ldrb	r3, [r3, #1]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d003      	beq.n	800a328 <MQTT_SerializeConnectFixedHeader+0xb4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_RETAIN );
 800a320:	7dfb      	ldrb	r3, [r7, #23]
 800a322:	f043 0320 	orr.w	r3, r3, #32
 800a326:	75fb      	strb	r3, [r7, #23]
        }
    }

    *pIndexLocal = connectFlags;
 800a328:	693b      	ldr	r3, [r7, #16]
 800a32a:	7dfa      	ldrb	r2, [r7, #23]
 800a32c:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800a32e:	693b      	ldr	r3, [r7, #16]
 800a330:	3301      	adds	r3, #1
 800a332:	613b      	str	r3, [r7, #16]

    /* Write the 2 bytes of the keep alive interval into the CONNECT packet. */
    pIndexLocal[ 0 ] = UINT16_HIGH_BYTE( pConnectInfo->keepAliveSeconds );
 800a334:	68bb      	ldr	r3, [r7, #8]
 800a336:	885b      	ldrh	r3, [r3, #2]
 800a338:	0a1b      	lsrs	r3, r3, #8
 800a33a:	b29b      	uxth	r3, r3
 800a33c:	b2da      	uxtb	r2, r3
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	701a      	strb	r2, [r3, #0]
    pIndexLocal[ 1 ] = UINT16_LOW_BYTE( pConnectInfo->keepAliveSeconds );
 800a342:	68bb      	ldr	r3, [r7, #8]
 800a344:	885a      	ldrh	r2, [r3, #2]
 800a346:	693b      	ldr	r3, [r7, #16]
 800a348:	3301      	adds	r3, #1
 800a34a:	b2d2      	uxtb	r2, r2
 800a34c:	701a      	strb	r2, [r3, #0]
    pIndexLocal = &pIndexLocal[ 2 ];
 800a34e:	693b      	ldr	r3, [r7, #16]
 800a350:	3302      	adds	r3, #2
 800a352:	613b      	str	r3, [r7, #16]

    return pIndexLocal;
 800a354:	693b      	ldr	r3, [r7, #16]
}
 800a356:	4618      	mov	r0, r3
 800a358:	3718      	adds	r7, #24
 800a35a:	46bd      	mov	sp, r7
 800a35c:	bd80      	pop	{r7, pc}
 800a35e:	bf00      	nop
 800a360:	08010860 	.word	0x08010860

0800a364 <MQTT_GetConnectPacketSize>:

MQTTStatus_t MQTT_GetConnectPacketSize( const MQTTConnectInfo_t * pConnectInfo,
                                        const MQTTPublishInfo_t * pWillInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b088      	sub	sp, #32
 800a368:	af00      	add	r7, sp, #0
 800a36a:	60f8      	str	r0, [r7, #12]
 800a36c:	60b9      	str	r1, [r7, #8]
 800a36e:	607a      	str	r2, [r7, #4]
 800a370:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800a372:	2300      	movs	r3, #0
 800a374:	77fb      	strb	r3, [r7, #31]
    size_t remainingLength;

    /* The CONNECT packet will always include a 10-byte variable header. */
    size_t connectPacketSize = MQTT_PACKET_CONNECT_HEADER_SIZE;
 800a376:	230a      	movs	r3, #10
 800a378:	61bb      	str	r3, [r7, #24]

    /* Validate arguments. */
    if( ( pConnectInfo == NULL ) || ( pRemainingLength == NULL ) ||
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d005      	beq.n	800a38c <MQTT_GetConnectPacketSize+0x28>
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2b00      	cmp	r3, #0
 800a384:	d002      	beq.n	800a38c <MQTT_GetConnectPacketSize+0x28>
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d102      	bne.n	800a392 <MQTT_GetConnectPacketSize+0x2e>
        LogError( ( "Argument cannot be NULL: pConnectInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pConnectInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800a38c:	2301      	movs	r3, #1
 800a38e:	77fb      	strb	r3, [r7, #31]
 800a390:	e06f      	b.n	800a472 <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) ^ ( ( pConnectInfo->pClientIdentifier == NULL ) || ( *( pConnectInfo->pClientIdentifier ) == '\0' ) ) )
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	891b      	ldrh	r3, [r3, #8]
 800a396:	2b00      	cmp	r3, #0
 800a398:	bf0c      	ite	eq
 800a39a:	2301      	moveq	r3, #1
 800a39c:	2300      	movne	r3, #0
 800a39e:	b2da      	uxtb	r2, r3
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	685b      	ldr	r3, [r3, #4]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d004      	beq.n	800a3b2 <MQTT_GetConnectPacketSize+0x4e>
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	685b      	ldr	r3, [r3, #4]
 800a3ac:	781b      	ldrb	r3, [r3, #0]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d101      	bne.n	800a3b6 <MQTT_GetConnectPacketSize+0x52>
 800a3b2:	2301      	movs	r3, #1
 800a3b4:	e000      	b.n	800a3b8 <MQTT_GetConnectPacketSize+0x54>
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	f003 0301 	and.w	r3, r3, #1
 800a3bc:	b2db      	uxtb	r3, r3
 800a3be:	4053      	eors	r3, r2
 800a3c0:	b2db      	uxtb	r3, r3
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d002      	beq.n	800a3cc <MQTT_GetConnectPacketSize+0x68>
    {
        LogError( ( "Client ID length and value mismatch." ) );
        status = MQTTBadParameter;
 800a3c6:	2301      	movs	r3, #1
 800a3c8:	77fb      	strb	r3, [r7, #31]
 800a3ca:	e052      	b.n	800a472 <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) && ( pConnectInfo->cleanSession == false ) )
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	891b      	ldrh	r3, [r3, #8]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d109      	bne.n	800a3e8 <MQTT_GetConnectPacketSize+0x84>
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	781b      	ldrb	r3, [r3, #0]
 800a3d8:	f083 0301 	eor.w	r3, r3, #1
 800a3dc:	b2db      	uxtb	r3, r3
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d002      	beq.n	800a3e8 <MQTT_GetConnectPacketSize+0x84>
    {
        LogError( ( "Zero-length client identifier requires cleanSession=true per MQTT 3.1.1." ) );
        status = MQTTBadParameter;
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	77fb      	strb	r3, [r7, #31]
 800a3e6:	e044      	b.n	800a472 <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pWillInfo != NULL ) && ( pWillInfo->payloadLength > ( size_t ) UINT16_MAX ) )
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d007      	beq.n	800a3fe <MQTT_GetConnectPacketSize+0x9a>
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	691b      	ldr	r3, [r3, #16]
 800a3f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a3f6:	d302      	bcc.n	800a3fe <MQTT_GetConnectPacketSize+0x9a>
         * packet will never be larger than 327699 bytes. */
        LogError( ( "The Will Message length must not exceed %d. "
                    "pWillInfo->payloadLength=%lu.",
                    UINT16_MAX,
                    ( unsigned long ) pWillInfo->payloadLength ) );
        status = MQTTBadParameter;
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	77fb      	strb	r3, [r7, #31]
 800a3fc:	e039      	b.n	800a472 <MQTT_GetConnectPacketSize+0x10e>
    }
    else
    {
        /* Add the length of the client identifier. */
        connectPacketSize += pConnectInfo->clientIdentifierLength + sizeof( uint16_t );
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	891b      	ldrh	r3, [r3, #8]
 800a402:	461a      	mov	r2, r3
 800a404:	69bb      	ldr	r3, [r7, #24]
 800a406:	4413      	add	r3, r2
 800a408:	3302      	adds	r3, #2
 800a40a:	61bb      	str	r3, [r7, #24]

        /* Add the lengths of the will message and topic name if provided. */
        if( pWillInfo != NULL )
 800a40c:	68bb      	ldr	r3, [r7, #8]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d009      	beq.n	800a426 <MQTT_GetConnectPacketSize+0xc2>
        {
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800a412:	68bb      	ldr	r3, [r7, #8]
 800a414:	891b      	ldrh	r3, [r3, #8]
 800a416:	461a      	mov	r2, r3
                                 pWillInfo->payloadLength + sizeof( uint16_t );
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	691b      	ldr	r3, [r3, #16]
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800a41c:	441a      	add	r2, r3
 800a41e:	69bb      	ldr	r3, [r7, #24]
 800a420:	4413      	add	r3, r2
 800a422:	3304      	adds	r3, #4
 800a424:	61bb      	str	r3, [r7, #24]
        }

        /* Add the lengths of the user name and password if provided. */
        if( pConnectInfo->pUserName != NULL )
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	68db      	ldr	r3, [r3, #12]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d006      	beq.n	800a43c <MQTT_GetConnectPacketSize+0xd8>
        {
            connectPacketSize += pConnectInfo->userNameLength + sizeof( uint16_t );
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	8a1b      	ldrh	r3, [r3, #16]
 800a432:	461a      	mov	r2, r3
 800a434:	69bb      	ldr	r3, [r7, #24]
 800a436:	4413      	add	r3, r2
 800a438:	3302      	adds	r3, #2
 800a43a:	61bb      	str	r3, [r7, #24]
        }

        if( pConnectInfo->pPassword != NULL )
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	695b      	ldr	r3, [r3, #20]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d006      	beq.n	800a452 <MQTT_GetConnectPacketSize+0xee>
        {
            connectPacketSize += pConnectInfo->passwordLength + sizeof( uint16_t );
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	8b1b      	ldrh	r3, [r3, #24]
 800a448:	461a      	mov	r2, r3
 800a44a:	69bb      	ldr	r3, [r7, #24]
 800a44c:	4413      	add	r3, r2
 800a44e:	3302      	adds	r3, #2
 800a450:	61bb      	str	r3, [r7, #24]
        }

        /* At this point, the "Remaining Length" field of the MQTT CONNECT packet has
         * been calculated. */
        remainingLength = connectPacketSize;
 800a452:	69bb      	ldr	r3, [r7, #24]
 800a454:	617b      	str	r3, [r7, #20]

        /* Calculate the full size of the MQTT CONNECT packet by adding the size of
         * the "Remaining Length" field plus 1 byte for the "Packet Type" field. */
        connectPacketSize += 1U + remainingLengthEncodedSize( connectPacketSize );
 800a456:	69b8      	ldr	r0, [r7, #24]
 800a458:	f7ff fb81 	bl	8009b5e <remainingLengthEncodedSize>
 800a45c:	4603      	mov	r3, r0
 800a45e:	3301      	adds	r3, #1
 800a460:	69ba      	ldr	r2, [r7, #24]
 800a462:	4413      	add	r3, r2
 800a464:	61bb      	str	r3, [r7, #24]
         * (maximum username length) 65535 + (encoded length) 2 +
         * (maximum password length) 65535 + (encoded length) 2 +
         * (packet type field length) 1 +
         * (CONNECT packet encoded length) 3 = 327699 */

        *pRemainingLength = remainingLength;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	697a      	ldr	r2, [r7, #20]
 800a46a:	601a      	str	r2, [r3, #0]
        *pPacketSize = connectPacketSize;
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	69ba      	ldr	r2, [r7, #24]
 800a470:	601a      	str	r2, [r3, #0]
        LogDebug( ( "CONNECT packet remaining length=%lu and packet size=%lu.",
                    ( unsigned long ) *pRemainingLength,
                    ( unsigned long ) *pPacketSize ) );
    }

    return status;
 800a472:	7ffb      	ldrb	r3, [r7, #31]
}
 800a474:	4618      	mov	r0, r3
 800a476:	3720      	adds	r7, #32
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}

0800a47c <MQTT_GetPublishPacketSize>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b086      	sub	sp, #24
 800a480:	af00      	add	r7, sp, #0
 800a482:	60f8      	str	r0, [r7, #12]
 800a484:	60b9      	str	r1, [r7, #8]
 800a486:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800a488:	2300      	movs	r3, #0
 800a48a:	75fb      	strb	r3, [r7, #23]

    if( ( pPublishInfo == NULL ) || ( pRemainingLength == NULL ) || ( pPacketSize == NULL ) )
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d005      	beq.n	800a49e <MQTT_GetPublishPacketSize+0x22>
 800a492:	68bb      	ldr	r3, [r7, #8]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d002      	beq.n	800a49e <MQTT_GetPublishPacketSize+0x22>
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d102      	bne.n	800a4a4 <MQTT_GetPublishPacketSize+0x28>
        LogError( ( "Argument cannot be NULL: pPublishInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pPublishInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800a49e:	2301      	movs	r3, #1
 800a4a0:	75fb      	strb	r3, [r7, #23]
 800a4a2:	e017      	b.n	800a4d4 <MQTT_GetPublishPacketSize+0x58>
    }
    else if( ( pPublishInfo->pTopicName == NULL ) || ( pPublishInfo->topicNameLength == 0U ) )
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	685b      	ldr	r3, [r3, #4]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d003      	beq.n	800a4b4 <MQTT_GetPublishPacketSize+0x38>
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	891b      	ldrh	r3, [r3, #8]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d102      	bne.n	800a4ba <MQTT_GetPublishPacketSize+0x3e>
    {
        LogError( ( "Invalid topic name for PUBLISH: pTopicName=%p, "
                    "topicNameLength=%hu.",
                    ( void * ) pPublishInfo->pTopicName,
                    ( unsigned short ) pPublishInfo->topicNameLength ) );
        status = MQTTBadParameter;
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	75fb      	strb	r3, [r7, #23]
 800a4b8:	e00c      	b.n	800a4d4 <MQTT_GetPublishPacketSize+0x58>
    }
    else
    {
        /* Calculate the "Remaining length" field and total packet size. If it exceeds
         * what is allowed in the MQTT standard, return an error. */
        if( calculatePublishPacketSize( pPublishInfo, pRemainingLength, pPacketSize ) == false )
 800a4ba:	687a      	ldr	r2, [r7, #4]
 800a4bc:	68b9      	ldr	r1, [r7, #8]
 800a4be:	68f8      	ldr	r0, [r7, #12]
 800a4c0:	f7ff fbe4 	bl	8009c8c <calculatePublishPacketSize>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	f083 0301 	eor.w	r3, r3, #1
 800a4ca:	b2db      	uxtb	r3, r3
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d001      	beq.n	800a4d4 <MQTT_GetPublishPacketSize+0x58>
        {
            LogError( ( "PUBLISH packet remaining length exceeds %lu, which is the "
                        "maximum size allowed by MQTT 3.1.1.",
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = MQTTBadParameter;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800a4d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	3718      	adds	r7, #24
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	bd80      	pop	{r7, pc}

0800a4de <MQTT_SerializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializeAck( const MQTTFixedBuffer_t * pFixedBuffer,
                                uint8_t packetType,
                                uint16_t packetId )
{
 800a4de:	b480      	push	{r7}
 800a4e0:	b085      	sub	sp, #20
 800a4e2:	af00      	add	r7, sp, #0
 800a4e4:	6078      	str	r0, [r7, #4]
 800a4e6:	460b      	mov	r3, r1
 800a4e8:	70fb      	strb	r3, [r7, #3]
 800a4ea:	4613      	mov	r3, r2
 800a4ec:	803b      	strh	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d102      	bne.n	800a4fe <MQTT_SerializeAck+0x20>
    {
        LogError( ( "Provided buffer is NULL." ) );
        status = MQTTBadParameter;
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	73fb      	strb	r3, [r7, #15]
 800a4fc:	e03b      	b.n	800a576 <MQTT_SerializeAck+0x98>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d102      	bne.n	800a50c <MQTT_SerializeAck+0x2e>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800a506:	2301      	movs	r3, #1
 800a508:	73fb      	strb	r3, [r7, #15]
 800a50a:	e034      	b.n	800a576 <MQTT_SerializeAck+0x98>
    }
    /* The buffer must be able to fit 4 bytes for the packet. */
    else if( pFixedBuffer->size < MQTT_PUBLISH_ACK_PACKET_SIZE )
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	685b      	ldr	r3, [r3, #4]
 800a510:	2b03      	cmp	r3, #3
 800a512:	d802      	bhi.n	800a51a <MQTT_SerializeAck+0x3c>
    {
        LogError( ( "Insufficient memory for packet." ) );
        status = MQTTNoMemory;
 800a514:	2302      	movs	r3, #2
 800a516:	73fb      	strb	r3, [r7, #15]
 800a518:	e02d      	b.n	800a576 <MQTT_SerializeAck+0x98>
    }
    else if( packetId == 0U )
 800a51a:	883b      	ldrh	r3, [r7, #0]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d102      	bne.n	800a526 <MQTT_SerializeAck+0x48>
    {
        LogError( ( "Packet ID cannot be 0." ) );
        status = MQTTBadParameter;
 800a520:	2301      	movs	r3, #1
 800a522:	73fb      	strb	r3, [r7, #15]
 800a524:	e027      	b.n	800a576 <MQTT_SerializeAck+0x98>
    }
    else
    {
        switch( packetType )
 800a526:	78fb      	ldrb	r3, [r7, #3]
 800a528:	2b70      	cmp	r3, #112	@ 0x70
 800a52a:	d009      	beq.n	800a540 <MQTT_SerializeAck+0x62>
 800a52c:	2b70      	cmp	r3, #112	@ 0x70
 800a52e:	dc1f      	bgt.n	800a570 <MQTT_SerializeAck+0x92>
 800a530:	2b62      	cmp	r3, #98	@ 0x62
 800a532:	d005      	beq.n	800a540 <MQTT_SerializeAck+0x62>
 800a534:	2b62      	cmp	r3, #98	@ 0x62
 800a536:	dc1b      	bgt.n	800a570 <MQTT_SerializeAck+0x92>
 800a538:	2b40      	cmp	r3, #64	@ 0x40
 800a53a:	d001      	beq.n	800a540 <MQTT_SerializeAck+0x62>
 800a53c:	2b50      	cmp	r3, #80	@ 0x50
 800a53e:	d117      	bne.n	800a570 <MQTT_SerializeAck+0x92>
            /* Only publish acks are serialized by the client. */
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                pFixedBuffer->pBuffer[ 0 ] = packetType;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	78fa      	ldrb	r2, [r7, #3]
 800a546:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 1 ] = MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	3301      	adds	r3, #1
 800a54e:	2202      	movs	r2, #2
 800a550:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 2 ] = UINT16_HIGH_BYTE( packetId );
 800a552:	883b      	ldrh	r3, [r7, #0]
 800a554:	0a1b      	lsrs	r3, r3, #8
 800a556:	b29a      	uxth	r2, r3
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	3302      	adds	r3, #2
 800a55e:	b2d2      	uxtb	r2, r2
 800a560:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 3 ] = UINT16_LOW_BYTE( packetId );
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	3303      	adds	r3, #3
 800a568:	883a      	ldrh	r2, [r7, #0]
 800a56a:	b2d2      	uxtb	r2, r2
 800a56c:	701a      	strb	r2, [r3, #0]
                break;
 800a56e:	e002      	b.n	800a576 <MQTT_SerializeAck+0x98>

            default:
                LogError( ( "Packet type is not a publish ACK: Packet type=%02x",
                            ( unsigned int ) packetType ) );
                status = MQTTBadParameter;
 800a570:	2301      	movs	r3, #1
 800a572:	73fb      	strb	r3, [r7, #15]
                break;
 800a574:	bf00      	nop
        }
    }

    return status;
 800a576:	7bfb      	ldrb	r3, [r7, #15]
}
 800a578:	4618      	mov	r0, r3
 800a57a:	3714      	adds	r7, #20
 800a57c:	46bd      	mov	sp, r7
 800a57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a582:	4770      	bx	lr

0800a584 <MQTT_DeserializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializeAck( const MQTTPacketInfo_t * pIncomingPacket,
                                  uint16_t * pPacketId,
                                  bool * pSessionPresent )
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b086      	sub	sp, #24
 800a588:	af00      	add	r7, sp, #0
 800a58a:	60f8      	str	r0, [r7, #12]
 800a58c:	60b9      	str	r1, [r7, #8]
 800a58e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800a590:	2300      	movs	r3, #0
 800a592:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d102      	bne.n	800a5a0 <MQTT_DeserializeAck+0x1c>
    {
        LogError( ( "pIncomingPacket cannot be NULL." ) );
        status = MQTTBadParameter;
 800a59a:	2301      	movs	r3, #1
 800a59c:	75fb      	strb	r3, [r7, #23]
 800a59e:	e05f      	b.n	800a660 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for packet identifier cannot be NULL for packets other than
     * CONNACK and PINGRESP. */
    else if( ( pPacketId == NULL ) &&
 800a5a0:	68bb      	ldr	r3, [r7, #8]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d10a      	bne.n	800a5bc <MQTT_DeserializeAck+0x38>
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	781b      	ldrb	r3, [r3, #0]
    else if( ( pPacketId == NULL ) &&
 800a5aa:	2b20      	cmp	r3, #32
 800a5ac:	d006      	beq.n	800a5bc <MQTT_DeserializeAck+0x38>
               ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) ) )
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	781b      	ldrb	r3, [r3, #0]
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800a5b2:	2bd0      	cmp	r3, #208	@ 0xd0
 800a5b4:	d002      	beq.n	800a5bc <MQTT_DeserializeAck+0x38>
    {
        LogError( ( "pPacketId cannot be NULL for packet type %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800a5b6:	2301      	movs	r3, #1
 800a5b8:	75fb      	strb	r3, [r7, #23]
 800a5ba:	e051      	b.n	800a660 <MQTT_DeserializeAck+0xdc>
    }
    /* Pointer for session present cannot be NULL for CONNACK. */
    else if( ( pSessionPresent == NULL ) &&
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d106      	bne.n	800a5d0 <MQTT_DeserializeAck+0x4c>
             ( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK ) )
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	781b      	ldrb	r3, [r3, #0]
    else if( ( pSessionPresent == NULL ) &&
 800a5c6:	2b20      	cmp	r3, #32
 800a5c8:	d102      	bne.n	800a5d0 <MQTT_DeserializeAck+0x4c>
    {
        LogError( ( "pSessionPresent cannot be NULL for CONNACK packet." ) );
        status = MQTTBadParameter;
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	75fb      	strb	r3, [r7, #23]
 800a5ce:	e047      	b.n	800a660 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for remaining data cannot be NULL for packets other
     * than PINGRESP. */
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	685b      	ldr	r3, [r3, #4]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d106      	bne.n	800a5e6 <MQTT_DeserializeAck+0x62>
             ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) )
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	781b      	ldrb	r3, [r3, #0]
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800a5dc:	2bd0      	cmp	r3, #208	@ 0xd0
 800a5de:	d002      	beq.n	800a5e6 <MQTT_DeserializeAck+0x62>
    {
        LogError( ( "Remaining data of incoming packet is NULL." ) );
        status = MQTTBadParameter;
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	75fb      	strb	r3, [r7, #23]
 800a5e4:	e03c      	b.n	800a660 <MQTT_DeserializeAck+0xdc>
    }
    else
    {
        /* Make sure response packet is a valid ack. */
        switch( pIncomingPacket->type )
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	781b      	ldrb	r3, [r3, #0]
 800a5ea:	2bd0      	cmp	r3, #208	@ 0xd0
 800a5ec:	d028      	beq.n	800a640 <MQTT_DeserializeAck+0xbc>
 800a5ee:	2bd0      	cmp	r3, #208	@ 0xd0
 800a5f0:	dc33      	bgt.n	800a65a <MQTT_DeserializeAck+0xd6>
 800a5f2:	2bb0      	cmp	r3, #176	@ 0xb0
 800a5f4:	d02a      	beq.n	800a64c <MQTT_DeserializeAck+0xc8>
 800a5f6:	2bb0      	cmp	r3, #176	@ 0xb0
 800a5f8:	dc2f      	bgt.n	800a65a <MQTT_DeserializeAck+0xd6>
 800a5fa:	2b90      	cmp	r3, #144	@ 0x90
 800a5fc:	d019      	beq.n	800a632 <MQTT_DeserializeAck+0xae>
 800a5fe:	2b90      	cmp	r3, #144	@ 0x90
 800a600:	dc2b      	bgt.n	800a65a <MQTT_DeserializeAck+0xd6>
 800a602:	2b70      	cmp	r3, #112	@ 0x70
 800a604:	d022      	beq.n	800a64c <MQTT_DeserializeAck+0xc8>
 800a606:	2b70      	cmp	r3, #112	@ 0x70
 800a608:	dc27      	bgt.n	800a65a <MQTT_DeserializeAck+0xd6>
 800a60a:	2b62      	cmp	r3, #98	@ 0x62
 800a60c:	d01e      	beq.n	800a64c <MQTT_DeserializeAck+0xc8>
 800a60e:	2b62      	cmp	r3, #98	@ 0x62
 800a610:	dc23      	bgt.n	800a65a <MQTT_DeserializeAck+0xd6>
 800a612:	2b50      	cmp	r3, #80	@ 0x50
 800a614:	d01a      	beq.n	800a64c <MQTT_DeserializeAck+0xc8>
 800a616:	2b50      	cmp	r3, #80	@ 0x50
 800a618:	dc1f      	bgt.n	800a65a <MQTT_DeserializeAck+0xd6>
 800a61a:	2b20      	cmp	r3, #32
 800a61c:	d002      	beq.n	800a624 <MQTT_DeserializeAck+0xa0>
 800a61e:	2b40      	cmp	r3, #64	@ 0x40
 800a620:	d014      	beq.n	800a64c <MQTT_DeserializeAck+0xc8>
 800a622:	e01a      	b.n	800a65a <MQTT_DeserializeAck+0xd6>
        {
            case MQTT_PACKET_TYPE_CONNACK:
                status = deserializeConnack( pIncomingPacket, pSessionPresent );
 800a624:	6879      	ldr	r1, [r7, #4]
 800a626:	68f8      	ldr	r0, [r7, #12]
 800a628:	f7ff fcba 	bl	8009fa0 <deserializeConnack>
 800a62c:	4603      	mov	r3, r0
 800a62e:	75fb      	strb	r3, [r7, #23]
                break;
 800a630:	e016      	b.n	800a660 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_SUBACK:
                status = deserializeSuback( pIncomingPacket, pPacketId );
 800a632:	68b9      	ldr	r1, [r7, #8]
 800a634:	68f8      	ldr	r0, [r7, #12]
 800a636:	f7ff fd5f 	bl	800a0f8 <deserializeSuback>
 800a63a:	4603      	mov	r3, r0
 800a63c:	75fb      	strb	r3, [r7, #23]
                break;
 800a63e:	e00f      	b.n	800a660 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_PINGRESP:
                status = deserializePingresp( pIncomingPacket );
 800a640:	68f8      	ldr	r0, [r7, #12]
 800a642:	f7ff fdf5 	bl	800a230 <deserializePingresp>
 800a646:	4603      	mov	r3, r0
 800a648:	75fb      	strb	r3, [r7, #23]
                break;
 800a64a:	e009      	b.n	800a660 <MQTT_DeserializeAck+0xdc>
            case MQTT_PACKET_TYPE_UNSUBACK:
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                status = deserializeSimpleAck( pIncomingPacket, pPacketId );
 800a64c:	68b9      	ldr	r1, [r7, #8]
 800a64e:	68f8      	ldr	r0, [r7, #12]
 800a650:	f7ff fda8 	bl	800a1a4 <deserializeSimpleAck>
 800a654:	4603      	mov	r3, r0
 800a656:	75fb      	strb	r3, [r7, #23]
                break;
 800a658:	e002      	b.n	800a660 <MQTT_DeserializeAck+0xdc>

            /* Any other packet type is invalid. */
            default:
                LogError( ( "IotMqtt_DeserializeResponse() called with unknown packet type:(%02x).",
                            ( unsigned int ) pIncomingPacket->type ) );
                status = MQTTBadResponse;
 800a65a:	2305      	movs	r3, #5
 800a65c:	75fb      	strb	r3, [r7, #23]
                break;
 800a65e:	bf00      	nop
        }
    }

    return status;
 800a660:	7dfb      	ldrb	r3, [r7, #23]
}
 800a662:	4618      	mov	r0, r3
 800a664:	3718      	adds	r7, #24
 800a666:	46bd      	mov	sp, r7
 800a668:	bd80      	pop	{r7, pc}

0800a66a <MQTT_GetIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetIncomingPacketTypeAndLength( TransportRecv_t readFunc,
                                                  NetworkContext_t * pNetworkContext,
                                                  MQTTPacketInfo_t * pIncomingPacket )
{
 800a66a:	b580      	push	{r7, lr}
 800a66c:	b086      	sub	sp, #24
 800a66e:	af00      	add	r7, sp, #0
 800a670:	60f8      	str	r0, [r7, #12]
 800a672:	60b9      	str	r1, [r7, #8]
 800a674:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800a676:	2300      	movs	r3, #0
 800a678:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800a67a:	2300      	movs	r3, #0
 800a67c:	613b      	str	r3, [r7, #16]

    if( pIncomingPacket == NULL )
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2b00      	cmp	r3, #0
 800a682:	d102      	bne.n	800a68a <MQTT_GetIncomingPacketTypeAndLength+0x20>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800a684:	2301      	movs	r3, #1
 800a686:	75fb      	strb	r3, [r7, #23]
 800a688:	e005      	b.n	800a696 <MQTT_GetIncomingPacketTypeAndLength+0x2c>
    }
    else
    {
        /* Read a single byte. */
        bytesReceived = readFunc( pNetworkContext,
                                  &( pIncomingPacket->type ),
 800a68a:	6879      	ldr	r1, [r7, #4]
        bytesReceived = readFunc( pNetworkContext,
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	2201      	movs	r2, #1
 800a690:	68b8      	ldr	r0, [r7, #8]
 800a692:	4798      	blx	r3
 800a694:	6138      	str	r0, [r7, #16]
                                  1U );
    }

    if( bytesReceived == 1 )
 800a696:	693b      	ldr	r3, [r7, #16]
 800a698:	2b01      	cmp	r3, #1
 800a69a:	d119      	bne.n	800a6d0 <MQTT_GetIncomingPacketTypeAndLength+0x66>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	781b      	ldrb	r3, [r3, #0]
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	f7ff fc18 	bl	8009ed6 <incomingPacketValid>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d00e      	beq.n	800a6ca <MQTT_GetIncomingPacketTypeAndLength+0x60>
        {
            pIncomingPacket->remainingLength = getRemainingLength( readFunc,
 800a6ac:	68b9      	ldr	r1, [r7, #8]
 800a6ae:	68f8      	ldr	r0, [r7, #12]
 800a6b0:	f7ff fbbd 	bl	8009e2e <getRemainingLength>
 800a6b4:	4602      	mov	r2, r0
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	609a      	str	r2, [r3, #8]
                                                                   pNetworkContext );

            if( pIncomingPacket->remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	689b      	ldr	r3, [r3, #8]
 800a6be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a6c2:	d113      	bne.n	800a6ec <MQTT_GetIncomingPacketTypeAndLength+0x82>
            {
                LogError( ( "Incoming packet remaining length invalid." ) );
                status = MQTTBadResponse;
 800a6c4:	2305      	movs	r3, #5
 800a6c6:	75fb      	strb	r3, [r7, #23]
 800a6c8:	e010      	b.n	800a6ec <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800a6ca:	2305      	movs	r3, #5
 800a6cc:	75fb      	strb	r3, [r7, #23]
 800a6ce:	e00d      	b.n	800a6ec <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
    }
    else if( ( status != MQTTBadParameter ) && ( bytesReceived == 0 ) )
 800a6d0:	7dfb      	ldrb	r3, [r7, #23]
 800a6d2:	2b01      	cmp	r3, #1
 800a6d4:	d005      	beq.n	800a6e2 <MQTT_GetIncomingPacketTypeAndLength+0x78>
 800a6d6:	693b      	ldr	r3, [r7, #16]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d102      	bne.n	800a6e2 <MQTT_GetIncomingPacketTypeAndLength+0x78>
    {
        status = MQTTNoDataAvailable;
 800a6dc:	2307      	movs	r3, #7
 800a6de:	75fb      	strb	r3, [r7, #23]
 800a6e0:	e004      	b.n	800a6ec <MQTT_GetIncomingPacketTypeAndLength+0x82>
    }

    /* If the input packet was valid, then any other number of bytes received is
     * a failure. */
    else if( status != MQTTBadParameter )
 800a6e2:	7dfb      	ldrb	r3, [r7, #23]
 800a6e4:	2b01      	cmp	r3, #1
 800a6e6:	d001      	beq.n	800a6ec <MQTT_GetIncomingPacketTypeAndLength+0x82>
    {
        LogError( ( "A single byte was not read from the transport: "
                    "transportStatus=%ld.",
                    ( long int ) bytesReceived ) );
        status = MQTTRecvFailed;
 800a6e8:	2304      	movs	r3, #4
 800a6ea:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    return status;
 800a6ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	3718      	adds	r7, #24
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	bd80      	pop	{r7, pc}

0800a6f6 <MQTT_UpdateDuplicatePublishFlag>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_UpdateDuplicatePublishFlag( uint8_t * pHeader,
                                              bool set )
{
 800a6f6:	b480      	push	{r7}
 800a6f8:	b085      	sub	sp, #20
 800a6fa:	af00      	add	r7, sp, #0
 800a6fc:	6078      	str	r0, [r7, #4]
 800a6fe:	460b      	mov	r3, r1
 800a700:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800a702:	2300      	movs	r3, #0
 800a704:	73fb      	strb	r3, [r7, #15]

    if( pHeader == NULL )
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d102      	bne.n	800a712 <MQTT_UpdateDuplicatePublishFlag+0x1c>
    {
        LogError( ( "Header cannot be NULL" ) );
        status = MQTTBadParameter;
 800a70c:	2301      	movs	r3, #1
 800a70e:	73fb      	strb	r3, [r7, #15]
 800a710:	e01a      	b.n	800a748 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else if( ( ( *pHeader ) & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	781b      	ldrb	r3, [r3, #0]
 800a716:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a71a:	2b30      	cmp	r3, #48	@ 0x30
 800a71c:	d002      	beq.n	800a724 <MQTT_UpdateDuplicatePublishFlag+0x2e>
    {
        LogError( ( "Header is not publish packet header" ) );
        status = MQTTBadParameter;
 800a71e:	2301      	movs	r3, #1
 800a720:	73fb      	strb	r3, [r7, #15]
 800a722:	e011      	b.n	800a748 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else if( set == true )
 800a724:	78fb      	ldrb	r3, [r7, #3]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d007      	beq.n	800a73a <MQTT_UpdateDuplicatePublishFlag+0x44>
    {
        UINT8_SET_BIT( *pHeader, MQTT_PUBLISH_FLAG_DUP );
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	781b      	ldrb	r3, [r3, #0]
 800a72e:	f043 0308 	orr.w	r3, r3, #8
 800a732:	b2da      	uxtb	r2, r3
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	701a      	strb	r2, [r3, #0]
 800a738:	e006      	b.n	800a748 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else
    {
        UINT8_CLEAR_BIT( *pHeader, MQTT_PUBLISH_FLAG_DUP );
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	781b      	ldrb	r3, [r3, #0]
 800a73e:	f023 0308 	bic.w	r3, r3, #8
 800a742:	b2da      	uxtb	r2, r3
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800a748:	7bfb      	ldrb	r3, [r7, #15]
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	3714      	adds	r7, #20
 800a74e:	46bd      	mov	sp, r7
 800a750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a754:	4770      	bx	lr
	...

0800a758 <validateTransitionPublish>:

static bool validateTransitionPublish( MQTTPublishState_t currentState,
                                       MQTTPublishState_t newState,
                                       MQTTStateOperation_t opType,
                                       MQTTQoS_t qos )
{
 800a758:	b490      	push	{r4, r7}
 800a75a:	b084      	sub	sp, #16
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	4604      	mov	r4, r0
 800a760:	4608      	mov	r0, r1
 800a762:	4611      	mov	r1, r2
 800a764:	461a      	mov	r2, r3
 800a766:	4623      	mov	r3, r4
 800a768:	71fb      	strb	r3, [r7, #7]
 800a76a:	4603      	mov	r3, r0
 800a76c:	71bb      	strb	r3, [r7, #6]
 800a76e:	460b      	mov	r3, r1
 800a770:	717b      	strb	r3, [r7, #5]
 800a772:	4613      	mov	r3, r2
 800a774:	713b      	strb	r3, [r7, #4]
    bool isValid = false;
 800a776:	2300      	movs	r3, #0
 800a778:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800a77a:	79fb      	ldrb	r3, [r7, #7]
 800a77c:	2b07      	cmp	r3, #7
 800a77e:	d848      	bhi.n	800a812 <validateTransitionPublish+0xba>
 800a780:	a201      	add	r2, pc, #4	@ (adr r2, 800a788 <validateTransitionPublish+0x30>)
 800a782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a786:	bf00      	nop
 800a788:	0800a7a9 	.word	0x0800a7a9
 800a78c:	0800a7cd 	.word	0x0800a7cd
 800a790:	0800a813 	.word	0x0800a813
 800a794:	0800a813 	.word	0x0800a813
 800a798:	0800a813 	.word	0x0800a813
 800a79c:	0800a813 	.word	0x0800a813
 800a7a0:	0800a7f7 	.word	0x0800a7f7
 800a7a4:	0800a805 	.word	0x0800a805
    {
        case MQTTStateNull:

            /* Transitions from null occur when storing a new entry into the record. */
            if( opType == MQTT_RECEIVE )
 800a7a8:	797b      	ldrb	r3, [r7, #5]
 800a7aa:	2b01      	cmp	r3, #1
 800a7ac:	d133      	bne.n	800a816 <validateTransitionPublish+0xbe>
            {
                isValid = ( newState == MQTTPubAckSend ) || ( newState == MQTTPubRecSend );
 800a7ae:	79bb      	ldrb	r3, [r7, #6]
 800a7b0:	2b02      	cmp	r3, #2
 800a7b2:	d002      	beq.n	800a7ba <validateTransitionPublish+0x62>
 800a7b4:	79bb      	ldrb	r3, [r7, #6]
 800a7b6:	2b03      	cmp	r3, #3
 800a7b8:	d101      	bne.n	800a7be <validateTransitionPublish+0x66>
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	e000      	b.n	800a7c0 <validateTransitionPublish+0x68>
 800a7be:	2300      	movs	r3, #0
 800a7c0:	73fb      	strb	r3, [r7, #15]
 800a7c2:	7bfb      	ldrb	r3, [r7, #15]
 800a7c4:	f003 0301 	and.w	r3, r3, #1
 800a7c8:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800a7ca:	e024      	b.n	800a816 <validateTransitionPublish+0xbe>

        case MQTTPublishSend:

            /* Outgoing publish. All such publishes start in this state due to
             * the reserve operation. */
            switch( qos )
 800a7cc:	793b      	ldrb	r3, [r7, #4]
 800a7ce:	2b01      	cmp	r3, #1
 800a7d0:	d002      	beq.n	800a7d8 <validateTransitionPublish+0x80>
 800a7d2:	2b02      	cmp	r3, #2
 800a7d4:	d007      	beq.n	800a7e6 <validateTransitionPublish+0x8e>
                    isValid = newState == MQTTPubRecPending;
                    break;

                default:
                    /* QoS 0 is checked before calling this function. */
                    break;
 800a7d6:	e00d      	b.n	800a7f4 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubAckPending;
 800a7d8:	79bb      	ldrb	r3, [r7, #6]
 800a7da:	2b06      	cmp	r3, #6
 800a7dc:	bf0c      	ite	eq
 800a7de:	2301      	moveq	r3, #1
 800a7e0:	2300      	movne	r3, #0
 800a7e2:	73fb      	strb	r3, [r7, #15]
                    break;
 800a7e4:	e006      	b.n	800a7f4 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubRecPending;
 800a7e6:	79bb      	ldrb	r3, [r7, #6]
 800a7e8:	2b07      	cmp	r3, #7
 800a7ea:	bf0c      	ite	eq
 800a7ec:	2301      	moveq	r3, #1
 800a7ee:	2300      	movne	r3, #0
 800a7f0:	73fb      	strb	r3, [r7, #15]
                    break;
 800a7f2:	bf00      	nop
            }

            break;
 800a7f4:	e010      	b.n	800a818 <validateTransitionPublish+0xc0>
         * reestablished. */
        case MQTTPubAckPending:

            /* When a session is reestablished, outgoing QoS1 publishes in state
             * #MQTTPubAckPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubAckPending;
 800a7f6:	79bb      	ldrb	r3, [r7, #6]
 800a7f8:	2b06      	cmp	r3, #6
 800a7fa:	bf0c      	ite	eq
 800a7fc:	2301      	moveq	r3, #1
 800a7fe:	2300      	movne	r3, #0
 800a800:	73fb      	strb	r3, [r7, #15]

            break;
 800a802:	e009      	b.n	800a818 <validateTransitionPublish+0xc0>

        case MQTTPubRecPending:

            /* When a session is reestablished, outgoing QoS2 publishes in state
             * #MQTTPubRecPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubRecPending;
 800a804:	79bb      	ldrb	r3, [r7, #6]
 800a806:	2b07      	cmp	r3, #7
 800a808:	bf0c      	ite	eq
 800a80a:	2301      	moveq	r3, #1
 800a80c:	2300      	movne	r3, #0
 800a80e:	73fb      	strb	r3, [r7, #15]

            break;
 800a810:	e002      	b.n	800a818 <validateTransitionPublish+0xc0>

        default:
            /* For a PUBLISH, we should not start from any other state. */
            break;
 800a812:	bf00      	nop
 800a814:	e000      	b.n	800a818 <validateTransitionPublish+0xc0>
            break;
 800a816:	bf00      	nop
    }

    return isValid;
 800a818:	7bfb      	ldrb	r3, [r7, #15]
}
 800a81a:	4618      	mov	r0, r3
 800a81c:	3710      	adds	r7, #16
 800a81e:	46bd      	mov	sp, r7
 800a820:	bc90      	pop	{r4, r7}
 800a822:	4770      	bx	lr

0800a824 <validateTransitionAck>:

/*-----------------------------------------------------------*/

static bool validateTransitionAck( MQTTPublishState_t currentState,
                                   MQTTPublishState_t newState )
{
 800a824:	b480      	push	{r7}
 800a826:	b085      	sub	sp, #20
 800a828:	af00      	add	r7, sp, #0
 800a82a:	4603      	mov	r3, r0
 800a82c:	460a      	mov	r2, r1
 800a82e:	71fb      	strb	r3, [r7, #7]
 800a830:	4613      	mov	r3, r2
 800a832:	71bb      	strb	r3, [r7, #6]
    bool isValid = false;
 800a834:	2300      	movs	r3, #0
 800a836:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800a838:	79fb      	ldrb	r3, [r7, #7]
 800a83a:	3b02      	subs	r3, #2
 800a83c:	2b07      	cmp	r3, #7
 800a83e:	d85c      	bhi.n	800a8fa <validateTransitionAck+0xd6>
 800a840:	a201      	add	r2, pc, #4	@ (adr r2, 800a848 <validateTransitionAck+0x24>)
 800a842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a846:	bf00      	nop
 800a848:	0800a869 	.word	0x0800a869
 800a84c:	0800a877 	.word	0x0800a877
 800a850:	0800a8cf 	.word	0x0800a8cf
 800a854:	0800a8a3 	.word	0x0800a8a3
 800a858:	0800a869 	.word	0x0800a869
 800a85c:	0800a8c1 	.word	0x0800a8c1
 800a860:	0800a885 	.word	0x0800a885
 800a864:	0800a8dd 	.word	0x0800a8dd
    {
        case MQTTPubAckSend:
        /* Incoming publish, QoS 1. */
        case MQTTPubAckPending:
            /* Outgoing publish, QoS 1. */
            isValid = newState == MQTTPublishDone;
 800a868:	79bb      	ldrb	r3, [r7, #6]
 800a86a:	2b0a      	cmp	r3, #10
 800a86c:	bf0c      	ite	eq
 800a86e:	2301      	moveq	r3, #1
 800a870:	2300      	movne	r3, #0
 800a872:	73fb      	strb	r3, [r7, #15]
            break;
 800a874:	e042      	b.n	800a8fc <validateTransitionAck+0xd8>

        case MQTTPubRecSend:
            /* Incoming publish, QoS 2. */
            isValid = newState == MQTTPubRelPending;
 800a876:	79bb      	ldrb	r3, [r7, #6]
 800a878:	2b08      	cmp	r3, #8
 800a87a:	bf0c      	ite	eq
 800a87c:	2301      	moveq	r3, #1
 800a87e:	2300      	movne	r3, #0
 800a880:	73fb      	strb	r3, [r7, #15]
            break;
 800a882:	e03b      	b.n	800a8fc <validateTransitionAck+0xd8>
             *    5. MQTT broker resent the un-acked publish.
             *    6. Publish is received when publish record state is in
             *       MQTTPubRelPending.
             *    7. Sending out a PUBREC will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPubCompSend ) ||
 800a884:	79bb      	ldrb	r3, [r7, #6]
 800a886:	2b05      	cmp	r3, #5
 800a888:	d002      	beq.n	800a890 <validateTransitionAck+0x6c>
 800a88a:	79bb      	ldrb	r3, [r7, #6]
 800a88c:	2b08      	cmp	r3, #8
 800a88e:	d101      	bne.n	800a894 <validateTransitionAck+0x70>
 800a890:	2301      	movs	r3, #1
 800a892:	e000      	b.n	800a896 <validateTransitionAck+0x72>
 800a894:	2300      	movs	r3, #0
 800a896:	73fb      	strb	r3, [r7, #15]
 800a898:	7bfb      	ldrb	r3, [r7, #15]
 800a89a:	f003 0301 	and.w	r3, r3, #1
 800a89e:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubRelPending );
            break;
 800a8a0:	e02c      	b.n	800a8fc <validateTransitionAck+0xd8>
             *       for an incoming PUBREL.
             *    2. Reestablished an MQTT session.
             *    3. MQTT broker resent the un-acked PUBREL.
             *    4. Receiving the PUBREL again will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800a8a2:	79bb      	ldrb	r3, [r7, #6]
 800a8a4:	2b0a      	cmp	r3, #10
 800a8a6:	d002      	beq.n	800a8ae <validateTransitionAck+0x8a>
 800a8a8:	79bb      	ldrb	r3, [r7, #6]
 800a8aa:	2b05      	cmp	r3, #5
 800a8ac:	d101      	bne.n	800a8b2 <validateTransitionAck+0x8e>
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	e000      	b.n	800a8b4 <validateTransitionAck+0x90>
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	73fb      	strb	r3, [r7, #15]
 800a8b6:	7bfb      	ldrb	r3, [r7, #15]
 800a8b8:	f003 0301 	and.w	r3, r3, #1
 800a8bc:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompSend );
            break;
 800a8be:	e01d      	b.n	800a8fc <validateTransitionAck+0xd8>

        case MQTTPubRecPending:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubRelSend;
 800a8c0:	79bb      	ldrb	r3, [r7, #6]
 800a8c2:	2b04      	cmp	r3, #4
 800a8c4:	bf0c      	ite	eq
 800a8c6:	2301      	moveq	r3, #1
 800a8c8:	2300      	movne	r3, #0
 800a8ca:	73fb      	strb	r3, [r7, #15]
            break;
 800a8cc:	e016      	b.n	800a8fc <validateTransitionAck+0xd8>

        case MQTTPubRelSend:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubCompPending;
 800a8ce:	79bb      	ldrb	r3, [r7, #6]
 800a8d0:	2b09      	cmp	r3, #9
 800a8d2:	bf0c      	ite	eq
 800a8d4:	2301      	moveq	r3, #1
 800a8d6:	2300      	movne	r3, #0
 800a8d8:	73fb      	strb	r3, [r7, #15]
            break;
 800a8da:	e00f      	b.n	800a8fc <validateTransitionAck+0xd8>
             *    1. A TCP connection failure happened before receiving a PUBCOMP
             *       for an outgoing PUBREL.
             *    2. An MQTT session is reestablished.
             *    3. Resending the un-acked PUBREL results in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800a8dc:	79bb      	ldrb	r3, [r7, #6]
 800a8de:	2b0a      	cmp	r3, #10
 800a8e0:	d002      	beq.n	800a8e8 <validateTransitionAck+0xc4>
 800a8e2:	79bb      	ldrb	r3, [r7, #6]
 800a8e4:	2b09      	cmp	r3, #9
 800a8e6:	d101      	bne.n	800a8ec <validateTransitionAck+0xc8>
 800a8e8:	2301      	movs	r3, #1
 800a8ea:	e000      	b.n	800a8ee <validateTransitionAck+0xca>
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	73fb      	strb	r3, [r7, #15]
 800a8f0:	7bfb      	ldrb	r3, [r7, #15]
 800a8f2:	f003 0301 	and.w	r3, r3, #1
 800a8f6:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompPending );
            break;
 800a8f8:	e000      	b.n	800a8fc <validateTransitionAck+0xd8>
             *    have been in this state.
             * 3. MQTTStateNull - If an ack was sent/received the record should
             *    exist.
             * 4. Any other state is invalid.
             */
            break;
 800a8fa:	bf00      	nop
    }

    return isValid;
 800a8fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8fe:	4618      	mov	r0, r3
 800a900:	3714      	adds	r7, #20
 800a902:	46bd      	mov	sp, r7
 800a904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a908:	4770      	bx	lr
 800a90a:	bf00      	nop

0800a90c <isPublishOutgoing>:

/*-----------------------------------------------------------*/

static bool isPublishOutgoing( MQTTPubAckType_t packetType,
                               MQTTStateOperation_t opType )
{
 800a90c:	b480      	push	{r7}
 800a90e:	b085      	sub	sp, #20
 800a910:	af00      	add	r7, sp, #0
 800a912:	4603      	mov	r3, r0
 800a914:	460a      	mov	r2, r1
 800a916:	71fb      	strb	r3, [r7, #7]
 800a918:	4613      	mov	r3, r2
 800a91a:	71bb      	strb	r3, [r7, #6]
    bool isOutgoing = false;
 800a91c:	2300      	movs	r3, #0
 800a91e:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800a920:	79fb      	ldrb	r3, [r7, #7]
 800a922:	2b03      	cmp	r3, #3
 800a924:	d009      	beq.n	800a93a <isPublishOutgoing+0x2e>
 800a926:	2b03      	cmp	r3, #3
 800a928:	dc15      	bgt.n	800a956 <isPublishOutgoing+0x4a>
 800a92a:	2b01      	cmp	r3, #1
 800a92c:	dc02      	bgt.n	800a934 <isPublishOutgoing+0x28>
 800a92e:	2b00      	cmp	r3, #0
 800a930:	da03      	bge.n	800a93a <isPublishOutgoing+0x2e>
            isOutgoing = opType == MQTT_SEND;
            break;

        default:
            /* No other ack type. */
            break;
 800a932:	e010      	b.n	800a956 <isPublishOutgoing+0x4a>
    switch( packetType )
 800a934:	2b02      	cmp	r3, #2
 800a936:	d007      	beq.n	800a948 <isPublishOutgoing+0x3c>
            break;
 800a938:	e00d      	b.n	800a956 <isPublishOutgoing+0x4a>
            isOutgoing = opType == MQTT_RECEIVE;
 800a93a:	79bb      	ldrb	r3, [r7, #6]
 800a93c:	2b01      	cmp	r3, #1
 800a93e:	bf0c      	ite	eq
 800a940:	2301      	moveq	r3, #1
 800a942:	2300      	movne	r3, #0
 800a944:	73fb      	strb	r3, [r7, #15]
            break;
 800a946:	e007      	b.n	800a958 <isPublishOutgoing+0x4c>
            isOutgoing = opType == MQTT_SEND;
 800a948:	79bb      	ldrb	r3, [r7, #6]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	bf0c      	ite	eq
 800a94e:	2301      	moveq	r3, #1
 800a950:	2300      	movne	r3, #0
 800a952:	73fb      	strb	r3, [r7, #15]
            break;
 800a954:	e000      	b.n	800a958 <isPublishOutgoing+0x4c>
            break;
 800a956:	bf00      	nop
    }

    return isOutgoing;
 800a958:	7bfb      	ldrb	r3, [r7, #15]
}
 800a95a:	4618      	mov	r0, r3
 800a95c:	3714      	adds	r7, #20
 800a95e:	46bd      	mov	sp, r7
 800a960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a964:	4770      	bx	lr
	...

0800a968 <findInRecord>:
static size_t findInRecord( const MQTTPubAckInfo_t * records,
                            size_t recordCount,
                            uint16_t packetId,
                            MQTTQoS_t * pQos,
                            MQTTPublishState_t * pCurrentState )
{
 800a968:	b580      	push	{r7, lr}
 800a96a:	b086      	sub	sp, #24
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	60f8      	str	r0, [r7, #12]
 800a970:	60b9      	str	r1, [r7, #8]
 800a972:	603b      	str	r3, [r7, #0]
 800a974:	4613      	mov	r3, r2
 800a976:	80fb      	strh	r3, [r7, #6]
    size_t index = 0;
 800a978:	2300      	movs	r3, #0
 800a97a:	617b      	str	r3, [r7, #20]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800a97c:	88fb      	ldrh	r3, [r7, #6]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d106      	bne.n	800a990 <findInRecord+0x28>
 800a982:	4b1b      	ldr	r3, [pc, #108]	@ (800a9f0 <findInRecord+0x88>)
 800a984:	4a1b      	ldr	r2, [pc, #108]	@ (800a9f4 <findInRecord+0x8c>)
 800a986:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 800a98a:	481b      	ldr	r0, [pc, #108]	@ (800a9f8 <findInRecord+0x90>)
 800a98c:	f003 fc04 	bl	800e198 <__assert_func>

    *pCurrentState = MQTTStateNull;
 800a990:	6a3b      	ldr	r3, [r7, #32]
 800a992:	2200      	movs	r2, #0
 800a994:	701a      	strb	r2, [r3, #0]

    for( index = 0; index < recordCount; index++ )
 800a996:	2300      	movs	r3, #0
 800a998:	617b      	str	r3, [r7, #20]
 800a99a:	e019      	b.n	800a9d0 <findInRecord+0x68>
    {
        if( records[ index ].packetId == packetId )
 800a99c:	697b      	ldr	r3, [r7, #20]
 800a99e:	009b      	lsls	r3, r3, #2
 800a9a0:	68fa      	ldr	r2, [r7, #12]
 800a9a2:	4413      	add	r3, r2
 800a9a4:	881b      	ldrh	r3, [r3, #0]
 800a9a6:	88fa      	ldrh	r2, [r7, #6]
 800a9a8:	429a      	cmp	r2, r3
 800a9aa:	d10e      	bne.n	800a9ca <findInRecord+0x62>
        {
            *pQos = records[ index ].qos;
 800a9ac:	697b      	ldr	r3, [r7, #20]
 800a9ae:	009b      	lsls	r3, r3, #2
 800a9b0:	68fa      	ldr	r2, [r7, #12]
 800a9b2:	4413      	add	r3, r2
 800a9b4:	789a      	ldrb	r2, [r3, #2]
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	701a      	strb	r2, [r3, #0]
            *pCurrentState = records[ index ].publishState;
 800a9ba:	697b      	ldr	r3, [r7, #20]
 800a9bc:	009b      	lsls	r3, r3, #2
 800a9be:	68fa      	ldr	r2, [r7, #12]
 800a9c0:	4413      	add	r3, r2
 800a9c2:	78da      	ldrb	r2, [r3, #3]
 800a9c4:	6a3b      	ldr	r3, [r7, #32]
 800a9c6:	701a      	strb	r2, [r3, #0]
            break;
 800a9c8:	e006      	b.n	800a9d8 <findInRecord+0x70>
    for( index = 0; index < recordCount; index++ )
 800a9ca:	697b      	ldr	r3, [r7, #20]
 800a9cc:	3301      	adds	r3, #1
 800a9ce:	617b      	str	r3, [r7, #20]
 800a9d0:	697a      	ldr	r2, [r7, #20]
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	429a      	cmp	r2, r3
 800a9d6:	d3e1      	bcc.n	800a99c <findInRecord+0x34>
        }
    }

    if( index == recordCount )
 800a9d8:	697a      	ldr	r2, [r7, #20]
 800a9da:	68bb      	ldr	r3, [r7, #8]
 800a9dc:	429a      	cmp	r2, r3
 800a9de:	d102      	bne.n	800a9e6 <findInRecord+0x7e>
    {
        index = MQTT_INVALID_STATE_COUNT;
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	43db      	mvns	r3, r3
 800a9e4:	617b      	str	r3, [r7, #20]
    }

    return index;
 800a9e6:	697b      	ldr	r3, [r7, #20]
}
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	3718      	adds	r7, #24
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bd80      	pop	{r7, pc}
 800a9f0:	08010880 	.word	0x08010880
 800a9f4:	08010cdc 	.word	0x08010cdc
 800a9f8:	080108a4 	.word	0x080108a4

0800a9fc <compactRecords>:

/*-----------------------------------------------------------*/

static void compactRecords( MQTTPubAckInfo_t * records,
                            size_t recordCount )
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b084      	sub	sp, #16
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
 800aa04:	6039      	str	r1, [r7, #0]
    size_t index = 0;
 800aa06:	2300      	movs	r3, #0
 800aa08:	60fb      	str	r3, [r7, #12]
    size_t emptyIndex = MQTT_INVALID_STATE_COUNT;
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	43db      	mvns	r3, r3
 800aa0e:	60bb      	str	r3, [r7, #8]

    assert( records != NULL );
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d150      	bne.n	800aab8 <compactRecords+0xbc>
 800aa16:	4b2d      	ldr	r3, [pc, #180]	@ (800aacc <compactRecords+0xd0>)
 800aa18:	4a2d      	ldr	r2, [pc, #180]	@ (800aad0 <compactRecords+0xd4>)
 800aa1a:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800aa1e:	482d      	ldr	r0, [pc, #180]	@ (800aad4 <compactRecords+0xd8>)
 800aa20:	f003 fbba 	bl	800e198 <__assert_func>

    /* Find the empty spots and fill those with non empty values. */
    for( ; index < recordCount; index++ )
    {
        /* Find the first empty spot. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	009b      	lsls	r3, r3, #2
 800aa28:	687a      	ldr	r2, [r7, #4]
 800aa2a:	4413      	add	r3, r2
 800aa2c:	881b      	ldrh	r3, [r3, #0]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d107      	bne.n	800aa42 <compactRecords+0x46>
        {
            if( emptyIndex == MQTT_INVALID_STATE_COUNT )
 800aa32:	2300      	movs	r3, #0
 800aa34:	43db      	mvns	r3, r3
 800aa36:	68ba      	ldr	r2, [r7, #8]
 800aa38:	429a      	cmp	r2, r3
 800aa3a:	d13a      	bne.n	800aab2 <compactRecords+0xb6>
            {
                emptyIndex = index;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	60bb      	str	r3, [r7, #8]
 800aa40:	e037      	b.n	800aab2 <compactRecords+0xb6>
            }
        }
        else
        {
            if( emptyIndex != MQTT_INVALID_STATE_COUNT )
 800aa42:	2300      	movs	r3, #0
 800aa44:	43db      	mvns	r3, r3
 800aa46:	68ba      	ldr	r2, [r7, #8]
 800aa48:	429a      	cmp	r2, r3
 800aa4a:	d032      	beq.n	800aab2 <compactRecords+0xb6>
            {
                /* Copy over the contents at non empty index to empty index. */
                records[ emptyIndex ].packetId = records[ index ].packetId;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	009b      	lsls	r3, r3, #2
 800aa50:	687a      	ldr	r2, [r7, #4]
 800aa52:	441a      	add	r2, r3
 800aa54:	68bb      	ldr	r3, [r7, #8]
 800aa56:	009b      	lsls	r3, r3, #2
 800aa58:	6879      	ldr	r1, [r7, #4]
 800aa5a:	440b      	add	r3, r1
 800aa5c:	8812      	ldrh	r2, [r2, #0]
 800aa5e:	801a      	strh	r2, [r3, #0]
                records[ emptyIndex ].qos = records[ index ].qos;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	009b      	lsls	r3, r3, #2
 800aa64:	687a      	ldr	r2, [r7, #4]
 800aa66:	441a      	add	r2, r3
 800aa68:	68bb      	ldr	r3, [r7, #8]
 800aa6a:	009b      	lsls	r3, r3, #2
 800aa6c:	6879      	ldr	r1, [r7, #4]
 800aa6e:	440b      	add	r3, r1
 800aa70:	7892      	ldrb	r2, [r2, #2]
 800aa72:	709a      	strb	r2, [r3, #2]
                records[ emptyIndex ].publishState = records[ index ].publishState;
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	009b      	lsls	r3, r3, #2
 800aa78:	687a      	ldr	r2, [r7, #4]
 800aa7a:	441a      	add	r2, r3
 800aa7c:	68bb      	ldr	r3, [r7, #8]
 800aa7e:	009b      	lsls	r3, r3, #2
 800aa80:	6879      	ldr	r1, [r7, #4]
 800aa82:	440b      	add	r3, r1
 800aa84:	78d2      	ldrb	r2, [r2, #3]
 800aa86:	70da      	strb	r2, [r3, #3]

                /* Mark the record at current non empty index as invalid. */
                records[ index ].packetId = MQTT_PACKET_ID_INVALID;
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	009b      	lsls	r3, r3, #2
 800aa8c:	687a      	ldr	r2, [r7, #4]
 800aa8e:	4413      	add	r3, r2
 800aa90:	2200      	movs	r2, #0
 800aa92:	801a      	strh	r2, [r3, #0]
                records[ index ].qos = MQTTQoS0;
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	009b      	lsls	r3, r3, #2
 800aa98:	687a      	ldr	r2, [r7, #4]
 800aa9a:	4413      	add	r3, r2
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	709a      	strb	r2, [r3, #2]
                records[ index ].publishState = MQTTStateNull;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	009b      	lsls	r3, r3, #2
 800aaa4:	687a      	ldr	r2, [r7, #4]
 800aaa6:	4413      	add	r3, r2
 800aaa8:	2200      	movs	r2, #0
 800aaaa:	70da      	strb	r2, [r3, #3]

                /* Advance the emptyIndex. */
                emptyIndex++;
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	3301      	adds	r3, #1
 800aab0:	60bb      	str	r3, [r7, #8]
    for( ; index < recordCount; index++ )
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	3301      	adds	r3, #1
 800aab6:	60fb      	str	r3, [r7, #12]
 800aab8:	68fa      	ldr	r2, [r7, #12]
 800aaba:	683b      	ldr	r3, [r7, #0]
 800aabc:	429a      	cmp	r2, r3
 800aabe:	d3b1      	bcc.n	800aa24 <compactRecords+0x28>
            }
        }
    }
}
 800aac0:	bf00      	nop
 800aac2:	bf00      	nop
 800aac4:	3710      	adds	r7, #16
 800aac6:	46bd      	mov	sp, r7
 800aac8:	bd80      	pop	{r7, pc}
 800aaca:	bf00      	nop
 800aacc:	080108d4 	.word	0x080108d4
 800aad0:	08010cec 	.word	0x08010cec
 800aad4:	080108a4 	.word	0x080108a4

0800aad8 <addRecord>:
static MQTTStatus_t addRecord( MQTTPubAckInfo_t * records,
                               size_t recordCount,
                               uint16_t packetId,
                               MQTTQoS_t qos,
                               MQTTPublishState_t publishState )
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b088      	sub	sp, #32
 800aadc:	af00      	add	r7, sp, #0
 800aade:	60f8      	str	r0, [r7, #12]
 800aae0:	60b9      	str	r1, [r7, #8]
 800aae2:	4611      	mov	r1, r2
 800aae4:	461a      	mov	r2, r3
 800aae6:	460b      	mov	r3, r1
 800aae8:	80fb      	strh	r3, [r7, #6]
 800aaea:	4613      	mov	r3, r2
 800aaec:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTNoMemory;
 800aaee:	2302      	movs	r3, #2
 800aaf0:	77fb      	strb	r3, [r7, #31]
    int32_t index = 0;
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	61bb      	str	r3, [r7, #24]
    size_t availableIndex = recordCount;
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	617b      	str	r3, [r7, #20]
    bool validEntryFound = false;
 800aafa:	2300      	movs	r3, #0
 800aafc:	74fb      	strb	r3, [r7, #19]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800aafe:	88fb      	ldrh	r3, [r7, #6]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d106      	bne.n	800ab12 <addRecord+0x3a>
 800ab04:	4b32      	ldr	r3, [pc, #200]	@ (800abd0 <addRecord+0xf8>)
 800ab06:	4a33      	ldr	r2, [pc, #204]	@ (800abd4 <addRecord+0xfc>)
 800ab08:	f240 210d 	movw	r1, #525	@ 0x20d
 800ab0c:	4832      	ldr	r0, [pc, #200]	@ (800abd8 <addRecord+0x100>)
 800ab0e:	f003 fb43 	bl	800e198 <__assert_func>
    assert( qos != MQTTQoS0 );
 800ab12:	797b      	ldrb	r3, [r7, #5]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d106      	bne.n	800ab26 <addRecord+0x4e>
 800ab18:	4b30      	ldr	r3, [pc, #192]	@ (800abdc <addRecord+0x104>)
 800ab1a:	4a2e      	ldr	r2, [pc, #184]	@ (800abd4 <addRecord+0xfc>)
 800ab1c:	f240 210e 	movw	r1, #526	@ 0x20e
 800ab20:	482d      	ldr	r0, [pc, #180]	@ (800abd8 <addRecord+0x100>)
 800ab22:	f003 fb39 	bl	800e198 <__assert_func>

    /* Check if we have to compact the records. This is known by checking if
     * the last spot in the array is filled. */
    if( records[ recordCount - 1U ].packetId != MQTT_PACKET_ID_INVALID )
 800ab26:	68bb      	ldr	r3, [r7, #8]
 800ab28:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ab2c:	3b01      	subs	r3, #1
 800ab2e:	009b      	lsls	r3, r3, #2
 800ab30:	68fa      	ldr	r2, [r7, #12]
 800ab32:	4413      	add	r3, r2
 800ab34:	881b      	ldrh	r3, [r3, #0]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d003      	beq.n	800ab42 <addRecord+0x6a>
    {
        compactRecords( records, recordCount );
 800ab3a:	68b9      	ldr	r1, [r7, #8]
 800ab3c:	68f8      	ldr	r0, [r7, #12]
 800ab3e:	f7ff ff5d 	bl	800a9fc <compactRecords>

    /* Start from end so first available index will be populated.
     * Available index is always found after the last element in the records.
     * This is to make sure the relative order of the records in order to meet
     * the message ordering requirement of MQTT spec 3.1.1. */
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800ab42:	68bb      	ldr	r3, [r7, #8]
 800ab44:	3b01      	subs	r3, #1
 800ab46:	61bb      	str	r3, [r7, #24]
 800ab48:	e021      	b.n	800ab8e <addRecord+0xb6>
    {
        /* Available index is only found after packet at the highest index. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800ab4a:	69bb      	ldr	r3, [r7, #24]
 800ab4c:	009b      	lsls	r3, r3, #2
 800ab4e:	68fa      	ldr	r2, [r7, #12]
 800ab50:	4413      	add	r3, r2
 800ab52:	881b      	ldrh	r3, [r3, #0]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d108      	bne.n	800ab6a <addRecord+0x92>
        {
            if( validEntryFound == false )
 800ab58:	7cfb      	ldrb	r3, [r7, #19]
 800ab5a:	f083 0301 	eor.w	r3, r3, #1
 800ab5e:	b2db      	uxtb	r3, r3
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d011      	beq.n	800ab88 <addRecord+0xb0>
            {
                availableIndex = ( size_t ) index;
 800ab64:	69bb      	ldr	r3, [r7, #24]
 800ab66:	617b      	str	r3, [r7, #20]
 800ab68:	e00e      	b.n	800ab88 <addRecord+0xb0>
            }
        }
        else
        {
            /* A non-empty spot found in the records. */
            validEntryFound = true;
 800ab6a:	2301      	movs	r3, #1
 800ab6c:	74fb      	strb	r3, [r7, #19]

            if( records[ index ].packetId == packetId )
 800ab6e:	69bb      	ldr	r3, [r7, #24]
 800ab70:	009b      	lsls	r3, r3, #2
 800ab72:	68fa      	ldr	r2, [r7, #12]
 800ab74:	4413      	add	r3, r2
 800ab76:	881b      	ldrh	r3, [r3, #0]
 800ab78:	88fa      	ldrh	r2, [r7, #6]
 800ab7a:	429a      	cmp	r2, r3
 800ab7c:	d104      	bne.n	800ab88 <addRecord+0xb0>
                /* Collision. */
                LogError( ( "Collision when adding PacketID=%u at index=%d.",
                            ( unsigned int ) packetId,
                            ( int ) index ) );

                status = MQTTStateCollision;
 800ab7e:	2309      	movs	r3, #9
 800ab80:	77fb      	strb	r3, [r7, #31]
                availableIndex = recordCount;
 800ab82:	68bb      	ldr	r3, [r7, #8]
 800ab84:	617b      	str	r3, [r7, #20]
                break;
 800ab86:	e005      	b.n	800ab94 <addRecord+0xbc>
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800ab88:	69bb      	ldr	r3, [r7, #24]
 800ab8a:	3b01      	subs	r3, #1
 800ab8c:	61bb      	str	r3, [r7, #24]
 800ab8e:	69bb      	ldr	r3, [r7, #24]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	dada      	bge.n	800ab4a <addRecord+0x72>
            }
        }
    }

    if( availableIndex < recordCount )
 800ab94:	697a      	ldr	r2, [r7, #20]
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	429a      	cmp	r2, r3
 800ab9a:	d214      	bcs.n	800abc6 <addRecord+0xee>
    {
        records[ availableIndex ].packetId = packetId;
 800ab9c:	697b      	ldr	r3, [r7, #20]
 800ab9e:	009b      	lsls	r3, r3, #2
 800aba0:	68fa      	ldr	r2, [r7, #12]
 800aba2:	4413      	add	r3, r2
 800aba4:	88fa      	ldrh	r2, [r7, #6]
 800aba6:	801a      	strh	r2, [r3, #0]
        records[ availableIndex ].qos = qos;
 800aba8:	697b      	ldr	r3, [r7, #20]
 800abaa:	009b      	lsls	r3, r3, #2
 800abac:	68fa      	ldr	r2, [r7, #12]
 800abae:	4413      	add	r3, r2
 800abb0:	797a      	ldrb	r2, [r7, #5]
 800abb2:	709a      	strb	r2, [r3, #2]
        records[ availableIndex ].publishState = publishState;
 800abb4:	697b      	ldr	r3, [r7, #20]
 800abb6:	009b      	lsls	r3, r3, #2
 800abb8:	68fa      	ldr	r2, [r7, #12]
 800abba:	4413      	add	r3, r2
 800abbc:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800abc0:	70da      	strb	r2, [r3, #3]
        status = MQTTSuccess;
 800abc2:	2300      	movs	r3, #0
 800abc4:	77fb      	strb	r3, [r7, #31]
    }

    return status;
 800abc6:	7ffb      	ldrb	r3, [r7, #31]
}
 800abc8:	4618      	mov	r0, r3
 800abca:	3720      	adds	r7, #32
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}
 800abd0:	08010880 	.word	0x08010880
 800abd4:	08010cfc 	.word	0x08010cfc
 800abd8:	080108a4 	.word	0x080108a4
 800abdc:	080108e4 	.word	0x080108e4

0800abe0 <updateRecord>:

static void updateRecord( MQTTPubAckInfo_t * records,
                          size_t recordIndex,
                          MQTTPublishState_t newState,
                          bool shouldDelete )
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b084      	sub	sp, #16
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	60f8      	str	r0, [r7, #12]
 800abe8:	60b9      	str	r1, [r7, #8]
 800abea:	4611      	mov	r1, r2
 800abec:	461a      	mov	r2, r3
 800abee:	460b      	mov	r3, r1
 800abf0:	71fb      	strb	r3, [r7, #7]
 800abf2:	4613      	mov	r3, r2
 800abf4:	71bb      	strb	r3, [r7, #6]
    assert( records != NULL );
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d106      	bne.n	800ac0a <updateRecord+0x2a>
 800abfc:	4b13      	ldr	r3, [pc, #76]	@ (800ac4c <updateRecord+0x6c>)
 800abfe:	4a14      	ldr	r2, [pc, #80]	@ (800ac50 <updateRecord+0x70>)
 800ac00:	f240 214a 	movw	r1, #586	@ 0x24a
 800ac04:	4813      	ldr	r0, [pc, #76]	@ (800ac54 <updateRecord+0x74>)
 800ac06:	f003 fac7 	bl	800e198 <__assert_func>

    if( shouldDelete == true )
 800ac0a:	79bb      	ldrb	r3, [r7, #6]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d012      	beq.n	800ac36 <updateRecord+0x56>
    {
        /* Mark the record as invalid. */
        records[ recordIndex ].packetId = MQTT_PACKET_ID_INVALID;
 800ac10:	68bb      	ldr	r3, [r7, #8]
 800ac12:	009b      	lsls	r3, r3, #2
 800ac14:	68fa      	ldr	r2, [r7, #12]
 800ac16:	4413      	add	r3, r2
 800ac18:	2200      	movs	r2, #0
 800ac1a:	801a      	strh	r2, [r3, #0]
        records[ recordIndex ].qos = MQTTQoS0;
 800ac1c:	68bb      	ldr	r3, [r7, #8]
 800ac1e:	009b      	lsls	r3, r3, #2
 800ac20:	68fa      	ldr	r2, [r7, #12]
 800ac22:	4413      	add	r3, r2
 800ac24:	2200      	movs	r2, #0
 800ac26:	709a      	strb	r2, [r3, #2]
        records[ recordIndex ].publishState = MQTTStateNull;
 800ac28:	68bb      	ldr	r3, [r7, #8]
 800ac2a:	009b      	lsls	r3, r3, #2
 800ac2c:	68fa      	ldr	r2, [r7, #12]
 800ac2e:	4413      	add	r3, r2
 800ac30:	2200      	movs	r2, #0
 800ac32:	70da      	strb	r2, [r3, #3]
    }
    else
    {
        records[ recordIndex ].publishState = newState;
    }
}
 800ac34:	e005      	b.n	800ac42 <updateRecord+0x62>
        records[ recordIndex ].publishState = newState;
 800ac36:	68bb      	ldr	r3, [r7, #8]
 800ac38:	009b      	lsls	r3, r3, #2
 800ac3a:	68fa      	ldr	r2, [r7, #12]
 800ac3c:	4413      	add	r3, r2
 800ac3e:	79fa      	ldrb	r2, [r7, #7]
 800ac40:	70da      	strb	r2, [r3, #3]
}
 800ac42:	bf00      	nop
 800ac44:	3710      	adds	r7, #16
 800ac46:	46bd      	mov	sp, r7
 800ac48:	bd80      	pop	{r7, pc}
 800ac4a:	bf00      	nop
 800ac4c:	080108d4 	.word	0x080108d4
 800ac50:	08010d08 	.word	0x08010d08
 800ac54:	080108a4 	.word	0x080108a4

0800ac58 <stateSelect>:
/*-----------------------------------------------------------*/

static uint16_t stateSelect( const MQTTContext_t * pMqttContext,
                             uint16_t searchStates,
                             MQTTStateCursor_t * pCursor )
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	b088      	sub	sp, #32
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	60f8      	str	r0, [r7, #12]
 800ac60:	460b      	mov	r3, r1
 800ac62:	607a      	str	r2, [r7, #4]
 800ac64:	817b      	strh	r3, [r7, #10]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800ac66:	2300      	movs	r3, #0
 800ac68:	83fb      	strh	r3, [r7, #30]
    uint16_t outgoingStates = 0U;
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	83bb      	strh	r3, [r7, #28]
    const MQTTPubAckInfo_t * records = NULL;
 800ac6e:	2300      	movs	r3, #0
 800ac70:	61bb      	str	r3, [r7, #24]
    size_t maxCount;
    bool stateCheck = false;
 800ac72:	2300      	movs	r3, #0
 800ac74:	75fb      	strb	r3, [r7, #23]

    assert( pMqttContext != NULL );
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d106      	bne.n	800ac8a <stateSelect+0x32>
 800ac7c:	4b43      	ldr	r3, [pc, #268]	@ (800ad8c <stateSelect+0x134>)
 800ac7e:	4a44      	ldr	r2, [pc, #272]	@ (800ad90 <stateSelect+0x138>)
 800ac80:	f240 2165 	movw	r1, #613	@ 0x265
 800ac84:	4843      	ldr	r0, [pc, #268]	@ (800ad94 <stateSelect+0x13c>)
 800ac86:	f003 fa87 	bl	800e198 <__assert_func>
    assert( searchStates != 0U );
 800ac8a:	897b      	ldrh	r3, [r7, #10]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d106      	bne.n	800ac9e <stateSelect+0x46>
 800ac90:	4b41      	ldr	r3, [pc, #260]	@ (800ad98 <stateSelect+0x140>)
 800ac92:	4a3f      	ldr	r2, [pc, #252]	@ (800ad90 <stateSelect+0x138>)
 800ac94:	f240 2166 	movw	r1, #614	@ 0x266
 800ac98:	483e      	ldr	r0, [pc, #248]	@ (800ad94 <stateSelect+0x13c>)
 800ac9a:	f003 fa7d 	bl	800e198 <__assert_func>
    assert( pCursor != NULL );
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d106      	bne.n	800acb2 <stateSelect+0x5a>
 800aca4:	4b3d      	ldr	r3, [pc, #244]	@ (800ad9c <stateSelect+0x144>)
 800aca6:	4a3a      	ldr	r2, [pc, #232]	@ (800ad90 <stateSelect+0x138>)
 800aca8:	f240 2167 	movw	r1, #615	@ 0x267
 800acac:	4839      	ldr	r0, [pc, #228]	@ (800ad94 <stateSelect+0x13c>)
 800acae:	f003 fa73 	bl	800e198 <__assert_func>

    /* Create a bit map with all the outgoing publish states. */
    UINT16_SET_BIT( outgoingStates, MQTTPublishSend );
 800acb2:	8bbb      	ldrh	r3, [r7, #28]
 800acb4:	f043 0302 	orr.w	r3, r3, #2
 800acb8:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubAckPending );
 800acba:	8bbb      	ldrh	r3, [r7, #28]
 800acbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800acc0:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRecPending );
 800acc2:	8bbb      	ldrh	r3, [r7, #28]
 800acc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800acc8:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRelSend );
 800acca:	8bbb      	ldrh	r3, [r7, #28]
 800accc:	f043 0310 	orr.w	r3, r3, #16
 800acd0:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubCompPending );
 800acd2:	8bbb      	ldrh	r3, [r7, #28]
 800acd4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800acd8:	83bb      	strh	r3, [r7, #28]

    /* Only outgoing publish records need to be searched. */
    assert( ( outgoingStates & searchStates ) > 0U );
 800acda:	8bba      	ldrh	r2, [r7, #28]
 800acdc:	897b      	ldrh	r3, [r7, #10]
 800acde:	4013      	ands	r3, r2
 800ace0:	b29b      	uxth	r3, r3
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d106      	bne.n	800acf4 <stateSelect+0x9c>
 800ace6:	4b2e      	ldr	r3, [pc, #184]	@ (800ada0 <stateSelect+0x148>)
 800ace8:	4a29      	ldr	r2, [pc, #164]	@ (800ad90 <stateSelect+0x138>)
 800acea:	f240 2171 	movw	r1, #625	@ 0x271
 800acee:	4829      	ldr	r0, [pc, #164]	@ (800ad94 <stateSelect+0x13c>)
 800acf0:	f003 fa52 	bl	800e198 <__assert_func>
    assert( ( ~outgoingStates & searchStates ) == 0U );
 800acf4:	8bbb      	ldrh	r3, [r7, #28]
 800acf6:	43da      	mvns	r2, r3
 800acf8:	897b      	ldrh	r3, [r7, #10]
 800acfa:	4013      	ands	r3, r2
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d006      	beq.n	800ad0e <stateSelect+0xb6>
 800ad00:	4b28      	ldr	r3, [pc, #160]	@ (800ada4 <stateSelect+0x14c>)
 800ad02:	4a23      	ldr	r2, [pc, #140]	@ (800ad90 <stateSelect+0x138>)
 800ad04:	f240 2172 	movw	r1, #626	@ 0x272
 800ad08:	4822      	ldr	r0, [pc, #136]	@ (800ad94 <stateSelect+0x13c>)
 800ad0a:	f003 fa45 	bl	800e198 <__assert_func>

    records = pMqttContext->outgoingPublishRecords;
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	61bb      	str	r3, [r7, #24]
    maxCount = pMqttContext->outgoingPublishRecordMaxCount;
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	689b      	ldr	r3, [r3, #8]
 800ad18:	613b      	str	r3, [r7, #16]

    while( *pCursor < maxCount )
 800ad1a:	e02d      	b.n	800ad78 <stateSelect+0x120>
    {
        /* Check if any of the search states are present. */
        stateCheck = UINT16_CHECK_BIT( searchStates, records[ *pCursor ].publishState );
 800ad1c:	897a      	ldrh	r2, [r7, #10]
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	009b      	lsls	r3, r3, #2
 800ad24:	69b9      	ldr	r1, [r7, #24]
 800ad26:	440b      	add	r3, r1
 800ad28:	78db      	ldrb	r3, [r3, #3]
 800ad2a:	4619      	mov	r1, r3
 800ad2c:	2301      	movs	r3, #1
 800ad2e:	408b      	lsls	r3, r1
 800ad30:	401a      	ands	r2, r3
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	009b      	lsls	r3, r3, #2
 800ad38:	69b9      	ldr	r1, [r7, #24]
 800ad3a:	440b      	add	r3, r1
 800ad3c:	78db      	ldrb	r3, [r3, #3]
 800ad3e:	4619      	mov	r1, r3
 800ad40:	2301      	movs	r3, #1
 800ad42:	408b      	lsls	r3, r1
 800ad44:	429a      	cmp	r2, r3
 800ad46:	bf0c      	ite	eq
 800ad48:	2301      	moveq	r3, #1
 800ad4a:	2300      	movne	r3, #0
 800ad4c:	75fb      	strb	r3, [r7, #23]

        if( stateCheck == true )
 800ad4e:	7dfb      	ldrb	r3, [r7, #23]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d00c      	beq.n	800ad6e <stateSelect+0x116>
        {
            packetId = records[ *pCursor ].packetId;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	009b      	lsls	r3, r3, #2
 800ad5a:	69ba      	ldr	r2, [r7, #24]
 800ad5c:	4413      	add	r3, r2
 800ad5e:	881b      	ldrh	r3, [r3, #0]
 800ad60:	83fb      	strh	r3, [r7, #30]
            ( *pCursor )++;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	1c5a      	adds	r2, r3, #1
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	601a      	str	r2, [r3, #0]
            break;
 800ad6c:	e009      	b.n	800ad82 <stateSelect+0x12a>
        }

        ( *pCursor )++;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	1c5a      	adds	r2, r3, #1
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	601a      	str	r2, [r3, #0]
    while( *pCursor < maxCount )
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	693a      	ldr	r2, [r7, #16]
 800ad7e:	429a      	cmp	r2, r3
 800ad80:	d8cc      	bhi.n	800ad1c <stateSelect+0xc4>
    }

    return packetId;
 800ad82:	8bfb      	ldrh	r3, [r7, #30]
}
 800ad84:	4618      	mov	r0, r3
 800ad86:	3720      	adds	r7, #32
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bd80      	pop	{r7, pc}
 800ad8c:	080108f4 	.word	0x080108f4
 800ad90:	08010d18 	.word	0x08010d18
 800ad94:	080108a4 	.word	0x080108a4
 800ad98:	0801090c 	.word	0x0801090c
 800ad9c:	08010920 	.word	0x08010920
 800ada0:	08010930 	.word	0x08010930
 800ada4:	08010958 	.word	0x08010958

0800ada8 <MQTT_CalculateStateAck>:
/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStateAck( MQTTPubAckType_t packetType,
                                           MQTTStateOperation_t opType,
                                           MQTTQoS_t qos )
{
 800ada8:	b480      	push	{r7}
 800adaa:	b085      	sub	sp, #20
 800adac:	af00      	add	r7, sp, #0
 800adae:	4603      	mov	r3, r0
 800adb0:	71fb      	strb	r3, [r7, #7]
 800adb2:	460b      	mov	r3, r1
 800adb4:	71bb      	strb	r3, [r7, #6]
 800adb6:	4613      	mov	r3, r2
 800adb8:	717b      	strb	r3, [r7, #5]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800adba:	2300      	movs	r3, #0
 800adbc:	73fb      	strb	r3, [r7, #15]
    /* There are more QoS2 cases than QoS1, so initialize to that. */
    bool qosValid = qos == MQTTQoS2;
 800adbe:	797b      	ldrb	r3, [r7, #5]
 800adc0:	2b02      	cmp	r3, #2
 800adc2:	bf0c      	ite	eq
 800adc4:	2301      	moveq	r3, #1
 800adc6:	2300      	movne	r3, #0
 800adc8:	73bb      	strb	r3, [r7, #14]

    switch( packetType )
 800adca:	79fb      	ldrb	r3, [r7, #7]
 800adcc:	2b03      	cmp	r3, #3
 800adce:	d827      	bhi.n	800ae20 <MQTT_CalculateStateAck+0x78>
 800add0:	a201      	add	r2, pc, #4	@ (adr r2, 800add8 <MQTT_CalculateStateAck+0x30>)
 800add2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800add6:	bf00      	nop
 800add8:	0800ade9 	.word	0x0800ade9
 800addc:	0800adfb 	.word	0x0800adfb
 800ade0:	0800ae0b 	.word	0x0800ae0b
 800ade4:	0800ae1b 	.word	0x0800ae1b
    {
        case MQTTPuback:
            qosValid = qos == MQTTQoS1;
 800ade8:	797b      	ldrb	r3, [r7, #5]
 800adea:	2b01      	cmp	r3, #1
 800adec:	bf0c      	ite	eq
 800adee:	2301      	moveq	r3, #1
 800adf0:	2300      	movne	r3, #0
 800adf2:	73bb      	strb	r3, [r7, #14]
            calculatedState = MQTTPublishDone;
 800adf4:	230a      	movs	r3, #10
 800adf6:	73fb      	strb	r3, [r7, #15]
            break;
 800adf8:	e013      	b.n	800ae22 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrec:

            /* Incoming publish: send PUBREC, PUBREL pending.
             * Outgoing publish: receive PUBREC, send PUBREL. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRelPending : MQTTPubRelSend;
 800adfa:	79bb      	ldrb	r3, [r7, #6]
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d101      	bne.n	800ae04 <MQTT_CalculateStateAck+0x5c>
 800ae00:	2308      	movs	r3, #8
 800ae02:	e000      	b.n	800ae06 <MQTT_CalculateStateAck+0x5e>
 800ae04:	2304      	movs	r3, #4
 800ae06:	73fb      	strb	r3, [r7, #15]
            break;
 800ae08:	e00b      	b.n	800ae22 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrel:

            /* Incoming publish: receive PUBREL, send PUBCOMP.
             * Outgoing publish: send PUBREL, PUBCOMP pending. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubCompPending : MQTTPubCompSend;
 800ae0a:	79bb      	ldrb	r3, [r7, #6]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d101      	bne.n	800ae14 <MQTT_CalculateStateAck+0x6c>
 800ae10:	2309      	movs	r3, #9
 800ae12:	e000      	b.n	800ae16 <MQTT_CalculateStateAck+0x6e>
 800ae14:	2305      	movs	r3, #5
 800ae16:	73fb      	strb	r3, [r7, #15]
            break;
 800ae18:	e003      	b.n	800ae22 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubcomp:
            calculatedState = MQTTPublishDone;
 800ae1a:	230a      	movs	r3, #10
 800ae1c:	73fb      	strb	r3, [r7, #15]
            break;
 800ae1e:	e000      	b.n	800ae22 <MQTT_CalculateStateAck+0x7a>

        default:
            /* No other ack type. */
            break;
 800ae20:	bf00      	nop
    }

    /* Sanity check, make sure ack and QoS agree. */
    if( qosValid == false )
 800ae22:	7bbb      	ldrb	r3, [r7, #14]
 800ae24:	f083 0301 	eor.w	r3, r3, #1
 800ae28:	b2db      	uxtb	r3, r3
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d001      	beq.n	800ae32 <MQTT_CalculateStateAck+0x8a>
    {
        calculatedState = MQTTStateNull;
 800ae2e:	2300      	movs	r3, #0
 800ae30:	73fb      	strb	r3, [r7, #15]
    }

    return calculatedState;
 800ae32:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae34:	4618      	mov	r0, r3
 800ae36:	3714      	adds	r7, #20
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae3e:	4770      	bx	lr

0800ae40 <updateStateAck>:
                                    size_t maxRecordCount,
                                    size_t recordIndex,
                                    uint16_t packetId,
                                    MQTTPublishState_t currentState,
                                    MQTTPublishState_t newState )
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b088      	sub	sp, #32
 800ae44:	af02      	add	r7, sp, #8
 800ae46:	60f8      	str	r0, [r7, #12]
 800ae48:	60b9      	str	r1, [r7, #8]
 800ae4a:	607a      	str	r2, [r7, #4]
 800ae4c:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTIllegalState;
 800ae4e:	2308      	movs	r3, #8
 800ae50:	75fb      	strb	r3, [r7, #23]
    bool shouldDeleteRecord = false;
 800ae52:	2300      	movs	r3, #0
 800ae54:	75bb      	strb	r3, [r7, #22]
    bool isTransitionValid = false;
 800ae56:	2300      	movs	r3, #0
 800ae58:	757b      	strb	r3, [r7, #21]

    assert( records != NULL );
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d106      	bne.n	800ae6e <updateStateAck+0x2e>
 800ae60:	4b22      	ldr	r3, [pc, #136]	@ (800aeec <updateStateAck+0xac>)
 800ae62:	4a23      	ldr	r2, [pc, #140]	@ (800aef0 <updateStateAck+0xb0>)
 800ae64:	f240 21c7 	movw	r1, #711	@ 0x2c7
 800ae68:	4822      	ldr	r0, [pc, #136]	@ (800aef4 <updateStateAck+0xb4>)
 800ae6a:	f003 f995 	bl	800e198 <__assert_func>

    /* Record to be deleted if the state transition is completed or if a PUBREC
     * is received for an outgoing QoS2 publish. When a PUBREC is received,
     * record is deleted and added back to the end of the records to maintain
     * ordering for PUBRELs. */
    shouldDeleteRecord = ( newState == MQTTPublishDone ) || ( newState == MQTTPubRelSend );
 800ae6e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ae72:	2b0a      	cmp	r3, #10
 800ae74:	d003      	beq.n	800ae7e <updateStateAck+0x3e>
 800ae76:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ae7a:	2b04      	cmp	r3, #4
 800ae7c:	d101      	bne.n	800ae82 <updateStateAck+0x42>
 800ae7e:	2301      	movs	r3, #1
 800ae80:	e000      	b.n	800ae84 <updateStateAck+0x44>
 800ae82:	2300      	movs	r3, #0
 800ae84:	75bb      	strb	r3, [r7, #22]
 800ae86:	7dbb      	ldrb	r3, [r7, #22]
 800ae88:	f003 0301 	and.w	r3, r3, #1
 800ae8c:	75bb      	strb	r3, [r7, #22]
    isTransitionValid = validateTransitionAck( currentState, newState );
 800ae8e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800ae92:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ae96:	4611      	mov	r1, r2
 800ae98:	4618      	mov	r0, r3
 800ae9a:	f7ff fcc3 	bl	800a824 <validateTransitionAck>
 800ae9e:	4603      	mov	r3, r0
 800aea0:	757b      	strb	r3, [r7, #21]

    if( isTransitionValid == true )
 800aea2:	7d7b      	ldrb	r3, [r7, #21]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d01c      	beq.n	800aee2 <updateStateAck+0xa2>
    {
        status = MQTTSuccess;
 800aea8:	2300      	movs	r3, #0
 800aeaa:	75fb      	strb	r3, [r7, #23]

        /* Update record for acks. When sending or receiving acks for packets that
         * are resent during a session reestablishment, the new state and
         * current state can be the same. No update of record required in that case. */
        if( currentState != newState )
 800aeac:	f897 2020 	ldrb.w	r2, [r7, #32]
 800aeb0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800aeb4:	429a      	cmp	r2, r3
 800aeb6:	d014      	beq.n	800aee2 <updateStateAck+0xa2>
        {
            updateRecord( records,
 800aeb8:	7dbb      	ldrb	r3, [r7, #22]
 800aeba:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800aebe:	6879      	ldr	r1, [r7, #4]
 800aec0:	68f8      	ldr	r0, [r7, #12]
 800aec2:	f7ff fe8d 	bl	800abe0 <updateRecord>

            /* For QoS2 messages, in order to preserve the message ordering, when
             * a PUBREC is received for an outgoing publish, the record should be
             * moved to the last. This move will help preserve the order in which
             * a PUBREL needs to be resent in case of a session reestablishment. */
            if( newState == MQTTPubRelSend )
 800aec6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800aeca:	2b04      	cmp	r3, #4
 800aecc:	d109      	bne.n	800aee2 <updateStateAck+0xa2>
            {
                status = addRecord( records,
 800aece:	887a      	ldrh	r2, [r7, #2]
 800aed0:	2304      	movs	r3, #4
 800aed2:	9300      	str	r3, [sp, #0]
 800aed4:	2302      	movs	r3, #2
 800aed6:	68b9      	ldr	r1, [r7, #8]
 800aed8:	68f8      	ldr	r0, [r7, #12]
 800aeda:	f7ff fdfd 	bl	800aad8 <addRecord>
 800aede:	4603      	mov	r3, r0
 800aee0:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800aee2:	7dfb      	ldrb	r3, [r7, #23]
}
 800aee4:	4618      	mov	r0, r3
 800aee6:	3718      	adds	r7, #24
 800aee8:	46bd      	mov	sp, r7
 800aeea:	bd80      	pop	{r7, pc}
 800aeec:	080108d4 	.word	0x080108d4
 800aef0:	08010d24 	.word	0x08010d24
 800aef4:	080108a4 	.word	0x080108a4

0800aef8 <updateStatePublish>:
                                        uint16_t packetId,
                                        MQTTStateOperation_t opType,
                                        MQTTQoS_t qos,
                                        MQTTPublishState_t currentState,
                                        MQTTPublishState_t newState )
{
 800aef8:	b590      	push	{r4, r7, lr}
 800aefa:	b089      	sub	sp, #36	@ 0x24
 800aefc:	af02      	add	r7, sp, #8
 800aefe:	60f8      	str	r0, [r7, #12]
 800af00:	60b9      	str	r1, [r7, #8]
 800af02:	4611      	mov	r1, r2
 800af04:	461a      	mov	r2, r3
 800af06:	460b      	mov	r3, r1
 800af08:	80fb      	strh	r3, [r7, #6]
 800af0a:	4613      	mov	r3, r2
 800af0c:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTSuccess;
 800af0e:	2300      	movs	r3, #0
 800af10:	75fb      	strb	r3, [r7, #23]
    bool isTransitionValid = false;
 800af12:	2300      	movs	r3, #0
 800af14:	75bb      	strb	r3, [r7, #22]

    assert( pMqttContext != NULL );
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d106      	bne.n	800af2a <updateStatePublish+0x32>
 800af1c:	4b29      	ldr	r3, [pc, #164]	@ (800afc4 <updateStatePublish+0xcc>)
 800af1e:	4a2a      	ldr	r2, [pc, #168]	@ (800afc8 <updateStatePublish+0xd0>)
 800af20:	f44f 7141 	mov.w	r1, #772	@ 0x304
 800af24:	4829      	ldr	r0, [pc, #164]	@ (800afcc <updateStatePublish+0xd4>)
 800af26:	f003 f937 	bl	800e198 <__assert_func>
    assert( packetId != MQTT_PACKET_ID_INVALID );
 800af2a:	88fb      	ldrh	r3, [r7, #6]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d106      	bne.n	800af3e <updateStatePublish+0x46>
 800af30:	4b27      	ldr	r3, [pc, #156]	@ (800afd0 <updateStatePublish+0xd8>)
 800af32:	4a25      	ldr	r2, [pc, #148]	@ (800afc8 <updateStatePublish+0xd0>)
 800af34:	f240 3105 	movw	r1, #773	@ 0x305
 800af38:	4824      	ldr	r0, [pc, #144]	@ (800afcc <updateStatePublish+0xd4>)
 800af3a:	f003 f92d 	bl	800e198 <__assert_func>
    assert( qos != MQTTQoS0 );
 800af3e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800af42:	2b00      	cmp	r3, #0
 800af44:	d106      	bne.n	800af54 <updateStatePublish+0x5c>
 800af46:	4b23      	ldr	r3, [pc, #140]	@ (800afd4 <updateStatePublish+0xdc>)
 800af48:	4a1f      	ldr	r2, [pc, #124]	@ (800afc8 <updateStatePublish+0xd0>)
 800af4a:	f240 3106 	movw	r1, #774	@ 0x306
 800af4e:	481f      	ldr	r0, [pc, #124]	@ (800afcc <updateStatePublish+0xd4>)
 800af50:	f003 f922 	bl	800e198 <__assert_func>

    /* This will always succeed for an incoming publish. This is due to the fact
     * that the passed in currentState must be MQTTStateNull, since
     * #MQTT_UpdateStatePublish does not perform a lookup for receives. */
    isTransitionValid = validateTransitionPublish( currentState, newState, opType, qos );
 800af54:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800af58:	797a      	ldrb	r2, [r7, #5]
 800af5a:	f897 1030 	ldrb.w	r1, [r7, #48]	@ 0x30
 800af5e:	f897 002c 	ldrb.w	r0, [r7, #44]	@ 0x2c
 800af62:	f7ff fbf9 	bl	800a758 <validateTransitionPublish>
 800af66:	4603      	mov	r3, r0
 800af68:	75bb      	strb	r3, [r7, #22]

    if( isTransitionValid == true )
 800af6a:	7dbb      	ldrb	r3, [r7, #22]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d021      	beq.n	800afb4 <updateStatePublish+0xbc>
    {
        /* addRecord will check for collisions. */
        if( opType == MQTT_RECEIVE )
 800af70:	797b      	ldrb	r3, [r7, #5]
 800af72:	2b01      	cmp	r3, #1
 800af74:	d10f      	bne.n	800af96 <updateStatePublish+0x9e>
        {
            status = addRecord( pMqttContext->incomingPublishRecords,
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	6858      	ldr	r0, [r3, #4]
                                pMqttContext->incomingPublishRecordMaxCount,
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	68d9      	ldr	r1, [r3, #12]
            status = addRecord( pMqttContext->incomingPublishRecords,
 800af7e:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 800af82:	88fa      	ldrh	r2, [r7, #6]
 800af84:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800af88:	9300      	str	r3, [sp, #0]
 800af8a:	4623      	mov	r3, r4
 800af8c:	f7ff fda4 	bl	800aad8 <addRecord>
 800af90:	4603      	mov	r3, r0
 800af92:	75fb      	strb	r3, [r7, #23]
 800af94:	e010      	b.n	800afb8 <updateStatePublish+0xc0>
        /* Send operation. */
        else
        {
            /* Skip updating record when publish is resend and no state
             * update is required. */
            if( currentState != newState )
 800af96:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800af9a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800af9e:	429a      	cmp	r2, r3
 800afa0:	d00a      	beq.n	800afb8 <updateStatePublish+0xc0>
            {
                updateRecord( pMqttContext->outgoingPublishRecords,
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	6818      	ldr	r0, [r3, #0]
 800afa6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800afaa:	2300      	movs	r3, #0
 800afac:	68b9      	ldr	r1, [r7, #8]
 800afae:	f7ff fe17 	bl	800abe0 <updateRecord>
 800afb2:	e001      	b.n	800afb8 <updateStatePublish+0xc0>
            }
        }
    }
    else
    {
        status = MQTTIllegalState;
 800afb4:	2308      	movs	r3, #8
 800afb6:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800afb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800afba:	4618      	mov	r0, r3
 800afbc:	371c      	adds	r7, #28
 800afbe:	46bd      	mov	sp, r7
 800afc0:	bd90      	pop	{r4, r7, pc}
 800afc2:	bf00      	nop
 800afc4:	080108f4 	.word	0x080108f4
 800afc8:	08010d34 	.word	0x08010d34
 800afcc:	080108a4 	.word	0x080108a4
 800afd0:	08010880 	.word	0x08010880
 800afd4:	080108e4 	.word	0x080108e4

0800afd8 <MQTT_ReserveState>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ReserveState( const MQTTContext_t * pMqttContext,
                                uint16_t packetId,
                                MQTTQoS_t qos )
{
 800afd8:	b590      	push	{r4, r7, lr}
 800afda:	b087      	sub	sp, #28
 800afdc:	af02      	add	r7, sp, #8
 800afde:	6078      	str	r0, [r7, #4]
 800afe0:	460b      	mov	r3, r1
 800afe2:	807b      	strh	r3, [r7, #2]
 800afe4:	4613      	mov	r3, r2
 800afe6:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800afe8:	2300      	movs	r3, #0
 800afea:	73fb      	strb	r3, [r7, #15]

    if( qos == MQTTQoS0 )
 800afec:	787b      	ldrb	r3, [r7, #1]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d102      	bne.n	800aff8 <MQTT_ReserveState+0x20>
    {
        status = MQTTSuccess;
 800aff2:	2300      	movs	r3, #0
 800aff4:	73fb      	strb	r3, [r7, #15]
 800aff6:	e014      	b.n	800b022 <MQTT_ReserveState+0x4a>
    }
    else if( ( packetId == MQTT_PACKET_ID_INVALID ) || ( pMqttContext == NULL ) )
 800aff8:	887b      	ldrh	r3, [r7, #2]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d002      	beq.n	800b004 <MQTT_ReserveState+0x2c>
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d102      	bne.n	800b00a <MQTT_ReserveState+0x32>
    {
        status = MQTTBadParameter;
 800b004:	2301      	movs	r3, #1
 800b006:	73fb      	strb	r3, [r7, #15]
 800b008:	e00b      	b.n	800b022 <MQTT_ReserveState+0x4a>
    }
    else
    {
        /* Collisions are detected when adding the record. */
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6818      	ldr	r0, [r3, #0]
                            pMqttContext->outgoingPublishRecordMaxCount,
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	6899      	ldr	r1, [r3, #8]
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800b012:	787b      	ldrb	r3, [r7, #1]
 800b014:	887a      	ldrh	r2, [r7, #2]
 800b016:	2401      	movs	r4, #1
 800b018:	9400      	str	r4, [sp, #0]
 800b01a:	f7ff fd5d 	bl	800aad8 <addRecord>
 800b01e:	4603      	mov	r3, r0
 800b020:	73fb      	strb	r3, [r7, #15]
                            packetId,
                            qos,
                            MQTTPublishSend );
    }

    return status;
 800b022:	7bfb      	ldrb	r3, [r7, #15]
}
 800b024:	4618      	mov	r0, r3
 800b026:	3714      	adds	r7, #20
 800b028:	46bd      	mov	sp, r7
 800b02a:	bd90      	pop	{r4, r7, pc}

0800b02c <MQTT_CalculateStatePublish>:

/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStatePublish( MQTTStateOperation_t opType,
                                               MQTTQoS_t qos )
{
 800b02c:	b480      	push	{r7}
 800b02e:	b085      	sub	sp, #20
 800b030:	af00      	add	r7, sp, #0
 800b032:	4603      	mov	r3, r0
 800b034:	460a      	mov	r2, r1
 800b036:	71fb      	strb	r3, [r7, #7]
 800b038:	4613      	mov	r3, r2
 800b03a:	71bb      	strb	r3, [r7, #6]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800b03c:	2300      	movs	r3, #0
 800b03e:	73fb      	strb	r3, [r7, #15]

    switch( qos )
 800b040:	79bb      	ldrb	r3, [r7, #6]
 800b042:	2b02      	cmp	r3, #2
 800b044:	d011      	beq.n	800b06a <MQTT_CalculateStatePublish+0x3e>
 800b046:	2b02      	cmp	r3, #2
 800b048:	dc17      	bgt.n	800b07a <MQTT_CalculateStatePublish+0x4e>
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d002      	beq.n	800b054 <MQTT_CalculateStatePublish+0x28>
 800b04e:	2b01      	cmp	r3, #1
 800b050:	d003      	beq.n	800b05a <MQTT_CalculateStatePublish+0x2e>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
            break;

        default:
            /* No other QoS values. */
            break;
 800b052:	e012      	b.n	800b07a <MQTT_CalculateStatePublish+0x4e>
            calculatedState = MQTTPublishDone;
 800b054:	230a      	movs	r3, #10
 800b056:	73fb      	strb	r3, [r7, #15]
            break;
 800b058:	e010      	b.n	800b07c <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubAckPending : MQTTPubAckSend;
 800b05a:	79fb      	ldrb	r3, [r7, #7]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d101      	bne.n	800b064 <MQTT_CalculateStatePublish+0x38>
 800b060:	2306      	movs	r3, #6
 800b062:	e000      	b.n	800b066 <MQTT_CalculateStatePublish+0x3a>
 800b064:	2302      	movs	r3, #2
 800b066:	73fb      	strb	r3, [r7, #15]
            break;
 800b068:	e008      	b.n	800b07c <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
 800b06a:	79fb      	ldrb	r3, [r7, #7]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d101      	bne.n	800b074 <MQTT_CalculateStatePublish+0x48>
 800b070:	2307      	movs	r3, #7
 800b072:	e000      	b.n	800b076 <MQTT_CalculateStatePublish+0x4a>
 800b074:	2303      	movs	r3, #3
 800b076:	73fb      	strb	r3, [r7, #15]
            break;
 800b078:	e000      	b.n	800b07c <MQTT_CalculateStatePublish+0x50>
            break;
 800b07a:	bf00      	nop
    }

    return calculatedState;
 800b07c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b07e:	4618      	mov	r0, r3
 800b080:	3714      	adds	r7, #20
 800b082:	46bd      	mov	sp, r7
 800b084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b088:	4770      	bx	lr

0800b08a <MQTT_UpdateStatePublish>:
MQTTStatus_t MQTT_UpdateStatePublish( const MQTTContext_t * pMqttContext,
                                      uint16_t packetId,
                                      MQTTStateOperation_t opType,
                                      MQTTQoS_t qos,
                                      MQTTPublishState_t * pNewState )
{
 800b08a:	b590      	push	{r4, r7, lr}
 800b08c:	b08b      	sub	sp, #44	@ 0x2c
 800b08e:	af04      	add	r7, sp, #16
 800b090:	6078      	str	r0, [r7, #4]
 800b092:	4608      	mov	r0, r1
 800b094:	4611      	mov	r1, r2
 800b096:	461a      	mov	r2, r3
 800b098:	4603      	mov	r3, r0
 800b09a:	807b      	strh	r3, [r7, #2]
 800b09c:	460b      	mov	r3, r1
 800b09e:	707b      	strb	r3, [r7, #1]
 800b0a0:	4613      	mov	r3, r2
 800b0a2:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	73fb      	strb	r3, [r7, #15]
    MQTTPublishState_t currentState = MQTTStateNull;
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	73bb      	strb	r3, [r7, #14]
    MQTTStatus_t mqttStatus = MQTTSuccess;
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	75fb      	strb	r3, [r7, #23]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	43db      	mvns	r3, r3
 800b0b4:	613b      	str	r3, [r7, #16]
    MQTTQoS_t foundQoS = MQTTQoS0;
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	737b      	strb	r3, [r7, #13]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d002      	beq.n	800b0c6 <MQTT_UpdateStatePublish+0x3c>
 800b0c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d102      	bne.n	800b0cc <MQTT_UpdateStatePublish+0x42>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );

        mqttStatus = MQTTBadParameter;
 800b0c6:	2301      	movs	r3, #1
 800b0c8:	75fb      	strb	r3, [r7, #23]
 800b0ca:	e028      	b.n	800b11e <MQTT_UpdateStatePublish+0x94>
    }
    else if( qos == MQTTQoS0 )
 800b0cc:	783b      	ldrb	r3, [r7, #0]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d103      	bne.n	800b0da <MQTT_UpdateStatePublish+0x50>
    {
        /* QoS 0 publish. Do nothing. */
        *pNewState = MQTTPublishDone;
 800b0d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0d4:	220a      	movs	r2, #10
 800b0d6:	701a      	strb	r2, [r3, #0]
 800b0d8:	e021      	b.n	800b11e <MQTT_UpdateStatePublish+0x94>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800b0da:	887b      	ldrh	r3, [r7, #2]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d102      	bne.n	800b0e6 <MQTT_UpdateStatePublish+0x5c>
    {
        /* Publishes > QoS 0 need a valid packet ID. */
        mqttStatus = MQTTBadParameter;
 800b0e0:	2301      	movs	r3, #1
 800b0e2:	75fb      	strb	r3, [r7, #23]
 800b0e4:	e01b      	b.n	800b11e <MQTT_UpdateStatePublish+0x94>
    }
    else if( opType == MQTT_SEND )
 800b0e6:	787b      	ldrb	r3, [r7, #1]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d118      	bne.n	800b11e <MQTT_UpdateStatePublish+0x94>
    {
        /* Search record for entry so we can check QoS. */
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	6818      	ldr	r0, [r3, #0]
                                    pMqttContext->outgoingPublishRecordMaxCount,
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	6899      	ldr	r1, [r3, #8]
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800b0f4:	f107 040d 	add.w	r4, r7, #13
 800b0f8:	887a      	ldrh	r2, [r7, #2]
 800b0fa:	f107 030e 	add.w	r3, r7, #14
 800b0fe:	9300      	str	r3, [sp, #0]
 800b100:	4623      	mov	r3, r4
 800b102:	f7ff fc31 	bl	800a968 <findInRecord>
 800b106:	6138      	str	r0, [r7, #16]
                                    packetId,
                                    &foundQoS,
                                    &currentState );

        if( ( recordIndex == MQTT_INVALID_STATE_COUNT ) || ( foundQoS != qos ) )
 800b108:	2300      	movs	r3, #0
 800b10a:	43db      	mvns	r3, r3
 800b10c:	693a      	ldr	r2, [r7, #16]
 800b10e:	429a      	cmp	r2, r3
 800b110:	d003      	beq.n	800b11a <MQTT_UpdateStatePublish+0x90>
 800b112:	7b7b      	ldrb	r3, [r7, #13]
 800b114:	783a      	ldrb	r2, [r7, #0]
 800b116:	429a      	cmp	r2, r3
 800b118:	d001      	beq.n	800b11e <MQTT_UpdateStatePublish+0x94>
        {
            /* Entry should match with supplied QoS. */
            mqttStatus = MQTTBadParameter;
 800b11a:	2301      	movs	r3, #1
 800b11c:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* QoS 1 or 2 receive. Nothing to be done. */
    }

    if( ( qos != MQTTQoS0 ) && ( mqttStatus == MQTTSuccess ) )
 800b11e:	783b      	ldrb	r3, [r7, #0]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d020      	beq.n	800b166 <MQTT_UpdateStatePublish+0xdc>
 800b124:	7dfb      	ldrb	r3, [r7, #23]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d11d      	bne.n	800b166 <MQTT_UpdateStatePublish+0xdc>
    {
        newState = MQTT_CalculateStatePublish( opType, qos );
 800b12a:	783a      	ldrb	r2, [r7, #0]
 800b12c:	787b      	ldrb	r3, [r7, #1]
 800b12e:	4611      	mov	r1, r2
 800b130:	4618      	mov	r0, r3
 800b132:	f7ff ff7b 	bl	800b02c <MQTT_CalculateStatePublish>
 800b136:	4603      	mov	r3, r0
 800b138:	73fb      	strb	r3, [r7, #15]
        /* Validate state transition and update state records. */
        mqttStatus = updateStatePublish( pMqttContext,
 800b13a:	7bbb      	ldrb	r3, [r7, #14]
 800b13c:	7878      	ldrb	r0, [r7, #1]
 800b13e:	8879      	ldrh	r1, [r7, #2]
 800b140:	7bfa      	ldrb	r2, [r7, #15]
 800b142:	9202      	str	r2, [sp, #8]
 800b144:	9301      	str	r3, [sp, #4]
 800b146:	783b      	ldrb	r3, [r7, #0]
 800b148:	9300      	str	r3, [sp, #0]
 800b14a:	4603      	mov	r3, r0
 800b14c:	460a      	mov	r2, r1
 800b14e:	6939      	ldr	r1, [r7, #16]
 800b150:	6878      	ldr	r0, [r7, #4]
 800b152:	f7ff fed1 	bl	800aef8 <updateStatePublish>
 800b156:	4603      	mov	r3, r0
 800b158:	75fb      	strb	r3, [r7, #23]
                                         qos,
                                         currentState,
                                         newState );

        /* Update output parameter on success. */
        if( mqttStatus == MQTTSuccess )
 800b15a:	7dfb      	ldrb	r3, [r7, #23]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d102      	bne.n	800b166 <MQTT_UpdateStatePublish+0xdc>
        {
            *pNewState = newState;
 800b160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b162:	7bfa      	ldrb	r2, [r7, #15]
 800b164:	701a      	strb	r2, [r3, #0]
        }
    }

    return mqttStatus;
 800b166:	7dfb      	ldrb	r3, [r7, #23]
}
 800b168:	4618      	mov	r0, r3
 800b16a:	371c      	adds	r7, #28
 800b16c:	46bd      	mov	sp, r7
 800b16e:	bd90      	pop	{r4, r7, pc}

0800b170 <MQTT_UpdateStateAck>:
MQTTStatus_t MQTT_UpdateStateAck( const MQTTContext_t * pMqttContext,
                                  uint16_t packetId,
                                  MQTTPubAckType_t packetType,
                                  MQTTStateOperation_t opType,
                                  MQTTPublishState_t * pNewState )
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b08a      	sub	sp, #40	@ 0x28
 800b174:	af02      	add	r7, sp, #8
 800b176:	6078      	str	r0, [r7, #4]
 800b178:	4608      	mov	r0, r1
 800b17a:	4611      	mov	r1, r2
 800b17c:	461a      	mov	r2, r3
 800b17e:	4603      	mov	r3, r0
 800b180:	807b      	strh	r3, [r7, #2]
 800b182:	460b      	mov	r3, r1
 800b184:	707b      	strb	r3, [r7, #1]
 800b186:	4613      	mov	r3, r2
 800b188:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800b18a:	2300      	movs	r3, #0
 800b18c:	74bb      	strb	r3, [r7, #18]
    MQTTPublishState_t currentState = MQTTStateNull;
 800b18e:	2300      	movs	r3, #0
 800b190:	743b      	strb	r3, [r7, #16]
    bool isOutgoingPublish = isPublishOutgoing( packetType, opType );
 800b192:	783a      	ldrb	r2, [r7, #0]
 800b194:	787b      	ldrb	r3, [r7, #1]
 800b196:	4611      	mov	r1, r2
 800b198:	4618      	mov	r0, r3
 800b19a:	f7ff fbb7 	bl	800a90c <isPublishOutgoing>
 800b19e:	4603      	mov	r3, r0
 800b1a0:	747b      	strb	r3, [r7, #17]
    MQTTQoS_t qos = MQTTQoS0;
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	73fb      	strb	r3, [r7, #15]
    size_t maxRecordCount = MQTT_INVALID_STATE_COUNT;
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	43db      	mvns	r3, r3
 800b1aa:	61fb      	str	r3, [r7, #28]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	43db      	mvns	r3, r3
 800b1b0:	61bb      	str	r3, [r7, #24]

    MQTTPubAckInfo_t * records = NULL;
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	617b      	str	r3, [r7, #20]
    MQTTStatus_t status = MQTTBadResponse;
 800b1b6:	2305      	movs	r3, #5
 800b1b8:	74fb      	strb	r3, [r7, #19]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d002      	beq.n	800b1c6 <MQTT_UpdateStateAck+0x56>
 800b1c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d102      	bne.n	800b1cc <MQTT_UpdateStateAck+0x5c>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p.",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );
        status = MQTTBadParameter;
 800b1c6:	2301      	movs	r3, #1
 800b1c8:	74fb      	strb	r3, [r7, #19]
 800b1ca:	e027      	b.n	800b21c <MQTT_UpdateStateAck+0xac>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800b1cc:	887b      	ldrh	r3, [r7, #2]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d102      	bne.n	800b1d8 <MQTT_UpdateStateAck+0x68>
    {
        LogError( ( "Packet ID must be nonzero." ) );
        status = MQTTBadParameter;
 800b1d2:	2301      	movs	r3, #1
 800b1d4:	74fb      	strb	r3, [r7, #19]
 800b1d6:	e021      	b.n	800b21c <MQTT_UpdateStateAck+0xac>
    }
    else if( packetType > MQTTPubcomp )
 800b1d8:	787b      	ldrb	r3, [r7, #1]
 800b1da:	2b03      	cmp	r3, #3
 800b1dc:	d902      	bls.n	800b1e4 <MQTT_UpdateStateAck+0x74>
    {
        LogError( ( "Invalid packet type %u.", ( unsigned int ) packetType ) );
        status = MQTTBadParameter;
 800b1de:	2301      	movs	r3, #1
 800b1e0:	74fb      	strb	r3, [r7, #19]
 800b1e2:	e01b      	b.n	800b21c <MQTT_UpdateStateAck+0xac>
    }
    else
    {
        if( isOutgoingPublish == true )
 800b1e4:	7c7b      	ldrb	r3, [r7, #17]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d006      	beq.n	800b1f8 <MQTT_UpdateStateAck+0x88>
        {
            records = pMqttContext->outgoingPublishRecords;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->outgoingPublishRecordMaxCount;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	689b      	ldr	r3, [r3, #8]
 800b1f4:	61fb      	str	r3, [r7, #28]
 800b1f6:	e005      	b.n	800b204 <MQTT_UpdateStateAck+0x94>
        }
        else
        {
            records = pMqttContext->incomingPublishRecords;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	685b      	ldr	r3, [r3, #4]
 800b1fc:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->incomingPublishRecordMaxCount;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	68db      	ldr	r3, [r3, #12]
 800b202:	61fb      	str	r3, [r7, #28]
        }

        recordIndex = findInRecord( records,
 800b204:	f107 010f 	add.w	r1, r7, #15
 800b208:	887a      	ldrh	r2, [r7, #2]
 800b20a:	f107 0310 	add.w	r3, r7, #16
 800b20e:	9300      	str	r3, [sp, #0]
 800b210:	460b      	mov	r3, r1
 800b212:	69f9      	ldr	r1, [r7, #28]
 800b214:	6978      	ldr	r0, [r7, #20]
 800b216:	f7ff fba7 	bl	800a968 <findInRecord>
 800b21a:	61b8      	str	r0, [r7, #24]
                                    packetId,
                                    &qos,
                                    &currentState );
    }

    if( recordIndex != MQTT_INVALID_STATE_COUNT )
 800b21c:	2300      	movs	r3, #0
 800b21e:	43db      	mvns	r3, r3
 800b220:	69ba      	ldr	r2, [r7, #24]
 800b222:	429a      	cmp	r2, r3
 800b224:	d01a      	beq.n	800b25c <MQTT_UpdateStateAck+0xec>
    {
        newState = MQTT_CalculateStateAck( packetType, opType, qos );
 800b226:	7bfa      	ldrb	r2, [r7, #15]
 800b228:	7839      	ldrb	r1, [r7, #0]
 800b22a:	787b      	ldrb	r3, [r7, #1]
 800b22c:	4618      	mov	r0, r3
 800b22e:	f7ff fdbb 	bl	800ada8 <MQTT_CalculateStateAck>
 800b232:	4603      	mov	r3, r0
 800b234:	74bb      	strb	r3, [r7, #18]

        /* Validate state transition and update state record. */
        status = updateStateAck( records,
 800b236:	7c3b      	ldrb	r3, [r7, #16]
 800b238:	8879      	ldrh	r1, [r7, #2]
 800b23a:	7cba      	ldrb	r2, [r7, #18]
 800b23c:	9201      	str	r2, [sp, #4]
 800b23e:	9300      	str	r3, [sp, #0]
 800b240:	460b      	mov	r3, r1
 800b242:	69ba      	ldr	r2, [r7, #24]
 800b244:	69f9      	ldr	r1, [r7, #28]
 800b246:	6978      	ldr	r0, [r7, #20]
 800b248:	f7ff fdfa 	bl	800ae40 <updateStateAck>
 800b24c:	4603      	mov	r3, r0
 800b24e:	74fb      	strb	r3, [r7, #19]
                                 packetId,
                                 currentState,
                                 newState );

        /* Update the output parameter. */
        if( status == MQTTSuccess )
 800b250:	7cfb      	ldrb	r3, [r7, #19]
 800b252:	2b00      	cmp	r3, #0
 800b254:	d102      	bne.n	800b25c <MQTT_UpdateStateAck+0xec>
        {
            *pNewState = newState;
 800b256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b258:	7cba      	ldrb	r2, [r7, #18]
 800b25a:	701a      	strb	r2, [r3, #0]
    {
        LogError( ( "No matching record found for publish: PacketId=%u.",
                    ( unsigned int ) packetId ) );
    }

    return status;
 800b25c:	7cfb      	ldrb	r3, [r7, #19]
}
 800b25e:	4618      	mov	r0, r3
 800b260:	3720      	adds	r7, #32
 800b262:	46bd      	mov	sp, r7
 800b264:	bd80      	pop	{r7, pc}

0800b266 <MQTT_PubrelToResend>:
/*-----------------------------------------------------------*/

uint16_t MQTT_PubrelToResend( const MQTTContext_t * pMqttContext,
                              MQTTStateCursor_t * pCursor,
                              MQTTPublishState_t * pState )
{
 800b266:	b580      	push	{r7, lr}
 800b268:	b086      	sub	sp, #24
 800b26a:	af00      	add	r7, sp, #0
 800b26c:	60f8      	str	r0, [r7, #12]
 800b26e:	60b9      	str	r1, [r7, #8]
 800b270:	607a      	str	r2, [r7, #4]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800b272:	2300      	movs	r3, #0
 800b274:	82fb      	strh	r3, [r7, #22]
    uint16_t searchStates = 0U;
 800b276:	2300      	movs	r3, #0
 800b278:	82bb      	strh	r3, [r7, #20]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) || ( pState == NULL ) )
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d01b      	beq.n	800b2b8 <MQTT_PubrelToResend+0x52>
 800b280:	68bb      	ldr	r3, [r7, #8]
 800b282:	2b00      	cmp	r3, #0
 800b284:	d018      	beq.n	800b2b8 <MQTT_PubrelToResend+0x52>
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d015      	beq.n	800b2b8 <MQTT_PubrelToResend+0x52>
    }
    else
    {
        /* PUBREL for packets in state #MQTTPubCompPending and #MQTTPubRelSend
         * would need to be resent when a session is reestablished.*/
        UINT16_SET_BIT( searchStates, MQTTPubCompPending );
 800b28c:	8abb      	ldrh	r3, [r7, #20]
 800b28e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b292:	82bb      	strh	r3, [r7, #20]
        UINT16_SET_BIT( searchStates, MQTTPubRelSend );
 800b294:	8abb      	ldrh	r3, [r7, #20]
 800b296:	f043 0310 	orr.w	r3, r3, #16
 800b29a:	82bb      	strh	r3, [r7, #20]
        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 800b29c:	8abb      	ldrh	r3, [r7, #20]
 800b29e:	68ba      	ldr	r2, [r7, #8]
 800b2a0:	4619      	mov	r1, r3
 800b2a2:	68f8      	ldr	r0, [r7, #12]
 800b2a4:	f7ff fcd8 	bl	800ac58 <stateSelect>
 800b2a8:	4603      	mov	r3, r0
 800b2aa:	82fb      	strh	r3, [r7, #22]

        /* The state needs to be in #MQTTPubRelSend for sending PUBREL. */
        if( packetId != MQTT_PACKET_ID_INVALID )
 800b2ac:	8afb      	ldrh	r3, [r7, #22]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d002      	beq.n	800b2b8 <MQTT_PubrelToResend+0x52>
        {
            *pState = MQTTPubRelSend;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	2204      	movs	r2, #4
 800b2b6:	701a      	strb	r2, [r3, #0]
        }
    }

    return packetId;
 800b2b8:	8afb      	ldrh	r3, [r7, #22]
}
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	3718      	adds	r7, #24
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	bd80      	pop	{r7, pc}

0800b2c2 <MQTT_PublishToResend>:

/*-----------------------------------------------------------*/

uint16_t MQTT_PublishToResend( const MQTTContext_t * pMqttContext,
                               MQTTStateCursor_t * pCursor )
{
 800b2c2:	b580      	push	{r7, lr}
 800b2c4:	b084      	sub	sp, #16
 800b2c6:	af00      	add	r7, sp, #0
 800b2c8:	6078      	str	r0, [r7, #4]
 800b2ca:	6039      	str	r1, [r7, #0]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	81fb      	strh	r3, [r7, #14]
    uint16_t searchStates = 0U;
 800b2d0:	2300      	movs	r3, #0
 800b2d2:	81bb      	strh	r3, [r7, #12]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) )
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d016      	beq.n	800b308 <MQTT_PublishToResend+0x46>
 800b2da:	683b      	ldr	r3, [r7, #0]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d013      	beq.n	800b308 <MQTT_PublishToResend+0x46>
    else
    {
        /* Packets in state #MQTTPublishSend, #MQTTPubAckPending and
         * #MQTTPubRecPending would need to be resent when a session is
         * reestablished. */
        UINT16_SET_BIT( searchStates, MQTTPublishSend );
 800b2e0:	89bb      	ldrh	r3, [r7, #12]
 800b2e2:	f043 0302 	orr.w	r3, r3, #2
 800b2e6:	81bb      	strh	r3, [r7, #12]
        UINT16_SET_BIT( searchStates, MQTTPubAckPending );
 800b2e8:	89bb      	ldrh	r3, [r7, #12]
 800b2ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2ee:	81bb      	strh	r3, [r7, #12]
        UINT16_SET_BIT( searchStates, MQTTPubRecPending );
 800b2f0:	89bb      	ldrh	r3, [r7, #12]
 800b2f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2f6:	81bb      	strh	r3, [r7, #12]

        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 800b2f8:	89bb      	ldrh	r3, [r7, #12]
 800b2fa:	683a      	ldr	r2, [r7, #0]
 800b2fc:	4619      	mov	r1, r3
 800b2fe:	6878      	ldr	r0, [r7, #4]
 800b300:	f7ff fcaa 	bl	800ac58 <stateSelect>
 800b304:	4603      	mov	r3, r0
 800b306:	81fb      	strh	r3, [r7, #14]
    }

    return packetId;
 800b308:	89fb      	ldrh	r3, [r7, #14]
}
 800b30a:	4618      	mov	r0, r3
 800b30c:	3710      	adds	r7, #16
 800b30e:	46bd      	mov	sp, r7
 800b310:	bd80      	pop	{r7, pc}
	...

0800b314 <transport_recv>:
#define min(a,b) ((a) < (b) ? (a) : (b))

int32_t transport_recv( NetworkContext_t * pNetworkContext,
                        void * pBuffer,
                        size_t bytesToRecv )
{
 800b314:	b580      	push	{r7, lr}
 800b316:	f5ad 6d87 	sub.w	sp, sp, #1080	@ 0x438
 800b31a:	af02      	add	r7, sp, #8
 800b31c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b320:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800b324:	6018      	str	r0, [r3, #0]
 800b326:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b32a:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 800b32e:	6019      	str	r1, [r3, #0]
 800b330:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b334:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 800b338:	601a      	str	r2, [r3, #0]
    int32_t socketStatus = 1;
 800b33a:	2301      	movs	r3, #1
 800b33c:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
    uint16_t recvlen;
	uint8_t recvdata[1024];

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800b340:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b344:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	781a      	ldrb	r2, [r3, #0]
 800b34c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b350:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800b354:	705a      	strb	r2, [r3, #1]
	conn.RemotePort = pNetworkContext->remote_port;
 800b356:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b35a:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	88da      	ldrh	r2, [r3, #6]
 800b362:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b366:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800b36a:	805a      	strh	r2, [r3, #2]
	conn.LocalPort = 0;
 800b36c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b370:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800b374:	2200      	movs	r2, #0
 800b376:	809a      	strh	r2, [r3, #4]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800b378:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b37c:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800b380:	2200      	movs	r2, #0
 800b382:	701a      	strb	r2, [r3, #0]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800b384:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b388:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	789a      	ldrb	r2, [r3, #2]
 800b390:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b394:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800b398:	719a      	strb	r2, [r3, #6]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800b39a:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b39e:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	78da      	ldrb	r2, [r3, #3]
 800b3a6:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b3aa:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800b3ae:	71da      	strb	r2, [r3, #7]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800b3b0:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b3b4:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	791a      	ldrb	r2, [r3, #4]
 800b3bc:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b3c0:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800b3c4:	721a      	strb	r2, [r3, #8]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800b3c6:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b3ca:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	795a      	ldrb	r2, [r3, #5]
 800b3d2:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b3d6:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800b3da:	725a      	strb	r2, [r3, #9]

    if(!pNetworkContext->socket_open) {
 800b3dc:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b3e0:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	785b      	ldrb	r3, [r3, #1]
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d115      	bne.n	800b418 <transport_recv+0x104>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800b3ec:	f107 0314 	add.w	r3, r7, #20
 800b3f0:	4619      	mov	r1, r3
 800b3f2:	482a      	ldr	r0, [pc, #168]	@ (800b49c <transport_recv+0x188>)
 800b3f4:	f7f7 f952 	bl	800269c <ES_WIFI_StartClientConnection>
 800b3f8:	4603      	mov	r3, r0
 800b3fa:	f887 342b 	strb.w	r3, [r7, #1067]	@ 0x42b

		if(ret!=ES_WIFI_STATUS_OK) {
 800b3fe:	f897 342b 	ldrb.w	r3, [r7, #1067]	@ 0x42b
 800b402:	2b00      	cmp	r3, #0
 800b404:	d001      	beq.n	800b40a <transport_recv+0xf6>
			return 0;
 800b406:	2300      	movs	r3, #0
 800b408:	e042      	b.n	800b490 <transport_recv+0x17c>
		} else {
			pNetworkContext->socket_open=1;
 800b40a:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b40e:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	2201      	movs	r2, #1
 800b416:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_ReceiveData(&EsWifiObj,pNetworkContext->socket, pBuffer, bytesToRecv, &recvlen, 1000);
 800b418:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b41c:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	7819      	ldrb	r1, [r3, #0]
 800b424:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b428:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	b298      	uxth	r0, r3
 800b430:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b434:	f5a3 6285 	sub.w	r2, r3, #1064	@ 0x428
 800b438:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b43c:	9301      	str	r3, [sp, #4]
 800b43e:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 800b442:	9300      	str	r3, [sp, #0]
 800b444:	4603      	mov	r3, r0
 800b446:	6812      	ldr	r2, [r2, #0]
 800b448:	4814      	ldr	r0, [pc, #80]	@ (800b49c <transport_recv+0x188>)
 800b44a:	f7f7 facd 	bl	80029e8 <ES_WIFI_ReceiveData>
 800b44e:	4603      	mov	r3, r0
 800b450:	f887 342b 	strb.w	r3, [r7, #1067]	@ 0x42b
	if(ret!=WIFI_STATUS_OK) {
 800b454:	f897 342b 	ldrb.w	r3, [r7, #1067]	@ 0x42b
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d00a      	beq.n	800b472 <transport_recv+0x15e>
		socketStatus=0;
 800b45c:	2300      	movs	r3, #0
 800b45e:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
		pNetworkContext->socket_open=0;
 800b462:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b466:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	2200      	movs	r2, #0
 800b46e:	705a      	strb	r2, [r3, #1]
 800b470:	e00c      	b.n	800b48c <transport_recv+0x178>
	} else {
		//log_transport('R',pBuffer,recvlen);
		recvdata[recvlen]=0;
 800b472:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	@ 0x428
 800b476:	461a      	mov	r2, r3
 800b478:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800b47c:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 800b480:	2100      	movs	r1, #0
 800b482:	5499      	strb	r1, [r3, r2]
		socketStatus=recvlen;
 800b484:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	@ 0x428
 800b488:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
	}

    return socketStatus;
 800b48c:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
}
 800b490:	4618      	mov	r0, r3
 800b492:	f507 6786 	add.w	r7, r7, #1072	@ 0x430
 800b496:	46bd      	mov	sp, r7
 800b498:	bd80      	pop	{r7, pc}
 800b49a:	bf00      	nop
 800b49c:	20000c80 	.word	0x20000c80

0800b4a0 <transport_send>:

int32_t transport_send( NetworkContext_t * pNetworkContext,
                        const void * pBuffer,
                        size_t bytesToSend )
{
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	b08e      	sub	sp, #56	@ 0x38
 800b4a4:	af02      	add	r7, sp, #8
 800b4a6:	60f8      	str	r0, [r7, #12]
 800b4a8:	60b9      	str	r1, [r7, #8]
 800b4aa:	607a      	str	r2, [r7, #4]
    int32_t socketStatus=0;
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int16_t datasent;
    uint8_t ret;

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	781b      	ldrb	r3, [r3, #0]
 800b4b4:	757b      	strb	r3, [r7, #21]
	conn.RemotePort = pNetworkContext->remote_port;
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	88db      	ldrh	r3, [r3, #6]
 800b4ba:	82fb      	strh	r3, [r7, #22]
	conn.LocalPort = 0;
 800b4bc:	2300      	movs	r3, #0
 800b4be:	833b      	strh	r3, [r7, #24]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	753b      	strb	r3, [r7, #20]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	789b      	ldrb	r3, [r3, #2]
 800b4c8:	76bb      	strb	r3, [r7, #26]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	78db      	ldrb	r3, [r3, #3]
 800b4ce:	76fb      	strb	r3, [r7, #27]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	791b      	ldrb	r3, [r3, #4]
 800b4d4:	773b      	strb	r3, [r7, #28]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	795b      	ldrb	r3, [r3, #5]
 800b4da:	777b      	strb	r3, [r7, #29]

    if(!pNetworkContext->socket_open) {
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	785b      	ldrb	r3, [r3, #1]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d111      	bne.n	800b508 <transport_send+0x68>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800b4e4:	f107 0314 	add.w	r3, r7, #20
 800b4e8:	4619      	mov	r1, r3
 800b4ea:	481c      	ldr	r0, [pc, #112]	@ (800b55c <transport_send+0xbc>)
 800b4ec:	f7f7 f8d6 	bl	800269c <ES_WIFI_StartClientConnection>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

		if(ret!=ES_WIFI_STATUS_OK) {
 800b4f6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d001      	beq.n	800b502 <transport_send+0x62>
			return 0;
 800b4fe:	2300      	movs	r3, #0
 800b500:	e027      	b.n	800b552 <transport_send+0xb2>
		} else {
			pNetworkContext->socket_open=1;
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	2201      	movs	r2, #1
 800b506:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_SendData(&EsWifiObj,pNetworkContext->socket,pBuffer,bytesToSend,&datasent,1000);
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	7819      	ldrb	r1, [r3, #0]
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	b29a      	uxth	r2, r3
 800b510:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b514:	9301      	str	r3, [sp, #4]
 800b516:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800b51a:	9300      	str	r3, [sp, #0]
 800b51c:	4613      	mov	r3, r2
 800b51e:	68ba      	ldr	r2, [r7, #8]
 800b520:	480e      	ldr	r0, [pc, #56]	@ (800b55c <transport_send+0xbc>)
 800b522:	f7f7 f9a5 	bl	8002870 <ES_WIFI_SendData>
 800b526:	4603      	mov	r3, r0
 800b528:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	//log_transport('S',pBuffer,bytesToSend);
	if(ret!=ES_WIFI_STATUS_OK) {
 800b52c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b530:	2b00      	cmp	r3, #0
 800b532:	d00a      	beq.n	800b54a <transport_send+0xaa>
		pNetworkContext->socket_open=0;
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	2200      	movs	r2, #0
 800b538:	705a      	strb	r2, [r3, #1]
		printf("Error in sending data: %d\n",ret);
 800b53a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b53e:	4619      	mov	r1, r3
 800b540:	4807      	ldr	r0, [pc, #28]	@ (800b560 <transport_send+0xc0>)
 800b542:	f002 ff1b 	bl	800e37c <iprintf>
		return 0;
 800b546:	2300      	movs	r3, #0
 800b548:	e003      	b.n	800b552 <transport_send+0xb2>
	} else {
		socketStatus=datasent;
 800b54a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 800b54e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

    return socketStatus;
 800b550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800b552:	4618      	mov	r0, r3
 800b554:	3730      	adds	r7, #48	@ 0x30
 800b556:	46bd      	mov	sp, r7
 800b558:	bd80      	pop	{r7, pc}
 800b55a:	bf00      	nop
 800b55c:	20000c80 	.word	0x20000c80
 800b560:	08010a58 	.word	0x08010a58

0800b564 <init_transport_from_socket>:

/* Populating the TransportInterface_t structure with the definitions above. */
void init_transport_from_socket( uint8_t tcpSocket, uint8_t socketOpen,
                                 NetworkContext_t * pNetworkContext,
                                 TransportInterface_t * pTransport )
{
 800b564:	b480      	push	{r7}
 800b566:	b085      	sub	sp, #20
 800b568:	af00      	add	r7, sp, #0
 800b56a:	60ba      	str	r2, [r7, #8]
 800b56c:	607b      	str	r3, [r7, #4]
 800b56e:	4603      	mov	r3, r0
 800b570:	73fb      	strb	r3, [r7, #15]
 800b572:	460b      	mov	r3, r1
 800b574:	73bb      	strb	r3, [r7, #14]
    pNetworkContext->socket = tcpSocket;
 800b576:	68bb      	ldr	r3, [r7, #8]
 800b578:	7bfa      	ldrb	r2, [r7, #15]
 800b57a:	701a      	strb	r2, [r3, #0]
    pNetworkContext->socket_open=socketOpen;
 800b57c:	68bb      	ldr	r3, [r7, #8]
 800b57e:	7bba      	ldrb	r2, [r7, #14]
 800b580:	705a      	strb	r2, [r3, #1]
    pTransport->recv = transport_recv;
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	4a08      	ldr	r2, [pc, #32]	@ (800b5a8 <init_transport_from_socket+0x44>)
 800b586:	601a      	str	r2, [r3, #0]
    pTransport->send = transport_send;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	4a08      	ldr	r2, [pc, #32]	@ (800b5ac <init_transport_from_socket+0x48>)
 800b58c:	605a      	str	r2, [r3, #4]
    // We don't implement transport vector function
    pTransport->writev=NULL;
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	2200      	movs	r2, #0
 800b592:	609a      	str	r2, [r3, #8]
    pTransport->pNetworkContext = pNetworkContext;
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	68ba      	ldr	r2, [r7, #8]
 800b598:	60da      	str	r2, [r3, #12]
}
 800b59a:	bf00      	nop
 800b59c:	3714      	adds	r7, #20
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a4:	4770      	bx	lr
 800b5a6:	bf00      	nop
 800b5a8:	0800b315 	.word	0x0800b315
 800b5ac:	0800b4a1 	.word	0x0800b4a1

0800b5b0 <__NVIC_SetPriority>:
{
 800b5b0:	b480      	push	{r7}
 800b5b2:	b083      	sub	sp, #12
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	6039      	str	r1, [r7, #0]
 800b5ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b5bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	db0a      	blt.n	800b5da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b5c4:	683b      	ldr	r3, [r7, #0]
 800b5c6:	b2da      	uxtb	r2, r3
 800b5c8:	490c      	ldr	r1, [pc, #48]	@ (800b5fc <__NVIC_SetPriority+0x4c>)
 800b5ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b5ce:	0112      	lsls	r2, r2, #4
 800b5d0:	b2d2      	uxtb	r2, r2
 800b5d2:	440b      	add	r3, r1
 800b5d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800b5d8:	e00a      	b.n	800b5f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b5da:	683b      	ldr	r3, [r7, #0]
 800b5dc:	b2da      	uxtb	r2, r3
 800b5de:	4908      	ldr	r1, [pc, #32]	@ (800b600 <__NVIC_SetPriority+0x50>)
 800b5e0:	79fb      	ldrb	r3, [r7, #7]
 800b5e2:	f003 030f 	and.w	r3, r3, #15
 800b5e6:	3b04      	subs	r3, #4
 800b5e8:	0112      	lsls	r2, r2, #4
 800b5ea:	b2d2      	uxtb	r2, r2
 800b5ec:	440b      	add	r3, r1
 800b5ee:	761a      	strb	r2, [r3, #24]
}
 800b5f0:	bf00      	nop
 800b5f2:	370c      	adds	r7, #12
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fa:	4770      	bx	lr
 800b5fc:	e000e100 	.word	0xe000e100
 800b600:	e000ed00 	.word	0xe000ed00

0800b604 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800b604:	b580      	push	{r7, lr}
 800b606:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800b608:	4b05      	ldr	r3, [pc, #20]	@ (800b620 <SysTick_Handler+0x1c>)
 800b60a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800b60c:	f001 fd46 	bl	800d09c <xTaskGetSchedulerState>
 800b610:	4603      	mov	r3, r0
 800b612:	2b01      	cmp	r3, #1
 800b614:	d001      	beq.n	800b61a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800b616:	f002 fb3f 	bl	800dc98 <xPortSysTickHandler>
  }
}
 800b61a:	bf00      	nop
 800b61c:	bd80      	pop	{r7, pc}
 800b61e:	bf00      	nop
 800b620:	e000e010 	.word	0xe000e010

0800b624 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b624:	b580      	push	{r7, lr}
 800b626:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b628:	2100      	movs	r1, #0
 800b62a:	f06f 0004 	mvn.w	r0, #4
 800b62e:	f7ff ffbf 	bl	800b5b0 <__NVIC_SetPriority>
#endif
}
 800b632:	bf00      	nop
 800b634:	bd80      	pop	{r7, pc}
	...

0800b638 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b638:	b480      	push	{r7}
 800b63a:	b083      	sub	sp, #12
 800b63c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b63e:	f3ef 8305 	mrs	r3, IPSR
 800b642:	603b      	str	r3, [r7, #0]
  return(result);
 800b644:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b646:	2b00      	cmp	r3, #0
 800b648:	d003      	beq.n	800b652 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b64a:	f06f 0305 	mvn.w	r3, #5
 800b64e:	607b      	str	r3, [r7, #4]
 800b650:	e00c      	b.n	800b66c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b652:	4b0a      	ldr	r3, [pc, #40]	@ (800b67c <osKernelInitialize+0x44>)
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	2b00      	cmp	r3, #0
 800b658:	d105      	bne.n	800b666 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b65a:	4b08      	ldr	r3, [pc, #32]	@ (800b67c <osKernelInitialize+0x44>)
 800b65c:	2201      	movs	r2, #1
 800b65e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b660:	2300      	movs	r3, #0
 800b662:	607b      	str	r3, [r7, #4]
 800b664:	e002      	b.n	800b66c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b666:	f04f 33ff 	mov.w	r3, #4294967295
 800b66a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b66c:	687b      	ldr	r3, [r7, #4]
}
 800b66e:	4618      	mov	r0, r3
 800b670:	370c      	adds	r7, #12
 800b672:	46bd      	mov	sp, r7
 800b674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b678:	4770      	bx	lr
 800b67a:	bf00      	nop
 800b67c:	20001350 	.word	0x20001350

0800b680 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b680:	b580      	push	{r7, lr}
 800b682:	b082      	sub	sp, #8
 800b684:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b686:	f3ef 8305 	mrs	r3, IPSR
 800b68a:	603b      	str	r3, [r7, #0]
  return(result);
 800b68c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d003      	beq.n	800b69a <osKernelStart+0x1a>
    stat = osErrorISR;
 800b692:	f06f 0305 	mvn.w	r3, #5
 800b696:	607b      	str	r3, [r7, #4]
 800b698:	e010      	b.n	800b6bc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b69a:	4b0b      	ldr	r3, [pc, #44]	@ (800b6c8 <osKernelStart+0x48>)
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	2b01      	cmp	r3, #1
 800b6a0:	d109      	bne.n	800b6b6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b6a2:	f7ff ffbf 	bl	800b624 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b6a6:	4b08      	ldr	r3, [pc, #32]	@ (800b6c8 <osKernelStart+0x48>)
 800b6a8:	2202      	movs	r2, #2
 800b6aa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b6ac:	f001 f892 	bl	800c7d4 <vTaskStartScheduler>
      stat = osOK;
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	607b      	str	r3, [r7, #4]
 800b6b4:	e002      	b.n	800b6bc <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b6b6:	f04f 33ff 	mov.w	r3, #4294967295
 800b6ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b6bc:	687b      	ldr	r3, [r7, #4]
}
 800b6be:	4618      	mov	r0, r3
 800b6c0:	3708      	adds	r7, #8
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	bd80      	pop	{r7, pc}
 800b6c6:	bf00      	nop
 800b6c8:	20001350 	.word	0x20001350

0800b6cc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b6cc:	b580      	push	{r7, lr}
 800b6ce:	b08e      	sub	sp, #56	@ 0x38
 800b6d0:	af04      	add	r7, sp, #16
 800b6d2:	60f8      	str	r0, [r7, #12]
 800b6d4:	60b9      	str	r1, [r7, #8]
 800b6d6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b6d8:	2300      	movs	r3, #0
 800b6da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b6dc:	f3ef 8305 	mrs	r3, IPSR
 800b6e0:	617b      	str	r3, [r7, #20]
  return(result);
 800b6e2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d17e      	bne.n	800b7e6 <osThreadNew+0x11a>
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d07b      	beq.n	800b7e6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b6ee:	2380      	movs	r3, #128	@ 0x80
 800b6f0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b6f2:	2318      	movs	r3, #24
 800b6f4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800b6fa:	f04f 33ff 	mov.w	r3, #4294967295
 800b6fe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2b00      	cmp	r3, #0
 800b704:	d045      	beq.n	800b792 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d002      	beq.n	800b714 <osThreadNew+0x48>
        name = attr->name;
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	699b      	ldr	r3, [r3, #24]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d002      	beq.n	800b722 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	699b      	ldr	r3, [r3, #24]
 800b720:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b722:	69fb      	ldr	r3, [r7, #28]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d008      	beq.n	800b73a <osThreadNew+0x6e>
 800b728:	69fb      	ldr	r3, [r7, #28]
 800b72a:	2b38      	cmp	r3, #56	@ 0x38
 800b72c:	d805      	bhi.n	800b73a <osThreadNew+0x6e>
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	685b      	ldr	r3, [r3, #4]
 800b732:	f003 0301 	and.w	r3, r3, #1
 800b736:	2b00      	cmp	r3, #0
 800b738:	d001      	beq.n	800b73e <osThreadNew+0x72>
        return (NULL);
 800b73a:	2300      	movs	r3, #0
 800b73c:	e054      	b.n	800b7e8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	695b      	ldr	r3, [r3, #20]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d003      	beq.n	800b74e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	695b      	ldr	r3, [r3, #20]
 800b74a:	089b      	lsrs	r3, r3, #2
 800b74c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	689b      	ldr	r3, [r3, #8]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d00e      	beq.n	800b774 <osThreadNew+0xa8>
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	68db      	ldr	r3, [r3, #12]
 800b75a:	2ba7      	cmp	r3, #167	@ 0xa7
 800b75c:	d90a      	bls.n	800b774 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b762:	2b00      	cmp	r3, #0
 800b764:	d006      	beq.n	800b774 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	695b      	ldr	r3, [r3, #20]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d002      	beq.n	800b774 <osThreadNew+0xa8>
        mem = 1;
 800b76e:	2301      	movs	r3, #1
 800b770:	61bb      	str	r3, [r7, #24]
 800b772:	e010      	b.n	800b796 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	689b      	ldr	r3, [r3, #8]
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d10c      	bne.n	800b796 <osThreadNew+0xca>
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	68db      	ldr	r3, [r3, #12]
 800b780:	2b00      	cmp	r3, #0
 800b782:	d108      	bne.n	800b796 <osThreadNew+0xca>
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	691b      	ldr	r3, [r3, #16]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d104      	bne.n	800b796 <osThreadNew+0xca>
          mem = 0;
 800b78c:	2300      	movs	r3, #0
 800b78e:	61bb      	str	r3, [r7, #24]
 800b790:	e001      	b.n	800b796 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b792:	2300      	movs	r3, #0
 800b794:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b796:	69bb      	ldr	r3, [r7, #24]
 800b798:	2b01      	cmp	r3, #1
 800b79a:	d110      	bne.n	800b7be <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b7a0:	687a      	ldr	r2, [r7, #4]
 800b7a2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b7a4:	9202      	str	r2, [sp, #8]
 800b7a6:	9301      	str	r3, [sp, #4]
 800b7a8:	69fb      	ldr	r3, [r7, #28]
 800b7aa:	9300      	str	r3, [sp, #0]
 800b7ac:	68bb      	ldr	r3, [r7, #8]
 800b7ae:	6a3a      	ldr	r2, [r7, #32]
 800b7b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b7b2:	68f8      	ldr	r0, [r7, #12]
 800b7b4:	f000 fe1a 	bl	800c3ec <xTaskCreateStatic>
 800b7b8:	4603      	mov	r3, r0
 800b7ba:	613b      	str	r3, [r7, #16]
 800b7bc:	e013      	b.n	800b7e6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b7be:	69bb      	ldr	r3, [r7, #24]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d110      	bne.n	800b7e6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b7c4:	6a3b      	ldr	r3, [r7, #32]
 800b7c6:	b29a      	uxth	r2, r3
 800b7c8:	f107 0310 	add.w	r3, r7, #16
 800b7cc:	9301      	str	r3, [sp, #4]
 800b7ce:	69fb      	ldr	r3, [r7, #28]
 800b7d0:	9300      	str	r3, [sp, #0]
 800b7d2:	68bb      	ldr	r3, [r7, #8]
 800b7d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b7d6:	68f8      	ldr	r0, [r7, #12]
 800b7d8:	f000 fe68 	bl	800c4ac <xTaskCreate>
 800b7dc:	4603      	mov	r3, r0
 800b7de:	2b01      	cmp	r3, #1
 800b7e0:	d001      	beq.n	800b7e6 <osThreadNew+0x11a>
            hTask = NULL;
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b7e6:	693b      	ldr	r3, [r7, #16]
}
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	3728      	adds	r7, #40	@ 0x28
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd80      	pop	{r7, pc}

0800b7f0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b7f0:	b580      	push	{r7, lr}
 800b7f2:	b084      	sub	sp, #16
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b7f8:	f3ef 8305 	mrs	r3, IPSR
 800b7fc:	60bb      	str	r3, [r7, #8]
  return(result);
 800b7fe:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b800:	2b00      	cmp	r3, #0
 800b802:	d003      	beq.n	800b80c <osDelay+0x1c>
    stat = osErrorISR;
 800b804:	f06f 0305 	mvn.w	r3, #5
 800b808:	60fb      	str	r3, [r7, #12]
 800b80a:	e007      	b.n	800b81c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b80c:	2300      	movs	r3, #0
 800b80e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	2b00      	cmp	r3, #0
 800b814:	d002      	beq.n	800b81c <osDelay+0x2c>
      vTaskDelay(ticks);
 800b816:	6878      	ldr	r0, [r7, #4]
 800b818:	f000 ffa6 	bl	800c768 <vTaskDelay>
    }
  }

  return (stat);
 800b81c:	68fb      	ldr	r3, [r7, #12]
}
 800b81e:	4618      	mov	r0, r3
 800b820:	3710      	adds	r7, #16
 800b822:	46bd      	mov	sp, r7
 800b824:	bd80      	pop	{r7, pc}
	...

0800b828 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b828:	b480      	push	{r7}
 800b82a:	b085      	sub	sp, #20
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	60f8      	str	r0, [r7, #12]
 800b830:	60b9      	str	r1, [r7, #8]
 800b832:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	4a07      	ldr	r2, [pc, #28]	@ (800b854 <vApplicationGetIdleTaskMemory+0x2c>)
 800b838:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b83a:	68bb      	ldr	r3, [r7, #8]
 800b83c:	4a06      	ldr	r2, [pc, #24]	@ (800b858 <vApplicationGetIdleTaskMemory+0x30>)
 800b83e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	2280      	movs	r2, #128	@ 0x80
 800b844:	601a      	str	r2, [r3, #0]
}
 800b846:	bf00      	nop
 800b848:	3714      	adds	r7, #20
 800b84a:	46bd      	mov	sp, r7
 800b84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b850:	4770      	bx	lr
 800b852:	bf00      	nop
 800b854:	20001354 	.word	0x20001354
 800b858:	200013fc 	.word	0x200013fc

0800b85c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b85c:	b480      	push	{r7}
 800b85e:	b085      	sub	sp, #20
 800b860:	af00      	add	r7, sp, #0
 800b862:	60f8      	str	r0, [r7, #12]
 800b864:	60b9      	str	r1, [r7, #8]
 800b866:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	4a07      	ldr	r2, [pc, #28]	@ (800b888 <vApplicationGetTimerTaskMemory+0x2c>)
 800b86c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b86e:	68bb      	ldr	r3, [r7, #8]
 800b870:	4a06      	ldr	r2, [pc, #24]	@ (800b88c <vApplicationGetTimerTaskMemory+0x30>)
 800b872:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b87a:	601a      	str	r2, [r3, #0]
}
 800b87c:	bf00      	nop
 800b87e:	3714      	adds	r7, #20
 800b880:	46bd      	mov	sp, r7
 800b882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b886:	4770      	bx	lr
 800b888:	200015fc 	.word	0x200015fc
 800b88c:	200016a4 	.word	0x200016a4

0800b890 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b890:	b480      	push	{r7}
 800b892:	b083      	sub	sp, #12
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	f103 0208 	add.w	r2, r3, #8
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	f04f 32ff 	mov.w	r2, #4294967295
 800b8a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	f103 0208 	add.w	r2, r3, #8
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	f103 0208 	add.w	r2, r3, #8
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b8c4:	bf00      	nop
 800b8c6:	370c      	adds	r7, #12
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ce:	4770      	bx	lr

0800b8d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b8d0:	b480      	push	{r7}
 800b8d2:	b083      	sub	sp, #12
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2200      	movs	r2, #0
 800b8dc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b8de:	bf00      	nop
 800b8e0:	370c      	adds	r7, #12
 800b8e2:	46bd      	mov	sp, r7
 800b8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e8:	4770      	bx	lr

0800b8ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b8ea:	b480      	push	{r7}
 800b8ec:	b085      	sub	sp, #20
 800b8ee:	af00      	add	r7, sp, #0
 800b8f0:	6078      	str	r0, [r7, #4]
 800b8f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	685b      	ldr	r3, [r3, #4]
 800b8f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b8fa:	683b      	ldr	r3, [r7, #0]
 800b8fc:	68fa      	ldr	r2, [r7, #12]
 800b8fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	689a      	ldr	r2, [r3, #8]
 800b904:	683b      	ldr	r3, [r7, #0]
 800b906:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	689b      	ldr	r3, [r3, #8]
 800b90c:	683a      	ldr	r2, [r7, #0]
 800b90e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	683a      	ldr	r2, [r7, #0]
 800b914:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b916:	683b      	ldr	r3, [r7, #0]
 800b918:	687a      	ldr	r2, [r7, #4]
 800b91a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	1c5a      	adds	r2, r3, #1
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	601a      	str	r2, [r3, #0]
}
 800b926:	bf00      	nop
 800b928:	3714      	adds	r7, #20
 800b92a:	46bd      	mov	sp, r7
 800b92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b930:	4770      	bx	lr

0800b932 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b932:	b480      	push	{r7}
 800b934:	b085      	sub	sp, #20
 800b936:	af00      	add	r7, sp, #0
 800b938:	6078      	str	r0, [r7, #4]
 800b93a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b93c:	683b      	ldr	r3, [r7, #0]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b942:	68bb      	ldr	r3, [r7, #8]
 800b944:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b948:	d103      	bne.n	800b952 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	691b      	ldr	r3, [r3, #16]
 800b94e:	60fb      	str	r3, [r7, #12]
 800b950:	e00c      	b.n	800b96c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	3308      	adds	r3, #8
 800b956:	60fb      	str	r3, [r7, #12]
 800b958:	e002      	b.n	800b960 <vListInsert+0x2e>
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	685b      	ldr	r3, [r3, #4]
 800b95e:	60fb      	str	r3, [r7, #12]
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	685b      	ldr	r3, [r3, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	68ba      	ldr	r2, [r7, #8]
 800b968:	429a      	cmp	r2, r3
 800b96a:	d2f6      	bcs.n	800b95a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	685a      	ldr	r2, [r3, #4]
 800b970:	683b      	ldr	r3, [r7, #0]
 800b972:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b974:	683b      	ldr	r3, [r7, #0]
 800b976:	685b      	ldr	r3, [r3, #4]
 800b978:	683a      	ldr	r2, [r7, #0]
 800b97a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b97c:	683b      	ldr	r3, [r7, #0]
 800b97e:	68fa      	ldr	r2, [r7, #12]
 800b980:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	683a      	ldr	r2, [r7, #0]
 800b986:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b988:	683b      	ldr	r3, [r7, #0]
 800b98a:	687a      	ldr	r2, [r7, #4]
 800b98c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	1c5a      	adds	r2, r3, #1
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	601a      	str	r2, [r3, #0]
}
 800b998:	bf00      	nop
 800b99a:	3714      	adds	r7, #20
 800b99c:	46bd      	mov	sp, r7
 800b99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a2:	4770      	bx	lr

0800b9a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b9a4:	b480      	push	{r7}
 800b9a6:	b085      	sub	sp, #20
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	691b      	ldr	r3, [r3, #16]
 800b9b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	685b      	ldr	r3, [r3, #4]
 800b9b6:	687a      	ldr	r2, [r7, #4]
 800b9b8:	6892      	ldr	r2, [r2, #8]
 800b9ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	689b      	ldr	r3, [r3, #8]
 800b9c0:	687a      	ldr	r2, [r7, #4]
 800b9c2:	6852      	ldr	r2, [r2, #4]
 800b9c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	685b      	ldr	r3, [r3, #4]
 800b9ca:	687a      	ldr	r2, [r7, #4]
 800b9cc:	429a      	cmp	r2, r3
 800b9ce:	d103      	bne.n	800b9d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	689a      	ldr	r2, [r3, #8]
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2200      	movs	r2, #0
 800b9dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	1e5a      	subs	r2, r3, #1
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	681b      	ldr	r3, [r3, #0]
}
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	3714      	adds	r7, #20
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f6:	4770      	bx	lr

0800b9f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b084      	sub	sp, #16
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
 800ba00:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d10b      	bne.n	800ba24 <xQueueGenericReset+0x2c>
	__asm volatile
 800ba0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba10:	f383 8811 	msr	BASEPRI, r3
 800ba14:	f3bf 8f6f 	isb	sy
 800ba18:	f3bf 8f4f 	dsb	sy
 800ba1c:	60bb      	str	r3, [r7, #8]
}
 800ba1e:	bf00      	nop
 800ba20:	bf00      	nop
 800ba22:	e7fd      	b.n	800ba20 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ba24:	f002 f8a8 	bl	800db78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	681a      	ldr	r2, [r3, #0]
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba30:	68f9      	ldr	r1, [r7, #12]
 800ba32:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ba34:	fb01 f303 	mul.w	r3, r1, r3
 800ba38:	441a      	add	r2, r3
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	2200      	movs	r2, #0
 800ba42:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	681a      	ldr	r2, [r3, #0]
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	681a      	ldr	r2, [r3, #0]
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba54:	3b01      	subs	r3, #1
 800ba56:	68f9      	ldr	r1, [r7, #12]
 800ba58:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ba5a:	fb01 f303 	mul.w	r3, r1, r3
 800ba5e:	441a      	add	r2, r3
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	22ff      	movs	r2, #255	@ 0xff
 800ba68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	22ff      	movs	r2, #255	@ 0xff
 800ba70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800ba74:	683b      	ldr	r3, [r7, #0]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d114      	bne.n	800baa4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	691b      	ldr	r3, [r3, #16]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d01a      	beq.n	800bab8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	3310      	adds	r3, #16
 800ba86:	4618      	mov	r0, r3
 800ba88:	f001 f942 	bl	800cd10 <xTaskRemoveFromEventList>
 800ba8c:	4603      	mov	r3, r0
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d012      	beq.n	800bab8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ba92:	4b0d      	ldr	r3, [pc, #52]	@ (800bac8 <xQueueGenericReset+0xd0>)
 800ba94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba98:	601a      	str	r2, [r3, #0]
 800ba9a:	f3bf 8f4f 	dsb	sy
 800ba9e:	f3bf 8f6f 	isb	sy
 800baa2:	e009      	b.n	800bab8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	3310      	adds	r3, #16
 800baa8:	4618      	mov	r0, r3
 800baaa:	f7ff fef1 	bl	800b890 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	3324      	adds	r3, #36	@ 0x24
 800bab2:	4618      	mov	r0, r3
 800bab4:	f7ff feec 	bl	800b890 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800bab8:	f002 f890 	bl	800dbdc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800babc:	2301      	movs	r3, #1
}
 800babe:	4618      	mov	r0, r3
 800bac0:	3710      	adds	r7, #16
 800bac2:	46bd      	mov	sp, r7
 800bac4:	bd80      	pop	{r7, pc}
 800bac6:	bf00      	nop
 800bac8:	e000ed04 	.word	0xe000ed04

0800bacc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b08e      	sub	sp, #56	@ 0x38
 800bad0:	af02      	add	r7, sp, #8
 800bad2:	60f8      	str	r0, [r7, #12]
 800bad4:	60b9      	str	r1, [r7, #8]
 800bad6:	607a      	str	r2, [r7, #4]
 800bad8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d10b      	bne.n	800baf8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800bae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bae4:	f383 8811 	msr	BASEPRI, r3
 800bae8:	f3bf 8f6f 	isb	sy
 800baec:	f3bf 8f4f 	dsb	sy
 800baf0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800baf2:	bf00      	nop
 800baf4:	bf00      	nop
 800baf6:	e7fd      	b.n	800baf4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800baf8:	683b      	ldr	r3, [r7, #0]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d10b      	bne.n	800bb16 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800bafe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb02:	f383 8811 	msr	BASEPRI, r3
 800bb06:	f3bf 8f6f 	isb	sy
 800bb0a:	f3bf 8f4f 	dsb	sy
 800bb0e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bb10:	bf00      	nop
 800bb12:	bf00      	nop
 800bb14:	e7fd      	b.n	800bb12 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d002      	beq.n	800bb22 <xQueueGenericCreateStatic+0x56>
 800bb1c:	68bb      	ldr	r3, [r7, #8]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d001      	beq.n	800bb26 <xQueueGenericCreateStatic+0x5a>
 800bb22:	2301      	movs	r3, #1
 800bb24:	e000      	b.n	800bb28 <xQueueGenericCreateStatic+0x5c>
 800bb26:	2300      	movs	r3, #0
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d10b      	bne.n	800bb44 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800bb2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb30:	f383 8811 	msr	BASEPRI, r3
 800bb34:	f3bf 8f6f 	isb	sy
 800bb38:	f3bf 8f4f 	dsb	sy
 800bb3c:	623b      	str	r3, [r7, #32]
}
 800bb3e:	bf00      	nop
 800bb40:	bf00      	nop
 800bb42:	e7fd      	b.n	800bb40 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d102      	bne.n	800bb50 <xQueueGenericCreateStatic+0x84>
 800bb4a:	68bb      	ldr	r3, [r7, #8]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d101      	bne.n	800bb54 <xQueueGenericCreateStatic+0x88>
 800bb50:	2301      	movs	r3, #1
 800bb52:	e000      	b.n	800bb56 <xQueueGenericCreateStatic+0x8a>
 800bb54:	2300      	movs	r3, #0
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d10b      	bne.n	800bb72 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800bb5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb5e:	f383 8811 	msr	BASEPRI, r3
 800bb62:	f3bf 8f6f 	isb	sy
 800bb66:	f3bf 8f4f 	dsb	sy
 800bb6a:	61fb      	str	r3, [r7, #28]
}
 800bb6c:	bf00      	nop
 800bb6e:	bf00      	nop
 800bb70:	e7fd      	b.n	800bb6e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800bb72:	2350      	movs	r3, #80	@ 0x50
 800bb74:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800bb76:	697b      	ldr	r3, [r7, #20]
 800bb78:	2b50      	cmp	r3, #80	@ 0x50
 800bb7a:	d00b      	beq.n	800bb94 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800bb7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb80:	f383 8811 	msr	BASEPRI, r3
 800bb84:	f3bf 8f6f 	isb	sy
 800bb88:	f3bf 8f4f 	dsb	sy
 800bb8c:	61bb      	str	r3, [r7, #24]
}
 800bb8e:	bf00      	nop
 800bb90:	bf00      	nop
 800bb92:	e7fd      	b.n	800bb90 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800bb94:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bb96:	683b      	ldr	r3, [r7, #0]
 800bb98:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800bb9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d00d      	beq.n	800bbbc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800bba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bba2:	2201      	movs	r2, #1
 800bba4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bba8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800bbac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbae:	9300      	str	r3, [sp, #0]
 800bbb0:	4613      	mov	r3, r2
 800bbb2:	687a      	ldr	r2, [r7, #4]
 800bbb4:	68b9      	ldr	r1, [r7, #8]
 800bbb6:	68f8      	ldr	r0, [r7, #12]
 800bbb8:	f000 f805 	bl	800bbc6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bbbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800bbbe:	4618      	mov	r0, r3
 800bbc0:	3730      	adds	r7, #48	@ 0x30
 800bbc2:	46bd      	mov	sp, r7
 800bbc4:	bd80      	pop	{r7, pc}

0800bbc6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bbc6:	b580      	push	{r7, lr}
 800bbc8:	b084      	sub	sp, #16
 800bbca:	af00      	add	r7, sp, #0
 800bbcc:	60f8      	str	r0, [r7, #12]
 800bbce:	60b9      	str	r1, [r7, #8]
 800bbd0:	607a      	str	r2, [r7, #4]
 800bbd2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bbd4:	68bb      	ldr	r3, [r7, #8]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d103      	bne.n	800bbe2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bbda:	69bb      	ldr	r3, [r7, #24]
 800bbdc:	69ba      	ldr	r2, [r7, #24]
 800bbde:	601a      	str	r2, [r3, #0]
 800bbe0:	e002      	b.n	800bbe8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bbe2:	69bb      	ldr	r3, [r7, #24]
 800bbe4:	687a      	ldr	r2, [r7, #4]
 800bbe6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bbe8:	69bb      	ldr	r3, [r7, #24]
 800bbea:	68fa      	ldr	r2, [r7, #12]
 800bbec:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bbee:	69bb      	ldr	r3, [r7, #24]
 800bbf0:	68ba      	ldr	r2, [r7, #8]
 800bbf2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bbf4:	2101      	movs	r1, #1
 800bbf6:	69b8      	ldr	r0, [r7, #24]
 800bbf8:	f7ff fefe 	bl	800b9f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800bbfc:	69bb      	ldr	r3, [r7, #24]
 800bbfe:	78fa      	ldrb	r2, [r7, #3]
 800bc00:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bc04:	bf00      	nop
 800bc06:	3710      	adds	r7, #16
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	bd80      	pop	{r7, pc}

0800bc0c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b08e      	sub	sp, #56	@ 0x38
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	60f8      	str	r0, [r7, #12]
 800bc14:	60b9      	str	r1, [r7, #8]
 800bc16:	607a      	str	r2, [r7, #4]
 800bc18:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800bc22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d10b      	bne.n	800bc40 <xQueueGenericSend+0x34>
	__asm volatile
 800bc28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc2c:	f383 8811 	msr	BASEPRI, r3
 800bc30:	f3bf 8f6f 	isb	sy
 800bc34:	f3bf 8f4f 	dsb	sy
 800bc38:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bc3a:	bf00      	nop
 800bc3c:	bf00      	nop
 800bc3e:	e7fd      	b.n	800bc3c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bc40:	68bb      	ldr	r3, [r7, #8]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d103      	bne.n	800bc4e <xQueueGenericSend+0x42>
 800bc46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d101      	bne.n	800bc52 <xQueueGenericSend+0x46>
 800bc4e:	2301      	movs	r3, #1
 800bc50:	e000      	b.n	800bc54 <xQueueGenericSend+0x48>
 800bc52:	2300      	movs	r3, #0
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d10b      	bne.n	800bc70 <xQueueGenericSend+0x64>
	__asm volatile
 800bc58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc5c:	f383 8811 	msr	BASEPRI, r3
 800bc60:	f3bf 8f6f 	isb	sy
 800bc64:	f3bf 8f4f 	dsb	sy
 800bc68:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bc6a:	bf00      	nop
 800bc6c:	bf00      	nop
 800bc6e:	e7fd      	b.n	800bc6c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bc70:	683b      	ldr	r3, [r7, #0]
 800bc72:	2b02      	cmp	r3, #2
 800bc74:	d103      	bne.n	800bc7e <xQueueGenericSend+0x72>
 800bc76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc7a:	2b01      	cmp	r3, #1
 800bc7c:	d101      	bne.n	800bc82 <xQueueGenericSend+0x76>
 800bc7e:	2301      	movs	r3, #1
 800bc80:	e000      	b.n	800bc84 <xQueueGenericSend+0x78>
 800bc82:	2300      	movs	r3, #0
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d10b      	bne.n	800bca0 <xQueueGenericSend+0x94>
	__asm volatile
 800bc88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc8c:	f383 8811 	msr	BASEPRI, r3
 800bc90:	f3bf 8f6f 	isb	sy
 800bc94:	f3bf 8f4f 	dsb	sy
 800bc98:	623b      	str	r3, [r7, #32]
}
 800bc9a:	bf00      	nop
 800bc9c:	bf00      	nop
 800bc9e:	e7fd      	b.n	800bc9c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bca0:	f001 f9fc 	bl	800d09c <xTaskGetSchedulerState>
 800bca4:	4603      	mov	r3, r0
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d102      	bne.n	800bcb0 <xQueueGenericSend+0xa4>
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d101      	bne.n	800bcb4 <xQueueGenericSend+0xa8>
 800bcb0:	2301      	movs	r3, #1
 800bcb2:	e000      	b.n	800bcb6 <xQueueGenericSend+0xaa>
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d10b      	bne.n	800bcd2 <xQueueGenericSend+0xc6>
	__asm volatile
 800bcba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcbe:	f383 8811 	msr	BASEPRI, r3
 800bcc2:	f3bf 8f6f 	isb	sy
 800bcc6:	f3bf 8f4f 	dsb	sy
 800bcca:	61fb      	str	r3, [r7, #28]
}
 800bccc:	bf00      	nop
 800bcce:	bf00      	nop
 800bcd0:	e7fd      	b.n	800bcce <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bcd2:	f001 ff51 	bl	800db78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bcd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bcda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcde:	429a      	cmp	r2, r3
 800bce0:	d302      	bcc.n	800bce8 <xQueueGenericSend+0xdc>
 800bce2:	683b      	ldr	r3, [r7, #0]
 800bce4:	2b02      	cmp	r3, #2
 800bce6:	d129      	bne.n	800bd3c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bce8:	683a      	ldr	r2, [r7, #0]
 800bcea:	68b9      	ldr	r1, [r7, #8]
 800bcec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bcee:	f000 fa0f 	bl	800c110 <prvCopyDataToQueue>
 800bcf2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bcf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d010      	beq.n	800bd1e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bcfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcfe:	3324      	adds	r3, #36	@ 0x24
 800bd00:	4618      	mov	r0, r3
 800bd02:	f001 f805 	bl	800cd10 <xTaskRemoveFromEventList>
 800bd06:	4603      	mov	r3, r0
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d013      	beq.n	800bd34 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bd0c:	4b3f      	ldr	r3, [pc, #252]	@ (800be0c <xQueueGenericSend+0x200>)
 800bd0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd12:	601a      	str	r2, [r3, #0]
 800bd14:	f3bf 8f4f 	dsb	sy
 800bd18:	f3bf 8f6f 	isb	sy
 800bd1c:	e00a      	b.n	800bd34 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bd1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d007      	beq.n	800bd34 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bd24:	4b39      	ldr	r3, [pc, #228]	@ (800be0c <xQueueGenericSend+0x200>)
 800bd26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd2a:	601a      	str	r2, [r3, #0]
 800bd2c:	f3bf 8f4f 	dsb	sy
 800bd30:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bd34:	f001 ff52 	bl	800dbdc <vPortExitCritical>
				return pdPASS;
 800bd38:	2301      	movs	r3, #1
 800bd3a:	e063      	b.n	800be04 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d103      	bne.n	800bd4a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bd42:	f001 ff4b 	bl	800dbdc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bd46:	2300      	movs	r3, #0
 800bd48:	e05c      	b.n	800be04 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bd4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d106      	bne.n	800bd5e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bd50:	f107 0314 	add.w	r3, r7, #20
 800bd54:	4618      	mov	r0, r3
 800bd56:	f001 f83f 	bl	800cdd8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bd5a:	2301      	movs	r3, #1
 800bd5c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bd5e:	f001 ff3d 	bl	800dbdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bd62:	f000 fda7 	bl	800c8b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bd66:	f001 ff07 	bl	800db78 <vPortEnterCritical>
 800bd6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bd70:	b25b      	sxtb	r3, r3
 800bd72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd76:	d103      	bne.n	800bd80 <xQueueGenericSend+0x174>
 800bd78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd7a:	2200      	movs	r2, #0
 800bd7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bd80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd82:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bd86:	b25b      	sxtb	r3, r3
 800bd88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd8c:	d103      	bne.n	800bd96 <xQueueGenericSend+0x18a>
 800bd8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd90:	2200      	movs	r2, #0
 800bd92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bd96:	f001 ff21 	bl	800dbdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bd9a:	1d3a      	adds	r2, r7, #4
 800bd9c:	f107 0314 	add.w	r3, r7, #20
 800bda0:	4611      	mov	r1, r2
 800bda2:	4618      	mov	r0, r3
 800bda4:	f001 f82e 	bl	800ce04 <xTaskCheckForTimeOut>
 800bda8:	4603      	mov	r3, r0
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d124      	bne.n	800bdf8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bdae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bdb0:	f000 faa6 	bl	800c300 <prvIsQueueFull>
 800bdb4:	4603      	mov	r3, r0
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d018      	beq.n	800bdec <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bdba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdbc:	3310      	adds	r3, #16
 800bdbe:	687a      	ldr	r2, [r7, #4]
 800bdc0:	4611      	mov	r1, r2
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	f000 ff52 	bl	800cc6c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bdc8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bdca:	f000 fa31 	bl	800c230 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bdce:	f000 fd7f 	bl	800c8d0 <xTaskResumeAll>
 800bdd2:	4603      	mov	r3, r0
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	f47f af7c 	bne.w	800bcd2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800bdda:	4b0c      	ldr	r3, [pc, #48]	@ (800be0c <xQueueGenericSend+0x200>)
 800bddc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bde0:	601a      	str	r2, [r3, #0]
 800bde2:	f3bf 8f4f 	dsb	sy
 800bde6:	f3bf 8f6f 	isb	sy
 800bdea:	e772      	b.n	800bcd2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bdec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bdee:	f000 fa1f 	bl	800c230 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bdf2:	f000 fd6d 	bl	800c8d0 <xTaskResumeAll>
 800bdf6:	e76c      	b.n	800bcd2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bdf8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bdfa:	f000 fa19 	bl	800c230 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bdfe:	f000 fd67 	bl	800c8d0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800be02:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800be04:	4618      	mov	r0, r3
 800be06:	3738      	adds	r7, #56	@ 0x38
 800be08:	46bd      	mov	sp, r7
 800be0a:	bd80      	pop	{r7, pc}
 800be0c:	e000ed04 	.word	0xe000ed04

0800be10 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800be10:	b580      	push	{r7, lr}
 800be12:	b090      	sub	sp, #64	@ 0x40
 800be14:	af00      	add	r7, sp, #0
 800be16:	60f8      	str	r0, [r7, #12]
 800be18:	60b9      	str	r1, [r7, #8]
 800be1a:	607a      	str	r2, [r7, #4]
 800be1c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800be22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be24:	2b00      	cmp	r3, #0
 800be26:	d10b      	bne.n	800be40 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800be28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be2c:	f383 8811 	msr	BASEPRI, r3
 800be30:	f3bf 8f6f 	isb	sy
 800be34:	f3bf 8f4f 	dsb	sy
 800be38:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800be3a:	bf00      	nop
 800be3c:	bf00      	nop
 800be3e:	e7fd      	b.n	800be3c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800be40:	68bb      	ldr	r3, [r7, #8]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d103      	bne.n	800be4e <xQueueGenericSendFromISR+0x3e>
 800be46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d101      	bne.n	800be52 <xQueueGenericSendFromISR+0x42>
 800be4e:	2301      	movs	r3, #1
 800be50:	e000      	b.n	800be54 <xQueueGenericSendFromISR+0x44>
 800be52:	2300      	movs	r3, #0
 800be54:	2b00      	cmp	r3, #0
 800be56:	d10b      	bne.n	800be70 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800be58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be5c:	f383 8811 	msr	BASEPRI, r3
 800be60:	f3bf 8f6f 	isb	sy
 800be64:	f3bf 8f4f 	dsb	sy
 800be68:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800be6a:	bf00      	nop
 800be6c:	bf00      	nop
 800be6e:	e7fd      	b.n	800be6c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800be70:	683b      	ldr	r3, [r7, #0]
 800be72:	2b02      	cmp	r3, #2
 800be74:	d103      	bne.n	800be7e <xQueueGenericSendFromISR+0x6e>
 800be76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be7a:	2b01      	cmp	r3, #1
 800be7c:	d101      	bne.n	800be82 <xQueueGenericSendFromISR+0x72>
 800be7e:	2301      	movs	r3, #1
 800be80:	e000      	b.n	800be84 <xQueueGenericSendFromISR+0x74>
 800be82:	2300      	movs	r3, #0
 800be84:	2b00      	cmp	r3, #0
 800be86:	d10b      	bne.n	800bea0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800be88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be8c:	f383 8811 	msr	BASEPRI, r3
 800be90:	f3bf 8f6f 	isb	sy
 800be94:	f3bf 8f4f 	dsb	sy
 800be98:	623b      	str	r3, [r7, #32]
}
 800be9a:	bf00      	nop
 800be9c:	bf00      	nop
 800be9e:	e7fd      	b.n	800be9c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bea0:	f001 ff4a 	bl	800dd38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bea4:	f3ef 8211 	mrs	r2, BASEPRI
 800bea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beac:	f383 8811 	msr	BASEPRI, r3
 800beb0:	f3bf 8f6f 	isb	sy
 800beb4:	f3bf 8f4f 	dsb	sy
 800beb8:	61fa      	str	r2, [r7, #28]
 800beba:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bebc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bebe:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bec2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bec8:	429a      	cmp	r2, r3
 800beca:	d302      	bcc.n	800bed2 <xQueueGenericSendFromISR+0xc2>
 800becc:	683b      	ldr	r3, [r7, #0]
 800bece:	2b02      	cmp	r3, #2
 800bed0:	d12f      	bne.n	800bf32 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bed4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bed8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bedc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bee2:	683a      	ldr	r2, [r7, #0]
 800bee4:	68b9      	ldr	r1, [r7, #8]
 800bee6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800bee8:	f000 f912 	bl	800c110 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800beec:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800bef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bef4:	d112      	bne.n	800bf1c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800befa:	2b00      	cmp	r3, #0
 800befc:	d016      	beq.n	800bf2c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800befe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf00:	3324      	adds	r3, #36	@ 0x24
 800bf02:	4618      	mov	r0, r3
 800bf04:	f000 ff04 	bl	800cd10 <xTaskRemoveFromEventList>
 800bf08:	4603      	mov	r3, r0
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d00e      	beq.n	800bf2c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d00b      	beq.n	800bf2c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	2201      	movs	r2, #1
 800bf18:	601a      	str	r2, [r3, #0]
 800bf1a:	e007      	b.n	800bf2c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bf1c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800bf20:	3301      	adds	r3, #1
 800bf22:	b2db      	uxtb	r3, r3
 800bf24:	b25a      	sxtb	r2, r3
 800bf26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800bf2c:	2301      	movs	r3, #1
 800bf2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800bf30:	e001      	b.n	800bf36 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bf32:	2300      	movs	r3, #0
 800bf34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bf36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf38:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bf3a:	697b      	ldr	r3, [r7, #20]
 800bf3c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bf40:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bf42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800bf44:	4618      	mov	r0, r3
 800bf46:	3740      	adds	r7, #64	@ 0x40
 800bf48:	46bd      	mov	sp, r7
 800bf4a:	bd80      	pop	{r7, pc}

0800bf4c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bf4c:	b580      	push	{r7, lr}
 800bf4e:	b08c      	sub	sp, #48	@ 0x30
 800bf50:	af00      	add	r7, sp, #0
 800bf52:	60f8      	str	r0, [r7, #12]
 800bf54:	60b9      	str	r1, [r7, #8]
 800bf56:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bf58:	2300      	movs	r3, #0
 800bf5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bf60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d10b      	bne.n	800bf7e <xQueueReceive+0x32>
	__asm volatile
 800bf66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf6a:	f383 8811 	msr	BASEPRI, r3
 800bf6e:	f3bf 8f6f 	isb	sy
 800bf72:	f3bf 8f4f 	dsb	sy
 800bf76:	623b      	str	r3, [r7, #32]
}
 800bf78:	bf00      	nop
 800bf7a:	bf00      	nop
 800bf7c:	e7fd      	b.n	800bf7a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bf7e:	68bb      	ldr	r3, [r7, #8]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d103      	bne.n	800bf8c <xQueueReceive+0x40>
 800bf84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d101      	bne.n	800bf90 <xQueueReceive+0x44>
 800bf8c:	2301      	movs	r3, #1
 800bf8e:	e000      	b.n	800bf92 <xQueueReceive+0x46>
 800bf90:	2300      	movs	r3, #0
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d10b      	bne.n	800bfae <xQueueReceive+0x62>
	__asm volatile
 800bf96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf9a:	f383 8811 	msr	BASEPRI, r3
 800bf9e:	f3bf 8f6f 	isb	sy
 800bfa2:	f3bf 8f4f 	dsb	sy
 800bfa6:	61fb      	str	r3, [r7, #28]
}
 800bfa8:	bf00      	nop
 800bfaa:	bf00      	nop
 800bfac:	e7fd      	b.n	800bfaa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bfae:	f001 f875 	bl	800d09c <xTaskGetSchedulerState>
 800bfb2:	4603      	mov	r3, r0
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d102      	bne.n	800bfbe <xQueueReceive+0x72>
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d101      	bne.n	800bfc2 <xQueueReceive+0x76>
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	e000      	b.n	800bfc4 <xQueueReceive+0x78>
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d10b      	bne.n	800bfe0 <xQueueReceive+0x94>
	__asm volatile
 800bfc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfcc:	f383 8811 	msr	BASEPRI, r3
 800bfd0:	f3bf 8f6f 	isb	sy
 800bfd4:	f3bf 8f4f 	dsb	sy
 800bfd8:	61bb      	str	r3, [r7, #24]
}
 800bfda:	bf00      	nop
 800bfdc:	bf00      	nop
 800bfde:	e7fd      	b.n	800bfdc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bfe0:	f001 fdca 	bl	800db78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bfe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bfe8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bfea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d01f      	beq.n	800c030 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bff0:	68b9      	ldr	r1, [r7, #8]
 800bff2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bff4:	f000 f8f6 	bl	800c1e4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bffa:	1e5a      	subs	r2, r3, #1
 800bffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bffe:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c002:	691b      	ldr	r3, [r3, #16]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d00f      	beq.n	800c028 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c00a:	3310      	adds	r3, #16
 800c00c:	4618      	mov	r0, r3
 800c00e:	f000 fe7f 	bl	800cd10 <xTaskRemoveFromEventList>
 800c012:	4603      	mov	r3, r0
 800c014:	2b00      	cmp	r3, #0
 800c016:	d007      	beq.n	800c028 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c018:	4b3c      	ldr	r3, [pc, #240]	@ (800c10c <xQueueReceive+0x1c0>)
 800c01a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c01e:	601a      	str	r2, [r3, #0]
 800c020:	f3bf 8f4f 	dsb	sy
 800c024:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c028:	f001 fdd8 	bl	800dbdc <vPortExitCritical>
				return pdPASS;
 800c02c:	2301      	movs	r3, #1
 800c02e:	e069      	b.n	800c104 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	2b00      	cmp	r3, #0
 800c034:	d103      	bne.n	800c03e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c036:	f001 fdd1 	bl	800dbdc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c03a:	2300      	movs	r3, #0
 800c03c:	e062      	b.n	800c104 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c03e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c040:	2b00      	cmp	r3, #0
 800c042:	d106      	bne.n	800c052 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c044:	f107 0310 	add.w	r3, r7, #16
 800c048:	4618      	mov	r0, r3
 800c04a:	f000 fec5 	bl	800cdd8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c04e:	2301      	movs	r3, #1
 800c050:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c052:	f001 fdc3 	bl	800dbdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c056:	f000 fc2d 	bl	800c8b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c05a:	f001 fd8d 	bl	800db78 <vPortEnterCritical>
 800c05e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c060:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c064:	b25b      	sxtb	r3, r3
 800c066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c06a:	d103      	bne.n	800c074 <xQueueReceive+0x128>
 800c06c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c06e:	2200      	movs	r2, #0
 800c070:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c076:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c07a:	b25b      	sxtb	r3, r3
 800c07c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c080:	d103      	bne.n	800c08a <xQueueReceive+0x13e>
 800c082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c084:	2200      	movs	r2, #0
 800c086:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c08a:	f001 fda7 	bl	800dbdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c08e:	1d3a      	adds	r2, r7, #4
 800c090:	f107 0310 	add.w	r3, r7, #16
 800c094:	4611      	mov	r1, r2
 800c096:	4618      	mov	r0, r3
 800c098:	f000 feb4 	bl	800ce04 <xTaskCheckForTimeOut>
 800c09c:	4603      	mov	r3, r0
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d123      	bne.n	800c0ea <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c0a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c0a4:	f000 f916 	bl	800c2d4 <prvIsQueueEmpty>
 800c0a8:	4603      	mov	r3, r0
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d017      	beq.n	800c0de <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c0ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0b0:	3324      	adds	r3, #36	@ 0x24
 800c0b2:	687a      	ldr	r2, [r7, #4]
 800c0b4:	4611      	mov	r1, r2
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	f000 fdd8 	bl	800cc6c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c0bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c0be:	f000 f8b7 	bl	800c230 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c0c2:	f000 fc05 	bl	800c8d0 <xTaskResumeAll>
 800c0c6:	4603      	mov	r3, r0
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d189      	bne.n	800bfe0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800c0cc:	4b0f      	ldr	r3, [pc, #60]	@ (800c10c <xQueueReceive+0x1c0>)
 800c0ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c0d2:	601a      	str	r2, [r3, #0]
 800c0d4:	f3bf 8f4f 	dsb	sy
 800c0d8:	f3bf 8f6f 	isb	sy
 800c0dc:	e780      	b.n	800bfe0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c0de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c0e0:	f000 f8a6 	bl	800c230 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c0e4:	f000 fbf4 	bl	800c8d0 <xTaskResumeAll>
 800c0e8:	e77a      	b.n	800bfe0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c0ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c0ec:	f000 f8a0 	bl	800c230 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c0f0:	f000 fbee 	bl	800c8d0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c0f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c0f6:	f000 f8ed 	bl	800c2d4 <prvIsQueueEmpty>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	f43f af6f 	beq.w	800bfe0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c102:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c104:	4618      	mov	r0, r3
 800c106:	3730      	adds	r7, #48	@ 0x30
 800c108:	46bd      	mov	sp, r7
 800c10a:	bd80      	pop	{r7, pc}
 800c10c:	e000ed04 	.word	0xe000ed04

0800c110 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b086      	sub	sp, #24
 800c114:	af00      	add	r7, sp, #0
 800c116:	60f8      	str	r0, [r7, #12]
 800c118:	60b9      	str	r1, [r7, #8]
 800c11a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c11c:	2300      	movs	r3, #0
 800c11e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c124:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d10d      	bne.n	800c14a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	2b00      	cmp	r3, #0
 800c134:	d14d      	bne.n	800c1d2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	689b      	ldr	r3, [r3, #8]
 800c13a:	4618      	mov	r0, r3
 800c13c:	f000 ffcc 	bl	800d0d8 <xTaskPriorityDisinherit>
 800c140:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	2200      	movs	r2, #0
 800c146:	609a      	str	r2, [r3, #8]
 800c148:	e043      	b.n	800c1d2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d119      	bne.n	800c184 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	6858      	ldr	r0, [r3, #4]
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c158:	461a      	mov	r2, r3
 800c15a:	68b9      	ldr	r1, [r7, #8]
 800c15c:	f002 fc01 	bl	800e962 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	685a      	ldr	r2, [r3, #4]
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c168:	441a      	add	r2, r3
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	685a      	ldr	r2, [r3, #4]
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	689b      	ldr	r3, [r3, #8]
 800c176:	429a      	cmp	r2, r3
 800c178:	d32b      	bcc.n	800c1d2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	681a      	ldr	r2, [r3, #0]
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	605a      	str	r2, [r3, #4]
 800c182:	e026      	b.n	800c1d2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	68d8      	ldr	r0, [r3, #12]
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c18c:	461a      	mov	r2, r3
 800c18e:	68b9      	ldr	r1, [r7, #8]
 800c190:	f002 fbe7 	bl	800e962 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	68da      	ldr	r2, [r3, #12]
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c19c:	425b      	negs	r3, r3
 800c19e:	441a      	add	r2, r3
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	68da      	ldr	r2, [r3, #12]
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	429a      	cmp	r2, r3
 800c1ae:	d207      	bcs.n	800c1c0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	689a      	ldr	r2, [r3, #8]
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1b8:	425b      	negs	r3, r3
 800c1ba:	441a      	add	r2, r3
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	2b02      	cmp	r3, #2
 800c1c4:	d105      	bne.n	800c1d2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c1c6:	693b      	ldr	r3, [r7, #16]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d002      	beq.n	800c1d2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c1cc:	693b      	ldr	r3, [r7, #16]
 800c1ce:	3b01      	subs	r3, #1
 800c1d0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c1d2:	693b      	ldr	r3, [r7, #16]
 800c1d4:	1c5a      	adds	r2, r3, #1
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800c1da:	697b      	ldr	r3, [r7, #20]
}
 800c1dc:	4618      	mov	r0, r3
 800c1de:	3718      	adds	r7, #24
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	bd80      	pop	{r7, pc}

0800c1e4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c1e4:	b580      	push	{r7, lr}
 800c1e6:	b082      	sub	sp, #8
 800c1e8:	af00      	add	r7, sp, #0
 800c1ea:	6078      	str	r0, [r7, #4]
 800c1ec:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d018      	beq.n	800c228 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	68da      	ldr	r2, [r3, #12]
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1fe:	441a      	add	r2, r3
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	68da      	ldr	r2, [r3, #12]
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	689b      	ldr	r3, [r3, #8]
 800c20c:	429a      	cmp	r2, r3
 800c20e:	d303      	bcc.n	800c218 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681a      	ldr	r2, [r3, #0]
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	68d9      	ldr	r1, [r3, #12]
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c220:	461a      	mov	r2, r3
 800c222:	6838      	ldr	r0, [r7, #0]
 800c224:	f002 fb9d 	bl	800e962 <memcpy>
	}
}
 800c228:	bf00      	nop
 800c22a:	3708      	adds	r7, #8
 800c22c:	46bd      	mov	sp, r7
 800c22e:	bd80      	pop	{r7, pc}

0800c230 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c230:	b580      	push	{r7, lr}
 800c232:	b084      	sub	sp, #16
 800c234:	af00      	add	r7, sp, #0
 800c236:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c238:	f001 fc9e 	bl	800db78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c242:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c244:	e011      	b.n	800c26a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d012      	beq.n	800c274 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	3324      	adds	r3, #36	@ 0x24
 800c252:	4618      	mov	r0, r3
 800c254:	f000 fd5c 	bl	800cd10 <xTaskRemoveFromEventList>
 800c258:	4603      	mov	r3, r0
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d001      	beq.n	800c262 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c25e:	f000 fe35 	bl	800cecc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c262:	7bfb      	ldrb	r3, [r7, #15]
 800c264:	3b01      	subs	r3, #1
 800c266:	b2db      	uxtb	r3, r3
 800c268:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c26a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c26e:	2b00      	cmp	r3, #0
 800c270:	dce9      	bgt.n	800c246 <prvUnlockQueue+0x16>
 800c272:	e000      	b.n	800c276 <prvUnlockQueue+0x46>
					break;
 800c274:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	22ff      	movs	r2, #255	@ 0xff
 800c27a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800c27e:	f001 fcad 	bl	800dbdc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c282:	f001 fc79 	bl	800db78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c28c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c28e:	e011      	b.n	800c2b4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	691b      	ldr	r3, [r3, #16]
 800c294:	2b00      	cmp	r3, #0
 800c296:	d012      	beq.n	800c2be <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	3310      	adds	r3, #16
 800c29c:	4618      	mov	r0, r3
 800c29e:	f000 fd37 	bl	800cd10 <xTaskRemoveFromEventList>
 800c2a2:	4603      	mov	r3, r0
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d001      	beq.n	800c2ac <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c2a8:	f000 fe10 	bl	800cecc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c2ac:	7bbb      	ldrb	r3, [r7, #14]
 800c2ae:	3b01      	subs	r3, #1
 800c2b0:	b2db      	uxtb	r3, r3
 800c2b2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c2b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	dce9      	bgt.n	800c290 <prvUnlockQueue+0x60>
 800c2bc:	e000      	b.n	800c2c0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c2be:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	22ff      	movs	r2, #255	@ 0xff
 800c2c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800c2c8:	f001 fc88 	bl	800dbdc <vPortExitCritical>
}
 800c2cc:	bf00      	nop
 800c2ce:	3710      	adds	r7, #16
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	bd80      	pop	{r7, pc}

0800c2d4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b084      	sub	sp, #16
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c2dc:	f001 fc4c 	bl	800db78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d102      	bne.n	800c2ee <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c2e8:	2301      	movs	r3, #1
 800c2ea:	60fb      	str	r3, [r7, #12]
 800c2ec:	e001      	b.n	800c2f2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c2f2:	f001 fc73 	bl	800dbdc <vPortExitCritical>

	return xReturn;
 800c2f6:	68fb      	ldr	r3, [r7, #12]
}
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	3710      	adds	r7, #16
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	bd80      	pop	{r7, pc}

0800c300 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c300:	b580      	push	{r7, lr}
 800c302:	b084      	sub	sp, #16
 800c304:	af00      	add	r7, sp, #0
 800c306:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c308:	f001 fc36 	bl	800db78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c314:	429a      	cmp	r2, r3
 800c316:	d102      	bne.n	800c31e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c318:	2301      	movs	r3, #1
 800c31a:	60fb      	str	r3, [r7, #12]
 800c31c:	e001      	b.n	800c322 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c31e:	2300      	movs	r3, #0
 800c320:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c322:	f001 fc5b 	bl	800dbdc <vPortExitCritical>

	return xReturn;
 800c326:	68fb      	ldr	r3, [r7, #12]
}
 800c328:	4618      	mov	r0, r3
 800c32a:	3710      	adds	r7, #16
 800c32c:	46bd      	mov	sp, r7
 800c32e:	bd80      	pop	{r7, pc}

0800c330 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c330:	b480      	push	{r7}
 800c332:	b085      	sub	sp, #20
 800c334:	af00      	add	r7, sp, #0
 800c336:	6078      	str	r0, [r7, #4]
 800c338:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c33a:	2300      	movs	r3, #0
 800c33c:	60fb      	str	r3, [r7, #12]
 800c33e:	e014      	b.n	800c36a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c340:	4a0f      	ldr	r2, [pc, #60]	@ (800c380 <vQueueAddToRegistry+0x50>)
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d10b      	bne.n	800c364 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c34c:	490c      	ldr	r1, [pc, #48]	@ (800c380 <vQueueAddToRegistry+0x50>)
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	683a      	ldr	r2, [r7, #0]
 800c352:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c356:	4a0a      	ldr	r2, [pc, #40]	@ (800c380 <vQueueAddToRegistry+0x50>)
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	00db      	lsls	r3, r3, #3
 800c35c:	4413      	add	r3, r2
 800c35e:	687a      	ldr	r2, [r7, #4]
 800c360:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c362:	e006      	b.n	800c372 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	3301      	adds	r3, #1
 800c368:	60fb      	str	r3, [r7, #12]
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	2b07      	cmp	r3, #7
 800c36e:	d9e7      	bls.n	800c340 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c370:	bf00      	nop
 800c372:	bf00      	nop
 800c374:	3714      	adds	r7, #20
 800c376:	46bd      	mov	sp, r7
 800c378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37c:	4770      	bx	lr
 800c37e:	bf00      	nop
 800c380:	20001aa4 	.word	0x20001aa4

0800c384 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c384:	b580      	push	{r7, lr}
 800c386:	b086      	sub	sp, #24
 800c388:	af00      	add	r7, sp, #0
 800c38a:	60f8      	str	r0, [r7, #12]
 800c38c:	60b9      	str	r1, [r7, #8]
 800c38e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c394:	f001 fbf0 	bl	800db78 <vPortEnterCritical>
 800c398:	697b      	ldr	r3, [r7, #20]
 800c39a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c39e:	b25b      	sxtb	r3, r3
 800c3a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3a4:	d103      	bne.n	800c3ae <vQueueWaitForMessageRestricted+0x2a>
 800c3a6:	697b      	ldr	r3, [r7, #20]
 800c3a8:	2200      	movs	r2, #0
 800c3aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c3ae:	697b      	ldr	r3, [r7, #20]
 800c3b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c3b4:	b25b      	sxtb	r3, r3
 800c3b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3ba:	d103      	bne.n	800c3c4 <vQueueWaitForMessageRestricted+0x40>
 800c3bc:	697b      	ldr	r3, [r7, #20]
 800c3be:	2200      	movs	r2, #0
 800c3c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c3c4:	f001 fc0a 	bl	800dbdc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c3c8:	697b      	ldr	r3, [r7, #20]
 800c3ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d106      	bne.n	800c3de <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c3d0:	697b      	ldr	r3, [r7, #20]
 800c3d2:	3324      	adds	r3, #36	@ 0x24
 800c3d4:	687a      	ldr	r2, [r7, #4]
 800c3d6:	68b9      	ldr	r1, [r7, #8]
 800c3d8:	4618      	mov	r0, r3
 800c3da:	f000 fc6d 	bl	800ccb8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c3de:	6978      	ldr	r0, [r7, #20]
 800c3e0:	f7ff ff26 	bl	800c230 <prvUnlockQueue>
	}
 800c3e4:	bf00      	nop
 800c3e6:	3718      	adds	r7, #24
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	bd80      	pop	{r7, pc}

0800c3ec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c3ec:	b580      	push	{r7, lr}
 800c3ee:	b08e      	sub	sp, #56	@ 0x38
 800c3f0:	af04      	add	r7, sp, #16
 800c3f2:	60f8      	str	r0, [r7, #12]
 800c3f4:	60b9      	str	r1, [r7, #8]
 800c3f6:	607a      	str	r2, [r7, #4]
 800c3f8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c3fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d10b      	bne.n	800c418 <xTaskCreateStatic+0x2c>
	__asm volatile
 800c400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c404:	f383 8811 	msr	BASEPRI, r3
 800c408:	f3bf 8f6f 	isb	sy
 800c40c:	f3bf 8f4f 	dsb	sy
 800c410:	623b      	str	r3, [r7, #32]
}
 800c412:	bf00      	nop
 800c414:	bf00      	nop
 800c416:	e7fd      	b.n	800c414 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d10b      	bne.n	800c436 <xTaskCreateStatic+0x4a>
	__asm volatile
 800c41e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c422:	f383 8811 	msr	BASEPRI, r3
 800c426:	f3bf 8f6f 	isb	sy
 800c42a:	f3bf 8f4f 	dsb	sy
 800c42e:	61fb      	str	r3, [r7, #28]
}
 800c430:	bf00      	nop
 800c432:	bf00      	nop
 800c434:	e7fd      	b.n	800c432 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c436:	23a8      	movs	r3, #168	@ 0xa8
 800c438:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c43a:	693b      	ldr	r3, [r7, #16]
 800c43c:	2ba8      	cmp	r3, #168	@ 0xa8
 800c43e:	d00b      	beq.n	800c458 <xTaskCreateStatic+0x6c>
	__asm volatile
 800c440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c444:	f383 8811 	msr	BASEPRI, r3
 800c448:	f3bf 8f6f 	isb	sy
 800c44c:	f3bf 8f4f 	dsb	sy
 800c450:	61bb      	str	r3, [r7, #24]
}
 800c452:	bf00      	nop
 800c454:	bf00      	nop
 800c456:	e7fd      	b.n	800c454 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c458:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c45a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d01e      	beq.n	800c49e <xTaskCreateStatic+0xb2>
 800c460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c462:	2b00      	cmp	r3, #0
 800c464:	d01b      	beq.n	800c49e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c468:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c46a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c46c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c46e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c472:	2202      	movs	r2, #2
 800c474:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c478:	2300      	movs	r3, #0
 800c47a:	9303      	str	r3, [sp, #12]
 800c47c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c47e:	9302      	str	r3, [sp, #8]
 800c480:	f107 0314 	add.w	r3, r7, #20
 800c484:	9301      	str	r3, [sp, #4]
 800c486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c488:	9300      	str	r3, [sp, #0]
 800c48a:	683b      	ldr	r3, [r7, #0]
 800c48c:	687a      	ldr	r2, [r7, #4]
 800c48e:	68b9      	ldr	r1, [r7, #8]
 800c490:	68f8      	ldr	r0, [r7, #12]
 800c492:	f000 f851 	bl	800c538 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c496:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c498:	f000 f8f6 	bl	800c688 <prvAddNewTaskToReadyList>
 800c49c:	e001      	b.n	800c4a2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800c49e:	2300      	movs	r3, #0
 800c4a0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c4a2:	697b      	ldr	r3, [r7, #20]
	}
 800c4a4:	4618      	mov	r0, r3
 800c4a6:	3728      	adds	r7, #40	@ 0x28
 800c4a8:	46bd      	mov	sp, r7
 800c4aa:	bd80      	pop	{r7, pc}

0800c4ac <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c4ac:	b580      	push	{r7, lr}
 800c4ae:	b08c      	sub	sp, #48	@ 0x30
 800c4b0:	af04      	add	r7, sp, #16
 800c4b2:	60f8      	str	r0, [r7, #12]
 800c4b4:	60b9      	str	r1, [r7, #8]
 800c4b6:	603b      	str	r3, [r7, #0]
 800c4b8:	4613      	mov	r3, r2
 800c4ba:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c4bc:	88fb      	ldrh	r3, [r7, #6]
 800c4be:	009b      	lsls	r3, r3, #2
 800c4c0:	4618      	mov	r0, r3
 800c4c2:	f001 fc7b 	bl	800ddbc <pvPortMalloc>
 800c4c6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c4c8:	697b      	ldr	r3, [r7, #20]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d00e      	beq.n	800c4ec <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c4ce:	20a8      	movs	r0, #168	@ 0xa8
 800c4d0:	f001 fc74 	bl	800ddbc <pvPortMalloc>
 800c4d4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c4d6:	69fb      	ldr	r3, [r7, #28]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d003      	beq.n	800c4e4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c4dc:	69fb      	ldr	r3, [r7, #28]
 800c4de:	697a      	ldr	r2, [r7, #20]
 800c4e0:	631a      	str	r2, [r3, #48]	@ 0x30
 800c4e2:	e005      	b.n	800c4f0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c4e4:	6978      	ldr	r0, [r7, #20]
 800c4e6:	f001 fd37 	bl	800df58 <vPortFree>
 800c4ea:	e001      	b.n	800c4f0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c4f0:	69fb      	ldr	r3, [r7, #28]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d017      	beq.n	800c526 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c4f6:	69fb      	ldr	r3, [r7, #28]
 800c4f8:	2200      	movs	r2, #0
 800c4fa:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c4fe:	88fa      	ldrh	r2, [r7, #6]
 800c500:	2300      	movs	r3, #0
 800c502:	9303      	str	r3, [sp, #12]
 800c504:	69fb      	ldr	r3, [r7, #28]
 800c506:	9302      	str	r3, [sp, #8]
 800c508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c50a:	9301      	str	r3, [sp, #4]
 800c50c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c50e:	9300      	str	r3, [sp, #0]
 800c510:	683b      	ldr	r3, [r7, #0]
 800c512:	68b9      	ldr	r1, [r7, #8]
 800c514:	68f8      	ldr	r0, [r7, #12]
 800c516:	f000 f80f 	bl	800c538 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c51a:	69f8      	ldr	r0, [r7, #28]
 800c51c:	f000 f8b4 	bl	800c688 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c520:	2301      	movs	r3, #1
 800c522:	61bb      	str	r3, [r7, #24]
 800c524:	e002      	b.n	800c52c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c526:	f04f 33ff 	mov.w	r3, #4294967295
 800c52a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c52c:	69bb      	ldr	r3, [r7, #24]
	}
 800c52e:	4618      	mov	r0, r3
 800c530:	3720      	adds	r7, #32
 800c532:	46bd      	mov	sp, r7
 800c534:	bd80      	pop	{r7, pc}
	...

0800c538 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c538:	b580      	push	{r7, lr}
 800c53a:	b088      	sub	sp, #32
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	60f8      	str	r0, [r7, #12]
 800c540:	60b9      	str	r1, [r7, #8]
 800c542:	607a      	str	r2, [r7, #4]
 800c544:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c548:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	009b      	lsls	r3, r3, #2
 800c54e:	461a      	mov	r2, r3
 800c550:	21a5      	movs	r1, #165	@ 0xa5
 800c552:	f002 f8a7 	bl	800e6a4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c558:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800c560:	3b01      	subs	r3, #1
 800c562:	009b      	lsls	r3, r3, #2
 800c564:	4413      	add	r3, r2
 800c566:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c568:	69bb      	ldr	r3, [r7, #24]
 800c56a:	f023 0307 	bic.w	r3, r3, #7
 800c56e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c570:	69bb      	ldr	r3, [r7, #24]
 800c572:	f003 0307 	and.w	r3, r3, #7
 800c576:	2b00      	cmp	r3, #0
 800c578:	d00b      	beq.n	800c592 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800c57a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c57e:	f383 8811 	msr	BASEPRI, r3
 800c582:	f3bf 8f6f 	isb	sy
 800c586:	f3bf 8f4f 	dsb	sy
 800c58a:	617b      	str	r3, [r7, #20]
}
 800c58c:	bf00      	nop
 800c58e:	bf00      	nop
 800c590:	e7fd      	b.n	800c58e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c592:	68bb      	ldr	r3, [r7, #8]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d01f      	beq.n	800c5d8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c598:	2300      	movs	r3, #0
 800c59a:	61fb      	str	r3, [r7, #28]
 800c59c:	e012      	b.n	800c5c4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c59e:	68ba      	ldr	r2, [r7, #8]
 800c5a0:	69fb      	ldr	r3, [r7, #28]
 800c5a2:	4413      	add	r3, r2
 800c5a4:	7819      	ldrb	r1, [r3, #0]
 800c5a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c5a8:	69fb      	ldr	r3, [r7, #28]
 800c5aa:	4413      	add	r3, r2
 800c5ac:	3334      	adds	r3, #52	@ 0x34
 800c5ae:	460a      	mov	r2, r1
 800c5b0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c5b2:	68ba      	ldr	r2, [r7, #8]
 800c5b4:	69fb      	ldr	r3, [r7, #28]
 800c5b6:	4413      	add	r3, r2
 800c5b8:	781b      	ldrb	r3, [r3, #0]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d006      	beq.n	800c5cc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c5be:	69fb      	ldr	r3, [r7, #28]
 800c5c0:	3301      	adds	r3, #1
 800c5c2:	61fb      	str	r3, [r7, #28]
 800c5c4:	69fb      	ldr	r3, [r7, #28]
 800c5c6:	2b0f      	cmp	r3, #15
 800c5c8:	d9e9      	bls.n	800c59e <prvInitialiseNewTask+0x66>
 800c5ca:	e000      	b.n	800c5ce <prvInitialiseNewTask+0x96>
			{
				break;
 800c5cc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c5ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5d0:	2200      	movs	r2, #0
 800c5d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c5d6:	e003      	b.n	800c5e0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c5d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5da:	2200      	movs	r2, #0
 800c5dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c5e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5e2:	2b37      	cmp	r3, #55	@ 0x37
 800c5e4:	d901      	bls.n	800c5ea <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c5e6:	2337      	movs	r3, #55	@ 0x37
 800c5e8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c5ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c5ee:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c5f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c5f4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c5f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5f8:	2200      	movs	r2, #0
 800c5fa:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c5fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5fe:	3304      	adds	r3, #4
 800c600:	4618      	mov	r0, r3
 800c602:	f7ff f965 	bl	800b8d0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c608:	3318      	adds	r3, #24
 800c60a:	4618      	mov	r0, r3
 800c60c:	f7ff f960 	bl	800b8d0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c612:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c614:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c618:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c61c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c61e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c622:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c624:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c628:	2200      	movs	r2, #0
 800c62a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c62e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c630:	2200      	movs	r2, #0
 800c632:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c638:	3354      	adds	r3, #84	@ 0x54
 800c63a:	224c      	movs	r2, #76	@ 0x4c
 800c63c:	2100      	movs	r1, #0
 800c63e:	4618      	mov	r0, r3
 800c640:	f002 f830 	bl	800e6a4 <memset>
 800c644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c646:	4a0d      	ldr	r2, [pc, #52]	@ (800c67c <prvInitialiseNewTask+0x144>)
 800c648:	659a      	str	r2, [r3, #88]	@ 0x58
 800c64a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c64c:	4a0c      	ldr	r2, [pc, #48]	@ (800c680 <prvInitialiseNewTask+0x148>)
 800c64e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c652:	4a0c      	ldr	r2, [pc, #48]	@ (800c684 <prvInitialiseNewTask+0x14c>)
 800c654:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c656:	683a      	ldr	r2, [r7, #0]
 800c658:	68f9      	ldr	r1, [r7, #12]
 800c65a:	69b8      	ldr	r0, [r7, #24]
 800c65c:	f001 f95a 	bl	800d914 <pxPortInitialiseStack>
 800c660:	4602      	mov	r2, r0
 800c662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c664:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d002      	beq.n	800c672 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c66c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c66e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c670:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c672:	bf00      	nop
 800c674:	3720      	adds	r7, #32
 800c676:	46bd      	mov	sp, r7
 800c678:	bd80      	pop	{r7, pc}
 800c67a:	bf00      	nop
 800c67c:	200034c0 	.word	0x200034c0
 800c680:	20003528 	.word	0x20003528
 800c684:	20003590 	.word	0x20003590

0800c688 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c688:	b580      	push	{r7, lr}
 800c68a:	b082      	sub	sp, #8
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c690:	f001 fa72 	bl	800db78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c694:	4b2d      	ldr	r3, [pc, #180]	@ (800c74c <prvAddNewTaskToReadyList+0xc4>)
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	3301      	adds	r3, #1
 800c69a:	4a2c      	ldr	r2, [pc, #176]	@ (800c74c <prvAddNewTaskToReadyList+0xc4>)
 800c69c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c69e:	4b2c      	ldr	r3, [pc, #176]	@ (800c750 <prvAddNewTaskToReadyList+0xc8>)
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d109      	bne.n	800c6ba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c6a6:	4a2a      	ldr	r2, [pc, #168]	@ (800c750 <prvAddNewTaskToReadyList+0xc8>)
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c6ac:	4b27      	ldr	r3, [pc, #156]	@ (800c74c <prvAddNewTaskToReadyList+0xc4>)
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	2b01      	cmp	r3, #1
 800c6b2:	d110      	bne.n	800c6d6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c6b4:	f000 fc2e 	bl	800cf14 <prvInitialiseTaskLists>
 800c6b8:	e00d      	b.n	800c6d6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c6ba:	4b26      	ldr	r3, [pc, #152]	@ (800c754 <prvAddNewTaskToReadyList+0xcc>)
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d109      	bne.n	800c6d6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c6c2:	4b23      	ldr	r3, [pc, #140]	@ (800c750 <prvAddNewTaskToReadyList+0xc8>)
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6cc:	429a      	cmp	r2, r3
 800c6ce:	d802      	bhi.n	800c6d6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c6d0:	4a1f      	ldr	r2, [pc, #124]	@ (800c750 <prvAddNewTaskToReadyList+0xc8>)
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c6d6:	4b20      	ldr	r3, [pc, #128]	@ (800c758 <prvAddNewTaskToReadyList+0xd0>)
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	3301      	adds	r3, #1
 800c6dc:	4a1e      	ldr	r2, [pc, #120]	@ (800c758 <prvAddNewTaskToReadyList+0xd0>)
 800c6de:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c6e0:	4b1d      	ldr	r3, [pc, #116]	@ (800c758 <prvAddNewTaskToReadyList+0xd0>)
 800c6e2:	681a      	ldr	r2, [r3, #0]
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6ec:	4b1b      	ldr	r3, [pc, #108]	@ (800c75c <prvAddNewTaskToReadyList+0xd4>)
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	429a      	cmp	r2, r3
 800c6f2:	d903      	bls.n	800c6fc <prvAddNewTaskToReadyList+0x74>
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6f8:	4a18      	ldr	r2, [pc, #96]	@ (800c75c <prvAddNewTaskToReadyList+0xd4>)
 800c6fa:	6013      	str	r3, [r2, #0]
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c700:	4613      	mov	r3, r2
 800c702:	009b      	lsls	r3, r3, #2
 800c704:	4413      	add	r3, r2
 800c706:	009b      	lsls	r3, r3, #2
 800c708:	4a15      	ldr	r2, [pc, #84]	@ (800c760 <prvAddNewTaskToReadyList+0xd8>)
 800c70a:	441a      	add	r2, r3
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	3304      	adds	r3, #4
 800c710:	4619      	mov	r1, r3
 800c712:	4610      	mov	r0, r2
 800c714:	f7ff f8e9 	bl	800b8ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c718:	f001 fa60 	bl	800dbdc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c71c:	4b0d      	ldr	r3, [pc, #52]	@ (800c754 <prvAddNewTaskToReadyList+0xcc>)
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d00e      	beq.n	800c742 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c724:	4b0a      	ldr	r3, [pc, #40]	@ (800c750 <prvAddNewTaskToReadyList+0xc8>)
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c72e:	429a      	cmp	r2, r3
 800c730:	d207      	bcs.n	800c742 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c732:	4b0c      	ldr	r3, [pc, #48]	@ (800c764 <prvAddNewTaskToReadyList+0xdc>)
 800c734:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c738:	601a      	str	r2, [r3, #0]
 800c73a:	f3bf 8f4f 	dsb	sy
 800c73e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c742:	bf00      	nop
 800c744:	3708      	adds	r7, #8
 800c746:	46bd      	mov	sp, r7
 800c748:	bd80      	pop	{r7, pc}
 800c74a:	bf00      	nop
 800c74c:	20001fb8 	.word	0x20001fb8
 800c750:	20001ae4 	.word	0x20001ae4
 800c754:	20001fc4 	.word	0x20001fc4
 800c758:	20001fd4 	.word	0x20001fd4
 800c75c:	20001fc0 	.word	0x20001fc0
 800c760:	20001ae8 	.word	0x20001ae8
 800c764:	e000ed04 	.word	0xe000ed04

0800c768 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c768:	b580      	push	{r7, lr}
 800c76a:	b084      	sub	sp, #16
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c770:	2300      	movs	r3, #0
 800c772:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d018      	beq.n	800c7ac <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c77a:	4b14      	ldr	r3, [pc, #80]	@ (800c7cc <vTaskDelay+0x64>)
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d00b      	beq.n	800c79a <vTaskDelay+0x32>
	__asm volatile
 800c782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c786:	f383 8811 	msr	BASEPRI, r3
 800c78a:	f3bf 8f6f 	isb	sy
 800c78e:	f3bf 8f4f 	dsb	sy
 800c792:	60bb      	str	r3, [r7, #8]
}
 800c794:	bf00      	nop
 800c796:	bf00      	nop
 800c798:	e7fd      	b.n	800c796 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c79a:	f000 f88b 	bl	800c8b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c79e:	2100      	movs	r1, #0
 800c7a0:	6878      	ldr	r0, [r7, #4]
 800c7a2:	f000 fd09 	bl	800d1b8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c7a6:	f000 f893 	bl	800c8d0 <xTaskResumeAll>
 800c7aa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d107      	bne.n	800c7c2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800c7b2:	4b07      	ldr	r3, [pc, #28]	@ (800c7d0 <vTaskDelay+0x68>)
 800c7b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c7b8:	601a      	str	r2, [r3, #0]
 800c7ba:	f3bf 8f4f 	dsb	sy
 800c7be:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c7c2:	bf00      	nop
 800c7c4:	3710      	adds	r7, #16
 800c7c6:	46bd      	mov	sp, r7
 800c7c8:	bd80      	pop	{r7, pc}
 800c7ca:	bf00      	nop
 800c7cc:	20001fe0 	.word	0x20001fe0
 800c7d0:	e000ed04 	.word	0xe000ed04

0800c7d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	b08a      	sub	sp, #40	@ 0x28
 800c7d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c7da:	2300      	movs	r3, #0
 800c7dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c7de:	2300      	movs	r3, #0
 800c7e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c7e2:	463a      	mov	r2, r7
 800c7e4:	1d39      	adds	r1, r7, #4
 800c7e6:	f107 0308 	add.w	r3, r7, #8
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	f7ff f81c 	bl	800b828 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c7f0:	6839      	ldr	r1, [r7, #0]
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	68ba      	ldr	r2, [r7, #8]
 800c7f6:	9202      	str	r2, [sp, #8]
 800c7f8:	9301      	str	r3, [sp, #4]
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	9300      	str	r3, [sp, #0]
 800c7fe:	2300      	movs	r3, #0
 800c800:	460a      	mov	r2, r1
 800c802:	4924      	ldr	r1, [pc, #144]	@ (800c894 <vTaskStartScheduler+0xc0>)
 800c804:	4824      	ldr	r0, [pc, #144]	@ (800c898 <vTaskStartScheduler+0xc4>)
 800c806:	f7ff fdf1 	bl	800c3ec <xTaskCreateStatic>
 800c80a:	4603      	mov	r3, r0
 800c80c:	4a23      	ldr	r2, [pc, #140]	@ (800c89c <vTaskStartScheduler+0xc8>)
 800c80e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c810:	4b22      	ldr	r3, [pc, #136]	@ (800c89c <vTaskStartScheduler+0xc8>)
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	2b00      	cmp	r3, #0
 800c816:	d002      	beq.n	800c81e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c818:	2301      	movs	r3, #1
 800c81a:	617b      	str	r3, [r7, #20]
 800c81c:	e001      	b.n	800c822 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c81e:	2300      	movs	r3, #0
 800c820:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c822:	697b      	ldr	r3, [r7, #20]
 800c824:	2b01      	cmp	r3, #1
 800c826:	d102      	bne.n	800c82e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c828:	f000 fd1a 	bl	800d260 <xTimerCreateTimerTask>
 800c82c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c82e:	697b      	ldr	r3, [r7, #20]
 800c830:	2b01      	cmp	r3, #1
 800c832:	d11b      	bne.n	800c86c <vTaskStartScheduler+0x98>
	__asm volatile
 800c834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c838:	f383 8811 	msr	BASEPRI, r3
 800c83c:	f3bf 8f6f 	isb	sy
 800c840:	f3bf 8f4f 	dsb	sy
 800c844:	613b      	str	r3, [r7, #16]
}
 800c846:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c848:	4b15      	ldr	r3, [pc, #84]	@ (800c8a0 <vTaskStartScheduler+0xcc>)
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	3354      	adds	r3, #84	@ 0x54
 800c84e:	4a15      	ldr	r2, [pc, #84]	@ (800c8a4 <vTaskStartScheduler+0xd0>)
 800c850:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c852:	4b15      	ldr	r3, [pc, #84]	@ (800c8a8 <vTaskStartScheduler+0xd4>)
 800c854:	f04f 32ff 	mov.w	r2, #4294967295
 800c858:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c85a:	4b14      	ldr	r3, [pc, #80]	@ (800c8ac <vTaskStartScheduler+0xd8>)
 800c85c:	2201      	movs	r2, #1
 800c85e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c860:	4b13      	ldr	r3, [pc, #76]	@ (800c8b0 <vTaskStartScheduler+0xdc>)
 800c862:	2200      	movs	r2, #0
 800c864:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c866:	f001 f8e3 	bl	800da30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c86a:	e00f      	b.n	800c88c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c86c:	697b      	ldr	r3, [r7, #20]
 800c86e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c872:	d10b      	bne.n	800c88c <vTaskStartScheduler+0xb8>
	__asm volatile
 800c874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c878:	f383 8811 	msr	BASEPRI, r3
 800c87c:	f3bf 8f6f 	isb	sy
 800c880:	f3bf 8f4f 	dsb	sy
 800c884:	60fb      	str	r3, [r7, #12]
}
 800c886:	bf00      	nop
 800c888:	bf00      	nop
 800c88a:	e7fd      	b.n	800c888 <vTaskStartScheduler+0xb4>
}
 800c88c:	bf00      	nop
 800c88e:	3718      	adds	r7, #24
 800c890:	46bd      	mov	sp, r7
 800c892:	bd80      	pop	{r7, pc}
 800c894:	08010a88 	.word	0x08010a88
 800c898:	0800cee5 	.word	0x0800cee5
 800c89c:	20001fdc 	.word	0x20001fdc
 800c8a0:	20001ae4 	.word	0x20001ae4
 800c8a4:	20000028 	.word	0x20000028
 800c8a8:	20001fd8 	.word	0x20001fd8
 800c8ac:	20001fc4 	.word	0x20001fc4
 800c8b0:	20001fbc 	.word	0x20001fbc

0800c8b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c8b4:	b480      	push	{r7}
 800c8b6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c8b8:	4b04      	ldr	r3, [pc, #16]	@ (800c8cc <vTaskSuspendAll+0x18>)
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	3301      	adds	r3, #1
 800c8be:	4a03      	ldr	r2, [pc, #12]	@ (800c8cc <vTaskSuspendAll+0x18>)
 800c8c0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c8c2:	bf00      	nop
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ca:	4770      	bx	lr
 800c8cc:	20001fe0 	.word	0x20001fe0

0800c8d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b084      	sub	sp, #16
 800c8d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c8d6:	2300      	movs	r3, #0
 800c8d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c8da:	2300      	movs	r3, #0
 800c8dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c8de:	4b42      	ldr	r3, [pc, #264]	@ (800c9e8 <xTaskResumeAll+0x118>)
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d10b      	bne.n	800c8fe <xTaskResumeAll+0x2e>
	__asm volatile
 800c8e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8ea:	f383 8811 	msr	BASEPRI, r3
 800c8ee:	f3bf 8f6f 	isb	sy
 800c8f2:	f3bf 8f4f 	dsb	sy
 800c8f6:	603b      	str	r3, [r7, #0]
}
 800c8f8:	bf00      	nop
 800c8fa:	bf00      	nop
 800c8fc:	e7fd      	b.n	800c8fa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c8fe:	f001 f93b 	bl	800db78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c902:	4b39      	ldr	r3, [pc, #228]	@ (800c9e8 <xTaskResumeAll+0x118>)
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	3b01      	subs	r3, #1
 800c908:	4a37      	ldr	r2, [pc, #220]	@ (800c9e8 <xTaskResumeAll+0x118>)
 800c90a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c90c:	4b36      	ldr	r3, [pc, #216]	@ (800c9e8 <xTaskResumeAll+0x118>)
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d162      	bne.n	800c9da <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c914:	4b35      	ldr	r3, [pc, #212]	@ (800c9ec <xTaskResumeAll+0x11c>)
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d05e      	beq.n	800c9da <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c91c:	e02f      	b.n	800c97e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c91e:	4b34      	ldr	r3, [pc, #208]	@ (800c9f0 <xTaskResumeAll+0x120>)
 800c920:	68db      	ldr	r3, [r3, #12]
 800c922:	68db      	ldr	r3, [r3, #12]
 800c924:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	3318      	adds	r3, #24
 800c92a:	4618      	mov	r0, r3
 800c92c:	f7ff f83a 	bl	800b9a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	3304      	adds	r3, #4
 800c934:	4618      	mov	r0, r3
 800c936:	f7ff f835 	bl	800b9a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c93e:	4b2d      	ldr	r3, [pc, #180]	@ (800c9f4 <xTaskResumeAll+0x124>)
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	429a      	cmp	r2, r3
 800c944:	d903      	bls.n	800c94e <xTaskResumeAll+0x7e>
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c94a:	4a2a      	ldr	r2, [pc, #168]	@ (800c9f4 <xTaskResumeAll+0x124>)
 800c94c:	6013      	str	r3, [r2, #0]
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c952:	4613      	mov	r3, r2
 800c954:	009b      	lsls	r3, r3, #2
 800c956:	4413      	add	r3, r2
 800c958:	009b      	lsls	r3, r3, #2
 800c95a:	4a27      	ldr	r2, [pc, #156]	@ (800c9f8 <xTaskResumeAll+0x128>)
 800c95c:	441a      	add	r2, r3
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	3304      	adds	r3, #4
 800c962:	4619      	mov	r1, r3
 800c964:	4610      	mov	r0, r2
 800c966:	f7fe ffc0 	bl	800b8ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c96e:	4b23      	ldr	r3, [pc, #140]	@ (800c9fc <xTaskResumeAll+0x12c>)
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c974:	429a      	cmp	r2, r3
 800c976:	d302      	bcc.n	800c97e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800c978:	4b21      	ldr	r3, [pc, #132]	@ (800ca00 <xTaskResumeAll+0x130>)
 800c97a:	2201      	movs	r2, #1
 800c97c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c97e:	4b1c      	ldr	r3, [pc, #112]	@ (800c9f0 <xTaskResumeAll+0x120>)
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d1cb      	bne.n	800c91e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d001      	beq.n	800c990 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c98c:	f000 fb66 	bl	800d05c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c990:	4b1c      	ldr	r3, [pc, #112]	@ (800ca04 <xTaskResumeAll+0x134>)
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d010      	beq.n	800c9be <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c99c:	f000 f846 	bl	800ca2c <xTaskIncrementTick>
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d002      	beq.n	800c9ac <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800c9a6:	4b16      	ldr	r3, [pc, #88]	@ (800ca00 <xTaskResumeAll+0x130>)
 800c9a8:	2201      	movs	r2, #1
 800c9aa:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	3b01      	subs	r3, #1
 800c9b0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d1f1      	bne.n	800c99c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800c9b8:	4b12      	ldr	r3, [pc, #72]	@ (800ca04 <xTaskResumeAll+0x134>)
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c9be:	4b10      	ldr	r3, [pc, #64]	@ (800ca00 <xTaskResumeAll+0x130>)
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d009      	beq.n	800c9da <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c9c6:	2301      	movs	r3, #1
 800c9c8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c9ca:	4b0f      	ldr	r3, [pc, #60]	@ (800ca08 <xTaskResumeAll+0x138>)
 800c9cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c9d0:	601a      	str	r2, [r3, #0]
 800c9d2:	f3bf 8f4f 	dsb	sy
 800c9d6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c9da:	f001 f8ff 	bl	800dbdc <vPortExitCritical>

	return xAlreadyYielded;
 800c9de:	68bb      	ldr	r3, [r7, #8]
}
 800c9e0:	4618      	mov	r0, r3
 800c9e2:	3710      	adds	r7, #16
 800c9e4:	46bd      	mov	sp, r7
 800c9e6:	bd80      	pop	{r7, pc}
 800c9e8:	20001fe0 	.word	0x20001fe0
 800c9ec:	20001fb8 	.word	0x20001fb8
 800c9f0:	20001f78 	.word	0x20001f78
 800c9f4:	20001fc0 	.word	0x20001fc0
 800c9f8:	20001ae8 	.word	0x20001ae8
 800c9fc:	20001ae4 	.word	0x20001ae4
 800ca00:	20001fcc 	.word	0x20001fcc
 800ca04:	20001fc8 	.word	0x20001fc8
 800ca08:	e000ed04 	.word	0xe000ed04

0800ca0c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ca0c:	b480      	push	{r7}
 800ca0e:	b083      	sub	sp, #12
 800ca10:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ca12:	4b05      	ldr	r3, [pc, #20]	@ (800ca28 <xTaskGetTickCount+0x1c>)
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ca18:	687b      	ldr	r3, [r7, #4]
}
 800ca1a:	4618      	mov	r0, r3
 800ca1c:	370c      	adds	r7, #12
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca24:	4770      	bx	lr
 800ca26:	bf00      	nop
 800ca28:	20001fbc 	.word	0x20001fbc

0800ca2c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ca2c:	b580      	push	{r7, lr}
 800ca2e:	b086      	sub	sp, #24
 800ca30:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ca32:	2300      	movs	r3, #0
 800ca34:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ca36:	4b4f      	ldr	r3, [pc, #316]	@ (800cb74 <xTaskIncrementTick+0x148>)
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	f040 8090 	bne.w	800cb60 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ca40:	4b4d      	ldr	r3, [pc, #308]	@ (800cb78 <xTaskIncrementTick+0x14c>)
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	3301      	adds	r3, #1
 800ca46:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ca48:	4a4b      	ldr	r2, [pc, #300]	@ (800cb78 <xTaskIncrementTick+0x14c>)
 800ca4a:	693b      	ldr	r3, [r7, #16]
 800ca4c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ca4e:	693b      	ldr	r3, [r7, #16]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d121      	bne.n	800ca98 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800ca54:	4b49      	ldr	r3, [pc, #292]	@ (800cb7c <xTaskIncrementTick+0x150>)
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d00b      	beq.n	800ca76 <xTaskIncrementTick+0x4a>
	__asm volatile
 800ca5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca62:	f383 8811 	msr	BASEPRI, r3
 800ca66:	f3bf 8f6f 	isb	sy
 800ca6a:	f3bf 8f4f 	dsb	sy
 800ca6e:	603b      	str	r3, [r7, #0]
}
 800ca70:	bf00      	nop
 800ca72:	bf00      	nop
 800ca74:	e7fd      	b.n	800ca72 <xTaskIncrementTick+0x46>
 800ca76:	4b41      	ldr	r3, [pc, #260]	@ (800cb7c <xTaskIncrementTick+0x150>)
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	60fb      	str	r3, [r7, #12]
 800ca7c:	4b40      	ldr	r3, [pc, #256]	@ (800cb80 <xTaskIncrementTick+0x154>)
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	4a3e      	ldr	r2, [pc, #248]	@ (800cb7c <xTaskIncrementTick+0x150>)
 800ca82:	6013      	str	r3, [r2, #0]
 800ca84:	4a3e      	ldr	r2, [pc, #248]	@ (800cb80 <xTaskIncrementTick+0x154>)
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	6013      	str	r3, [r2, #0]
 800ca8a:	4b3e      	ldr	r3, [pc, #248]	@ (800cb84 <xTaskIncrementTick+0x158>)
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	3301      	adds	r3, #1
 800ca90:	4a3c      	ldr	r2, [pc, #240]	@ (800cb84 <xTaskIncrementTick+0x158>)
 800ca92:	6013      	str	r3, [r2, #0]
 800ca94:	f000 fae2 	bl	800d05c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ca98:	4b3b      	ldr	r3, [pc, #236]	@ (800cb88 <xTaskIncrementTick+0x15c>)
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	693a      	ldr	r2, [r7, #16]
 800ca9e:	429a      	cmp	r2, r3
 800caa0:	d349      	bcc.n	800cb36 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800caa2:	4b36      	ldr	r3, [pc, #216]	@ (800cb7c <xTaskIncrementTick+0x150>)
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d104      	bne.n	800cab6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800caac:	4b36      	ldr	r3, [pc, #216]	@ (800cb88 <xTaskIncrementTick+0x15c>)
 800caae:	f04f 32ff 	mov.w	r2, #4294967295
 800cab2:	601a      	str	r2, [r3, #0]
					break;
 800cab4:	e03f      	b.n	800cb36 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cab6:	4b31      	ldr	r3, [pc, #196]	@ (800cb7c <xTaskIncrementTick+0x150>)
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	68db      	ldr	r3, [r3, #12]
 800cabc:	68db      	ldr	r3, [r3, #12]
 800cabe:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cac0:	68bb      	ldr	r3, [r7, #8]
 800cac2:	685b      	ldr	r3, [r3, #4]
 800cac4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cac6:	693a      	ldr	r2, [r7, #16]
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	429a      	cmp	r2, r3
 800cacc:	d203      	bcs.n	800cad6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800cace:	4a2e      	ldr	r2, [pc, #184]	@ (800cb88 <xTaskIncrementTick+0x15c>)
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800cad4:	e02f      	b.n	800cb36 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cad6:	68bb      	ldr	r3, [r7, #8]
 800cad8:	3304      	adds	r3, #4
 800cada:	4618      	mov	r0, r3
 800cadc:	f7fe ff62 	bl	800b9a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d004      	beq.n	800caf2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cae8:	68bb      	ldr	r3, [r7, #8]
 800caea:	3318      	adds	r3, #24
 800caec:	4618      	mov	r0, r3
 800caee:	f7fe ff59 	bl	800b9a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800caf2:	68bb      	ldr	r3, [r7, #8]
 800caf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800caf6:	4b25      	ldr	r3, [pc, #148]	@ (800cb8c <xTaskIncrementTick+0x160>)
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	429a      	cmp	r2, r3
 800cafc:	d903      	bls.n	800cb06 <xTaskIncrementTick+0xda>
 800cafe:	68bb      	ldr	r3, [r7, #8]
 800cb00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb02:	4a22      	ldr	r2, [pc, #136]	@ (800cb8c <xTaskIncrementTick+0x160>)
 800cb04:	6013      	str	r3, [r2, #0]
 800cb06:	68bb      	ldr	r3, [r7, #8]
 800cb08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb0a:	4613      	mov	r3, r2
 800cb0c:	009b      	lsls	r3, r3, #2
 800cb0e:	4413      	add	r3, r2
 800cb10:	009b      	lsls	r3, r3, #2
 800cb12:	4a1f      	ldr	r2, [pc, #124]	@ (800cb90 <xTaskIncrementTick+0x164>)
 800cb14:	441a      	add	r2, r3
 800cb16:	68bb      	ldr	r3, [r7, #8]
 800cb18:	3304      	adds	r3, #4
 800cb1a:	4619      	mov	r1, r3
 800cb1c:	4610      	mov	r0, r2
 800cb1e:	f7fe fee4 	bl	800b8ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cb22:	68bb      	ldr	r3, [r7, #8]
 800cb24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb26:	4b1b      	ldr	r3, [pc, #108]	@ (800cb94 <xTaskIncrementTick+0x168>)
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb2c:	429a      	cmp	r2, r3
 800cb2e:	d3b8      	bcc.n	800caa2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800cb30:	2301      	movs	r3, #1
 800cb32:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cb34:	e7b5      	b.n	800caa2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cb36:	4b17      	ldr	r3, [pc, #92]	@ (800cb94 <xTaskIncrementTick+0x168>)
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb3c:	4914      	ldr	r1, [pc, #80]	@ (800cb90 <xTaskIncrementTick+0x164>)
 800cb3e:	4613      	mov	r3, r2
 800cb40:	009b      	lsls	r3, r3, #2
 800cb42:	4413      	add	r3, r2
 800cb44:	009b      	lsls	r3, r3, #2
 800cb46:	440b      	add	r3, r1
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	2b01      	cmp	r3, #1
 800cb4c:	d901      	bls.n	800cb52 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800cb4e:	2301      	movs	r3, #1
 800cb50:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800cb52:	4b11      	ldr	r3, [pc, #68]	@ (800cb98 <xTaskIncrementTick+0x16c>)
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d007      	beq.n	800cb6a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800cb5a:	2301      	movs	r3, #1
 800cb5c:	617b      	str	r3, [r7, #20]
 800cb5e:	e004      	b.n	800cb6a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800cb60:	4b0e      	ldr	r3, [pc, #56]	@ (800cb9c <xTaskIncrementTick+0x170>)
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	3301      	adds	r3, #1
 800cb66:	4a0d      	ldr	r2, [pc, #52]	@ (800cb9c <xTaskIncrementTick+0x170>)
 800cb68:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800cb6a:	697b      	ldr	r3, [r7, #20]
}
 800cb6c:	4618      	mov	r0, r3
 800cb6e:	3718      	adds	r7, #24
 800cb70:	46bd      	mov	sp, r7
 800cb72:	bd80      	pop	{r7, pc}
 800cb74:	20001fe0 	.word	0x20001fe0
 800cb78:	20001fbc 	.word	0x20001fbc
 800cb7c:	20001f70 	.word	0x20001f70
 800cb80:	20001f74 	.word	0x20001f74
 800cb84:	20001fd0 	.word	0x20001fd0
 800cb88:	20001fd8 	.word	0x20001fd8
 800cb8c:	20001fc0 	.word	0x20001fc0
 800cb90:	20001ae8 	.word	0x20001ae8
 800cb94:	20001ae4 	.word	0x20001ae4
 800cb98:	20001fcc 	.word	0x20001fcc
 800cb9c:	20001fc8 	.word	0x20001fc8

0800cba0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cba0:	b480      	push	{r7}
 800cba2:	b085      	sub	sp, #20
 800cba4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cba6:	4b2b      	ldr	r3, [pc, #172]	@ (800cc54 <vTaskSwitchContext+0xb4>)
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d003      	beq.n	800cbb6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cbae:	4b2a      	ldr	r3, [pc, #168]	@ (800cc58 <vTaskSwitchContext+0xb8>)
 800cbb0:	2201      	movs	r2, #1
 800cbb2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cbb4:	e047      	b.n	800cc46 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800cbb6:	4b28      	ldr	r3, [pc, #160]	@ (800cc58 <vTaskSwitchContext+0xb8>)
 800cbb8:	2200      	movs	r2, #0
 800cbba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbbc:	4b27      	ldr	r3, [pc, #156]	@ (800cc5c <vTaskSwitchContext+0xbc>)
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	60fb      	str	r3, [r7, #12]
 800cbc2:	e011      	b.n	800cbe8 <vTaskSwitchContext+0x48>
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d10b      	bne.n	800cbe2 <vTaskSwitchContext+0x42>
	__asm volatile
 800cbca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbce:	f383 8811 	msr	BASEPRI, r3
 800cbd2:	f3bf 8f6f 	isb	sy
 800cbd6:	f3bf 8f4f 	dsb	sy
 800cbda:	607b      	str	r3, [r7, #4]
}
 800cbdc:	bf00      	nop
 800cbde:	bf00      	nop
 800cbe0:	e7fd      	b.n	800cbde <vTaskSwitchContext+0x3e>
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	3b01      	subs	r3, #1
 800cbe6:	60fb      	str	r3, [r7, #12]
 800cbe8:	491d      	ldr	r1, [pc, #116]	@ (800cc60 <vTaskSwitchContext+0xc0>)
 800cbea:	68fa      	ldr	r2, [r7, #12]
 800cbec:	4613      	mov	r3, r2
 800cbee:	009b      	lsls	r3, r3, #2
 800cbf0:	4413      	add	r3, r2
 800cbf2:	009b      	lsls	r3, r3, #2
 800cbf4:	440b      	add	r3, r1
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d0e3      	beq.n	800cbc4 <vTaskSwitchContext+0x24>
 800cbfc:	68fa      	ldr	r2, [r7, #12]
 800cbfe:	4613      	mov	r3, r2
 800cc00:	009b      	lsls	r3, r3, #2
 800cc02:	4413      	add	r3, r2
 800cc04:	009b      	lsls	r3, r3, #2
 800cc06:	4a16      	ldr	r2, [pc, #88]	@ (800cc60 <vTaskSwitchContext+0xc0>)
 800cc08:	4413      	add	r3, r2
 800cc0a:	60bb      	str	r3, [r7, #8]
 800cc0c:	68bb      	ldr	r3, [r7, #8]
 800cc0e:	685b      	ldr	r3, [r3, #4]
 800cc10:	685a      	ldr	r2, [r3, #4]
 800cc12:	68bb      	ldr	r3, [r7, #8]
 800cc14:	605a      	str	r2, [r3, #4]
 800cc16:	68bb      	ldr	r3, [r7, #8]
 800cc18:	685a      	ldr	r2, [r3, #4]
 800cc1a:	68bb      	ldr	r3, [r7, #8]
 800cc1c:	3308      	adds	r3, #8
 800cc1e:	429a      	cmp	r2, r3
 800cc20:	d104      	bne.n	800cc2c <vTaskSwitchContext+0x8c>
 800cc22:	68bb      	ldr	r3, [r7, #8]
 800cc24:	685b      	ldr	r3, [r3, #4]
 800cc26:	685a      	ldr	r2, [r3, #4]
 800cc28:	68bb      	ldr	r3, [r7, #8]
 800cc2a:	605a      	str	r2, [r3, #4]
 800cc2c:	68bb      	ldr	r3, [r7, #8]
 800cc2e:	685b      	ldr	r3, [r3, #4]
 800cc30:	68db      	ldr	r3, [r3, #12]
 800cc32:	4a0c      	ldr	r2, [pc, #48]	@ (800cc64 <vTaskSwitchContext+0xc4>)
 800cc34:	6013      	str	r3, [r2, #0]
 800cc36:	4a09      	ldr	r2, [pc, #36]	@ (800cc5c <vTaskSwitchContext+0xbc>)
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cc3c:	4b09      	ldr	r3, [pc, #36]	@ (800cc64 <vTaskSwitchContext+0xc4>)
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	3354      	adds	r3, #84	@ 0x54
 800cc42:	4a09      	ldr	r2, [pc, #36]	@ (800cc68 <vTaskSwitchContext+0xc8>)
 800cc44:	6013      	str	r3, [r2, #0]
}
 800cc46:	bf00      	nop
 800cc48:	3714      	adds	r7, #20
 800cc4a:	46bd      	mov	sp, r7
 800cc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc50:	4770      	bx	lr
 800cc52:	bf00      	nop
 800cc54:	20001fe0 	.word	0x20001fe0
 800cc58:	20001fcc 	.word	0x20001fcc
 800cc5c:	20001fc0 	.word	0x20001fc0
 800cc60:	20001ae8 	.word	0x20001ae8
 800cc64:	20001ae4 	.word	0x20001ae4
 800cc68:	20000028 	.word	0x20000028

0800cc6c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cc6c:	b580      	push	{r7, lr}
 800cc6e:	b084      	sub	sp, #16
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	6078      	str	r0, [r7, #4]
 800cc74:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d10b      	bne.n	800cc94 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800cc7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc80:	f383 8811 	msr	BASEPRI, r3
 800cc84:	f3bf 8f6f 	isb	sy
 800cc88:	f3bf 8f4f 	dsb	sy
 800cc8c:	60fb      	str	r3, [r7, #12]
}
 800cc8e:	bf00      	nop
 800cc90:	bf00      	nop
 800cc92:	e7fd      	b.n	800cc90 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cc94:	4b07      	ldr	r3, [pc, #28]	@ (800ccb4 <vTaskPlaceOnEventList+0x48>)
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	3318      	adds	r3, #24
 800cc9a:	4619      	mov	r1, r3
 800cc9c:	6878      	ldr	r0, [r7, #4]
 800cc9e:	f7fe fe48 	bl	800b932 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cca2:	2101      	movs	r1, #1
 800cca4:	6838      	ldr	r0, [r7, #0]
 800cca6:	f000 fa87 	bl	800d1b8 <prvAddCurrentTaskToDelayedList>
}
 800ccaa:	bf00      	nop
 800ccac:	3710      	adds	r7, #16
 800ccae:	46bd      	mov	sp, r7
 800ccb0:	bd80      	pop	{r7, pc}
 800ccb2:	bf00      	nop
 800ccb4:	20001ae4 	.word	0x20001ae4

0800ccb8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ccb8:	b580      	push	{r7, lr}
 800ccba:	b086      	sub	sp, #24
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	60f8      	str	r0, [r7, #12]
 800ccc0:	60b9      	str	r1, [r7, #8]
 800ccc2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d10b      	bne.n	800cce2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800ccca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccce:	f383 8811 	msr	BASEPRI, r3
 800ccd2:	f3bf 8f6f 	isb	sy
 800ccd6:	f3bf 8f4f 	dsb	sy
 800ccda:	617b      	str	r3, [r7, #20]
}
 800ccdc:	bf00      	nop
 800ccde:	bf00      	nop
 800cce0:	e7fd      	b.n	800ccde <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cce2:	4b0a      	ldr	r3, [pc, #40]	@ (800cd0c <vTaskPlaceOnEventListRestricted+0x54>)
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	3318      	adds	r3, #24
 800cce8:	4619      	mov	r1, r3
 800ccea:	68f8      	ldr	r0, [r7, #12]
 800ccec:	f7fe fdfd 	bl	800b8ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d002      	beq.n	800ccfc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800ccf6:	f04f 33ff 	mov.w	r3, #4294967295
 800ccfa:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ccfc:	6879      	ldr	r1, [r7, #4]
 800ccfe:	68b8      	ldr	r0, [r7, #8]
 800cd00:	f000 fa5a 	bl	800d1b8 <prvAddCurrentTaskToDelayedList>
	}
 800cd04:	bf00      	nop
 800cd06:	3718      	adds	r7, #24
 800cd08:	46bd      	mov	sp, r7
 800cd0a:	bd80      	pop	{r7, pc}
 800cd0c:	20001ae4 	.word	0x20001ae4

0800cd10 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cd10:	b580      	push	{r7, lr}
 800cd12:	b086      	sub	sp, #24
 800cd14:	af00      	add	r7, sp, #0
 800cd16:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	68db      	ldr	r3, [r3, #12]
 800cd1c:	68db      	ldr	r3, [r3, #12]
 800cd1e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800cd20:	693b      	ldr	r3, [r7, #16]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d10b      	bne.n	800cd3e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800cd26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd2a:	f383 8811 	msr	BASEPRI, r3
 800cd2e:	f3bf 8f6f 	isb	sy
 800cd32:	f3bf 8f4f 	dsb	sy
 800cd36:	60fb      	str	r3, [r7, #12]
}
 800cd38:	bf00      	nop
 800cd3a:	bf00      	nop
 800cd3c:	e7fd      	b.n	800cd3a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800cd3e:	693b      	ldr	r3, [r7, #16]
 800cd40:	3318      	adds	r3, #24
 800cd42:	4618      	mov	r0, r3
 800cd44:	f7fe fe2e 	bl	800b9a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cd48:	4b1d      	ldr	r3, [pc, #116]	@ (800cdc0 <xTaskRemoveFromEventList+0xb0>)
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d11d      	bne.n	800cd8c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cd50:	693b      	ldr	r3, [r7, #16]
 800cd52:	3304      	adds	r3, #4
 800cd54:	4618      	mov	r0, r3
 800cd56:	f7fe fe25 	bl	800b9a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800cd5a:	693b      	ldr	r3, [r7, #16]
 800cd5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd5e:	4b19      	ldr	r3, [pc, #100]	@ (800cdc4 <xTaskRemoveFromEventList+0xb4>)
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	429a      	cmp	r2, r3
 800cd64:	d903      	bls.n	800cd6e <xTaskRemoveFromEventList+0x5e>
 800cd66:	693b      	ldr	r3, [r7, #16]
 800cd68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd6a:	4a16      	ldr	r2, [pc, #88]	@ (800cdc4 <xTaskRemoveFromEventList+0xb4>)
 800cd6c:	6013      	str	r3, [r2, #0]
 800cd6e:	693b      	ldr	r3, [r7, #16]
 800cd70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd72:	4613      	mov	r3, r2
 800cd74:	009b      	lsls	r3, r3, #2
 800cd76:	4413      	add	r3, r2
 800cd78:	009b      	lsls	r3, r3, #2
 800cd7a:	4a13      	ldr	r2, [pc, #76]	@ (800cdc8 <xTaskRemoveFromEventList+0xb8>)
 800cd7c:	441a      	add	r2, r3
 800cd7e:	693b      	ldr	r3, [r7, #16]
 800cd80:	3304      	adds	r3, #4
 800cd82:	4619      	mov	r1, r3
 800cd84:	4610      	mov	r0, r2
 800cd86:	f7fe fdb0 	bl	800b8ea <vListInsertEnd>
 800cd8a:	e005      	b.n	800cd98 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cd8c:	693b      	ldr	r3, [r7, #16]
 800cd8e:	3318      	adds	r3, #24
 800cd90:	4619      	mov	r1, r3
 800cd92:	480e      	ldr	r0, [pc, #56]	@ (800cdcc <xTaskRemoveFromEventList+0xbc>)
 800cd94:	f7fe fda9 	bl	800b8ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cd98:	693b      	ldr	r3, [r7, #16]
 800cd9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd9c:	4b0c      	ldr	r3, [pc, #48]	@ (800cdd0 <xTaskRemoveFromEventList+0xc0>)
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cda2:	429a      	cmp	r2, r3
 800cda4:	d905      	bls.n	800cdb2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cda6:	2301      	movs	r3, #1
 800cda8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cdaa:	4b0a      	ldr	r3, [pc, #40]	@ (800cdd4 <xTaskRemoveFromEventList+0xc4>)
 800cdac:	2201      	movs	r2, #1
 800cdae:	601a      	str	r2, [r3, #0]
 800cdb0:	e001      	b.n	800cdb6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800cdb6:	697b      	ldr	r3, [r7, #20]
}
 800cdb8:	4618      	mov	r0, r3
 800cdba:	3718      	adds	r7, #24
 800cdbc:	46bd      	mov	sp, r7
 800cdbe:	bd80      	pop	{r7, pc}
 800cdc0:	20001fe0 	.word	0x20001fe0
 800cdc4:	20001fc0 	.word	0x20001fc0
 800cdc8:	20001ae8 	.word	0x20001ae8
 800cdcc:	20001f78 	.word	0x20001f78
 800cdd0:	20001ae4 	.word	0x20001ae4
 800cdd4:	20001fcc 	.word	0x20001fcc

0800cdd8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cdd8:	b480      	push	{r7}
 800cdda:	b083      	sub	sp, #12
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cde0:	4b06      	ldr	r3, [pc, #24]	@ (800cdfc <vTaskInternalSetTimeOutState+0x24>)
 800cde2:	681a      	ldr	r2, [r3, #0]
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cde8:	4b05      	ldr	r3, [pc, #20]	@ (800ce00 <vTaskInternalSetTimeOutState+0x28>)
 800cdea:	681a      	ldr	r2, [r3, #0]
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	605a      	str	r2, [r3, #4]
}
 800cdf0:	bf00      	nop
 800cdf2:	370c      	adds	r7, #12
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdfa:	4770      	bx	lr
 800cdfc:	20001fd0 	.word	0x20001fd0
 800ce00:	20001fbc 	.word	0x20001fbc

0800ce04 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ce04:	b580      	push	{r7, lr}
 800ce06:	b088      	sub	sp, #32
 800ce08:	af00      	add	r7, sp, #0
 800ce0a:	6078      	str	r0, [r7, #4]
 800ce0c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d10b      	bne.n	800ce2c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800ce14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce18:	f383 8811 	msr	BASEPRI, r3
 800ce1c:	f3bf 8f6f 	isb	sy
 800ce20:	f3bf 8f4f 	dsb	sy
 800ce24:	613b      	str	r3, [r7, #16]
}
 800ce26:	bf00      	nop
 800ce28:	bf00      	nop
 800ce2a:	e7fd      	b.n	800ce28 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ce2c:	683b      	ldr	r3, [r7, #0]
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d10b      	bne.n	800ce4a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ce32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce36:	f383 8811 	msr	BASEPRI, r3
 800ce3a:	f3bf 8f6f 	isb	sy
 800ce3e:	f3bf 8f4f 	dsb	sy
 800ce42:	60fb      	str	r3, [r7, #12]
}
 800ce44:	bf00      	nop
 800ce46:	bf00      	nop
 800ce48:	e7fd      	b.n	800ce46 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800ce4a:	f000 fe95 	bl	800db78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ce4e:	4b1d      	ldr	r3, [pc, #116]	@ (800cec4 <xTaskCheckForTimeOut+0xc0>)
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	685b      	ldr	r3, [r3, #4]
 800ce58:	69ba      	ldr	r2, [r7, #24]
 800ce5a:	1ad3      	subs	r3, r2, r3
 800ce5c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ce5e:	683b      	ldr	r3, [r7, #0]
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce66:	d102      	bne.n	800ce6e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ce68:	2300      	movs	r3, #0
 800ce6a:	61fb      	str	r3, [r7, #28]
 800ce6c:	e023      	b.n	800ceb6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	681a      	ldr	r2, [r3, #0]
 800ce72:	4b15      	ldr	r3, [pc, #84]	@ (800cec8 <xTaskCheckForTimeOut+0xc4>)
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	429a      	cmp	r2, r3
 800ce78:	d007      	beq.n	800ce8a <xTaskCheckForTimeOut+0x86>
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	685b      	ldr	r3, [r3, #4]
 800ce7e:	69ba      	ldr	r2, [r7, #24]
 800ce80:	429a      	cmp	r2, r3
 800ce82:	d302      	bcc.n	800ce8a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ce84:	2301      	movs	r3, #1
 800ce86:	61fb      	str	r3, [r7, #28]
 800ce88:	e015      	b.n	800ceb6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ce8a:	683b      	ldr	r3, [r7, #0]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	697a      	ldr	r2, [r7, #20]
 800ce90:	429a      	cmp	r2, r3
 800ce92:	d20b      	bcs.n	800ceac <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ce94:	683b      	ldr	r3, [r7, #0]
 800ce96:	681a      	ldr	r2, [r3, #0]
 800ce98:	697b      	ldr	r3, [r7, #20]
 800ce9a:	1ad2      	subs	r2, r2, r3
 800ce9c:	683b      	ldr	r3, [r7, #0]
 800ce9e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800cea0:	6878      	ldr	r0, [r7, #4]
 800cea2:	f7ff ff99 	bl	800cdd8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800cea6:	2300      	movs	r3, #0
 800cea8:	61fb      	str	r3, [r7, #28]
 800ceaa:	e004      	b.n	800ceb6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ceac:	683b      	ldr	r3, [r7, #0]
 800ceae:	2200      	movs	r2, #0
 800ceb0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ceb2:	2301      	movs	r3, #1
 800ceb4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ceb6:	f000 fe91 	bl	800dbdc <vPortExitCritical>

	return xReturn;
 800ceba:	69fb      	ldr	r3, [r7, #28]
}
 800cebc:	4618      	mov	r0, r3
 800cebe:	3720      	adds	r7, #32
 800cec0:	46bd      	mov	sp, r7
 800cec2:	bd80      	pop	{r7, pc}
 800cec4:	20001fbc 	.word	0x20001fbc
 800cec8:	20001fd0 	.word	0x20001fd0

0800cecc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800cecc:	b480      	push	{r7}
 800cece:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ced0:	4b03      	ldr	r3, [pc, #12]	@ (800cee0 <vTaskMissedYield+0x14>)
 800ced2:	2201      	movs	r2, #1
 800ced4:	601a      	str	r2, [r3, #0]
}
 800ced6:	bf00      	nop
 800ced8:	46bd      	mov	sp, r7
 800ceda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cede:	4770      	bx	lr
 800cee0:	20001fcc 	.word	0x20001fcc

0800cee4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800cee4:	b580      	push	{r7, lr}
 800cee6:	b082      	sub	sp, #8
 800cee8:	af00      	add	r7, sp, #0
 800ceea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ceec:	f000 f852 	bl	800cf94 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800cef0:	4b06      	ldr	r3, [pc, #24]	@ (800cf0c <prvIdleTask+0x28>)
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	2b01      	cmp	r3, #1
 800cef6:	d9f9      	bls.n	800ceec <prvIdleTask+0x8>
			{
				taskYIELD();
 800cef8:	4b05      	ldr	r3, [pc, #20]	@ (800cf10 <prvIdleTask+0x2c>)
 800cefa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cefe:	601a      	str	r2, [r3, #0]
 800cf00:	f3bf 8f4f 	dsb	sy
 800cf04:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800cf08:	e7f0      	b.n	800ceec <prvIdleTask+0x8>
 800cf0a:	bf00      	nop
 800cf0c:	20001ae8 	.word	0x20001ae8
 800cf10:	e000ed04 	.word	0xe000ed04

0800cf14 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cf14:	b580      	push	{r7, lr}
 800cf16:	b082      	sub	sp, #8
 800cf18:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cf1a:	2300      	movs	r3, #0
 800cf1c:	607b      	str	r3, [r7, #4]
 800cf1e:	e00c      	b.n	800cf3a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cf20:	687a      	ldr	r2, [r7, #4]
 800cf22:	4613      	mov	r3, r2
 800cf24:	009b      	lsls	r3, r3, #2
 800cf26:	4413      	add	r3, r2
 800cf28:	009b      	lsls	r3, r3, #2
 800cf2a:	4a12      	ldr	r2, [pc, #72]	@ (800cf74 <prvInitialiseTaskLists+0x60>)
 800cf2c:	4413      	add	r3, r2
 800cf2e:	4618      	mov	r0, r3
 800cf30:	f7fe fcae 	bl	800b890 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	3301      	adds	r3, #1
 800cf38:	607b      	str	r3, [r7, #4]
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	2b37      	cmp	r3, #55	@ 0x37
 800cf3e:	d9ef      	bls.n	800cf20 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cf40:	480d      	ldr	r0, [pc, #52]	@ (800cf78 <prvInitialiseTaskLists+0x64>)
 800cf42:	f7fe fca5 	bl	800b890 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cf46:	480d      	ldr	r0, [pc, #52]	@ (800cf7c <prvInitialiseTaskLists+0x68>)
 800cf48:	f7fe fca2 	bl	800b890 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cf4c:	480c      	ldr	r0, [pc, #48]	@ (800cf80 <prvInitialiseTaskLists+0x6c>)
 800cf4e:	f7fe fc9f 	bl	800b890 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cf52:	480c      	ldr	r0, [pc, #48]	@ (800cf84 <prvInitialiseTaskLists+0x70>)
 800cf54:	f7fe fc9c 	bl	800b890 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800cf58:	480b      	ldr	r0, [pc, #44]	@ (800cf88 <prvInitialiseTaskLists+0x74>)
 800cf5a:	f7fe fc99 	bl	800b890 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cf5e:	4b0b      	ldr	r3, [pc, #44]	@ (800cf8c <prvInitialiseTaskLists+0x78>)
 800cf60:	4a05      	ldr	r2, [pc, #20]	@ (800cf78 <prvInitialiseTaskLists+0x64>)
 800cf62:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cf64:	4b0a      	ldr	r3, [pc, #40]	@ (800cf90 <prvInitialiseTaskLists+0x7c>)
 800cf66:	4a05      	ldr	r2, [pc, #20]	@ (800cf7c <prvInitialiseTaskLists+0x68>)
 800cf68:	601a      	str	r2, [r3, #0]
}
 800cf6a:	bf00      	nop
 800cf6c:	3708      	adds	r7, #8
 800cf6e:	46bd      	mov	sp, r7
 800cf70:	bd80      	pop	{r7, pc}
 800cf72:	bf00      	nop
 800cf74:	20001ae8 	.word	0x20001ae8
 800cf78:	20001f48 	.word	0x20001f48
 800cf7c:	20001f5c 	.word	0x20001f5c
 800cf80:	20001f78 	.word	0x20001f78
 800cf84:	20001f8c 	.word	0x20001f8c
 800cf88:	20001fa4 	.word	0x20001fa4
 800cf8c:	20001f70 	.word	0x20001f70
 800cf90:	20001f74 	.word	0x20001f74

0800cf94 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b082      	sub	sp, #8
 800cf98:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cf9a:	e019      	b.n	800cfd0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cf9c:	f000 fdec 	bl	800db78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cfa0:	4b10      	ldr	r3, [pc, #64]	@ (800cfe4 <prvCheckTasksWaitingTermination+0x50>)
 800cfa2:	68db      	ldr	r3, [r3, #12]
 800cfa4:	68db      	ldr	r3, [r3, #12]
 800cfa6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	3304      	adds	r3, #4
 800cfac:	4618      	mov	r0, r3
 800cfae:	f7fe fcf9 	bl	800b9a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cfb2:	4b0d      	ldr	r3, [pc, #52]	@ (800cfe8 <prvCheckTasksWaitingTermination+0x54>)
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	3b01      	subs	r3, #1
 800cfb8:	4a0b      	ldr	r2, [pc, #44]	@ (800cfe8 <prvCheckTasksWaitingTermination+0x54>)
 800cfba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cfbc:	4b0b      	ldr	r3, [pc, #44]	@ (800cfec <prvCheckTasksWaitingTermination+0x58>)
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	3b01      	subs	r3, #1
 800cfc2:	4a0a      	ldr	r2, [pc, #40]	@ (800cfec <prvCheckTasksWaitingTermination+0x58>)
 800cfc4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cfc6:	f000 fe09 	bl	800dbdc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cfca:	6878      	ldr	r0, [r7, #4]
 800cfcc:	f000 f810 	bl	800cff0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cfd0:	4b06      	ldr	r3, [pc, #24]	@ (800cfec <prvCheckTasksWaitingTermination+0x58>)
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d1e1      	bne.n	800cf9c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cfd8:	bf00      	nop
 800cfda:	bf00      	nop
 800cfdc:	3708      	adds	r7, #8
 800cfde:	46bd      	mov	sp, r7
 800cfe0:	bd80      	pop	{r7, pc}
 800cfe2:	bf00      	nop
 800cfe4:	20001f8c 	.word	0x20001f8c
 800cfe8:	20001fb8 	.word	0x20001fb8
 800cfec:	20001fa0 	.word	0x20001fa0

0800cff0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b084      	sub	sp, #16
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	3354      	adds	r3, #84	@ 0x54
 800cffc:	4618      	mov	r0, r3
 800cffe:	f001 fbef 	bl	800e7e0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d108      	bne.n	800d01e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d010:	4618      	mov	r0, r3
 800d012:	f000 ffa1 	bl	800df58 <vPortFree>
				vPortFree( pxTCB );
 800d016:	6878      	ldr	r0, [r7, #4]
 800d018:	f000 ff9e 	bl	800df58 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d01c:	e019      	b.n	800d052 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d024:	2b01      	cmp	r3, #1
 800d026:	d103      	bne.n	800d030 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d028:	6878      	ldr	r0, [r7, #4]
 800d02a:	f000 ff95 	bl	800df58 <vPortFree>
	}
 800d02e:	e010      	b.n	800d052 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d036:	2b02      	cmp	r3, #2
 800d038:	d00b      	beq.n	800d052 <prvDeleteTCB+0x62>
	__asm volatile
 800d03a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d03e:	f383 8811 	msr	BASEPRI, r3
 800d042:	f3bf 8f6f 	isb	sy
 800d046:	f3bf 8f4f 	dsb	sy
 800d04a:	60fb      	str	r3, [r7, #12]
}
 800d04c:	bf00      	nop
 800d04e:	bf00      	nop
 800d050:	e7fd      	b.n	800d04e <prvDeleteTCB+0x5e>
	}
 800d052:	bf00      	nop
 800d054:	3710      	adds	r7, #16
 800d056:	46bd      	mov	sp, r7
 800d058:	bd80      	pop	{r7, pc}
	...

0800d05c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d05c:	b480      	push	{r7}
 800d05e:	b083      	sub	sp, #12
 800d060:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d062:	4b0c      	ldr	r3, [pc, #48]	@ (800d094 <prvResetNextTaskUnblockTime+0x38>)
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d104      	bne.n	800d076 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d06c:	4b0a      	ldr	r3, [pc, #40]	@ (800d098 <prvResetNextTaskUnblockTime+0x3c>)
 800d06e:	f04f 32ff 	mov.w	r2, #4294967295
 800d072:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d074:	e008      	b.n	800d088 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d076:	4b07      	ldr	r3, [pc, #28]	@ (800d094 <prvResetNextTaskUnblockTime+0x38>)
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	68db      	ldr	r3, [r3, #12]
 800d07c:	68db      	ldr	r3, [r3, #12]
 800d07e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	685b      	ldr	r3, [r3, #4]
 800d084:	4a04      	ldr	r2, [pc, #16]	@ (800d098 <prvResetNextTaskUnblockTime+0x3c>)
 800d086:	6013      	str	r3, [r2, #0]
}
 800d088:	bf00      	nop
 800d08a:	370c      	adds	r7, #12
 800d08c:	46bd      	mov	sp, r7
 800d08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d092:	4770      	bx	lr
 800d094:	20001f70 	.word	0x20001f70
 800d098:	20001fd8 	.word	0x20001fd8

0800d09c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d09c:	b480      	push	{r7}
 800d09e:	b083      	sub	sp, #12
 800d0a0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d0a2:	4b0b      	ldr	r3, [pc, #44]	@ (800d0d0 <xTaskGetSchedulerState+0x34>)
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d102      	bne.n	800d0b0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d0aa:	2301      	movs	r3, #1
 800d0ac:	607b      	str	r3, [r7, #4]
 800d0ae:	e008      	b.n	800d0c2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d0b0:	4b08      	ldr	r3, [pc, #32]	@ (800d0d4 <xTaskGetSchedulerState+0x38>)
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d102      	bne.n	800d0be <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d0b8:	2302      	movs	r3, #2
 800d0ba:	607b      	str	r3, [r7, #4]
 800d0bc:	e001      	b.n	800d0c2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d0be:	2300      	movs	r3, #0
 800d0c0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d0c2:	687b      	ldr	r3, [r7, #4]
	}
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	370c      	adds	r7, #12
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ce:	4770      	bx	lr
 800d0d0:	20001fc4 	.word	0x20001fc4
 800d0d4:	20001fe0 	.word	0x20001fe0

0800d0d8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b086      	sub	sp, #24
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d058      	beq.n	800d1a0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d0ee:	4b2f      	ldr	r3, [pc, #188]	@ (800d1ac <xTaskPriorityDisinherit+0xd4>)
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	693a      	ldr	r2, [r7, #16]
 800d0f4:	429a      	cmp	r2, r3
 800d0f6:	d00b      	beq.n	800d110 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800d0f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0fc:	f383 8811 	msr	BASEPRI, r3
 800d100:	f3bf 8f6f 	isb	sy
 800d104:	f3bf 8f4f 	dsb	sy
 800d108:	60fb      	str	r3, [r7, #12]
}
 800d10a:	bf00      	nop
 800d10c:	bf00      	nop
 800d10e:	e7fd      	b.n	800d10c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d110:	693b      	ldr	r3, [r7, #16]
 800d112:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d114:	2b00      	cmp	r3, #0
 800d116:	d10b      	bne.n	800d130 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800d118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d11c:	f383 8811 	msr	BASEPRI, r3
 800d120:	f3bf 8f6f 	isb	sy
 800d124:	f3bf 8f4f 	dsb	sy
 800d128:	60bb      	str	r3, [r7, #8]
}
 800d12a:	bf00      	nop
 800d12c:	bf00      	nop
 800d12e:	e7fd      	b.n	800d12c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800d130:	693b      	ldr	r3, [r7, #16]
 800d132:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d134:	1e5a      	subs	r2, r3, #1
 800d136:	693b      	ldr	r3, [r7, #16]
 800d138:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d13a:	693b      	ldr	r3, [r7, #16]
 800d13c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d13e:	693b      	ldr	r3, [r7, #16]
 800d140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d142:	429a      	cmp	r2, r3
 800d144:	d02c      	beq.n	800d1a0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d146:	693b      	ldr	r3, [r7, #16]
 800d148:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d128      	bne.n	800d1a0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d14e:	693b      	ldr	r3, [r7, #16]
 800d150:	3304      	adds	r3, #4
 800d152:	4618      	mov	r0, r3
 800d154:	f7fe fc26 	bl	800b9a4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d158:	693b      	ldr	r3, [r7, #16]
 800d15a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d15c:	693b      	ldr	r3, [r7, #16]
 800d15e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d160:	693b      	ldr	r3, [r7, #16]
 800d162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d164:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d168:	693b      	ldr	r3, [r7, #16]
 800d16a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d16c:	693b      	ldr	r3, [r7, #16]
 800d16e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d170:	4b0f      	ldr	r3, [pc, #60]	@ (800d1b0 <xTaskPriorityDisinherit+0xd8>)
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	429a      	cmp	r2, r3
 800d176:	d903      	bls.n	800d180 <xTaskPriorityDisinherit+0xa8>
 800d178:	693b      	ldr	r3, [r7, #16]
 800d17a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d17c:	4a0c      	ldr	r2, [pc, #48]	@ (800d1b0 <xTaskPriorityDisinherit+0xd8>)
 800d17e:	6013      	str	r3, [r2, #0]
 800d180:	693b      	ldr	r3, [r7, #16]
 800d182:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d184:	4613      	mov	r3, r2
 800d186:	009b      	lsls	r3, r3, #2
 800d188:	4413      	add	r3, r2
 800d18a:	009b      	lsls	r3, r3, #2
 800d18c:	4a09      	ldr	r2, [pc, #36]	@ (800d1b4 <xTaskPriorityDisinherit+0xdc>)
 800d18e:	441a      	add	r2, r3
 800d190:	693b      	ldr	r3, [r7, #16]
 800d192:	3304      	adds	r3, #4
 800d194:	4619      	mov	r1, r3
 800d196:	4610      	mov	r0, r2
 800d198:	f7fe fba7 	bl	800b8ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d19c:	2301      	movs	r3, #1
 800d19e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d1a0:	697b      	ldr	r3, [r7, #20]
	}
 800d1a2:	4618      	mov	r0, r3
 800d1a4:	3718      	adds	r7, #24
 800d1a6:	46bd      	mov	sp, r7
 800d1a8:	bd80      	pop	{r7, pc}
 800d1aa:	bf00      	nop
 800d1ac:	20001ae4 	.word	0x20001ae4
 800d1b0:	20001fc0 	.word	0x20001fc0
 800d1b4:	20001ae8 	.word	0x20001ae8

0800d1b8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b084      	sub	sp, #16
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	6078      	str	r0, [r7, #4]
 800d1c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d1c2:	4b21      	ldr	r3, [pc, #132]	@ (800d248 <prvAddCurrentTaskToDelayedList+0x90>)
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d1c8:	4b20      	ldr	r3, [pc, #128]	@ (800d24c <prvAddCurrentTaskToDelayedList+0x94>)
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	3304      	adds	r3, #4
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	f7fe fbe8 	bl	800b9a4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1da:	d10a      	bne.n	800d1f2 <prvAddCurrentTaskToDelayedList+0x3a>
 800d1dc:	683b      	ldr	r3, [r7, #0]
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d007      	beq.n	800d1f2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d1e2:	4b1a      	ldr	r3, [pc, #104]	@ (800d24c <prvAddCurrentTaskToDelayedList+0x94>)
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	3304      	adds	r3, #4
 800d1e8:	4619      	mov	r1, r3
 800d1ea:	4819      	ldr	r0, [pc, #100]	@ (800d250 <prvAddCurrentTaskToDelayedList+0x98>)
 800d1ec:	f7fe fb7d 	bl	800b8ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d1f0:	e026      	b.n	800d240 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d1f2:	68fa      	ldr	r2, [r7, #12]
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	4413      	add	r3, r2
 800d1f8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d1fa:	4b14      	ldr	r3, [pc, #80]	@ (800d24c <prvAddCurrentTaskToDelayedList+0x94>)
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	68ba      	ldr	r2, [r7, #8]
 800d200:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d202:	68ba      	ldr	r2, [r7, #8]
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	429a      	cmp	r2, r3
 800d208:	d209      	bcs.n	800d21e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d20a:	4b12      	ldr	r3, [pc, #72]	@ (800d254 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d20c:	681a      	ldr	r2, [r3, #0]
 800d20e:	4b0f      	ldr	r3, [pc, #60]	@ (800d24c <prvAddCurrentTaskToDelayedList+0x94>)
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	3304      	adds	r3, #4
 800d214:	4619      	mov	r1, r3
 800d216:	4610      	mov	r0, r2
 800d218:	f7fe fb8b 	bl	800b932 <vListInsert>
}
 800d21c:	e010      	b.n	800d240 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d21e:	4b0e      	ldr	r3, [pc, #56]	@ (800d258 <prvAddCurrentTaskToDelayedList+0xa0>)
 800d220:	681a      	ldr	r2, [r3, #0]
 800d222:	4b0a      	ldr	r3, [pc, #40]	@ (800d24c <prvAddCurrentTaskToDelayedList+0x94>)
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	3304      	adds	r3, #4
 800d228:	4619      	mov	r1, r3
 800d22a:	4610      	mov	r0, r2
 800d22c:	f7fe fb81 	bl	800b932 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d230:	4b0a      	ldr	r3, [pc, #40]	@ (800d25c <prvAddCurrentTaskToDelayedList+0xa4>)
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	68ba      	ldr	r2, [r7, #8]
 800d236:	429a      	cmp	r2, r3
 800d238:	d202      	bcs.n	800d240 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d23a:	4a08      	ldr	r2, [pc, #32]	@ (800d25c <prvAddCurrentTaskToDelayedList+0xa4>)
 800d23c:	68bb      	ldr	r3, [r7, #8]
 800d23e:	6013      	str	r3, [r2, #0]
}
 800d240:	bf00      	nop
 800d242:	3710      	adds	r7, #16
 800d244:	46bd      	mov	sp, r7
 800d246:	bd80      	pop	{r7, pc}
 800d248:	20001fbc 	.word	0x20001fbc
 800d24c:	20001ae4 	.word	0x20001ae4
 800d250:	20001fa4 	.word	0x20001fa4
 800d254:	20001f74 	.word	0x20001f74
 800d258:	20001f70 	.word	0x20001f70
 800d25c:	20001fd8 	.word	0x20001fd8

0800d260 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d260:	b580      	push	{r7, lr}
 800d262:	b08a      	sub	sp, #40	@ 0x28
 800d264:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d266:	2300      	movs	r3, #0
 800d268:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d26a:	f000 fb13 	bl	800d894 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d26e:	4b1d      	ldr	r3, [pc, #116]	@ (800d2e4 <xTimerCreateTimerTask+0x84>)
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	2b00      	cmp	r3, #0
 800d274:	d021      	beq.n	800d2ba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d276:	2300      	movs	r3, #0
 800d278:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d27a:	2300      	movs	r3, #0
 800d27c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d27e:	1d3a      	adds	r2, r7, #4
 800d280:	f107 0108 	add.w	r1, r7, #8
 800d284:	f107 030c 	add.w	r3, r7, #12
 800d288:	4618      	mov	r0, r3
 800d28a:	f7fe fae7 	bl	800b85c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d28e:	6879      	ldr	r1, [r7, #4]
 800d290:	68bb      	ldr	r3, [r7, #8]
 800d292:	68fa      	ldr	r2, [r7, #12]
 800d294:	9202      	str	r2, [sp, #8]
 800d296:	9301      	str	r3, [sp, #4]
 800d298:	2302      	movs	r3, #2
 800d29a:	9300      	str	r3, [sp, #0]
 800d29c:	2300      	movs	r3, #0
 800d29e:	460a      	mov	r2, r1
 800d2a0:	4911      	ldr	r1, [pc, #68]	@ (800d2e8 <xTimerCreateTimerTask+0x88>)
 800d2a2:	4812      	ldr	r0, [pc, #72]	@ (800d2ec <xTimerCreateTimerTask+0x8c>)
 800d2a4:	f7ff f8a2 	bl	800c3ec <xTaskCreateStatic>
 800d2a8:	4603      	mov	r3, r0
 800d2aa:	4a11      	ldr	r2, [pc, #68]	@ (800d2f0 <xTimerCreateTimerTask+0x90>)
 800d2ac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d2ae:	4b10      	ldr	r3, [pc, #64]	@ (800d2f0 <xTimerCreateTimerTask+0x90>)
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d001      	beq.n	800d2ba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d2b6:	2301      	movs	r3, #1
 800d2b8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d2ba:	697b      	ldr	r3, [r7, #20]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d10b      	bne.n	800d2d8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800d2c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2c4:	f383 8811 	msr	BASEPRI, r3
 800d2c8:	f3bf 8f6f 	isb	sy
 800d2cc:	f3bf 8f4f 	dsb	sy
 800d2d0:	613b      	str	r3, [r7, #16]
}
 800d2d2:	bf00      	nop
 800d2d4:	bf00      	nop
 800d2d6:	e7fd      	b.n	800d2d4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d2d8:	697b      	ldr	r3, [r7, #20]
}
 800d2da:	4618      	mov	r0, r3
 800d2dc:	3718      	adds	r7, #24
 800d2de:	46bd      	mov	sp, r7
 800d2e0:	bd80      	pop	{r7, pc}
 800d2e2:	bf00      	nop
 800d2e4:	20002014 	.word	0x20002014
 800d2e8:	08010a90 	.word	0x08010a90
 800d2ec:	0800d42d 	.word	0x0800d42d
 800d2f0:	20002018 	.word	0x20002018

0800d2f4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d2f4:	b580      	push	{r7, lr}
 800d2f6:	b08a      	sub	sp, #40	@ 0x28
 800d2f8:	af00      	add	r7, sp, #0
 800d2fa:	60f8      	str	r0, [r7, #12]
 800d2fc:	60b9      	str	r1, [r7, #8]
 800d2fe:	607a      	str	r2, [r7, #4]
 800d300:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d302:	2300      	movs	r3, #0
 800d304:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d10b      	bne.n	800d324 <xTimerGenericCommand+0x30>
	__asm volatile
 800d30c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d310:	f383 8811 	msr	BASEPRI, r3
 800d314:	f3bf 8f6f 	isb	sy
 800d318:	f3bf 8f4f 	dsb	sy
 800d31c:	623b      	str	r3, [r7, #32]
}
 800d31e:	bf00      	nop
 800d320:	bf00      	nop
 800d322:	e7fd      	b.n	800d320 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d324:	4b19      	ldr	r3, [pc, #100]	@ (800d38c <xTimerGenericCommand+0x98>)
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d02a      	beq.n	800d382 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d32c:	68bb      	ldr	r3, [r7, #8]
 800d32e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d338:	68bb      	ldr	r3, [r7, #8]
 800d33a:	2b05      	cmp	r3, #5
 800d33c:	dc18      	bgt.n	800d370 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d33e:	f7ff fead 	bl	800d09c <xTaskGetSchedulerState>
 800d342:	4603      	mov	r3, r0
 800d344:	2b02      	cmp	r3, #2
 800d346:	d109      	bne.n	800d35c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d348:	4b10      	ldr	r3, [pc, #64]	@ (800d38c <xTimerGenericCommand+0x98>)
 800d34a:	6818      	ldr	r0, [r3, #0]
 800d34c:	f107 0110 	add.w	r1, r7, #16
 800d350:	2300      	movs	r3, #0
 800d352:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d354:	f7fe fc5a 	bl	800bc0c <xQueueGenericSend>
 800d358:	6278      	str	r0, [r7, #36]	@ 0x24
 800d35a:	e012      	b.n	800d382 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d35c:	4b0b      	ldr	r3, [pc, #44]	@ (800d38c <xTimerGenericCommand+0x98>)
 800d35e:	6818      	ldr	r0, [r3, #0]
 800d360:	f107 0110 	add.w	r1, r7, #16
 800d364:	2300      	movs	r3, #0
 800d366:	2200      	movs	r2, #0
 800d368:	f7fe fc50 	bl	800bc0c <xQueueGenericSend>
 800d36c:	6278      	str	r0, [r7, #36]	@ 0x24
 800d36e:	e008      	b.n	800d382 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d370:	4b06      	ldr	r3, [pc, #24]	@ (800d38c <xTimerGenericCommand+0x98>)
 800d372:	6818      	ldr	r0, [r3, #0]
 800d374:	f107 0110 	add.w	r1, r7, #16
 800d378:	2300      	movs	r3, #0
 800d37a:	683a      	ldr	r2, [r7, #0]
 800d37c:	f7fe fd48 	bl	800be10 <xQueueGenericSendFromISR>
 800d380:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d384:	4618      	mov	r0, r3
 800d386:	3728      	adds	r7, #40	@ 0x28
 800d388:	46bd      	mov	sp, r7
 800d38a:	bd80      	pop	{r7, pc}
 800d38c:	20002014 	.word	0x20002014

0800d390 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d390:	b580      	push	{r7, lr}
 800d392:	b088      	sub	sp, #32
 800d394:	af02      	add	r7, sp, #8
 800d396:	6078      	str	r0, [r7, #4]
 800d398:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d39a:	4b23      	ldr	r3, [pc, #140]	@ (800d428 <prvProcessExpiredTimer+0x98>)
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	68db      	ldr	r3, [r3, #12]
 800d3a0:	68db      	ldr	r3, [r3, #12]
 800d3a2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d3a4:	697b      	ldr	r3, [r7, #20]
 800d3a6:	3304      	adds	r3, #4
 800d3a8:	4618      	mov	r0, r3
 800d3aa:	f7fe fafb 	bl	800b9a4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d3ae:	697b      	ldr	r3, [r7, #20]
 800d3b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d3b4:	f003 0304 	and.w	r3, r3, #4
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d023      	beq.n	800d404 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d3bc:	697b      	ldr	r3, [r7, #20]
 800d3be:	699a      	ldr	r2, [r3, #24]
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	18d1      	adds	r1, r2, r3
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	683a      	ldr	r2, [r7, #0]
 800d3c8:	6978      	ldr	r0, [r7, #20]
 800d3ca:	f000 f8d5 	bl	800d578 <prvInsertTimerInActiveList>
 800d3ce:	4603      	mov	r3, r0
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d020      	beq.n	800d416 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	9300      	str	r3, [sp, #0]
 800d3d8:	2300      	movs	r3, #0
 800d3da:	687a      	ldr	r2, [r7, #4]
 800d3dc:	2100      	movs	r1, #0
 800d3de:	6978      	ldr	r0, [r7, #20]
 800d3e0:	f7ff ff88 	bl	800d2f4 <xTimerGenericCommand>
 800d3e4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d3e6:	693b      	ldr	r3, [r7, #16]
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d114      	bne.n	800d416 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800d3ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3f0:	f383 8811 	msr	BASEPRI, r3
 800d3f4:	f3bf 8f6f 	isb	sy
 800d3f8:	f3bf 8f4f 	dsb	sy
 800d3fc:	60fb      	str	r3, [r7, #12]
}
 800d3fe:	bf00      	nop
 800d400:	bf00      	nop
 800d402:	e7fd      	b.n	800d400 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d404:	697b      	ldr	r3, [r7, #20]
 800d406:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d40a:	f023 0301 	bic.w	r3, r3, #1
 800d40e:	b2da      	uxtb	r2, r3
 800d410:	697b      	ldr	r3, [r7, #20]
 800d412:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d416:	697b      	ldr	r3, [r7, #20]
 800d418:	6a1b      	ldr	r3, [r3, #32]
 800d41a:	6978      	ldr	r0, [r7, #20]
 800d41c:	4798      	blx	r3
}
 800d41e:	bf00      	nop
 800d420:	3718      	adds	r7, #24
 800d422:	46bd      	mov	sp, r7
 800d424:	bd80      	pop	{r7, pc}
 800d426:	bf00      	nop
 800d428:	2000200c 	.word	0x2000200c

0800d42c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d42c:	b580      	push	{r7, lr}
 800d42e:	b084      	sub	sp, #16
 800d430:	af00      	add	r7, sp, #0
 800d432:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d434:	f107 0308 	add.w	r3, r7, #8
 800d438:	4618      	mov	r0, r3
 800d43a:	f000 f859 	bl	800d4f0 <prvGetNextExpireTime>
 800d43e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d440:	68bb      	ldr	r3, [r7, #8]
 800d442:	4619      	mov	r1, r3
 800d444:	68f8      	ldr	r0, [r7, #12]
 800d446:	f000 f805 	bl	800d454 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d44a:	f000 f8d7 	bl	800d5fc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d44e:	bf00      	nop
 800d450:	e7f0      	b.n	800d434 <prvTimerTask+0x8>
	...

0800d454 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d454:	b580      	push	{r7, lr}
 800d456:	b084      	sub	sp, #16
 800d458:	af00      	add	r7, sp, #0
 800d45a:	6078      	str	r0, [r7, #4]
 800d45c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d45e:	f7ff fa29 	bl	800c8b4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d462:	f107 0308 	add.w	r3, r7, #8
 800d466:	4618      	mov	r0, r3
 800d468:	f000 f866 	bl	800d538 <prvSampleTimeNow>
 800d46c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d46e:	68bb      	ldr	r3, [r7, #8]
 800d470:	2b00      	cmp	r3, #0
 800d472:	d130      	bne.n	800d4d6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d474:	683b      	ldr	r3, [r7, #0]
 800d476:	2b00      	cmp	r3, #0
 800d478:	d10a      	bne.n	800d490 <prvProcessTimerOrBlockTask+0x3c>
 800d47a:	687a      	ldr	r2, [r7, #4]
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	429a      	cmp	r2, r3
 800d480:	d806      	bhi.n	800d490 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d482:	f7ff fa25 	bl	800c8d0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d486:	68f9      	ldr	r1, [r7, #12]
 800d488:	6878      	ldr	r0, [r7, #4]
 800d48a:	f7ff ff81 	bl	800d390 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d48e:	e024      	b.n	800d4da <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	2b00      	cmp	r3, #0
 800d494:	d008      	beq.n	800d4a8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d496:	4b13      	ldr	r3, [pc, #76]	@ (800d4e4 <prvProcessTimerOrBlockTask+0x90>)
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d101      	bne.n	800d4a4 <prvProcessTimerOrBlockTask+0x50>
 800d4a0:	2301      	movs	r3, #1
 800d4a2:	e000      	b.n	800d4a6 <prvProcessTimerOrBlockTask+0x52>
 800d4a4:	2300      	movs	r3, #0
 800d4a6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d4a8:	4b0f      	ldr	r3, [pc, #60]	@ (800d4e8 <prvProcessTimerOrBlockTask+0x94>)
 800d4aa:	6818      	ldr	r0, [r3, #0]
 800d4ac:	687a      	ldr	r2, [r7, #4]
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	1ad3      	subs	r3, r2, r3
 800d4b2:	683a      	ldr	r2, [r7, #0]
 800d4b4:	4619      	mov	r1, r3
 800d4b6:	f7fe ff65 	bl	800c384 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d4ba:	f7ff fa09 	bl	800c8d0 <xTaskResumeAll>
 800d4be:	4603      	mov	r3, r0
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d10a      	bne.n	800d4da <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d4c4:	4b09      	ldr	r3, [pc, #36]	@ (800d4ec <prvProcessTimerOrBlockTask+0x98>)
 800d4c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d4ca:	601a      	str	r2, [r3, #0]
 800d4cc:	f3bf 8f4f 	dsb	sy
 800d4d0:	f3bf 8f6f 	isb	sy
}
 800d4d4:	e001      	b.n	800d4da <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d4d6:	f7ff f9fb 	bl	800c8d0 <xTaskResumeAll>
}
 800d4da:	bf00      	nop
 800d4dc:	3710      	adds	r7, #16
 800d4de:	46bd      	mov	sp, r7
 800d4e0:	bd80      	pop	{r7, pc}
 800d4e2:	bf00      	nop
 800d4e4:	20002010 	.word	0x20002010
 800d4e8:	20002014 	.word	0x20002014
 800d4ec:	e000ed04 	.word	0xe000ed04

0800d4f0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d4f0:	b480      	push	{r7}
 800d4f2:	b085      	sub	sp, #20
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d4f8:	4b0e      	ldr	r3, [pc, #56]	@ (800d534 <prvGetNextExpireTime+0x44>)
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d101      	bne.n	800d506 <prvGetNextExpireTime+0x16>
 800d502:	2201      	movs	r2, #1
 800d504:	e000      	b.n	800d508 <prvGetNextExpireTime+0x18>
 800d506:	2200      	movs	r2, #0
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	2b00      	cmp	r3, #0
 800d512:	d105      	bne.n	800d520 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d514:	4b07      	ldr	r3, [pc, #28]	@ (800d534 <prvGetNextExpireTime+0x44>)
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	68db      	ldr	r3, [r3, #12]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	60fb      	str	r3, [r7, #12]
 800d51e:	e001      	b.n	800d524 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d520:	2300      	movs	r3, #0
 800d522:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d524:	68fb      	ldr	r3, [r7, #12]
}
 800d526:	4618      	mov	r0, r3
 800d528:	3714      	adds	r7, #20
 800d52a:	46bd      	mov	sp, r7
 800d52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d530:	4770      	bx	lr
 800d532:	bf00      	nop
 800d534:	2000200c 	.word	0x2000200c

0800d538 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d538:	b580      	push	{r7, lr}
 800d53a:	b084      	sub	sp, #16
 800d53c:	af00      	add	r7, sp, #0
 800d53e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d540:	f7ff fa64 	bl	800ca0c <xTaskGetTickCount>
 800d544:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d546:	4b0b      	ldr	r3, [pc, #44]	@ (800d574 <prvSampleTimeNow+0x3c>)
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	68fa      	ldr	r2, [r7, #12]
 800d54c:	429a      	cmp	r2, r3
 800d54e:	d205      	bcs.n	800d55c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d550:	f000 f93a 	bl	800d7c8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	2201      	movs	r2, #1
 800d558:	601a      	str	r2, [r3, #0]
 800d55a:	e002      	b.n	800d562 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	2200      	movs	r2, #0
 800d560:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d562:	4a04      	ldr	r2, [pc, #16]	@ (800d574 <prvSampleTimeNow+0x3c>)
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d568:	68fb      	ldr	r3, [r7, #12]
}
 800d56a:	4618      	mov	r0, r3
 800d56c:	3710      	adds	r7, #16
 800d56e:	46bd      	mov	sp, r7
 800d570:	bd80      	pop	{r7, pc}
 800d572:	bf00      	nop
 800d574:	2000201c 	.word	0x2000201c

0800d578 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d578:	b580      	push	{r7, lr}
 800d57a:	b086      	sub	sp, #24
 800d57c:	af00      	add	r7, sp, #0
 800d57e:	60f8      	str	r0, [r7, #12]
 800d580:	60b9      	str	r1, [r7, #8]
 800d582:	607a      	str	r2, [r7, #4]
 800d584:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d586:	2300      	movs	r3, #0
 800d588:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	68ba      	ldr	r2, [r7, #8]
 800d58e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	68fa      	ldr	r2, [r7, #12]
 800d594:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d596:	68ba      	ldr	r2, [r7, #8]
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	429a      	cmp	r2, r3
 800d59c:	d812      	bhi.n	800d5c4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d59e:	687a      	ldr	r2, [r7, #4]
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	1ad2      	subs	r2, r2, r3
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	699b      	ldr	r3, [r3, #24]
 800d5a8:	429a      	cmp	r2, r3
 800d5aa:	d302      	bcc.n	800d5b2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d5ac:	2301      	movs	r3, #1
 800d5ae:	617b      	str	r3, [r7, #20]
 800d5b0:	e01b      	b.n	800d5ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d5b2:	4b10      	ldr	r3, [pc, #64]	@ (800d5f4 <prvInsertTimerInActiveList+0x7c>)
 800d5b4:	681a      	ldr	r2, [r3, #0]
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	3304      	adds	r3, #4
 800d5ba:	4619      	mov	r1, r3
 800d5bc:	4610      	mov	r0, r2
 800d5be:	f7fe f9b8 	bl	800b932 <vListInsert>
 800d5c2:	e012      	b.n	800d5ea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d5c4:	687a      	ldr	r2, [r7, #4]
 800d5c6:	683b      	ldr	r3, [r7, #0]
 800d5c8:	429a      	cmp	r2, r3
 800d5ca:	d206      	bcs.n	800d5da <prvInsertTimerInActiveList+0x62>
 800d5cc:	68ba      	ldr	r2, [r7, #8]
 800d5ce:	683b      	ldr	r3, [r7, #0]
 800d5d0:	429a      	cmp	r2, r3
 800d5d2:	d302      	bcc.n	800d5da <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d5d4:	2301      	movs	r3, #1
 800d5d6:	617b      	str	r3, [r7, #20]
 800d5d8:	e007      	b.n	800d5ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d5da:	4b07      	ldr	r3, [pc, #28]	@ (800d5f8 <prvInsertTimerInActiveList+0x80>)
 800d5dc:	681a      	ldr	r2, [r3, #0]
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	3304      	adds	r3, #4
 800d5e2:	4619      	mov	r1, r3
 800d5e4:	4610      	mov	r0, r2
 800d5e6:	f7fe f9a4 	bl	800b932 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d5ea:	697b      	ldr	r3, [r7, #20]
}
 800d5ec:	4618      	mov	r0, r3
 800d5ee:	3718      	adds	r7, #24
 800d5f0:	46bd      	mov	sp, r7
 800d5f2:	bd80      	pop	{r7, pc}
 800d5f4:	20002010 	.word	0x20002010
 800d5f8:	2000200c 	.word	0x2000200c

0800d5fc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b08e      	sub	sp, #56	@ 0x38
 800d600:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d602:	e0ce      	b.n	800d7a2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	2b00      	cmp	r3, #0
 800d608:	da19      	bge.n	800d63e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d60a:	1d3b      	adds	r3, r7, #4
 800d60c:	3304      	adds	r3, #4
 800d60e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d612:	2b00      	cmp	r3, #0
 800d614:	d10b      	bne.n	800d62e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800d616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d61a:	f383 8811 	msr	BASEPRI, r3
 800d61e:	f3bf 8f6f 	isb	sy
 800d622:	f3bf 8f4f 	dsb	sy
 800d626:	61fb      	str	r3, [r7, #28]
}
 800d628:	bf00      	nop
 800d62a:	bf00      	nop
 800d62c:	e7fd      	b.n	800d62a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d62e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d634:	6850      	ldr	r0, [r2, #4]
 800d636:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d638:	6892      	ldr	r2, [r2, #8]
 800d63a:	4611      	mov	r1, r2
 800d63c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	2b00      	cmp	r3, #0
 800d642:	f2c0 80ae 	blt.w	800d7a2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d64a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d64c:	695b      	ldr	r3, [r3, #20]
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d004      	beq.n	800d65c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d654:	3304      	adds	r3, #4
 800d656:	4618      	mov	r0, r3
 800d658:	f7fe f9a4 	bl	800b9a4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d65c:	463b      	mov	r3, r7
 800d65e:	4618      	mov	r0, r3
 800d660:	f7ff ff6a 	bl	800d538 <prvSampleTimeNow>
 800d664:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	2b09      	cmp	r3, #9
 800d66a:	f200 8097 	bhi.w	800d79c <prvProcessReceivedCommands+0x1a0>
 800d66e:	a201      	add	r2, pc, #4	@ (adr r2, 800d674 <prvProcessReceivedCommands+0x78>)
 800d670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d674:	0800d69d 	.word	0x0800d69d
 800d678:	0800d69d 	.word	0x0800d69d
 800d67c:	0800d69d 	.word	0x0800d69d
 800d680:	0800d713 	.word	0x0800d713
 800d684:	0800d727 	.word	0x0800d727
 800d688:	0800d773 	.word	0x0800d773
 800d68c:	0800d69d 	.word	0x0800d69d
 800d690:	0800d69d 	.word	0x0800d69d
 800d694:	0800d713 	.word	0x0800d713
 800d698:	0800d727 	.word	0x0800d727
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d69c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d69e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d6a2:	f043 0301 	orr.w	r3, r3, #1
 800d6a6:	b2da      	uxtb	r2, r3
 800d6a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d6ae:	68ba      	ldr	r2, [r7, #8]
 800d6b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6b2:	699b      	ldr	r3, [r3, #24]
 800d6b4:	18d1      	adds	r1, r2, r3
 800d6b6:	68bb      	ldr	r3, [r7, #8]
 800d6b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d6ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d6bc:	f7ff ff5c 	bl	800d578 <prvInsertTimerInActiveList>
 800d6c0:	4603      	mov	r3, r0
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d06c      	beq.n	800d7a0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d6c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6c8:	6a1b      	ldr	r3, [r3, #32]
 800d6ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d6cc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d6ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d6d4:	f003 0304 	and.w	r3, r3, #4
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d061      	beq.n	800d7a0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d6dc:	68ba      	ldr	r2, [r7, #8]
 800d6de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6e0:	699b      	ldr	r3, [r3, #24]
 800d6e2:	441a      	add	r2, r3
 800d6e4:	2300      	movs	r3, #0
 800d6e6:	9300      	str	r3, [sp, #0]
 800d6e8:	2300      	movs	r3, #0
 800d6ea:	2100      	movs	r1, #0
 800d6ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d6ee:	f7ff fe01 	bl	800d2f4 <xTimerGenericCommand>
 800d6f2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d6f4:	6a3b      	ldr	r3, [r7, #32]
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d152      	bne.n	800d7a0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800d6fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6fe:	f383 8811 	msr	BASEPRI, r3
 800d702:	f3bf 8f6f 	isb	sy
 800d706:	f3bf 8f4f 	dsb	sy
 800d70a:	61bb      	str	r3, [r7, #24]
}
 800d70c:	bf00      	nop
 800d70e:	bf00      	nop
 800d710:	e7fd      	b.n	800d70e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d714:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d718:	f023 0301 	bic.w	r3, r3, #1
 800d71c:	b2da      	uxtb	r2, r3
 800d71e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d720:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d724:	e03d      	b.n	800d7a2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d728:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d72c:	f043 0301 	orr.w	r3, r3, #1
 800d730:	b2da      	uxtb	r2, r3
 800d732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d734:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d738:	68ba      	ldr	r2, [r7, #8]
 800d73a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d73c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d73e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d740:	699b      	ldr	r3, [r3, #24]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d10b      	bne.n	800d75e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800d746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d74a:	f383 8811 	msr	BASEPRI, r3
 800d74e:	f3bf 8f6f 	isb	sy
 800d752:	f3bf 8f4f 	dsb	sy
 800d756:	617b      	str	r3, [r7, #20]
}
 800d758:	bf00      	nop
 800d75a:	bf00      	nop
 800d75c:	e7fd      	b.n	800d75a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d75e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d760:	699a      	ldr	r2, [r3, #24]
 800d762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d764:	18d1      	adds	r1, r2, r3
 800d766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d768:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d76a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d76c:	f7ff ff04 	bl	800d578 <prvInsertTimerInActiveList>
					break;
 800d770:	e017      	b.n	800d7a2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d774:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d778:	f003 0302 	and.w	r3, r3, #2
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d103      	bne.n	800d788 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800d780:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d782:	f000 fbe9 	bl	800df58 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d786:	e00c      	b.n	800d7a2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d78a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d78e:	f023 0301 	bic.w	r3, r3, #1
 800d792:	b2da      	uxtb	r2, r3
 800d794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d796:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d79a:	e002      	b.n	800d7a2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800d79c:	bf00      	nop
 800d79e:	e000      	b.n	800d7a2 <prvProcessReceivedCommands+0x1a6>
					break;
 800d7a0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d7a2:	4b08      	ldr	r3, [pc, #32]	@ (800d7c4 <prvProcessReceivedCommands+0x1c8>)
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	1d39      	adds	r1, r7, #4
 800d7a8:	2200      	movs	r2, #0
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	f7fe fbce 	bl	800bf4c <xQueueReceive>
 800d7b0:	4603      	mov	r3, r0
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	f47f af26 	bne.w	800d604 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800d7b8:	bf00      	nop
 800d7ba:	bf00      	nop
 800d7bc:	3730      	adds	r7, #48	@ 0x30
 800d7be:	46bd      	mov	sp, r7
 800d7c0:	bd80      	pop	{r7, pc}
 800d7c2:	bf00      	nop
 800d7c4:	20002014 	.word	0x20002014

0800d7c8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d7c8:	b580      	push	{r7, lr}
 800d7ca:	b088      	sub	sp, #32
 800d7cc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d7ce:	e049      	b.n	800d864 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d7d0:	4b2e      	ldr	r3, [pc, #184]	@ (800d88c <prvSwitchTimerLists+0xc4>)
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	68db      	ldr	r3, [r3, #12]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d7da:	4b2c      	ldr	r3, [pc, #176]	@ (800d88c <prvSwitchTimerLists+0xc4>)
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	68db      	ldr	r3, [r3, #12]
 800d7e0:	68db      	ldr	r3, [r3, #12]
 800d7e2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	3304      	adds	r3, #4
 800d7e8:	4618      	mov	r0, r3
 800d7ea:	f7fe f8db 	bl	800b9a4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	6a1b      	ldr	r3, [r3, #32]
 800d7f2:	68f8      	ldr	r0, [r7, #12]
 800d7f4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d7fc:	f003 0304 	and.w	r3, r3, #4
 800d800:	2b00      	cmp	r3, #0
 800d802:	d02f      	beq.n	800d864 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	699b      	ldr	r3, [r3, #24]
 800d808:	693a      	ldr	r2, [r7, #16]
 800d80a:	4413      	add	r3, r2
 800d80c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d80e:	68ba      	ldr	r2, [r7, #8]
 800d810:	693b      	ldr	r3, [r7, #16]
 800d812:	429a      	cmp	r2, r3
 800d814:	d90e      	bls.n	800d834 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	68ba      	ldr	r2, [r7, #8]
 800d81a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	68fa      	ldr	r2, [r7, #12]
 800d820:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d822:	4b1a      	ldr	r3, [pc, #104]	@ (800d88c <prvSwitchTimerLists+0xc4>)
 800d824:	681a      	ldr	r2, [r3, #0]
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	3304      	adds	r3, #4
 800d82a:	4619      	mov	r1, r3
 800d82c:	4610      	mov	r0, r2
 800d82e:	f7fe f880 	bl	800b932 <vListInsert>
 800d832:	e017      	b.n	800d864 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d834:	2300      	movs	r3, #0
 800d836:	9300      	str	r3, [sp, #0]
 800d838:	2300      	movs	r3, #0
 800d83a:	693a      	ldr	r2, [r7, #16]
 800d83c:	2100      	movs	r1, #0
 800d83e:	68f8      	ldr	r0, [r7, #12]
 800d840:	f7ff fd58 	bl	800d2f4 <xTimerGenericCommand>
 800d844:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d10b      	bne.n	800d864 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800d84c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d850:	f383 8811 	msr	BASEPRI, r3
 800d854:	f3bf 8f6f 	isb	sy
 800d858:	f3bf 8f4f 	dsb	sy
 800d85c:	603b      	str	r3, [r7, #0]
}
 800d85e:	bf00      	nop
 800d860:	bf00      	nop
 800d862:	e7fd      	b.n	800d860 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d864:	4b09      	ldr	r3, [pc, #36]	@ (800d88c <prvSwitchTimerLists+0xc4>)
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d1b0      	bne.n	800d7d0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d86e:	4b07      	ldr	r3, [pc, #28]	@ (800d88c <prvSwitchTimerLists+0xc4>)
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d874:	4b06      	ldr	r3, [pc, #24]	@ (800d890 <prvSwitchTimerLists+0xc8>)
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	4a04      	ldr	r2, [pc, #16]	@ (800d88c <prvSwitchTimerLists+0xc4>)
 800d87a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d87c:	4a04      	ldr	r2, [pc, #16]	@ (800d890 <prvSwitchTimerLists+0xc8>)
 800d87e:	697b      	ldr	r3, [r7, #20]
 800d880:	6013      	str	r3, [r2, #0]
}
 800d882:	bf00      	nop
 800d884:	3718      	adds	r7, #24
 800d886:	46bd      	mov	sp, r7
 800d888:	bd80      	pop	{r7, pc}
 800d88a:	bf00      	nop
 800d88c:	2000200c 	.word	0x2000200c
 800d890:	20002010 	.word	0x20002010

0800d894 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d894:	b580      	push	{r7, lr}
 800d896:	b082      	sub	sp, #8
 800d898:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d89a:	f000 f96d 	bl	800db78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d89e:	4b15      	ldr	r3, [pc, #84]	@ (800d8f4 <prvCheckForValidListAndQueue+0x60>)
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d120      	bne.n	800d8e8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d8a6:	4814      	ldr	r0, [pc, #80]	@ (800d8f8 <prvCheckForValidListAndQueue+0x64>)
 800d8a8:	f7fd fff2 	bl	800b890 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d8ac:	4813      	ldr	r0, [pc, #76]	@ (800d8fc <prvCheckForValidListAndQueue+0x68>)
 800d8ae:	f7fd ffef 	bl	800b890 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d8b2:	4b13      	ldr	r3, [pc, #76]	@ (800d900 <prvCheckForValidListAndQueue+0x6c>)
 800d8b4:	4a10      	ldr	r2, [pc, #64]	@ (800d8f8 <prvCheckForValidListAndQueue+0x64>)
 800d8b6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d8b8:	4b12      	ldr	r3, [pc, #72]	@ (800d904 <prvCheckForValidListAndQueue+0x70>)
 800d8ba:	4a10      	ldr	r2, [pc, #64]	@ (800d8fc <prvCheckForValidListAndQueue+0x68>)
 800d8bc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d8be:	2300      	movs	r3, #0
 800d8c0:	9300      	str	r3, [sp, #0]
 800d8c2:	4b11      	ldr	r3, [pc, #68]	@ (800d908 <prvCheckForValidListAndQueue+0x74>)
 800d8c4:	4a11      	ldr	r2, [pc, #68]	@ (800d90c <prvCheckForValidListAndQueue+0x78>)
 800d8c6:	2110      	movs	r1, #16
 800d8c8:	200a      	movs	r0, #10
 800d8ca:	f7fe f8ff 	bl	800bacc <xQueueGenericCreateStatic>
 800d8ce:	4603      	mov	r3, r0
 800d8d0:	4a08      	ldr	r2, [pc, #32]	@ (800d8f4 <prvCheckForValidListAndQueue+0x60>)
 800d8d2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d8d4:	4b07      	ldr	r3, [pc, #28]	@ (800d8f4 <prvCheckForValidListAndQueue+0x60>)
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d005      	beq.n	800d8e8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d8dc:	4b05      	ldr	r3, [pc, #20]	@ (800d8f4 <prvCheckForValidListAndQueue+0x60>)
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	490b      	ldr	r1, [pc, #44]	@ (800d910 <prvCheckForValidListAndQueue+0x7c>)
 800d8e2:	4618      	mov	r0, r3
 800d8e4:	f7fe fd24 	bl	800c330 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d8e8:	f000 f978 	bl	800dbdc <vPortExitCritical>
}
 800d8ec:	bf00      	nop
 800d8ee:	46bd      	mov	sp, r7
 800d8f0:	bd80      	pop	{r7, pc}
 800d8f2:	bf00      	nop
 800d8f4:	20002014 	.word	0x20002014
 800d8f8:	20001fe4 	.word	0x20001fe4
 800d8fc:	20001ff8 	.word	0x20001ff8
 800d900:	2000200c 	.word	0x2000200c
 800d904:	20002010 	.word	0x20002010
 800d908:	200020c0 	.word	0x200020c0
 800d90c:	20002020 	.word	0x20002020
 800d910:	08010a98 	.word	0x08010a98

0800d914 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d914:	b480      	push	{r7}
 800d916:	b085      	sub	sp, #20
 800d918:	af00      	add	r7, sp, #0
 800d91a:	60f8      	str	r0, [r7, #12]
 800d91c:	60b9      	str	r1, [r7, #8]
 800d91e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	3b04      	subs	r3, #4
 800d924:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800d92c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	3b04      	subs	r3, #4
 800d932:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d934:	68bb      	ldr	r3, [r7, #8]
 800d936:	f023 0201 	bic.w	r2, r3, #1
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	3b04      	subs	r3, #4
 800d942:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d944:	4a0c      	ldr	r2, [pc, #48]	@ (800d978 <pxPortInitialiseStack+0x64>)
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	3b14      	subs	r3, #20
 800d94e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d950:	687a      	ldr	r2, [r7, #4]
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	3b04      	subs	r3, #4
 800d95a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	f06f 0202 	mvn.w	r2, #2
 800d962:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	3b20      	subs	r3, #32
 800d968:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d96a:	68fb      	ldr	r3, [r7, #12]
}
 800d96c:	4618      	mov	r0, r3
 800d96e:	3714      	adds	r7, #20
 800d970:	46bd      	mov	sp, r7
 800d972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d976:	4770      	bx	lr
 800d978:	0800d97d 	.word	0x0800d97d

0800d97c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d97c:	b480      	push	{r7}
 800d97e:	b085      	sub	sp, #20
 800d980:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d982:	2300      	movs	r3, #0
 800d984:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d986:	4b13      	ldr	r3, [pc, #76]	@ (800d9d4 <prvTaskExitError+0x58>)
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d98e:	d00b      	beq.n	800d9a8 <prvTaskExitError+0x2c>
	__asm volatile
 800d990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d994:	f383 8811 	msr	BASEPRI, r3
 800d998:	f3bf 8f6f 	isb	sy
 800d99c:	f3bf 8f4f 	dsb	sy
 800d9a0:	60fb      	str	r3, [r7, #12]
}
 800d9a2:	bf00      	nop
 800d9a4:	bf00      	nop
 800d9a6:	e7fd      	b.n	800d9a4 <prvTaskExitError+0x28>
	__asm volatile
 800d9a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9ac:	f383 8811 	msr	BASEPRI, r3
 800d9b0:	f3bf 8f6f 	isb	sy
 800d9b4:	f3bf 8f4f 	dsb	sy
 800d9b8:	60bb      	str	r3, [r7, #8]
}
 800d9ba:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d9bc:	bf00      	nop
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d0fc      	beq.n	800d9be <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d9c4:	bf00      	nop
 800d9c6:	bf00      	nop
 800d9c8:	3714      	adds	r7, #20
 800d9ca:	46bd      	mov	sp, r7
 800d9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d0:	4770      	bx	lr
 800d9d2:	bf00      	nop
 800d9d4:	20000018 	.word	0x20000018
	...

0800d9e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d9e0:	4b07      	ldr	r3, [pc, #28]	@ (800da00 <pxCurrentTCBConst2>)
 800d9e2:	6819      	ldr	r1, [r3, #0]
 800d9e4:	6808      	ldr	r0, [r1, #0]
 800d9e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9ea:	f380 8809 	msr	PSP, r0
 800d9ee:	f3bf 8f6f 	isb	sy
 800d9f2:	f04f 0000 	mov.w	r0, #0
 800d9f6:	f380 8811 	msr	BASEPRI, r0
 800d9fa:	4770      	bx	lr
 800d9fc:	f3af 8000 	nop.w

0800da00 <pxCurrentTCBConst2>:
 800da00:	20001ae4 	.word	0x20001ae4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800da04:	bf00      	nop
 800da06:	bf00      	nop

0800da08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800da08:	4808      	ldr	r0, [pc, #32]	@ (800da2c <prvPortStartFirstTask+0x24>)
 800da0a:	6800      	ldr	r0, [r0, #0]
 800da0c:	6800      	ldr	r0, [r0, #0]
 800da0e:	f380 8808 	msr	MSP, r0
 800da12:	f04f 0000 	mov.w	r0, #0
 800da16:	f380 8814 	msr	CONTROL, r0
 800da1a:	b662      	cpsie	i
 800da1c:	b661      	cpsie	f
 800da1e:	f3bf 8f4f 	dsb	sy
 800da22:	f3bf 8f6f 	isb	sy
 800da26:	df00      	svc	0
 800da28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800da2a:	bf00      	nop
 800da2c:	e000ed08 	.word	0xe000ed08

0800da30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800da30:	b580      	push	{r7, lr}
 800da32:	b086      	sub	sp, #24
 800da34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800da36:	4b47      	ldr	r3, [pc, #284]	@ (800db54 <xPortStartScheduler+0x124>)
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	4a47      	ldr	r2, [pc, #284]	@ (800db58 <xPortStartScheduler+0x128>)
 800da3c:	4293      	cmp	r3, r2
 800da3e:	d10b      	bne.n	800da58 <xPortStartScheduler+0x28>
	__asm volatile
 800da40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da44:	f383 8811 	msr	BASEPRI, r3
 800da48:	f3bf 8f6f 	isb	sy
 800da4c:	f3bf 8f4f 	dsb	sy
 800da50:	60fb      	str	r3, [r7, #12]
}
 800da52:	bf00      	nop
 800da54:	bf00      	nop
 800da56:	e7fd      	b.n	800da54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800da58:	4b3e      	ldr	r3, [pc, #248]	@ (800db54 <xPortStartScheduler+0x124>)
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	4a3f      	ldr	r2, [pc, #252]	@ (800db5c <xPortStartScheduler+0x12c>)
 800da5e:	4293      	cmp	r3, r2
 800da60:	d10b      	bne.n	800da7a <xPortStartScheduler+0x4a>
	__asm volatile
 800da62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da66:	f383 8811 	msr	BASEPRI, r3
 800da6a:	f3bf 8f6f 	isb	sy
 800da6e:	f3bf 8f4f 	dsb	sy
 800da72:	613b      	str	r3, [r7, #16]
}
 800da74:	bf00      	nop
 800da76:	bf00      	nop
 800da78:	e7fd      	b.n	800da76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800da7a:	4b39      	ldr	r3, [pc, #228]	@ (800db60 <xPortStartScheduler+0x130>)
 800da7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800da7e:	697b      	ldr	r3, [r7, #20]
 800da80:	781b      	ldrb	r3, [r3, #0]
 800da82:	b2db      	uxtb	r3, r3
 800da84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800da86:	697b      	ldr	r3, [r7, #20]
 800da88:	22ff      	movs	r2, #255	@ 0xff
 800da8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800da8c:	697b      	ldr	r3, [r7, #20]
 800da8e:	781b      	ldrb	r3, [r3, #0]
 800da90:	b2db      	uxtb	r3, r3
 800da92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800da94:	78fb      	ldrb	r3, [r7, #3]
 800da96:	b2db      	uxtb	r3, r3
 800da98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800da9c:	b2da      	uxtb	r2, r3
 800da9e:	4b31      	ldr	r3, [pc, #196]	@ (800db64 <xPortStartScheduler+0x134>)
 800daa0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800daa2:	4b31      	ldr	r3, [pc, #196]	@ (800db68 <xPortStartScheduler+0x138>)
 800daa4:	2207      	movs	r2, #7
 800daa6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800daa8:	e009      	b.n	800dabe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800daaa:	4b2f      	ldr	r3, [pc, #188]	@ (800db68 <xPortStartScheduler+0x138>)
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	3b01      	subs	r3, #1
 800dab0:	4a2d      	ldr	r2, [pc, #180]	@ (800db68 <xPortStartScheduler+0x138>)
 800dab2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800dab4:	78fb      	ldrb	r3, [r7, #3]
 800dab6:	b2db      	uxtb	r3, r3
 800dab8:	005b      	lsls	r3, r3, #1
 800daba:	b2db      	uxtb	r3, r3
 800dabc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800dabe:	78fb      	ldrb	r3, [r7, #3]
 800dac0:	b2db      	uxtb	r3, r3
 800dac2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dac6:	2b80      	cmp	r3, #128	@ 0x80
 800dac8:	d0ef      	beq.n	800daaa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800daca:	4b27      	ldr	r3, [pc, #156]	@ (800db68 <xPortStartScheduler+0x138>)
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	f1c3 0307 	rsb	r3, r3, #7
 800dad2:	2b04      	cmp	r3, #4
 800dad4:	d00b      	beq.n	800daee <xPortStartScheduler+0xbe>
	__asm volatile
 800dad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dada:	f383 8811 	msr	BASEPRI, r3
 800dade:	f3bf 8f6f 	isb	sy
 800dae2:	f3bf 8f4f 	dsb	sy
 800dae6:	60bb      	str	r3, [r7, #8]
}
 800dae8:	bf00      	nop
 800daea:	bf00      	nop
 800daec:	e7fd      	b.n	800daea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800daee:	4b1e      	ldr	r3, [pc, #120]	@ (800db68 <xPortStartScheduler+0x138>)
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	021b      	lsls	r3, r3, #8
 800daf4:	4a1c      	ldr	r2, [pc, #112]	@ (800db68 <xPortStartScheduler+0x138>)
 800daf6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800daf8:	4b1b      	ldr	r3, [pc, #108]	@ (800db68 <xPortStartScheduler+0x138>)
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800db00:	4a19      	ldr	r2, [pc, #100]	@ (800db68 <xPortStartScheduler+0x138>)
 800db02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	b2da      	uxtb	r2, r3
 800db08:	697b      	ldr	r3, [r7, #20]
 800db0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800db0c:	4b17      	ldr	r3, [pc, #92]	@ (800db6c <xPortStartScheduler+0x13c>)
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	4a16      	ldr	r2, [pc, #88]	@ (800db6c <xPortStartScheduler+0x13c>)
 800db12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800db16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800db18:	4b14      	ldr	r3, [pc, #80]	@ (800db6c <xPortStartScheduler+0x13c>)
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	4a13      	ldr	r2, [pc, #76]	@ (800db6c <xPortStartScheduler+0x13c>)
 800db1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800db22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800db24:	f000 f8da 	bl	800dcdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800db28:	4b11      	ldr	r3, [pc, #68]	@ (800db70 <xPortStartScheduler+0x140>)
 800db2a:	2200      	movs	r2, #0
 800db2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800db2e:	f000 f8f9 	bl	800dd24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800db32:	4b10      	ldr	r3, [pc, #64]	@ (800db74 <xPortStartScheduler+0x144>)
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	4a0f      	ldr	r2, [pc, #60]	@ (800db74 <xPortStartScheduler+0x144>)
 800db38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800db3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800db3e:	f7ff ff63 	bl	800da08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800db42:	f7ff f82d 	bl	800cba0 <vTaskSwitchContext>
	prvTaskExitError();
 800db46:	f7ff ff19 	bl	800d97c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800db4a:	2300      	movs	r3, #0
}
 800db4c:	4618      	mov	r0, r3
 800db4e:	3718      	adds	r7, #24
 800db50:	46bd      	mov	sp, r7
 800db52:	bd80      	pop	{r7, pc}
 800db54:	e000ed00 	.word	0xe000ed00
 800db58:	410fc271 	.word	0x410fc271
 800db5c:	410fc270 	.word	0x410fc270
 800db60:	e000e400 	.word	0xe000e400
 800db64:	20002110 	.word	0x20002110
 800db68:	20002114 	.word	0x20002114
 800db6c:	e000ed20 	.word	0xe000ed20
 800db70:	20000018 	.word	0x20000018
 800db74:	e000ef34 	.word	0xe000ef34

0800db78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800db78:	b480      	push	{r7}
 800db7a:	b083      	sub	sp, #12
 800db7c:	af00      	add	r7, sp, #0
	__asm volatile
 800db7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db82:	f383 8811 	msr	BASEPRI, r3
 800db86:	f3bf 8f6f 	isb	sy
 800db8a:	f3bf 8f4f 	dsb	sy
 800db8e:	607b      	str	r3, [r7, #4]
}
 800db90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800db92:	4b10      	ldr	r3, [pc, #64]	@ (800dbd4 <vPortEnterCritical+0x5c>)
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	3301      	adds	r3, #1
 800db98:	4a0e      	ldr	r2, [pc, #56]	@ (800dbd4 <vPortEnterCritical+0x5c>)
 800db9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800db9c:	4b0d      	ldr	r3, [pc, #52]	@ (800dbd4 <vPortEnterCritical+0x5c>)
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	2b01      	cmp	r3, #1
 800dba2:	d110      	bne.n	800dbc6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800dba4:	4b0c      	ldr	r3, [pc, #48]	@ (800dbd8 <vPortEnterCritical+0x60>)
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	b2db      	uxtb	r3, r3
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d00b      	beq.n	800dbc6 <vPortEnterCritical+0x4e>
	__asm volatile
 800dbae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbb2:	f383 8811 	msr	BASEPRI, r3
 800dbb6:	f3bf 8f6f 	isb	sy
 800dbba:	f3bf 8f4f 	dsb	sy
 800dbbe:	603b      	str	r3, [r7, #0]
}
 800dbc0:	bf00      	nop
 800dbc2:	bf00      	nop
 800dbc4:	e7fd      	b.n	800dbc2 <vPortEnterCritical+0x4a>
	}
}
 800dbc6:	bf00      	nop
 800dbc8:	370c      	adds	r7, #12
 800dbca:	46bd      	mov	sp, r7
 800dbcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbd0:	4770      	bx	lr
 800dbd2:	bf00      	nop
 800dbd4:	20000018 	.word	0x20000018
 800dbd8:	e000ed04 	.word	0xe000ed04

0800dbdc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800dbdc:	b480      	push	{r7}
 800dbde:	b083      	sub	sp, #12
 800dbe0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800dbe2:	4b12      	ldr	r3, [pc, #72]	@ (800dc2c <vPortExitCritical+0x50>)
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d10b      	bne.n	800dc02 <vPortExitCritical+0x26>
	__asm volatile
 800dbea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbee:	f383 8811 	msr	BASEPRI, r3
 800dbf2:	f3bf 8f6f 	isb	sy
 800dbf6:	f3bf 8f4f 	dsb	sy
 800dbfa:	607b      	str	r3, [r7, #4]
}
 800dbfc:	bf00      	nop
 800dbfe:	bf00      	nop
 800dc00:	e7fd      	b.n	800dbfe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800dc02:	4b0a      	ldr	r3, [pc, #40]	@ (800dc2c <vPortExitCritical+0x50>)
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	3b01      	subs	r3, #1
 800dc08:	4a08      	ldr	r2, [pc, #32]	@ (800dc2c <vPortExitCritical+0x50>)
 800dc0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800dc0c:	4b07      	ldr	r3, [pc, #28]	@ (800dc2c <vPortExitCritical+0x50>)
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d105      	bne.n	800dc20 <vPortExitCritical+0x44>
 800dc14:	2300      	movs	r3, #0
 800dc16:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dc18:	683b      	ldr	r3, [r7, #0]
 800dc1a:	f383 8811 	msr	BASEPRI, r3
}
 800dc1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800dc20:	bf00      	nop
 800dc22:	370c      	adds	r7, #12
 800dc24:	46bd      	mov	sp, r7
 800dc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc2a:	4770      	bx	lr
 800dc2c:	20000018 	.word	0x20000018

0800dc30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800dc30:	f3ef 8009 	mrs	r0, PSP
 800dc34:	f3bf 8f6f 	isb	sy
 800dc38:	4b15      	ldr	r3, [pc, #84]	@ (800dc90 <pxCurrentTCBConst>)
 800dc3a:	681a      	ldr	r2, [r3, #0]
 800dc3c:	f01e 0f10 	tst.w	lr, #16
 800dc40:	bf08      	it	eq
 800dc42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800dc46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc4a:	6010      	str	r0, [r2, #0]
 800dc4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800dc50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800dc54:	f380 8811 	msr	BASEPRI, r0
 800dc58:	f3bf 8f4f 	dsb	sy
 800dc5c:	f3bf 8f6f 	isb	sy
 800dc60:	f7fe ff9e 	bl	800cba0 <vTaskSwitchContext>
 800dc64:	f04f 0000 	mov.w	r0, #0
 800dc68:	f380 8811 	msr	BASEPRI, r0
 800dc6c:	bc09      	pop	{r0, r3}
 800dc6e:	6819      	ldr	r1, [r3, #0]
 800dc70:	6808      	ldr	r0, [r1, #0]
 800dc72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc76:	f01e 0f10 	tst.w	lr, #16
 800dc7a:	bf08      	it	eq
 800dc7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800dc80:	f380 8809 	msr	PSP, r0
 800dc84:	f3bf 8f6f 	isb	sy
 800dc88:	4770      	bx	lr
 800dc8a:	bf00      	nop
 800dc8c:	f3af 8000 	nop.w

0800dc90 <pxCurrentTCBConst>:
 800dc90:	20001ae4 	.word	0x20001ae4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800dc94:	bf00      	nop
 800dc96:	bf00      	nop

0800dc98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800dc98:	b580      	push	{r7, lr}
 800dc9a:	b082      	sub	sp, #8
 800dc9c:	af00      	add	r7, sp, #0
	__asm volatile
 800dc9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dca2:	f383 8811 	msr	BASEPRI, r3
 800dca6:	f3bf 8f6f 	isb	sy
 800dcaa:	f3bf 8f4f 	dsb	sy
 800dcae:	607b      	str	r3, [r7, #4]
}
 800dcb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800dcb2:	f7fe febb 	bl	800ca2c <xTaskIncrementTick>
 800dcb6:	4603      	mov	r3, r0
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d003      	beq.n	800dcc4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800dcbc:	4b06      	ldr	r3, [pc, #24]	@ (800dcd8 <xPortSysTickHandler+0x40>)
 800dcbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dcc2:	601a      	str	r2, [r3, #0]
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dcc8:	683b      	ldr	r3, [r7, #0]
 800dcca:	f383 8811 	msr	BASEPRI, r3
}
 800dcce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800dcd0:	bf00      	nop
 800dcd2:	3708      	adds	r7, #8
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	bd80      	pop	{r7, pc}
 800dcd8:	e000ed04 	.word	0xe000ed04

0800dcdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800dcdc:	b480      	push	{r7}
 800dcde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800dce0:	4b0b      	ldr	r3, [pc, #44]	@ (800dd10 <vPortSetupTimerInterrupt+0x34>)
 800dce2:	2200      	movs	r2, #0
 800dce4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800dce6:	4b0b      	ldr	r3, [pc, #44]	@ (800dd14 <vPortSetupTimerInterrupt+0x38>)
 800dce8:	2200      	movs	r2, #0
 800dcea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800dcec:	4b0a      	ldr	r3, [pc, #40]	@ (800dd18 <vPortSetupTimerInterrupt+0x3c>)
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	4a0a      	ldr	r2, [pc, #40]	@ (800dd1c <vPortSetupTimerInterrupt+0x40>)
 800dcf2:	fba2 2303 	umull	r2, r3, r2, r3
 800dcf6:	099b      	lsrs	r3, r3, #6
 800dcf8:	4a09      	ldr	r2, [pc, #36]	@ (800dd20 <vPortSetupTimerInterrupt+0x44>)
 800dcfa:	3b01      	subs	r3, #1
 800dcfc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800dcfe:	4b04      	ldr	r3, [pc, #16]	@ (800dd10 <vPortSetupTimerInterrupt+0x34>)
 800dd00:	2207      	movs	r2, #7
 800dd02:	601a      	str	r2, [r3, #0]
}
 800dd04:	bf00      	nop
 800dd06:	46bd      	mov	sp, r7
 800dd08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd0c:	4770      	bx	lr
 800dd0e:	bf00      	nop
 800dd10:	e000e010 	.word	0xe000e010
 800dd14:	e000e018 	.word	0xe000e018
 800dd18:	2000000c 	.word	0x2000000c
 800dd1c:	10624dd3 	.word	0x10624dd3
 800dd20:	e000e014 	.word	0xe000e014

0800dd24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800dd24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800dd34 <vPortEnableVFP+0x10>
 800dd28:	6801      	ldr	r1, [r0, #0]
 800dd2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800dd2e:	6001      	str	r1, [r0, #0]
 800dd30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800dd32:	bf00      	nop
 800dd34:	e000ed88 	.word	0xe000ed88

0800dd38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800dd38:	b480      	push	{r7}
 800dd3a:	b085      	sub	sp, #20
 800dd3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800dd3e:	f3ef 8305 	mrs	r3, IPSR
 800dd42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	2b0f      	cmp	r3, #15
 800dd48:	d915      	bls.n	800dd76 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800dd4a:	4a18      	ldr	r2, [pc, #96]	@ (800ddac <vPortValidateInterruptPriority+0x74>)
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	4413      	add	r3, r2
 800dd50:	781b      	ldrb	r3, [r3, #0]
 800dd52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800dd54:	4b16      	ldr	r3, [pc, #88]	@ (800ddb0 <vPortValidateInterruptPriority+0x78>)
 800dd56:	781b      	ldrb	r3, [r3, #0]
 800dd58:	7afa      	ldrb	r2, [r7, #11]
 800dd5a:	429a      	cmp	r2, r3
 800dd5c:	d20b      	bcs.n	800dd76 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800dd5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd62:	f383 8811 	msr	BASEPRI, r3
 800dd66:	f3bf 8f6f 	isb	sy
 800dd6a:	f3bf 8f4f 	dsb	sy
 800dd6e:	607b      	str	r3, [r7, #4]
}
 800dd70:	bf00      	nop
 800dd72:	bf00      	nop
 800dd74:	e7fd      	b.n	800dd72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800dd76:	4b0f      	ldr	r3, [pc, #60]	@ (800ddb4 <vPortValidateInterruptPriority+0x7c>)
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800dd7e:	4b0e      	ldr	r3, [pc, #56]	@ (800ddb8 <vPortValidateInterruptPriority+0x80>)
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	429a      	cmp	r2, r3
 800dd84:	d90b      	bls.n	800dd9e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800dd86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd8a:	f383 8811 	msr	BASEPRI, r3
 800dd8e:	f3bf 8f6f 	isb	sy
 800dd92:	f3bf 8f4f 	dsb	sy
 800dd96:	603b      	str	r3, [r7, #0]
}
 800dd98:	bf00      	nop
 800dd9a:	bf00      	nop
 800dd9c:	e7fd      	b.n	800dd9a <vPortValidateInterruptPriority+0x62>
	}
 800dd9e:	bf00      	nop
 800dda0:	3714      	adds	r7, #20
 800dda2:	46bd      	mov	sp, r7
 800dda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda8:	4770      	bx	lr
 800ddaa:	bf00      	nop
 800ddac:	e000e3f0 	.word	0xe000e3f0
 800ddb0:	20002110 	.word	0x20002110
 800ddb4:	e000ed0c 	.word	0xe000ed0c
 800ddb8:	20002114 	.word	0x20002114

0800ddbc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	b08a      	sub	sp, #40	@ 0x28
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ddc4:	2300      	movs	r3, #0
 800ddc6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ddc8:	f7fe fd74 	bl	800c8b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ddcc:	4b5c      	ldr	r3, [pc, #368]	@ (800df40 <pvPortMalloc+0x184>)
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d101      	bne.n	800ddd8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ddd4:	f000 f924 	bl	800e020 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ddd8:	4b5a      	ldr	r3, [pc, #360]	@ (800df44 <pvPortMalloc+0x188>)
 800ddda:	681a      	ldr	r2, [r3, #0]
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	4013      	ands	r3, r2
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	f040 8095 	bne.w	800df10 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d01e      	beq.n	800de2a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ddec:	2208      	movs	r2, #8
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	4413      	add	r3, r2
 800ddf2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	f003 0307 	and.w	r3, r3, #7
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d015      	beq.n	800de2a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	f023 0307 	bic.w	r3, r3, #7
 800de04:	3308      	adds	r3, #8
 800de06:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	f003 0307 	and.w	r3, r3, #7
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d00b      	beq.n	800de2a <pvPortMalloc+0x6e>
	__asm volatile
 800de12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de16:	f383 8811 	msr	BASEPRI, r3
 800de1a:	f3bf 8f6f 	isb	sy
 800de1e:	f3bf 8f4f 	dsb	sy
 800de22:	617b      	str	r3, [r7, #20]
}
 800de24:	bf00      	nop
 800de26:	bf00      	nop
 800de28:	e7fd      	b.n	800de26 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d06f      	beq.n	800df10 <pvPortMalloc+0x154>
 800de30:	4b45      	ldr	r3, [pc, #276]	@ (800df48 <pvPortMalloc+0x18c>)
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	687a      	ldr	r2, [r7, #4]
 800de36:	429a      	cmp	r2, r3
 800de38:	d86a      	bhi.n	800df10 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800de3a:	4b44      	ldr	r3, [pc, #272]	@ (800df4c <pvPortMalloc+0x190>)
 800de3c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800de3e:	4b43      	ldr	r3, [pc, #268]	@ (800df4c <pvPortMalloc+0x190>)
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800de44:	e004      	b.n	800de50 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800de46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de48:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800de4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800de50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de52:	685b      	ldr	r3, [r3, #4]
 800de54:	687a      	ldr	r2, [r7, #4]
 800de56:	429a      	cmp	r2, r3
 800de58:	d903      	bls.n	800de62 <pvPortMalloc+0xa6>
 800de5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d1f1      	bne.n	800de46 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800de62:	4b37      	ldr	r3, [pc, #220]	@ (800df40 <pvPortMalloc+0x184>)
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800de68:	429a      	cmp	r2, r3
 800de6a:	d051      	beq.n	800df10 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800de6c:	6a3b      	ldr	r3, [r7, #32]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	2208      	movs	r2, #8
 800de72:	4413      	add	r3, r2
 800de74:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800de76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de78:	681a      	ldr	r2, [r3, #0]
 800de7a:	6a3b      	ldr	r3, [r7, #32]
 800de7c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800de7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de80:	685a      	ldr	r2, [r3, #4]
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	1ad2      	subs	r2, r2, r3
 800de86:	2308      	movs	r3, #8
 800de88:	005b      	lsls	r3, r3, #1
 800de8a:	429a      	cmp	r2, r3
 800de8c:	d920      	bls.n	800ded0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800de8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	4413      	add	r3, r2
 800de94:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800de96:	69bb      	ldr	r3, [r7, #24]
 800de98:	f003 0307 	and.w	r3, r3, #7
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d00b      	beq.n	800deb8 <pvPortMalloc+0xfc>
	__asm volatile
 800dea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dea4:	f383 8811 	msr	BASEPRI, r3
 800dea8:	f3bf 8f6f 	isb	sy
 800deac:	f3bf 8f4f 	dsb	sy
 800deb0:	613b      	str	r3, [r7, #16]
}
 800deb2:	bf00      	nop
 800deb4:	bf00      	nop
 800deb6:	e7fd      	b.n	800deb4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800deb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800deba:	685a      	ldr	r2, [r3, #4]
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	1ad2      	subs	r2, r2, r3
 800dec0:	69bb      	ldr	r3, [r7, #24]
 800dec2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800dec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dec6:	687a      	ldr	r2, [r7, #4]
 800dec8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800deca:	69b8      	ldr	r0, [r7, #24]
 800decc:	f000 f90a 	bl	800e0e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ded0:	4b1d      	ldr	r3, [pc, #116]	@ (800df48 <pvPortMalloc+0x18c>)
 800ded2:	681a      	ldr	r2, [r3, #0]
 800ded4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ded6:	685b      	ldr	r3, [r3, #4]
 800ded8:	1ad3      	subs	r3, r2, r3
 800deda:	4a1b      	ldr	r2, [pc, #108]	@ (800df48 <pvPortMalloc+0x18c>)
 800dedc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800dede:	4b1a      	ldr	r3, [pc, #104]	@ (800df48 <pvPortMalloc+0x18c>)
 800dee0:	681a      	ldr	r2, [r3, #0]
 800dee2:	4b1b      	ldr	r3, [pc, #108]	@ (800df50 <pvPortMalloc+0x194>)
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	429a      	cmp	r2, r3
 800dee8:	d203      	bcs.n	800def2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800deea:	4b17      	ldr	r3, [pc, #92]	@ (800df48 <pvPortMalloc+0x18c>)
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	4a18      	ldr	r2, [pc, #96]	@ (800df50 <pvPortMalloc+0x194>)
 800def0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800def2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800def4:	685a      	ldr	r2, [r3, #4]
 800def6:	4b13      	ldr	r3, [pc, #76]	@ (800df44 <pvPortMalloc+0x188>)
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	431a      	orrs	r2, r3
 800defc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800defe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800df00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df02:	2200      	movs	r2, #0
 800df04:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800df06:	4b13      	ldr	r3, [pc, #76]	@ (800df54 <pvPortMalloc+0x198>)
 800df08:	681b      	ldr	r3, [r3, #0]
 800df0a:	3301      	adds	r3, #1
 800df0c:	4a11      	ldr	r2, [pc, #68]	@ (800df54 <pvPortMalloc+0x198>)
 800df0e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800df10:	f7fe fcde 	bl	800c8d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800df14:	69fb      	ldr	r3, [r7, #28]
 800df16:	f003 0307 	and.w	r3, r3, #7
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d00b      	beq.n	800df36 <pvPortMalloc+0x17a>
	__asm volatile
 800df1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df22:	f383 8811 	msr	BASEPRI, r3
 800df26:	f3bf 8f6f 	isb	sy
 800df2a:	f3bf 8f4f 	dsb	sy
 800df2e:	60fb      	str	r3, [r7, #12]
}
 800df30:	bf00      	nop
 800df32:	bf00      	nop
 800df34:	e7fd      	b.n	800df32 <pvPortMalloc+0x176>
	return pvReturn;
 800df36:	69fb      	ldr	r3, [r7, #28]
}
 800df38:	4618      	mov	r0, r3
 800df3a:	3728      	adds	r7, #40	@ 0x28
 800df3c:	46bd      	mov	sp, r7
 800df3e:	bd80      	pop	{r7, pc}
 800df40:	200034a8 	.word	0x200034a8
 800df44:	200034bc 	.word	0x200034bc
 800df48:	200034ac 	.word	0x200034ac
 800df4c:	200034a0 	.word	0x200034a0
 800df50:	200034b0 	.word	0x200034b0
 800df54:	200034b4 	.word	0x200034b4

0800df58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800df58:	b580      	push	{r7, lr}
 800df5a:	b086      	sub	sp, #24
 800df5c:	af00      	add	r7, sp, #0
 800df5e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	2b00      	cmp	r3, #0
 800df68:	d04f      	beq.n	800e00a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800df6a:	2308      	movs	r3, #8
 800df6c:	425b      	negs	r3, r3
 800df6e:	697a      	ldr	r2, [r7, #20]
 800df70:	4413      	add	r3, r2
 800df72:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800df74:	697b      	ldr	r3, [r7, #20]
 800df76:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800df78:	693b      	ldr	r3, [r7, #16]
 800df7a:	685a      	ldr	r2, [r3, #4]
 800df7c:	4b25      	ldr	r3, [pc, #148]	@ (800e014 <vPortFree+0xbc>)
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	4013      	ands	r3, r2
 800df82:	2b00      	cmp	r3, #0
 800df84:	d10b      	bne.n	800df9e <vPortFree+0x46>
	__asm volatile
 800df86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df8a:	f383 8811 	msr	BASEPRI, r3
 800df8e:	f3bf 8f6f 	isb	sy
 800df92:	f3bf 8f4f 	dsb	sy
 800df96:	60fb      	str	r3, [r7, #12]
}
 800df98:	bf00      	nop
 800df9a:	bf00      	nop
 800df9c:	e7fd      	b.n	800df9a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800df9e:	693b      	ldr	r3, [r7, #16]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	d00b      	beq.n	800dfbe <vPortFree+0x66>
	__asm volatile
 800dfa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfaa:	f383 8811 	msr	BASEPRI, r3
 800dfae:	f3bf 8f6f 	isb	sy
 800dfb2:	f3bf 8f4f 	dsb	sy
 800dfb6:	60bb      	str	r3, [r7, #8]
}
 800dfb8:	bf00      	nop
 800dfba:	bf00      	nop
 800dfbc:	e7fd      	b.n	800dfba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800dfbe:	693b      	ldr	r3, [r7, #16]
 800dfc0:	685a      	ldr	r2, [r3, #4]
 800dfc2:	4b14      	ldr	r3, [pc, #80]	@ (800e014 <vPortFree+0xbc>)
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	4013      	ands	r3, r2
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d01e      	beq.n	800e00a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800dfcc:	693b      	ldr	r3, [r7, #16]
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d11a      	bne.n	800e00a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800dfd4:	693b      	ldr	r3, [r7, #16]
 800dfd6:	685a      	ldr	r2, [r3, #4]
 800dfd8:	4b0e      	ldr	r3, [pc, #56]	@ (800e014 <vPortFree+0xbc>)
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	43db      	mvns	r3, r3
 800dfde:	401a      	ands	r2, r3
 800dfe0:	693b      	ldr	r3, [r7, #16]
 800dfe2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800dfe4:	f7fe fc66 	bl	800c8b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800dfe8:	693b      	ldr	r3, [r7, #16]
 800dfea:	685a      	ldr	r2, [r3, #4]
 800dfec:	4b0a      	ldr	r3, [pc, #40]	@ (800e018 <vPortFree+0xc0>)
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	4413      	add	r3, r2
 800dff2:	4a09      	ldr	r2, [pc, #36]	@ (800e018 <vPortFree+0xc0>)
 800dff4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800dff6:	6938      	ldr	r0, [r7, #16]
 800dff8:	f000 f874 	bl	800e0e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800dffc:	4b07      	ldr	r3, [pc, #28]	@ (800e01c <vPortFree+0xc4>)
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	3301      	adds	r3, #1
 800e002:	4a06      	ldr	r2, [pc, #24]	@ (800e01c <vPortFree+0xc4>)
 800e004:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e006:	f7fe fc63 	bl	800c8d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e00a:	bf00      	nop
 800e00c:	3718      	adds	r7, #24
 800e00e:	46bd      	mov	sp, r7
 800e010:	bd80      	pop	{r7, pc}
 800e012:	bf00      	nop
 800e014:	200034bc 	.word	0x200034bc
 800e018:	200034ac 	.word	0x200034ac
 800e01c:	200034b8 	.word	0x200034b8

0800e020 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e020:	b480      	push	{r7}
 800e022:	b085      	sub	sp, #20
 800e024:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e026:	f241 3388 	movw	r3, #5000	@ 0x1388
 800e02a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e02c:	4b27      	ldr	r3, [pc, #156]	@ (800e0cc <prvHeapInit+0xac>)
 800e02e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	f003 0307 	and.w	r3, r3, #7
 800e036:	2b00      	cmp	r3, #0
 800e038:	d00c      	beq.n	800e054 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	3307      	adds	r3, #7
 800e03e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	f023 0307 	bic.w	r3, r3, #7
 800e046:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e048:	68ba      	ldr	r2, [r7, #8]
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	1ad3      	subs	r3, r2, r3
 800e04e:	4a1f      	ldr	r2, [pc, #124]	@ (800e0cc <prvHeapInit+0xac>)
 800e050:	4413      	add	r3, r2
 800e052:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e058:	4a1d      	ldr	r2, [pc, #116]	@ (800e0d0 <prvHeapInit+0xb0>)
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e05e:	4b1c      	ldr	r3, [pc, #112]	@ (800e0d0 <prvHeapInit+0xb0>)
 800e060:	2200      	movs	r2, #0
 800e062:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	68ba      	ldr	r2, [r7, #8]
 800e068:	4413      	add	r3, r2
 800e06a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e06c:	2208      	movs	r2, #8
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	1a9b      	subs	r3, r3, r2
 800e072:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	f023 0307 	bic.w	r3, r3, #7
 800e07a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	4a15      	ldr	r2, [pc, #84]	@ (800e0d4 <prvHeapInit+0xb4>)
 800e080:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e082:	4b14      	ldr	r3, [pc, #80]	@ (800e0d4 <prvHeapInit+0xb4>)
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	2200      	movs	r2, #0
 800e088:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e08a:	4b12      	ldr	r3, [pc, #72]	@ (800e0d4 <prvHeapInit+0xb4>)
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	2200      	movs	r2, #0
 800e090:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	68fa      	ldr	r2, [r7, #12]
 800e09a:	1ad2      	subs	r2, r2, r3
 800e09c:	683b      	ldr	r3, [r7, #0]
 800e09e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e0a0:	4b0c      	ldr	r3, [pc, #48]	@ (800e0d4 <prvHeapInit+0xb4>)
 800e0a2:	681a      	ldr	r2, [r3, #0]
 800e0a4:	683b      	ldr	r3, [r7, #0]
 800e0a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e0a8:	683b      	ldr	r3, [r7, #0]
 800e0aa:	685b      	ldr	r3, [r3, #4]
 800e0ac:	4a0a      	ldr	r2, [pc, #40]	@ (800e0d8 <prvHeapInit+0xb8>)
 800e0ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e0b0:	683b      	ldr	r3, [r7, #0]
 800e0b2:	685b      	ldr	r3, [r3, #4]
 800e0b4:	4a09      	ldr	r2, [pc, #36]	@ (800e0dc <prvHeapInit+0xbc>)
 800e0b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e0b8:	4b09      	ldr	r3, [pc, #36]	@ (800e0e0 <prvHeapInit+0xc0>)
 800e0ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800e0be:	601a      	str	r2, [r3, #0]
}
 800e0c0:	bf00      	nop
 800e0c2:	3714      	adds	r7, #20
 800e0c4:	46bd      	mov	sp, r7
 800e0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ca:	4770      	bx	lr
 800e0cc:	20002118 	.word	0x20002118
 800e0d0:	200034a0 	.word	0x200034a0
 800e0d4:	200034a8 	.word	0x200034a8
 800e0d8:	200034b0 	.word	0x200034b0
 800e0dc:	200034ac 	.word	0x200034ac
 800e0e0:	200034bc 	.word	0x200034bc

0800e0e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e0e4:	b480      	push	{r7}
 800e0e6:	b085      	sub	sp, #20
 800e0e8:	af00      	add	r7, sp, #0
 800e0ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e0ec:	4b28      	ldr	r3, [pc, #160]	@ (800e190 <prvInsertBlockIntoFreeList+0xac>)
 800e0ee:	60fb      	str	r3, [r7, #12]
 800e0f0:	e002      	b.n	800e0f8 <prvInsertBlockIntoFreeList+0x14>
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	60fb      	str	r3, [r7, #12]
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	687a      	ldr	r2, [r7, #4]
 800e0fe:	429a      	cmp	r2, r3
 800e100:	d8f7      	bhi.n	800e0f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	685b      	ldr	r3, [r3, #4]
 800e10a:	68ba      	ldr	r2, [r7, #8]
 800e10c:	4413      	add	r3, r2
 800e10e:	687a      	ldr	r2, [r7, #4]
 800e110:	429a      	cmp	r2, r3
 800e112:	d108      	bne.n	800e126 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	685a      	ldr	r2, [r3, #4]
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	685b      	ldr	r3, [r3, #4]
 800e11c:	441a      	add	r2, r3
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e122:	68fb      	ldr	r3, [r7, #12]
 800e124:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	685b      	ldr	r3, [r3, #4]
 800e12e:	68ba      	ldr	r2, [r7, #8]
 800e130:	441a      	add	r2, r3
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	429a      	cmp	r2, r3
 800e138:	d118      	bne.n	800e16c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	681a      	ldr	r2, [r3, #0]
 800e13e:	4b15      	ldr	r3, [pc, #84]	@ (800e194 <prvInsertBlockIntoFreeList+0xb0>)
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	429a      	cmp	r2, r3
 800e144:	d00d      	beq.n	800e162 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	685a      	ldr	r2, [r3, #4]
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	685b      	ldr	r3, [r3, #4]
 800e150:	441a      	add	r2, r3
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	681a      	ldr	r2, [r3, #0]
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	601a      	str	r2, [r3, #0]
 800e160:	e008      	b.n	800e174 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e162:	4b0c      	ldr	r3, [pc, #48]	@ (800e194 <prvInsertBlockIntoFreeList+0xb0>)
 800e164:	681a      	ldr	r2, [r3, #0]
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	601a      	str	r2, [r3, #0]
 800e16a:	e003      	b.n	800e174 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	681a      	ldr	r2, [r3, #0]
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e174:	68fa      	ldr	r2, [r7, #12]
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	429a      	cmp	r2, r3
 800e17a:	d002      	beq.n	800e182 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	687a      	ldr	r2, [r7, #4]
 800e180:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e182:	bf00      	nop
 800e184:	3714      	adds	r7, #20
 800e186:	46bd      	mov	sp, r7
 800e188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e18c:	4770      	bx	lr
 800e18e:	bf00      	nop
 800e190:	200034a0 	.word	0x200034a0
 800e194:	200034a8 	.word	0x200034a8

0800e198 <__assert_func>:
 800e198:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e19a:	4614      	mov	r4, r2
 800e19c:	461a      	mov	r2, r3
 800e19e:	4b09      	ldr	r3, [pc, #36]	@ (800e1c4 <__assert_func+0x2c>)
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	4605      	mov	r5, r0
 800e1a4:	68d8      	ldr	r0, [r3, #12]
 800e1a6:	b14c      	cbz	r4, 800e1bc <__assert_func+0x24>
 800e1a8:	4b07      	ldr	r3, [pc, #28]	@ (800e1c8 <__assert_func+0x30>)
 800e1aa:	9100      	str	r1, [sp, #0]
 800e1ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e1b0:	4906      	ldr	r1, [pc, #24]	@ (800e1cc <__assert_func+0x34>)
 800e1b2:	462b      	mov	r3, r5
 800e1b4:	f000 f8b2 	bl	800e31c <fiprintf>
 800e1b8:	f000 fbe1 	bl	800e97e <abort>
 800e1bc:	4b04      	ldr	r3, [pc, #16]	@ (800e1d0 <__assert_func+0x38>)
 800e1be:	461c      	mov	r4, r3
 800e1c0:	e7f3      	b.n	800e1aa <__assert_func+0x12>
 800e1c2:	bf00      	nop
 800e1c4:	20000028 	.word	0x20000028
 800e1c8:	08010d47 	.word	0x08010d47
 800e1cc:	08010d54 	.word	0x08010d54
 800e1d0:	08010d82 	.word	0x08010d82

0800e1d4 <std>:
 800e1d4:	2300      	movs	r3, #0
 800e1d6:	b510      	push	{r4, lr}
 800e1d8:	4604      	mov	r4, r0
 800e1da:	e9c0 3300 	strd	r3, r3, [r0]
 800e1de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e1e2:	6083      	str	r3, [r0, #8]
 800e1e4:	8181      	strh	r1, [r0, #12]
 800e1e6:	6643      	str	r3, [r0, #100]	@ 0x64
 800e1e8:	81c2      	strh	r2, [r0, #14]
 800e1ea:	6183      	str	r3, [r0, #24]
 800e1ec:	4619      	mov	r1, r3
 800e1ee:	2208      	movs	r2, #8
 800e1f0:	305c      	adds	r0, #92	@ 0x5c
 800e1f2:	f000 fa57 	bl	800e6a4 <memset>
 800e1f6:	4b0d      	ldr	r3, [pc, #52]	@ (800e22c <std+0x58>)
 800e1f8:	6263      	str	r3, [r4, #36]	@ 0x24
 800e1fa:	4b0d      	ldr	r3, [pc, #52]	@ (800e230 <std+0x5c>)
 800e1fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e1fe:	4b0d      	ldr	r3, [pc, #52]	@ (800e234 <std+0x60>)
 800e200:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e202:	4b0d      	ldr	r3, [pc, #52]	@ (800e238 <std+0x64>)
 800e204:	6323      	str	r3, [r4, #48]	@ 0x30
 800e206:	4b0d      	ldr	r3, [pc, #52]	@ (800e23c <std+0x68>)
 800e208:	6224      	str	r4, [r4, #32]
 800e20a:	429c      	cmp	r4, r3
 800e20c:	d006      	beq.n	800e21c <std+0x48>
 800e20e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e212:	4294      	cmp	r4, r2
 800e214:	d002      	beq.n	800e21c <std+0x48>
 800e216:	33d0      	adds	r3, #208	@ 0xd0
 800e218:	429c      	cmp	r4, r3
 800e21a:	d105      	bne.n	800e228 <std+0x54>
 800e21c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e220:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e224:	f000 bb9a 	b.w	800e95c <__retarget_lock_init_recursive>
 800e228:	bd10      	pop	{r4, pc}
 800e22a:	bf00      	nop
 800e22c:	0800e4a1 	.word	0x0800e4a1
 800e230:	0800e4c3 	.word	0x0800e4c3
 800e234:	0800e4fb 	.word	0x0800e4fb
 800e238:	0800e51f 	.word	0x0800e51f
 800e23c:	200034c0 	.word	0x200034c0

0800e240 <stdio_exit_handler>:
 800e240:	4a02      	ldr	r2, [pc, #8]	@ (800e24c <stdio_exit_handler+0xc>)
 800e242:	4903      	ldr	r1, [pc, #12]	@ (800e250 <stdio_exit_handler+0x10>)
 800e244:	4803      	ldr	r0, [pc, #12]	@ (800e254 <stdio_exit_handler+0x14>)
 800e246:	f000 b87b 	b.w	800e340 <_fwalk_sglue>
 800e24a:	bf00      	nop
 800e24c:	2000001c 	.word	0x2000001c
 800e250:	0800f4e1 	.word	0x0800f4e1
 800e254:	2000002c 	.word	0x2000002c

0800e258 <cleanup_stdio>:
 800e258:	6841      	ldr	r1, [r0, #4]
 800e25a:	4b0c      	ldr	r3, [pc, #48]	@ (800e28c <cleanup_stdio+0x34>)
 800e25c:	4299      	cmp	r1, r3
 800e25e:	b510      	push	{r4, lr}
 800e260:	4604      	mov	r4, r0
 800e262:	d001      	beq.n	800e268 <cleanup_stdio+0x10>
 800e264:	f001 f93c 	bl	800f4e0 <_fflush_r>
 800e268:	68a1      	ldr	r1, [r4, #8]
 800e26a:	4b09      	ldr	r3, [pc, #36]	@ (800e290 <cleanup_stdio+0x38>)
 800e26c:	4299      	cmp	r1, r3
 800e26e:	d002      	beq.n	800e276 <cleanup_stdio+0x1e>
 800e270:	4620      	mov	r0, r4
 800e272:	f001 f935 	bl	800f4e0 <_fflush_r>
 800e276:	68e1      	ldr	r1, [r4, #12]
 800e278:	4b06      	ldr	r3, [pc, #24]	@ (800e294 <cleanup_stdio+0x3c>)
 800e27a:	4299      	cmp	r1, r3
 800e27c:	d004      	beq.n	800e288 <cleanup_stdio+0x30>
 800e27e:	4620      	mov	r0, r4
 800e280:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e284:	f001 b92c 	b.w	800f4e0 <_fflush_r>
 800e288:	bd10      	pop	{r4, pc}
 800e28a:	bf00      	nop
 800e28c:	200034c0 	.word	0x200034c0
 800e290:	20003528 	.word	0x20003528
 800e294:	20003590 	.word	0x20003590

0800e298 <global_stdio_init.part.0>:
 800e298:	b510      	push	{r4, lr}
 800e29a:	4b0b      	ldr	r3, [pc, #44]	@ (800e2c8 <global_stdio_init.part.0+0x30>)
 800e29c:	4c0b      	ldr	r4, [pc, #44]	@ (800e2cc <global_stdio_init.part.0+0x34>)
 800e29e:	4a0c      	ldr	r2, [pc, #48]	@ (800e2d0 <global_stdio_init.part.0+0x38>)
 800e2a0:	601a      	str	r2, [r3, #0]
 800e2a2:	4620      	mov	r0, r4
 800e2a4:	2200      	movs	r2, #0
 800e2a6:	2104      	movs	r1, #4
 800e2a8:	f7ff ff94 	bl	800e1d4 <std>
 800e2ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e2b0:	2201      	movs	r2, #1
 800e2b2:	2109      	movs	r1, #9
 800e2b4:	f7ff ff8e 	bl	800e1d4 <std>
 800e2b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e2bc:	2202      	movs	r2, #2
 800e2be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e2c2:	2112      	movs	r1, #18
 800e2c4:	f7ff bf86 	b.w	800e1d4 <std>
 800e2c8:	200035f8 	.word	0x200035f8
 800e2cc:	200034c0 	.word	0x200034c0
 800e2d0:	0800e241 	.word	0x0800e241

0800e2d4 <__sfp_lock_acquire>:
 800e2d4:	4801      	ldr	r0, [pc, #4]	@ (800e2dc <__sfp_lock_acquire+0x8>)
 800e2d6:	f000 bb42 	b.w	800e95e <__retarget_lock_acquire_recursive>
 800e2da:	bf00      	nop
 800e2dc:	20003601 	.word	0x20003601

0800e2e0 <__sfp_lock_release>:
 800e2e0:	4801      	ldr	r0, [pc, #4]	@ (800e2e8 <__sfp_lock_release+0x8>)
 800e2e2:	f000 bb3d 	b.w	800e960 <__retarget_lock_release_recursive>
 800e2e6:	bf00      	nop
 800e2e8:	20003601 	.word	0x20003601

0800e2ec <__sinit>:
 800e2ec:	b510      	push	{r4, lr}
 800e2ee:	4604      	mov	r4, r0
 800e2f0:	f7ff fff0 	bl	800e2d4 <__sfp_lock_acquire>
 800e2f4:	6a23      	ldr	r3, [r4, #32]
 800e2f6:	b11b      	cbz	r3, 800e300 <__sinit+0x14>
 800e2f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e2fc:	f7ff bff0 	b.w	800e2e0 <__sfp_lock_release>
 800e300:	4b04      	ldr	r3, [pc, #16]	@ (800e314 <__sinit+0x28>)
 800e302:	6223      	str	r3, [r4, #32]
 800e304:	4b04      	ldr	r3, [pc, #16]	@ (800e318 <__sinit+0x2c>)
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d1f5      	bne.n	800e2f8 <__sinit+0xc>
 800e30c:	f7ff ffc4 	bl	800e298 <global_stdio_init.part.0>
 800e310:	e7f2      	b.n	800e2f8 <__sinit+0xc>
 800e312:	bf00      	nop
 800e314:	0800e259 	.word	0x0800e259
 800e318:	200035f8 	.word	0x200035f8

0800e31c <fiprintf>:
 800e31c:	b40e      	push	{r1, r2, r3}
 800e31e:	b503      	push	{r0, r1, lr}
 800e320:	4601      	mov	r1, r0
 800e322:	ab03      	add	r3, sp, #12
 800e324:	4805      	ldr	r0, [pc, #20]	@ (800e33c <fiprintf+0x20>)
 800e326:	f853 2b04 	ldr.w	r2, [r3], #4
 800e32a:	6800      	ldr	r0, [r0, #0]
 800e32c:	9301      	str	r3, [sp, #4]
 800e32e:	f000 fdaf 	bl	800ee90 <_vfiprintf_r>
 800e332:	b002      	add	sp, #8
 800e334:	f85d eb04 	ldr.w	lr, [sp], #4
 800e338:	b003      	add	sp, #12
 800e33a:	4770      	bx	lr
 800e33c:	20000028 	.word	0x20000028

0800e340 <_fwalk_sglue>:
 800e340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e344:	4607      	mov	r7, r0
 800e346:	4688      	mov	r8, r1
 800e348:	4614      	mov	r4, r2
 800e34a:	2600      	movs	r6, #0
 800e34c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e350:	f1b9 0901 	subs.w	r9, r9, #1
 800e354:	d505      	bpl.n	800e362 <_fwalk_sglue+0x22>
 800e356:	6824      	ldr	r4, [r4, #0]
 800e358:	2c00      	cmp	r4, #0
 800e35a:	d1f7      	bne.n	800e34c <_fwalk_sglue+0xc>
 800e35c:	4630      	mov	r0, r6
 800e35e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e362:	89ab      	ldrh	r3, [r5, #12]
 800e364:	2b01      	cmp	r3, #1
 800e366:	d907      	bls.n	800e378 <_fwalk_sglue+0x38>
 800e368:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e36c:	3301      	adds	r3, #1
 800e36e:	d003      	beq.n	800e378 <_fwalk_sglue+0x38>
 800e370:	4629      	mov	r1, r5
 800e372:	4638      	mov	r0, r7
 800e374:	47c0      	blx	r8
 800e376:	4306      	orrs	r6, r0
 800e378:	3568      	adds	r5, #104	@ 0x68
 800e37a:	e7e9      	b.n	800e350 <_fwalk_sglue+0x10>

0800e37c <iprintf>:
 800e37c:	b40f      	push	{r0, r1, r2, r3}
 800e37e:	b507      	push	{r0, r1, r2, lr}
 800e380:	4906      	ldr	r1, [pc, #24]	@ (800e39c <iprintf+0x20>)
 800e382:	ab04      	add	r3, sp, #16
 800e384:	6808      	ldr	r0, [r1, #0]
 800e386:	f853 2b04 	ldr.w	r2, [r3], #4
 800e38a:	6881      	ldr	r1, [r0, #8]
 800e38c:	9301      	str	r3, [sp, #4]
 800e38e:	f000 fd7f 	bl	800ee90 <_vfiprintf_r>
 800e392:	b003      	add	sp, #12
 800e394:	f85d eb04 	ldr.w	lr, [sp], #4
 800e398:	b004      	add	sp, #16
 800e39a:	4770      	bx	lr
 800e39c:	20000028 	.word	0x20000028

0800e3a0 <_puts_r>:
 800e3a0:	6a03      	ldr	r3, [r0, #32]
 800e3a2:	b570      	push	{r4, r5, r6, lr}
 800e3a4:	6884      	ldr	r4, [r0, #8]
 800e3a6:	4605      	mov	r5, r0
 800e3a8:	460e      	mov	r6, r1
 800e3aa:	b90b      	cbnz	r3, 800e3b0 <_puts_r+0x10>
 800e3ac:	f7ff ff9e 	bl	800e2ec <__sinit>
 800e3b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e3b2:	07db      	lsls	r3, r3, #31
 800e3b4:	d405      	bmi.n	800e3c2 <_puts_r+0x22>
 800e3b6:	89a3      	ldrh	r3, [r4, #12]
 800e3b8:	0598      	lsls	r0, r3, #22
 800e3ba:	d402      	bmi.n	800e3c2 <_puts_r+0x22>
 800e3bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e3be:	f000 face 	bl	800e95e <__retarget_lock_acquire_recursive>
 800e3c2:	89a3      	ldrh	r3, [r4, #12]
 800e3c4:	0719      	lsls	r1, r3, #28
 800e3c6:	d502      	bpl.n	800e3ce <_puts_r+0x2e>
 800e3c8:	6923      	ldr	r3, [r4, #16]
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d135      	bne.n	800e43a <_puts_r+0x9a>
 800e3ce:	4621      	mov	r1, r4
 800e3d0:	4628      	mov	r0, r5
 800e3d2:	f000 f8e7 	bl	800e5a4 <__swsetup_r>
 800e3d6:	b380      	cbz	r0, 800e43a <_puts_r+0x9a>
 800e3d8:	f04f 35ff 	mov.w	r5, #4294967295
 800e3dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e3de:	07da      	lsls	r2, r3, #31
 800e3e0:	d405      	bmi.n	800e3ee <_puts_r+0x4e>
 800e3e2:	89a3      	ldrh	r3, [r4, #12]
 800e3e4:	059b      	lsls	r3, r3, #22
 800e3e6:	d402      	bmi.n	800e3ee <_puts_r+0x4e>
 800e3e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e3ea:	f000 fab9 	bl	800e960 <__retarget_lock_release_recursive>
 800e3ee:	4628      	mov	r0, r5
 800e3f0:	bd70      	pop	{r4, r5, r6, pc}
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	da04      	bge.n	800e400 <_puts_r+0x60>
 800e3f6:	69a2      	ldr	r2, [r4, #24]
 800e3f8:	429a      	cmp	r2, r3
 800e3fa:	dc17      	bgt.n	800e42c <_puts_r+0x8c>
 800e3fc:	290a      	cmp	r1, #10
 800e3fe:	d015      	beq.n	800e42c <_puts_r+0x8c>
 800e400:	6823      	ldr	r3, [r4, #0]
 800e402:	1c5a      	adds	r2, r3, #1
 800e404:	6022      	str	r2, [r4, #0]
 800e406:	7019      	strb	r1, [r3, #0]
 800e408:	68a3      	ldr	r3, [r4, #8]
 800e40a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e40e:	3b01      	subs	r3, #1
 800e410:	60a3      	str	r3, [r4, #8]
 800e412:	2900      	cmp	r1, #0
 800e414:	d1ed      	bne.n	800e3f2 <_puts_r+0x52>
 800e416:	2b00      	cmp	r3, #0
 800e418:	da11      	bge.n	800e43e <_puts_r+0x9e>
 800e41a:	4622      	mov	r2, r4
 800e41c:	210a      	movs	r1, #10
 800e41e:	4628      	mov	r0, r5
 800e420:	f000 f881 	bl	800e526 <__swbuf_r>
 800e424:	3001      	adds	r0, #1
 800e426:	d0d7      	beq.n	800e3d8 <_puts_r+0x38>
 800e428:	250a      	movs	r5, #10
 800e42a:	e7d7      	b.n	800e3dc <_puts_r+0x3c>
 800e42c:	4622      	mov	r2, r4
 800e42e:	4628      	mov	r0, r5
 800e430:	f000 f879 	bl	800e526 <__swbuf_r>
 800e434:	3001      	adds	r0, #1
 800e436:	d1e7      	bne.n	800e408 <_puts_r+0x68>
 800e438:	e7ce      	b.n	800e3d8 <_puts_r+0x38>
 800e43a:	3e01      	subs	r6, #1
 800e43c:	e7e4      	b.n	800e408 <_puts_r+0x68>
 800e43e:	6823      	ldr	r3, [r4, #0]
 800e440:	1c5a      	adds	r2, r3, #1
 800e442:	6022      	str	r2, [r4, #0]
 800e444:	220a      	movs	r2, #10
 800e446:	701a      	strb	r2, [r3, #0]
 800e448:	e7ee      	b.n	800e428 <_puts_r+0x88>
	...

0800e44c <puts>:
 800e44c:	4b02      	ldr	r3, [pc, #8]	@ (800e458 <puts+0xc>)
 800e44e:	4601      	mov	r1, r0
 800e450:	6818      	ldr	r0, [r3, #0]
 800e452:	f7ff bfa5 	b.w	800e3a0 <_puts_r>
 800e456:	bf00      	nop
 800e458:	20000028 	.word	0x20000028

0800e45c <siprintf>:
 800e45c:	b40e      	push	{r1, r2, r3}
 800e45e:	b510      	push	{r4, lr}
 800e460:	b09d      	sub	sp, #116	@ 0x74
 800e462:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e464:	9002      	str	r0, [sp, #8]
 800e466:	9006      	str	r0, [sp, #24]
 800e468:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e46c:	480a      	ldr	r0, [pc, #40]	@ (800e498 <siprintf+0x3c>)
 800e46e:	9107      	str	r1, [sp, #28]
 800e470:	9104      	str	r1, [sp, #16]
 800e472:	490a      	ldr	r1, [pc, #40]	@ (800e49c <siprintf+0x40>)
 800e474:	f853 2b04 	ldr.w	r2, [r3], #4
 800e478:	9105      	str	r1, [sp, #20]
 800e47a:	2400      	movs	r4, #0
 800e47c:	a902      	add	r1, sp, #8
 800e47e:	6800      	ldr	r0, [r0, #0]
 800e480:	9301      	str	r3, [sp, #4]
 800e482:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e484:	f000 fbde 	bl	800ec44 <_svfiprintf_r>
 800e488:	9b02      	ldr	r3, [sp, #8]
 800e48a:	701c      	strb	r4, [r3, #0]
 800e48c:	b01d      	add	sp, #116	@ 0x74
 800e48e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e492:	b003      	add	sp, #12
 800e494:	4770      	bx	lr
 800e496:	bf00      	nop
 800e498:	20000028 	.word	0x20000028
 800e49c:	ffff0208 	.word	0xffff0208

0800e4a0 <__sread>:
 800e4a0:	b510      	push	{r4, lr}
 800e4a2:	460c      	mov	r4, r1
 800e4a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e4a8:	f000 fa0a 	bl	800e8c0 <_read_r>
 800e4ac:	2800      	cmp	r0, #0
 800e4ae:	bfab      	itete	ge
 800e4b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e4b2:	89a3      	ldrhlt	r3, [r4, #12]
 800e4b4:	181b      	addge	r3, r3, r0
 800e4b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e4ba:	bfac      	ite	ge
 800e4bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e4be:	81a3      	strhlt	r3, [r4, #12]
 800e4c0:	bd10      	pop	{r4, pc}

0800e4c2 <__swrite>:
 800e4c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e4c6:	461f      	mov	r7, r3
 800e4c8:	898b      	ldrh	r3, [r1, #12]
 800e4ca:	05db      	lsls	r3, r3, #23
 800e4cc:	4605      	mov	r5, r0
 800e4ce:	460c      	mov	r4, r1
 800e4d0:	4616      	mov	r6, r2
 800e4d2:	d505      	bpl.n	800e4e0 <__swrite+0x1e>
 800e4d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e4d8:	2302      	movs	r3, #2
 800e4da:	2200      	movs	r2, #0
 800e4dc:	f000 f9de 	bl	800e89c <_lseek_r>
 800e4e0:	89a3      	ldrh	r3, [r4, #12]
 800e4e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e4e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e4ea:	81a3      	strh	r3, [r4, #12]
 800e4ec:	4632      	mov	r2, r6
 800e4ee:	463b      	mov	r3, r7
 800e4f0:	4628      	mov	r0, r5
 800e4f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e4f6:	f000 b9f5 	b.w	800e8e4 <_write_r>

0800e4fa <__sseek>:
 800e4fa:	b510      	push	{r4, lr}
 800e4fc:	460c      	mov	r4, r1
 800e4fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e502:	f000 f9cb 	bl	800e89c <_lseek_r>
 800e506:	1c43      	adds	r3, r0, #1
 800e508:	89a3      	ldrh	r3, [r4, #12]
 800e50a:	bf15      	itete	ne
 800e50c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e50e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e512:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e516:	81a3      	strheq	r3, [r4, #12]
 800e518:	bf18      	it	ne
 800e51a:	81a3      	strhne	r3, [r4, #12]
 800e51c:	bd10      	pop	{r4, pc}

0800e51e <__sclose>:
 800e51e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e522:	f000 b94d 	b.w	800e7c0 <_close_r>

0800e526 <__swbuf_r>:
 800e526:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e528:	460e      	mov	r6, r1
 800e52a:	4614      	mov	r4, r2
 800e52c:	4605      	mov	r5, r0
 800e52e:	b118      	cbz	r0, 800e538 <__swbuf_r+0x12>
 800e530:	6a03      	ldr	r3, [r0, #32]
 800e532:	b90b      	cbnz	r3, 800e538 <__swbuf_r+0x12>
 800e534:	f7ff feda 	bl	800e2ec <__sinit>
 800e538:	69a3      	ldr	r3, [r4, #24]
 800e53a:	60a3      	str	r3, [r4, #8]
 800e53c:	89a3      	ldrh	r3, [r4, #12]
 800e53e:	071a      	lsls	r2, r3, #28
 800e540:	d501      	bpl.n	800e546 <__swbuf_r+0x20>
 800e542:	6923      	ldr	r3, [r4, #16]
 800e544:	b943      	cbnz	r3, 800e558 <__swbuf_r+0x32>
 800e546:	4621      	mov	r1, r4
 800e548:	4628      	mov	r0, r5
 800e54a:	f000 f82b 	bl	800e5a4 <__swsetup_r>
 800e54e:	b118      	cbz	r0, 800e558 <__swbuf_r+0x32>
 800e550:	f04f 37ff 	mov.w	r7, #4294967295
 800e554:	4638      	mov	r0, r7
 800e556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e558:	6823      	ldr	r3, [r4, #0]
 800e55a:	6922      	ldr	r2, [r4, #16]
 800e55c:	1a98      	subs	r0, r3, r2
 800e55e:	6963      	ldr	r3, [r4, #20]
 800e560:	b2f6      	uxtb	r6, r6
 800e562:	4283      	cmp	r3, r0
 800e564:	4637      	mov	r7, r6
 800e566:	dc05      	bgt.n	800e574 <__swbuf_r+0x4e>
 800e568:	4621      	mov	r1, r4
 800e56a:	4628      	mov	r0, r5
 800e56c:	f000 ffb8 	bl	800f4e0 <_fflush_r>
 800e570:	2800      	cmp	r0, #0
 800e572:	d1ed      	bne.n	800e550 <__swbuf_r+0x2a>
 800e574:	68a3      	ldr	r3, [r4, #8]
 800e576:	3b01      	subs	r3, #1
 800e578:	60a3      	str	r3, [r4, #8]
 800e57a:	6823      	ldr	r3, [r4, #0]
 800e57c:	1c5a      	adds	r2, r3, #1
 800e57e:	6022      	str	r2, [r4, #0]
 800e580:	701e      	strb	r6, [r3, #0]
 800e582:	6962      	ldr	r2, [r4, #20]
 800e584:	1c43      	adds	r3, r0, #1
 800e586:	429a      	cmp	r2, r3
 800e588:	d004      	beq.n	800e594 <__swbuf_r+0x6e>
 800e58a:	89a3      	ldrh	r3, [r4, #12]
 800e58c:	07db      	lsls	r3, r3, #31
 800e58e:	d5e1      	bpl.n	800e554 <__swbuf_r+0x2e>
 800e590:	2e0a      	cmp	r6, #10
 800e592:	d1df      	bne.n	800e554 <__swbuf_r+0x2e>
 800e594:	4621      	mov	r1, r4
 800e596:	4628      	mov	r0, r5
 800e598:	f000 ffa2 	bl	800f4e0 <_fflush_r>
 800e59c:	2800      	cmp	r0, #0
 800e59e:	d0d9      	beq.n	800e554 <__swbuf_r+0x2e>
 800e5a0:	e7d6      	b.n	800e550 <__swbuf_r+0x2a>
	...

0800e5a4 <__swsetup_r>:
 800e5a4:	b538      	push	{r3, r4, r5, lr}
 800e5a6:	4b29      	ldr	r3, [pc, #164]	@ (800e64c <__swsetup_r+0xa8>)
 800e5a8:	4605      	mov	r5, r0
 800e5aa:	6818      	ldr	r0, [r3, #0]
 800e5ac:	460c      	mov	r4, r1
 800e5ae:	b118      	cbz	r0, 800e5b8 <__swsetup_r+0x14>
 800e5b0:	6a03      	ldr	r3, [r0, #32]
 800e5b2:	b90b      	cbnz	r3, 800e5b8 <__swsetup_r+0x14>
 800e5b4:	f7ff fe9a 	bl	800e2ec <__sinit>
 800e5b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e5bc:	0719      	lsls	r1, r3, #28
 800e5be:	d422      	bmi.n	800e606 <__swsetup_r+0x62>
 800e5c0:	06da      	lsls	r2, r3, #27
 800e5c2:	d407      	bmi.n	800e5d4 <__swsetup_r+0x30>
 800e5c4:	2209      	movs	r2, #9
 800e5c6:	602a      	str	r2, [r5, #0]
 800e5c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e5cc:	81a3      	strh	r3, [r4, #12]
 800e5ce:	f04f 30ff 	mov.w	r0, #4294967295
 800e5d2:	e033      	b.n	800e63c <__swsetup_r+0x98>
 800e5d4:	0758      	lsls	r0, r3, #29
 800e5d6:	d512      	bpl.n	800e5fe <__swsetup_r+0x5a>
 800e5d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e5da:	b141      	cbz	r1, 800e5ee <__swsetup_r+0x4a>
 800e5dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e5e0:	4299      	cmp	r1, r3
 800e5e2:	d002      	beq.n	800e5ea <__swsetup_r+0x46>
 800e5e4:	4628      	mov	r0, r5
 800e5e6:	f000 f9d1 	bl	800e98c <_free_r>
 800e5ea:	2300      	movs	r3, #0
 800e5ec:	6363      	str	r3, [r4, #52]	@ 0x34
 800e5ee:	89a3      	ldrh	r3, [r4, #12]
 800e5f0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e5f4:	81a3      	strh	r3, [r4, #12]
 800e5f6:	2300      	movs	r3, #0
 800e5f8:	6063      	str	r3, [r4, #4]
 800e5fa:	6923      	ldr	r3, [r4, #16]
 800e5fc:	6023      	str	r3, [r4, #0]
 800e5fe:	89a3      	ldrh	r3, [r4, #12]
 800e600:	f043 0308 	orr.w	r3, r3, #8
 800e604:	81a3      	strh	r3, [r4, #12]
 800e606:	6923      	ldr	r3, [r4, #16]
 800e608:	b94b      	cbnz	r3, 800e61e <__swsetup_r+0x7a>
 800e60a:	89a3      	ldrh	r3, [r4, #12]
 800e60c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e610:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e614:	d003      	beq.n	800e61e <__swsetup_r+0x7a>
 800e616:	4621      	mov	r1, r4
 800e618:	4628      	mov	r0, r5
 800e61a:	f000 ffaf 	bl	800f57c <__smakebuf_r>
 800e61e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e622:	f013 0201 	ands.w	r2, r3, #1
 800e626:	d00a      	beq.n	800e63e <__swsetup_r+0x9a>
 800e628:	2200      	movs	r2, #0
 800e62a:	60a2      	str	r2, [r4, #8]
 800e62c:	6962      	ldr	r2, [r4, #20]
 800e62e:	4252      	negs	r2, r2
 800e630:	61a2      	str	r2, [r4, #24]
 800e632:	6922      	ldr	r2, [r4, #16]
 800e634:	b942      	cbnz	r2, 800e648 <__swsetup_r+0xa4>
 800e636:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e63a:	d1c5      	bne.n	800e5c8 <__swsetup_r+0x24>
 800e63c:	bd38      	pop	{r3, r4, r5, pc}
 800e63e:	0799      	lsls	r1, r3, #30
 800e640:	bf58      	it	pl
 800e642:	6962      	ldrpl	r2, [r4, #20]
 800e644:	60a2      	str	r2, [r4, #8]
 800e646:	e7f4      	b.n	800e632 <__swsetup_r+0x8e>
 800e648:	2000      	movs	r0, #0
 800e64a:	e7f7      	b.n	800e63c <__swsetup_r+0x98>
 800e64c:	20000028 	.word	0x20000028

0800e650 <memcmp>:
 800e650:	b510      	push	{r4, lr}
 800e652:	3901      	subs	r1, #1
 800e654:	4402      	add	r2, r0
 800e656:	4290      	cmp	r0, r2
 800e658:	d101      	bne.n	800e65e <memcmp+0xe>
 800e65a:	2000      	movs	r0, #0
 800e65c:	e005      	b.n	800e66a <memcmp+0x1a>
 800e65e:	7803      	ldrb	r3, [r0, #0]
 800e660:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e664:	42a3      	cmp	r3, r4
 800e666:	d001      	beq.n	800e66c <memcmp+0x1c>
 800e668:	1b18      	subs	r0, r3, r4
 800e66a:	bd10      	pop	{r4, pc}
 800e66c:	3001      	adds	r0, #1
 800e66e:	e7f2      	b.n	800e656 <memcmp+0x6>

0800e670 <memmove>:
 800e670:	4288      	cmp	r0, r1
 800e672:	b510      	push	{r4, lr}
 800e674:	eb01 0402 	add.w	r4, r1, r2
 800e678:	d902      	bls.n	800e680 <memmove+0x10>
 800e67a:	4284      	cmp	r4, r0
 800e67c:	4623      	mov	r3, r4
 800e67e:	d807      	bhi.n	800e690 <memmove+0x20>
 800e680:	1e43      	subs	r3, r0, #1
 800e682:	42a1      	cmp	r1, r4
 800e684:	d008      	beq.n	800e698 <memmove+0x28>
 800e686:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e68a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e68e:	e7f8      	b.n	800e682 <memmove+0x12>
 800e690:	4402      	add	r2, r0
 800e692:	4601      	mov	r1, r0
 800e694:	428a      	cmp	r2, r1
 800e696:	d100      	bne.n	800e69a <memmove+0x2a>
 800e698:	bd10      	pop	{r4, pc}
 800e69a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e69e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e6a2:	e7f7      	b.n	800e694 <memmove+0x24>

0800e6a4 <memset>:
 800e6a4:	4402      	add	r2, r0
 800e6a6:	4603      	mov	r3, r0
 800e6a8:	4293      	cmp	r3, r2
 800e6aa:	d100      	bne.n	800e6ae <memset+0xa>
 800e6ac:	4770      	bx	lr
 800e6ae:	f803 1b01 	strb.w	r1, [r3], #1
 800e6b2:	e7f9      	b.n	800e6a8 <memset+0x4>

0800e6b4 <strncpy>:
 800e6b4:	b510      	push	{r4, lr}
 800e6b6:	3901      	subs	r1, #1
 800e6b8:	4603      	mov	r3, r0
 800e6ba:	b132      	cbz	r2, 800e6ca <strncpy+0x16>
 800e6bc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e6c0:	f803 4b01 	strb.w	r4, [r3], #1
 800e6c4:	3a01      	subs	r2, #1
 800e6c6:	2c00      	cmp	r4, #0
 800e6c8:	d1f7      	bne.n	800e6ba <strncpy+0x6>
 800e6ca:	441a      	add	r2, r3
 800e6cc:	2100      	movs	r1, #0
 800e6ce:	4293      	cmp	r3, r2
 800e6d0:	d100      	bne.n	800e6d4 <strncpy+0x20>
 800e6d2:	bd10      	pop	{r4, pc}
 800e6d4:	f803 1b01 	strb.w	r1, [r3], #1
 800e6d8:	e7f9      	b.n	800e6ce <strncpy+0x1a>
	...

0800e6dc <strtok>:
 800e6dc:	4b16      	ldr	r3, [pc, #88]	@ (800e738 <strtok+0x5c>)
 800e6de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e6e2:	681f      	ldr	r7, [r3, #0]
 800e6e4:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800e6e6:	4605      	mov	r5, r0
 800e6e8:	460e      	mov	r6, r1
 800e6ea:	b9ec      	cbnz	r4, 800e728 <strtok+0x4c>
 800e6ec:	2050      	movs	r0, #80	@ 0x50
 800e6ee:	f000 f997 	bl	800ea20 <malloc>
 800e6f2:	4602      	mov	r2, r0
 800e6f4:	6478      	str	r0, [r7, #68]	@ 0x44
 800e6f6:	b920      	cbnz	r0, 800e702 <strtok+0x26>
 800e6f8:	4b10      	ldr	r3, [pc, #64]	@ (800e73c <strtok+0x60>)
 800e6fa:	4811      	ldr	r0, [pc, #68]	@ (800e740 <strtok+0x64>)
 800e6fc:	215b      	movs	r1, #91	@ 0x5b
 800e6fe:	f7ff fd4b 	bl	800e198 <__assert_func>
 800e702:	e9c0 4400 	strd	r4, r4, [r0]
 800e706:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800e70a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800e70e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800e712:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800e716:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800e71a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800e71e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800e722:	6184      	str	r4, [r0, #24]
 800e724:	7704      	strb	r4, [r0, #28]
 800e726:	6244      	str	r4, [r0, #36]	@ 0x24
 800e728:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e72a:	4631      	mov	r1, r6
 800e72c:	4628      	mov	r0, r5
 800e72e:	2301      	movs	r3, #1
 800e730:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e734:	f000 b806 	b.w	800e744 <__strtok_r>
 800e738:	20000028 	.word	0x20000028
 800e73c:	08010d83 	.word	0x08010d83
 800e740:	08010d9a 	.word	0x08010d9a

0800e744 <__strtok_r>:
 800e744:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e746:	4604      	mov	r4, r0
 800e748:	b908      	cbnz	r0, 800e74e <__strtok_r+0xa>
 800e74a:	6814      	ldr	r4, [r2, #0]
 800e74c:	b144      	cbz	r4, 800e760 <__strtok_r+0x1c>
 800e74e:	4620      	mov	r0, r4
 800e750:	f814 5b01 	ldrb.w	r5, [r4], #1
 800e754:	460f      	mov	r7, r1
 800e756:	f817 6b01 	ldrb.w	r6, [r7], #1
 800e75a:	b91e      	cbnz	r6, 800e764 <__strtok_r+0x20>
 800e75c:	b965      	cbnz	r5, 800e778 <__strtok_r+0x34>
 800e75e:	6015      	str	r5, [r2, #0]
 800e760:	2000      	movs	r0, #0
 800e762:	e005      	b.n	800e770 <__strtok_r+0x2c>
 800e764:	42b5      	cmp	r5, r6
 800e766:	d1f6      	bne.n	800e756 <__strtok_r+0x12>
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d1f0      	bne.n	800e74e <__strtok_r+0xa>
 800e76c:	6014      	str	r4, [r2, #0]
 800e76e:	7003      	strb	r3, [r0, #0]
 800e770:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e772:	461c      	mov	r4, r3
 800e774:	e00c      	b.n	800e790 <__strtok_r+0x4c>
 800e776:	b91d      	cbnz	r5, 800e780 <__strtok_r+0x3c>
 800e778:	4627      	mov	r7, r4
 800e77a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e77e:	460e      	mov	r6, r1
 800e780:	f816 5b01 	ldrb.w	r5, [r6], #1
 800e784:	42ab      	cmp	r3, r5
 800e786:	d1f6      	bne.n	800e776 <__strtok_r+0x32>
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d0f2      	beq.n	800e772 <__strtok_r+0x2e>
 800e78c:	2300      	movs	r3, #0
 800e78e:	703b      	strb	r3, [r7, #0]
 800e790:	6014      	str	r4, [r2, #0]
 800e792:	e7ed      	b.n	800e770 <__strtok_r+0x2c>

0800e794 <strstr>:
 800e794:	780a      	ldrb	r2, [r1, #0]
 800e796:	b570      	push	{r4, r5, r6, lr}
 800e798:	b96a      	cbnz	r2, 800e7b6 <strstr+0x22>
 800e79a:	bd70      	pop	{r4, r5, r6, pc}
 800e79c:	429a      	cmp	r2, r3
 800e79e:	d109      	bne.n	800e7b4 <strstr+0x20>
 800e7a0:	460c      	mov	r4, r1
 800e7a2:	4605      	mov	r5, r0
 800e7a4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d0f6      	beq.n	800e79a <strstr+0x6>
 800e7ac:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800e7b0:	429e      	cmp	r6, r3
 800e7b2:	d0f7      	beq.n	800e7a4 <strstr+0x10>
 800e7b4:	3001      	adds	r0, #1
 800e7b6:	7803      	ldrb	r3, [r0, #0]
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d1ef      	bne.n	800e79c <strstr+0x8>
 800e7bc:	4618      	mov	r0, r3
 800e7be:	e7ec      	b.n	800e79a <strstr+0x6>

0800e7c0 <_close_r>:
 800e7c0:	b538      	push	{r3, r4, r5, lr}
 800e7c2:	4d06      	ldr	r5, [pc, #24]	@ (800e7dc <_close_r+0x1c>)
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	4604      	mov	r4, r0
 800e7c8:	4608      	mov	r0, r1
 800e7ca:	602b      	str	r3, [r5, #0]
 800e7cc:	f7f3 f9ac 	bl	8001b28 <_close>
 800e7d0:	1c43      	adds	r3, r0, #1
 800e7d2:	d102      	bne.n	800e7da <_close_r+0x1a>
 800e7d4:	682b      	ldr	r3, [r5, #0]
 800e7d6:	b103      	cbz	r3, 800e7da <_close_r+0x1a>
 800e7d8:	6023      	str	r3, [r4, #0]
 800e7da:	bd38      	pop	{r3, r4, r5, pc}
 800e7dc:	200035fc 	.word	0x200035fc

0800e7e0 <_reclaim_reent>:
 800e7e0:	4b2d      	ldr	r3, [pc, #180]	@ (800e898 <_reclaim_reent+0xb8>)
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	4283      	cmp	r3, r0
 800e7e6:	b570      	push	{r4, r5, r6, lr}
 800e7e8:	4604      	mov	r4, r0
 800e7ea:	d053      	beq.n	800e894 <_reclaim_reent+0xb4>
 800e7ec:	69c3      	ldr	r3, [r0, #28]
 800e7ee:	b31b      	cbz	r3, 800e838 <_reclaim_reent+0x58>
 800e7f0:	68db      	ldr	r3, [r3, #12]
 800e7f2:	b163      	cbz	r3, 800e80e <_reclaim_reent+0x2e>
 800e7f4:	2500      	movs	r5, #0
 800e7f6:	69e3      	ldr	r3, [r4, #28]
 800e7f8:	68db      	ldr	r3, [r3, #12]
 800e7fa:	5959      	ldr	r1, [r3, r5]
 800e7fc:	b9b1      	cbnz	r1, 800e82c <_reclaim_reent+0x4c>
 800e7fe:	3504      	adds	r5, #4
 800e800:	2d80      	cmp	r5, #128	@ 0x80
 800e802:	d1f8      	bne.n	800e7f6 <_reclaim_reent+0x16>
 800e804:	69e3      	ldr	r3, [r4, #28]
 800e806:	4620      	mov	r0, r4
 800e808:	68d9      	ldr	r1, [r3, #12]
 800e80a:	f000 f8bf 	bl	800e98c <_free_r>
 800e80e:	69e3      	ldr	r3, [r4, #28]
 800e810:	6819      	ldr	r1, [r3, #0]
 800e812:	b111      	cbz	r1, 800e81a <_reclaim_reent+0x3a>
 800e814:	4620      	mov	r0, r4
 800e816:	f000 f8b9 	bl	800e98c <_free_r>
 800e81a:	69e3      	ldr	r3, [r4, #28]
 800e81c:	689d      	ldr	r5, [r3, #8]
 800e81e:	b15d      	cbz	r5, 800e838 <_reclaim_reent+0x58>
 800e820:	4629      	mov	r1, r5
 800e822:	4620      	mov	r0, r4
 800e824:	682d      	ldr	r5, [r5, #0]
 800e826:	f000 f8b1 	bl	800e98c <_free_r>
 800e82a:	e7f8      	b.n	800e81e <_reclaim_reent+0x3e>
 800e82c:	680e      	ldr	r6, [r1, #0]
 800e82e:	4620      	mov	r0, r4
 800e830:	f000 f8ac 	bl	800e98c <_free_r>
 800e834:	4631      	mov	r1, r6
 800e836:	e7e1      	b.n	800e7fc <_reclaim_reent+0x1c>
 800e838:	6961      	ldr	r1, [r4, #20]
 800e83a:	b111      	cbz	r1, 800e842 <_reclaim_reent+0x62>
 800e83c:	4620      	mov	r0, r4
 800e83e:	f000 f8a5 	bl	800e98c <_free_r>
 800e842:	69e1      	ldr	r1, [r4, #28]
 800e844:	b111      	cbz	r1, 800e84c <_reclaim_reent+0x6c>
 800e846:	4620      	mov	r0, r4
 800e848:	f000 f8a0 	bl	800e98c <_free_r>
 800e84c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e84e:	b111      	cbz	r1, 800e856 <_reclaim_reent+0x76>
 800e850:	4620      	mov	r0, r4
 800e852:	f000 f89b 	bl	800e98c <_free_r>
 800e856:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e858:	b111      	cbz	r1, 800e860 <_reclaim_reent+0x80>
 800e85a:	4620      	mov	r0, r4
 800e85c:	f000 f896 	bl	800e98c <_free_r>
 800e860:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800e862:	b111      	cbz	r1, 800e86a <_reclaim_reent+0x8a>
 800e864:	4620      	mov	r0, r4
 800e866:	f000 f891 	bl	800e98c <_free_r>
 800e86a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800e86c:	b111      	cbz	r1, 800e874 <_reclaim_reent+0x94>
 800e86e:	4620      	mov	r0, r4
 800e870:	f000 f88c 	bl	800e98c <_free_r>
 800e874:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800e876:	b111      	cbz	r1, 800e87e <_reclaim_reent+0x9e>
 800e878:	4620      	mov	r0, r4
 800e87a:	f000 f887 	bl	800e98c <_free_r>
 800e87e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e880:	b111      	cbz	r1, 800e888 <_reclaim_reent+0xa8>
 800e882:	4620      	mov	r0, r4
 800e884:	f000 f882 	bl	800e98c <_free_r>
 800e888:	6a23      	ldr	r3, [r4, #32]
 800e88a:	b11b      	cbz	r3, 800e894 <_reclaim_reent+0xb4>
 800e88c:	4620      	mov	r0, r4
 800e88e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e892:	4718      	bx	r3
 800e894:	bd70      	pop	{r4, r5, r6, pc}
 800e896:	bf00      	nop
 800e898:	20000028 	.word	0x20000028

0800e89c <_lseek_r>:
 800e89c:	b538      	push	{r3, r4, r5, lr}
 800e89e:	4d07      	ldr	r5, [pc, #28]	@ (800e8bc <_lseek_r+0x20>)
 800e8a0:	4604      	mov	r4, r0
 800e8a2:	4608      	mov	r0, r1
 800e8a4:	4611      	mov	r1, r2
 800e8a6:	2200      	movs	r2, #0
 800e8a8:	602a      	str	r2, [r5, #0]
 800e8aa:	461a      	mov	r2, r3
 800e8ac:	f7f3 f963 	bl	8001b76 <_lseek>
 800e8b0:	1c43      	adds	r3, r0, #1
 800e8b2:	d102      	bne.n	800e8ba <_lseek_r+0x1e>
 800e8b4:	682b      	ldr	r3, [r5, #0]
 800e8b6:	b103      	cbz	r3, 800e8ba <_lseek_r+0x1e>
 800e8b8:	6023      	str	r3, [r4, #0]
 800e8ba:	bd38      	pop	{r3, r4, r5, pc}
 800e8bc:	200035fc 	.word	0x200035fc

0800e8c0 <_read_r>:
 800e8c0:	b538      	push	{r3, r4, r5, lr}
 800e8c2:	4d07      	ldr	r5, [pc, #28]	@ (800e8e0 <_read_r+0x20>)
 800e8c4:	4604      	mov	r4, r0
 800e8c6:	4608      	mov	r0, r1
 800e8c8:	4611      	mov	r1, r2
 800e8ca:	2200      	movs	r2, #0
 800e8cc:	602a      	str	r2, [r5, #0]
 800e8ce:	461a      	mov	r2, r3
 800e8d0:	f7f3 f90d 	bl	8001aee <_read>
 800e8d4:	1c43      	adds	r3, r0, #1
 800e8d6:	d102      	bne.n	800e8de <_read_r+0x1e>
 800e8d8:	682b      	ldr	r3, [r5, #0]
 800e8da:	b103      	cbz	r3, 800e8de <_read_r+0x1e>
 800e8dc:	6023      	str	r3, [r4, #0]
 800e8de:	bd38      	pop	{r3, r4, r5, pc}
 800e8e0:	200035fc 	.word	0x200035fc

0800e8e4 <_write_r>:
 800e8e4:	b538      	push	{r3, r4, r5, lr}
 800e8e6:	4d07      	ldr	r5, [pc, #28]	@ (800e904 <_write_r+0x20>)
 800e8e8:	4604      	mov	r4, r0
 800e8ea:	4608      	mov	r0, r1
 800e8ec:	4611      	mov	r1, r2
 800e8ee:	2200      	movs	r2, #0
 800e8f0:	602a      	str	r2, [r5, #0]
 800e8f2:	461a      	mov	r2, r3
 800e8f4:	f7f2 fae8 	bl	8000ec8 <_write>
 800e8f8:	1c43      	adds	r3, r0, #1
 800e8fa:	d102      	bne.n	800e902 <_write_r+0x1e>
 800e8fc:	682b      	ldr	r3, [r5, #0]
 800e8fe:	b103      	cbz	r3, 800e902 <_write_r+0x1e>
 800e900:	6023      	str	r3, [r4, #0]
 800e902:	bd38      	pop	{r3, r4, r5, pc}
 800e904:	200035fc 	.word	0x200035fc

0800e908 <__errno>:
 800e908:	4b01      	ldr	r3, [pc, #4]	@ (800e910 <__errno+0x8>)
 800e90a:	6818      	ldr	r0, [r3, #0]
 800e90c:	4770      	bx	lr
 800e90e:	bf00      	nop
 800e910:	20000028 	.word	0x20000028

0800e914 <__libc_init_array>:
 800e914:	b570      	push	{r4, r5, r6, lr}
 800e916:	4d0d      	ldr	r5, [pc, #52]	@ (800e94c <__libc_init_array+0x38>)
 800e918:	4c0d      	ldr	r4, [pc, #52]	@ (800e950 <__libc_init_array+0x3c>)
 800e91a:	1b64      	subs	r4, r4, r5
 800e91c:	10a4      	asrs	r4, r4, #2
 800e91e:	2600      	movs	r6, #0
 800e920:	42a6      	cmp	r6, r4
 800e922:	d109      	bne.n	800e938 <__libc_init_array+0x24>
 800e924:	4d0b      	ldr	r5, [pc, #44]	@ (800e954 <__libc_init_array+0x40>)
 800e926:	4c0c      	ldr	r4, [pc, #48]	@ (800e958 <__libc_init_array+0x44>)
 800e928:	f000 ff10 	bl	800f74c <_init>
 800e92c:	1b64      	subs	r4, r4, r5
 800e92e:	10a4      	asrs	r4, r4, #2
 800e930:	2600      	movs	r6, #0
 800e932:	42a6      	cmp	r6, r4
 800e934:	d105      	bne.n	800e942 <__libc_init_array+0x2e>
 800e936:	bd70      	pop	{r4, r5, r6, pc}
 800e938:	f855 3b04 	ldr.w	r3, [r5], #4
 800e93c:	4798      	blx	r3
 800e93e:	3601      	adds	r6, #1
 800e940:	e7ee      	b.n	800e920 <__libc_init_array+0xc>
 800e942:	f855 3b04 	ldr.w	r3, [r5], #4
 800e946:	4798      	blx	r3
 800e948:	3601      	adds	r6, #1
 800e94a:	e7f2      	b.n	800e932 <__libc_init_array+0x1e>
 800e94c:	08010e30 	.word	0x08010e30
 800e950:	08010e30 	.word	0x08010e30
 800e954:	08010e30 	.word	0x08010e30
 800e958:	08010e34 	.word	0x08010e34

0800e95c <__retarget_lock_init_recursive>:
 800e95c:	4770      	bx	lr

0800e95e <__retarget_lock_acquire_recursive>:
 800e95e:	4770      	bx	lr

0800e960 <__retarget_lock_release_recursive>:
 800e960:	4770      	bx	lr

0800e962 <memcpy>:
 800e962:	440a      	add	r2, r1
 800e964:	4291      	cmp	r1, r2
 800e966:	f100 33ff 	add.w	r3, r0, #4294967295
 800e96a:	d100      	bne.n	800e96e <memcpy+0xc>
 800e96c:	4770      	bx	lr
 800e96e:	b510      	push	{r4, lr}
 800e970:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e974:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e978:	4291      	cmp	r1, r2
 800e97a:	d1f9      	bne.n	800e970 <memcpy+0xe>
 800e97c:	bd10      	pop	{r4, pc}

0800e97e <abort>:
 800e97e:	b508      	push	{r3, lr}
 800e980:	2006      	movs	r0, #6
 800e982:	f000 fe5f 	bl	800f644 <raise>
 800e986:	2001      	movs	r0, #1
 800e988:	f7f3 f8a6 	bl	8001ad8 <_exit>

0800e98c <_free_r>:
 800e98c:	b538      	push	{r3, r4, r5, lr}
 800e98e:	4605      	mov	r5, r0
 800e990:	2900      	cmp	r1, #0
 800e992:	d041      	beq.n	800ea18 <_free_r+0x8c>
 800e994:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e998:	1f0c      	subs	r4, r1, #4
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	bfb8      	it	lt
 800e99e:	18e4      	addlt	r4, r4, r3
 800e9a0:	f000 f8e8 	bl	800eb74 <__malloc_lock>
 800e9a4:	4a1d      	ldr	r2, [pc, #116]	@ (800ea1c <_free_r+0x90>)
 800e9a6:	6813      	ldr	r3, [r2, #0]
 800e9a8:	b933      	cbnz	r3, 800e9b8 <_free_r+0x2c>
 800e9aa:	6063      	str	r3, [r4, #4]
 800e9ac:	6014      	str	r4, [r2, #0]
 800e9ae:	4628      	mov	r0, r5
 800e9b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e9b4:	f000 b8e4 	b.w	800eb80 <__malloc_unlock>
 800e9b8:	42a3      	cmp	r3, r4
 800e9ba:	d908      	bls.n	800e9ce <_free_r+0x42>
 800e9bc:	6820      	ldr	r0, [r4, #0]
 800e9be:	1821      	adds	r1, r4, r0
 800e9c0:	428b      	cmp	r3, r1
 800e9c2:	bf01      	itttt	eq
 800e9c4:	6819      	ldreq	r1, [r3, #0]
 800e9c6:	685b      	ldreq	r3, [r3, #4]
 800e9c8:	1809      	addeq	r1, r1, r0
 800e9ca:	6021      	streq	r1, [r4, #0]
 800e9cc:	e7ed      	b.n	800e9aa <_free_r+0x1e>
 800e9ce:	461a      	mov	r2, r3
 800e9d0:	685b      	ldr	r3, [r3, #4]
 800e9d2:	b10b      	cbz	r3, 800e9d8 <_free_r+0x4c>
 800e9d4:	42a3      	cmp	r3, r4
 800e9d6:	d9fa      	bls.n	800e9ce <_free_r+0x42>
 800e9d8:	6811      	ldr	r1, [r2, #0]
 800e9da:	1850      	adds	r0, r2, r1
 800e9dc:	42a0      	cmp	r0, r4
 800e9de:	d10b      	bne.n	800e9f8 <_free_r+0x6c>
 800e9e0:	6820      	ldr	r0, [r4, #0]
 800e9e2:	4401      	add	r1, r0
 800e9e4:	1850      	adds	r0, r2, r1
 800e9e6:	4283      	cmp	r3, r0
 800e9e8:	6011      	str	r1, [r2, #0]
 800e9ea:	d1e0      	bne.n	800e9ae <_free_r+0x22>
 800e9ec:	6818      	ldr	r0, [r3, #0]
 800e9ee:	685b      	ldr	r3, [r3, #4]
 800e9f0:	6053      	str	r3, [r2, #4]
 800e9f2:	4408      	add	r0, r1
 800e9f4:	6010      	str	r0, [r2, #0]
 800e9f6:	e7da      	b.n	800e9ae <_free_r+0x22>
 800e9f8:	d902      	bls.n	800ea00 <_free_r+0x74>
 800e9fa:	230c      	movs	r3, #12
 800e9fc:	602b      	str	r3, [r5, #0]
 800e9fe:	e7d6      	b.n	800e9ae <_free_r+0x22>
 800ea00:	6820      	ldr	r0, [r4, #0]
 800ea02:	1821      	adds	r1, r4, r0
 800ea04:	428b      	cmp	r3, r1
 800ea06:	bf04      	itt	eq
 800ea08:	6819      	ldreq	r1, [r3, #0]
 800ea0a:	685b      	ldreq	r3, [r3, #4]
 800ea0c:	6063      	str	r3, [r4, #4]
 800ea0e:	bf04      	itt	eq
 800ea10:	1809      	addeq	r1, r1, r0
 800ea12:	6021      	streq	r1, [r4, #0]
 800ea14:	6054      	str	r4, [r2, #4]
 800ea16:	e7ca      	b.n	800e9ae <_free_r+0x22>
 800ea18:	bd38      	pop	{r3, r4, r5, pc}
 800ea1a:	bf00      	nop
 800ea1c:	20003608 	.word	0x20003608

0800ea20 <malloc>:
 800ea20:	4b02      	ldr	r3, [pc, #8]	@ (800ea2c <malloc+0xc>)
 800ea22:	4601      	mov	r1, r0
 800ea24:	6818      	ldr	r0, [r3, #0]
 800ea26:	f000 b825 	b.w	800ea74 <_malloc_r>
 800ea2a:	bf00      	nop
 800ea2c:	20000028 	.word	0x20000028

0800ea30 <sbrk_aligned>:
 800ea30:	b570      	push	{r4, r5, r6, lr}
 800ea32:	4e0f      	ldr	r6, [pc, #60]	@ (800ea70 <sbrk_aligned+0x40>)
 800ea34:	460c      	mov	r4, r1
 800ea36:	6831      	ldr	r1, [r6, #0]
 800ea38:	4605      	mov	r5, r0
 800ea3a:	b911      	cbnz	r1, 800ea42 <sbrk_aligned+0x12>
 800ea3c:	f000 fe40 	bl	800f6c0 <_sbrk_r>
 800ea40:	6030      	str	r0, [r6, #0]
 800ea42:	4621      	mov	r1, r4
 800ea44:	4628      	mov	r0, r5
 800ea46:	f000 fe3b 	bl	800f6c0 <_sbrk_r>
 800ea4a:	1c43      	adds	r3, r0, #1
 800ea4c:	d103      	bne.n	800ea56 <sbrk_aligned+0x26>
 800ea4e:	f04f 34ff 	mov.w	r4, #4294967295
 800ea52:	4620      	mov	r0, r4
 800ea54:	bd70      	pop	{r4, r5, r6, pc}
 800ea56:	1cc4      	adds	r4, r0, #3
 800ea58:	f024 0403 	bic.w	r4, r4, #3
 800ea5c:	42a0      	cmp	r0, r4
 800ea5e:	d0f8      	beq.n	800ea52 <sbrk_aligned+0x22>
 800ea60:	1a21      	subs	r1, r4, r0
 800ea62:	4628      	mov	r0, r5
 800ea64:	f000 fe2c 	bl	800f6c0 <_sbrk_r>
 800ea68:	3001      	adds	r0, #1
 800ea6a:	d1f2      	bne.n	800ea52 <sbrk_aligned+0x22>
 800ea6c:	e7ef      	b.n	800ea4e <sbrk_aligned+0x1e>
 800ea6e:	bf00      	nop
 800ea70:	20003604 	.word	0x20003604

0800ea74 <_malloc_r>:
 800ea74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea78:	1ccd      	adds	r5, r1, #3
 800ea7a:	f025 0503 	bic.w	r5, r5, #3
 800ea7e:	3508      	adds	r5, #8
 800ea80:	2d0c      	cmp	r5, #12
 800ea82:	bf38      	it	cc
 800ea84:	250c      	movcc	r5, #12
 800ea86:	2d00      	cmp	r5, #0
 800ea88:	4606      	mov	r6, r0
 800ea8a:	db01      	blt.n	800ea90 <_malloc_r+0x1c>
 800ea8c:	42a9      	cmp	r1, r5
 800ea8e:	d904      	bls.n	800ea9a <_malloc_r+0x26>
 800ea90:	230c      	movs	r3, #12
 800ea92:	6033      	str	r3, [r6, #0]
 800ea94:	2000      	movs	r0, #0
 800ea96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800eb70 <_malloc_r+0xfc>
 800ea9e:	f000 f869 	bl	800eb74 <__malloc_lock>
 800eaa2:	f8d8 3000 	ldr.w	r3, [r8]
 800eaa6:	461c      	mov	r4, r3
 800eaa8:	bb44      	cbnz	r4, 800eafc <_malloc_r+0x88>
 800eaaa:	4629      	mov	r1, r5
 800eaac:	4630      	mov	r0, r6
 800eaae:	f7ff ffbf 	bl	800ea30 <sbrk_aligned>
 800eab2:	1c43      	adds	r3, r0, #1
 800eab4:	4604      	mov	r4, r0
 800eab6:	d158      	bne.n	800eb6a <_malloc_r+0xf6>
 800eab8:	f8d8 4000 	ldr.w	r4, [r8]
 800eabc:	4627      	mov	r7, r4
 800eabe:	2f00      	cmp	r7, #0
 800eac0:	d143      	bne.n	800eb4a <_malloc_r+0xd6>
 800eac2:	2c00      	cmp	r4, #0
 800eac4:	d04b      	beq.n	800eb5e <_malloc_r+0xea>
 800eac6:	6823      	ldr	r3, [r4, #0]
 800eac8:	4639      	mov	r1, r7
 800eaca:	4630      	mov	r0, r6
 800eacc:	eb04 0903 	add.w	r9, r4, r3
 800ead0:	f000 fdf6 	bl	800f6c0 <_sbrk_r>
 800ead4:	4581      	cmp	r9, r0
 800ead6:	d142      	bne.n	800eb5e <_malloc_r+0xea>
 800ead8:	6821      	ldr	r1, [r4, #0]
 800eada:	1a6d      	subs	r5, r5, r1
 800eadc:	4629      	mov	r1, r5
 800eade:	4630      	mov	r0, r6
 800eae0:	f7ff ffa6 	bl	800ea30 <sbrk_aligned>
 800eae4:	3001      	adds	r0, #1
 800eae6:	d03a      	beq.n	800eb5e <_malloc_r+0xea>
 800eae8:	6823      	ldr	r3, [r4, #0]
 800eaea:	442b      	add	r3, r5
 800eaec:	6023      	str	r3, [r4, #0]
 800eaee:	f8d8 3000 	ldr.w	r3, [r8]
 800eaf2:	685a      	ldr	r2, [r3, #4]
 800eaf4:	bb62      	cbnz	r2, 800eb50 <_malloc_r+0xdc>
 800eaf6:	f8c8 7000 	str.w	r7, [r8]
 800eafa:	e00f      	b.n	800eb1c <_malloc_r+0xa8>
 800eafc:	6822      	ldr	r2, [r4, #0]
 800eafe:	1b52      	subs	r2, r2, r5
 800eb00:	d420      	bmi.n	800eb44 <_malloc_r+0xd0>
 800eb02:	2a0b      	cmp	r2, #11
 800eb04:	d917      	bls.n	800eb36 <_malloc_r+0xc2>
 800eb06:	1961      	adds	r1, r4, r5
 800eb08:	42a3      	cmp	r3, r4
 800eb0a:	6025      	str	r5, [r4, #0]
 800eb0c:	bf18      	it	ne
 800eb0e:	6059      	strne	r1, [r3, #4]
 800eb10:	6863      	ldr	r3, [r4, #4]
 800eb12:	bf08      	it	eq
 800eb14:	f8c8 1000 	streq.w	r1, [r8]
 800eb18:	5162      	str	r2, [r4, r5]
 800eb1a:	604b      	str	r3, [r1, #4]
 800eb1c:	4630      	mov	r0, r6
 800eb1e:	f000 f82f 	bl	800eb80 <__malloc_unlock>
 800eb22:	f104 000b 	add.w	r0, r4, #11
 800eb26:	1d23      	adds	r3, r4, #4
 800eb28:	f020 0007 	bic.w	r0, r0, #7
 800eb2c:	1ac2      	subs	r2, r0, r3
 800eb2e:	bf1c      	itt	ne
 800eb30:	1a1b      	subne	r3, r3, r0
 800eb32:	50a3      	strne	r3, [r4, r2]
 800eb34:	e7af      	b.n	800ea96 <_malloc_r+0x22>
 800eb36:	6862      	ldr	r2, [r4, #4]
 800eb38:	42a3      	cmp	r3, r4
 800eb3a:	bf0c      	ite	eq
 800eb3c:	f8c8 2000 	streq.w	r2, [r8]
 800eb40:	605a      	strne	r2, [r3, #4]
 800eb42:	e7eb      	b.n	800eb1c <_malloc_r+0xa8>
 800eb44:	4623      	mov	r3, r4
 800eb46:	6864      	ldr	r4, [r4, #4]
 800eb48:	e7ae      	b.n	800eaa8 <_malloc_r+0x34>
 800eb4a:	463c      	mov	r4, r7
 800eb4c:	687f      	ldr	r7, [r7, #4]
 800eb4e:	e7b6      	b.n	800eabe <_malloc_r+0x4a>
 800eb50:	461a      	mov	r2, r3
 800eb52:	685b      	ldr	r3, [r3, #4]
 800eb54:	42a3      	cmp	r3, r4
 800eb56:	d1fb      	bne.n	800eb50 <_malloc_r+0xdc>
 800eb58:	2300      	movs	r3, #0
 800eb5a:	6053      	str	r3, [r2, #4]
 800eb5c:	e7de      	b.n	800eb1c <_malloc_r+0xa8>
 800eb5e:	230c      	movs	r3, #12
 800eb60:	6033      	str	r3, [r6, #0]
 800eb62:	4630      	mov	r0, r6
 800eb64:	f000 f80c 	bl	800eb80 <__malloc_unlock>
 800eb68:	e794      	b.n	800ea94 <_malloc_r+0x20>
 800eb6a:	6005      	str	r5, [r0, #0]
 800eb6c:	e7d6      	b.n	800eb1c <_malloc_r+0xa8>
 800eb6e:	bf00      	nop
 800eb70:	20003608 	.word	0x20003608

0800eb74 <__malloc_lock>:
 800eb74:	4801      	ldr	r0, [pc, #4]	@ (800eb7c <__malloc_lock+0x8>)
 800eb76:	f7ff bef2 	b.w	800e95e <__retarget_lock_acquire_recursive>
 800eb7a:	bf00      	nop
 800eb7c:	20003600 	.word	0x20003600

0800eb80 <__malloc_unlock>:
 800eb80:	4801      	ldr	r0, [pc, #4]	@ (800eb88 <__malloc_unlock+0x8>)
 800eb82:	f7ff beed 	b.w	800e960 <__retarget_lock_release_recursive>
 800eb86:	bf00      	nop
 800eb88:	20003600 	.word	0x20003600

0800eb8c <__ssputs_r>:
 800eb8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb90:	688e      	ldr	r6, [r1, #8]
 800eb92:	461f      	mov	r7, r3
 800eb94:	42be      	cmp	r6, r7
 800eb96:	680b      	ldr	r3, [r1, #0]
 800eb98:	4682      	mov	sl, r0
 800eb9a:	460c      	mov	r4, r1
 800eb9c:	4690      	mov	r8, r2
 800eb9e:	d82d      	bhi.n	800ebfc <__ssputs_r+0x70>
 800eba0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eba4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800eba8:	d026      	beq.n	800ebf8 <__ssputs_r+0x6c>
 800ebaa:	6965      	ldr	r5, [r4, #20]
 800ebac:	6909      	ldr	r1, [r1, #16]
 800ebae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ebb2:	eba3 0901 	sub.w	r9, r3, r1
 800ebb6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ebba:	1c7b      	adds	r3, r7, #1
 800ebbc:	444b      	add	r3, r9
 800ebbe:	106d      	asrs	r5, r5, #1
 800ebc0:	429d      	cmp	r5, r3
 800ebc2:	bf38      	it	cc
 800ebc4:	461d      	movcc	r5, r3
 800ebc6:	0553      	lsls	r3, r2, #21
 800ebc8:	d527      	bpl.n	800ec1a <__ssputs_r+0x8e>
 800ebca:	4629      	mov	r1, r5
 800ebcc:	f7ff ff52 	bl	800ea74 <_malloc_r>
 800ebd0:	4606      	mov	r6, r0
 800ebd2:	b360      	cbz	r0, 800ec2e <__ssputs_r+0xa2>
 800ebd4:	6921      	ldr	r1, [r4, #16]
 800ebd6:	464a      	mov	r2, r9
 800ebd8:	f7ff fec3 	bl	800e962 <memcpy>
 800ebdc:	89a3      	ldrh	r3, [r4, #12]
 800ebde:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ebe2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ebe6:	81a3      	strh	r3, [r4, #12]
 800ebe8:	6126      	str	r6, [r4, #16]
 800ebea:	6165      	str	r5, [r4, #20]
 800ebec:	444e      	add	r6, r9
 800ebee:	eba5 0509 	sub.w	r5, r5, r9
 800ebf2:	6026      	str	r6, [r4, #0]
 800ebf4:	60a5      	str	r5, [r4, #8]
 800ebf6:	463e      	mov	r6, r7
 800ebf8:	42be      	cmp	r6, r7
 800ebfa:	d900      	bls.n	800ebfe <__ssputs_r+0x72>
 800ebfc:	463e      	mov	r6, r7
 800ebfe:	6820      	ldr	r0, [r4, #0]
 800ec00:	4632      	mov	r2, r6
 800ec02:	4641      	mov	r1, r8
 800ec04:	f7ff fd34 	bl	800e670 <memmove>
 800ec08:	68a3      	ldr	r3, [r4, #8]
 800ec0a:	1b9b      	subs	r3, r3, r6
 800ec0c:	60a3      	str	r3, [r4, #8]
 800ec0e:	6823      	ldr	r3, [r4, #0]
 800ec10:	4433      	add	r3, r6
 800ec12:	6023      	str	r3, [r4, #0]
 800ec14:	2000      	movs	r0, #0
 800ec16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec1a:	462a      	mov	r2, r5
 800ec1c:	f000 fd60 	bl	800f6e0 <_realloc_r>
 800ec20:	4606      	mov	r6, r0
 800ec22:	2800      	cmp	r0, #0
 800ec24:	d1e0      	bne.n	800ebe8 <__ssputs_r+0x5c>
 800ec26:	6921      	ldr	r1, [r4, #16]
 800ec28:	4650      	mov	r0, sl
 800ec2a:	f7ff feaf 	bl	800e98c <_free_r>
 800ec2e:	230c      	movs	r3, #12
 800ec30:	f8ca 3000 	str.w	r3, [sl]
 800ec34:	89a3      	ldrh	r3, [r4, #12]
 800ec36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec3a:	81a3      	strh	r3, [r4, #12]
 800ec3c:	f04f 30ff 	mov.w	r0, #4294967295
 800ec40:	e7e9      	b.n	800ec16 <__ssputs_r+0x8a>
	...

0800ec44 <_svfiprintf_r>:
 800ec44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec48:	4698      	mov	r8, r3
 800ec4a:	898b      	ldrh	r3, [r1, #12]
 800ec4c:	061b      	lsls	r3, r3, #24
 800ec4e:	b09d      	sub	sp, #116	@ 0x74
 800ec50:	4607      	mov	r7, r0
 800ec52:	460d      	mov	r5, r1
 800ec54:	4614      	mov	r4, r2
 800ec56:	d510      	bpl.n	800ec7a <_svfiprintf_r+0x36>
 800ec58:	690b      	ldr	r3, [r1, #16]
 800ec5a:	b973      	cbnz	r3, 800ec7a <_svfiprintf_r+0x36>
 800ec5c:	2140      	movs	r1, #64	@ 0x40
 800ec5e:	f7ff ff09 	bl	800ea74 <_malloc_r>
 800ec62:	6028      	str	r0, [r5, #0]
 800ec64:	6128      	str	r0, [r5, #16]
 800ec66:	b930      	cbnz	r0, 800ec76 <_svfiprintf_r+0x32>
 800ec68:	230c      	movs	r3, #12
 800ec6a:	603b      	str	r3, [r7, #0]
 800ec6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ec70:	b01d      	add	sp, #116	@ 0x74
 800ec72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec76:	2340      	movs	r3, #64	@ 0x40
 800ec78:	616b      	str	r3, [r5, #20]
 800ec7a:	2300      	movs	r3, #0
 800ec7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec7e:	2320      	movs	r3, #32
 800ec80:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ec84:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec88:	2330      	movs	r3, #48	@ 0x30
 800ec8a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ee28 <_svfiprintf_r+0x1e4>
 800ec8e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ec92:	f04f 0901 	mov.w	r9, #1
 800ec96:	4623      	mov	r3, r4
 800ec98:	469a      	mov	sl, r3
 800ec9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ec9e:	b10a      	cbz	r2, 800eca4 <_svfiprintf_r+0x60>
 800eca0:	2a25      	cmp	r2, #37	@ 0x25
 800eca2:	d1f9      	bne.n	800ec98 <_svfiprintf_r+0x54>
 800eca4:	ebba 0b04 	subs.w	fp, sl, r4
 800eca8:	d00b      	beq.n	800ecc2 <_svfiprintf_r+0x7e>
 800ecaa:	465b      	mov	r3, fp
 800ecac:	4622      	mov	r2, r4
 800ecae:	4629      	mov	r1, r5
 800ecb0:	4638      	mov	r0, r7
 800ecb2:	f7ff ff6b 	bl	800eb8c <__ssputs_r>
 800ecb6:	3001      	adds	r0, #1
 800ecb8:	f000 80a7 	beq.w	800ee0a <_svfiprintf_r+0x1c6>
 800ecbc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ecbe:	445a      	add	r2, fp
 800ecc0:	9209      	str	r2, [sp, #36]	@ 0x24
 800ecc2:	f89a 3000 	ldrb.w	r3, [sl]
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	f000 809f 	beq.w	800ee0a <_svfiprintf_r+0x1c6>
 800eccc:	2300      	movs	r3, #0
 800ecce:	f04f 32ff 	mov.w	r2, #4294967295
 800ecd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ecd6:	f10a 0a01 	add.w	sl, sl, #1
 800ecda:	9304      	str	r3, [sp, #16]
 800ecdc:	9307      	str	r3, [sp, #28]
 800ecde:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ece2:	931a      	str	r3, [sp, #104]	@ 0x68
 800ece4:	4654      	mov	r4, sl
 800ece6:	2205      	movs	r2, #5
 800ece8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ecec:	484e      	ldr	r0, [pc, #312]	@ (800ee28 <_svfiprintf_r+0x1e4>)
 800ecee:	f7f1 fa77 	bl	80001e0 <memchr>
 800ecf2:	9a04      	ldr	r2, [sp, #16]
 800ecf4:	b9d8      	cbnz	r0, 800ed2e <_svfiprintf_r+0xea>
 800ecf6:	06d0      	lsls	r0, r2, #27
 800ecf8:	bf44      	itt	mi
 800ecfa:	2320      	movmi	r3, #32
 800ecfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed00:	0711      	lsls	r1, r2, #28
 800ed02:	bf44      	itt	mi
 800ed04:	232b      	movmi	r3, #43	@ 0x2b
 800ed06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed0a:	f89a 3000 	ldrb.w	r3, [sl]
 800ed0e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ed10:	d015      	beq.n	800ed3e <_svfiprintf_r+0xfa>
 800ed12:	9a07      	ldr	r2, [sp, #28]
 800ed14:	4654      	mov	r4, sl
 800ed16:	2000      	movs	r0, #0
 800ed18:	f04f 0c0a 	mov.w	ip, #10
 800ed1c:	4621      	mov	r1, r4
 800ed1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ed22:	3b30      	subs	r3, #48	@ 0x30
 800ed24:	2b09      	cmp	r3, #9
 800ed26:	d94b      	bls.n	800edc0 <_svfiprintf_r+0x17c>
 800ed28:	b1b0      	cbz	r0, 800ed58 <_svfiprintf_r+0x114>
 800ed2a:	9207      	str	r2, [sp, #28]
 800ed2c:	e014      	b.n	800ed58 <_svfiprintf_r+0x114>
 800ed2e:	eba0 0308 	sub.w	r3, r0, r8
 800ed32:	fa09 f303 	lsl.w	r3, r9, r3
 800ed36:	4313      	orrs	r3, r2
 800ed38:	9304      	str	r3, [sp, #16]
 800ed3a:	46a2      	mov	sl, r4
 800ed3c:	e7d2      	b.n	800ece4 <_svfiprintf_r+0xa0>
 800ed3e:	9b03      	ldr	r3, [sp, #12]
 800ed40:	1d19      	adds	r1, r3, #4
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	9103      	str	r1, [sp, #12]
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	bfbb      	ittet	lt
 800ed4a:	425b      	neglt	r3, r3
 800ed4c:	f042 0202 	orrlt.w	r2, r2, #2
 800ed50:	9307      	strge	r3, [sp, #28]
 800ed52:	9307      	strlt	r3, [sp, #28]
 800ed54:	bfb8      	it	lt
 800ed56:	9204      	strlt	r2, [sp, #16]
 800ed58:	7823      	ldrb	r3, [r4, #0]
 800ed5a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ed5c:	d10a      	bne.n	800ed74 <_svfiprintf_r+0x130>
 800ed5e:	7863      	ldrb	r3, [r4, #1]
 800ed60:	2b2a      	cmp	r3, #42	@ 0x2a
 800ed62:	d132      	bne.n	800edca <_svfiprintf_r+0x186>
 800ed64:	9b03      	ldr	r3, [sp, #12]
 800ed66:	1d1a      	adds	r2, r3, #4
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	9203      	str	r2, [sp, #12]
 800ed6c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ed70:	3402      	adds	r4, #2
 800ed72:	9305      	str	r3, [sp, #20]
 800ed74:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ee38 <_svfiprintf_r+0x1f4>
 800ed78:	7821      	ldrb	r1, [r4, #0]
 800ed7a:	2203      	movs	r2, #3
 800ed7c:	4650      	mov	r0, sl
 800ed7e:	f7f1 fa2f 	bl	80001e0 <memchr>
 800ed82:	b138      	cbz	r0, 800ed94 <_svfiprintf_r+0x150>
 800ed84:	9b04      	ldr	r3, [sp, #16]
 800ed86:	eba0 000a 	sub.w	r0, r0, sl
 800ed8a:	2240      	movs	r2, #64	@ 0x40
 800ed8c:	4082      	lsls	r2, r0
 800ed8e:	4313      	orrs	r3, r2
 800ed90:	3401      	adds	r4, #1
 800ed92:	9304      	str	r3, [sp, #16]
 800ed94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed98:	4824      	ldr	r0, [pc, #144]	@ (800ee2c <_svfiprintf_r+0x1e8>)
 800ed9a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ed9e:	2206      	movs	r2, #6
 800eda0:	f7f1 fa1e 	bl	80001e0 <memchr>
 800eda4:	2800      	cmp	r0, #0
 800eda6:	d036      	beq.n	800ee16 <_svfiprintf_r+0x1d2>
 800eda8:	4b21      	ldr	r3, [pc, #132]	@ (800ee30 <_svfiprintf_r+0x1ec>)
 800edaa:	bb1b      	cbnz	r3, 800edf4 <_svfiprintf_r+0x1b0>
 800edac:	9b03      	ldr	r3, [sp, #12]
 800edae:	3307      	adds	r3, #7
 800edb0:	f023 0307 	bic.w	r3, r3, #7
 800edb4:	3308      	adds	r3, #8
 800edb6:	9303      	str	r3, [sp, #12]
 800edb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800edba:	4433      	add	r3, r6
 800edbc:	9309      	str	r3, [sp, #36]	@ 0x24
 800edbe:	e76a      	b.n	800ec96 <_svfiprintf_r+0x52>
 800edc0:	fb0c 3202 	mla	r2, ip, r2, r3
 800edc4:	460c      	mov	r4, r1
 800edc6:	2001      	movs	r0, #1
 800edc8:	e7a8      	b.n	800ed1c <_svfiprintf_r+0xd8>
 800edca:	2300      	movs	r3, #0
 800edcc:	3401      	adds	r4, #1
 800edce:	9305      	str	r3, [sp, #20]
 800edd0:	4619      	mov	r1, r3
 800edd2:	f04f 0c0a 	mov.w	ip, #10
 800edd6:	4620      	mov	r0, r4
 800edd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eddc:	3a30      	subs	r2, #48	@ 0x30
 800edde:	2a09      	cmp	r2, #9
 800ede0:	d903      	bls.n	800edea <_svfiprintf_r+0x1a6>
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d0c6      	beq.n	800ed74 <_svfiprintf_r+0x130>
 800ede6:	9105      	str	r1, [sp, #20]
 800ede8:	e7c4      	b.n	800ed74 <_svfiprintf_r+0x130>
 800edea:	fb0c 2101 	mla	r1, ip, r1, r2
 800edee:	4604      	mov	r4, r0
 800edf0:	2301      	movs	r3, #1
 800edf2:	e7f0      	b.n	800edd6 <_svfiprintf_r+0x192>
 800edf4:	ab03      	add	r3, sp, #12
 800edf6:	9300      	str	r3, [sp, #0]
 800edf8:	462a      	mov	r2, r5
 800edfa:	4b0e      	ldr	r3, [pc, #56]	@ (800ee34 <_svfiprintf_r+0x1f0>)
 800edfc:	a904      	add	r1, sp, #16
 800edfe:	4638      	mov	r0, r7
 800ee00:	f3af 8000 	nop.w
 800ee04:	1c42      	adds	r2, r0, #1
 800ee06:	4606      	mov	r6, r0
 800ee08:	d1d6      	bne.n	800edb8 <_svfiprintf_r+0x174>
 800ee0a:	89ab      	ldrh	r3, [r5, #12]
 800ee0c:	065b      	lsls	r3, r3, #25
 800ee0e:	f53f af2d 	bmi.w	800ec6c <_svfiprintf_r+0x28>
 800ee12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ee14:	e72c      	b.n	800ec70 <_svfiprintf_r+0x2c>
 800ee16:	ab03      	add	r3, sp, #12
 800ee18:	9300      	str	r3, [sp, #0]
 800ee1a:	462a      	mov	r2, r5
 800ee1c:	4b05      	ldr	r3, [pc, #20]	@ (800ee34 <_svfiprintf_r+0x1f0>)
 800ee1e:	a904      	add	r1, sp, #16
 800ee20:	4638      	mov	r0, r7
 800ee22:	f000 f9bb 	bl	800f19c <_printf_i>
 800ee26:	e7ed      	b.n	800ee04 <_svfiprintf_r+0x1c0>
 800ee28:	08010df4 	.word	0x08010df4
 800ee2c:	08010dfe 	.word	0x08010dfe
 800ee30:	00000000 	.word	0x00000000
 800ee34:	0800eb8d 	.word	0x0800eb8d
 800ee38:	08010dfa 	.word	0x08010dfa

0800ee3c <__sfputc_r>:
 800ee3c:	6893      	ldr	r3, [r2, #8]
 800ee3e:	3b01      	subs	r3, #1
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	b410      	push	{r4}
 800ee44:	6093      	str	r3, [r2, #8]
 800ee46:	da08      	bge.n	800ee5a <__sfputc_r+0x1e>
 800ee48:	6994      	ldr	r4, [r2, #24]
 800ee4a:	42a3      	cmp	r3, r4
 800ee4c:	db01      	blt.n	800ee52 <__sfputc_r+0x16>
 800ee4e:	290a      	cmp	r1, #10
 800ee50:	d103      	bne.n	800ee5a <__sfputc_r+0x1e>
 800ee52:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ee56:	f7ff bb66 	b.w	800e526 <__swbuf_r>
 800ee5a:	6813      	ldr	r3, [r2, #0]
 800ee5c:	1c58      	adds	r0, r3, #1
 800ee5e:	6010      	str	r0, [r2, #0]
 800ee60:	7019      	strb	r1, [r3, #0]
 800ee62:	4608      	mov	r0, r1
 800ee64:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ee68:	4770      	bx	lr

0800ee6a <__sfputs_r>:
 800ee6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee6c:	4606      	mov	r6, r0
 800ee6e:	460f      	mov	r7, r1
 800ee70:	4614      	mov	r4, r2
 800ee72:	18d5      	adds	r5, r2, r3
 800ee74:	42ac      	cmp	r4, r5
 800ee76:	d101      	bne.n	800ee7c <__sfputs_r+0x12>
 800ee78:	2000      	movs	r0, #0
 800ee7a:	e007      	b.n	800ee8c <__sfputs_r+0x22>
 800ee7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee80:	463a      	mov	r2, r7
 800ee82:	4630      	mov	r0, r6
 800ee84:	f7ff ffda 	bl	800ee3c <__sfputc_r>
 800ee88:	1c43      	adds	r3, r0, #1
 800ee8a:	d1f3      	bne.n	800ee74 <__sfputs_r+0xa>
 800ee8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ee90 <_vfiprintf_r>:
 800ee90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee94:	460d      	mov	r5, r1
 800ee96:	b09d      	sub	sp, #116	@ 0x74
 800ee98:	4614      	mov	r4, r2
 800ee9a:	4698      	mov	r8, r3
 800ee9c:	4606      	mov	r6, r0
 800ee9e:	b118      	cbz	r0, 800eea8 <_vfiprintf_r+0x18>
 800eea0:	6a03      	ldr	r3, [r0, #32]
 800eea2:	b90b      	cbnz	r3, 800eea8 <_vfiprintf_r+0x18>
 800eea4:	f7ff fa22 	bl	800e2ec <__sinit>
 800eea8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eeaa:	07d9      	lsls	r1, r3, #31
 800eeac:	d405      	bmi.n	800eeba <_vfiprintf_r+0x2a>
 800eeae:	89ab      	ldrh	r3, [r5, #12]
 800eeb0:	059a      	lsls	r2, r3, #22
 800eeb2:	d402      	bmi.n	800eeba <_vfiprintf_r+0x2a>
 800eeb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eeb6:	f7ff fd52 	bl	800e95e <__retarget_lock_acquire_recursive>
 800eeba:	89ab      	ldrh	r3, [r5, #12]
 800eebc:	071b      	lsls	r3, r3, #28
 800eebe:	d501      	bpl.n	800eec4 <_vfiprintf_r+0x34>
 800eec0:	692b      	ldr	r3, [r5, #16]
 800eec2:	b99b      	cbnz	r3, 800eeec <_vfiprintf_r+0x5c>
 800eec4:	4629      	mov	r1, r5
 800eec6:	4630      	mov	r0, r6
 800eec8:	f7ff fb6c 	bl	800e5a4 <__swsetup_r>
 800eecc:	b170      	cbz	r0, 800eeec <_vfiprintf_r+0x5c>
 800eece:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eed0:	07dc      	lsls	r4, r3, #31
 800eed2:	d504      	bpl.n	800eede <_vfiprintf_r+0x4e>
 800eed4:	f04f 30ff 	mov.w	r0, #4294967295
 800eed8:	b01d      	add	sp, #116	@ 0x74
 800eeda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eede:	89ab      	ldrh	r3, [r5, #12]
 800eee0:	0598      	lsls	r0, r3, #22
 800eee2:	d4f7      	bmi.n	800eed4 <_vfiprintf_r+0x44>
 800eee4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eee6:	f7ff fd3b 	bl	800e960 <__retarget_lock_release_recursive>
 800eeea:	e7f3      	b.n	800eed4 <_vfiprintf_r+0x44>
 800eeec:	2300      	movs	r3, #0
 800eeee:	9309      	str	r3, [sp, #36]	@ 0x24
 800eef0:	2320      	movs	r3, #32
 800eef2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800eef6:	f8cd 800c 	str.w	r8, [sp, #12]
 800eefa:	2330      	movs	r3, #48	@ 0x30
 800eefc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f0ac <_vfiprintf_r+0x21c>
 800ef00:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ef04:	f04f 0901 	mov.w	r9, #1
 800ef08:	4623      	mov	r3, r4
 800ef0a:	469a      	mov	sl, r3
 800ef0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef10:	b10a      	cbz	r2, 800ef16 <_vfiprintf_r+0x86>
 800ef12:	2a25      	cmp	r2, #37	@ 0x25
 800ef14:	d1f9      	bne.n	800ef0a <_vfiprintf_r+0x7a>
 800ef16:	ebba 0b04 	subs.w	fp, sl, r4
 800ef1a:	d00b      	beq.n	800ef34 <_vfiprintf_r+0xa4>
 800ef1c:	465b      	mov	r3, fp
 800ef1e:	4622      	mov	r2, r4
 800ef20:	4629      	mov	r1, r5
 800ef22:	4630      	mov	r0, r6
 800ef24:	f7ff ffa1 	bl	800ee6a <__sfputs_r>
 800ef28:	3001      	adds	r0, #1
 800ef2a:	f000 80a7 	beq.w	800f07c <_vfiprintf_r+0x1ec>
 800ef2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ef30:	445a      	add	r2, fp
 800ef32:	9209      	str	r2, [sp, #36]	@ 0x24
 800ef34:	f89a 3000 	ldrb.w	r3, [sl]
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	f000 809f 	beq.w	800f07c <_vfiprintf_r+0x1ec>
 800ef3e:	2300      	movs	r3, #0
 800ef40:	f04f 32ff 	mov.w	r2, #4294967295
 800ef44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ef48:	f10a 0a01 	add.w	sl, sl, #1
 800ef4c:	9304      	str	r3, [sp, #16]
 800ef4e:	9307      	str	r3, [sp, #28]
 800ef50:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ef54:	931a      	str	r3, [sp, #104]	@ 0x68
 800ef56:	4654      	mov	r4, sl
 800ef58:	2205      	movs	r2, #5
 800ef5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef5e:	4853      	ldr	r0, [pc, #332]	@ (800f0ac <_vfiprintf_r+0x21c>)
 800ef60:	f7f1 f93e 	bl	80001e0 <memchr>
 800ef64:	9a04      	ldr	r2, [sp, #16]
 800ef66:	b9d8      	cbnz	r0, 800efa0 <_vfiprintf_r+0x110>
 800ef68:	06d1      	lsls	r1, r2, #27
 800ef6a:	bf44      	itt	mi
 800ef6c:	2320      	movmi	r3, #32
 800ef6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef72:	0713      	lsls	r3, r2, #28
 800ef74:	bf44      	itt	mi
 800ef76:	232b      	movmi	r3, #43	@ 0x2b
 800ef78:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef7c:	f89a 3000 	ldrb.w	r3, [sl]
 800ef80:	2b2a      	cmp	r3, #42	@ 0x2a
 800ef82:	d015      	beq.n	800efb0 <_vfiprintf_r+0x120>
 800ef84:	9a07      	ldr	r2, [sp, #28]
 800ef86:	4654      	mov	r4, sl
 800ef88:	2000      	movs	r0, #0
 800ef8a:	f04f 0c0a 	mov.w	ip, #10
 800ef8e:	4621      	mov	r1, r4
 800ef90:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ef94:	3b30      	subs	r3, #48	@ 0x30
 800ef96:	2b09      	cmp	r3, #9
 800ef98:	d94b      	bls.n	800f032 <_vfiprintf_r+0x1a2>
 800ef9a:	b1b0      	cbz	r0, 800efca <_vfiprintf_r+0x13a>
 800ef9c:	9207      	str	r2, [sp, #28]
 800ef9e:	e014      	b.n	800efca <_vfiprintf_r+0x13a>
 800efa0:	eba0 0308 	sub.w	r3, r0, r8
 800efa4:	fa09 f303 	lsl.w	r3, r9, r3
 800efa8:	4313      	orrs	r3, r2
 800efaa:	9304      	str	r3, [sp, #16]
 800efac:	46a2      	mov	sl, r4
 800efae:	e7d2      	b.n	800ef56 <_vfiprintf_r+0xc6>
 800efb0:	9b03      	ldr	r3, [sp, #12]
 800efb2:	1d19      	adds	r1, r3, #4
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	9103      	str	r1, [sp, #12]
 800efb8:	2b00      	cmp	r3, #0
 800efba:	bfbb      	ittet	lt
 800efbc:	425b      	neglt	r3, r3
 800efbe:	f042 0202 	orrlt.w	r2, r2, #2
 800efc2:	9307      	strge	r3, [sp, #28]
 800efc4:	9307      	strlt	r3, [sp, #28]
 800efc6:	bfb8      	it	lt
 800efc8:	9204      	strlt	r2, [sp, #16]
 800efca:	7823      	ldrb	r3, [r4, #0]
 800efcc:	2b2e      	cmp	r3, #46	@ 0x2e
 800efce:	d10a      	bne.n	800efe6 <_vfiprintf_r+0x156>
 800efd0:	7863      	ldrb	r3, [r4, #1]
 800efd2:	2b2a      	cmp	r3, #42	@ 0x2a
 800efd4:	d132      	bne.n	800f03c <_vfiprintf_r+0x1ac>
 800efd6:	9b03      	ldr	r3, [sp, #12]
 800efd8:	1d1a      	adds	r2, r3, #4
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	9203      	str	r2, [sp, #12]
 800efde:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800efe2:	3402      	adds	r4, #2
 800efe4:	9305      	str	r3, [sp, #20]
 800efe6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f0bc <_vfiprintf_r+0x22c>
 800efea:	7821      	ldrb	r1, [r4, #0]
 800efec:	2203      	movs	r2, #3
 800efee:	4650      	mov	r0, sl
 800eff0:	f7f1 f8f6 	bl	80001e0 <memchr>
 800eff4:	b138      	cbz	r0, 800f006 <_vfiprintf_r+0x176>
 800eff6:	9b04      	ldr	r3, [sp, #16]
 800eff8:	eba0 000a 	sub.w	r0, r0, sl
 800effc:	2240      	movs	r2, #64	@ 0x40
 800effe:	4082      	lsls	r2, r0
 800f000:	4313      	orrs	r3, r2
 800f002:	3401      	adds	r4, #1
 800f004:	9304      	str	r3, [sp, #16]
 800f006:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f00a:	4829      	ldr	r0, [pc, #164]	@ (800f0b0 <_vfiprintf_r+0x220>)
 800f00c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f010:	2206      	movs	r2, #6
 800f012:	f7f1 f8e5 	bl	80001e0 <memchr>
 800f016:	2800      	cmp	r0, #0
 800f018:	d03f      	beq.n	800f09a <_vfiprintf_r+0x20a>
 800f01a:	4b26      	ldr	r3, [pc, #152]	@ (800f0b4 <_vfiprintf_r+0x224>)
 800f01c:	bb1b      	cbnz	r3, 800f066 <_vfiprintf_r+0x1d6>
 800f01e:	9b03      	ldr	r3, [sp, #12]
 800f020:	3307      	adds	r3, #7
 800f022:	f023 0307 	bic.w	r3, r3, #7
 800f026:	3308      	adds	r3, #8
 800f028:	9303      	str	r3, [sp, #12]
 800f02a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f02c:	443b      	add	r3, r7
 800f02e:	9309      	str	r3, [sp, #36]	@ 0x24
 800f030:	e76a      	b.n	800ef08 <_vfiprintf_r+0x78>
 800f032:	fb0c 3202 	mla	r2, ip, r2, r3
 800f036:	460c      	mov	r4, r1
 800f038:	2001      	movs	r0, #1
 800f03a:	e7a8      	b.n	800ef8e <_vfiprintf_r+0xfe>
 800f03c:	2300      	movs	r3, #0
 800f03e:	3401      	adds	r4, #1
 800f040:	9305      	str	r3, [sp, #20]
 800f042:	4619      	mov	r1, r3
 800f044:	f04f 0c0a 	mov.w	ip, #10
 800f048:	4620      	mov	r0, r4
 800f04a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f04e:	3a30      	subs	r2, #48	@ 0x30
 800f050:	2a09      	cmp	r2, #9
 800f052:	d903      	bls.n	800f05c <_vfiprintf_r+0x1cc>
 800f054:	2b00      	cmp	r3, #0
 800f056:	d0c6      	beq.n	800efe6 <_vfiprintf_r+0x156>
 800f058:	9105      	str	r1, [sp, #20]
 800f05a:	e7c4      	b.n	800efe6 <_vfiprintf_r+0x156>
 800f05c:	fb0c 2101 	mla	r1, ip, r1, r2
 800f060:	4604      	mov	r4, r0
 800f062:	2301      	movs	r3, #1
 800f064:	e7f0      	b.n	800f048 <_vfiprintf_r+0x1b8>
 800f066:	ab03      	add	r3, sp, #12
 800f068:	9300      	str	r3, [sp, #0]
 800f06a:	462a      	mov	r2, r5
 800f06c:	4b12      	ldr	r3, [pc, #72]	@ (800f0b8 <_vfiprintf_r+0x228>)
 800f06e:	a904      	add	r1, sp, #16
 800f070:	4630      	mov	r0, r6
 800f072:	f3af 8000 	nop.w
 800f076:	4607      	mov	r7, r0
 800f078:	1c78      	adds	r0, r7, #1
 800f07a:	d1d6      	bne.n	800f02a <_vfiprintf_r+0x19a>
 800f07c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f07e:	07d9      	lsls	r1, r3, #31
 800f080:	d405      	bmi.n	800f08e <_vfiprintf_r+0x1fe>
 800f082:	89ab      	ldrh	r3, [r5, #12]
 800f084:	059a      	lsls	r2, r3, #22
 800f086:	d402      	bmi.n	800f08e <_vfiprintf_r+0x1fe>
 800f088:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f08a:	f7ff fc69 	bl	800e960 <__retarget_lock_release_recursive>
 800f08e:	89ab      	ldrh	r3, [r5, #12]
 800f090:	065b      	lsls	r3, r3, #25
 800f092:	f53f af1f 	bmi.w	800eed4 <_vfiprintf_r+0x44>
 800f096:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f098:	e71e      	b.n	800eed8 <_vfiprintf_r+0x48>
 800f09a:	ab03      	add	r3, sp, #12
 800f09c:	9300      	str	r3, [sp, #0]
 800f09e:	462a      	mov	r2, r5
 800f0a0:	4b05      	ldr	r3, [pc, #20]	@ (800f0b8 <_vfiprintf_r+0x228>)
 800f0a2:	a904      	add	r1, sp, #16
 800f0a4:	4630      	mov	r0, r6
 800f0a6:	f000 f879 	bl	800f19c <_printf_i>
 800f0aa:	e7e4      	b.n	800f076 <_vfiprintf_r+0x1e6>
 800f0ac:	08010df4 	.word	0x08010df4
 800f0b0:	08010dfe 	.word	0x08010dfe
 800f0b4:	00000000 	.word	0x00000000
 800f0b8:	0800ee6b 	.word	0x0800ee6b
 800f0bc:	08010dfa 	.word	0x08010dfa

0800f0c0 <_printf_common>:
 800f0c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0c4:	4616      	mov	r6, r2
 800f0c6:	4698      	mov	r8, r3
 800f0c8:	688a      	ldr	r2, [r1, #8]
 800f0ca:	690b      	ldr	r3, [r1, #16]
 800f0cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f0d0:	4293      	cmp	r3, r2
 800f0d2:	bfb8      	it	lt
 800f0d4:	4613      	movlt	r3, r2
 800f0d6:	6033      	str	r3, [r6, #0]
 800f0d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f0dc:	4607      	mov	r7, r0
 800f0de:	460c      	mov	r4, r1
 800f0e0:	b10a      	cbz	r2, 800f0e6 <_printf_common+0x26>
 800f0e2:	3301      	adds	r3, #1
 800f0e4:	6033      	str	r3, [r6, #0]
 800f0e6:	6823      	ldr	r3, [r4, #0]
 800f0e8:	0699      	lsls	r1, r3, #26
 800f0ea:	bf42      	ittt	mi
 800f0ec:	6833      	ldrmi	r3, [r6, #0]
 800f0ee:	3302      	addmi	r3, #2
 800f0f0:	6033      	strmi	r3, [r6, #0]
 800f0f2:	6825      	ldr	r5, [r4, #0]
 800f0f4:	f015 0506 	ands.w	r5, r5, #6
 800f0f8:	d106      	bne.n	800f108 <_printf_common+0x48>
 800f0fa:	f104 0a19 	add.w	sl, r4, #25
 800f0fe:	68e3      	ldr	r3, [r4, #12]
 800f100:	6832      	ldr	r2, [r6, #0]
 800f102:	1a9b      	subs	r3, r3, r2
 800f104:	42ab      	cmp	r3, r5
 800f106:	dc26      	bgt.n	800f156 <_printf_common+0x96>
 800f108:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f10c:	6822      	ldr	r2, [r4, #0]
 800f10e:	3b00      	subs	r3, #0
 800f110:	bf18      	it	ne
 800f112:	2301      	movne	r3, #1
 800f114:	0692      	lsls	r2, r2, #26
 800f116:	d42b      	bmi.n	800f170 <_printf_common+0xb0>
 800f118:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f11c:	4641      	mov	r1, r8
 800f11e:	4638      	mov	r0, r7
 800f120:	47c8      	blx	r9
 800f122:	3001      	adds	r0, #1
 800f124:	d01e      	beq.n	800f164 <_printf_common+0xa4>
 800f126:	6823      	ldr	r3, [r4, #0]
 800f128:	6922      	ldr	r2, [r4, #16]
 800f12a:	f003 0306 	and.w	r3, r3, #6
 800f12e:	2b04      	cmp	r3, #4
 800f130:	bf02      	ittt	eq
 800f132:	68e5      	ldreq	r5, [r4, #12]
 800f134:	6833      	ldreq	r3, [r6, #0]
 800f136:	1aed      	subeq	r5, r5, r3
 800f138:	68a3      	ldr	r3, [r4, #8]
 800f13a:	bf0c      	ite	eq
 800f13c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f140:	2500      	movne	r5, #0
 800f142:	4293      	cmp	r3, r2
 800f144:	bfc4      	itt	gt
 800f146:	1a9b      	subgt	r3, r3, r2
 800f148:	18ed      	addgt	r5, r5, r3
 800f14a:	2600      	movs	r6, #0
 800f14c:	341a      	adds	r4, #26
 800f14e:	42b5      	cmp	r5, r6
 800f150:	d11a      	bne.n	800f188 <_printf_common+0xc8>
 800f152:	2000      	movs	r0, #0
 800f154:	e008      	b.n	800f168 <_printf_common+0xa8>
 800f156:	2301      	movs	r3, #1
 800f158:	4652      	mov	r2, sl
 800f15a:	4641      	mov	r1, r8
 800f15c:	4638      	mov	r0, r7
 800f15e:	47c8      	blx	r9
 800f160:	3001      	adds	r0, #1
 800f162:	d103      	bne.n	800f16c <_printf_common+0xac>
 800f164:	f04f 30ff 	mov.w	r0, #4294967295
 800f168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f16c:	3501      	adds	r5, #1
 800f16e:	e7c6      	b.n	800f0fe <_printf_common+0x3e>
 800f170:	18e1      	adds	r1, r4, r3
 800f172:	1c5a      	adds	r2, r3, #1
 800f174:	2030      	movs	r0, #48	@ 0x30
 800f176:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f17a:	4422      	add	r2, r4
 800f17c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f180:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f184:	3302      	adds	r3, #2
 800f186:	e7c7      	b.n	800f118 <_printf_common+0x58>
 800f188:	2301      	movs	r3, #1
 800f18a:	4622      	mov	r2, r4
 800f18c:	4641      	mov	r1, r8
 800f18e:	4638      	mov	r0, r7
 800f190:	47c8      	blx	r9
 800f192:	3001      	adds	r0, #1
 800f194:	d0e6      	beq.n	800f164 <_printf_common+0xa4>
 800f196:	3601      	adds	r6, #1
 800f198:	e7d9      	b.n	800f14e <_printf_common+0x8e>
	...

0800f19c <_printf_i>:
 800f19c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f1a0:	7e0f      	ldrb	r7, [r1, #24]
 800f1a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f1a4:	2f78      	cmp	r7, #120	@ 0x78
 800f1a6:	4691      	mov	r9, r2
 800f1a8:	4680      	mov	r8, r0
 800f1aa:	460c      	mov	r4, r1
 800f1ac:	469a      	mov	sl, r3
 800f1ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f1b2:	d807      	bhi.n	800f1c4 <_printf_i+0x28>
 800f1b4:	2f62      	cmp	r7, #98	@ 0x62
 800f1b6:	d80a      	bhi.n	800f1ce <_printf_i+0x32>
 800f1b8:	2f00      	cmp	r7, #0
 800f1ba:	f000 80d1 	beq.w	800f360 <_printf_i+0x1c4>
 800f1be:	2f58      	cmp	r7, #88	@ 0x58
 800f1c0:	f000 80b8 	beq.w	800f334 <_printf_i+0x198>
 800f1c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f1c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f1cc:	e03a      	b.n	800f244 <_printf_i+0xa8>
 800f1ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f1d2:	2b15      	cmp	r3, #21
 800f1d4:	d8f6      	bhi.n	800f1c4 <_printf_i+0x28>
 800f1d6:	a101      	add	r1, pc, #4	@ (adr r1, 800f1dc <_printf_i+0x40>)
 800f1d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f1dc:	0800f235 	.word	0x0800f235
 800f1e0:	0800f249 	.word	0x0800f249
 800f1e4:	0800f1c5 	.word	0x0800f1c5
 800f1e8:	0800f1c5 	.word	0x0800f1c5
 800f1ec:	0800f1c5 	.word	0x0800f1c5
 800f1f0:	0800f1c5 	.word	0x0800f1c5
 800f1f4:	0800f249 	.word	0x0800f249
 800f1f8:	0800f1c5 	.word	0x0800f1c5
 800f1fc:	0800f1c5 	.word	0x0800f1c5
 800f200:	0800f1c5 	.word	0x0800f1c5
 800f204:	0800f1c5 	.word	0x0800f1c5
 800f208:	0800f347 	.word	0x0800f347
 800f20c:	0800f273 	.word	0x0800f273
 800f210:	0800f301 	.word	0x0800f301
 800f214:	0800f1c5 	.word	0x0800f1c5
 800f218:	0800f1c5 	.word	0x0800f1c5
 800f21c:	0800f369 	.word	0x0800f369
 800f220:	0800f1c5 	.word	0x0800f1c5
 800f224:	0800f273 	.word	0x0800f273
 800f228:	0800f1c5 	.word	0x0800f1c5
 800f22c:	0800f1c5 	.word	0x0800f1c5
 800f230:	0800f309 	.word	0x0800f309
 800f234:	6833      	ldr	r3, [r6, #0]
 800f236:	1d1a      	adds	r2, r3, #4
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	6032      	str	r2, [r6, #0]
 800f23c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f240:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f244:	2301      	movs	r3, #1
 800f246:	e09c      	b.n	800f382 <_printf_i+0x1e6>
 800f248:	6833      	ldr	r3, [r6, #0]
 800f24a:	6820      	ldr	r0, [r4, #0]
 800f24c:	1d19      	adds	r1, r3, #4
 800f24e:	6031      	str	r1, [r6, #0]
 800f250:	0606      	lsls	r6, r0, #24
 800f252:	d501      	bpl.n	800f258 <_printf_i+0xbc>
 800f254:	681d      	ldr	r5, [r3, #0]
 800f256:	e003      	b.n	800f260 <_printf_i+0xc4>
 800f258:	0645      	lsls	r5, r0, #25
 800f25a:	d5fb      	bpl.n	800f254 <_printf_i+0xb8>
 800f25c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f260:	2d00      	cmp	r5, #0
 800f262:	da03      	bge.n	800f26c <_printf_i+0xd0>
 800f264:	232d      	movs	r3, #45	@ 0x2d
 800f266:	426d      	negs	r5, r5
 800f268:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f26c:	4858      	ldr	r0, [pc, #352]	@ (800f3d0 <_printf_i+0x234>)
 800f26e:	230a      	movs	r3, #10
 800f270:	e011      	b.n	800f296 <_printf_i+0xfa>
 800f272:	6821      	ldr	r1, [r4, #0]
 800f274:	6833      	ldr	r3, [r6, #0]
 800f276:	0608      	lsls	r0, r1, #24
 800f278:	f853 5b04 	ldr.w	r5, [r3], #4
 800f27c:	d402      	bmi.n	800f284 <_printf_i+0xe8>
 800f27e:	0649      	lsls	r1, r1, #25
 800f280:	bf48      	it	mi
 800f282:	b2ad      	uxthmi	r5, r5
 800f284:	2f6f      	cmp	r7, #111	@ 0x6f
 800f286:	4852      	ldr	r0, [pc, #328]	@ (800f3d0 <_printf_i+0x234>)
 800f288:	6033      	str	r3, [r6, #0]
 800f28a:	bf14      	ite	ne
 800f28c:	230a      	movne	r3, #10
 800f28e:	2308      	moveq	r3, #8
 800f290:	2100      	movs	r1, #0
 800f292:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f296:	6866      	ldr	r6, [r4, #4]
 800f298:	60a6      	str	r6, [r4, #8]
 800f29a:	2e00      	cmp	r6, #0
 800f29c:	db05      	blt.n	800f2aa <_printf_i+0x10e>
 800f29e:	6821      	ldr	r1, [r4, #0]
 800f2a0:	432e      	orrs	r6, r5
 800f2a2:	f021 0104 	bic.w	r1, r1, #4
 800f2a6:	6021      	str	r1, [r4, #0]
 800f2a8:	d04b      	beq.n	800f342 <_printf_i+0x1a6>
 800f2aa:	4616      	mov	r6, r2
 800f2ac:	fbb5 f1f3 	udiv	r1, r5, r3
 800f2b0:	fb03 5711 	mls	r7, r3, r1, r5
 800f2b4:	5dc7      	ldrb	r7, [r0, r7]
 800f2b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f2ba:	462f      	mov	r7, r5
 800f2bc:	42bb      	cmp	r3, r7
 800f2be:	460d      	mov	r5, r1
 800f2c0:	d9f4      	bls.n	800f2ac <_printf_i+0x110>
 800f2c2:	2b08      	cmp	r3, #8
 800f2c4:	d10b      	bne.n	800f2de <_printf_i+0x142>
 800f2c6:	6823      	ldr	r3, [r4, #0]
 800f2c8:	07df      	lsls	r7, r3, #31
 800f2ca:	d508      	bpl.n	800f2de <_printf_i+0x142>
 800f2cc:	6923      	ldr	r3, [r4, #16]
 800f2ce:	6861      	ldr	r1, [r4, #4]
 800f2d0:	4299      	cmp	r1, r3
 800f2d2:	bfde      	ittt	le
 800f2d4:	2330      	movle	r3, #48	@ 0x30
 800f2d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f2da:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f2de:	1b92      	subs	r2, r2, r6
 800f2e0:	6122      	str	r2, [r4, #16]
 800f2e2:	f8cd a000 	str.w	sl, [sp]
 800f2e6:	464b      	mov	r3, r9
 800f2e8:	aa03      	add	r2, sp, #12
 800f2ea:	4621      	mov	r1, r4
 800f2ec:	4640      	mov	r0, r8
 800f2ee:	f7ff fee7 	bl	800f0c0 <_printf_common>
 800f2f2:	3001      	adds	r0, #1
 800f2f4:	d14a      	bne.n	800f38c <_printf_i+0x1f0>
 800f2f6:	f04f 30ff 	mov.w	r0, #4294967295
 800f2fa:	b004      	add	sp, #16
 800f2fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f300:	6823      	ldr	r3, [r4, #0]
 800f302:	f043 0320 	orr.w	r3, r3, #32
 800f306:	6023      	str	r3, [r4, #0]
 800f308:	4832      	ldr	r0, [pc, #200]	@ (800f3d4 <_printf_i+0x238>)
 800f30a:	2778      	movs	r7, #120	@ 0x78
 800f30c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f310:	6823      	ldr	r3, [r4, #0]
 800f312:	6831      	ldr	r1, [r6, #0]
 800f314:	061f      	lsls	r7, r3, #24
 800f316:	f851 5b04 	ldr.w	r5, [r1], #4
 800f31a:	d402      	bmi.n	800f322 <_printf_i+0x186>
 800f31c:	065f      	lsls	r7, r3, #25
 800f31e:	bf48      	it	mi
 800f320:	b2ad      	uxthmi	r5, r5
 800f322:	6031      	str	r1, [r6, #0]
 800f324:	07d9      	lsls	r1, r3, #31
 800f326:	bf44      	itt	mi
 800f328:	f043 0320 	orrmi.w	r3, r3, #32
 800f32c:	6023      	strmi	r3, [r4, #0]
 800f32e:	b11d      	cbz	r5, 800f338 <_printf_i+0x19c>
 800f330:	2310      	movs	r3, #16
 800f332:	e7ad      	b.n	800f290 <_printf_i+0xf4>
 800f334:	4826      	ldr	r0, [pc, #152]	@ (800f3d0 <_printf_i+0x234>)
 800f336:	e7e9      	b.n	800f30c <_printf_i+0x170>
 800f338:	6823      	ldr	r3, [r4, #0]
 800f33a:	f023 0320 	bic.w	r3, r3, #32
 800f33e:	6023      	str	r3, [r4, #0]
 800f340:	e7f6      	b.n	800f330 <_printf_i+0x194>
 800f342:	4616      	mov	r6, r2
 800f344:	e7bd      	b.n	800f2c2 <_printf_i+0x126>
 800f346:	6833      	ldr	r3, [r6, #0]
 800f348:	6825      	ldr	r5, [r4, #0]
 800f34a:	6961      	ldr	r1, [r4, #20]
 800f34c:	1d18      	adds	r0, r3, #4
 800f34e:	6030      	str	r0, [r6, #0]
 800f350:	062e      	lsls	r6, r5, #24
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	d501      	bpl.n	800f35a <_printf_i+0x1be>
 800f356:	6019      	str	r1, [r3, #0]
 800f358:	e002      	b.n	800f360 <_printf_i+0x1c4>
 800f35a:	0668      	lsls	r0, r5, #25
 800f35c:	d5fb      	bpl.n	800f356 <_printf_i+0x1ba>
 800f35e:	8019      	strh	r1, [r3, #0]
 800f360:	2300      	movs	r3, #0
 800f362:	6123      	str	r3, [r4, #16]
 800f364:	4616      	mov	r6, r2
 800f366:	e7bc      	b.n	800f2e2 <_printf_i+0x146>
 800f368:	6833      	ldr	r3, [r6, #0]
 800f36a:	1d1a      	adds	r2, r3, #4
 800f36c:	6032      	str	r2, [r6, #0]
 800f36e:	681e      	ldr	r6, [r3, #0]
 800f370:	6862      	ldr	r2, [r4, #4]
 800f372:	2100      	movs	r1, #0
 800f374:	4630      	mov	r0, r6
 800f376:	f7f0 ff33 	bl	80001e0 <memchr>
 800f37a:	b108      	cbz	r0, 800f380 <_printf_i+0x1e4>
 800f37c:	1b80      	subs	r0, r0, r6
 800f37e:	6060      	str	r0, [r4, #4]
 800f380:	6863      	ldr	r3, [r4, #4]
 800f382:	6123      	str	r3, [r4, #16]
 800f384:	2300      	movs	r3, #0
 800f386:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f38a:	e7aa      	b.n	800f2e2 <_printf_i+0x146>
 800f38c:	6923      	ldr	r3, [r4, #16]
 800f38e:	4632      	mov	r2, r6
 800f390:	4649      	mov	r1, r9
 800f392:	4640      	mov	r0, r8
 800f394:	47d0      	blx	sl
 800f396:	3001      	adds	r0, #1
 800f398:	d0ad      	beq.n	800f2f6 <_printf_i+0x15a>
 800f39a:	6823      	ldr	r3, [r4, #0]
 800f39c:	079b      	lsls	r3, r3, #30
 800f39e:	d413      	bmi.n	800f3c8 <_printf_i+0x22c>
 800f3a0:	68e0      	ldr	r0, [r4, #12]
 800f3a2:	9b03      	ldr	r3, [sp, #12]
 800f3a4:	4298      	cmp	r0, r3
 800f3a6:	bfb8      	it	lt
 800f3a8:	4618      	movlt	r0, r3
 800f3aa:	e7a6      	b.n	800f2fa <_printf_i+0x15e>
 800f3ac:	2301      	movs	r3, #1
 800f3ae:	4632      	mov	r2, r6
 800f3b0:	4649      	mov	r1, r9
 800f3b2:	4640      	mov	r0, r8
 800f3b4:	47d0      	blx	sl
 800f3b6:	3001      	adds	r0, #1
 800f3b8:	d09d      	beq.n	800f2f6 <_printf_i+0x15a>
 800f3ba:	3501      	adds	r5, #1
 800f3bc:	68e3      	ldr	r3, [r4, #12]
 800f3be:	9903      	ldr	r1, [sp, #12]
 800f3c0:	1a5b      	subs	r3, r3, r1
 800f3c2:	42ab      	cmp	r3, r5
 800f3c4:	dcf2      	bgt.n	800f3ac <_printf_i+0x210>
 800f3c6:	e7eb      	b.n	800f3a0 <_printf_i+0x204>
 800f3c8:	2500      	movs	r5, #0
 800f3ca:	f104 0619 	add.w	r6, r4, #25
 800f3ce:	e7f5      	b.n	800f3bc <_printf_i+0x220>
 800f3d0:	08010e05 	.word	0x08010e05
 800f3d4:	08010e16 	.word	0x08010e16

0800f3d8 <__sflush_r>:
 800f3d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f3dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3e0:	0716      	lsls	r6, r2, #28
 800f3e2:	4605      	mov	r5, r0
 800f3e4:	460c      	mov	r4, r1
 800f3e6:	d454      	bmi.n	800f492 <__sflush_r+0xba>
 800f3e8:	684b      	ldr	r3, [r1, #4]
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	dc02      	bgt.n	800f3f4 <__sflush_r+0x1c>
 800f3ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	dd48      	ble.n	800f486 <__sflush_r+0xae>
 800f3f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f3f6:	2e00      	cmp	r6, #0
 800f3f8:	d045      	beq.n	800f486 <__sflush_r+0xae>
 800f3fa:	2300      	movs	r3, #0
 800f3fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f400:	682f      	ldr	r7, [r5, #0]
 800f402:	6a21      	ldr	r1, [r4, #32]
 800f404:	602b      	str	r3, [r5, #0]
 800f406:	d030      	beq.n	800f46a <__sflush_r+0x92>
 800f408:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f40a:	89a3      	ldrh	r3, [r4, #12]
 800f40c:	0759      	lsls	r1, r3, #29
 800f40e:	d505      	bpl.n	800f41c <__sflush_r+0x44>
 800f410:	6863      	ldr	r3, [r4, #4]
 800f412:	1ad2      	subs	r2, r2, r3
 800f414:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f416:	b10b      	cbz	r3, 800f41c <__sflush_r+0x44>
 800f418:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f41a:	1ad2      	subs	r2, r2, r3
 800f41c:	2300      	movs	r3, #0
 800f41e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f420:	6a21      	ldr	r1, [r4, #32]
 800f422:	4628      	mov	r0, r5
 800f424:	47b0      	blx	r6
 800f426:	1c43      	adds	r3, r0, #1
 800f428:	89a3      	ldrh	r3, [r4, #12]
 800f42a:	d106      	bne.n	800f43a <__sflush_r+0x62>
 800f42c:	6829      	ldr	r1, [r5, #0]
 800f42e:	291d      	cmp	r1, #29
 800f430:	d82b      	bhi.n	800f48a <__sflush_r+0xb2>
 800f432:	4a2a      	ldr	r2, [pc, #168]	@ (800f4dc <__sflush_r+0x104>)
 800f434:	40ca      	lsrs	r2, r1
 800f436:	07d6      	lsls	r6, r2, #31
 800f438:	d527      	bpl.n	800f48a <__sflush_r+0xb2>
 800f43a:	2200      	movs	r2, #0
 800f43c:	6062      	str	r2, [r4, #4]
 800f43e:	04d9      	lsls	r1, r3, #19
 800f440:	6922      	ldr	r2, [r4, #16]
 800f442:	6022      	str	r2, [r4, #0]
 800f444:	d504      	bpl.n	800f450 <__sflush_r+0x78>
 800f446:	1c42      	adds	r2, r0, #1
 800f448:	d101      	bne.n	800f44e <__sflush_r+0x76>
 800f44a:	682b      	ldr	r3, [r5, #0]
 800f44c:	b903      	cbnz	r3, 800f450 <__sflush_r+0x78>
 800f44e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f450:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f452:	602f      	str	r7, [r5, #0]
 800f454:	b1b9      	cbz	r1, 800f486 <__sflush_r+0xae>
 800f456:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f45a:	4299      	cmp	r1, r3
 800f45c:	d002      	beq.n	800f464 <__sflush_r+0x8c>
 800f45e:	4628      	mov	r0, r5
 800f460:	f7ff fa94 	bl	800e98c <_free_r>
 800f464:	2300      	movs	r3, #0
 800f466:	6363      	str	r3, [r4, #52]	@ 0x34
 800f468:	e00d      	b.n	800f486 <__sflush_r+0xae>
 800f46a:	2301      	movs	r3, #1
 800f46c:	4628      	mov	r0, r5
 800f46e:	47b0      	blx	r6
 800f470:	4602      	mov	r2, r0
 800f472:	1c50      	adds	r0, r2, #1
 800f474:	d1c9      	bne.n	800f40a <__sflush_r+0x32>
 800f476:	682b      	ldr	r3, [r5, #0]
 800f478:	2b00      	cmp	r3, #0
 800f47a:	d0c6      	beq.n	800f40a <__sflush_r+0x32>
 800f47c:	2b1d      	cmp	r3, #29
 800f47e:	d001      	beq.n	800f484 <__sflush_r+0xac>
 800f480:	2b16      	cmp	r3, #22
 800f482:	d11e      	bne.n	800f4c2 <__sflush_r+0xea>
 800f484:	602f      	str	r7, [r5, #0]
 800f486:	2000      	movs	r0, #0
 800f488:	e022      	b.n	800f4d0 <__sflush_r+0xf8>
 800f48a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f48e:	b21b      	sxth	r3, r3
 800f490:	e01b      	b.n	800f4ca <__sflush_r+0xf2>
 800f492:	690f      	ldr	r7, [r1, #16]
 800f494:	2f00      	cmp	r7, #0
 800f496:	d0f6      	beq.n	800f486 <__sflush_r+0xae>
 800f498:	0793      	lsls	r3, r2, #30
 800f49a:	680e      	ldr	r6, [r1, #0]
 800f49c:	bf08      	it	eq
 800f49e:	694b      	ldreq	r3, [r1, #20]
 800f4a0:	600f      	str	r7, [r1, #0]
 800f4a2:	bf18      	it	ne
 800f4a4:	2300      	movne	r3, #0
 800f4a6:	eba6 0807 	sub.w	r8, r6, r7
 800f4aa:	608b      	str	r3, [r1, #8]
 800f4ac:	f1b8 0f00 	cmp.w	r8, #0
 800f4b0:	dde9      	ble.n	800f486 <__sflush_r+0xae>
 800f4b2:	6a21      	ldr	r1, [r4, #32]
 800f4b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f4b6:	4643      	mov	r3, r8
 800f4b8:	463a      	mov	r2, r7
 800f4ba:	4628      	mov	r0, r5
 800f4bc:	47b0      	blx	r6
 800f4be:	2800      	cmp	r0, #0
 800f4c0:	dc08      	bgt.n	800f4d4 <__sflush_r+0xfc>
 800f4c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f4ca:	81a3      	strh	r3, [r4, #12]
 800f4cc:	f04f 30ff 	mov.w	r0, #4294967295
 800f4d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4d4:	4407      	add	r7, r0
 800f4d6:	eba8 0800 	sub.w	r8, r8, r0
 800f4da:	e7e7      	b.n	800f4ac <__sflush_r+0xd4>
 800f4dc:	20400001 	.word	0x20400001

0800f4e0 <_fflush_r>:
 800f4e0:	b538      	push	{r3, r4, r5, lr}
 800f4e2:	690b      	ldr	r3, [r1, #16]
 800f4e4:	4605      	mov	r5, r0
 800f4e6:	460c      	mov	r4, r1
 800f4e8:	b913      	cbnz	r3, 800f4f0 <_fflush_r+0x10>
 800f4ea:	2500      	movs	r5, #0
 800f4ec:	4628      	mov	r0, r5
 800f4ee:	bd38      	pop	{r3, r4, r5, pc}
 800f4f0:	b118      	cbz	r0, 800f4fa <_fflush_r+0x1a>
 800f4f2:	6a03      	ldr	r3, [r0, #32]
 800f4f4:	b90b      	cbnz	r3, 800f4fa <_fflush_r+0x1a>
 800f4f6:	f7fe fef9 	bl	800e2ec <__sinit>
 800f4fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d0f3      	beq.n	800f4ea <_fflush_r+0xa>
 800f502:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f504:	07d0      	lsls	r0, r2, #31
 800f506:	d404      	bmi.n	800f512 <_fflush_r+0x32>
 800f508:	0599      	lsls	r1, r3, #22
 800f50a:	d402      	bmi.n	800f512 <_fflush_r+0x32>
 800f50c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f50e:	f7ff fa26 	bl	800e95e <__retarget_lock_acquire_recursive>
 800f512:	4628      	mov	r0, r5
 800f514:	4621      	mov	r1, r4
 800f516:	f7ff ff5f 	bl	800f3d8 <__sflush_r>
 800f51a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f51c:	07da      	lsls	r2, r3, #31
 800f51e:	4605      	mov	r5, r0
 800f520:	d4e4      	bmi.n	800f4ec <_fflush_r+0xc>
 800f522:	89a3      	ldrh	r3, [r4, #12]
 800f524:	059b      	lsls	r3, r3, #22
 800f526:	d4e1      	bmi.n	800f4ec <_fflush_r+0xc>
 800f528:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f52a:	f7ff fa19 	bl	800e960 <__retarget_lock_release_recursive>
 800f52e:	e7dd      	b.n	800f4ec <_fflush_r+0xc>

0800f530 <__swhatbuf_r>:
 800f530:	b570      	push	{r4, r5, r6, lr}
 800f532:	460c      	mov	r4, r1
 800f534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f538:	2900      	cmp	r1, #0
 800f53a:	b096      	sub	sp, #88	@ 0x58
 800f53c:	4615      	mov	r5, r2
 800f53e:	461e      	mov	r6, r3
 800f540:	da0d      	bge.n	800f55e <__swhatbuf_r+0x2e>
 800f542:	89a3      	ldrh	r3, [r4, #12]
 800f544:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f548:	f04f 0100 	mov.w	r1, #0
 800f54c:	bf14      	ite	ne
 800f54e:	2340      	movne	r3, #64	@ 0x40
 800f550:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f554:	2000      	movs	r0, #0
 800f556:	6031      	str	r1, [r6, #0]
 800f558:	602b      	str	r3, [r5, #0]
 800f55a:	b016      	add	sp, #88	@ 0x58
 800f55c:	bd70      	pop	{r4, r5, r6, pc}
 800f55e:	466a      	mov	r2, sp
 800f560:	f000 f878 	bl	800f654 <_fstat_r>
 800f564:	2800      	cmp	r0, #0
 800f566:	dbec      	blt.n	800f542 <__swhatbuf_r+0x12>
 800f568:	9901      	ldr	r1, [sp, #4]
 800f56a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f56e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f572:	4259      	negs	r1, r3
 800f574:	4159      	adcs	r1, r3
 800f576:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f57a:	e7eb      	b.n	800f554 <__swhatbuf_r+0x24>

0800f57c <__smakebuf_r>:
 800f57c:	898b      	ldrh	r3, [r1, #12]
 800f57e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f580:	079d      	lsls	r5, r3, #30
 800f582:	4606      	mov	r6, r0
 800f584:	460c      	mov	r4, r1
 800f586:	d507      	bpl.n	800f598 <__smakebuf_r+0x1c>
 800f588:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f58c:	6023      	str	r3, [r4, #0]
 800f58e:	6123      	str	r3, [r4, #16]
 800f590:	2301      	movs	r3, #1
 800f592:	6163      	str	r3, [r4, #20]
 800f594:	b003      	add	sp, #12
 800f596:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f598:	ab01      	add	r3, sp, #4
 800f59a:	466a      	mov	r2, sp
 800f59c:	f7ff ffc8 	bl	800f530 <__swhatbuf_r>
 800f5a0:	9f00      	ldr	r7, [sp, #0]
 800f5a2:	4605      	mov	r5, r0
 800f5a4:	4639      	mov	r1, r7
 800f5a6:	4630      	mov	r0, r6
 800f5a8:	f7ff fa64 	bl	800ea74 <_malloc_r>
 800f5ac:	b948      	cbnz	r0, 800f5c2 <__smakebuf_r+0x46>
 800f5ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f5b2:	059a      	lsls	r2, r3, #22
 800f5b4:	d4ee      	bmi.n	800f594 <__smakebuf_r+0x18>
 800f5b6:	f023 0303 	bic.w	r3, r3, #3
 800f5ba:	f043 0302 	orr.w	r3, r3, #2
 800f5be:	81a3      	strh	r3, [r4, #12]
 800f5c0:	e7e2      	b.n	800f588 <__smakebuf_r+0xc>
 800f5c2:	89a3      	ldrh	r3, [r4, #12]
 800f5c4:	6020      	str	r0, [r4, #0]
 800f5c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f5ca:	81a3      	strh	r3, [r4, #12]
 800f5cc:	9b01      	ldr	r3, [sp, #4]
 800f5ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f5d2:	b15b      	cbz	r3, 800f5ec <__smakebuf_r+0x70>
 800f5d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f5d8:	4630      	mov	r0, r6
 800f5da:	f000 f84d 	bl	800f678 <_isatty_r>
 800f5de:	b128      	cbz	r0, 800f5ec <__smakebuf_r+0x70>
 800f5e0:	89a3      	ldrh	r3, [r4, #12]
 800f5e2:	f023 0303 	bic.w	r3, r3, #3
 800f5e6:	f043 0301 	orr.w	r3, r3, #1
 800f5ea:	81a3      	strh	r3, [r4, #12]
 800f5ec:	89a3      	ldrh	r3, [r4, #12]
 800f5ee:	431d      	orrs	r5, r3
 800f5f0:	81a5      	strh	r5, [r4, #12]
 800f5f2:	e7cf      	b.n	800f594 <__smakebuf_r+0x18>

0800f5f4 <_raise_r>:
 800f5f4:	291f      	cmp	r1, #31
 800f5f6:	b538      	push	{r3, r4, r5, lr}
 800f5f8:	4605      	mov	r5, r0
 800f5fa:	460c      	mov	r4, r1
 800f5fc:	d904      	bls.n	800f608 <_raise_r+0x14>
 800f5fe:	2316      	movs	r3, #22
 800f600:	6003      	str	r3, [r0, #0]
 800f602:	f04f 30ff 	mov.w	r0, #4294967295
 800f606:	bd38      	pop	{r3, r4, r5, pc}
 800f608:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f60a:	b112      	cbz	r2, 800f612 <_raise_r+0x1e>
 800f60c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f610:	b94b      	cbnz	r3, 800f626 <_raise_r+0x32>
 800f612:	4628      	mov	r0, r5
 800f614:	f000 f852 	bl	800f6bc <_getpid_r>
 800f618:	4622      	mov	r2, r4
 800f61a:	4601      	mov	r1, r0
 800f61c:	4628      	mov	r0, r5
 800f61e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f622:	f000 b839 	b.w	800f698 <_kill_r>
 800f626:	2b01      	cmp	r3, #1
 800f628:	d00a      	beq.n	800f640 <_raise_r+0x4c>
 800f62a:	1c59      	adds	r1, r3, #1
 800f62c:	d103      	bne.n	800f636 <_raise_r+0x42>
 800f62e:	2316      	movs	r3, #22
 800f630:	6003      	str	r3, [r0, #0]
 800f632:	2001      	movs	r0, #1
 800f634:	e7e7      	b.n	800f606 <_raise_r+0x12>
 800f636:	2100      	movs	r1, #0
 800f638:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f63c:	4620      	mov	r0, r4
 800f63e:	4798      	blx	r3
 800f640:	2000      	movs	r0, #0
 800f642:	e7e0      	b.n	800f606 <_raise_r+0x12>

0800f644 <raise>:
 800f644:	4b02      	ldr	r3, [pc, #8]	@ (800f650 <raise+0xc>)
 800f646:	4601      	mov	r1, r0
 800f648:	6818      	ldr	r0, [r3, #0]
 800f64a:	f7ff bfd3 	b.w	800f5f4 <_raise_r>
 800f64e:	bf00      	nop
 800f650:	20000028 	.word	0x20000028

0800f654 <_fstat_r>:
 800f654:	b538      	push	{r3, r4, r5, lr}
 800f656:	4d07      	ldr	r5, [pc, #28]	@ (800f674 <_fstat_r+0x20>)
 800f658:	2300      	movs	r3, #0
 800f65a:	4604      	mov	r4, r0
 800f65c:	4608      	mov	r0, r1
 800f65e:	4611      	mov	r1, r2
 800f660:	602b      	str	r3, [r5, #0]
 800f662:	f7f2 fa6d 	bl	8001b40 <_fstat>
 800f666:	1c43      	adds	r3, r0, #1
 800f668:	d102      	bne.n	800f670 <_fstat_r+0x1c>
 800f66a:	682b      	ldr	r3, [r5, #0]
 800f66c:	b103      	cbz	r3, 800f670 <_fstat_r+0x1c>
 800f66e:	6023      	str	r3, [r4, #0]
 800f670:	bd38      	pop	{r3, r4, r5, pc}
 800f672:	bf00      	nop
 800f674:	200035fc 	.word	0x200035fc

0800f678 <_isatty_r>:
 800f678:	b538      	push	{r3, r4, r5, lr}
 800f67a:	4d06      	ldr	r5, [pc, #24]	@ (800f694 <_isatty_r+0x1c>)
 800f67c:	2300      	movs	r3, #0
 800f67e:	4604      	mov	r4, r0
 800f680:	4608      	mov	r0, r1
 800f682:	602b      	str	r3, [r5, #0]
 800f684:	f7f2 fa6c 	bl	8001b60 <_isatty>
 800f688:	1c43      	adds	r3, r0, #1
 800f68a:	d102      	bne.n	800f692 <_isatty_r+0x1a>
 800f68c:	682b      	ldr	r3, [r5, #0]
 800f68e:	b103      	cbz	r3, 800f692 <_isatty_r+0x1a>
 800f690:	6023      	str	r3, [r4, #0]
 800f692:	bd38      	pop	{r3, r4, r5, pc}
 800f694:	200035fc 	.word	0x200035fc

0800f698 <_kill_r>:
 800f698:	b538      	push	{r3, r4, r5, lr}
 800f69a:	4d07      	ldr	r5, [pc, #28]	@ (800f6b8 <_kill_r+0x20>)
 800f69c:	2300      	movs	r3, #0
 800f69e:	4604      	mov	r4, r0
 800f6a0:	4608      	mov	r0, r1
 800f6a2:	4611      	mov	r1, r2
 800f6a4:	602b      	str	r3, [r5, #0]
 800f6a6:	f7f2 fa07 	bl	8001ab8 <_kill>
 800f6aa:	1c43      	adds	r3, r0, #1
 800f6ac:	d102      	bne.n	800f6b4 <_kill_r+0x1c>
 800f6ae:	682b      	ldr	r3, [r5, #0]
 800f6b0:	b103      	cbz	r3, 800f6b4 <_kill_r+0x1c>
 800f6b2:	6023      	str	r3, [r4, #0]
 800f6b4:	bd38      	pop	{r3, r4, r5, pc}
 800f6b6:	bf00      	nop
 800f6b8:	200035fc 	.word	0x200035fc

0800f6bc <_getpid_r>:
 800f6bc:	f7f2 b9f4 	b.w	8001aa8 <_getpid>

0800f6c0 <_sbrk_r>:
 800f6c0:	b538      	push	{r3, r4, r5, lr}
 800f6c2:	4d06      	ldr	r5, [pc, #24]	@ (800f6dc <_sbrk_r+0x1c>)
 800f6c4:	2300      	movs	r3, #0
 800f6c6:	4604      	mov	r4, r0
 800f6c8:	4608      	mov	r0, r1
 800f6ca:	602b      	str	r3, [r5, #0]
 800f6cc:	f7f2 fa60 	bl	8001b90 <_sbrk>
 800f6d0:	1c43      	adds	r3, r0, #1
 800f6d2:	d102      	bne.n	800f6da <_sbrk_r+0x1a>
 800f6d4:	682b      	ldr	r3, [r5, #0]
 800f6d6:	b103      	cbz	r3, 800f6da <_sbrk_r+0x1a>
 800f6d8:	6023      	str	r3, [r4, #0]
 800f6da:	bd38      	pop	{r3, r4, r5, pc}
 800f6dc:	200035fc 	.word	0x200035fc

0800f6e0 <_realloc_r>:
 800f6e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6e4:	4607      	mov	r7, r0
 800f6e6:	4614      	mov	r4, r2
 800f6e8:	460d      	mov	r5, r1
 800f6ea:	b921      	cbnz	r1, 800f6f6 <_realloc_r+0x16>
 800f6ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f6f0:	4611      	mov	r1, r2
 800f6f2:	f7ff b9bf 	b.w	800ea74 <_malloc_r>
 800f6f6:	b92a      	cbnz	r2, 800f704 <_realloc_r+0x24>
 800f6f8:	f7ff f948 	bl	800e98c <_free_r>
 800f6fc:	4625      	mov	r5, r4
 800f6fe:	4628      	mov	r0, r5
 800f700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f704:	f000 f81a 	bl	800f73c <_malloc_usable_size_r>
 800f708:	4284      	cmp	r4, r0
 800f70a:	4606      	mov	r6, r0
 800f70c:	d802      	bhi.n	800f714 <_realloc_r+0x34>
 800f70e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f712:	d8f4      	bhi.n	800f6fe <_realloc_r+0x1e>
 800f714:	4621      	mov	r1, r4
 800f716:	4638      	mov	r0, r7
 800f718:	f7ff f9ac 	bl	800ea74 <_malloc_r>
 800f71c:	4680      	mov	r8, r0
 800f71e:	b908      	cbnz	r0, 800f724 <_realloc_r+0x44>
 800f720:	4645      	mov	r5, r8
 800f722:	e7ec      	b.n	800f6fe <_realloc_r+0x1e>
 800f724:	42b4      	cmp	r4, r6
 800f726:	4622      	mov	r2, r4
 800f728:	4629      	mov	r1, r5
 800f72a:	bf28      	it	cs
 800f72c:	4632      	movcs	r2, r6
 800f72e:	f7ff f918 	bl	800e962 <memcpy>
 800f732:	4629      	mov	r1, r5
 800f734:	4638      	mov	r0, r7
 800f736:	f7ff f929 	bl	800e98c <_free_r>
 800f73a:	e7f1      	b.n	800f720 <_realloc_r+0x40>

0800f73c <_malloc_usable_size_r>:
 800f73c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f740:	1f18      	subs	r0, r3, #4
 800f742:	2b00      	cmp	r3, #0
 800f744:	bfbc      	itt	lt
 800f746:	580b      	ldrlt	r3, [r1, r0]
 800f748:	18c0      	addlt	r0, r0, r3
 800f74a:	4770      	bx	lr

0800f74c <_init>:
 800f74c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f74e:	bf00      	nop
 800f750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f752:	bc08      	pop	{r3}
 800f754:	469e      	mov	lr, r3
 800f756:	4770      	bx	lr

0800f758 <_fini>:
 800f758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f75a:	bf00      	nop
 800f75c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f75e:	bc08      	pop	{r3}
 800f760:	469e      	mov	lr, r3
 800f762:	4770      	bx	lr
