The following files were generated for 'afifo_17x32' in directory 
/afs/slac.stanford.edu/u/re/ausoori/projects/w_si/devel/firmware/KpixCon/xil_cores/

afifo_17x32.gise:
   ISE Project Navigator support file. This is a generated file and should
   not be edited directly.

afifo_17x32.ngc:
   Binary Xilinx implementation netlist file containing the information
   required to implement the module in a Xilinx (R) FPGA.

afifo_17x32.vhd:
   VHDL wrapper file provided to support functional simulation. This
   file contains simulation model customization data that is passed to
   a parameterized simulation model for the core.

afifo_17x32.vho:
   VHO template file containing code that can be used as a model for
   instantiating a CORE Generator module in a VHDL design.

afifo_17x32.xco:
   CORE Generator input file containing the parameters used to
   regenerate a core.

afifo_17x32.xise:
   ISE Project Navigator support file. This is a generated file and should
   not be edited directly.

afifo_17x32_readme.txt:
   Text file indicating the files generated and how they are used.

afifo_17x32_xmdf.tcl:
   ISE Project Navigator interface file. ISE uses this file to determine
   how the files output by CORE Generator for the core can be integrated
   into your ISE project.

fifo_generator_ug175.pdf:
   Please see the core data sheet.

afifo_17x32_flist.txt:
   Text file listing all of the output files produced when a customized
   core was generated in the CORE Generator.


Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

