<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.0" vendor="newae.com" name="CW305" display_name="CW305 Artix FPGA Target" url="https://www.newae.com/products/NAE-CW305" preset_file="preset.xml">
  <images>
    <image name="cw305_board.jpeg" display_name="CW305" sub_type="board">
      <description>CW305 Artix FPGA Target</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">d</revision>
  </compatible_board_revisions>
  <file_version>1.0</file_version>
  <description>CW305 Artix FPGA Target</description>
  <components>
    <component name="part0" display_name="CW305 Artix FPGA Target" type="fpga" part_name="xc7a100tftg256-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://www.newae.com/products/NAE-CW305">
      <description>FPGA part on the board</description>
      <interfaces>
        <interface mode="master" name="leds_3bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds_3bits" preset_proc="leds_3bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_3bits_tri_o" dir="out" left="2" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="leds_3bits_tri_o_0"/> 
                <pin_map port_index="1" component_pin="leds_3bits_tri_o_1"/> 
                <pin_map port_index="2" component_pin="leds_3bits_tri_o_2"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="sws_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="sws_4bits" preset_proc="sws_4bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="sws_4bits_tri_i" dir="in" left="3" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="sws_4bits_tri_i_0"/> 
                <pin_map port_index="1" component_pin="sws_4bits_tri_i_1"/> 
                <pin_map port_index="2" component_pin="sws_4bits_tri_i_2"/> 
                <pin_map port_index="3" component_pin="sws_4bits_tri_i_3"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock" preset_proc="sys_clock_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK" physical_port="sys_clk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_clk"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="10000000" />
          </parameters>
        </interface>
      </interfaces>
    </component>
    <component name="leds_3bits" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>LEDs, 2 to 0, Active High</description>
    </component>
    <component name="sws_4bits" display_name="DIP switches" type="chip" sub_type="switch" major_group="General Purpose Input or Output">
      <description>DIP Switches, 3 to 0</description>
    </component>
    <component name="sys_clock" display_name="System clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
      <description>System Clock, 10 MHz</description>
    </component>
  </components>
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  <connections>
    <connection name="part0_leds_3bits" component1="part0" component2="leds_3bits">
      <connection_map name="part0_leds_3bits_1" c1_st_index="1" c1_end_index="3" c2_st_index="0" c2_end_index="2"/>
    </connection>
    <connection name="part0_sws_4bits" component1="part0" component2="sws_4bits">
      <connection_map name="part0_sws_4bits_1" c1_st_index="4" c1_end_index="7" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
      <connection_map name="part0_sys_clock_1" c1_st_index="8" c1_end_index="8" c2_st_index="0" c2_end_index="0"/>
    </connection>
  </connections>
</board>
