vendor_name = ModelSim
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockRecovery_tb.vhd
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/edgeDetector.vhd
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockRecovery.vhd
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/fifo.qip
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/fifo.vhd
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockDivider8.vhd
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/pll.qip
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/pll.vhd
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockDivider8_tb.vhd
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/pll_tb.vhd
source_file = 1, Waveform.vwf
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel_tb.vhd
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/pinPlanner.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/pll_altpll.v
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/dcfifo_hgf1.tdf
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/a_graycounter_mn6.tdf
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/a_graycounter_h5c.tdf
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/altsyncram_ss01.tdf
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/alt_synch_pipe_c9l.tdf
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/dffpipe_tu8.tdf
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/alt_synch_pipe_d9l.tdf
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/dffpipe_uu8.tdf
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/cmpr_a66.tdf
source_file = 1, D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/cntr_qld.tdf
design_name = pinPlanner
instance = comp, \LEDR[0]~output\, LEDR[0]~output, pinPlanner, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, pinPlanner, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, pinPlanner, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, pinPlanner, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, pinPlanner, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, pinPlanner, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, pinPlanner, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, pinPlanner, 1
instance = comp, \CLOCK3_50~input\, CLOCK3_50~input, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1\, inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_Pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, inst_serialToParallel|inst_Pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockRecovery|clockOutCounter[1]~0\, inst_serialToParallel|inst_clockRecovery|clockOutCounter[1]~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockRecovery|clockOutCounter[1]\, inst_serialToParallel|inst_clockRecovery|clockOutCounter[1], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockRecovery|clkOut~0\, inst_serialToParallel|inst_clockRecovery|clkOut~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockRecovery|clkOut\, inst_serialToParallel|inst_clockRecovery|clkOut, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockRecovery|clkOut~clkctrl\, inst_serialToParallel|inst_clockRecovery|clkOut~clkctrl, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockDivider|clkC[1]~1\, inst_serialToParallel|inst_clockDivider|clkC[1]~1, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockDivider|clkC[1]\, inst_serialToParallel|inst_clockDivider|clkC[1], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockDivider|clkC[0]~0\, inst_serialToParallel|inst_clockDivider|clkC[0]~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockDivider|clkC[0]\, inst_serialToParallel|inst_clockDivider|clkC[0], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockDivider|clk~0\, inst_serialToParallel|inst_clockDivider|clk~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockDivider|clk~feeder\, inst_serialToParallel|inst_clockDivider|clk~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockDivider|clk\, inst_serialToParallel|inst_clockDivider|clk, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockDivider|clk~clkctrl\, inst_serialToParallel|inst_clockDivider|clk~clkctrl, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita1\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita1, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit1\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit1, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita2\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita2, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit2\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit2, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita2~0\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita2~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a[2]~0\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a[2]~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a[2]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a[2], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a[3]~1\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a[3]~1, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a[3]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a[3], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[3]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[3], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~0\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~0\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2~0\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity6\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity6, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1~0\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3~0\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe14a[3]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe14a[3]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe14a[3]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe14a[3], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe15a[3]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe15a[3]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe15a[3]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe15a[3], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe14a[2]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe14a[2], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe15a[2]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe15a[2]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe15a[2]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe15a[2], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a[1]~3\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a[1]~3, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a[1]~4\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a[1]~4, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a[1]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a[1], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity7~0\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity7~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity7\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity7, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a[0]~2\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a[0]~2, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a[0]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a[0], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe14a[0]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe14a[0]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe14a[0]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe14a[0], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe15a[0]~feeder\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe15a[0]~feeder, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe15a[0]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe15a[0], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe14a[1]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe14a[1], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe15a[1]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe13|dffe15a[1], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0], pinPlanner, 1
instance = comp, \SW[0]~input\, SW[0]~input, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockRecovery|counter[1]~1\, inst_serialToParallel|inst_clockRecovery|counter[1]~1, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockRecovery|edge1|temp\, inst_serialToParallel|inst_clockRecovery|edge1|temp, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockRecovery|edge1|EDGES\, inst_serialToParallel|inst_clockRecovery|edge1|EDGES, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockRecovery|counter[1]\, inst_serialToParallel|inst_clockRecovery|counter[1], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockRecovery|counter[0]~0\, inst_serialToParallel|inst_clockRecovery|counter[0]~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockRecovery|counter[0]\, inst_serialToParallel|inst_clockRecovery|counter[0], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockRecovery|syncData~0\, inst_serialToParallel|inst_clockRecovery|syncData~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockRecovery|syncData~1\, inst_serialToParallel|inst_clockRecovery|syncData~1, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_clockRecovery|syncData\, inst_serialToParallel|inst_clockRecovery|syncData, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ram_address_a[5]\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|ram_address_a[5], pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~_wirecell\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0, pinPlanner, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, pinPlanner, 1
instance = comp, \inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block9a0\, inst_serialToParallel|inst_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block9a0, pinPlanner, 1
