0.6
2019.2
Nov  6 2019
21:57:16
E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/EXT.v,1744877616,verilog,,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/MIO_BUS.v,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/ctrl_encode_def.v,EXT,,,,,,,,
E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/MIO_BUS.v,1744877616,verilog,,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/Multi_CH32.v,,MIO_BUS,,,,,,,,
E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/Multi_CH32.v,1744877616,verilog,,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/NPC.v,,Multi_CH32,,,,,,,,
E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/NPC.v,1744877616,verilog,,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/PC.v,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/ctrl_encode_def.v,NPC,,,,,,,,
E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/PC.v,1744877616,verilog,,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/RF.v,,PC,,,,,,,,
E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/RF.v,1744877616,verilog,,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/SCCPU.v,,RF,,,,,,,,
E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/RVSCCPU_Top.v,1744877616,verilog,,,,RVSCCPUSOC_Top,,,,,,,,
E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/SCCPU.v,1744877616,verilog,,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/alu.v,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/ctrl_encode_def.v,SCCPU,,,,,,,,
E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/alu.v,1744877616,verilog,,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/clk_div.v,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/ctrl_encode_def.v,alu,,,,,,,,
E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/clk_div.v,1744877616,verilog,,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/ctrl.v,,clk_div,,,,,,,,
E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/ctrl.v,1744877616,verilog,,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/dm.v,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/ctrl_encode_def.v,ctrl,,,,,,,,
E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/ctrl_encode_def.v,1744877616,verilog,,,,,,,,,,,,
E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/dm.v,1744877616,verilog,,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/seg7x16.v,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/ctrl_encode_def.v,dm,,,,,,,,
E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/seg7x16.v,1744877616,verilog,,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/RVSCCPU_Top.v,,seg7x16,,,,,,,,
E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/ip/imem/sim/imem.v,1745476509,verilog,,E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/EXT.v,,imem,,,,,,,,
