DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
]
instances [
(Instance
name "clock_generator"
duLibraryName "atlys"
duName "cg_eth_1gmac_gmii_axi_clk_wiz"
elements [
]
mwi 0
uid 539,0
)
(Instance
name "glbl_reset_gen"
duLibraryName "atlys"
duName "cg_eth_1gmac_gmii_axi_reset_sync"
elements [
]
mwi 0
uid 627,0
)
(Instance
name "axi_lite_reset_gen"
duLibraryName "atlys"
duName "cg_eth_1gmac_gmii_axi_reset_sync"
elements [
]
mwi 0
uid 679,0
)
(Instance
name "chk_reset_gen"
duLibraryName "atlys"
duName "cg_eth_1gmac_gmii_axi_reset_sync"
elements [
]
mwi 0
uid 731,0
)
(Instance
name "gtx_reset_gen"
duLibraryName "atlys"
duName "cg_eth_1gmac_gmii_axi_reset_sync"
elements [
]
mwi 0
uid 783,0
)
(Instance
name "rx_stats_sync"
duLibraryName "atlys"
duName "cg_eth_1gmac_gmii_axi_sync_block"
elements [
]
mwi 0
uid 847,0
)
(Instance
name "config_vector_controller"
duLibraryName "atlys"
duName "cg_eth_1gmac_gmii_axi_config_vector_sm"
elements [
]
mwi 0
uid 910,0
)
(Instance
name "trimac_fifo_block"
duLibraryName "atlys"
duName "cg_eth_1gmac_gmii_axi_fifo_block"
elements [
]
mwi 0
uid 1138,0
)
(Instance
name "basic_pat_gen_inst"
duLibraryName "atlys"
duName "cg_eth_1gmac_gmii_axi_basic_pat_gen"
elements [
(GiElement
name "DEST_ADDR"
type "bit_vector(47 downto 0)"
value "X\"da0102030405\""
)
(GiElement
name "SRC_ADDR"
type "bit_vector(47 downto 0)"
value "X\"5a0102030405\""
)
(GiElement
name "MAX_SIZE"
type "unsigned(11 downto 0)"
value "X\"1f4\""
)
(GiElement
name "MIN_SIZE"
type "unsigned(11 downto 0)"
value "X\"040\""
)
(GiElement
name "ENABLE_VLAN"
type "boolean"
value "false"
)
(GiElement
name "VLAN_ID"
type "bit_vector(11 downto 0)"
value "X\"002\""
)
(GiElement
name "VLAN_PRIORITY"
type "bit_vector(2 downto 0)"
value "\"010\""
)
]
mwi 0
uid 1605,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "capture_board_modea"
number "2"
)
(EmbeddedInstance
name "capture_board_modeb"
number "3"
)
(EmbeddedInstance
name "eb2"
number "4"
)
(EmbeddedInstance
name "gen_vector_reset"
number "5"
)
(EmbeddedInstance
name "eb3"
number "6"
)
(EmbeddedInstance
name "gen_chk_reset"
number "7"
)
(EmbeddedInstance
name "eb4"
number "8"
)
(EmbeddedInstance
name "gen_gtx_reset"
number "9"
)
(EmbeddedInstance
name "gen_phy_reset"
number "10"
)
(EmbeddedInstance
name "eb5"
number "11"
)
(EmbeddedInstance
name "capture_rx_stats"
number "12"
)
(EmbeddedInstance
name "reg_rx_toggle"
number "13"
)
(EmbeddedInstance
name "gen_shift_rx"
number "14"
)
(EmbeddedInstance
name "eb6"
number "15"
)
(EmbeddedInstance
name "gen_shift_tx"
number "16"
)
(EmbeddedInstance
name "eb7"
number "17"
)
(EmbeddedInstance
name "gen_shift_pause"
number "18"
)
(EmbeddedInstance
name "grab_pause"
number "19"
)
]
properties [
(HdrProperty
class "HDS"
name "DocView"
value "/home/warren/slhc/trunk/atlys/coregen/cg_eth_1gmac_gmii_axi/example_design/cg_eth_1gmac_gmii_axi_example_design.vhd"
)
(HdrProperty
class "HDS"
name "DocViewState"
value "1406217673"
)
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/cg_eth_1gmac_gmii_axi_example_design/wrapper.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/cg_eth_1gmac_gmii_axi_example_design/wrapper.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "wrapper"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/cg_eth_1gmac_gmii_axi_example_design"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/cg_eth_1gmac_gmii_axi_example_design"
)
(vvPair
variable "date"
value "07/25/14"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "25"
)
(vvPair
variable "entity_name"
value "cg_eth_1gmac_gmii_axi_example_design"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "wrapper.bd"
)
(vvPair
variable "f_logical"
value "wrapper.bd"
)
(vvPair
variable "f_noext"
value "wrapper"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "07/24/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "17:12:58"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "atlys"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../atlys/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../atlys/sim/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "$HDS_PROJECT/../atlys/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../atlys/ps"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "cg_eth_1gmac_gmii_axi_example_design"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/cg_eth_1gmac_gmii_axi_example_design/wrapper.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/cg_eth_1gmac_gmii_axi_example_design/wrapper.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "wrapper"
)
(vvPair
variable "this_file_logical"
value "wrapper"
)
(vvPair
variable "time"
value "11:55:27"
)
(vvPair
variable "unit"
value "cg_eth_1gmac_gmii_axi_example_design"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "wrapper"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 2834,0
optionalChildren [
*1 (Net
uid 9,0
lang 2
decl (Decl
n "gtx_clk_bufg"
t "std_logic"
prec "------------------------------------------------------------------------------
-- Constants used in this top level wrapper.
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- internal signals used in this top level wrapper.
------------------------------------------------------------------------------

-- example design clocks"
preAdd 0
o 1
suid 1,0
)
declText (MLText
uid 10,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,164200,48800,176200"
st "------------------------------------------------------------------------------
-- Constants used in this top level wrapper.
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- internal signals used in this top level wrapper.
------------------------------------------------------------------------------

-- example design clocks
signal gtx_clk_bufg             : std_logic"
)
)
*2 (Net
uid 11,0
lang 2
decl (Decl
n "s_axi_aclk"
t "std_logic"
o 2
suid 2,0
)
declText (MLText
uid 12,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,176200,34500,177400"
st "signal s_axi_aclk               : std_logic"
)
)
*3 (Net
uid 15,0
lang 2
decl (Decl
n "rx_mac_aclk"
t "std_logic"
o 3
suid 4,0
)
declText (MLText
uid 16,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,177400,35200,178600"
st "signal rx_mac_aclk              : std_logic"
)
)
*4 (Net
uid 17,0
lang 2
decl (Decl
n "tx_mac_aclk"
t "std_logic"
o 4
suid 5,0
)
declText (MLText
uid 18,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,178600,35200,179800"
st "signal tx_mac_aclk              : std_logic"
)
)
*5 (Net
uid 19,0
lang 2
decl (Decl
n "phy_resetn_int"
t "std_logic"
o 5
suid 6,0
)
declText (MLText
uid 20,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,179800,35600,181000"
st "signal phy_resetn_int           : std_logic"
)
)
*6 (Net
uid 21,0
lang 2
decl (Decl
n "vector_reset_int"
t "std_logic"
prec "-- resets (and reset generation)"
preAdd 0
o 6
suid 7,0
)
declText (MLText
uid 22,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,181000,35700,183400"
st "-- resets (and reset generation)
signal vector_reset_int         : std_logic"
)
)
*7 (Net
uid 23,0
lang 2
decl (Decl
n "vector_pre_resetn"
t "std_logic"
o 7
suid 8,0
i "'0'"
)
declText (MLText
uid 24,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,183400,44400,184600"
st "signal vector_pre_resetn        : std_logic                    := '0'"
)
)
*8 (Net
uid 25,0
lang 2
decl (Decl
n "vector_resetn"
t "std_logic"
o 8
suid 9,0
i "'0'"
)
declText (MLText
uid 26,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,184600,43500,185800"
st "signal vector_resetn            : std_logic                    := '0'"
)
)
*9 (Net
uid 27,0
lang 2
decl (Decl
n "local_chk_reset"
t "std_logic"
o 9
suid 10,0
)
declText (MLText
uid 28,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,185800,35400,187000"
st "signal local_chk_reset          : std_logic"
)
)
*10 (Net
uid 29,0
lang 2
decl (Decl
n "chk_reset_int"
t "std_logic"
o 10
suid 11,0
)
declText (MLText
uid 30,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,187000,35200,188200"
st "signal chk_reset_int            : std_logic"
)
)
*11 (Net
uid 31,0
lang 2
decl (Decl
n "chk_pre_resetn"
t "std_logic"
o 11
suid 12,0
i "'0'"
)
declText (MLText
uid 32,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,188200,43900,189400"
st "signal chk_pre_resetn           : std_logic                    := '0'"
)
)
*12 (Net
uid 33,0
lang 2
decl (Decl
n "chk_resetn"
t "std_logic"
o 12
suid 13,0
i "'0'"
)
declText (MLText
uid 34,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,189400,43000,190600"
st "signal chk_resetn               : std_logic                    := '0'"
)
)
*13 (Net
uid 35,0
lang 2
decl (Decl
n "local_gtx_reset"
t "std_logic"
o 13
suid 14,0
)
declText (MLText
uid 36,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,190600,35400,191800"
st "signal local_gtx_reset          : std_logic"
)
)
*14 (Net
uid 37,0
lang 2
decl (Decl
n "gtx_clk_reset_int"
t "std_logic"
o 14
suid 15,0
)
declText (MLText
uid 38,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,191800,35800,193000"
st "signal gtx_clk_reset_int        : std_logic"
)
)
*15 (Net
uid 39,0
lang 2
decl (Decl
n "gtx_pre_resetn"
t "std_logic"
o 15
suid 16,0
i "'0'"
)
declText (MLText
uid 40,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,193000,43900,194200"
st "signal gtx_pre_resetn           : std_logic                    := '0'"
)
)
*16 (Net
uid 41,0
lang 2
decl (Decl
n "gtx_resetn"
t "std_logic"
o 16
suid 17,0
i "'0'"
)
declText (MLText
uid 42,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,194200,43000,195400"
st "signal gtx_resetn               : std_logic                    := '0'"
)
)
*17 (Net
uid 43,0
lang 2
decl (Decl
n "rx_reset"
t "std_logic"
o 17
suid 18,0
)
declText (MLText
uid 44,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,195400,34300,196600"
st "signal rx_reset                 : std_logic"
)
)
*18 (Net
uid 45,0
lang 2
decl (Decl
n "tx_reset"
t "std_logic"
o 18
suid 19,0
)
declText (MLText
uid 46,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,196600,34300,197800"
st "signal tx_reset                 : std_logic"
)
)
*19 (Net
uid 47,0
lang 2
decl (Decl
n "dcm_locked"
t "std_logic"
o 19
suid 20,0
)
declText (MLText
uid 48,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,197800,35200,199000"
st "signal dcm_locked               : std_logic"
)
)
*20 (Net
uid 49,0
lang 2
decl (Decl
n "glbl_rst_int"
t "std_logic"
o 20
suid 21,0
)
declText (MLText
uid 50,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,199000,34500,200200"
st "signal glbl_rst_int             : std_logic"
)
)
*21 (Net
uid 51,0
lang 2
decl (Decl
n "phy_reset_count"
t "unsigned"
b "(5 downto 0)"
o 21
suid 22,0
)
declText (MLText
uid 52,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,200200,42200,201400"
st "signal phy_reset_count          : unsigned(5 downto 0)"
)
)
*22 (Net
uid 53,0
lang 2
decl (Decl
n "glbl_rst_intn"
t "std_logic"
o 22
suid 23,0
)
declText (MLText
uid 54,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,201400,34800,202600"
st "signal glbl_rst_intn            : std_logic"
)
)
*23 (Net
uid 55,0
lang 2
decl (Decl
n "rx_fifo_clock"
t "std_logic"
prec "-- USER side RX AXI-S interface"
preAdd 0
o 23
suid 24,0
)
declText (MLText
uid 56,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,202600,35000,205000"
st "-- USER side RX AXI-S interface
signal rx_fifo_clock            : std_logic"
)
)
*24 (Net
uid 57,0
lang 2
decl (Decl
n "rx_fifo_resetn"
t "std_logic"
o 24
suid 25,0
)
declText (MLText
uid 58,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,205000,35300,206200"
st "signal rx_fifo_resetn           : std_logic"
)
)
*25 (Net
uid 59,0
lang 2
decl (Decl
n "rx_axis_fifo_tdata"
t "std_logic_vector"
b "(7 downto 0)"
o 25
suid 26,0
)
declText (MLText
uid 60,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,206200,45800,207400"
st "signal rx_axis_fifo_tdata       : std_logic_vector(7 downto 0)"
)
)
*26 (Net
uid 61,0
lang 2
decl (Decl
n "rx_axis_fifo_tvalid"
t "std_logic"
o 26
suid 27,0
)
declText (MLText
uid 62,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,207400,35800,208600"
st "signal rx_axis_fifo_tvalid      : std_logic"
)
)
*27 (Net
uid 63,0
lang 2
decl (Decl
n "rx_axis_fifo_tlast"
t "std_logic"
o 27
suid 28,0
)
declText (MLText
uid 64,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,208600,35600,209800"
st "signal rx_axis_fifo_tlast       : std_logic"
)
)
*28 (Net
uid 65,0
lang 2
decl (Decl
n "rx_axis_fifo_tready"
t "std_logic"
o 28
suid 29,0
)
declText (MLText
uid 66,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,209800,36200,211000"
st "signal rx_axis_fifo_tready      : std_logic"
)
)
*29 (Net
uid 67,0
lang 2
decl (Decl
n "tx_fifo_clock"
t "std_logic"
prec "-- USER side TX AXI-S interface"
preAdd 0
o 29
suid 30,0
)
declText (MLText
uid 68,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,211000,35000,213400"
st "-- USER side TX AXI-S interface
signal tx_fifo_clock            : std_logic"
)
)
*30 (Net
uid 69,0
lang 2
decl (Decl
n "tx_fifo_resetn"
t "std_logic"
o 30
suid 31,0
)
declText (MLText
uid 70,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,213400,35300,214600"
st "signal tx_fifo_resetn           : std_logic"
)
)
*31 (Net
uid 71,0
lang 2
decl (Decl
n "tx_axis_fifo_tdata"
t "std_logic_vector"
b "(7 downto 0)"
o 31
suid 32,0
)
declText (MLText
uid 72,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,214600,45800,215800"
st "signal tx_axis_fifo_tdata       : std_logic_vector(7 downto 0)"
)
)
*32 (Net
uid 73,0
lang 2
decl (Decl
n "tx_axis_fifo_tvalid"
t "std_logic"
o 32
suid 33,0
)
declText (MLText
uid 74,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,215800,35800,217000"
st "signal tx_axis_fifo_tvalid      : std_logic"
)
)
*33 (Net
uid 75,0
lang 2
decl (Decl
n "tx_axis_fifo_tlast"
t "std_logic"
o 33
suid 34,0
)
declText (MLText
uid 76,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,217000,35600,218200"
st "signal tx_axis_fifo_tlast       : std_logic"
)
)
*34 (Net
uid 77,0
lang 2
decl (Decl
n "tx_axis_fifo_tready"
t "std_logic"
o 34
suid 35,0
)
declText (MLText
uid 78,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,218200,36200,219400"
st "signal tx_axis_fifo_tready      : std_logic"
)
)
*35 (Net
uid 79,0
lang 2
decl (Decl
n "rx_statistics_valid"
t "std_logic"
prec "-- RX Statistics serialisation signals"
preAdd 0
o 35
suid 36,0
)
declText (MLText
uid 80,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,219400,35500,221800"
st "-- RX Statistics serialisation signals
signal rx_statistics_valid      : std_logic"
)
)
*36 (Net
uid 81,0
lang 2
decl (Decl
n "rx_statistics_valid_reg"
t "std_logic"
o 36
suid 37,0
)
declText (MLText
uid 82,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,221800,36400,223000"
st "signal rx_statistics_valid_reg  : std_logic"
)
)
*37 (Net
uid 83,0
lang 2
decl (Decl
n "rx_statistics_vector"
t "std_logic_vector"
b "(27 downto 0)"
o 37
suid 38,0
)
declText (MLText
uid 84,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,223000,46500,224200"
st "signal rx_statistics_vector     : std_logic_vector(27 downto 0)"
)
)
*38 (Net
uid 85,0
lang 2
decl (Decl
n "rx_stats"
t "std_logic_vector"
b "(27 downto 0)"
o 38
suid 39,0
)
declText (MLText
uid 86,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,224200,44700,225400"
st "signal rx_stats                 : std_logic_vector(27 downto 0)"
)
)
*39 (Net
uid 87,0
lang 2
decl (Decl
n "rx_stats_toggle"
t "std_logic"
o 39
suid 40,0
i "'0'"
)
declText (MLText
uid 88,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,225400,43800,226600"
st "signal rx_stats_toggle          : std_logic                    := '0'"
)
)
*40 (Net
uid 89,0
lang 2
decl (Decl
n "rx_stats_toggle_sync"
t "std_logic"
o 40
suid 41,0
)
declText (MLText
uid 90,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,226600,36900,227800"
st "signal rx_stats_toggle_sync     : std_logic"
)
)
*41 (Net
uid 91,0
lang 2
decl (Decl
n "rx_stats_toggle_sync_reg"
t "std_logic"
o 41
suid 42,0
i "'0'"
)
declText (MLText
uid 92,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,227800,45900,229000"
st "signal rx_stats_toggle_sync_reg : std_logic                    := '0'"
)
)
*42 (Net
uid 93,0
lang 2
decl (Decl
n "rx_stats_shift"
t "std_logic_vector"
b "(29 downto 0)"
o 42
suid 43,0
)
declText (MLText
uid 94,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,229000,45600,230200"
st "signal rx_stats_shift           : std_logic_vector(29 downto 0)"
)
)
*43 (Net
uid 95,0
lang 2
decl (Decl
n "tx_statistics_valid"
t "std_logic"
prec "-- TX Statistics serialisation signals"
preAdd 0
o 43
suid 44,0
)
declText (MLText
uid 96,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,230200,35500,232600"
st "-- TX Statistics serialisation signals
signal tx_statistics_valid      : std_logic"
)
)
*44 (Net
uid 97,0
lang 2
decl (Decl
n "tx_statistics_valid_reg"
t "std_logic"
o 44
suid 45,0
)
declText (MLText
uid 98,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,232600,36400,233800"
st "signal tx_statistics_valid_reg  : std_logic"
)
)
*45 (Net
uid 99,0
lang 2
decl (Decl
n "tx_statistics_vector"
t "std_logic_vector"
b "(31 downto 0)"
o 45
suid 46,0
)
declText (MLText
uid 100,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,233800,46500,235000"
st "signal tx_statistics_vector     : std_logic_vector(31 downto 0)"
)
)
*46 (Net
uid 101,0
lang 2
decl (Decl
n "tx_stats_shift"
t "std_logic_vector"
b "(33 downto 0)"
o 46
suid 47,0
)
declText (MLText
uid 102,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,235000,45600,236200"
st "signal tx_stats_shift           : std_logic_vector(33 downto 0)"
)
)
*47 (Net
uid 103,0
lang 2
decl (Decl
n "pause_shift"
t "std_logic_vector"
b "(17 downto 0)"
prec "-- Pause interface DESerialisation"
preAdd 0
o 47
suid 48,0
)
declText (MLText
uid 104,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,236200,45200,238600"
st "-- Pause interface DESerialisation
signal pause_shift              : std_logic_vector(17 downto 0)"
)
)
*48 (Net
uid 105,0
lang 2
decl (Decl
n "pause_req"
t "std_logic"
o 48
suid 49,0
)
declText (MLText
uid 106,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,238600,34800,239800"
st "signal pause_req                : std_logic"
)
)
*49 (Net
uid 107,0
lang 2
decl (Decl
n "pause_val"
t "std_logic_vector"
b "(15 downto 0)"
o 49
suid 50,0
)
declText (MLText
uid 108,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,239800,45000,241000"
st "signal pause_val                : std_logic_vector(15 downto 0)"
)
)
*50 (Net
uid 109,0
lang 2
decl (Decl
n "rx_configuration_vector"
t "std_logic_vector"
b "(79 downto 0)"
o 50
suid 51,0
)
declText (MLText
uid 110,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,241000,47600,242200"
st "signal rx_configuration_vector  : std_logic_vector(79 downto 0)"
)
)
*51 (Net
uid 111,0
lang 2
decl (Decl
n "tx_configuration_vector"
t "std_logic_vector"
b "(79 downto 0)"
o 51
suid 52,0
)
declText (MLText
uid 112,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,242200,47600,243400"
st "signal tx_configuration_vector  : std_logic_vector(79 downto 0)"
)
)
*52 (Net
uid 113,0
lang 2
decl (Decl
n "tx_ifg_delay"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- signal tie offs"
eolc "-- not used in this example"
preAdd 0
o 52
suid 53,0
i "(others => '0')"
)
declText (MLText
uid 114,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,243400,65100,245800"
st "-- signal tie offs
signal tx_ifg_delay             : std_logic_vector(7 downto 0) := (others => '0') -- not used in this example"
)
)
*53 (Net
uid 115,0
lang 2
decl (Decl
n "int_frame_error"
t "std_logic"
o 53
suid 54,0
)
declText (MLText
uid 116,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,245800,35600,247000"
st "signal int_frame_error          : std_logic"
)
)
*54 (Net
uid 117,0
lang 2
decl (Decl
n "int_activity_flash"
t "std_logic"
o 54
suid 55,0
)
declText (MLText
uid 118,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,247000,35300,248200"
st "signal int_activity_flash       : std_logic"
)
)
*55 (Net
uid 119,0
lang 2
decl (Decl
n "enable_address_swap"
t "std_logic"
prec "-- set board defaults - only updated when reprogrammed"
preAdd 0
o 55
suid 56,0
i "'1'"
)
declText (MLText
uid 120,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,248200,45300,250600"
st "-- set board defaults - only updated when reprogrammed
signal enable_address_swap      : std_logic                    := '1'"
)
)
*56 (Net
uid 121,0
lang 2
decl (Decl
n "enable_phy_loopback"
t "std_logic"
o 56
suid 57,0
i "'0'"
)
declText (MLText
uid 122,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,250600,45100,251800"
st "signal enable_phy_loopback      : std_logic                    := '0'"
)
)
*57 (PortIoIn
uid 123,0
shape (CompositeShape
uid 124,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 125,0
sl 0
ro 270
xt "-4000,16625,-2500,17375"
)
(Line
uid 126,0
sl 0
ro 270
xt "-2500,17000,-2000,17000"
pts [
"-2500,17000"
"-2000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 127,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
isHidden 1
)
xt "-7900,16500,-5000,17500"
st "glbl_rst"
ju 2
blo "-5000,17300"
tm "WireNameMgr"
)
)
)
*58 (Net
uid 129,0
lang 2
decl (Decl
n "glbl_rst"
t "std_logic"
prec "-- asynchronous reset"
preAdd 0
o 57
suid 58,0
)
declText (MLText
uid 130,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,113000,31000,115400"
st "-- asynchronous reset
glbl_rst                 : std_logic"
)
)
*59 (PortIoIn
uid 137,0
shape (CompositeShape
uid 138,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 139,0
sl 0
ro 270
xt "-4000,33625,-2500,34375"
)
(Line
uid 140,0
sl 0
ro 270
xt "-2500,34000,-2000,34000"
pts [
"-2500,34000"
"-2000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 141,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 142,0
va (VaSet
isHidden 1
)
xt "-8200,33500,-5000,34500"
st "clk_in_p"
ju 2
blo "-5000,34300"
tm "WireNameMgr"
)
)
)
*60 (Net
uid 143,0
lang 2
decl (Decl
n "clk_in_p"
t "std_logic"
prec "-- 200MHz clock input from board"
preAdd 0
o 58
suid 59,0
)
declText (MLText
uid 144,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,115400,33400,117800"
st "-- 200MHz clock input from board
clk_in_p                 : std_logic"
)
)
*61 (PortIoIn
uid 151,0
shape (CompositeShape
uid 152,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 153,0
sl 0
ro 270
xt "-4000,34625,-2500,35375"
)
(Line
uid 154,0
sl 0
ro 270
xt "-2500,35000,-2000,35000"
pts [
"-2500,35000"
"-2000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 155,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
isHidden 1
)
xt "-8200,34500,-5000,35500"
st "clk_in_n"
ju 2
blo "-5000,35300"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 157,0
lang 2
decl (Decl
n "clk_in_n"
t "std_logic"
o 59
suid 60,0
)
declText (MLText
uid 158,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,117800,31300,119000"
st "clk_in_n                 : std_logic"
)
)
*63 (PortIoOut
uid 165,0
shape (CompositeShape
uid 166,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 167,0
sl 0
ro 270
xt "271500,39625,273000,40375"
)
(Line
uid 168,0
sl 0
ro 270
xt "271000,40000,271500,40000"
pts [
"271000,40000"
"271500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 169,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 170,0
va (VaSet
isHidden 1
)
xt "274000,39500,278700,40500"
st "phy_resetn"
blo "274000,40300"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 171,0
lang 2
decl (Decl
n "phy_resetn"
t "std_logic"
o 60
suid 61,0
)
declText (MLText
uid 172,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,119000,32100,120200"
st "phy_resetn               : std_logic"
)
)
*65 (PortIoOut
uid 179,0
shape (CompositeShape
uid 180,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 181,0
sl 0
ro 270
xt "271500,38625,273000,39375"
)
(Line
uid 182,0
sl 0
ro 270
xt "271000,39000,271500,39000"
pts [
"271000,39000"
"271500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 183,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 184,0
va (VaSet
isHidden 1
)
xt "274000,38500,277300,39500"
st "gmii_txd"
blo "274000,39300"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 185,0
lang 2
decl (Decl
n "gmii_txd"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface
-----------------"
preAdd 0
o 61
suid 62,0
)
declText (MLText
uid 186,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,120200,41300,123800"
st "-- GMII Interface
-----------------
gmii_txd                 : std_logic_vector(7 downto 0)"
)
)
*67 (PortIoOut
uid 193,0
shape (CompositeShape
uid 194,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 195,0
sl 0
ro 270
xt "271500,37625,273000,38375"
)
(Line
uid 196,0
sl 0
ro 270
xt "271000,38000,271500,38000"
pts [
"271000,38000"
"271500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 197,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 198,0
va (VaSet
isHidden 1
)
xt "274000,37500,278700,38500"
st "gmii_tx_en"
blo "274000,38300"
tm "WireNameMgr"
)
)
)
*68 (Net
uid 199,0
lang 2
decl (Decl
n "gmii_tx_en"
t "std_logic"
o 62
suid 63,0
)
declText (MLText
uid 200,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,123800,32000,125000"
st "gmii_tx_en               : std_logic"
)
)
*69 (PortIoOut
uid 207,0
shape (CompositeShape
uid 208,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 209,0
sl 0
ro 270
xt "271500,36625,273000,37375"
)
(Line
uid 210,0
sl 0
ro 270
xt "271000,37000,271500,37000"
pts [
"271000,37000"
"271500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 211,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 212,0
va (VaSet
isHidden 1
)
xt "274000,36500,278500,37500"
st "gmii_tx_er"
blo "274000,37300"
tm "WireNameMgr"
)
)
)
*70 (Net
uid 213,0
lang 2
decl (Decl
n "gmii_tx_er"
t "std_logic"
o 63
suid 64,0
)
declText (MLText
uid 214,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,125000,31800,126200"
st "gmii_tx_er               : std_logic"
)
)
*71 (PortIoOut
uid 221,0
shape (CompositeShape
uid 222,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 223,0
sl 0
ro 270
xt "271500,35625,273000,36375"
)
(Line
uid 224,0
sl 0
ro 270
xt "271000,36000,271500,36000"
pts [
"271000,36000"
"271500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 225,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 226,0
va (VaSet
isHidden 1
)
xt "274000,35500,278800,36500"
st "gmii_tx_clk"
blo "274000,36300"
tm "WireNameMgr"
)
)
)
*72 (Net
uid 227,0
lang 2
decl (Decl
n "gmii_tx_clk"
t "std_logic"
o 64
suid 65,0
)
declText (MLText
uid 228,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,126200,31800,127400"
st "gmii_tx_clk              : std_logic"
)
)
*73 (PortIoIn
uid 235,0
shape (CompositeShape
uid 236,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 237,0
sl 0
ro 270
xt "-4000,41625,-2500,42375"
)
(Line
uid 238,0
sl 0
ro 270
xt "-2500,42000,-2000,42000"
pts [
"-2500,42000"
"-2000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 239,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 240,0
va (VaSet
isHidden 1
)
xt "-8300,41500,-5000,42500"
st "gmii_rxd"
ju 2
blo "-5000,42300"
tm "WireNameMgr"
)
)
)
*74 (Net
uid 241,0
lang 2
decl (Decl
n "gmii_rxd"
t "std_logic_vector"
b "(7 downto 0)"
o 65
suid 66,0
)
declText (MLText
uid 242,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,127400,41300,128600"
st "gmii_rxd                 : std_logic_vector(7 downto 0)"
)
)
*75 (PortIoIn
uid 249,0
shape (CompositeShape
uid 250,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 251,0
sl 0
ro 270
xt "-4000,40625,-2500,41375"
)
(Line
uid 252,0
sl 0
ro 270
xt "-2500,41000,-2000,41000"
pts [
"-2500,41000"
"-2000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 253,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 254,0
va (VaSet
isHidden 1
)
xt "-9800,40500,-5000,41500"
st "gmii_rx_dv"
ju 2
blo "-5000,41300"
tm "WireNameMgr"
)
)
)
*76 (Net
uid 255,0
lang 2
decl (Decl
n "gmii_rx_dv"
t "std_logic"
o 66
suid 67,0
)
declText (MLText
uid 256,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,128600,32100,129800"
st "gmii_rx_dv               : std_logic"
)
)
*77 (PortIoIn
uid 263,0
shape (CompositeShape
uid 264,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 265,0
sl 0
ro 270
xt "-4000,39625,-2500,40375"
)
(Line
uid 266,0
sl 0
ro 270
xt "-2500,40000,-2000,40000"
pts [
"-2500,40000"
"-2000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 267,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 268,0
va (VaSet
isHidden 1
)
xt "-9500,39500,-5000,40500"
st "gmii_rx_er"
ju 2
blo "-5000,40300"
tm "WireNameMgr"
)
)
)
*78 (Net
uid 269,0
lang 2
decl (Decl
n "gmii_rx_er"
t "std_logic"
o 67
suid 68,0
)
declText (MLText
uid 270,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,129800,31800,131000"
st "gmii_rx_er               : std_logic"
)
)
*79 (PortIoIn
uid 277,0
shape (CompositeShape
uid 278,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 279,0
sl 0
ro 270
xt "-4000,38625,-2500,39375"
)
(Line
uid 280,0
sl 0
ro 270
xt "-2500,39000,-2000,39000"
pts [
"-2500,39000"
"-2000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 281,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 282,0
va (VaSet
isHidden 1
)
xt "-9800,38500,-5000,39500"
st "gmii_rx_clk"
ju 2
blo "-5000,39300"
tm "WireNameMgr"
)
)
)
*80 (Net
uid 283,0
lang 2
decl (Decl
n "gmii_rx_clk"
t "std_logic"
o 68
suid 69,0
)
declText (MLText
uid 284,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,131000,31800,132200"
st "gmii_rx_clk              : std_logic"
)
)
*81 (PortIoIn
uid 291,0
shape (CompositeShape
uid 292,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 293,0
sl 0
ro 270
xt "-4000,37625,-2500,38375"
)
(Line
uid 294,0
sl 0
ro 270
xt "-2500,38000,-2000,38000"
pts [
"-2500,38000"
"-2000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 295,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 296,0
va (VaSet
isHidden 1
)
xt "-8100,37500,-5000,38500"
st "gmii_col"
ju 2
blo "-5000,38300"
tm "WireNameMgr"
)
)
)
*82 (Net
uid 297,0
lang 2
decl (Decl
n "gmii_col"
t "std_logic"
o 69
suid 70,0
)
declText (MLText
uid 298,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,132200,31200,133400"
st "gmii_col                 : std_logic"
)
)
*83 (PortIoIn
uid 305,0
shape (CompositeShape
uid 306,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 307,0
sl 0
ro 270
xt "-4000,36625,-2500,37375"
)
(Line
uid 308,0
sl 0
ro 270
xt "-2500,37000,-2000,37000"
pts [
"-2500,37000"
"-2000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 309,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 310,0
va (VaSet
isHidden 1
)
xt "-8100,36500,-5000,37500"
st "gmii_crs"
ju 2
blo "-5000,37300"
tm "WireNameMgr"
)
)
)
*84 (Net
uid 311,0
lang 2
decl (Decl
n "gmii_crs"
t "std_logic"
o 70
suid 71,0
)
declText (MLText
uid 312,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,133400,31300,134600"
st "gmii_crs                 : std_logic"
)
)
*85 (PortIoOut
uid 319,0
shape (CompositeShape
uid 320,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 321,0
sl 0
ro 270
xt "271500,101625,273000,102375"
)
(Line
uid 322,0
sl 0
ro 270
xt "271000,102000,271500,102000"
pts [
"271000,102000"
"271500,102000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 323,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 324,0
va (VaSet
isHidden 1
)
xt "274000,101500,280000,102500"
st "tx_statistics_s"
blo "274000,102300"
tm "WireNameMgr"
)
)
)
*86 (Net
uid 325,0
lang 2
decl (Decl
n "tx_statistics_s"
t "std_logic"
prec "-- Serialised statistics vectors
--------------------------------"
preAdd 0
o 71
suid 72,0
)
declText (MLText
uid 326,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,134600,32200,138200"
st "-- Serialised statistics vectors
--------------------------------
tx_statistics_s          : std_logic"
)
)
*87 (PortIoOut
uid 333,0
shape (CompositeShape
uid 334,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 335,0
sl 0
ro 270
xt "271500,4625,273000,5375"
)
(Line
uid 336,0
sl 0
ro 270
xt "271000,5000,271500,5000"
pts [
"271000,5000"
"271500,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 337,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 338,0
va (VaSet
isHidden 1
)
xt "274000,4500,280000,5500"
st "rx_statistics_s"
blo "274000,5300"
tm "WireNameMgr"
)
)
)
*88 (Net
uid 339,0
lang 2
decl (Decl
n "rx_statistics_s"
t "std_logic"
o 72
suid 73,0
)
declText (MLText
uid 340,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,138200,32200,139400"
st "rx_statistics_s          : std_logic"
)
)
*89 (PortIoIn
uid 347,0
shape (CompositeShape
uid 348,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 349,0
sl 0
ro 270
xt "-4000,4625,-2500,5375"
)
(Line
uid 350,0
sl 0
ro 270
xt "-2500,5000,-2000,5000"
pts [
"-2500,5000"
"-2000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 351,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 352,0
va (VaSet
isHidden 1
)
xt "-10200,4500,-5000,5500"
st "pause_req_s"
ju 2
blo "-5000,5300"
tm "WireNameMgr"
)
)
)
*90 (Net
uid 353,0
lang 2
decl (Decl
n "pause_req_s"
t "std_logic"
prec "-- Serialised Pause interface controls
--------------------------------------"
preAdd 0
o 73
suid 74,0
)
declText (MLText
uid 354,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,139400,34400,143000"
st "-- Serialised Pause interface controls
--------------------------------------
pause_req_s              : std_logic"
)
)
*91 (PortIoIn
uid 361,0
shape (CompositeShape
uid 362,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 363,0
sl 0
ro 270
xt "-4000,61625,-2500,62375"
)
(Line
uid 364,0
sl 0
ro 270
xt "-2500,62000,-2000,62000"
pts [
"-2500,62000"
"-2000,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 365,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 366,0
va (VaSet
isHidden 1
)
xt "-9100,61500,-5000,62500"
st "mac_speed"
ju 2
blo "-5000,62300"
tm "WireNameMgr"
)
)
)
*92 (Net
uid 367,0
lang 2
decl (Decl
n "mac_speed"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Main example design controls
-------------------------------"
preAdd 0
o 74
suid 75,0
)
declText (MLText
uid 368,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,143000,42100,146600"
st "-- Main example design controls
-------------------------------
mac_speed                : std_logic_vector(1 downto 0)"
)
)
*93 (PortIoIn
uid 375,0
shape (CompositeShape
uid 376,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 377,0
sl 0
ro 270
xt "-4000,67625,-2500,68375"
)
(Line
uid 378,0
sl 0
ro 270
xt "-2500,68000,-2000,68000"
pts [
"-2500,68000"
"-2000,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 379,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 380,0
va (VaSet
isHidden 1
)
xt "-10700,67500,-5000,68500"
st "update_speed"
ju 2
blo "-5000,68300"
tm "WireNameMgr"
)
)
)
*94 (Net
uid 381,0
lang 2
decl (Decl
n "update_speed"
t "std_logic"
o 75
suid 76,0
)
declText (MLText
uid 382,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,146600,32700,147800"
st "update_speed             : std_logic"
)
)
*95 (PortIoIn
uid 389,0
shape (CompositeShape
uid 390,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 391,0
sl 0
ro 270
xt "-4000,74625,-2500,75375"
)
(Line
uid 392,0
sl 0
ro 270
xt "-2500,75000,-2000,75000"
pts [
"-2500,75000"
"-2000,75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 393,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 394,0
va (VaSet
isHidden 1
)
xt "-10600,74500,-5000,75500"
st "config_board"
ju 2
blo "-5000,75300"
tm "WireNameMgr"
)
)
)
*96 (Net
uid 395,0
lang 2
decl (Decl
n "config_board"
t "std_logic"
o 76
suid 77,0
)
declText (MLText
uid 396,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,147800,32500,149000"
st "config_board             : std_logic"
)
)
*97 (PortIoOut
uid 403,0
shape (CompositeShape
uid 404,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 405,0
sl 0
ro 270
xt "271500,34625,273000,35375"
)
(Line
uid 406,0
sl 0
ro 270
xt "271000,35000,271500,35000"
pts [
"271000,35000"
"271500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 407,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 408,0
va (VaSet
isHidden 1
)
xt "274000,34500,280300,35500"
st "serial_response"
blo "274000,35300"
tm "WireNameMgr"
)
)
)
*98 (Net
uid 409,0
lang 2
decl (Decl
n "serial_response"
t "std_logic"
prec "--serial_command                : in  std_logic;"
preAdd 0
o 77
suid 78,0
)
declText (MLText
uid 410,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,149000,37000,151400"
st "--serial_command                : in  std_logic;
serial_response          : std_logic"
)
)
*99 (PortIoIn
uid 417,0
shape (CompositeShape
uid 418,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 419,0
sl 0
ro 270
xt "-4000,15625,-2500,16375"
)
(Line
uid 420,0
sl 0
ro 270
xt "-2500,16000,-2000,16000"
pts [
"-2500,16000"
"-2000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 421,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 422,0
va (VaSet
isHidden 1
)
xt "-10300,15500,-5000,16500"
st "gen_tx_data"
ju 2
blo "-5000,16300"
tm "WireNameMgr"
)
)
)
*100 (Net
uid 423,0
lang 2
decl (Decl
n "gen_tx_data"
t "std_logic"
o 78
suid 79,0
)
declText (MLText
uid 424,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,151400,32500,152600"
st "gen_tx_data              : std_logic"
)
)
*101 (PortIoIn
uid 431,0
shape (CompositeShape
uid 432,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 433,0
sl 0
ro 270
xt "-4000,17625,-2500,18375"
)
(Line
uid 434,0
sl 0
ro 270
xt "-2500,18000,-2000,18000"
pts [
"-2500,18000"
"-2000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 435,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 436,0
va (VaSet
isHidden 1
)
xt "-10200,17500,-5000,18500"
st "chk_tx_data"
ju 2
blo "-5000,18300"
tm "WireNameMgr"
)
)
)
*102 (Net
uid 437,0
lang 2
decl (Decl
n "chk_tx_data"
t "std_logic"
o 79
suid 80,0
)
declText (MLText
uid 438,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,152600,32400,153800"
st "chk_tx_data              : std_logic"
)
)
*103 (PortIoIn
uid 445,0
shape (CompositeShape
uid 446,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 447,0
sl 0
ro 270
xt "-4000,35625,-2500,36375"
)
(Line
uid 448,0
sl 0
ro 270
xt "-2500,36000,-2000,36000"
pts [
"-2500,36000"
"-2000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 449,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 450,0
va (VaSet
isHidden 1
)
xt "-9600,35500,-5000,36500"
st "reset_error"
ju 2
blo "-5000,36300"
tm "WireNameMgr"
)
)
)
*104 (Net
uid 451,0
lang 2
decl (Decl
n "reset_error"
t "std_logic"
o 80
suid 81,0
)
declText (MLText
uid 452,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,153800,31800,155000"
st "reset_error              : std_logic"
)
)
*105 (PortIoOut
uid 459,0
shape (CompositeShape
uid 460,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 461,0
sl 0
ro 270
xt "271500,91625,273000,92375"
)
(Line
uid 462,0
sl 0
ro 270
xt "271000,92000,271500,92000"
pts [
"271000,92000"
"271500,92000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 463,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 464,0
va (VaSet
isHidden 1
)
xt "274000,91500,278800,92500"
st "frame_error"
blo "274000,92300"
tm "WireNameMgr"
)
)
)
*106 (Net
uid 465,0
lang 2
decl (Decl
n "frame_error"
t "std_logic"
o 81
suid 82,0
)
declText (MLText
uid 466,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,155000,32100,156200"
st "frame_error              : std_logic"
)
)
*107 (PortIoOut
uid 473,0
shape (CompositeShape
uid 474,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 475,0
sl 0
ro 270
xt "271500,90625,273000,91375"
)
(Line
uid 476,0
sl 0
ro 270
xt "271000,91000,271500,91000"
pts [
"271000,91000"
"271500,91000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 477,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 478,0
va (VaSet
isHidden 1
)
xt "274000,90500,279300,91500"
st "frame_errorn"
blo "274000,91300"
tm "WireNameMgr"
)
)
)
*108 (Net
uid 479,0
lang 2
decl (Decl
n "frame_errorn"
t "std_logic"
o 82
suid 83,0
)
declText (MLText
uid 480,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,156200,32400,157400"
st "frame_errorn             : std_logic"
)
)
*109 (PortIoOut
uid 487,0
shape (CompositeShape
uid 488,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 489,0
sl 0
ro 270
xt "271500,89625,273000,90375"
)
(Line
uid 490,0
sl 0
ro 270
xt "271000,90000,271500,90000"
pts [
"271000,90000"
"271500,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 491,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 492,0
va (VaSet
isHidden 1
)
xt "274000,89500,279500,90500"
st "activity_flash"
blo "274000,90300"
tm "WireNameMgr"
)
)
)
*110 (Net
uid 493,0
lang 2
decl (Decl
n "activity_flash"
t "std_logic"
o 83
suid 84,0
)
declText (MLText
uid 494,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,157400,31800,158600"
st "activity_flash           : std_logic"
)
)
*111 (PortIoOut
uid 501,0
shape (CompositeShape
uid 502,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 503,0
sl 0
ro 270
xt "271500,88625,273000,89375"
)
(Line
uid 504,0
sl 0
ro 270
xt "271000,89000,271500,89000"
pts [
"271000,89000"
"271500,89000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 505,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 506,0
va (VaSet
isHidden 1
)
xt "274000,88500,280000,89500"
st "activity_flashn"
blo "274000,89300"
tm "WireNameMgr"
)
)
)
*112 (Net
uid 507,0
lang 2
decl (Decl
n "activity_flashn"
t "std_logic"
o 84
suid 85,0
)
declText (MLText
uid 508,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,158600,32100,159800"
st "activity_flashn          : std_logic"
)
)
*113 (SaComponent
uid 539,0
optionalChildren [
*114 (CptPort
uid 548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 549,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,23625,10000,24375"
)
tg (CPTG
uid 550,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 551,0
va (VaSet
)
xt "11000,23500,15600,24500"
st "CLK_IN1_P"
blo "11000,24300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_IN1_P"
t "std_logic"
prec "-- Clock in ports"
preAdd 0
posAdd 0
o 1
)
)
)
*115 (CptPort
uid 552,0
ps "OnEdgeStrategy"
shape (Triangle
uid 553,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,24625,10000,25375"
)
tg (CPTG
uid 554,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 555,0
va (VaSet
)
xt "11000,24500,15600,25500"
st "CLK_IN1_N"
blo "11000,25300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_IN1_N"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*116 (CptPort
uid 556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 557,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,22625,21750,23375"
)
tg (CPTG
uid 558,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 559,0
va (VaSet
)
xt "15700,22500,20000,23500"
st "CLK_OUT1"
ju 2
blo "20000,23300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "CLK_OUT1"
t "std_logic"
prec "-- Clock out ports"
preAdd 0
posAdd 0
o 3
)
)
)
*117 (CptPort
uid 560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 561,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,23625,21750,24375"
)
tg (CPTG
uid 562,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 563,0
va (VaSet
)
xt "15700,23500,20000,24500"
st "CLK_OUT2"
ju 2
blo "20000,24300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "CLK_OUT2"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*118 (CptPort
uid 564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,22625,10000,23375"
)
tg (CPTG
uid 566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 567,0
va (VaSet
)
xt "11000,22500,13800,23500"
st "RESET"
blo "11000,23300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RESET"
t "std_logic"
prec "-- Status and control signals"
preAdd 0
posAdd 0
o 5
)
)
)
*119 (CptPort
uid 568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 569,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,24625,21750,25375"
)
tg (CPTG
uid 570,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 571,0
va (VaSet
)
xt "16500,24500,20000,25500"
st "LOCKED"
ju 2
blo "20000,25300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "LOCKED"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*120 (CommentText
uid 608,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 609,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "9000,30000,24000,34000"
)
oxt "10000,22000,25000,26000"
text (MLText
uid 610,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "9200,30200,24200,33800"
st "
----------------------------------------------------------------------------
 Clock logic to generate required clocks from the 200MHz on board
 if 125MHz is available directly this can be removed
----------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 540,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "10000,22000,21000,26000"
)
ttg (MlTextGroup
uid 541,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
uid 542,0
va (VaSet
font "helvetica,8,1"
)
xt "8700,26000,10700,27000"
st "atlys"
blo "8700,26800"
tm "BdLibraryNameMgr"
)
*122 (Text
uid 543,0
va (VaSet
font "helvetica,8,1"
)
xt "8700,27000,22300,28000"
st "cg_eth_1gmac_gmii_axi_clk_wiz"
blo "8700,27800"
tm "CptNameMgr"
)
*123 (Text
uid 544,0
va (VaSet
font "helvetica,8,1"
)
xt "8700,28000,15600,29000"
st "clock_generator"
blo "8700,28800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 545,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 546,0
text (MLText
uid 547,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "200,23500,200,23500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*124 (SaComponent
uid 627,0
optionalChildren [
*125 (CptPort
uid 636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 637,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,1625,65000,2375"
)
tg (CPTG
uid 638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 639,0
va (VaSet
)
xt "66000,1500,69000,2500"
st "reset_in"
blo "66000,2300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset_in"
t "std_logic"
eolc "-- Active high asynchronous reset"
preAdd 0
posAdd 0
o 1
)
)
)
*126 (CptPort
uid 640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 641,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,-375,65000,375"
)
tg (CPTG
uid 642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 643,0
va (VaSet
)
xt "66000,-500,68400,500"
st "enable"
blo "66000,300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*127 (CptPort
uid 644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 645,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,625,65000,1375"
)
tg (CPTG
uid 646,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 647,0
va (VaSet
)
xt "66000,500,67000,1500"
st "clk"
blo "66000,1300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
eolc "-- clock to be sync'ed to"
preAdd 0
posAdd 0
o 3
)
)
)
*128 (CptPort
uid 648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 649,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,1625,74750,2375"
)
tg (CPTG
uid 650,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 651,0
va (VaSet
)
xt "69500,1500,73000,2500"
st "reset_out"
ju 2
blo "73000,2300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reset_out"
t "std_logic"
eolc "-- \"Synchronised\" reset signal"
preAdd 0
posAdd 0
o 4
)
)
)
*129 (CommentText
uid 676,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 677,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "65000,-1000,80000,3000"
)
text (MLText
uid 678,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "65200,-800,71800,1600"
st "
---------------
 global reset

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 628,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "65000,-1000,74000,3000"
)
ttg (MlTextGroup
uid 629,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*130 (Text
uid 630,0
va (VaSet
font "helvetica,8,1"
)
xt "61900,3000,63900,4000"
st "atlys"
blo "61900,3800"
tm "BdLibraryNameMgr"
)
*131 (Text
uid 631,0
va (VaSet
font "helvetica,8,1"
)
xt "61900,4000,77100,5000"
st "cg_eth_1gmac_gmii_axi_reset_sync"
blo "61900,4800"
tm "CptNameMgr"
)
*132 (Text
uid 632,0
va (VaSet
font "helvetica,8,1"
)
xt "61900,5000,68400,6000"
st "glbl_reset_gen"
blo "61900,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 633,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 634,0
text (MLText
uid 635,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "54400,500,54400,500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*133 (SaComponent
uid 679,0
optionalChildren [
*134 (CptPort
uid 688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 689,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,91625,40000,92375"
)
tg (CPTG
uid 690,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 691,0
va (VaSet
)
xt "41000,91500,44000,92500"
st "reset_in"
blo "41000,92300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset_in"
t "std_logic"
eolc "-- Active high asynchronous reset"
preAdd 0
posAdd 0
o 1
)
)
)
*135 (CptPort
uid 692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 693,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,89625,40000,90375"
)
tg (CPTG
uid 694,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 695,0
va (VaSet
)
xt "41000,89500,43400,90500"
st "enable"
blo "41000,90300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*136 (CptPort
uid 696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 697,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,90625,40000,91375"
)
tg (CPTG
uid 698,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 699,0
va (VaSet
)
xt "41000,90500,42000,91500"
st "clk"
blo "41000,91300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
eolc "-- clock to be sync'ed to"
preAdd 0
posAdd 0
o 3
)
)
)
*137 (CptPort
uid 700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 701,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,89625,49750,90375"
)
tg (CPTG
uid 702,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 703,0
va (VaSet
)
xt "44500,89500,48000,90500"
st "reset_out"
ju 2
blo "48000,90300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reset_out"
t "std_logic"
eolc "-- \"Synchronised\" reset signal"
preAdd 0
posAdd 0
o 4
)
)
)
*138 (CommentText
uid 728,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 729,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "40000,89000,55000,93000"
)
text (MLText
uid 730,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "40200,89200,55200,92800"
st "
----------------------------------------------------------------------------
 Generate resets required for the fifo side signals plus axi_lite logic
----------------------------------------------------------------------------
 in each case the async reset is first captured and then synchronised

---------------
 Control vector reset

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 680,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "40000,89000,49000,93000"
)
ttg (MlTextGroup
uid 681,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
uid 682,0
va (VaSet
font "helvetica,8,1"
)
xt "36900,93000,38900,94000"
st "atlys"
blo "36900,93800"
tm "BdLibraryNameMgr"
)
*140 (Text
uid 683,0
va (VaSet
font "helvetica,8,1"
)
xt "36900,94000,52100,95000"
st "cg_eth_1gmac_gmii_axi_reset_sync"
blo "36900,94800"
tm "CptNameMgr"
)
*141 (Text
uid 684,0
va (VaSet
font "helvetica,8,1"
)
xt "36900,95000,45000,96000"
st "axi_lite_reset_gen"
blo "36900,95800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 685,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 686,0
text (MLText
uid 687,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "29400,90500,29400,90500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*142 (SaComponent
uid 731,0
optionalChildren [
*143 (CptPort
uid 740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 741,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,80625,135000,81375"
)
tg (CPTG
uid 742,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 743,0
va (VaSet
)
xt "136000,80500,139000,81500"
st "reset_in"
blo "136000,81300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset_in"
t "std_logic"
eolc "-- Active high asynchronous reset"
preAdd 0
posAdd 0
o 1
)
)
)
*144 (CptPort
uid 744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 745,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,81625,135000,82375"
)
tg (CPTG
uid 746,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 747,0
va (VaSet
)
xt "136000,81500,138400,82500"
st "enable"
blo "136000,82300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*145 (CptPort
uid 748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,79625,135000,80375"
)
tg (CPTG
uid 750,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 751,0
va (VaSet
)
xt "136000,79500,137000,80500"
st "clk"
blo "136000,80300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
eolc "-- clock to be sync'ed to"
preAdd 0
posAdd 0
o 3
)
)
)
*146 (CptPort
uid 752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 753,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "144000,79625,144750,80375"
)
tg (CPTG
uid 754,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 755,0
va (VaSet
)
xt "139500,79500,143000,80500"
st "reset_out"
ju 2
blo "143000,80300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reset_out"
t "std_logic"
eolc "-- \"Synchronised\" reset signal"
preAdd 0
posAdd 0
o 4
)
)
)
*147 (CommentText
uid 780,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 781,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "135000,79000,150000,83000"
)
text (MLText
uid 782,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "135200,79200,143600,81600"
st "
---------------
 data check reset

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 732,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "135000,79000,144000,83000"
)
ttg (MlTextGroup
uid 733,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*148 (Text
uid 734,0
va (VaSet
font "helvetica,8,1"
)
xt "131900,83000,133900,84000"
st "atlys"
blo "131900,83800"
tm "BdLibraryNameMgr"
)
*149 (Text
uid 735,0
va (VaSet
font "helvetica,8,1"
)
xt "131900,84000,147100,85000"
st "cg_eth_1gmac_gmii_axi_reset_sync"
blo "131900,84800"
tm "CptNameMgr"
)
*150 (Text
uid 736,0
va (VaSet
font "helvetica,8,1"
)
xt "131900,85000,138400,86000"
st "chk_reset_gen"
blo "131900,85800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 737,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 738,0
text (MLText
uid 739,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "124400,80500,124400,80500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*151 (SaComponent
uid 783,0
optionalChildren [
*152 (CptPort
uid 792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 793,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,38625,40000,39375"
)
tg (CPTG
uid 794,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 795,0
va (VaSet
)
xt "41000,38500,44000,39500"
st "reset_in"
blo "41000,39300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset_in"
t "std_logic"
eolc "-- Active high asynchronous reset"
preAdd 0
posAdd 0
o 1
)
)
)
*153 (CptPort
uid 796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 797,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,36625,40000,37375"
)
tg (CPTG
uid 798,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 799,0
va (VaSet
)
xt "41000,36500,43400,37500"
st "enable"
blo "41000,37300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*154 (CptPort
uid 800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 801,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,37625,40000,38375"
)
tg (CPTG
uid 802,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 803,0
va (VaSet
)
xt "41000,37500,42000,38500"
st "clk"
blo "41000,38300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
eolc "-- clock to be sync'ed to"
preAdd 0
posAdd 0
o 3
)
)
)
*155 (CptPort
uid 804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,36625,49750,37375"
)
tg (CPTG
uid 806,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 807,0
va (VaSet
)
xt "44500,36500,48000,37500"
st "reset_out"
ju 2
blo "48000,37300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reset_out"
t "std_logic"
eolc "-- \"Synchronised\" reset signal"
preAdd 0
posAdd 0
o 4
)
)
)
*156 (CommentText
uid 832,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 833,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "40000,36000,55000,40000"
)
text (MLText
uid 834,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "40200,36200,47100,38600"
st "
---------------
 gtx_clk reset

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 784,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "40000,36000,49000,40000"
)
ttg (MlTextGroup
uid 785,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*157 (Text
uid 786,0
va (VaSet
font "helvetica,8,1"
)
xt "36900,40000,38900,41000"
st "atlys"
blo "36900,40800"
tm "BdLibraryNameMgr"
)
*158 (Text
uid 787,0
va (VaSet
font "helvetica,8,1"
)
xt "36900,41000,52100,42000"
st "cg_eth_1gmac_gmii_axi_reset_sync"
blo "36900,41800"
tm "CptNameMgr"
)
*159 (Text
uid 788,0
va (VaSet
font "helvetica,8,1"
)
xt "36900,42000,43400,43000"
st "gtx_reset_gen"
blo "36900,42800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 789,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 790,0
text (MLText
uid 791,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "29400,37500,29400,37500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*160 (SaComponent
uid 847,0
optionalChildren [
*161 (CptPort
uid 856,0
ps "OnEdgeStrategy"
shape (Triangle
uid 857,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "191250,23625,192000,24375"
)
tg (CPTG
uid 858,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 859,0
va (VaSet
)
xt "193000,23500,194000,24500"
st "clk"
blo "193000,24300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*162 (CptPort
uid 860,0
ps "OnEdgeStrategy"
shape (Triangle
uid 861,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "191250,22625,192000,23375"
)
tg (CPTG
uid 862,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 863,0
va (VaSet
)
xt "193000,22500,195800,23500"
st "data_in"
blo "193000,23300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "data_in"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*163 (CptPort
uid 864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 865,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "200000,22625,200750,23375"
)
tg (CPTG
uid 866,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 867,0
va (VaSet
)
xt "195700,22500,199000,23500"
st "data_out"
ju 2
blo "199000,23300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "data_out"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
]
shape (Rectangle
uid 848,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "192000,22000,200000,25000"
)
ttg (MlTextGroup
uid 849,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*164 (Text
uid 850,0
va (VaSet
font "helvetica,8,1"
)
xt "188400,25000,190400,26000"
st "atlys"
blo "188400,25800"
tm "BdLibraryNameMgr"
)
*165 (Text
uid 851,0
va (VaSet
font "helvetica,8,1"
)
xt "188400,26000,203600,27000"
st "cg_eth_1gmac_gmii_axi_sync_block"
blo "188400,26800"
tm "CptNameMgr"
)
*166 (Text
uid 852,0
va (VaSet
font "helvetica,8,1"
)
xt "188400,27000,194800,28000"
st "rx_stats_sync"
blo "188400,27800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 853,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 854,0
text (MLText
uid 855,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "181400,23500,181400,23500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*167 (SaComponent
uid 910,0
optionalChildren [
*168 (CptPort
uid 919,0
ps "OnEdgeStrategy"
shape (Triangle
uid 920,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,67625,92000,68375"
)
tg (CPTG
uid 921,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 922,0
va (VaSet
)
xt "93000,67500,95800,68500"
st "gtx_clk"
blo "93000,68300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gtx_clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*169 (CptPort
uid 923,0
ps "OnEdgeStrategy"
shape (Triangle
uid 924,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,66625,92000,67375"
)
tg (CPTG
uid 925,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 926,0
va (VaSet
)
xt "93000,66500,97600,67500"
st "gtx_resetn"
blo "93000,67300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gtx_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*170 (CptPort
uid 927,0
ps "OnEdgeStrategy"
shape (Triangle
uid 928,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,68625,92000,69375"
)
tg (CPTG
uid 929,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 930,0
va (VaSet
)
xt "93000,68500,97100,69500"
st "mac_speed"
blo "93000,69300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "mac_speed"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 3
)
)
)
*171 (CptPort
uid 931,0
ps "OnEdgeStrategy"
shape (Triangle
uid 932,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,69625,92000,70375"
)
tg (CPTG
uid 933,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 934,0
va (VaSet
)
xt "93000,69500,98700,70500"
st "update_speed"
blo "93000,70300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "update_speed"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*172 (CptPort
uid 935,0
ps "OnEdgeStrategy"
shape (Triangle
uid 936,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109000,66625,109750,67375"
)
tg (CPTG
uid 937,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 938,0
va (VaSet
)
xt "98300,66500,108000,67500"
st "rx_configuration_vector"
ju 2
blo "108000,67300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_configuration_vector"
t "std_logic_vector"
b "(79 downto 0)"
preAdd 0
posAdd 0
o 5
)
)
)
*173 (CptPort
uid 939,0
ps "OnEdgeStrategy"
shape (Triangle
uid 940,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109000,67625,109750,68375"
)
tg (CPTG
uid 941,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 942,0
va (VaSet
)
xt "98300,67500,108000,68500"
st "tx_configuration_vector"
ju 2
blo "108000,68300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx_configuration_vector"
t "std_logic_vector"
b "(79 downto 0)"
preAdd 0
posAdd 0
o 6
)
)
)
*174 (CommentText
uid 979,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 980,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "92000,66000,107000,70000"
)
text (MLText
uid 981,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "92200,66200,107200,69800"
st "
----------------------------------------------------------------------------
 Instantiate the Config vector controller Controller

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 911,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "92000,66000,109000,71000"
)
ttg (MlTextGroup
uid 912,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
uid 913,0
va (VaSet
font "helvetica,8,1"
)
xt "91600,71000,93600,72000"
st "atlys"
blo "91600,71800"
tm "BdLibraryNameMgr"
)
*176 (Text
uid 914,0
va (VaSet
font "helvetica,8,1"
)
xt "91600,72000,109400,73000"
st "cg_eth_1gmac_gmii_axi_config_vector_sm"
blo "91600,72800"
tm "CptNameMgr"
)
*177 (Text
uid 915,0
va (VaSet
font "helvetica,8,1"
)
xt "91600,73000,101700,74000"
st "config_vector_controller"
blo "91600,73800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 916,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 917,0
text (MLText
uid 918,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "80100,67500,80100,67500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*178 (SaComponent
uid 1138,0
optionalChildren [
*179 (CptPort
uid 1147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,37625,129000,38375"
)
tg (CPTG
uid 1149,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1150,0
va (VaSet
)
xt "130000,37500,132800,38500"
st "gtx_clk"
blo "130000,38300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gtx_clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*180 (CptPort
uid 1151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,30625,129000,31375"
)
tg (CPTG
uid 1153,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1154,0
va (VaSet
)
xt "130000,30500,133400,31500"
st "glbl_rstn"
blo "130000,31300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "glbl_rstn"
t "std_logic"
prec "-- asynchronous reset"
preAdd 0
posAdd 0
o 2
)
)
)
*181 (CptPort
uid 1155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,40625,129000,41375"
)
tg (CPTG
uid 1157,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1158,0
va (VaSet
)
xt "130000,40500,134900,41500"
st "rx_axi_rstn"
blo "130000,41300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rx_axi_rstn"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*182 (CptPort
uid 1159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,41625,129000,42375"
)
tg (CPTG
uid 1161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1162,0
va (VaSet
)
xt "130000,41500,134900,42500"
st "tx_axi_rstn"
blo "130000,42300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_axi_rstn"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*183 (CptPort
uid 1163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149000,38625,149750,39375"
)
tg (CPTG
uid 1165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1166,0
va (VaSet
)
xt "142900,38500,148000,39500"
st "rx_mac_aclk"
ju 2
blo "148000,39300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_mac_aclk"
t "std_logic"
prec "-- Receiver Statistics Interface
-----------------------------------------"
preAdd 0
posAdd 0
o 5
)
)
)
*184 (CptPort
uid 1167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149000,50625,149750,51375"
)
tg (CPTG
uid 1169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1170,0
va (VaSet
)
xt "144900,50500,148000,51500"
st "rx_reset"
ju 2
blo "148000,51300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_reset"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*185 (CptPort
uid 1171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149000,39625,149750,40375"
)
tg (CPTG
uid 1173,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1174,0
va (VaSet
)
xt "140000,39500,148000,40500"
st "rx_statistics_vector"
ju 2
blo "148000,40300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_statistics_vector"
t "std_logic_vector"
b "(27 downto 0)"
preAdd 0
posAdd 0
o 7
)
)
)
*186 (CptPort
uid 1175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1176,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149000,41625,149750,42375"
)
tg (CPTG
uid 1177,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1178,0
va (VaSet
)
xt "140600,41500,148000,42500"
st "rx_statistics_valid"
ju 2
blo "148000,42300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_statistics_valid"
t "std_logic"
preAdd 0
posAdd 0
o 8
)
)
)
*187 (CptPort
uid 1179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1180,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,31625,129000,32375"
)
tg (CPTG
uid 1181,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1182,0
va (VaSet
)
xt "130000,31500,135500,32500"
st "rx_fifo_clock"
blo "130000,32300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rx_fifo_clock"
t "std_logic"
prec "-- Receiver (AXI-S) Interface
------------------------------------------"
preAdd 0
posAdd 0
o 9
)
)
)
*188 (CptPort
uid 1183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,52625,129000,53375"
)
tg (CPTG
uid 1185,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1186,0
va (VaSet
)
xt "130000,52500,135900,53500"
st "rx_fifo_resetn"
blo "130000,53300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rx_fifo_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 10
)
)
)
*189 (CptPort
uid 1187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1188,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149000,34625,149750,35375"
)
tg (CPTG
uid 1189,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1190,0
va (VaSet
)
xt "140500,34500,148000,35500"
st "rx_axis_fifo_tdata"
ju 2
blo "148000,35300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_axis_fifo_tdata"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 11
)
)
)
*190 (CptPort
uid 1191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1192,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149000,35625,149750,36375"
)
tg (CPTG
uid 1193,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1194,0
va (VaSet
)
xt "140300,35500,148000,36500"
st "rx_axis_fifo_tvalid"
ju 2
blo "148000,36300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_axis_fifo_tvalid"
t "std_logic"
preAdd 0
posAdd 0
o 12
)
)
)
*191 (CptPort
uid 1195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1196,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,50625,129000,51375"
)
tg (CPTG
uid 1197,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1198,0
va (VaSet
)
xt "130000,50500,137900,51500"
st "rx_axis_fifo_tready"
blo "130000,51300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rx_axis_fifo_tready"
t "std_logic"
preAdd 0
posAdd 0
o 13
)
)
)
*192 (CptPort
uid 1199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149000,36625,149750,37375"
)
tg (CPTG
uid 1201,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1202,0
va (VaSet
)
xt "140800,36500,148000,37500"
st "rx_axis_fifo_tlast"
ju 2
blo "148000,37300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_axis_fifo_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 14
)
)
)
*193 (CptPort
uid 1203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149000,40625,149750,41375"
)
tg (CPTG
uid 1205,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1206,0
va (VaSet
)
xt "142900,40500,148000,41500"
st "tx_mac_aclk"
ju 2
blo "148000,41300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx_mac_aclk"
t "std_logic"
prec "-- Transmitter Statistics Interface
--------------------------------------------"
preAdd 0
posAdd 0
o 15
)
)
)
*194 (CptPort
uid 1207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149000,49625,149750,50375"
)
tg (CPTG
uid 1209,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1210,0
va (VaSet
)
xt "144900,49500,148000,50500"
st "tx_reset"
ju 2
blo "148000,50300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx_reset"
t "std_logic"
preAdd 0
posAdd 0
o 16
)
)
)
*195 (CptPort
uid 1211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,38625,129000,39375"
)
tg (CPTG
uid 1213,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1214,0
va (VaSet
)
xt "130000,38500,135200,39500"
st "tx_ifg_delay"
blo "130000,39300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_ifg_delay"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 17
)
)
)
*196 (CptPort
uid 1215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1216,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149000,51625,149750,52375"
)
tg (CPTG
uid 1217,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1218,0
va (VaSet
)
xt "140000,51500,148000,52500"
st "tx_statistics_vector"
ju 2
blo "148000,52300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx_statistics_vector"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 18
)
)
)
*197 (CptPort
uid 1219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1220,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149000,52625,149750,53375"
)
tg (CPTG
uid 1221,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1222,0
va (VaSet
)
xt "140600,52500,148000,53500"
st "tx_statistics_valid"
ju 2
blo "148000,53300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx_statistics_valid"
t "std_logic"
preAdd 0
posAdd 0
o 19
)
)
)
*198 (CptPort
uid 1223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,36625,129000,37375"
)
tg (CPTG
uid 1225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1226,0
va (VaSet
)
xt "130000,36500,135500,37500"
st "tx_fifo_clock"
blo "130000,37300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_fifo_clock"
t "std_logic"
prec "-- Transmitter (AXI-S) Interface
---------------------------------------------"
preAdd 0
posAdd 0
o 20
)
)
)
*199 (CptPort
uid 1227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,51625,129000,52375"
)
tg (CPTG
uid 1229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1230,0
va (VaSet
)
xt "130000,51500,135900,52500"
st "tx_fifo_resetn"
blo "130000,52300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_fifo_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 21
)
)
)
*200 (CptPort
uid 1231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,49625,129000,50375"
)
tg (CPTG
uid 1233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1234,0
va (VaSet
)
xt "130000,49500,137500,50500"
st "tx_axis_fifo_tdata"
blo "130000,50300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_axis_fifo_tdata"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 22
)
)
)
*201 (CptPort
uid 1235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,48625,129000,49375"
)
tg (CPTG
uid 1237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1238,0
va (VaSet
)
xt "130000,48500,137700,49500"
st "tx_axis_fifo_tvalid"
blo "130000,49300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_axis_fifo_tvalid"
t "std_logic"
preAdd 0
posAdd 0
o 23
)
)
)
*202 (CptPort
uid 1239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149000,37625,149750,38375"
)
tg (CPTG
uid 1241,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1242,0
va (VaSet
)
xt "140100,37500,148000,38500"
st "tx_axis_fifo_tready"
ju 2
blo "148000,38300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx_axis_fifo_tready"
t "std_logic"
preAdd 0
posAdd 0
o 24
)
)
)
*203 (CptPort
uid 1243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,47625,129000,48375"
)
tg (CPTG
uid 1245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1246,0
va (VaSet
)
xt "130000,47500,137200,48500"
st "tx_axis_fifo_tlast"
blo "130000,48300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_axis_fifo_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 25
)
)
)
*204 (CptPort
uid 1247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1248,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,32625,129000,33375"
)
tg (CPTG
uid 1249,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1250,0
va (VaSet
)
xt "130000,32500,133800,33500"
st "pause_req"
blo "130000,33300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "pause_req"
t "std_logic"
prec "-- MAC Control Interface
--------------------------"
preAdd 0
posAdd 0
o 26
)
)
)
*205 (CptPort
uid 1251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1252,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,33625,129000,34375"
)
tg (CPTG
uid 1253,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1254,0
va (VaSet
)
xt "130000,33500,133700,34500"
st "pause_val"
blo "130000,34300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "pause_val"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 27
)
)
)
*206 (CptPort
uid 1255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1256,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149000,33625,149750,34375"
)
tg (CPTG
uid 1257,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1258,0
va (VaSet
)
xt "144700,33500,148000,34500"
st "gmii_txd"
ju 2
blo "148000,34300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_txd"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface
-------------------"
preAdd 0
posAdd 0
o 28
)
)
)
*207 (CptPort
uid 1259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1260,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149000,32625,149750,33375"
)
tg (CPTG
uid 1261,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1262,0
va (VaSet
)
xt "143300,32500,148000,33500"
st "gmii_tx_en"
ju 2
blo "148000,33300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_tx_en"
t "std_logic"
preAdd 0
posAdd 0
o 29
)
)
)
*208 (CptPort
uid 1263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149000,31625,149750,32375"
)
tg (CPTG
uid 1265,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1266,0
va (VaSet
)
xt "143500,31500,148000,32500"
st "gmii_tx_er"
ju 2
blo "148000,32300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_tx_er"
t "std_logic"
preAdd 0
posAdd 0
o 30
)
)
)
*209 (CptPort
uid 1267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1268,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149000,30625,149750,31375"
)
tg (CPTG
uid 1269,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1270,0
va (VaSet
)
xt "143200,30500,148000,31500"
st "gmii_tx_clk"
ju 2
blo "148000,31300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_tx_clk"
t "std_logic"
preAdd 0
posAdd 0
o 31
)
)
)
*210 (CptPort
uid 1271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1272,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,46625,129000,47375"
)
tg (CPTG
uid 1273,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1274,0
va (VaSet
)
xt "130000,46500,133300,47500"
st "gmii_rxd"
blo "130000,47300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gmii_rxd"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 32
)
)
)
*211 (CptPort
uid 1275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1276,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,45625,129000,46375"
)
tg (CPTG
uid 1277,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1278,0
va (VaSet
)
xt "130000,45500,134800,46500"
st "gmii_rx_dv"
blo "130000,46300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gmii_rx_dv"
t "std_logic"
preAdd 0
posAdd 0
o 33
)
)
)
*212 (CptPort
uid 1279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1280,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,44625,129000,45375"
)
tg (CPTG
uid 1281,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1282,0
va (VaSet
)
xt "130000,44500,134500,45500"
st "gmii_rx_er"
blo "130000,45300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gmii_rx_er"
t "std_logic"
preAdd 0
posAdd 0
o 34
)
)
)
*213 (CptPort
uid 1283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,43625,129000,44375"
)
tg (CPTG
uid 1285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1286,0
va (VaSet
)
xt "130000,43500,134800,44500"
st "gmii_rx_clk"
blo "130000,44300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gmii_rx_clk"
t "std_logic"
preAdd 0
posAdd 0
o 35
)
)
)
*214 (CptPort
uid 1287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1288,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,42625,129000,43375"
)
tg (CPTG
uid 1289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1290,0
va (VaSet
)
xt "130000,42500,133100,43500"
st "gmii_col"
blo "130000,43300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gmii_col"
t "std_logic"
preAdd 0
posAdd 0
o 36
)
)
)
*215 (CptPort
uid 1291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1292,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,39625,129000,40375"
)
tg (CPTG
uid 1293,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1294,0
va (VaSet
)
xt "130000,39500,133100,40500"
st "gmii_crs"
blo "130000,40300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gmii_crs"
t "std_logic"
preAdd 0
posAdd 0
o 37
)
)
)
*216 (CptPort
uid 1295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1296,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,34625,129000,35375"
)
tg (CPTG
uid 1297,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1298,0
va (VaSet
)
xt "130000,34500,139700,35500"
st "rx_configuration_vector"
blo "130000,35300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rx_configuration_vector"
t "std_logic_vector"
b "(79 downto 0)"
prec "-- Configuration Vector
-------------------------"
preAdd 0
posAdd 0
o 38
)
)
)
*217 (CptPort
uid 1299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1300,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,35625,129000,36375"
)
tg (CPTG
uid 1301,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1302,0
va (VaSet
)
xt "130000,35500,139700,36500"
st "tx_configuration_vector"
blo "130000,36300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_configuration_vector"
t "std_logic_vector"
b "(79 downto 0)"
preAdd 0
posAdd 0
o 39
)
)
)
*218 (PortMapFrame
uid 1303,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 1304,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "127000,28000,151000,56000"
)
portMapText (BiTextGroup
uid 1305,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 1306,0
va (VaSet
font "helvetica,10,0"
)
xt "151000,56000,176200,100400"
st "glbl_rstn => glbl_rst_intn,
gmii_col => gmii_col,
gmii_crs => gmii_crs,
gmii_rx_clk => gmii_rx_clk,
gmii_rx_dv => gmii_rx_dv,
gmii_rx_er => gmii_rx_er,
gmii_rxd => gmii_rxd,
gtx_clk => gtx_clk_bufg,
pause_req => pause_req,
pause_val => pause_val,
rx_axis_fifo_tready => rx_axis_fifo_tready,
rx_configuration_vector => rx_configuration_vector,
rx_fifo_clock => rx_fifo_clock,
rx_fifo_resetn => rx_fifo_resetn,
tx_axis_fifo_tdata => tx_axis_fifo_tdata,
tx_axis_fifo_tlast => tx_axis_fifo_tlast,
tx_axis_fifo_tvalid => tx_axis_fifo_tvalid,
tx_configuration_vector => tx_configuration_vector,
tx_fifo_clock => tx_fifo_clock,
tx_fifo_resetn => tx_fifo_resetn,
tx_ifg_delay => tx_ifg_delay,
gmii_tx_clk => gmii_tx_clk,
gmii_tx_en => gmii_tx_en,
gmii_tx_er => gmii_tx_er,
gmii_txd => gmii_txd,
rx_axis_fifo_tdata => rx_axis_fifo_tdata,
rx_axis_fifo_tlast => rx_axis_fifo_tlast,
rx_axis_fifo_tvalid => rx_axis_fifo_tvalid,
rx_mac_aclk => rx_mac_aclk,
rx_reset => rx_reset,
rx_statistics_valid => rx_statistics_valid,
rx_statistics_vector => rx_statistics_vector,
tx_axis_fifo_tready => tx_axis_fifo_tready,
tx_mac_aclk => tx_mac_aclk,
tx_reset => tx_reset,
tx_statistics_valid => tx_statistics_valid,
tx_statistics_vector => tx_statistics_vector,"
)
second (MLText
uid 1307,0
va (VaSet
font "helvetica,10,0"
)
xt "151000,100400,160000,102800"
st "rx_axi_rstn => '1',
tx_axi_rstn => '1'"
tm "PortMapTextMgr"
)
)
)
*219 (CommentText
uid 1530,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1531,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "129000,30000,144000,34000"
)
text (MLText
uid 1532,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "129200,30200,144200,33800"
st "
----------------------------------------------------------------------------
 Instantiate the TRIMAC core FIFO Block wrapper
----------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 1139,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "129000,30000,149000,54000"
)
ttg (MlTextGroup
uid 1140,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*220 (Text
uid 1141,0
va (VaSet
font "helvetica,8,1"
)
xt "131700,54000,133700,55000"
st "atlys"
blo "131700,54800"
tm "BdLibraryNameMgr"
)
*221 (Text
uid 1142,0
va (VaSet
font "helvetica,8,1"
)
xt "131700,55000,146300,56000"
st "cg_eth_1gmac_gmii_axi_fifo_block"
blo "131700,55800"
tm "CptNameMgr"
)
*222 (Text
uid 1143,0
va (VaSet
font "helvetica,8,1"
)
xt "131700,56000,139000,57000"
st "trimac_fifo_block"
blo "131700,56800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1144,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1145,0
text (MLText
uid 1146,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "118700,31500,118700,31500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*223 (SaComponent
uid 1605,0
optionalChildren [
*224 (CptPort
uid 1614,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1615,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,625,188000,1375"
)
tg (CPTG
uid 1616,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1617,0
va (VaSet
)
xt "189000,500,191900,1500"
st "axi_tclk"
blo "189000,1300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "axi_tclk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*225 (CptPort
uid 1618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1619,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,5625,188000,6375"
)
tg (CPTG
uid 1620,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1621,0
va (VaSet
)
xt "189000,5500,193700,6500"
st "axi_tresetn"
blo "189000,6300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "axi_tresetn"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*226 (CptPort
uid 1622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1623,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,7625,188000,8375"
)
tg (CPTG
uid 1624,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1625,0
va (VaSet
)
xt "189000,7500,194400,8500"
st "check_resetn"
blo "189000,8300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "check_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*227 (CptPort
uid 1626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,8625,188000,9375"
)
tg (CPTG
uid 1628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1629,0
va (VaSet
)
xt "189000,8500,195500,9500"
st "enable_pat_gen"
blo "189000,9300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable_pat_gen"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*228 (CptPort
uid 1630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,9625,188000,10375"
)
tg (CPTG
uid 1632,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1633,0
va (VaSet
)
xt "189000,9500,195400,10500"
st "enable_pat_chk"
blo "189000,10300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable_pat_chk"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*229 (CptPort
uid 1634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,-375,188000,375"
)
tg (CPTG
uid 1636,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1637,0
va (VaSet
)
xt "189000,-500,197700,500"
st "enable_address_swap"
blo "189000,300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable_address_swap"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*230 (CptPort
uid 1638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,10625,188000,11375"
)
tg (CPTG
uid 1640,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1641,0
va (VaSet
)
xt "189000,10500,191200,11500"
st "speed"
blo "189000,11300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "speed"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 7
)
)
)
*231 (CptPort
uid 1642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,1625,188000,2375"
)
tg (CPTG
uid 1644,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1645,0
va (VaSet
)
xt "189000,1500,194700,2500"
st "rx_axis_tdata"
blo "189000,2300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rx_axis_tdata"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- data from the RX data path"
preAdd 0
posAdd 0
o 8
)
)
)
*232 (CptPort
uid 1646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1647,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,2625,188000,3375"
)
tg (CPTG
uid 1648,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1649,0
va (VaSet
)
xt "189000,2500,194900,3500"
st "rx_axis_tvalid"
blo "189000,3300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rx_axis_tvalid"
t "std_logic"
preAdd 0
posAdd 0
o 9
)
)
)
*233 (CptPort
uid 1650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,3625,188000,4375"
)
tg (CPTG
uid 1652,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1653,0
va (VaSet
)
xt "189000,3500,194400,4500"
st "rx_axis_tlast"
blo "189000,4300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rx_axis_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 10
)
)
)
*234 (CptPort
uid 1654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1655,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,6625,188000,7375"
)
tg (CPTG
uid 1656,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1657,0
va (VaSet
)
xt "189000,6500,194600,7500"
st "rx_axis_tuser"
blo "189000,7300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rx_axis_tuser"
t "std_logic"
preAdd 0
posAdd 0
o 11
)
)
)
*235 (CptPort
uid 1658,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1659,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "205000,8625,205750,9375"
)
tg (CPTG
uid 1660,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1661,0
va (VaSet
)
xt "197900,8500,204000,9500"
st "rx_axis_tready"
ju 2
blo "204000,9300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_axis_tready"
t "std_logic"
preAdd 0
posAdd 0
o 12
)
)
)
*236 (CptPort
uid 1662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1663,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "205000,7625,205750,8375"
)
tg (CPTG
uid 1664,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1665,0
va (VaSet
)
xt "198300,7500,204000,8500"
st "tx_axis_tdata"
ju 2
blo "204000,8300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx_axis_tdata"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- data TO the TX data path"
preAdd 0
posAdd 0
o 13
)
)
)
*237 (CptPort
uid 1666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1667,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "205000,6625,205750,7375"
)
tg (CPTG
uid 1668,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1669,0
va (VaSet
)
xt "198100,6500,204000,7500"
st "tx_axis_tvalid"
ju 2
blo "204000,7300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx_axis_tvalid"
t "std_logic"
preAdd 0
posAdd 0
o 14
)
)
)
*238 (CptPort
uid 1670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1671,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "205000,5625,205750,6375"
)
tg (CPTG
uid 1672,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1673,0
va (VaSet
)
xt "198600,5500,204000,6500"
st "tx_axis_tlast"
ju 2
blo "204000,6300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx_axis_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 15
)
)
)
*239 (CptPort
uid 1674,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1675,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187250,4625,188000,5375"
)
tg (CPTG
uid 1676,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1677,0
va (VaSet
)
xt "189000,4500,195100,5500"
st "tx_axis_tready"
blo "189000,5300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_axis_tready"
t "std_logic"
preAdd 0
posAdd 0
o 16
)
)
)
*240 (CptPort
uid 1678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "205000,10625,205750,11375"
)
tg (CPTG
uid 1680,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1681,0
va (VaSet
)
xt "199200,10500,204000,11500"
st "frame_error"
ju 2
blo "204000,11300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "frame_error"
t "std_logic"
preAdd 0
posAdd 0
o 17
)
)
)
*241 (CptPort
uid 1682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "205000,9625,205750,10375"
)
tg (CPTG
uid 1684,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1685,0
va (VaSet
)
xt "198500,9500,204000,10500"
st "activity_flash"
ju 2
blo "204000,10300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "activity_flash"
t "std_logic"
preAdd 0
posAdd 0
o 18
)
)
)
*242 (PortMapFrame
uid 1686,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 1687,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "186000,-3000,207000,14000"
)
portMapText (BiTextGroup
uid 1688,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 1689,0
va (VaSet
font "helvetica,10,0"
)
xt "207000,14000,229800,34400"
st "axi_tclk => tx_fifo_clock,
axi_tresetn => tx_fifo_resetn,
check_resetn => chk_resetn,
enable_address_swap => enable_address_swap,
enable_pat_chk => chk_tx_data,
enable_pat_gen => gen_tx_data,
rx_axis_tdata => rx_axis_fifo_tdata,
rx_axis_tlast => rx_axis_fifo_tlast,
rx_axis_tvalid => rx_axis_fifo_tvalid,
speed => mac_speed,
tx_axis_tready => tx_axis_fifo_tready,
activity_flash => int_activity_flash,
frame_error => int_frame_error,
rx_axis_tready => rx_axis_fifo_tready,
tx_axis_tdata => tx_axis_fifo_tdata,
tx_axis_tlast => tx_axis_fifo_tlast,
tx_axis_tvalid => tx_axis_fifo_tvalid,"
)
second (MLText
uid 1690,0
va (VaSet
font "helvetica,10,0"
)
xt "207000,34400,216600,35600"
st "rx_axis_tuser => '0'"
tm "PortMapTextMgr"
)
)
)
*243 (CommentText
uid 1793,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1794,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "188000,-1000,203000,3000"
)
text (MLText
uid 1795,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "188200,-800,203200,2800"
st "
----------------------------------------------------------------------------
  Instantiate the address swapping module and simple pattern generator
----------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 1606,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "188000,-1000,205000,12000"
)
ttg (MlTextGroup
uid 1607,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*244 (Text
uid 1608,0
va (VaSet
font "helvetica,8,1"
)
xt "188200,12000,190200,13000"
st "atlys"
blo "188200,12800"
tm "BdLibraryNameMgr"
)
*245 (Text
uid 1609,0
va (VaSet
font "helvetica,8,1"
)
xt "188200,13000,204800,14000"
st "cg_eth_1gmac_gmii_axi_basic_pat_gen"
blo "188200,13800"
tm "CptNameMgr"
)
*246 (Text
uid 1610,0
va (VaSet
font "helvetica,8,1"
)
xt "188200,14000,196600,15000"
st "basic_pat_gen_inst"
blo "188200,14800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1611,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1612,0
text (MLText
uid 1613,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "176700,500,209200,6100"
st "DEST_ADDR     = X\"da0102030405\"    ( bit_vector(47 downto 0) )  
SRC_ADDR      = X\"5a0102030405\"    ( bit_vector(47 downto 0) )  
MAX_SIZE      = X\"1f4\"             ( unsigned(11 downto 0)   )  
MIN_SIZE      = X\"040\"             ( unsigned(11 downto 0)   )  
ENABLE_VLAN   = false              ( boolean                 )  
VLAN_ID       = X\"002\"             ( bit_vector(11 downto 0) )  
VLAN_PRIORITY = \"010\"              ( bit_vector(2 downto 0)  )  "
)
header ""
)
elements [
(GiElement
name "DEST_ADDR"
type "bit_vector(47 downto 0)"
value "X\"da0102030405\""
)
(GiElement
name "SRC_ADDR"
type "bit_vector(47 downto 0)"
value "X\"5a0102030405\""
)
(GiElement
name "MAX_SIZE"
type "unsigned(11 downto 0)"
value "X\"1f4\""
)
(GiElement
name "MIN_SIZE"
type "unsigned(11 downto 0)"
value "X\"040\""
)
(GiElement
name "ENABLE_VLAN"
type "boolean"
value "false"
)
(GiElement
name "VLAN_ID"
type "bit_vector(11 downto 0)"
value "X\"002\""
)
(GiElement
name "VLAN_PRIORITY"
type "bit_vector(2 downto 0)"
value "\"010\""
)
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*247 (HdlText
uid 1796,0
optionalChildren [
*248 (EmbeddedText
uid 1801,0
commentText (CommentText
uid 1802,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1803,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "146000,89000,164000,94000"
)
text (MLText
uid 1804,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "146200,89200,162700,93200"
st "
frame_error  <= int_frame_error;
frame_errorn <= not int_frame_error;
activity_flash  <= int_activity_flash;
activity_flashn <= not int_activity_flash;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 1797,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "138000,89000,141000,94000"
)
ttg (MlTextGroup
uid 1798,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*249 (Text
uid 1799,0
va (VaSet
)
xt "138800,90500,140200,91500"
st "eb1"
blo "138800,91300"
tm "HdlTextNameMgr"
)
*250 (Text
uid 1800,0
va (VaSet
)
xt "138800,91500,139300,92500"
st "1"
blo "138800,92300"
tm "HdlTextNumberMgr"
)
]
)
)
*251 (HdlText
uid 1853,0
optionalChildren [
*252 (EmbeddedText
uid 1858,0
commentText (CommentText
uid 1859,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1860,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "51000,66000,69000,71000"
)
text (MLText
uid 1861,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "51200,66200,67700,70200"
st "
capture_board_modea : process (gtx_clk_bufg)
   begin
      if gtx_clk_bufg'event and gtx_clk_bufg = '1' then
         if config_board = '1' then
            enable_address_swap  <= gen_tx_data;
         end if;
      end if;
   end process capture_board_modea;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 1854,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "43000,66000,46000,70000"
)
ttg (MlTextGroup
uid 1855,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*253 (Text
uid 1856,0
va (VaSet
)
xt "40100,67000,48900,68000"
st "capture_board_modea"
blo "40100,67800"
tm "HdlTextNameMgr"
)
*254 (Text
uid 1857,0
va (VaSet
)
xt "40100,68000,40600,69000"
st "2"
blo "40100,68800"
tm "HdlTextNumberMgr"
)
]
)
)
*255 (HdlText
uid 1894,0
optionalChildren [
*256 (EmbeddedText
uid 1899,0
commentText (CommentText
uid 1900,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1901,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "51000,79000,69000,84000"
)
text (MLText
uid 1902,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "51200,79200,67200,83200"
st "
capture_board_modeb : process (s_axi_aclk)
   begin
      if s_axi_aclk'event and s_axi_aclk = '1' then
         if config_board = '1' then
            enable_phy_loopback  <= chk_tx_data;
         end if;
      end if;
   end process capture_board_modeb;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 1895,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "43000,79000,46000,83000"
)
ttg (MlTextGroup
uid 1896,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*257 (Text
uid 1897,0
va (VaSet
)
xt "40050,80000,48950,81000"
st "capture_board_modeb"
blo "40050,80800"
tm "HdlTextNameMgr"
)
*258 (Text
uid 1898,0
va (VaSet
)
xt "40050,81000,40550,82000"
st "3"
blo "40050,81800"
tm "HdlTextNumberMgr"
)
]
)
)
*259 (HdlText
uid 1935,0
optionalChildren [
*260 (EmbeddedText
uid 1940,0
commentText (CommentText
uid 1941,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1942,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "76000,49000,94000,54000"
)
text (MLText
uid 1943,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "76200,49200,93700,53200"
st "
serial_response <= '0';
glbl_rst_intn <= not glbl_rst_int;
-- generate the user side clocks for the axi fifos
   tx_fifo_clock <= gtx_clk_bufg;
rx_fifo_clock <= gtx_clk_bufg;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 1936,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "68000,49000,71000,54000"
)
ttg (MlTextGroup
uid 1937,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*261 (Text
uid 1938,0
va (VaSet
)
xt "68800,50500,70200,51500"
st "eb2"
blo "68800,51300"
tm "HdlTextNameMgr"
)
*262 (Text
uid 1939,0
va (VaSet
)
xt "68800,51500,69300,52500"
st "4"
blo "68800,52300"
tm "HdlTextNumberMgr"
)
]
)
)
*263 (HdlText
uid 1992,0
optionalChildren [
*264 (EmbeddedText
uid 1997,0
commentText (CommentText
uid 1998,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1999,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "76000,67000,94000,72000"
)
text (MLText
uid 2000,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "76200,67200,93700,71200"
st "
-- Create fully synchronous reset in the vector clock domain.
   gen_vector_reset : process (gtx_clk_bufg)
   begin
     if gtx_clk_bufg'event and gtx_clk_bufg = '1' then
       if vector_reset_int = '1' then
         vector_pre_resetn  <= '0';
         vector_resetn      <= '0';
       else
         vector_pre_resetn  <= '1';
         vector_resetn      <= vector_pre_resetn;
       end if;
     end if;
   end process gen_vector_reset;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 1993,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "68000,67000,71000,70000"
)
ttg (MlTextGroup
uid 1994,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*265 (Text
uid 1995,0
va (VaSet
)
xt "65950,67500,73050,68500"
st "gen_vector_reset"
blo "65950,68300"
tm "HdlTextNameMgr"
)
*266 (Text
uid 1996,0
va (VaSet
)
xt "65950,68500,66450,69500"
st "5"
blo "65950,69300"
tm "HdlTextNumberMgr"
)
]
)
)
*267 (HdlText
uid 2033,0
optionalChildren [
*268 (EmbeddedText
uid 2038,0
commentText (CommentText
uid 2039,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2040,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "107000,51000,125000,56000"
)
text (MLText
uid 2041,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "107200,51200,123200,52800"
st "
local_chk_reset <= glbl_rst or reset_error;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2034,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "99000,51000,102000,54000"
)
ttg (MlTextGroup
uid 2035,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*269 (Text
uid 2036,0
va (VaSet
)
xt "99800,51500,101200,52500"
st "eb3"
blo "99800,52300"
tm "HdlTextNameMgr"
)
*270 (Text
uid 2037,0
va (VaSet
)
xt "99800,52500,100300,53500"
st "6"
blo "99800,53300"
tm "HdlTextNumberMgr"
)
]
)
)
*271 (HdlText
uid 2066,0
optionalChildren [
*272 (EmbeddedText
uid 2071,0
commentText (CommentText
uid 2072,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2073,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "177000,4000,195000,9000"
)
text (MLText
uid 2074,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "177200,4200,194700,8200"
st "
-- Create fully synchronous reset in the gtx clock domain.
   gen_chk_reset : process (gtx_clk_bufg)
   begin
     if gtx_clk_bufg'event and gtx_clk_bufg = '1' then
       if chk_reset_int = '1' then
         chk_pre_resetn   <= '0';
         chk_resetn       <= '0';
       else
         chk_pre_resetn   <= '1';
         chk_resetn       <= chk_pre_resetn;
       end if;
     end if;
   end process gen_chk_reset;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2067,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "169000,4000,172000,7000"
)
ttg (MlTextGroup
uid 2068,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*273 (Text
uid 2069,0
va (VaSet
)
xt "167500,4500,173500,5500"
st "gen_chk_reset"
blo "167500,5300"
tm "HdlTextNameMgr"
)
*274 (Text
uid 2070,0
va (VaSet
)
xt "167500,5500,168000,6500"
st "7"
blo "167500,6300"
tm "HdlTextNumberMgr"
)
]
)
)
*275 (HdlText
uid 2107,0
optionalChildren [
*276 (EmbeddedText
uid 2112,0
commentText (CommentText
uid 2113,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2114,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "177000,66000,195000,71000"
)
text (MLText
uid 2115,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "177200,66200,193200,67800"
st "
local_gtx_reset <= glbl_rst or rx_reset or tx_reset;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2108,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "169000,66000,172000,70000"
)
ttg (MlTextGroup
uid 2109,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*277 (Text
uid 2110,0
va (VaSet
)
xt "169800,67000,171200,68000"
st "eb4"
blo "169800,67800"
tm "HdlTextNameMgr"
)
*278 (Text
uid 2111,0
va (VaSet
)
xt "169800,68000,170300,69000"
st "8"
blo "169800,68800"
tm "HdlTextNumberMgr"
)
]
)
)
*279 (HdlText
uid 2148,0
optionalChildren [
*280 (EmbeddedText
uid 2153,0
commentText (CommentText
uid 2154,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2155,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "76000,22000,94000,27000"
)
text (MLText
uid 2156,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "76200,22200,93700,26200"
st "
-- Create fully synchronous reset in the gtx clock domain.
   gen_gtx_reset : process (gtx_clk_bufg)
   begin
     if gtx_clk_bufg'event and gtx_clk_bufg = '1' then
       if gtx_clk_reset_int = '1' then
         gtx_pre_resetn   <= '0';
         gtx_resetn       <= '0';
       else
         gtx_pre_resetn   <= '1';
         gtx_resetn       <= gtx_pre_resetn;
       end if;
     end if;
   end process gen_gtx_reset;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2149,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "68000,22000,71000,25000"
)
ttg (MlTextGroup
uid 2150,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*281 (Text
uid 2151,0
va (VaSet
)
xt "66500,22500,72500,23500"
st "gen_gtx_reset"
blo "66500,23300"
tm "HdlTextNameMgr"
)
*282 (Text
uid 2152,0
va (VaSet
)
xt "66500,23500,67000,24500"
st "9"
blo "66500,24300"
tm "HdlTextNumberMgr"
)
]
)
)
*283 (HdlText
uid 2189,0
optionalChildren [
*284 (EmbeddedText
uid 2194,0
commentText (CommentText
uid 2195,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2196,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "107000,22000,125000,27000"
)
text (MLText
uid 2197,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "107200,22200,124200,26200"
st "
-----------------
   -- PHY reset
   -- the phy reset output (active low) needs to be held for at least 10x25MHZ cycles
   -- this is derived using the 125MHz available and a 6 bit counter
   gen_phy_reset : process (gtx_clk_bufg)
   begin
     if gtx_clk_bufg'event and gtx_clk_bufg = '1' then
       if glbl_rst_intn = '0' then
         phy_resetn_int       <= '0';
         phy_reset_count      <= (others => '0');
       else
          if phy_reset_count /= \"111111\" then
             phy_reset_count <= phy_reset_count + \"000001\";
          else
             phy_resetn_int   <= '1';
          end if;
       end if;
     end if;
   end process gen_phy_reset;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2190,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "99000,22000,102000,25000"
)
ttg (MlTextGroup
uid 2191,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*285 (Text
uid 2192,0
va (VaSet
)
xt "97450,22500,103550,23500"
st "gen_phy_reset"
blo "97450,23300"
tm "HdlTextNameMgr"
)
*286 (Text
uid 2193,0
va (VaSet
)
xt "97450,23500,98450,24500"
st "10"
blo "97450,24300"
tm "HdlTextNumberMgr"
)
]
)
)
*287 (HdlText
uid 2230,0
optionalChildren [
*288 (EmbeddedText
uid 2235,0
commentText (CommentText
uid 2236,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2237,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "146000,22000,164000,27000"
)
text (MLText
uid 2238,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "146200,22200,163200,26200"
st "
phy_resetn <= phy_resetn_int;
-- generate the user side resets for the axi fifos
   tx_fifo_resetn <= gtx_resetn;
rx_fifo_resetn <= gtx_resetn;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2231,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "138000,22000,141000,26000"
)
ttg (MlTextGroup
uid 2232,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*289 (Text
uid 2233,0
va (VaSet
)
xt "138800,23000,140200,24000"
st "eb5"
blo "138800,23800"
tm "HdlTextNameMgr"
)
*290 (Text
uid 2234,0
va (VaSet
)
xt "138800,24000,139800,25000"
st "11"
blo "138800,24800"
tm "HdlTextNumberMgr"
)
]
)
)
*291 (HdlText
uid 2279,0
optionalChildren [
*292 (EmbeddedText
uid 2284,0
commentText (CommentText
uid 2285,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2286,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "177000,36000,195000,41000"
)
text (MLText
uid 2287,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "177200,36200,194700,40200"
st "
------------------------------------------------------------------------------
  -- Serialize the stats vectors
  -- This is a single bit approach, retimed onto gtx_clk
  -- this code is only present to prevent code being stripped..
  ------------------------------------------------------------------------------

  -- RX STATS

  -- first capture the stats on the appropriate clock
   capture_rx_stats : process (rx_mac_aclk)
   begin
      if rx_mac_aclk'event and rx_mac_aclk = '1' then
         rx_statistics_valid_reg <= rx_statistics_valid;
         if rx_statistics_valid_reg = '0' and rx_statistics_valid = '1' then
            rx_stats        <= rx_statistics_vector;
            rx_stats_toggle <= not rx_stats_toggle;
         end if;
      end if;
   end process capture_rx_stats;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2280,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "169000,36000,172000,40000"
)
ttg (MlTextGroup
uid 2281,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*293 (Text
uid 2282,0
va (VaSet
)
xt "167100,37000,173900,38000"
st "capture_rx_stats"
blo "167100,37800"
tm "HdlTextNameMgr"
)
*294 (Text
uid 2283,0
va (VaSet
)
xt "167100,38000,168100,39000"
st "12"
blo "167100,38800"
tm "HdlTextNumberMgr"
)
]
)
)
*295 (HdlText
uid 2336,0
optionalChildren [
*296 (EmbeddedText
uid 2341,0
commentText (CommentText
uid 2342,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2343,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "232000,4000,250000,9000"
)
text (MLText
uid 2344,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "232200,4200,248700,8200"
st "
reg_rx_toggle : process (gtx_clk_bufg)
   begin
      if gtx_clk_bufg'event and gtx_clk_bufg = '1' then
         rx_stats_toggle_sync_reg <= rx_stats_toggle_sync;
      end if;
   end process reg_rx_toggle;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2337,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "224000,4000,227000,7000"
)
ttg (MlTextGroup
uid 2338,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*297 (Text
uid 2339,0
va (VaSet
)
xt "222550,4500,228450,5500"
st "reg_rx_toggle"
blo "222550,5300"
tm "HdlTextNameMgr"
)
*298 (Text
uid 2340,0
va (VaSet
)
xt "222550,5500,223550,6500"
st "13"
blo "222550,6300"
tm "HdlTextNumberMgr"
)
]
)
)
*299 (HdlText
uid 2369,0
optionalChildren [
*300 (EmbeddedText
uid 2374,0
commentText (CommentText
uid 2375,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2376,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "249000,-1000,267000,4000"
)
text (MLText
uid 2377,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "249200,-800,264700,3200"
st "
-- when an update is rxd load shifter (plus start/stop bit)
   -- shifter always runs (no power concerns as this is an example design)
   gen_shift_rx : process (gtx_clk_bufg)
   begin
      if gtx_clk_bufg'event and gtx_clk_bufg = '1' then
         if (rx_stats_toggle_sync_reg xor rx_stats_toggle_sync) = '1' then
            rx_stats_shift <= '1' & rx_stats &  '1';
         else
            rx_stats_shift <= rx_stats_shift(28 downto 0) & '0';
         end if;
      end if;
   end process gen_shift_rx;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2370,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "241000,-1000,244000,4000"
)
ttg (MlTextGroup
uid 2371,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*301 (Text
uid 2372,0
va (VaSet
)
xt "239800,500,245200,1500"
st "gen_shift_rx"
blo "239800,1300"
tm "HdlTextNameMgr"
)
*302 (Text
uid 2373,0
va (VaSet
)
xt "239800,1500,240800,2500"
st "14"
blo "239800,2300"
tm "HdlTextNumberMgr"
)
]
)
)
*303 (HdlText
uid 2418,0
optionalChildren [
*304 (EmbeddedText
uid 2423,0
commentText (CommentText
uid 2424,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2425,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "264000,4000,282000,9000"
)
text (MLText
uid 2426,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "264200,4200,281700,5800"
st "
rx_statistics_s <= rx_stats_shift(29);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2419,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "256000,4000,259000,7000"
)
ttg (MlTextGroup
uid 2420,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*305 (Text
uid 2421,0
va (VaSet
)
xt "256800,4500,258200,5500"
st "eb6"
blo "256800,5300"
tm "HdlTextNameMgr"
)
*306 (Text
uid 2422,0
va (VaSet
)
xt "256800,5500,257800,6500"
st "15"
blo "256800,6300"
tm "HdlTextNumberMgr"
)
]
)
)
*307 (HdlText
uid 2443,0
optionalChildren [
*308 (EmbeddedText
uid 2448,0
commentText (CommentText
uid 2449,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2450,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "51000,100000,69000,105000"
)
text (MLText
uid 2451,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "51200,100200,68200,104200"
st "
-- TX STATS

   -- when an update is txd load shifter (plus start/stop bit)
   -- shifter always runs (no power concerns as this is an example design)
   gen_shift_tx : process (gtx_clk_bufg)
   begin
      if gtx_clk_bufg'event and gtx_clk_bufg = '1' then
         tx_statistics_valid_reg <= tx_statistics_valid;
         if tx_statistics_valid_reg = '0' and tx_statistics_valid = '1' then
            tx_stats_shift <= '1' & tx_statistics_vector & '1';
         else
            tx_stats_shift <= tx_stats_shift(32 downto 0) & '0';
         end if;
      end if;
   end process gen_shift_tx;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2444,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "43000,100000,46000,104000"
)
ttg (MlTextGroup
uid 2445,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*309 (Text
uid 2446,0
va (VaSet
)
xt "41800,101000,47200,102000"
st "gen_shift_tx"
blo "41800,101800"
tm "HdlTextNameMgr"
)
*310 (Text
uid 2447,0
va (VaSet
)
xt "41800,102000,42800,103000"
st "16"
blo "41800,102800"
tm "HdlTextNumberMgr"
)
]
)
)
*311 (HdlText
uid 2492,0
optionalChildren [
*312 (EmbeddedText
uid 2497,0
commentText (CommentText
uid 2498,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2499,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "76000,101000,94000,106000"
)
text (MLText
uid 2500,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "76200,101200,93700,102800"
st "
tx_statistics_s <= tx_stats_shift(33);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2493,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "68000,101000,71000,104000"
)
ttg (MlTextGroup
uid 2494,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*313 (Text
uid 2495,0
va (VaSet
)
xt "68800,101500,70200,102500"
st "eb7"
blo "68800,102300"
tm "HdlTextNameMgr"
)
*314 (Text
uid 2496,0
va (VaSet
)
xt "68800,102500,69800,103500"
st "17"
blo "68800,103300"
tm "HdlTextNumberMgr"
)
]
)
)
*315 (HdlText
uid 2517,0
optionalChildren [
*316 (EmbeddedText
uid 2522,0
commentText (CommentText
uid 2523,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2524,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "51000,9000,69000,14000"
)
text (MLText
uid 2525,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "51200,9200,68700,13200"
st "
------------------------------------------------------------------------------
  -- DESerialize the Pause interface
  -- This is a single bit approachtimed on gtx_clk
  -- this code is only present to prevent code being stripped..
  ------------------------------------------------------------------------------
  -- the serialised pause info has a start bit followed by the quanta and a stop bit
  -- capture the quanta when the start bit hits the msb and the stop bit is in the lsb
   gen_shift_pause : process (gtx_clk_bufg)
   begin
      if gtx_clk_bufg'event and gtx_clk_bufg = '1' then
         pause_shift <= pause_shift(16 downto 0) & pause_req_s;
      end if;
   end process gen_shift_pause;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2518,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "43000,9000,46000,12000"
)
ttg (MlTextGroup
uid 2519,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*317 (Text
uid 2520,0
va (VaSet
)
xt "41150,9500,47850,10500"
st "gen_shift_pause"
blo "41150,10300"
tm "HdlTextNameMgr"
)
*318 (Text
uid 2521,0
va (VaSet
)
xt "41150,10500,42150,11500"
st "18"
blo "41150,11300"
tm "HdlTextNumberMgr"
)
]
)
)
*319 (HdlText
uid 2550,0
optionalChildren [
*320 (EmbeddedText
uid 2555,0
commentText (CommentText
uid 2556,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2557,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "76000,79000,94000,84000"
)
text (MLText
uid 2558,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "76200,79200,92700,83200"
st "
grab_pause : process (gtx_clk_bufg)
   begin
      if gtx_clk_bufg'event and gtx_clk_bufg = '1' then
         if (pause_shift(17) = '1' and pause_shift(0) = '1') then
            pause_req <= '1';
            pause_val <= pause_shift(16 downto 1);
         else
            pause_req <= '0';
            pause_val <= (others => '0');
         end if;
      end if;
   end process grab_pause;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2551,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "68000,79000,71000,82000"
)
ttg (MlTextGroup
uid 2552,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*321 (Text
uid 2553,0
va (VaSet
)
xt "67100,79500,71900,80500"
st "grab_pause"
blo "67100,80300"
tm "HdlTextNameMgr"
)
*322 (Text
uid 2554,0
va (VaSet
)
xt "67100,80500,68100,81500"
st "19"
blo "67100,81300"
tm "HdlTextNumberMgr"
)
]
)
)
*323 (Property
uid 2653,0
pclass "HDS"
pname "DocView"
pvalue "/home/warren/slhc/trunk/atlys/coregen/cg_eth_1gmac_gmii_axi/example_design/cg_eth_1gmac_gmii_axi_example_design.vhd"
ptn "String"
)
*324 (Property
uid 2654,0
pclass "HDS"
pname "DocViewState"
pvalue "1406217673"
ptn "String"
)
*325 (Wire
uid 131,0
optionalChildren [
*326 (BdJunction
uid 2599,0
ps "OnConnectorStrategy"
shape (Circle
uid 2600,0
va (VaSet
vasetType 1
)
xt "3600,16600,4400,17400"
radius 400
)
)
*327 (BdJunction
uid 2601,0
ps "OnConnectorStrategy"
shape (Circle
uid 2602,0
va (VaSet
vasetType 1
)
xt "31600,16600,32400,17400"
radius 400
)
)
*328 (BdJunction
uid 2603,0
ps "OnConnectorStrategy"
shape (Circle
uid 2604,0
va (VaSet
vasetType 1
)
xt "57600,16600,58400,17400"
radius 400
)
)
*329 (BdJunction
uid 2605,0
ps "OnConnectorStrategy"
shape (Circle
uid 2606,0
va (VaSet
vasetType 1
)
xt "91600,16600,92400,17400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 132,0
va (VaSet
vasetType 3
)
xt "-2000,17000,169000,67000"
pts [
"-2000,17000"
"163000,17000"
"163000,67000"
"169000,67000"
]
)
start &57
end &275
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 136,0
va (VaSet
isHidden 1
)
xt "165000,66000,167900,67000"
st "glbl_rst"
blo "165000,66800"
tm "WireNameMgr"
)
)
on &58
)
*330 (Wire
uid 145,0
shape (OrthoPolyLine
uid 146,0
va (VaSet
vasetType 3
)
xt "-2000,24000,9250,34000"
pts [
"-2000,34000"
"3000,34000"
"3000,24000"
"9250,24000"
]
)
start &59
end &114
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 149,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 150,0
va (VaSet
isHidden 1
)
xt "5000,23000,8200,24000"
st "clk_in_p"
blo "5000,23800"
tm "WireNameMgr"
)
)
on &60
)
*331 (Wire
uid 159,0
shape (OrthoPolyLine
uid 160,0
va (VaSet
vasetType 3
)
xt "-2000,25000,9250,35000"
pts [
"-2000,35000"
"4000,35000"
"4000,25000"
"9250,25000"
]
)
start &61
end &115
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 164,0
va (VaSet
isHidden 1
)
xt "5000,24000,8200,25000"
st "clk_in_n"
blo "5000,24800"
tm "WireNameMgr"
)
)
on &62
)
*332 (Wire
uid 243,0
shape (OrthoPolyLine
uid 244,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,42000,128250,47000"
pts [
"-2000,42000"
"122000,42000"
"122000,47000"
"128250,47000"
]
)
start &73
end &210
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 248,0
va (VaSet
isHidden 1
)
xt "124000,46000,127300,47000"
st "gmii_rxd"
blo "124000,46800"
tm "WireNameMgr"
)
)
on &74
)
*333 (Wire
uid 257,0
shape (OrthoPolyLine
uid 258,0
va (VaSet
vasetType 3
)
xt "-2000,41000,128250,46000"
pts [
"-2000,41000"
"121000,41000"
"121000,46000"
"128250,46000"
]
)
start &75
end &211
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 262,0
va (VaSet
isHidden 1
)
xt "122000,45000,126800,46000"
st "gmii_rx_dv"
blo "122000,45800"
tm "WireNameMgr"
)
)
on &76
)
*334 (Wire
uid 271,0
shape (OrthoPolyLine
uid 272,0
va (VaSet
vasetType 3
)
xt "-2000,40000,128250,45000"
pts [
"-2000,40000"
"39000,40000"
"39000,45000"
"128250,45000"
]
)
start &77
end &212
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 276,0
va (VaSet
isHidden 1
)
xt "123000,44000,127500,45000"
st "gmii_rx_er"
blo "123000,44800"
tm "WireNameMgr"
)
)
on &78
)
*335 (Wire
uid 285,0
shape (OrthoPolyLine
uid 286,0
va (VaSet
vasetType 3
)
xt "-2000,39000,128250,44000"
pts [
"-2000,39000"
"33000,39000"
"33000,44000"
"128250,44000"
]
)
start &79
end &213
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 290,0
va (VaSet
isHidden 1
)
xt "122000,43000,126800,44000"
st "gmii_rx_clk"
blo "122000,43800"
tm "WireNameMgr"
)
)
on &80
)
*336 (Wire
uid 299,0
shape (OrthoPolyLine
uid 300,0
va (VaSet
vasetType 3
)
xt "-2000,38000,128250,43000"
pts [
"-2000,38000"
"1000,38000"
"1000,43000"
"128250,43000"
]
)
start &81
end &214
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 303,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 304,0
va (VaSet
isHidden 1
)
xt "124000,42000,127100,43000"
st "gmii_col"
blo "124000,42800"
tm "WireNameMgr"
)
)
on &82
)
*337 (Wire
uid 313,0
shape (OrthoPolyLine
uid 314,0
va (VaSet
vasetType 3
)
xt "-2000,37000,0,37000"
pts [
"-2000,37000"
"0,37000"
]
)
start &83
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 318,0
va (VaSet
isHidden 1
)
xt "1000,36000,4100,37000"
st "gmii_crs"
blo "1000,36800"
tm "WireNameMgr"
)
)
on &84
)
*338 (Wire
uid 355,0
shape (OrthoPolyLine
uid 356,0
va (VaSet
vasetType 3
)
xt "-2000,5000,43000,10000"
pts [
"-2000,5000"
"37000,5000"
"37000,10000"
"43000,10000"
]
)
start &89
end &315
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 360,0
va (VaSet
isHidden 1
)
xt "37000,9000,42200,10000"
st "pause_req_s"
blo "37000,9800"
tm "WireNameMgr"
)
)
on &90
)
*339 (Wire
uid 369,0
optionalChildren [
*340 (BdJunction
uid 2591,0
ps "OnConnectorStrategy"
shape (Circle
uid 2592,0
va (VaSet
vasetType 1
)
xt "85600,61600,86400,62400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 370,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,11000,187250,62000"
pts [
"-2000,62000"
"182000,62000"
"182000,11000"
"187250,11000"
]
)
start &91
end &230
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 373,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 374,0
va (VaSet
isHidden 1
)
xt "182000,10000,186100,11000"
st "mac_speed"
blo "182000,10800"
tm "WireNameMgr"
)
)
on &92
)
*341 (Wire
uid 383,0
shape (OrthoPolyLine
uid 384,0
va (VaSet
vasetType 3
)
xt "-2000,68000,91250,71000"
pts [
"-2000,68000"
"0,68000"
"0,71000"
"86000,71000"
"86000,70000"
"91250,70000"
]
)
start &93
end &171
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 388,0
va (VaSet
isHidden 1
)
xt "86000,69000,91700,70000"
st "update_speed"
blo "86000,69800"
tm "WireNameMgr"
)
)
on &94
)
*342 (Wire
uid 397,0
optionalChildren [
*343 (BdJunction
uid 2593,0
ps "OnConnectorStrategy"
shape (Circle
uid 2594,0
va (VaSet
vasetType 1
)
xt "36600,74600,37400,75400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 398,0
va (VaSet
vasetType 3
)
xt "-2000,69000,43000,75000"
pts [
"-2000,75000"
"37000,75000"
"37000,69000"
"43000,69000"
]
)
start &95
end &251
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 402,0
va (VaSet
isHidden 1
)
xt "37000,68000,42600,69000"
st "config_board"
blo "37000,68800"
tm "WireNameMgr"
)
)
on &96
)
*344 (Wire
uid 425,0
optionalChildren [
*345 (BdJunction
uid 2595,0
ps "OnConnectorStrategy"
shape (Circle
uid 2596,0
va (VaSet
vasetType 1
)
xt "36600,15600,37400,16400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 426,0
va (VaSet
vasetType 3
)
xt "-2000,9000,187250,16000"
pts [
"-2000,16000"
"180000,16000"
"180000,9000"
"187250,9000"
]
)
start &99
end &227
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 430,0
va (VaSet
isHidden 1
)
xt "181000,8000,186300,9000"
st "gen_tx_data"
blo "181000,8800"
tm "WireNameMgr"
)
)
on &100
)
*346 (Wire
uid 439,0
optionalChildren [
*347 (BdJunction
uid 2597,0
ps "OnConnectorStrategy"
shape (Circle
uid 2598,0
va (VaSet
vasetType 1
)
xt "35600,17600,36400,18400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 440,0
va (VaSet
vasetType 3
)
xt "-2000,10000,187250,18000"
pts [
"-2000,18000"
"181000,18000"
"181000,10000"
"187250,10000"
]
)
start &101
end &228
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 443,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 444,0
va (VaSet
isHidden 1
)
xt "181000,9000,186200,10000"
st "chk_tx_data"
blo "181000,9800"
tm "WireNameMgr"
)
)
on &102
)
*348 (Wire
uid 453,0
shape (OrthoPolyLine
uid 454,0
va (VaSet
vasetType 3
)
xt "-2000,36000,99000,56000"
pts [
"-2000,36000"
"0,36000"
"0,56000"
"93000,56000"
"93000,52000"
"99000,52000"
]
)
start &103
end &267
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 458,0
va (VaSet
isHidden 1
)
xt "93000,51000,97600,52000"
st "reset_error"
blo "93000,51800"
tm "WireNameMgr"
)
)
on &104
)
*349 (Wire
uid 584,0
optionalChildren [
*350 (BdJunction
uid 2621,0
ps "OnConnectorStrategy"
shape (Circle
uid 2622,0
va (VaSet
vasetType 1
)
xt "28600,22600,29400,23400"
radius 400
)
)
*351 (BdJunction
uid 2623,0
ps "OnConnectorStrategy"
shape (Circle
uid 2624,0
va (VaSet
vasetType 1
)
xt "26600,22600,27400,23400"
radius 400
)
)
*352 (BdJunction
uid 2625,0
ps "OnConnectorStrategy"
shape (Circle
uid 2626,0
va (VaSet
vasetType 1
)
xt "28600,10600,29400,11400"
radius 400
)
)
*353 (BdJunction
uid 2627,0
ps "OnConnectorStrategy"
shape (Circle
uid 2628,0
va (VaSet
vasetType 1
)
xt "25600,22600,26400,23400"
radius 400
)
)
*354 (BdJunction
uid 2629,0
ps "OnConnectorStrategy"
shape (Circle
uid 2630,0
va (VaSet
vasetType 1
)
xt "24600,22600,25400,23400"
radius 400
)
)
*355 (BdJunction
uid 2631,0
ps "OnConnectorStrategy"
shape (Circle
uid 2632,0
va (VaSet
vasetType 1
)
xt "28600,600,29400,1400"
radius 400
)
)
*356 (BdJunction
uid 2633,0
ps "OnConnectorStrategy"
shape (Circle
uid 2634,0
va (VaSet
vasetType 1
)
xt "61600,-2400,62400,-1600"
radius 400
)
)
*357 (BdJunction
uid 2635,0
ps "OnConnectorStrategy"
shape (Circle
uid 2636,0
va (VaSet
vasetType 1
)
xt "60600,-2400,61400,-1600"
radius 400
)
)
*358 (BdJunction
uid 2637,0
ps "OnConnectorStrategy"
shape (Circle
uid 2638,0
va (VaSet
vasetType 1
)
xt "59600,-2400,60400,-1600"
radius 400
)
)
*359 (BdJunction
uid 2639,0
ps "OnConnectorStrategy"
shape (Circle
uid 2640,0
va (VaSet
vasetType 1
)
xt "58600,-2400,59400,-1600"
radius 400
)
)
*360 (BdJunction
uid 2641,0
ps "OnConnectorStrategy"
shape (Circle
uid 2642,0
va (VaSet
vasetType 1
)
xt "84600,-2400,85400,-1600"
radius 400
)
)
*361 (BdJunction
uid 2643,0
ps "OnConnectorStrategy"
shape (Circle
uid 2644,0
va (VaSet
vasetType 1
)
xt "90600,-2400,91400,-1600"
radius 400
)
)
*362 (BdJunction
uid 2645,0
ps "OnConnectorStrategy"
shape (Circle
uid 2646,0
va (VaSet
vasetType 1
)
xt "121600,-2400,122400,-1600"
radius 400
)
)
*363 (BdJunction
uid 2647,0
ps "OnConnectorStrategy"
shape (Circle
uid 2648,0
va (VaSet
vasetType 1
)
xt "126600,-2400,127400,-1600"
radius 400
)
)
*364 (BdJunction
uid 2649,0
ps "OnConnectorStrategy"
shape (Circle
uid 2650,0
va (VaSet
vasetType 1
)
xt "184600,-2400,185400,-1600"
radius 400
)
)
*365 (BdJunction
uid 2651,0
ps "OnConnectorStrategy"
shape (Circle
uid 2652,0
va (VaSet
vasetType 1
)
xt "217600,-2400,218400,-1600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 585,0
va (VaSet
vasetType 3
)
xt "21750,-2000,241000,23000"
pts [
"21750,23000"
"29000,23000"
"29000,-2000"
"235000,-2000"
"235000,0"
"241000,0"
]
)
start &116
end &299
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 588,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 589,0
va (VaSet
isHidden 1
)
xt "235000,-1000,240500,0"
st "gtx_clk_bufg"
blo "235000,-200"
tm "WireNameMgr"
)
)
on &1
)
*366 (Wire
uid 590,0
shape (OrthoPolyLine
uid 591,0
va (VaSet
vasetType 3
)
xt "21750,24000,43000,80000"
pts [
"21750,24000"
"29000,24000"
"29000,80000"
"43000,80000"
]
)
start &117
end &255
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 594,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 595,0
va (VaSet
isHidden 1
)
xt "38000,79000,42400,80000"
st "s_axi_aclk"
blo "38000,79800"
tm "WireNameMgr"
)
)
on &2
)
*367 (Wire
uid 596,0
shape (OrthoPolyLine
uid 597,0
va (VaSet
vasetType 3
)
xt "4000,17000,9250,23000"
pts [
"4000,17000"
"4000,23000"
"9250,23000"
]
)
start &326
end &118
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 600,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 601,0
va (VaSet
isHidden 1
)
xt "5000,22000,7900,23000"
st "glbl_rst"
blo "5000,22800"
tm "WireNameMgr"
)
)
on &58
)
*368 (Wire
uid 602,0
optionalChildren [
*369 (BdJunction
uid 2613,0
ps "OnConnectorStrategy"
shape (Circle
uid 2614,0
va (VaSet
vasetType 1
)
xt "33600,20600,34400,21400"
radius 400
)
)
*370 (BdJunction
uid 2615,0
ps "OnConnectorStrategy"
shape (Circle
uid 2616,0
va (VaSet
vasetType 1
)
xt "30600,20600,31400,21400"
radius 400
)
)
*371 (BdJunction
uid 2617,0
ps "OnConnectorStrategy"
shape (Circle
uid 2618,0
va (VaSet
vasetType 1
)
xt "56600,20600,57400,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 603,0
va (VaSet
vasetType 3
)
xt "21750,21000,134250,82000"
pts [
"21750,25000"
"28000,25000"
"28000,21000"
"128000,21000"
"128000,82000"
"134250,82000"
]
)
start &119
end &144
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 606,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 607,0
va (VaSet
isHidden 1
)
xt "22000,24000,26900,25000"
st "dcm_locked"
blo "22000,24800"
tm "WireNameMgr"
)
)
on &19
)
*372 (Wire
uid 652,0
shape (OrthoPolyLine
uid 653,0
va (VaSet
vasetType 3
)
xt "29000,1000,64250,1000"
pts [
"29000,1000"
"64250,1000"
]
)
start &355
end &127
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 656,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 657,0
va (VaSet
isHidden 1
)
xt "44000,0,49500,1000"
st "gtx_clk_bufg"
blo "44000,800"
tm "WireNameMgr"
)
)
on &1
)
*373 (Wire
uid 658,0
shape (OrthoPolyLine
uid 659,0
va (VaSet
vasetType 3
)
xt "57000,0,64250,21000"
pts [
"57000,21000"
"57000,0"
"64250,0"
]
)
start &371
end &126
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 662,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 663,0
va (VaSet
isHidden 1
)
xt "58000,-1000,62900,0"
st "dcm_locked"
blo "58000,-200"
tm "WireNameMgr"
)
)
on &19
)
*374 (Wire
uid 664,0
shape (OrthoPolyLine
uid 665,0
va (VaSet
vasetType 3
)
xt "58000,2000,64250,17000"
pts [
"58000,17000"
"58000,2000"
"64250,2000"
]
)
start &328
end &125
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 669,0
va (VaSet
isHidden 1
)
xt "60000,1000,62900,2000"
st "glbl_rst"
blo "60000,1800"
tm "WireNameMgr"
)
)
on &58
)
*375 (Wire
uid 670,0
shape (OrthoPolyLine
uid 671,0
va (VaSet
vasetType 3
)
xt "62000,2000,81000,55000"
pts [
"74750,2000"
"81000,2000"
"81000,55000"
"62000,55000"
"62000,53000"
"68000,53000"
]
)
start &128
end &259
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 674,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 675,0
va (VaSet
isHidden 1
)
xt "62000,52000,66900,53000"
st "glbl_rst_int"
blo "62000,52800"
tm "WireNameMgr"
)
)
on &20
)
*376 (Wire
uid 704,0
shape (OrthoPolyLine
uid 705,0
va (VaSet
vasetType 3
)
xt "27000,23000,39250,91000"
pts [
"27000,23000"
"27000,91000"
"39250,91000"
]
)
start &351
end &136
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 709,0
va (VaSet
isHidden 1
)
xt "33000,90000,38500,91000"
st "gtx_clk_bufg"
blo "33000,90800"
tm "WireNameMgr"
)
)
on &1
)
*377 (Wire
uid 710,0
shape (OrthoPolyLine
uid 711,0
va (VaSet
vasetType 3
)
xt "31000,21000,39250,90000"
pts [
"31000,21000"
"31000,90000"
"39250,90000"
]
)
start &370
end &135
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 714,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 715,0
va (VaSet
isHidden 1
)
xt "33000,89000,37900,90000"
st "dcm_locked"
blo "33000,89800"
tm "WireNameMgr"
)
)
on &19
)
*378 (Wire
uid 716,0
shape (OrthoPolyLine
uid 717,0
va (VaSet
vasetType 3
)
xt "32000,17000,39250,92000"
pts [
"32000,17000"
"32000,92000"
"39250,92000"
]
)
start &327
end &134
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 720,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 721,0
va (VaSet
isHidden 1
)
xt "35000,91000,37900,92000"
st "glbl_rst"
blo "35000,91800"
tm "WireNameMgr"
)
)
on &58
)
*379 (Wire
uid 722,0
shape (OrthoPolyLine
uid 723,0
va (VaSet
vasetType 3
)
xt "49750,68000,68000,90000"
pts [
"49750,90000"
"55000,90000"
"55000,68000"
"68000,68000"
]
)
start &137
end &263
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 726,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 727,0
va (VaSet
isHidden 1
)
xt "61000,67000,67700,68000"
st "vector_reset_int"
blo "61000,67800"
tm "WireNameMgr"
)
)
on &6
)
*380 (Wire
uid 756,0
shape (OrthoPolyLine
uid 757,0
va (VaSet
vasetType 3
)
xt "127000,-2000,134250,80000"
pts [
"127000,-2000"
"127000,80000"
"134250,80000"
]
)
start &363
end &145
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 760,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 761,0
va (VaSet
isHidden 1
)
xt "128000,79000,133500,80000"
st "gtx_clk_bufg"
blo "128000,79800"
tm "WireNameMgr"
)
)
on &1
)
*381 (Wire
uid 774,0
shape (OrthoPolyLine
uid 775,0
va (VaSet
vasetType 3
)
xt "144750,5000,169000,80000"
pts [
"144750,80000"
"152000,80000"
"152000,5000"
"169000,5000"
]
)
start &146
end &271
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 778,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 779,0
va (VaSet
isHidden 1
)
xt "163000,4000,168600,5000"
st "chk_reset_int"
blo "163000,4800"
tm "WireNameMgr"
)
)
on &10
)
*382 (Wire
uid 808,0
shape (OrthoPolyLine
uid 809,0
va (VaSet
vasetType 3
)
xt "29000,23000,39250,38000"
pts [
"29000,23000"
"33000,23000"
"33000,38000"
"39250,38000"
]
)
start &350
end &154
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 813,0
va (VaSet
isHidden 1
)
xt "33000,37000,38500,38000"
st "gtx_clk_bufg"
blo "33000,37800"
tm "WireNameMgr"
)
)
on &1
)
*383 (Wire
uid 814,0
shape (OrthoPolyLine
uid 815,0
va (VaSet
vasetType 3
)
xt "34000,21000,39250,37000"
pts [
"34000,21000"
"34000,37000"
"39250,37000"
]
)
start &369
end &153
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 819,0
va (VaSet
isHidden 1
)
xt "33000,36000,37900,37000"
st "dcm_locked"
blo "33000,36800"
tm "WireNameMgr"
)
)
on &19
)
*384 (Wire
uid 826,0
shape (OrthoPolyLine
uid 827,0
va (VaSet
vasetType 3
)
xt "49750,23000,68000,37000"
pts [
"49750,37000"
"55000,37000"
"55000,23000"
"68000,23000"
]
)
start &155
end &279
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 831,0
va (VaSet
isHidden 1
)
xt "60000,22000,67100,23000"
st "gtx_clk_reset_int"
blo "60000,22800"
tm "WireNameMgr"
)
)
on &14
)
*385 (Wire
uid 868,0
shape (OrthoPolyLine
uid 869,0
va (VaSet
vasetType 3
)
xt "185000,-2000,191250,24000"
pts [
"185000,-2000"
"185000,24000"
"191250,24000"
]
)
start &364
end &161
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 872,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 873,0
va (VaSet
isHidden 1
)
xt "185000,23000,190500,24000"
st "gtx_clk_bufg"
blo "185000,23800"
tm "WireNameMgr"
)
)
on &1
)
*386 (Wire
uid 880,0
optionalChildren [
*387 (BdJunction
uid 2609,0
ps "OnConnectorStrategy"
shape (Circle
uid 2610,0
va (VaSet
vasetType 1
)
xt "206600,4600,207400,5400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 881,0
va (VaSet
vasetType 3
)
xt "200750,2000,241000,23000"
pts [
"200750,23000"
"207000,23000"
"207000,2000"
"241000,2000"
]
)
start &163
end &299
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 885,0
va (VaSet
isHidden 1
)
xt "232000,1000,240700,2000"
st "rx_stats_toggle_sync"
blo "232000,1800"
tm "WireNameMgr"
)
)
on &40
)
*388 (Wire
uid 943,0
shape (OrthoPolyLine
uid 944,0
va (VaSet
vasetType 3
)
xt "85000,-2000,91250,68000"
pts [
"85000,-2000"
"85000,68000"
"91250,68000"
]
)
start &360
end &168
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 948,0
va (VaSet
isHidden 1
)
xt "85000,67000,90500,68000"
st "gtx_clk_bufg"
blo "85000,67800"
tm "WireNameMgr"
)
)
on &1
)
*389 (Wire
uid 955,0
shape (OrthoPolyLine
uid 956,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,62000,91250,69000"
pts [
"86000,62000"
"86000,69000"
"91250,69000"
]
)
start &340
end &170
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 960,0
va (VaSet
isHidden 1
)
xt "86000,68000,90100,69000"
st "mac_speed"
blo "86000,68800"
tm "WireNameMgr"
)
)
on &92
)
*390 (Wire
uid 967,0
shape (OrthoPolyLine
uid 968,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "109750,35000,128250,67000"
pts [
"109750,67000"
"115000,67000"
"115000,35000"
"128250,35000"
]
)
start &172
end &216
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 972,0
va (VaSet
isHidden 1
)
xt "110000,66000,119700,67000"
st "rx_configuration_vector"
blo "110000,66800"
tm "WireNameMgr"
)
)
on &50
)
*391 (Wire
uid 973,0
shape (OrthoPolyLine
uid 974,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "109750,36000,128250,68000"
pts [
"109750,68000"
"116000,68000"
"116000,36000"
"128250,36000"
]
)
start &173
end &217
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 978,0
va (VaSet
isHidden 1
)
xt "110000,67000,119700,68000"
st "tx_configuration_vector"
blo "110000,67800"
tm "WireNameMgr"
)
)
on &51
)
*392 (Wire
uid 1308,0
shape (OrthoPolyLine
uid 1309,0
va (VaSet
vasetType 3
)
xt "122000,-2000,128250,38000"
pts [
"122000,-2000"
"122000,38000"
"128250,38000"
]
)
start &362
end &179
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1312,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1313,0
va (VaSet
isHidden 1
)
xt "122000,37000,127500,38000"
st "gtx_clk_bufg"
blo "122000,37800"
tm "WireNameMgr"
)
)
on &1
)
*393 (Wire
uid 1320,0
shape (OrthoPolyLine
uid 1321,0
va (VaSet
vasetType 3
)
xt "149750,37000,169000,39000"
pts [
"149750,39000"
"162000,39000"
"162000,37000"
"169000,37000"
]
)
start &183
end &291
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1325,0
va (VaSet
isHidden 1
)
xt "163000,36000,168100,37000"
st "rx_mac_aclk"
blo "163000,36800"
tm "WireNameMgr"
)
)
on &3
)
*394 (Wire
uid 1326,0
shape (OrthoPolyLine
uid 1327,0
va (VaSet
vasetType 3
)
xt "149750,51000,169000,69000"
pts [
"149750,51000"
"157000,51000"
"157000,69000"
"169000,69000"
]
)
start &184
end &275
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1331,0
va (VaSet
isHidden 1
)
xt "165000,68000,168100,69000"
st "rx_reset"
blo "165000,68800"
tm "WireNameMgr"
)
)
on &17
)
*395 (Wire
uid 1332,0
shape (OrthoPolyLine
uid 1333,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "149750,38000,169000,40000"
pts [
"149750,40000"
"161000,40000"
"161000,38000"
"169000,38000"
]
)
start &185
end &291
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1336,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1337,0
va (VaSet
isHidden 1
)
xt "160000,37000,168000,38000"
st "rx_statistics_vector"
blo "160000,37800"
tm "WireNameMgr"
)
)
on &37
)
*396 (Wire
uid 1338,0
shape (OrthoPolyLine
uid 1339,0
va (VaSet
vasetType 3
)
xt "149750,42000,152000,42000"
pts [
"149750,42000"
"152000,42000"
]
)
start &186
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1343,0
va (VaSet
isHidden 1
)
xt "153000,41000,160400,42000"
st "rx_statistics_valid"
blo "153000,41800"
tm "WireNameMgr"
)
)
on &35
)
*397 (Wire
uid 1356,0
shape (OrthoPolyLine
uid 1357,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "149750,2000,187250,35000"
pts [
"149750,35000"
"156000,35000"
"156000,2000"
"187250,2000"
]
)
start &189
end &231
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1360,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1361,0
va (VaSet
isHidden 1
)
xt "151000,34000,158500,35000"
st "rx_axis_fifo_tdata"
blo "151000,34800"
tm "WireNameMgr"
)
)
on &25
)
*398 (Wire
uid 1362,0
shape (OrthoPolyLine
uid 1363,0
va (VaSet
vasetType 3
)
xt "149750,3000,187250,36000"
pts [
"149750,36000"
"157000,36000"
"157000,3000"
"187250,3000"
]
)
start &190
end &232
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1366,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1367,0
va (VaSet
isHidden 1
)
xt "151000,35000,158700,36000"
st "rx_axis_fifo_tvalid"
blo "151000,35800"
tm "WireNameMgr"
)
)
on &26
)
*399 (Wire
uid 1374,0
shape (OrthoPolyLine
uid 1375,0
va (VaSet
vasetType 3
)
xt "149750,0,187250,37000"
pts [
"149750,37000"
"158000,37000"
"158000,0"
"181000,0"
"181000,4000"
"187250,4000"
]
)
start &192
end &233
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1378,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1379,0
va (VaSet
isHidden 1
)
xt "151000,36000,158200,37000"
st "rx_axis_fifo_tlast"
blo "151000,36800"
tm "WireNameMgr"
)
)
on &27
)
*400 (Wire
uid 1380,0
shape (OrthoPolyLine
uid 1381,0
va (VaSet
vasetType 3
)
xt "149750,41000,152000,41000"
pts [
"149750,41000"
"152000,41000"
]
)
start &193
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1384,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1385,0
va (VaSet
isHidden 1
)
xt "153000,40000,158100,41000"
st "tx_mac_aclk"
blo "153000,40800"
tm "WireNameMgr"
)
)
on &4
)
*401 (Wire
uid 1386,0
shape (OrthoPolyLine
uid 1387,0
va (VaSet
vasetType 3
)
xt "149750,50000,169000,68000"
pts [
"149750,50000"
"158000,50000"
"158000,68000"
"169000,68000"
]
)
start &194
end &275
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1391,0
va (VaSet
isHidden 1
)
xt "165000,67000,168100,68000"
st "tx_reset"
blo "165000,67800"
tm "WireNameMgr"
)
)
on &18
)
*402 (Wire
uid 1392,0
shape (OrthoPolyLine
uid 1393,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126000,39000,128250,39000"
pts [
"126000,39000"
"128250,39000"
]
)
end &195
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1396,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1397,0
va (VaSet
isHidden 1
)
xt "120000,38000,125200,39000"
st "tx_ifg_delay"
blo "120000,38800"
tm "WireNameMgr"
)
)
on &52
)
*403 (Wire
uid 1398,0
shape (OrthoPolyLine
uid 1399,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,52000,156000,106000"
pts [
"149750,52000"
"156000,52000"
"156000,106000"
"36000,106000"
"36000,102000"
"43000,102000"
]
)
start &196
end &307
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1403,0
va (VaSet
isHidden 1
)
xt "34000,101000,42000,102000"
st "tx_statistics_vector"
blo "34000,101800"
tm "WireNameMgr"
)
)
on &45
)
*404 (Wire
uid 1404,0
shape (OrthoPolyLine
uid 1405,0
va (VaSet
vasetType 3
)
xt "37000,53000,155000,105000"
pts [
"149750,53000"
"155000,53000"
"155000,105000"
"37000,105000"
"37000,103000"
"43000,103000"
]
)
start &197
end &307
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1409,0
va (VaSet
isHidden 1
)
xt "35000,102000,42400,103000"
st "tx_statistics_valid"
blo "35000,102800"
tm "WireNameMgr"
)
)
on &43
)
*405 (Wire
uid 1410,0
shape (OrthoPolyLine
uid 1411,0
va (VaSet
vasetType 3
)
xt "80000,37000,128250,37000"
pts [
"80000,37000"
"128250,37000"
]
)
start *406 (BdJunction
uid 2611,0
ps "OnConnectorStrategy"
shape (Circle
uid 2612,0
va (VaSet
vasetType 1
)
xt "79600,36600,80400,37400"
radius 400
)
)
end &198
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1415,0
va (VaSet
isHidden 1
)
xt "101000,36000,106500,37000"
st "tx_fifo_clock"
blo "101000,36800"
tm "WireNameMgr"
)
)
on &29
)
*407 (Wire
uid 1434,0
shape (OrthoPolyLine
uid 1435,0
va (VaSet
vasetType 3
)
xt "149750,-1000,187250,38000"
pts [
"149750,38000"
"159000,38000"
"159000,-1000"
"180000,-1000"
"180000,5000"
"187250,5000"
]
)
start &202
end &239
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1439,0
va (VaSet
isHidden 1
)
xt "151000,37000,158900,38000"
st "tx_axis_fifo_tready"
blo "151000,37800"
tm "WireNameMgr"
)
)
on &34
)
*408 (Wire
uid 1458,0
shape (OrthoPolyLine
uid 1459,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "149750,34000,271000,39000"
pts [
"149750,34000"
"265000,34000"
"265000,39000"
"271000,39000"
]
)
start &206
end &65
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1462,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1463,0
va (VaSet
isHidden 1
)
xt "151000,33000,154300,34000"
st "gmii_txd"
blo "151000,33800"
tm "WireNameMgr"
)
)
on &66
)
*409 (Wire
uid 1464,0
shape (OrthoPolyLine
uid 1465,0
va (VaSet
vasetType 3
)
xt "149750,33000,271000,38000"
pts [
"149750,33000"
"266000,33000"
"266000,38000"
"271000,38000"
]
)
start &207
end &67
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1469,0
va (VaSet
isHidden 1
)
xt "151000,32000,155700,33000"
st "gmii_tx_en"
blo "151000,32800"
tm "WireNameMgr"
)
)
on &68
)
*410 (Wire
uid 1470,0
shape (OrthoPolyLine
uid 1471,0
va (VaSet
vasetType 3
)
xt "149750,32000,271000,37000"
pts [
"149750,32000"
"267000,32000"
"267000,37000"
"271000,37000"
]
)
start &208
end &69
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1475,0
va (VaSet
isHidden 1
)
xt "151000,31000,155500,32000"
st "gmii_tx_er"
blo "151000,31800"
tm "WireNameMgr"
)
)
on &70
)
*411 (Wire
uid 1476,0
shape (OrthoPolyLine
uid 1477,0
va (VaSet
vasetType 3
)
xt "149750,31000,271000,36000"
pts [
"149750,31000"
"268000,31000"
"268000,36000"
"271000,36000"
]
)
start &209
end &71
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1481,0
va (VaSet
isHidden 1
)
xt "151000,30000,155800,31000"
st "gmii_tx_clk"
blo "151000,30800"
tm "WireNameMgr"
)
)
on &72
)
*412 (Wire
uid 1512,0
shape (OrthoPolyLine
uid 1513,0
va (VaSet
vasetType 3
)
xt "126000,40000,128250,40000"
pts [
"126000,40000"
"128250,40000"
]
)
end &215
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1517,0
va (VaSet
isHidden 1
)
xt "122000,39000,125100,40000"
st "gmii_crs"
blo "122000,39800"
tm "WireNameMgr"
)
)
on &84
)
*413 (Wire
uid 1697,0
shape (OrthoPolyLine
uid 1698,0
va (VaSet
vasetType 3
)
xt "151000,6000,187250,24000"
pts [
"151000,24000"
"151000,6000"
"187250,6000"
]
)
start *414 (BdJunction
uid 2607,0
ps "OnConnectorStrategy"
shape (Circle
uid 2608,0
va (VaSet
vasetType 1
)
xt "150600,23600,151400,24400"
radius 400
)
)
end &225
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1701,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1702,0
va (VaSet
isHidden 1
)
xt "181000,5000,186900,6000"
st "tx_fifo_resetn"
blo "181000,5800"
tm "WireNameMgr"
)
)
on &30
)
*415 (Wire
uid 1751,0
shape (OrthoPolyLine
uid 1752,0
va (VaSet
vasetType 3
)
xt "121000,9000,213000,57000"
pts [
"205750,9000"
"213000,9000"
"213000,57000"
"121000,57000"
"121000,51000"
"128250,51000"
]
)
start &235
end &191
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1756,0
va (VaSet
isHidden 1
)
xt "207000,8000,214900,9000"
st "rx_axis_fifo_tready"
blo "207000,8800"
tm "WireNameMgr"
)
)
on &28
)
*416 (Wire
uid 1757,0
shape (OrthoPolyLine
uid 1758,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120000,8000,214000,58000"
pts [
"205750,8000"
"214000,8000"
"214000,58000"
"120000,58000"
"120000,50000"
"128250,50000"
]
)
start &236
end &200
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1761,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1762,0
va (VaSet
isHidden 1
)
xt "207000,7000,214500,8000"
st "tx_axis_fifo_tdata"
blo "207000,7800"
tm "WireNameMgr"
)
)
on &31
)
*417 (Wire
uid 1763,0
shape (OrthoPolyLine
uid 1764,0
va (VaSet
vasetType 3
)
xt "119000,7000,215000,59000"
pts [
"205750,7000"
"215000,7000"
"215000,59000"
"119000,59000"
"119000,49000"
"128250,49000"
]
)
start &237
end &201
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1768,0
va (VaSet
isHidden 1
)
xt "207000,6000,214700,7000"
st "tx_axis_fifo_tvalid"
blo "207000,6800"
tm "WireNameMgr"
)
)
on &32
)
*418 (Wire
uid 1769,0
shape (OrthoPolyLine
uid 1770,0
va (VaSet
vasetType 3
)
xt "118000,6000,216000,60000"
pts [
"205750,6000"
"216000,6000"
"216000,60000"
"118000,60000"
"118000,48000"
"128250,48000"
]
)
start &238
end &203
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1773,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1774,0
va (VaSet
isHidden 1
)
xt "207000,5000,214200,6000"
st "tx_axis_fifo_tlast"
blo "207000,5800"
tm "WireNameMgr"
)
)
on &33
)
*419 (Wire
uid 1781,0
shape (OrthoPolyLine
uid 1782,0
va (VaSet
vasetType 3
)
xt "132000,11000,211000,95000"
pts [
"205750,11000"
"211000,11000"
"211000,95000"
"132000,95000"
"132000,93000"
"138000,93000"
]
)
start &240
end &247
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1786,0
va (VaSet
isHidden 1
)
xt "131000,92000,137300,93000"
st "int_frame_error"
blo "131000,92800"
tm "WireNameMgr"
)
)
on &53
)
*420 (Wire
uid 1787,0
shape (OrthoPolyLine
uid 1788,0
va (VaSet
vasetType 3
)
xt "131000,10000,212000,96000"
pts [
"205750,10000"
"212000,10000"
"212000,96000"
"131000,96000"
"131000,92000"
"138000,92000"
]
)
start &241
end &247
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1792,0
va (VaSet
isHidden 1
)
xt "130000,91000,137000,92000"
st "int_activity_flash"
blo "130000,91800"
tm "WireNameMgr"
)
)
on &54
)
*421 (Wire
uid 1821,0
shape (OrthoPolyLine
uid 1822,0
va (VaSet
vasetType 3
)
xt "141000,90000,271000,91000"
pts [
"141000,91000"
"148000,91000"
"148000,90000"
"271000,90000"
]
)
start &247
end &109
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1827,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1828,0
va (VaSet
isHidden 1
)
xt "142000,90000,147500,91000"
st "activity_flash"
blo "142000,90800"
tm "WireNameMgr"
)
)
on &110
)
*422 (Wire
uid 1829,0
shape (OrthoPolyLine
uid 1830,0
va (VaSet
vasetType 3
)
xt "141000,89000,271000,90000"
pts [
"141000,90000"
"147000,90000"
"147000,89000"
"271000,89000"
]
)
start &247
end &111
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1836,0
va (VaSet
isHidden 1
)
xt "142000,89000,148000,90000"
st "activity_flashn"
blo "142000,89800"
tm "WireNameMgr"
)
)
on &112
)
*423 (Wire
uid 1837,0
shape (OrthoPolyLine
uid 1838,0
va (VaSet
vasetType 3
)
xt "141000,92000,271000,93000"
pts [
"141000,93000"
"150000,93000"
"150000,92000"
"271000,92000"
]
)
start &247
end &105
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1843,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1844,0
va (VaSet
isHidden 1
)
xt "142000,92000,146800,93000"
st "frame_error"
blo "142000,92800"
tm "WireNameMgr"
)
)
on &106
)
*424 (Wire
uid 1845,0
shape (OrthoPolyLine
uid 1846,0
va (VaSet
vasetType 3
)
xt "141000,91000,271000,92000"
pts [
"141000,92000"
"149000,92000"
"149000,91000"
"271000,91000"
]
)
start &247
end &107
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1852,0
va (VaSet
isHidden 1
)
xt "142000,91000,147300,92000"
st "frame_errorn"
blo "142000,91800"
tm "WireNameMgr"
)
)
on &108
)
*425 (Wire
uid 1870,0
shape (OrthoPolyLine
uid 1871,0
va (VaSet
vasetType 3
)
xt "37000,16000,43000,68000"
pts [
"37000,16000"
"37000,68000"
"43000,68000"
]
)
start &345
end &251
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1876,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1877,0
va (VaSet
isHidden 1
)
xt "37000,67000,42300,68000"
st "gen_tx_data"
blo "37000,67800"
tm "WireNameMgr"
)
)
on &100
)
*426 (Wire
uid 1878,0
shape (OrthoPolyLine
uid 1879,0
va (VaSet
vasetType 3
)
xt "26000,23000,43000,67000"
pts [
"26000,23000"
"26000,67000"
"43000,67000"
]
)
start &353
end &251
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1885,0
va (VaSet
isHidden 1
)
xt "37000,66000,42500,67000"
st "gtx_clk_bufg"
blo "37000,66800"
tm "WireNameMgr"
)
)
on &1
)
*427 (Wire
uid 1886,0
shape (OrthoPolyLine
uid 1887,0
va (VaSet
vasetType 3
)
xt "46000,-3000,187250,67000"
pts [
"46000,67000"
"53000,67000"
"53000,-3000"
"182000,-3000"
"182000,0"
"187250,0"
]
)
start &251
end &229
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1893,0
va (VaSet
isHidden 1
)
xt "47000,66000,55700,67000"
st "enable_address_swap"
blo "47000,66800"
tm "WireNameMgr"
)
)
on &55
)
*428 (Wire
uid 1903,0
shape (OrthoPolyLine
uid 1904,0
va (VaSet
vasetType 3
)
xt "36000,18000,43000,81000"
pts [
"36000,18000"
"36000,81000"
"43000,81000"
]
)
start &347
end &255
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1909,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1910,0
va (VaSet
isHidden 1
)
xt "37000,80000,42200,81000"
st "chk_tx_data"
blo "37000,80800"
tm "WireNameMgr"
)
)
on &102
)
*429 (Wire
uid 1911,0
shape (OrthoPolyLine
uid 1912,0
va (VaSet
vasetType 3
)
xt "37000,75000,43000,82000"
pts [
"37000,75000"
"37000,82000"
"43000,82000"
]
)
start &343
end &255
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1918,0
va (VaSet
isHidden 1
)
xt "37000,81000,42600,82000"
st "config_board"
blo "37000,81800"
tm "WireNameMgr"
)
)
on &96
)
*430 (Wire
uid 1927,0
shape (OrthoPolyLine
uid 1928,0
va (VaSet
vasetType 3
)
xt "46000,80000,48000,80000"
pts [
"46000,80000"
"48000,80000"
]
)
start &255
sat 2
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1934,0
va (VaSet
isHidden 1
)
xt "49000,79000,57700,80000"
st "enable_phy_loopback"
blo "49000,79800"
tm "WireNameMgr"
)
)
on &56
)
*431 (Wire
uid 1952,0
shape (OrthoPolyLine
uid 1953,0
va (VaSet
vasetType 3
)
xt "61000,-2000,68000,50000"
pts [
"61000,-2000"
"61000,50000"
"68000,50000"
]
)
start &357
end &259
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1959,0
va (VaSet
isHidden 1
)
xt "62000,49000,67500,50000"
st "gtx_clk_bufg"
blo "62000,49800"
tm "WireNameMgr"
)
)
on &1
)
*432 (Wire
uid 1960,0
optionalChildren [
*433 (BdJunction
uid 2619,0
ps "OnConnectorStrategy"
shape (Circle
uid 2620,0
va (VaSet
vasetType 1
)
xt "92600,30600,93400,31400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1961,0
va (VaSet
vasetType 3
)
xt "71000,31000,128250,51000"
pts [
"71000,51000"
"78000,51000"
"78000,31000"
"128250,31000"
]
)
start &259
end &180
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1967,0
va (VaSet
isHidden 1
)
xt "72000,50000,77400,51000"
st "glbl_rst_intn"
blo "72000,50800"
tm "WireNameMgr"
)
)
on &22
)
*434 (Wire
uid 1968,0
shape (OrthoPolyLine
uid 1969,0
va (VaSet
vasetType 3
)
xt "71000,32000,128250,52000"
pts [
"71000,52000"
"79000,52000"
"79000,32000"
"128250,32000"
]
)
start &259
end &187
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1974,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1975,0
va (VaSet
isHidden 1
)
xt "72000,51000,77500,52000"
st "rx_fifo_clock"
blo "72000,51800"
tm "WireNameMgr"
)
)
on &23
)
*435 (Wire
uid 1976,0
shape (OrthoPolyLine
uid 1977,0
va (VaSet
vasetType 3
)
xt "71000,29000,271000,50000"
pts [
"71000,50000"
"77000,50000"
"77000,29000"
"269000,29000"
"269000,35000"
"271000,35000"
]
)
start &259
end &97
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1983,0
va (VaSet
isHidden 1
)
xt "72000,49000,78300,50000"
st "serial_response"
blo "72000,49800"
tm "WireNameMgr"
)
)
on &98
)
*436 (Wire
uid 1984,0
optionalChildren [
&406
]
shape (OrthoPolyLine
uid 1985,0
va (VaSet
vasetType 3
)
xt "71000,1000,187250,53000"
pts [
"71000,53000"
"80000,53000"
"80000,1000"
"187250,1000"
]
)
start &259
end &224
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1990,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1991,0
va (VaSet
isHidden 1
)
xt "72000,52000,77500,53000"
st "tx_fifo_clock"
blo "72000,52800"
tm "WireNameMgr"
)
)
on &29
)
*437 (Wire
uid 2001,0
shape (OrthoPolyLine
uid 2002,0
va (VaSet
vasetType 3
)
xt "60000,-2000,68000,69000"
pts [
"60000,-2000"
"60000,69000"
"68000,69000"
]
)
start &358
end &263
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2007,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2008,0
va (VaSet
isHidden 1
)
xt "62000,68000,67500,69000"
st "gtx_clk_bufg"
blo "62000,68800"
tm "WireNameMgr"
)
)
on &1
)
*438 (Wire
uid 2017,0
shape (OrthoPolyLine
uid 2018,0
va (VaSet
vasetType 3
)
xt "71000,69000,73000,69000"
pts [
"71000,69000"
"73000,69000"
]
)
start &263
sat 4
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2024,0
va (VaSet
isHidden 1
)
xt "74000,68000,81400,69000"
st "vector_pre_resetn"
blo "74000,68800"
tm "WireNameMgr"
)
)
on &7
)
*439 (Wire
uid 2025,0
shape (OrthoPolyLine
uid 2026,0
va (VaSet
vasetType 3
)
xt "71000,67000,91250,68000"
pts [
"71000,68000"
"77000,68000"
"77000,67000"
"91250,67000"
]
)
start &263
end &169
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2031,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2032,0
va (VaSet
isHidden 1
)
xt "72000,67000,77700,68000"
st "vector_resetn"
blo "72000,67800"
tm "WireNameMgr"
)
)
on &8
)
*440 (Wire
uid 2042,0
shape (OrthoPolyLine
uid 2043,0
va (VaSet
vasetType 3
)
xt "92000,17000,99000,53000"
pts [
"92000,17000"
"92000,53000"
"99000,53000"
]
)
start &329
end &267
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2048,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2049,0
va (VaSet
isHidden 1
)
xt "95000,52000,97900,53000"
st "glbl_rst"
blo "95000,52800"
tm "WireNameMgr"
)
)
on &58
)
*441 (Wire
uid 2058,0
shape (OrthoPolyLine
uid 2059,0
va (VaSet
vasetType 3
)
xt "102000,53000,134250,81000"
pts [
"102000,53000"
"110000,53000"
"110000,81000"
"134250,81000"
]
)
start &267
end &143
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2065,0
va (VaSet
isHidden 1
)
xt "103000,52000,109300,53000"
st "local_chk_reset"
blo "103000,52800"
tm "WireNameMgr"
)
)
on &9
)
*442 (Wire
uid 2083,0
shape (OrthoPolyLine
uid 2084,0
va (VaSet
vasetType 3
)
xt "167000,6000,169000,6000"
pts [
"167000,6000"
"169000,6000"
]
)
end &271
sat 16
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2090,0
va (VaSet
isHidden 1
)
xt "161000,5000,166500,6000"
st "gtx_clk_bufg"
blo "161000,5800"
tm "WireNameMgr"
)
)
on &1
)
*443 (Wire
uid 2091,0
shape (OrthoPolyLine
uid 2092,0
va (VaSet
vasetType 3
)
xt "172000,5000,174000,5000"
pts [
"172000,5000"
"174000,5000"
]
)
start &271
sat 4
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2098,0
va (VaSet
isHidden 1
)
xt "175000,4000,181300,5000"
st "chk_pre_resetn"
blo "175000,4800"
tm "WireNameMgr"
)
)
on &11
)
*444 (Wire
uid 2099,0
shape (OrthoPolyLine
uid 2100,0
va (VaSet
vasetType 3
)
xt "172000,6000,187250,8000"
pts [
"172000,6000"
"178000,6000"
"178000,8000"
"187250,8000"
]
)
start &271
end &226
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2106,0
va (VaSet
isHidden 1
)
xt "173000,5000,177600,6000"
st "chk_resetn"
blo "173000,5800"
tm "WireNameMgr"
)
)
on &12
)
*445 (Wire
uid 2140,0
shape (OrthoPolyLine
uid 2141,0
va (VaSet
vasetType 3
)
xt "34000,39000,178000,72000"
pts [
"172000,69000"
"178000,69000"
"178000,72000"
"34000,72000"
"34000,39000"
"39250,39000"
]
)
start &275
end &152
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2146,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2147,0
va (VaSet
isHidden 1
)
xt "173000,68000,179300,69000"
st "local_gtx_reset"
blo "173000,68800"
tm "WireNameMgr"
)
)
on &13
)
*446 (Wire
uid 2157,0
shape (OrthoPolyLine
uid 2158,0
va (VaSet
vasetType 3
)
xt "62000,-2000,68000,24000"
pts [
"62000,-2000"
"62000,24000"
"68000,24000"
]
)
start &356
end &279
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2164,0
va (VaSet
isHidden 1
)
xt "62000,23000,67500,24000"
st "gtx_clk_bufg"
blo "62000,23800"
tm "WireNameMgr"
)
)
on &1
)
*447 (Wire
uid 2173,0
shape (OrthoPolyLine
uid 2174,0
va (VaSet
vasetType 3
)
xt "71000,23000,73000,23000"
pts [
"71000,23000"
"73000,23000"
]
)
start &279
sat 4
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2179,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2180,0
va (VaSet
isHidden 1
)
xt "74000,22000,80300,23000"
st "gtx_pre_resetn"
blo "74000,22800"
tm "WireNameMgr"
)
)
on &15
)
*448 (Wire
uid 2181,0
shape (OrthoPolyLine
uid 2182,0
va (VaSet
vasetType 3
)
xt "71000,20000,138000,25000"
pts [
"71000,24000"
"77000,24000"
"77000,20000"
"132000,20000"
"132000,25000"
"138000,25000"
]
)
start &279
end &287
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2188,0
va (VaSet
isHidden 1
)
xt "72000,23000,76600,24000"
st "gtx_resetn"
blo "72000,23800"
tm "WireNameMgr"
)
)
on &16
)
*449 (Wire
uid 2198,0
shape (OrthoPolyLine
uid 2199,0
va (VaSet
vasetType 3
)
xt "93000,23000,99000,31000"
pts [
"93000,31000"
"93000,23000"
"99000,23000"
]
)
start &433
end &283
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2205,0
va (VaSet
isHidden 1
)
xt "93000,22000,98400,23000"
st "glbl_rst_intn"
blo "93000,22800"
tm "WireNameMgr"
)
)
on &22
)
*450 (Wire
uid 2206,0
shape (OrthoPolyLine
uid 2207,0
va (VaSet
vasetType 3
)
xt "91000,-2000,99000,24000"
pts [
"91000,-2000"
"91000,24000"
"99000,24000"
]
)
start &361
end &283
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2213,0
va (VaSet
isHidden 1
)
xt "93000,23000,98500,24000"
st "gtx_clk_bufg"
blo "93000,23800"
tm "WireNameMgr"
)
)
on &1
)
*451 (Wire
uid 2214,0
shape (OrthoPolyLine
uid 2215,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "102000,24000,104000,24000"
pts [
"102000,24000"
"104000,24000"
]
)
start &283
sat 4
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2221,0
va (VaSet
isHidden 1
)
xt "105000,23000,111800,24000"
st "phy_reset_count"
blo "105000,23800"
tm "WireNameMgr"
)
)
on &21
)
*452 (Wire
uid 2222,0
shape (OrthoPolyLine
uid 2223,0
va (VaSet
vasetType 3
)
xt "102000,23000,138000,23000"
pts [
"102000,23000"
"138000,23000"
]
)
start &283
end &287
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2229,0
va (VaSet
isHidden 1
)
xt "117000,22000,123200,23000"
st "phy_resetn_int"
blo "117000,22800"
tm "WireNameMgr"
)
)
on &5
)
*453 (Wire
uid 2255,0
shape (OrthoPolyLine
uid 2256,0
va (VaSet
vasetType 3
)
xt "141000,23000,271000,40000"
pts [
"141000,23000"
"173000,23000"
"173000,40000"
"271000,40000"
]
)
start &287
end &63
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2262,0
va (VaSet
isHidden 1
)
xt "142000,22000,146700,23000"
st "phy_resetn"
blo "142000,22800"
tm "WireNameMgr"
)
)
on &64
)
*454 (Wire
uid 2263,0
shape (OrthoPolyLine
uid 2264,0
va (VaSet
vasetType 3
)
xt "123000,25000,150000,55000"
pts [
"141000,25000"
"150000,25000"
"150000,55000"
"123000,55000"
"123000,53000"
"128250,53000"
]
)
start &287
end &188
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2270,0
va (VaSet
isHidden 1
)
xt "142000,24000,147900,25000"
st "rx_fifo_resetn"
blo "142000,24800"
tm "WireNameMgr"
)
)
on &24
)
*455 (Wire
uid 2271,0
optionalChildren [
&414
]
shape (OrthoPolyLine
uid 2272,0
va (VaSet
vasetType 3
)
xt "122000,24000,151000,56000"
pts [
"141000,24000"
"151000,24000"
"151000,56000"
"122000,56000"
"122000,52000"
"128250,52000"
]
)
start &287
end &199
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2278,0
va (VaSet
isHidden 1
)
xt "142000,23000,147900,24000"
st "tx_fifo_resetn"
blo "142000,23800"
tm "WireNameMgr"
)
)
on &30
)
*456 (Wire
uid 2296,0
shape (OrthoPolyLine
uid 2297,0
va (VaSet
vasetType 3
)
xt "167000,39000,169000,39000"
pts [
"167000,39000"
"169000,39000"
]
)
end &291
sat 16
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2302,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2303,0
va (VaSet
isHidden 1
)
xt "160000,38000,167400,39000"
st "rx_statistics_valid"
blo "160000,38800"
tm "WireNameMgr"
)
)
on &35
)
*457 (Wire
uid 2312,0
shape (OrthoPolyLine
uid 2313,0
va (VaSet
vasetType 3
)
xt "172000,39000,174000,39000"
pts [
"172000,39000"
"174000,39000"
]
)
start &291
sat 4
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2318,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2319,0
va (VaSet
isHidden 1
)
xt "175000,38000,184100,39000"
st "rx_statistics_valid_reg"
blo "175000,38800"
tm "WireNameMgr"
)
)
on &36
)
*458 (Wire
uid 2320,0
shape (OrthoPolyLine
uid 2321,0
va (VaSet
vasetType 3
)
xt "172000,23000,191250,38000"
pts [
"172000,38000"
"178000,38000"
"178000,23000"
"191250,23000"
]
)
start &291
end &162
es 0
sat 4
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2327,0
va (VaSet
isHidden 1
)
xt "173000,37000,179500,38000"
st "rx_stats_toggle"
blo "173000,37800"
tm "WireNameMgr"
)
)
on &39
)
*459 (Wire
uid 2328,0
shape (OrthoPolyLine
uid 2329,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172000,1000,241000,37000"
pts [
"172000,37000"
"235000,37000"
"235000,1000"
"241000,1000"
]
)
start &291
end &299
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2334,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2335,0
va (VaSet
isHidden 1
)
xt "173000,36000,176100,37000"
st "rx_stats"
blo "173000,36800"
tm "WireNameMgr"
)
)
on &38
)
*460 (Wire
uid 2345,0
shape (OrthoPolyLine
uid 2346,0
va (VaSet
vasetType 3
)
xt "218000,-2000,224000,6000"
pts [
"218000,-2000"
"218000,6000"
"224000,6000"
]
)
start &365
end &295
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2352,0
va (VaSet
isHidden 1
)
xt "218000,5000,223500,6000"
st "gtx_clk_bufg"
blo "218000,5800"
tm "WireNameMgr"
)
)
on &1
)
*461 (Wire
uid 2353,0
shape (OrthoPolyLine
uid 2354,0
va (VaSet
vasetType 3
)
xt "207000,5000,224000,5000"
pts [
"207000,5000"
"224000,5000"
]
)
start &387
end &295
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2360,0
va (VaSet
isHidden 1
)
xt "211000,4000,219700,5000"
st "rx_stats_toggle_sync"
blo "211000,4800"
tm "WireNameMgr"
)
)
on &40
)
*462 (Wire
uid 2361,0
shape (OrthoPolyLine
uid 2362,0
va (VaSet
vasetType 3
)
xt "227000,3000,241000,5000"
pts [
"227000,5000"
"233000,5000"
"233000,3000"
"241000,3000"
]
)
start &295
end &299
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2367,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2368,0
va (VaSet
isHidden 1
)
xt "228000,4000,238400,5000"
st "rx_stats_toggle_sync_reg"
blo "228000,4800"
tm "WireNameMgr"
)
)
on &41
)
*463 (Wire
uid 2410,0
shape (OrthoPolyLine
uid 2411,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "244000,3000,256000,6000"
pts [
"244000,3000"
"250000,3000"
"250000,6000"
"256000,6000"
]
)
start &299
end &303
sat 4
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2416,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2417,0
va (VaSet
isHidden 1
)
xt "245000,2000,250800,3000"
st "rx_stats_shift"
blo "245000,2800"
tm "WireNameMgr"
)
)
on &42
)
*464 (Wire
uid 2435,0
shape (OrthoPolyLine
uid 2436,0
va (VaSet
vasetType 3
)
xt "259000,5000,271000,5000"
pts [
"259000,5000"
"271000,5000"
]
)
start &303
end &87
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2441,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2442,0
va (VaSet
isHidden 1
)
xt "262000,4000,268000,5000"
st "rx_statistics_s"
blo "262000,4800"
tm "WireNameMgr"
)
)
on &88
)
*465 (Wire
uid 2452,0
shape (OrthoPolyLine
uid 2453,0
va (VaSet
vasetType 3
)
xt "25000,23000,43000,101000"
pts [
"25000,23000"
"25000,101000"
"43000,101000"
]
)
start &354
end &307
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2458,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2459,0
va (VaSet
isHidden 1
)
xt "37000,100000,42500,101000"
st "gtx_clk_bufg"
blo "37000,100800"
tm "WireNameMgr"
)
)
on &1
)
*466 (Wire
uid 2476,0
shape (OrthoPolyLine
uid 2477,0
va (VaSet
vasetType 3
)
xt "46000,102000,48000,102000"
pts [
"46000,102000"
"48000,102000"
]
)
start &307
sat 4
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2483,0
va (VaSet
isHidden 1
)
xt "49000,101000,58100,102000"
st "tx_statistics_valid_reg"
blo "49000,101800"
tm "WireNameMgr"
)
)
on &44
)
*467 (Wire
uid 2484,0
shape (OrthoPolyLine
uid 2485,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,101000,68000,102000"
pts [
"46000,101000"
"52000,101000"
"52000,102000"
"68000,102000"
]
)
start &307
end &311
sat 4
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2491,0
va (VaSet
isHidden 1
)
xt "47000,100000,52800,101000"
st "tx_stats_shift"
blo "47000,100800"
tm "WireNameMgr"
)
)
on &46
)
*468 (Wire
uid 2509,0
shape (OrthoPolyLine
uid 2510,0
va (VaSet
vasetType 3
)
xt "71000,102000,271000,102000"
pts [
"71000,102000"
"271000,102000"
]
)
start &311
end &85
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2515,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2516,0
va (VaSet
isHidden 1
)
xt "168000,101000,174000,102000"
st "tx_statistics_s"
blo "168000,101800"
tm "WireNameMgr"
)
)
on &86
)
*469 (Wire
uid 2526,0
shape (OrthoPolyLine
uid 2527,0
va (VaSet
vasetType 3
)
xt "29000,11000,43000,11000"
pts [
"29000,11000"
"43000,11000"
]
)
start &352
end &315
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2533,0
va (VaSet
isHidden 1
)
xt "33000,10000,38500,11000"
st "gtx_clk_bufg"
blo "33000,10800"
tm "WireNameMgr"
)
)
on &1
)
*470 (Wire
uid 2542,0
shape (OrthoPolyLine
uid 2543,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,11000,68000,81000"
pts [
"46000,11000"
"52000,11000"
"52000,81000"
"68000,81000"
]
)
start &315
end &319
sat 4
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2549,0
va (VaSet
isHidden 1
)
xt "47000,10000,51800,11000"
st "pause_shift"
blo "47000,10800"
tm "WireNameMgr"
)
)
on &47
)
*471 (Wire
uid 2559,0
shape (OrthoPolyLine
uid 2560,0
va (VaSet
vasetType 3
)
xt "59000,-2000,68000,80000"
pts [
"59000,-2000"
"59000,80000"
"68000,80000"
]
)
start &359
end &319
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2566,0
va (VaSet
isHidden 1
)
xt "62000,79000,67500,80000"
st "gtx_clk_bufg"
blo "62000,79800"
tm "WireNameMgr"
)
)
on &1
)
*472 (Wire
uid 2575,0
shape (OrthoPolyLine
uid 2576,0
va (VaSet
vasetType 3
)
xt "71000,33000,128250,80000"
pts [
"71000,80000"
"82000,80000"
"82000,33000"
"128250,33000"
]
)
start &319
end &204
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2582,0
va (VaSet
isHidden 1
)
xt "72000,79000,75800,80000"
st "pause_req"
blo "72000,79800"
tm "WireNameMgr"
)
)
on &48
)
*473 (Wire
uid 2583,0
shape (OrthoPolyLine
uid 2584,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,34000,128250,81000"
pts [
"71000,81000"
"83000,81000"
"83000,34000"
"128250,34000"
]
)
start &319
end &205
es 0
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2590,0
va (VaSet
isHidden 1
)
xt "72000,80000,75700,81000"
st "pause_val"
blo "72000,80800"
tm "WireNameMgr"
)
)
on &49
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *474 (PackageList
uid 2823,0
stg "VerticalLayoutStrategy"
textVec [
*475 (Text
uid 2824,0
va (VaSet
font "courier,8,1"
)
xt "1000,111000,7500,111900"
st "Package List"
blo "1000,111700"
)
*476 (MLText
uid 2825,0
va (VaSet
)
xt "1000,111900,13100,115900"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 2826,0
stg "VerticalLayoutStrategy"
textVec [
*477 (Text
uid 2827,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,111000,29200,112000"
st "Compiler Directives"
blo "21000,111800"
)
*478 (Text
uid 2828,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,112000,30500,113000"
st "Pre-module directives:"
blo "21000,112800"
)
*479 (MLText
uid 2829,0
va (VaSet
isHidden 1
)
xt "21000,113000,28800,115000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*480 (Text
uid 2830,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,115000,31000,116000"
st "Post-module directives:"
blo "21000,115800"
)
*481 (MLText
uid 2831,0
va (VaSet
isHidden 1
)
xt "21000,111000,21000,111000"
tm "BdCompilerDirectivesTextMgr"
)
*482 (Text
uid 2832,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,116000,30600,117000"
st "End-module directives:"
blo "21000,116800"
)
*483 (MLText
uid 2833,0
va (VaSet
isHidden 1
)
xt "21000,117000,21000,117000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,1,1604,1155"
viewArea "-8043,-7507,374755,272198"
cachedDiagramExtent "-10700,-3000,282000,267200"
hasePageBreakOrigin 1
pageBreakOrigin "-5000,-4000"
lastUid 3074,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "200,200,2200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*484 (Text
va (VaSet
font "helvetica,10,0"
)
xt "2000,3200,6000,4400"
st "<library>"
blo "2000,4200"
tm "BdLibraryNameMgr"
)
*485 (Text
va (VaSet
font "helvetica,10,0"
)
xt "2000,4400,5600,5600"
st "<block>"
blo "2000,5400"
tm "BlkNameMgr"
)
*486 (Text
va (VaSet
font "helvetica,10,0"
)
xt "2000,5600,4000,6800"
st "U_0"
blo "2000,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "2000,13200,2000,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*487 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*488 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*489 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*490 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*491 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*492 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*493 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*494 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*495 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*496 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*497 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*498 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*499 (Text
va (VaSet
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*500 (Text
va (VaSet
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "helvetica,10,0"
)
)
second (MLText
va (VaSet
font "helvetica,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "helvetica,10,0"
)
xt "0,-1300,15700,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "helvetica,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*501 (Text
va (VaSet
font "helvetica,10,1"
)
xt "11800,20000,22000,21200"
st "Frame Declarations"
blo "11800,21000"
)
*502 (MLText
va (VaSet
font "helvetica,10,0"
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "helvetica,10,0"
)
xt "0,-1300,9700,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "helvetica,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*503 (Text
va (VaSet
font "helvetica,10,1"
)
xt "11800,20000,22000,21200"
st "Frame Declarations"
blo "11800,21000"
)
*504 (MLText
va (VaSet
font "helvetica,10,0"
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "15000,111000,20500,112000"
st "Declarations"
blo "15000,111800"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "15000,112000,17400,113000"
st "Ports:"
blo "15000,112800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "helvetica,8,1"
)
xt "15000,159800,18700,160800"
st "Pre User:"
blo "15000,160600"
)
preUserText (MLText
uid 5,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,160800,35100,162000"
st "SIGNAL s_axi_aclk_bufio : std_logic; "
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "helvetica,8,1"
)
xt "15000,163200,22200,164200"
st "Diagram Signals:"
blo "15000,164000"
)
postUserLabel (Text
uid 7,0
va (VaSet
font "helvetica,8,1"
)
xt "15000,251800,19700,252800"
st "Post User:"
blo "15000,252600"
)
postUserText (MLText
uid 8,0
va (VaSet
font "helvetica,10,0"
)
xt "17000,252800,49400,267200"
st "attribute keep : string;
ATTRIBUTE keep OF gtx_clk_bufg : signal IS \"true\";
ATTRIBUTE keep OF rx_statistics_valid : signal IS \"true\";
ATTRIBUTE keep OF rx_statistics_vector : signal IS \"true\";
ATTRIBUTE keep OF tx_statistics_valid : signal IS \"true\";
ATTRIBUTE keep OF tx_statistics_vector : signal IS \"true\";
ATTRIBUTE keep OF rx_configuration_vector : signal IS \"true\";
ATTRIBUTE keep OF tx_configuration_vector : signal IS \"true\";

  ------------------------------------------------------------------------------
  -- Begin architecture
  ------------------------------------------------------------------------------"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 85,0
usingSuid 1
emptyRow *505 (LEmptyRow
)
uid 2836,0
optionalChildren [
*506 (RefLabelRowHdr
)
*507 (TitleRowHdr
)
*508 (FilterRowHdr
)
*509 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*510 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*511 (GroupColHdr
tm "GroupColHdrMgr"
)
*512 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*513 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*514 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*515 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*516 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*517 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*518 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "gtx_clk_bufg"
t "std_logic"
prec "------------------------------------------------------------------------------
-- Constants used in this top level wrapper.
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- internal signals used in this top level wrapper.
------------------------------------------------------------------------------

-- example design clocks"
preAdd 0
o 1
suid 1,0
)
)
uid 2655,0
)
*519 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s_axi_aclk"
t "std_logic"
o 2
suid 2,0
)
)
uid 2657,0
)
*520 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_mac_aclk"
t "std_logic"
o 3
suid 4,0
)
)
uid 2659,0
)
*521 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_mac_aclk"
t "std_logic"
o 4
suid 5,0
)
)
uid 2661,0
)
*522 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "phy_resetn_int"
t "std_logic"
o 5
suid 6,0
)
)
uid 2663,0
)
*523 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "vector_reset_int"
t "std_logic"
prec "-- resets (and reset generation)"
preAdd 0
o 6
suid 7,0
)
)
uid 2665,0
)
*524 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "vector_pre_resetn"
t "std_logic"
o 7
suid 8,0
i "'0'"
)
)
uid 2667,0
)
*525 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "vector_resetn"
t "std_logic"
o 8
suid 9,0
i "'0'"
)
)
uid 2669,0
)
*526 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "local_chk_reset"
t "std_logic"
o 9
suid 10,0
)
)
uid 2671,0
)
*527 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "chk_reset_int"
t "std_logic"
o 10
suid 11,0
)
)
uid 2673,0
)
*528 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "chk_pre_resetn"
t "std_logic"
o 11
suid 12,0
i "'0'"
)
)
uid 2675,0
)
*529 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "chk_resetn"
t "std_logic"
o 12
suid 13,0
i "'0'"
)
)
uid 2677,0
)
*530 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "local_gtx_reset"
t "std_logic"
o 13
suid 14,0
)
)
uid 2679,0
)
*531 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "gtx_clk_reset_int"
t "std_logic"
o 14
suid 15,0
)
)
uid 2681,0
)
*532 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "gtx_pre_resetn"
t "std_logic"
o 15
suid 16,0
i "'0'"
)
)
uid 2683,0
)
*533 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "gtx_resetn"
t "std_logic"
o 16
suid 17,0
i "'0'"
)
)
uid 2685,0
)
*534 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_reset"
t "std_logic"
o 17
suid 18,0
)
)
uid 2687,0
)
*535 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_reset"
t "std_logic"
o 18
suid 19,0
)
)
uid 2689,0
)
*536 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "dcm_locked"
t "std_logic"
o 19
suid 20,0
)
)
uid 2691,0
)
*537 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "glbl_rst_int"
t "std_logic"
o 20
suid 21,0
)
)
uid 2693,0
)
*538 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "phy_reset_count"
t "unsigned"
b "(5 downto 0)"
o 21
suid 22,0
)
)
uid 2695,0
)
*539 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "glbl_rst_intn"
t "std_logic"
o 22
suid 23,0
)
)
uid 2697,0
)
*540 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_fifo_clock"
t "std_logic"
prec "-- USER side RX AXI-S interface"
preAdd 0
o 23
suid 24,0
)
)
uid 2699,0
)
*541 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_fifo_resetn"
t "std_logic"
o 24
suid 25,0
)
)
uid 2701,0
)
*542 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_axis_fifo_tdata"
t "std_logic_vector"
b "(7 downto 0)"
o 25
suid 26,0
)
)
uid 2703,0
)
*543 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_axis_fifo_tvalid"
t "std_logic"
o 26
suid 27,0
)
)
uid 2705,0
)
*544 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_axis_fifo_tlast"
t "std_logic"
o 27
suid 28,0
)
)
uid 2707,0
)
*545 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_axis_fifo_tready"
t "std_logic"
o 28
suid 29,0
)
)
uid 2709,0
)
*546 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_fifo_clock"
t "std_logic"
prec "-- USER side TX AXI-S interface"
preAdd 0
o 29
suid 30,0
)
)
uid 2711,0
)
*547 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_fifo_resetn"
t "std_logic"
o 30
suid 31,0
)
)
uid 2713,0
)
*548 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_axis_fifo_tdata"
t "std_logic_vector"
b "(7 downto 0)"
o 31
suid 32,0
)
)
uid 2715,0
)
*549 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_axis_fifo_tvalid"
t "std_logic"
o 32
suid 33,0
)
)
uid 2717,0
)
*550 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_axis_fifo_tlast"
t "std_logic"
o 33
suid 34,0
)
)
uid 2719,0
)
*551 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_axis_fifo_tready"
t "std_logic"
o 34
suid 35,0
)
)
uid 2721,0
)
*552 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_statistics_valid"
t "std_logic"
prec "-- RX Statistics serialisation signals"
preAdd 0
o 35
suid 36,0
)
)
uid 2723,0
)
*553 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_statistics_valid_reg"
t "std_logic"
o 36
suid 37,0
)
)
uid 2725,0
)
*554 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_statistics_vector"
t "std_logic_vector"
b "(27 downto 0)"
o 37
suid 38,0
)
)
uid 2727,0
)
*555 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_stats"
t "std_logic_vector"
b "(27 downto 0)"
o 38
suid 39,0
)
)
uid 2729,0
)
*556 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_stats_toggle"
t "std_logic"
o 39
suid 40,0
i "'0'"
)
)
uid 2731,0
)
*557 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_stats_toggle_sync"
t "std_logic"
o 40
suid 41,0
)
)
uid 2733,0
)
*558 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_stats_toggle_sync_reg"
t "std_logic"
o 41
suid 42,0
i "'0'"
)
)
uid 2735,0
)
*559 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_stats_shift"
t "std_logic_vector"
b "(29 downto 0)"
o 42
suid 43,0
)
)
uid 2737,0
)
*560 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_statistics_valid"
t "std_logic"
prec "-- TX Statistics serialisation signals"
preAdd 0
o 43
suid 44,0
)
)
uid 2739,0
)
*561 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_statistics_valid_reg"
t "std_logic"
o 44
suid 45,0
)
)
uid 2741,0
)
*562 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_statistics_vector"
t "std_logic_vector"
b "(31 downto 0)"
o 45
suid 46,0
)
)
uid 2743,0
)
*563 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_stats_shift"
t "std_logic_vector"
b "(33 downto 0)"
o 46
suid 47,0
)
)
uid 2745,0
)
*564 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "pause_shift"
t "std_logic_vector"
b "(17 downto 0)"
prec "-- Pause interface DESerialisation"
preAdd 0
o 47
suid 48,0
)
)
uid 2747,0
)
*565 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "pause_req"
t "std_logic"
o 48
suid 49,0
)
)
uid 2749,0
)
*566 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "pause_val"
t "std_logic_vector"
b "(15 downto 0)"
o 49
suid 50,0
)
)
uid 2751,0
)
*567 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_configuration_vector"
t "std_logic_vector"
b "(79 downto 0)"
o 50
suid 51,0
)
)
uid 2753,0
)
*568 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_configuration_vector"
t "std_logic_vector"
b "(79 downto 0)"
o 51
suid 52,0
)
)
uid 2755,0
)
*569 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_ifg_delay"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- signal tie offs"
eolc "-- not used in this example"
preAdd 0
o 52
suid 53,0
i "(others => '0')"
)
)
uid 2757,0
)
*570 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "int_frame_error"
t "std_logic"
o 53
suid 54,0
)
)
uid 2759,0
)
*571 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "int_activity_flash"
t "std_logic"
o 54
suid 55,0
)
)
uid 2761,0
)
*572 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "enable_address_swap"
t "std_logic"
prec "-- set board defaults - only updated when reprogrammed"
preAdd 0
o 55
suid 56,0
i "'1'"
)
)
uid 2763,0
)
*573 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "enable_phy_loopback"
t "std_logic"
o 56
suid 57,0
i "'0'"
)
)
uid 2765,0
)
*574 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "glbl_rst"
t "std_logic"
prec "-- asynchronous reset"
preAdd 0
o 57
suid 58,0
)
)
uid 2767,0
)
*575 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_in_p"
t "std_logic"
prec "-- 200MHz clock input from board"
preAdd 0
o 58
suid 59,0
)
)
uid 2769,0
)
*576 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_in_n"
t "std_logic"
o 59
suid 60,0
)
)
uid 2771,0
)
*577 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "phy_resetn"
t "std_logic"
o 60
suid 61,0
)
)
uid 2773,0
)
*578 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_txd"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface
-----------------"
preAdd 0
o 61
suid 62,0
)
)
uid 2775,0
)
*579 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_tx_en"
t "std_logic"
o 62
suid 63,0
)
)
uid 2777,0
)
*580 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_tx_er"
t "std_logic"
o 63
suid 64,0
)
)
uid 2779,0
)
*581 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_tx_clk"
t "std_logic"
o 64
suid 65,0
)
)
uid 2781,0
)
*582 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "gmii_rxd"
t "std_logic_vector"
b "(7 downto 0)"
o 65
suid 66,0
)
)
uid 2783,0
)
*583 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "gmii_rx_dv"
t "std_logic"
o 66
suid 67,0
)
)
uid 2785,0
)
*584 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "gmii_rx_er"
t "std_logic"
o 67
suid 68,0
)
)
uid 2787,0
)
*585 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "gmii_rx_clk"
t "std_logic"
o 68
suid 69,0
)
)
uid 2789,0
)
*586 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "gmii_col"
t "std_logic"
o 69
suid 70,0
)
)
uid 2791,0
)
*587 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "gmii_crs"
t "std_logic"
o 70
suid 71,0
)
)
uid 2793,0
)
*588 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "tx_statistics_s"
t "std_logic"
prec "-- Serialised statistics vectors
--------------------------------"
preAdd 0
o 71
suid 72,0
)
)
uid 2795,0
)
*589 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "rx_statistics_s"
t "std_logic"
o 72
suid 73,0
)
)
uid 2797,0
)
*590 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "pause_req_s"
t "std_logic"
prec "-- Serialised Pause interface controls
--------------------------------------"
preAdd 0
o 73
suid 74,0
)
)
uid 2799,0
)
*591 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "mac_speed"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Main example design controls
-------------------------------"
preAdd 0
o 74
suid 75,0
)
)
uid 2801,0
)
*592 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "update_speed"
t "std_logic"
o 75
suid 76,0
)
)
uid 2803,0
)
*593 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "config_board"
t "std_logic"
o 76
suid 77,0
)
)
uid 2805,0
)
*594 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "serial_response"
t "std_logic"
prec "--serial_command                : in  std_logic;"
preAdd 0
o 77
suid 78,0
)
)
uid 2807,0
)
*595 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "gen_tx_data"
t "std_logic"
o 78
suid 79,0
)
)
uid 2809,0
)
*596 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "chk_tx_data"
t "std_logic"
o 79
suid 80,0
)
)
uid 2811,0
)
*597 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "reset_error"
t "std_logic"
o 80
suid 81,0
)
)
uid 2813,0
)
*598 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "frame_error"
t "std_logic"
o 81
suid 82,0
)
)
uid 2815,0
)
*599 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "frame_errorn"
t "std_logic"
o 82
suid 83,0
)
)
uid 2817,0
)
*600 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "activity_flash"
t "std_logic"
o 83
suid 84,0
)
)
uid 2819,0
)
*601 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "activity_flashn"
t "std_logic"
o 84
suid 85,0
)
)
uid 2821,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2849,0
optionalChildren [
*602 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *603 (MRCItem
litem &505
pos 84
dimension 20
)
uid 2851,0
optionalChildren [
*604 (MRCItem
litem &506
pos 0
dimension 20
uid 2852,0
)
*605 (MRCItem
litem &507
pos 1
dimension 23
uid 2853,0
)
*606 (MRCItem
litem &508
pos 2
hidden 1
dimension 20
uid 2854,0
)
*607 (MRCItem
litem &518
pos 0
dimension 20
uid 2656,0
)
*608 (MRCItem
litem &519
pos 1
dimension 20
uid 2658,0
)
*609 (MRCItem
litem &520
pos 2
dimension 20
uid 2660,0
)
*610 (MRCItem
litem &521
pos 3
dimension 20
uid 2662,0
)
*611 (MRCItem
litem &522
pos 4
dimension 20
uid 2664,0
)
*612 (MRCItem
litem &523
pos 5
dimension 20
uid 2666,0
)
*613 (MRCItem
litem &524
pos 6
dimension 20
uid 2668,0
)
*614 (MRCItem
litem &525
pos 7
dimension 20
uid 2670,0
)
*615 (MRCItem
litem &526
pos 8
dimension 20
uid 2672,0
)
*616 (MRCItem
litem &527
pos 9
dimension 20
uid 2674,0
)
*617 (MRCItem
litem &528
pos 10
dimension 20
uid 2676,0
)
*618 (MRCItem
litem &529
pos 11
dimension 20
uid 2678,0
)
*619 (MRCItem
litem &530
pos 12
dimension 20
uid 2680,0
)
*620 (MRCItem
litem &531
pos 13
dimension 20
uid 2682,0
)
*621 (MRCItem
litem &532
pos 14
dimension 20
uid 2684,0
)
*622 (MRCItem
litem &533
pos 15
dimension 20
uid 2686,0
)
*623 (MRCItem
litem &534
pos 16
dimension 20
uid 2688,0
)
*624 (MRCItem
litem &535
pos 17
dimension 20
uid 2690,0
)
*625 (MRCItem
litem &536
pos 18
dimension 20
uid 2692,0
)
*626 (MRCItem
litem &537
pos 19
dimension 20
uid 2694,0
)
*627 (MRCItem
litem &538
pos 20
dimension 20
uid 2696,0
)
*628 (MRCItem
litem &539
pos 21
dimension 20
uid 2698,0
)
*629 (MRCItem
litem &540
pos 22
dimension 20
uid 2700,0
)
*630 (MRCItem
litem &541
pos 23
dimension 20
uid 2702,0
)
*631 (MRCItem
litem &542
pos 24
dimension 20
uid 2704,0
)
*632 (MRCItem
litem &543
pos 25
dimension 20
uid 2706,0
)
*633 (MRCItem
litem &544
pos 26
dimension 20
uid 2708,0
)
*634 (MRCItem
litem &545
pos 27
dimension 20
uid 2710,0
)
*635 (MRCItem
litem &546
pos 28
dimension 20
uid 2712,0
)
*636 (MRCItem
litem &547
pos 29
dimension 20
uid 2714,0
)
*637 (MRCItem
litem &548
pos 30
dimension 20
uid 2716,0
)
*638 (MRCItem
litem &549
pos 31
dimension 20
uid 2718,0
)
*639 (MRCItem
litem &550
pos 32
dimension 20
uid 2720,0
)
*640 (MRCItem
litem &551
pos 33
dimension 20
uid 2722,0
)
*641 (MRCItem
litem &552
pos 34
dimension 20
uid 2724,0
)
*642 (MRCItem
litem &553
pos 35
dimension 20
uid 2726,0
)
*643 (MRCItem
litem &554
pos 36
dimension 20
uid 2728,0
)
*644 (MRCItem
litem &555
pos 37
dimension 20
uid 2730,0
)
*645 (MRCItem
litem &556
pos 38
dimension 20
uid 2732,0
)
*646 (MRCItem
litem &557
pos 39
dimension 20
uid 2734,0
)
*647 (MRCItem
litem &558
pos 40
dimension 20
uid 2736,0
)
*648 (MRCItem
litem &559
pos 41
dimension 20
uid 2738,0
)
*649 (MRCItem
litem &560
pos 42
dimension 20
uid 2740,0
)
*650 (MRCItem
litem &561
pos 43
dimension 20
uid 2742,0
)
*651 (MRCItem
litem &562
pos 44
dimension 20
uid 2744,0
)
*652 (MRCItem
litem &563
pos 45
dimension 20
uid 2746,0
)
*653 (MRCItem
litem &564
pos 46
dimension 20
uid 2748,0
)
*654 (MRCItem
litem &565
pos 47
dimension 20
uid 2750,0
)
*655 (MRCItem
litem &566
pos 48
dimension 20
uid 2752,0
)
*656 (MRCItem
litem &567
pos 49
dimension 20
uid 2754,0
)
*657 (MRCItem
litem &568
pos 50
dimension 20
uid 2756,0
)
*658 (MRCItem
litem &569
pos 51
dimension 20
uid 2758,0
)
*659 (MRCItem
litem &570
pos 52
dimension 20
uid 2760,0
)
*660 (MRCItem
litem &571
pos 53
dimension 20
uid 2762,0
)
*661 (MRCItem
litem &572
pos 54
dimension 20
uid 2764,0
)
*662 (MRCItem
litem &573
pos 55
dimension 20
uid 2766,0
)
*663 (MRCItem
litem &574
pos 56
dimension 20
uid 2768,0
)
*664 (MRCItem
litem &575
pos 57
dimension 20
uid 2770,0
)
*665 (MRCItem
litem &576
pos 58
dimension 20
uid 2772,0
)
*666 (MRCItem
litem &577
pos 59
dimension 20
uid 2774,0
)
*667 (MRCItem
litem &578
pos 60
dimension 20
uid 2776,0
)
*668 (MRCItem
litem &579
pos 61
dimension 20
uid 2778,0
)
*669 (MRCItem
litem &580
pos 62
dimension 20
uid 2780,0
)
*670 (MRCItem
litem &581
pos 63
dimension 20
uid 2782,0
)
*671 (MRCItem
litem &582
pos 64
dimension 20
uid 2784,0
)
*672 (MRCItem
litem &583
pos 65
dimension 20
uid 2786,0
)
*673 (MRCItem
litem &584
pos 66
dimension 20
uid 2788,0
)
*674 (MRCItem
litem &585
pos 67
dimension 20
uid 2790,0
)
*675 (MRCItem
litem &586
pos 68
dimension 20
uid 2792,0
)
*676 (MRCItem
litem &587
pos 69
dimension 20
uid 2794,0
)
*677 (MRCItem
litem &588
pos 70
dimension 20
uid 2796,0
)
*678 (MRCItem
litem &589
pos 71
dimension 20
uid 2798,0
)
*679 (MRCItem
litem &590
pos 72
dimension 20
uid 2800,0
)
*680 (MRCItem
litem &591
pos 73
dimension 20
uid 2802,0
)
*681 (MRCItem
litem &592
pos 74
dimension 20
uid 2804,0
)
*682 (MRCItem
litem &593
pos 75
dimension 20
uid 2806,0
)
*683 (MRCItem
litem &594
pos 76
dimension 20
uid 2808,0
)
*684 (MRCItem
litem &595
pos 77
dimension 20
uid 2810,0
)
*685 (MRCItem
litem &596
pos 78
dimension 20
uid 2812,0
)
*686 (MRCItem
litem &597
pos 79
dimension 20
uid 2814,0
)
*687 (MRCItem
litem &598
pos 80
dimension 20
uid 2816,0
)
*688 (MRCItem
litem &599
pos 81
dimension 20
uid 2818,0
)
*689 (MRCItem
litem &600
pos 82
dimension 20
uid 2820,0
)
*690 (MRCItem
litem &601
pos 83
dimension 20
uid 2822,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2855,0
optionalChildren [
*691 (MRCItem
litem &509
pos 0
dimension 20
uid 2856,0
)
*692 (MRCItem
litem &511
pos 1
dimension 50
uid 2857,0
)
*693 (MRCItem
litem &512
pos 2
dimension 100
uid 2858,0
)
*694 (MRCItem
litem &513
pos 3
dimension 50
uid 2859,0
)
*695 (MRCItem
litem &514
pos 4
dimension 100
uid 2860,0
)
*696 (MRCItem
litem &515
pos 5
dimension 100
uid 2861,0
)
*697 (MRCItem
litem &516
pos 6
dimension 50
uid 2862,0
)
*698 (MRCItem
litem &517
pos 7
dimension 80
uid 2863,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 2850,0
vaOverrides [
]
)
]
)
uid 2835,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *699 (LEmptyRow
)
uid 2865,0
optionalChildren [
*700 (RefLabelRowHdr
)
*701 (TitleRowHdr
)
*702 (FilterRowHdr
)
*703 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*704 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*705 (GroupColHdr
tm "GroupColHdrMgr"
)
*706 (NameColHdr
tm "GenericNameColHdrMgr"
)
*707 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*708 (InitColHdr
tm "GenericValueColHdrMgr"
)
*709 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*710 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2877,0
optionalChildren [
*711 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *712 (MRCItem
litem &699
pos 0
dimension 20
)
uid 2879,0
optionalChildren [
*713 (MRCItem
litem &700
pos 0
dimension 20
uid 2880,0
)
*714 (MRCItem
litem &701
pos 1
dimension 23
uid 2881,0
)
*715 (MRCItem
litem &702
pos 2
hidden 1
dimension 20
uid 2882,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2883,0
optionalChildren [
*716 (MRCItem
litem &703
pos 0
dimension 20
uid 2884,0
)
*717 (MRCItem
litem &705
pos 1
dimension 50
uid 2885,0
)
*718 (MRCItem
litem &706
pos 2
dimension 100
uid 2886,0
)
*719 (MRCItem
litem &707
pos 3
dimension 100
uid 2887,0
)
*720 (MRCItem
litem &708
pos 4
dimension 50
uid 2888,0
)
*721 (MRCItem
litem &709
pos 5
dimension 50
uid 2889,0
)
*722 (MRCItem
litem &710
pos 6
dimension 80
uid 2890,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 2878,0
vaOverrides [
]
)
]
)
uid 2864,0
type 1
)
activeModelName "BlockDiag"
)
