{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 15:40:52 2019 " "Info: Processing started: Tue May 07 15:40:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcwrite " "Warning: Node \"control:ctrl\|pcwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluop\[1\] " "Warning: Node \"control:ctrl\|aluop\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluop\[0\] " "Warning: Node \"control:ctrl\|aluop\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrcb\[1\] " "Warning: Node \"control:ctrl\|alusrcb\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrcb\[0\] " "Warning: Node \"control:ctrl\|alusrcb\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrca\[1\] " "Warning: Node \"control:ctrl\|alusrca\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.FETCH_1004 " "Warning: Node \"control:ctrl\|nextState.FETCH_1004\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|awrite " "Warning: Node \"control:ctrl\|awrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 54 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|irwrite " "Warning: Node \"control:ctrl\|irwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 50 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.ADDI_726 " "Warning: Node \"control:ctrl\|nextState.ADDI_726\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SUB_940 " "Warning: Node \"control:ctrl\|nextState.SUB_940\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.AND_954 " "Warning: Node \"control:ctrl\|nextState.AND_954\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.DECODE_980 " "Warning: Node \"control:ctrl\|nextState.DECODE_980\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.ADD_968 " "Warning: Node \"control:ctrl\|nextState.ADD_968\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.WAIT_992 " "Warning: Node \"control:ctrl\|nextState.WAIT_992\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.REG_WRITE_714 " "Warning: Node \"control:ctrl\|nextState.REG_WRITE_714\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.WRITERD_ARIT_926 " "Warning: Node \"control:ctrl\|nextState.WRITERD_ARIT_926\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memtoreg\[0\] " "Warning: Node \"control:ctrl\|memtoreg\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|regwrite " "Warning: Node \"control:ctrl\|regwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluoutwrite " "Warning: Node \"control:ctrl\|aluoutwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|regdest\[0\] " "Warning: Node \"control:ctrl\|regdest\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|regdest\[1\] " "Warning: Node \"control:ctrl\|regdest\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "30 " "Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector109~0 " "Info: Detected gated clock \"control:ctrl\|Selector109~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector109~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[2\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[0\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[5\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[4\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[1\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector109~1 " "Info: Detected gated clock \"control:ctrl\|Selector109~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector109~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[3\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr15~0 " "Info: Detected gated clock \"control:ctrl\|WideOr15~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 302 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~0 " "Info: Detected gated clock \"control:ctrl\|Decoder1~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 300 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector115~0 " "Info: Detected gated clock \"control:ctrl\|Selector115~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector115~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.RESET " "Info: Detected ripple clock \"control:ctrl\|state.RESET\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.RESET" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.WRITERD_ARIT " "Info: Detected ripple clock \"control:ctrl\|state.WRITERD_ARIT\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.WRITERD_ARIT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.REG_WRITE " "Info: Detected ripple clock \"control:ctrl\|state.REG_WRITE\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.REG_WRITE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.WAIT " "Info: Detected ripple clock \"control:ctrl\|state.WAIT\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.WAIT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideNor0~1 " "Info: Detected gated clock \"control:ctrl\|WideNor0~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideNor0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideNor0~0 " "Info: Detected gated clock \"control:ctrl\|WideNor0~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideNor0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr39~0 " "Info: Detected gated clock \"control:ctrl\|WideOr39~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.ADD " "Info: Detected ripple clock \"control:ctrl\|state.ADD\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.ADD" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.DECODE " "Info: Detected ripple clock \"control:ctrl\|state.DECODE\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.DECODE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.AND " "Info: Detected ripple clock \"control:ctrl\|state.AND\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.AND" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.SUB " "Info: Detected ripple clock \"control:ctrl\|state.SUB\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.SUB" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.ADDI " "Info: Detected ripple clock \"control:ctrl\|state.ADDI\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.ADDI" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[5\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[4\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[3\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[2\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[1\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[0\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.FETCH " "Info: Detected ripple clock \"control:ctrl\|state.FETCH\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.FETCH" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register control:ctrl\|aluop\[1\] register Registrador:aluout\|Saida\[31\] 40.9 MHz 24.452 ns Internal " "Info: Clock \"clk\" has Internal fmax of 40.9 MHz between source register \"control:ctrl\|aluop\[1\]\" and destination register \"Registrador:aluout\|Saida\[31\]\" (period= 24.452 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.436 ns + Longest register register " "Info: + Longest register to register delay is 7.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|aluop\[1\] 1 REG LCCOMB_X17_Y11_N14 43 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y11_N14; Fanout = 43; REG Node = 'control:ctrl\|aluop\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|aluop[1] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.346 ns) 0.655 ns Ula32:alu\|carry_temp\[0\]~0 2 COMB LCCOMB_X17_Y11_N16 3 " "Info: 2: + IC(0.309 ns) + CELL(0.346 ns) = 0.655 ns; Loc. = LCCOMB_X17_Y11_N16; Fanout = 3; COMB Node = 'Ula32:alu\|carry_temp\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { control:ctrl|aluop[1] Ula32:alu|carry_temp[0]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.366 ns) 1.409 ns Ula32:alu\|carry_temp\[2\]~3 3 COMB LCCOMB_X18_Y11_N14 4 " "Info: 3: + IC(0.388 ns) + CELL(0.366 ns) = 1.409 ns; Loc. = LCCOMB_X18_Y11_N14; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { Ula32:alu|carry_temp[0]~0 Ula32:alu|carry_temp[2]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.228 ns) 1.895 ns Ula32:alu\|carry_temp\[4\]~6 4 COMB LCCOMB_X18_Y11_N26 4 " "Info: 4: + IC(0.258 ns) + CELL(0.228 ns) = 1.895 ns; Loc. = LCCOMB_X18_Y11_N26; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[4\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { Ula32:alu|carry_temp[2]~3 Ula32:alu|carry_temp[4]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.272 ns) 2.533 ns Ula32:alu\|carry_temp\[6\]~10 5 COMB LCCOMB_X17_Y11_N30 3 " "Info: 5: + IC(0.366 ns) + CELL(0.272 ns) = 2.533 ns; Loc. = LCCOMB_X17_Y11_N30; Fanout = 3; COMB Node = 'Ula32:alu\|carry_temp\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { Ula32:alu|carry_temp[4]~6 Ula32:alu|carry_temp[6]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.053 ns) 2.887 ns Ula32:alu\|carry_temp\[9\]~12 6 COMB LCCOMB_X18_Y11_N18 3 " "Info: 6: + IC(0.301 ns) + CELL(0.053 ns) = 2.887 ns; Loc. = LCCOMB_X18_Y11_N18; Fanout = 3; COMB Node = 'Ula32:alu\|carry_temp\[9\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.354 ns" { Ula32:alu|carry_temp[6]~10 Ula32:alu|carry_temp[9]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.053 ns) 3.524 ns Ula32:alu\|carry_temp\[11\]~13 7 COMB LCCOMB_X18_Y10_N10 4 " "Info: 7: + IC(0.584 ns) + CELL(0.053 ns) = 3.524 ns; Loc. = LCCOMB_X18_Y10_N10; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[11\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Ula32:alu|carry_temp[9]~12 Ula32:alu|carry_temp[11]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 3.798 ns Ula32:alu\|carry_temp\[13\]~14 8 COMB LCCOMB_X18_Y10_N28 3 " "Info: 8: + IC(0.221 ns) + CELL(0.053 ns) = 3.798 ns; Loc. = LCCOMB_X18_Y10_N28; Fanout = 3; COMB Node = 'Ula32:alu\|carry_temp\[13\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:alu|carry_temp[11]~13 Ula32:alu|carry_temp[13]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.346 ns) 4.399 ns Ula32:alu\|carry_temp\[15\]~15 9 COMB LCCOMB_X18_Y10_N14 3 " "Info: 9: + IC(0.255 ns) + CELL(0.346 ns) = 4.399 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 3; COMB Node = 'Ula32:alu\|carry_temp\[15\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { Ula32:alu|carry_temp[13]~14 Ula32:alu|carry_temp[15]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 4.671 ns Ula32:alu\|carry_temp\[17\]~16 10 COMB LCCOMB_X18_Y10_N4 3 " "Info: 10: + IC(0.219 ns) + CELL(0.053 ns) = 4.671 ns; Loc. = LCCOMB_X18_Y10_N4; Fanout = 3; COMB Node = 'Ula32:alu\|carry_temp\[17\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:alu|carry_temp[15]~15 Ula32:alu|carry_temp[17]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.053 ns) 5.038 ns Ula32:alu\|carry_temp\[19\]~17 11 COMB LCCOMB_X17_Y10_N16 4 " "Info: 11: + IC(0.314 ns) + CELL(0.053 ns) = 5.038 ns; Loc. = LCCOMB_X17_Y10_N16; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[19\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.367 ns" { Ula32:alu|carry_temp[17]~16 Ula32:alu|carry_temp[19]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 5.302 ns Ula32:alu\|carry_temp\[21\]~18 12 COMB LCCOMB_X17_Y10_N20 3 " "Info: 12: + IC(0.211 ns) + CELL(0.053 ns) = 5.302 ns; Loc. = LCCOMB_X17_Y10_N20; Fanout = 3; COMB Node = 'Ula32:alu\|carry_temp\[21\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:alu|carry_temp[19]~17 Ula32:alu|carry_temp[21]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 5.571 ns Ula32:alu\|carry_temp\[23\]~19 13 COMB LCCOMB_X17_Y10_N26 3 " "Info: 13: + IC(0.216 ns) + CELL(0.053 ns) = 5.571 ns; Loc. = LCCOMB_X17_Y10_N26; Fanout = 3; COMB Node = 'Ula32:alu\|carry_temp\[23\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:alu|carry_temp[21]~18 Ula32:alu|carry_temp[23]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 5.840 ns Ula32:alu\|carry_temp\[25\]~20 14 COMB LCCOMB_X17_Y10_N30 3 " "Info: 14: + IC(0.216 ns) + CELL(0.053 ns) = 5.840 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 3; COMB Node = 'Ula32:alu\|carry_temp\[25\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:alu|carry_temp[23]~19 Ula32:alu|carry_temp[25]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 6.116 ns Ula32:alu\|carry_temp\[27\]~21 15 COMB LCCOMB_X17_Y10_N10 3 " "Info: 15: + IC(0.223 ns) + CELL(0.053 ns) = 6.116 ns; Loc. = LCCOMB_X17_Y10_N10; Fanout = 3; COMB Node = 'Ula32:alu\|carry_temp\[27\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:alu|carry_temp[25]~20 Ula32:alu|carry_temp[27]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 6.388 ns Ula32:alu\|carry_temp\[29\]~22 16 COMB LCCOMB_X17_Y10_N14 3 " "Info: 16: + IC(0.219 ns) + CELL(0.053 ns) = 6.388 ns; Loc. = LCCOMB_X17_Y10_N14; Fanout = 3; COMB Node = 'Ula32:alu\|carry_temp\[29\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:alu|carry_temp[27]~21 Ula32:alu|carry_temp[29]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.053 ns) 6.921 ns Ula32:alu\|Mux0~1 17 COMB LCCOMB_X14_Y10_N24 2 " "Info: 17: + IC(0.480 ns) + CELL(0.053 ns) = 6.921 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 2; COMB Node = 'Ula32:alu\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Ula32:alu|carry_temp[29]~22 Ula32:alu|Mux0~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.309 ns) 7.436 ns Registrador:aluout\|Saida\[31\] 18 REG LCFF_X14_Y10_N27 2 " "Info: 18: + IC(0.206 ns) + CELL(0.309 ns) = 7.436 ns; Loc. = LCFF_X14_Y10_N27; Fanout = 2; REG Node = 'Registrador:aluout\|Saida\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.515 ns" { Ula32:alu|Mux0~1 Registrador:aluout|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns ( 32.95 % ) " "Info: Total cell delay = 2.450 ns ( 32.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.986 ns ( 67.05 % ) " "Info: Total interconnect delay = 4.986 ns ( 67.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.436 ns" { control:ctrl|aluop[1] Ula32:alu|carry_temp[0]~0 Ula32:alu|carry_temp[2]~3 Ula32:alu|carry_temp[4]~6 Ula32:alu|carry_temp[6]~10 Ula32:alu|carry_temp[9]~12 Ula32:alu|carry_temp[11]~13 Ula32:alu|carry_temp[13]~14 Ula32:alu|carry_temp[15]~15 Ula32:alu|carry_temp[17]~16 Ula32:alu|carry_temp[19]~17 Ula32:alu|carry_temp[21]~18 Ula32:alu|carry_temp[23]~19 Ula32:alu|carry_temp[25]~20 Ula32:alu|carry_temp[27]~21 Ula32:alu|carry_temp[29]~22 Ula32:alu|Mux0~1 Registrador:aluout|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.436 ns" { control:ctrl|aluop[1] {} Ula32:alu|carry_temp[0]~0 {} Ula32:alu|carry_temp[2]~3 {} Ula32:alu|carry_temp[4]~6 {} Ula32:alu|carry_temp[6]~10 {} Ula32:alu|carry_temp[9]~12 {} Ula32:alu|carry_temp[11]~13 {} Ula32:alu|carry_temp[13]~14 {} Ula32:alu|carry_temp[15]~15 {} Ula32:alu|carry_temp[17]~16 {} Ula32:alu|carry_temp[19]~17 {} Ula32:alu|carry_temp[21]~18 {} Ula32:alu|carry_temp[23]~19 {} Ula32:alu|carry_temp[25]~20 {} Ula32:alu|carry_temp[27]~21 {} Ula32:alu|carry_temp[29]~22 {} Ula32:alu|Mux0~1 {} Registrador:aluout|Saida[31] {} } { 0.000ns 0.309ns 0.388ns 0.258ns 0.366ns 0.301ns 0.584ns 0.221ns 0.255ns 0.219ns 0.314ns 0.211ns 0.216ns 0.216ns 0.223ns 0.219ns 0.480ns 0.206ns } { 0.000ns 0.346ns 0.366ns 0.228ns 0.272ns 0.053ns 0.053ns 0.053ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.700 ns - Smallest " "Info: - Smallest clock skew is -4.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.462 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 23 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1300 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1300; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.618 ns) 2.462 ns Registrador:aluout\|Saida\[31\] 3 REG LCFF_X14_Y10_N27 2 " "Info: 3: + IC(0.647 ns) + CELL(0.618 ns) = 2.462 ns; Loc. = LCFF_X14_Y10_N27; Fanout = 2; REG Node = 'Registrador:aluout\|Saida\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { clk~clkctrl Registrador:aluout|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.79 % ) " "Info: Total cell delay = 1.472 ns ( 59.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 40.21 % ) " "Info: Total interconnect delay = 0.990 ns ( 40.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { clk clk~clkctrl Registrador:aluout|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.462 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:aluout|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.647ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.162 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 23 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.712 ns) 2.603 ns control:ctrl\|state.SUB 2 REG LCFF_X13_Y10_N31 3 " "Info: 2: + IC(1.037 ns) + CELL(0.712 ns) = 2.603 ns; Loc. = LCFF_X13_Y10_N31; Fanout = 3; REG Node = 'control:ctrl\|state.SUB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { clk control:ctrl|state.SUB } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.366 ns) 3.331 ns control:ctrl\|WideOr39~0 3 COMB LCCOMB_X14_Y10_N28 4 " "Info: 3: + IC(0.362 ns) + CELL(0.366 ns) = 3.331 ns; Loc. = LCCOMB_X14_Y10_N28; Fanout = 4; COMB Node = 'control:ctrl\|WideOr39~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { control:ctrl|state.SUB control:ctrl|WideOr39~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.228 ns) 4.392 ns control:ctrl\|WideNor0~1 4 COMB LCCOMB_X13_Y11_N20 4 " "Info: 4: + IC(0.833 ns) + CELL(0.228 ns) = 4.392 ns; Loc. = LCCOMB_X13_Y11_N20; Fanout = 4; COMB Node = 'control:ctrl\|WideNor0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { control:ctrl|WideOr39~0 control:ctrl|WideNor0~1 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.228 ns) 4.871 ns control:ctrl\|WideNor0 5 COMB LCCOMB_X13_Y11_N16 2 " "Info: 5: + IC(0.251 ns) + CELL(0.228 ns) = 4.871 ns; Loc. = LCCOMB_X13_Y11_N16; Fanout = 2; COMB Node = 'control:ctrl\|WideNor0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { control:ctrl|WideNor0~1 control:ctrl|WideNor0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.000 ns) 6.212 ns control:ctrl\|WideNor0~clkctrl 6 COMB CLKCTRL_G2 13 " "Info: 6: + IC(1.341 ns) + CELL(0.000 ns) = 6.212 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'control:ctrl\|WideNor0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { control:ctrl|WideNor0 control:ctrl|WideNor0~clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.053 ns) 7.162 ns control:ctrl\|aluop\[1\] 7 REG LCCOMB_X17_Y11_N14 43 " "Info: 7: + IC(0.897 ns) + CELL(0.053 ns) = 7.162 ns; Loc. = LCCOMB_X17_Y11_N14; Fanout = 43; REG Node = 'control:ctrl\|aluop\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { control:ctrl|WideNor0~clkctrl control:ctrl|aluop[1] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.441 ns ( 34.08 % ) " "Info: Total cell delay = 2.441 ns ( 34.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.721 ns ( 65.92 % ) " "Info: Total interconnect delay = 4.721 ns ( 65.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.162 ns" { clk control:ctrl|state.SUB control:ctrl|WideOr39~0 control:ctrl|WideNor0~1 control:ctrl|WideNor0 control:ctrl|WideNor0~clkctrl control:ctrl|aluop[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.162 ns" { clk {} clk~combout {} control:ctrl|state.SUB {} control:ctrl|WideOr39~0 {} control:ctrl|WideNor0~1 {} control:ctrl|WideNor0 {} control:ctrl|WideNor0~clkctrl {} control:ctrl|aluop[1] {} } { 0.000ns 0.000ns 1.037ns 0.362ns 0.833ns 0.251ns 1.341ns 0.897ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { clk clk~clkctrl Registrador:aluout|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.462 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:aluout|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.647ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.162 ns" { clk control:ctrl|state.SUB control:ctrl|WideOr39~0 control:ctrl|WideNor0~1 control:ctrl|WideNor0 control:ctrl|WideNor0~clkctrl control:ctrl|aluop[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.162 ns" { clk {} clk~combout {} control:ctrl|state.SUB {} control:ctrl|WideOr39~0 {} control:ctrl|WideNor0~1 {} control:ctrl|WideNor0 {} control:ctrl|WideNor0~clkctrl {} control:ctrl|aluop[1] {} } { 0.000ns 0.000ns 1.037ns 0.362ns 0.833ns 0.251ns 1.341ns 0.897ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } } { "Registrador.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.436 ns" { control:ctrl|aluop[1] Ula32:alu|carry_temp[0]~0 Ula32:alu|carry_temp[2]~3 Ula32:alu|carry_temp[4]~6 Ula32:alu|carry_temp[6]~10 Ula32:alu|carry_temp[9]~12 Ula32:alu|carry_temp[11]~13 Ula32:alu|carry_temp[13]~14 Ula32:alu|carry_temp[15]~15 Ula32:alu|carry_temp[17]~16 Ula32:alu|carry_temp[19]~17 Ula32:alu|carry_temp[21]~18 Ula32:alu|carry_temp[23]~19 Ula32:alu|carry_temp[25]~20 Ula32:alu|carry_temp[27]~21 Ula32:alu|carry_temp[29]~22 Ula32:alu|Mux0~1 Registrador:aluout|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.436 ns" { control:ctrl|aluop[1] {} Ula32:alu|carry_temp[0]~0 {} Ula32:alu|carry_temp[2]~3 {} Ula32:alu|carry_temp[4]~6 {} Ula32:alu|carry_temp[6]~10 {} Ula32:alu|carry_temp[9]~12 {} Ula32:alu|carry_temp[11]~13 {} Ula32:alu|carry_temp[13]~14 {} Ula32:alu|carry_temp[15]~15 {} Ula32:alu|carry_temp[17]~16 {} Ula32:alu|carry_temp[19]~17 {} Ula32:alu|carry_temp[21]~18 {} Ula32:alu|carry_temp[23]~19 {} Ula32:alu|carry_temp[25]~20 {} Ula32:alu|carry_temp[27]~21 {} Ula32:alu|carry_temp[29]~22 {} Ula32:alu|Mux0~1 {} Registrador:aluout|Saida[31] {} } { 0.000ns 0.309ns 0.388ns 0.258ns 0.366ns 0.301ns 0.584ns 0.221ns 0.255ns 0.219ns 0.314ns 0.211ns 0.216ns 0.216ns 0.223ns 0.219ns 0.480ns 0.206ns } { 0.000ns 0.346ns 0.366ns 0.228ns 0.272ns 0.053ns 0.053ns 0.053ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { clk clk~clkctrl Registrador:aluout|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.462 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:aluout|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.647ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.162 ns" { clk control:ctrl|state.SUB control:ctrl|WideOr39~0 control:ctrl|WideNor0~1 control:ctrl|WideNor0 control:ctrl|WideNor0~clkctrl control:ctrl|aluop[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.162 ns" { clk {} clk~combout {} control:ctrl|state.SUB {} control:ctrl|WideOr39~0 {} control:ctrl|WideNor0~1 {} control:ctrl|WideNor0 {} control:ctrl|WideNor0~clkctrl {} control:ctrl|aluop[1] {} } { 0.000ns 0.000ns 1.037ns 0.362ns 0.833ns 0.251ns 1.341ns 0.897ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 163 " "Warning: Circuit may not operate. Detected 163 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:ctrl\|state.ADDI control:ctrl\|nextState.REG_WRITE_714 clk 4.423 ns " "Info: Found hold time violation between source  pin or register \"control:ctrl\|state.ADDI\" and destination pin or register \"control:ctrl\|nextState.REG_WRITE_714\" for clock \"clk\" (Hold time is 4.423 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.523 ns + Largest " "Info: + Largest clock skew is 5.523 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.032 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 23 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.712 ns) 2.603 ns control:ctrl\|state.SUB 2 REG LCFF_X13_Y10_N31 3 " "Info: 2: + IC(1.037 ns) + CELL(0.712 ns) = 2.603 ns; Loc. = LCFF_X13_Y10_N31; Fanout = 3; REG Node = 'control:ctrl\|state.SUB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { clk control:ctrl|state.SUB } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.366 ns) 3.331 ns control:ctrl\|WideOr39~0 3 COMB LCCOMB_X14_Y10_N28 4 " "Info: 3: + IC(0.362 ns) + CELL(0.366 ns) = 3.331 ns; Loc. = LCCOMB_X14_Y10_N28; Fanout = 4; COMB Node = 'control:ctrl\|WideOr39~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { control:ctrl|state.SUB control:ctrl|WideOr39~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.228 ns) 4.392 ns control:ctrl\|WideNor0~1 4 COMB LCCOMB_X13_Y11_N20 4 " "Info: 4: + IC(0.833 ns) + CELL(0.228 ns) = 4.392 ns; Loc. = LCCOMB_X13_Y11_N20; Fanout = 4; COMB Node = 'control:ctrl\|WideNor0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { control:ctrl|WideOr39~0 control:ctrl|WideNor0~1 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.228 ns) 4.871 ns control:ctrl\|WideNor0 5 COMB LCCOMB_X13_Y11_N16 2 " "Info: 5: + IC(0.251 ns) + CELL(0.228 ns) = 4.871 ns; Loc. = LCCOMB_X13_Y11_N16; Fanout = 2; COMB Node = 'control:ctrl\|WideNor0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { control:ctrl|WideNor0~1 control:ctrl|WideNor0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 5.352 ns control:ctrl\|Selector115~0 6 COMB LCCOMB_X13_Y11_N24 1 " "Info: 6: + IC(0.253 ns) + CELL(0.228 ns) = 5.352 ns; Loc. = LCCOMB_X13_Y11_N24; Fanout = 1; COMB Node = 'control:ctrl\|Selector115~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { control:ctrl|WideNor0 control:ctrl|Selector115~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.000 ns) 7.058 ns control:ctrl\|Selector115~0clkctrl 7 COMB CLKCTRL_G9 5 " "Info: 7: + IC(1.706 ns) + CELL(0.000 ns) = 7.058 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'control:ctrl\|Selector115~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { control:ctrl|Selector115~0 control:ctrl|Selector115~0clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.053 ns) 8.032 ns control:ctrl\|nextState.REG_WRITE_714 8 REG LCCOMB_X13_Y11_N14 1 " "Info: 8: + IC(0.921 ns) + CELL(0.053 ns) = 8.032 ns; Loc. = LCCOMB_X13_Y11_N14; Fanout = 1; REG Node = 'control:ctrl\|nextState.REG_WRITE_714'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { control:ctrl|Selector115~0clkctrl control:ctrl|nextState.REG_WRITE_714 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.669 ns ( 33.23 % ) " "Info: Total cell delay = 2.669 ns ( 33.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.363 ns ( 66.77 % ) " "Info: Total interconnect delay = 5.363 ns ( 66.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.032 ns" { clk control:ctrl|state.SUB control:ctrl|WideOr39~0 control:ctrl|WideNor0~1 control:ctrl|WideNor0 control:ctrl|Selector115~0 control:ctrl|Selector115~0clkctrl control:ctrl|nextState.REG_WRITE_714 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.032 ns" { clk {} clk~combout {} control:ctrl|state.SUB {} control:ctrl|WideOr39~0 {} control:ctrl|WideNor0~1 {} control:ctrl|WideNor0 {} control:ctrl|Selector115~0 {} control:ctrl|Selector115~0clkctrl {} control:ctrl|nextState.REG_WRITE_714 {} } { 0.000ns 0.000ns 1.037ns 0.362ns 0.833ns 0.251ns 0.253ns 1.706ns 0.921ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.228ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.509 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 23 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.618 ns) 2.509 ns control:ctrl\|state.ADDI 2 REG LCFF_X13_Y10_N17 5 " "Info: 2: + IC(1.037 ns) + CELL(0.618 ns) = 2.509 ns; Loc. = LCFF_X13_Y10_N17; Fanout = 5; REG Node = 'control:ctrl\|state.ADDI'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { clk control:ctrl|state.ADDI } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.67 % ) " "Info: Total cell delay = 1.472 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.037 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { clk control:ctrl|state.ADDI } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { clk {} clk~combout {} control:ctrl|state.ADDI {} } { 0.000ns 0.000ns 1.037ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.032 ns" { clk control:ctrl|state.SUB control:ctrl|WideOr39~0 control:ctrl|WideNor0~1 control:ctrl|WideNor0 control:ctrl|Selector115~0 control:ctrl|Selector115~0clkctrl control:ctrl|nextState.REG_WRITE_714 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.032 ns" { clk {} clk~combout {} control:ctrl|state.SUB {} control:ctrl|WideOr39~0 {} control:ctrl|WideNor0~1 {} control:ctrl|WideNor0 {} control:ctrl|Selector115~0 {} control:ctrl|Selector115~0clkctrl {} control:ctrl|nextState.REG_WRITE_714 {} } { 0.000ns 0.000ns 1.037ns 0.362ns 0.833ns 0.251ns 0.253ns 1.706ns 0.921ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.228ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { clk control:ctrl|state.ADDI } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { clk {} clk~combout {} control:ctrl|state.ADDI {} } { 0.000ns 0.000ns 1.037ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.006 ns - Shortest register register " "Info: - Shortest register to register delay is 1.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|state.ADDI 1 REG LCFF_X13_Y10_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y10_N17; Fanout = 5; REG Node = 'control:ctrl\|state.ADDI'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|state.ADDI } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.366 ns) 1.006 ns control:ctrl\|nextState.REG_WRITE_714 2 REG LCCOMB_X13_Y11_N14 1 " "Info: 2: + IC(0.640 ns) + CELL(0.366 ns) = 1.006 ns; Loc. = LCCOMB_X13_Y11_N14; Fanout = 1; REG Node = 'control:ctrl\|nextState.REG_WRITE_714'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { control:ctrl|state.ADDI control:ctrl|nextState.REG_WRITE_714 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 36.38 % ) " "Info: Total cell delay = 0.366 ns ( 36.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.640 ns ( 63.62 % ) " "Info: Total interconnect delay = 0.640 ns ( 63.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { control:ctrl|state.ADDI control:ctrl|nextState.REG_WRITE_714 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.006 ns" { control:ctrl|state.ADDI {} control:ctrl|nextState.REG_WRITE_714 {} } { 0.000ns 0.640ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.032 ns" { clk control:ctrl|state.SUB control:ctrl|WideOr39~0 control:ctrl|WideNor0~1 control:ctrl|WideNor0 control:ctrl|Selector115~0 control:ctrl|Selector115~0clkctrl control:ctrl|nextState.REG_WRITE_714 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.032 ns" { clk {} clk~combout {} control:ctrl|state.SUB {} control:ctrl|WideOr39~0 {} control:ctrl|WideNor0~1 {} control:ctrl|WideNor0 {} control:ctrl|Selector115~0 {} control:ctrl|Selector115~0clkctrl {} control:ctrl|nextState.REG_WRITE_714 {} } { 0.000ns 0.000ns 1.037ns 0.362ns 0.833ns 0.251ns 0.253ns 1.706ns 0.921ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.228ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { clk control:ctrl|state.ADDI } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { clk {} clk~combout {} control:ctrl|state.ADDI {} } { 0.000ns 0.000ns 1.037ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { control:ctrl|state.ADDI control:ctrl|nextState.REG_WRITE_714 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.006 ns" { control:ctrl|state.ADDI {} control:ctrl|nextState.REG_WRITE_714 {} } { 0.000ns 0.640ns } { 0.000ns 0.366ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk imediate_extend\[29\] Instr_Reg:ir\|Instr15_0\[15\] 8.779 ns register " "Info: tco from clock \"clk\" to destination pin \"imediate_extend\[29\]\" through register \"Instr_Reg:ir\|Instr15_0\[15\]\" is 8.779 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.452 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 23 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1300 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1300; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 2.452 ns Instr_Reg:ir\|Instr15_0\[15\] 3 REG LCFF_X17_Y7_N13 48 " "Info: 3: + IC(0.637 ns) + CELL(0.618 ns) = 2.452 ns; Loc. = LCFF_X17_Y7_N13; Fanout = 48; REG Node = 'Instr_Reg:ir\|Instr15_0\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { clk~clkctrl Instr_Reg:ir|Instr15_0[15] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.03 % ) " "Info: Total cell delay = 1.472 ns ( 60.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 39.97 % ) " "Info: Total interconnect delay = 0.980 ns ( 39.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { clk clk~clkctrl Instr_Reg:ir|Instr15_0[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:ir|Instr15_0[15] {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.233 ns + Longest register pin " "Info: + Longest register to pin delay is 6.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:ir\|Instr15_0\[15\] 1 REG LCFF_X17_Y7_N13 48 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y7_N13; Fanout = 48; REG Node = 'Instr_Reg:ir\|Instr15_0\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:ir|Instr15_0[15] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.261 ns) + CELL(1.972 ns) 6.233 ns imediate_extend\[29\] 2 PIN PIN_C8 0 " "Info: 2: + IC(4.261 ns) + CELL(1.972 ns) = 6.233 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'imediate_extend\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.233 ns" { Instr_Reg:ir|Instr15_0[15] imediate_extend[29] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 31.64 % ) " "Info: Total cell delay = 1.972 ns ( 31.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.261 ns ( 68.36 % ) " "Info: Total interconnect delay = 4.261 ns ( 68.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.233 ns" { Instr_Reg:ir|Instr15_0[15] imediate_extend[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.233 ns" { Instr_Reg:ir|Instr15_0[15] {} imediate_extend[29] {} } { 0.000ns 4.261ns } { 0.000ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { clk clk~clkctrl Instr_Reg:ir|Instr15_0[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:ir|Instr15_0[15] {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.233 ns" { Instr_Reg:ir|Instr15_0[15] imediate_extend[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.233 ns" { Instr_Reg:ir|Instr15_0[15] {} imediate_extend[29] {} } { 0.000ns 4.261ns } { 0.000ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 26 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 15:40:53 2019 " "Info: Processing ended: Tue May 07 15:40:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
