# 1 "arch/arm/boot/dts/suniv-f1c100s-licheepi-nano.dts"
# 1 "<built-in>"
# 1 "<命令行>"
# 1 "arch/arm/boot/dts/suniv-f1c100s-licheepi-nano.dts"





/dts-v1/;
# 1 "arch/arm/boot/dts/suniv-f1c100s.dtsi" 1





# 1 "arch/arm/boot/dts/suniv.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/suniv-ccu.h" 1
# 7 "arch/arm/boot/dts/suniv.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/suniv-ccu.h" 1
# 8 "arch/arm/boot/dts/suniv.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;
 interrupt-parent = <&intc>;

 clocks {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  osc24M: clk-24M {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <24000000>;
   clock-output-names = "osc24M";
  };

  osc32k: clk-32k {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <32768>;
   clock-output-names = "osc32k";
  };

  fake100M: clk-100M {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <100000000>;
   clock-output-names = "fake-100M";
  };
 };

 cpus {
  #address-cells = <0>;
  #size-cells = <0>;

  cpu {
   compatible = "arm,arm926ej-s";
   device_type = "cpu";
  };
 };

 de: display-engine {
  compatible = "allwinner,suniv-display-engine";
  allwinner,pipelines = <&fe0>;
  status = "disabled";
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  sram-controller@1c00000 {
   compatible = "allwinner,sun4i-a10-sram-controller";
   reg = <0x01c00000 0x30>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   sram_d: sram@10000 {
    compatible = "mmio-sram";
    reg = <0x00010000 0x1000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x00010000 0x1000>;

    otg_sram: sram-section@0 {
     compatible = "allwinner,sun4i-a10-sram-d";
     reg = <0x0000 0x1000>;
     status = "disabled";
    };
   };
  };

  spi0: spi@1c05000 {
   compatible = "allwinner,suniv-spi",
         "allwinner,sun8i-h3-spi";
   reg = <0x01c05000 0x1000>;
   interrupts = <10>;
   clocks = <&ccu 17>, <&ccu 17>;
   clock-names = "ahb", "mod";
   resets = <&ccu 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  spi1: spi@1c06000 {
   compatible = "allwinner,suniv-spi",
         "allwinner,sun8i-h3-spi";
   reg = <0x01c06000 0x1000>;
   interrupts = <11>;
   clocks = <&ccu 18>, <&ccu 18>;
   clock-names = "ahb", "mod";
   resets = <&ccu 5>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  tcon0: lcd-controller@1c0c000 {
   compatible = "allwinner,suniv-tcon";
   reg = <0x01c0c000 0x1000>;
   interrupts = <29>;
   clocks = <&ccu 21>,
     <&ccu 57>,
     <&osc24M>;
   clock-names = "ahb",
          "tcon-ch0",
          "tcon-ch1";
   clock-output-names = "tcon-pixel-clock";
   resets = <&ccu 8>;
   reset-names = "lcd";
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    tcon0_in: port@0 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0>;

     tcon0_in_be0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&be0_out_tcon0>;
     };
    };

    tcon0_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;
    };
   };
  };

  mmc0: mmc@1c0f000 {
   compatible = "allwinner,suniv-mmc",
         "allwinner,sun7i-a20-mmc";
   reg = <0x01c0f000 0x1000>;
   clocks = <&ccu 14>,
     <&ccu 40>,
     <&ccu 42>,
     <&ccu 41>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   resets = <&ccu 1>;
   reset-names = "ahb";
   interrupts = <23>;
   pinctrl-names = "default";
   pinctrl-0 = <&mmc0_pins>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc1: mmc@1c10000 {
   compatible = "allwinner,suniv-mmc",
         "allwinner,sun7i-a20-mmc";
   reg = <0x01c10000 0x1000>;
   clocks = <&ccu 15>,
     <&ccu 43>,
     <&ccu 45>,
     <&ccu 44>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   resets = <&ccu 2>;
   reset-names = "ahb";
   interrupts = <24>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  ccu: clock@1c20000 {
   compatible = "allwinner,suniv-ccu";
   reg = <0x01c20000 0x400>;
   clocks = <&osc24M>, <&osc32k>;
   clock-names = "hosc", "losc";
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  intc: interrupt-controller@1c20400 {
   compatible = "allwinner,suniv-ic";
   reg = <0x01c20400 0x400>;
   interrupt-controller;
   #interrupt-cells = <1>;
  };

  pio: pinctrl@1c20800 {
   compatible = "allwinner,suniv-pinctrl";
   reg = <0x01c20800 0x400>;
   interrupts = <38>, <39>, <40>;
   clocks = <&ccu 36>, <&osc24M>, <&osc32k>;
   clock-names = "apb", "hosc", "losc";
   gpio-controller;
   interrupt-controller;
   #interrupt-cells = <3>;
   #gpio-cells = <3>;

   spi0_pins_a: spi0-pins-pc {
    pins = "PC0", "PC1", "PC2", "PC3";
    function = "spi0";
   };

   lcd_rgb666_pins: lcd-rgb666-pins {
    pins = "PD0", "PD1", "PD2", "PD3", "PD4",
           "PD5", "PD6", "PD7", "PD8", "PD9",
           "PD10", "PD11", "PD12", "PD13", "PD14",
           "PD15", "PD16", "PD17", "PD18", "PD19",
           "PD20", "PD21";
    function = "lcd";
   };

   uart0_pins_a: uart-pins-pe {
    pins = "PE0", "PE1";
    function = "uart0";
   };

   mmc0_pins: mmc0-pins {
    pins = "PF0", "PF1", "PF2", "PF3", "PF4", "PF5";
    function = "mmc0";
   };
  };

  timer@1c20c00 {
   compatible = "allwinner,suniv-timer";
   reg = <0x01c20c00 0x90>;
   interrupts = <13>;
   clocks = <&osc24M>;
  };

  wdt: watchdog@1c20ca0 {
   compatible = "allwinner,sun6i-a31-wdt";
   reg = <0x01c20ca0 0x20>;
  };

  uart0: serial@1c25000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c25000 0x400>;
   interrupts = <1>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 37>;
   resets = <&ccu 23>;
   status = "disabled";
  };

  uart1: serial@1c25400 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c25400 0x400>;
   interrupts = <2>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 38>;
   resets = <&ccu 24>;
   status = "disabled";
  };

  uart2: serial@1c25800 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c25800 0x400>;
   interrupts = <3>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 39>;
   resets = <&ccu 25>;
   status = "disabled";
  };

  usb_otg: usb@1c13000 {
   compatible = "allwinner,suniv-musb";
   reg = <0x01c13000 0x0400>;
   clocks = <&ccu 19>;
   resets = <&ccu 6>;
   interrupts = <26>;
   interrupt-names = "mc";
   phys = <&usbphy 0>;
   phy-names = "usb";
   extcon = <&usbphy 0>;
   allwinner,sram = <&otg_sram 1>;
   status = "disabled";
  };

  usbphy: phy@1c13400 {
   compatible = "allwinner,suniv-usb-phy";
   reg = <0x01c13400 0x10>;
   reg-names = "phy_ctrl";
   clocks = <&ccu 48>;
   clock-names = "usb0_phy";
   resets = <&ccu 0>;
   reset-names = "usb0_reset";
   #phy-cells = <1>;
   status = "disabled";
  };

  fe0: display-frontend@1e00000 {
   compatible = "allwinner,suniv-display-frontend";
   reg = <0x01e00000 0x20000>;
   interrupts = <30>;
   clocks = <&ccu 27>, <&ccu 56>,
     <&ccu 53>;
   clock-names = "ahb", "mod",
          "ram";
   resets = <&ccu 14>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    fe0_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;

     fe0_out_be0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&be0_in_fe0>;
     };
    };
   };
  };

  be0: display-backend@1e60000 {
   compatible = "allwinner,suniv-display-backend";
   reg = <0x01e60000 0x10000>;
   reg-names = "be";
   interrupts = <31>;
   clocks = <&ccu 26>, <&ccu 55>,
     <&ccu 54>;
   clock-names = "ahb", "mod",
          "ram";
   resets = <&ccu 13>;
   reset-names = "be";
   assigned-clocks = <&ccu 55>;
   assigned-clock-rates = <300000000>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    be0_in: port@0 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0>;

     be0_in_fe0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&fe0_out_be0>;
     };
    };

    be0_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;

     be0_out_tcon0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&tcon0_in_be0>;
     };
    };
   };
  };
 };
};
# 6 "arch/arm/boot/dts/suniv-f1c100s.dtsi" 2
# 8 "arch/arm/boot/dts/suniv-f1c100s-licheepi-nano.dts" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 10 "arch/arm/boot/dts/suniv-f1c100s-licheepi-nano.dts" 2

/ {
 model = "Lichee Pi Nano";
 compatible = "licheepi,licheepi-nano", "allwinner,suniv-f1c100s",
       "allwinner,suniv";

 aliases {
  serial0 = &uart0;
  spi0 = &spi0;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };
# 43 "arch/arm/boot/dts/suniv-f1c100s-licheepi-nano.dts"
 panel: panel {
  compatible = "lg,lb070wv8", "simple-panel";
  #address-cells = <1>;
  #size-cells = <0>;
  enable-gpios = <&pio 4 6 0>;

  port@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   panel_input: endpoint@0 {
    reg = <0>;
    remote-endpoint = <&tcon0_out_lcd>;
   };
  };
 };
 reg_vcc3v3: vcc3v3 {
  compatible = "regulator-fixed";
  regulator-name = "vcc3v3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };
};

&de {
 status = "okay";
};

&mmc0 {
 vmmc-supply = <&reg_vcc3v3>;
 bus-width = <4>;
 broken-cd;
 status = "okay";
};

&otg_sram {
 status = "okay";
};
# 116 "arch/arm/boot/dts/suniv-f1c100s-licheepi-nano.dts"
&spi0 {
    pinctrl-names = "default";
    pinctrl-0 = <&spi0_pins_a>;
    status = "okay";
    spi-max-frequency = <50000000>;
    flash: xt25f128b@0 {
        #address-cells = <1>;
        #size-cells = <1>;
        compatible = "winbond,xt25f128b", "jedec,spi-nor";
        reg = <0>;
        spi-max-frequency = <50000000>;
        partitions {
            compatible = "fixed-partitions";
            #address-cells = <1>;
            #size-cells = <1>;

            partition@0 {
                label = "u-boot";
                reg = <0x000000 0x100000>;
                read-only;
            };

            partition@100000 {
                label = "dtb";
                reg = <0x100000 0x10000>;
                read-only;
            };

            partition@110000 {
                label = "kernel";
                reg = <0x110000 0x400000>;
                read-only;
            };

            partition@510000 {
                label = "rootfs";
                reg = <0x510000 0xAF0000>;
            };
        };
    };
};

&tcon0 {
 pinctrl-names = "default";
 pinctrl-0 = <&lcd_rgb666_pins>;
 status = "okay";
};

&tcon0_out {
 tcon0_out_lcd: endpoint@0 {
  reg = <0>;
  remote-endpoint = <&panel_input>;
 };
};

&uart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart0_pins_a>;
 status = "okay";
};

&usb_otg {
 dr_mode = "otg";
 status = "okay";
};

&usbphy {
 usb0_id_det-gpio = <&pio 4 2 0>;
 status = "okay";
};
