#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri May 06 01:58:26 2022
# Process ID: 19900
# Log file: D:/intelFPGA/18.1/Lab_Verilog/LR3/planAhead_run_2/planAhead.log
# Journal file: D:/intelFPGA/18.1/Lab_Verilog/LR3/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/intelFPGA/18.1/Lab_Verilog/LR3/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin M1 [get_ports {AN[7]}]
endgroup
startgroup
set_property package_pin M1 [get_ports {AN[7]}]
endgroup
startgroup
set_property package_pin M1 [get_ports {AN[7]}]
endgroup
save_constraints
